
---------- Begin Simulation Statistics ----------
final_tick                                 1106376800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 178461                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406860                       # Number of bytes of host memory used
host_op_rate                                   311851                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.80                       # Real time elapsed on the host
host_tick_rate                               93771126                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2105592                       # Number of instructions simulated
sim_ops                                       3679431                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001106                       # Number of seconds simulated
sim_ticks                                  1106376800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               442993                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24352                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            468334                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             241548                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          442993                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           201445                       # Number of indirect misses.
system.cpu.branchPred.lookups                  495653                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11937                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12255                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2412460                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1954406                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24466                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     352765                       # Number of branches committed
system.cpu.commit.bw_lim_events                612260                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          880545                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2105592                       # Number of instructions committed
system.cpu.commit.committedOps                3679431                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2361642                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.557997                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.726513                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1159314     49.09%     49.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       182262      7.72%     56.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       175289      7.42%     64.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       232517      9.85%     74.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       612260     25.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2361642                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      80857                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10087                       # Number of function calls committed.
system.cpu.commit.int_insts                   3618824                       # Number of committed integer instructions.
system.cpu.commit.loads                        503222                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21079      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2887954     78.49%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1564      0.04%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38160      1.04%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3156      0.09%     80.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.17%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12369      0.34%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           13286      0.36%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           8967      0.24%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1242      0.03%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          483060     13.13%     94.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         168419      4.58%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20162      0.55%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12491      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3679431                       # Class of committed instruction
system.cpu.commit.refs                         684132                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2105592                       # Number of Instructions Simulated
system.cpu.committedOps                       3679431                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.313618                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.313618                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8215                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34621                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50380                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4532                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1023010                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4776729                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   302801                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1161694                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24526                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89392                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      585849                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2003                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      200318                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           164                       # TLB misses on write requests
system.cpu.fetch.Branches                      495653                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    244008                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2240865                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4650                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2870386                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           766                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49052                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179199                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             335102                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             253485                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.037760                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2601423                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.942236                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930977                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1232489     47.38%     47.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    75370      2.90%     50.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60045      2.31%     52.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76959      2.96%     55.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1156560     44.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2601423                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    132795                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    72867                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    220823600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    220823600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    220823200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    220823200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    220823200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    220823200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8774000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8774000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       602400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       602000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       602000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       602000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4827200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5000000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5190000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5011600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     80041600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     80025600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     80029200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     80049600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1685071200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          164520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28938                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   382344                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.520403                       # Inst execution rate
system.cpu.iew.exec_refs                       787499                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     200305                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  693124                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                617679                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                952                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               567                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               210474                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4559929                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                587194                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34536                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4205347                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3426                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8120                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24526                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14431                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           621                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            41018                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114455                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29563                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20692                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8246                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5876168                       # num instructions consuming a value
system.cpu.iew.wb_count                       4183275                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567400                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3334140                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.512423                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4190187                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6512278                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3605257                       # number of integer regfile writes
system.cpu.ipc                               0.761256                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.761256                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27205      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3312352     78.12%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1598      0.04%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42272      1.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4733      0.11%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1288      0.03%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6937      0.16%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16113      0.38%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                15158      0.36%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                9561      0.23%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2303      0.05%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               571011     13.47%     94.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              189118      4.46%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26410      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13828      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4239887                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   98157                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              197642                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        94603                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             141755                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4114525                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10901486                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4088672                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5298732                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4558791                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4239887                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1138                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          880487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17935                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            378                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1318571                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2601423                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.629834                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669864                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1169423     44.95%     44.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              176334      6.78%     51.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              305511     11.74%     63.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              348089     13.38%     76.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              602066     23.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2601423                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.532890                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      244139                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           385                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              8063                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2905                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               617679                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              210474                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1587496                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2765943                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  841089                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5015311                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               54                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46989                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   353432                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14123                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4398                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12280962                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4701594                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6405426                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1191919                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  71587                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24526                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                170331                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1390089                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            170200                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7460096                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20126                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                894                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    208549                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            942                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6309358                       # The number of ROB reads
system.cpu.rob.rob_writes                     9360660                       # The number of ROB writes
system.cpu.timesIdled                            1639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          438                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38460                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              438                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          680                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            680                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               96                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23071                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1106376800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12265                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1350                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8125                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1331                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1331                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12265                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       956544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       956544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  956544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13596                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13596    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13596                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11413399                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29515701                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1106376800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17777                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4134                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24017                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                962                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2093                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2093                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17777                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8375                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49950                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58325                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       184128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1265408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1449536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10528                       # Total snoops (count)
system.l2bus.snoopTraffic                       86720                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30393                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014839                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120910                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29942     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      451      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30393                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20391198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19055406                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3454398                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1106376800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1106376800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       240437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           240437                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       240437                       # number of overall hits
system.cpu.icache.overall_hits::total          240437                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3570                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3570                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3570                       # number of overall misses
system.cpu.icache.overall_misses::total          3570                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178478000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178478000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178478000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178478000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       244007                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       244007                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       244007                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       244007                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014631                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014631                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014631                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014631                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49993.837535                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49993.837535                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49993.837535                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49993.837535                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          692                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          692                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          692                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          692                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2878                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2878                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2878                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2878                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143974000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143974000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143974000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143974000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011795                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011795                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011795                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011795                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50025.712300                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50025.712300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50025.712300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50025.712300                       # average overall mshr miss latency
system.cpu.icache.replacements                   2622                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       240437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          240437                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3570                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3570                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178478000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178478000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       244007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       244007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014631                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014631                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49993.837535                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49993.837535                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          692                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          692                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2878                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2878                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143974000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143974000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011795                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011795                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50025.712300                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50025.712300                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1106376800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1106376800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.514967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              232523                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2622                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.681541                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.514967                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            490892                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           490892                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1106376800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1106376800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1106376800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       689883                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           689883                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       689883                       # number of overall hits
system.cpu.dcache.overall_hits::total          689883                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34785                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34785                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34785                       # number of overall misses
system.cpu.dcache.overall_misses::total         34785                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1684860399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1684860399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1684860399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1684860399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       724668                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       724668                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       724668                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       724668                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048001                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048001                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048001                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048001                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48436.406468                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48436.406468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48436.406468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48436.406468                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28720                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               783                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.679438                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1778                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2782                       # number of writebacks
system.cpu.dcache.writebacks::total              2782                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22176                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12609                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12609                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12609                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4383                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16992                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    578451599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    578451599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    578451599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248874084                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    827325683                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017400                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017400                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017400                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023448                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45876.088429                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45876.088429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45876.088429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56781.675565                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48689.129178                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15968                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       511097                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          511097                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32653                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32653                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1580645600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1580645600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       543750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       543750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060051                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060051                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48407.362264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48407.362264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477311600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477311600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019342                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019342                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45384.767519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45384.767519                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       178786                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         178786                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104214799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104214799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       180918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       180918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011784                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011784                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48881.237805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48881.237805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2092                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2092                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101139999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101139999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011563                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011563                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48346.079828                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48346.079828                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4383                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4383                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248874084                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248874084                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56781.675565                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56781.675565                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1106376800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1106376800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.299917                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633943                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15968                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.700839                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   743.347272                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   234.952645                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.725925                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.229446                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955371                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          208                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          816                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.203125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1466328                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1466328                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1106376800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             909                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4961                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          936                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6806                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            909                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4961                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          936                       # number of overall hits
system.l2cache.overall_hits::total               6806                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1966                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7646                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3447                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13059                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1966                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7646                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3447                       # number of overall misses
system.l2cache.overall_misses::total            13059                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132854800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    521347600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238579602                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    892782002                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132854800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    521347600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238579602                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    892782002                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2875                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12607                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4383                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19865                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2875                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12607                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4383                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19865                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.683826                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606488                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.786448                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.657387                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.683826                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606488                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.786448                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.657387                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67576.195320                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68185.665708                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69213.693647                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68365.265487                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67576.195320                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68185.665708                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69213.693647                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68365.265487                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1350                       # number of writebacks
system.l2cache.writebacks::total                 1350                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             31                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            31                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1966                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7634                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3428                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13028                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1966                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7634                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3428                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          568                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13596                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117126800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    459892800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210356421                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    787376021                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117126800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    459892800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210356421                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34047474                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    821423495                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.683826                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605537                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.782113                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655827                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.683826                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605537                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.782113                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.684420                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59576.195320                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60242.703694                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61364.183489                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60437.213770                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59576.195320                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60242.703694                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61364.183489                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59942.735915                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60416.555972                       # average overall mshr miss latency
system.l2cache.replacements                      9561                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2784                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2784                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2784                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2784                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          568                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          568                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34047474                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34047474                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59942.735915                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59942.735915                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          757                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              757                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1336                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1336                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92278400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92278400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2093                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2093                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.638318                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.638318                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69070.658683                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69070.658683                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1331                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1331                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81474400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81474400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.635929                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.635929                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61212.922615                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61212.922615                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          909                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4204                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          936                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6049                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1966                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6310                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3447                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11723                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132854800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429069200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238579602                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    800503602                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2875                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10514                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4383                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17772                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.683826                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600152                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.786448                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.659633                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67576.195320                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67998.288431                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69213.693647                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68284.876056                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1966                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6303                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3428                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11697                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117126800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378418400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210356421                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    705901621                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.683826                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599486                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.782113                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.658170                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59576.195320                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60037.823259                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61364.183489                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60348.945969                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1106376800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1106376800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3719.212111                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26044                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9561                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.723983                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.807746                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   292.761109                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2365.663015                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   903.963301                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   143.016939                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003371                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.071475                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.577554                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220694                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034916                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.908011                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1158                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2938                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          125                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1026                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          850                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1966                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.282715                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.717285                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               321225                       # Number of tag accesses
system.l2cache.tags.data_accesses              321225                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1106376800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          488576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36352                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              870144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125824                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125824                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86400                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86400                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1966                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7634                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3428                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          568                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13596                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1350                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1350                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          113726174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          441600005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    198297723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32856799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              786480700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     113726174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         113726174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78092744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78092744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78092744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         113726174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         441600005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    198297723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32856799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             864573444                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1704091200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 576177                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407884                       # Number of bytes of host memory used
host_op_rate                                  1010538                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.70                       # Real time elapsed on the host
host_tick_rate                               77654235                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4434867                       # Number of instructions simulated
sim_ops                                       7778227                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000598                       # Number of seconds simulated
sim_ticks                                   597714400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               212016                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1745                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            211974                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             209608                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          212016                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2408                       # Number of indirect misses.
system.cpu.branchPred.lookups                  212141                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      81                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          177                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   9194726                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1936187                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1745                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     207892                       # Number of branches committed
system.cpu.commit.bw_lim_events                859853                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           22286                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2329275                       # Number of instructions committed
system.cpu.commit.committedOps                4098796                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1485569                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.759075                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.481059                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        23632      1.59%      1.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       562733     37.88%     39.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        21402      1.44%     40.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        17949      1.21%     42.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       859853     57.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1485569                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                   4096909                       # Number of committed integer instructions.
system.cpu.commit.loads                        209865                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1637      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3866798     94.34%     94.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     94.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.00%     94.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     94.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     94.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.00%     94.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     94.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     94.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     94.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     94.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.00%     94.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          209671      5.12%     99.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          19975      0.49%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4098796                       # Class of committed instruction
system.cpu.commit.refs                         229948                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2329275                       # Number of Instructions Simulated
system.cpu.committedOps                       4098796                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.641524                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.641524                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           23                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           18                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           48                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                215977                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4139099                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   184756                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    926160                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1748                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                162835                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      211853                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            17                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       20177                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      212141                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    138738                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1349882                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   211                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2373048                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    3496                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.141968                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             139846                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             209689                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.588082                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1491476                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.800494                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.637126                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   298869     20.04%     20.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    78443      5.26%     25.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   148631      9.97%     35.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    60968      4.09%     39.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   904565     60.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1491476                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1197                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      749                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    258270000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    258270000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    258270400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    258270400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    258270000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    258270000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        46400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        46000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        46400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     23210400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     23209200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     23210800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     23208400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1642718800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1802                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   208217                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.749163                       # Inst execution rate
system.cpu.iew.exec_refs                       232023                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      20177                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5811                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                212168                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                12                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                20245                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4121082                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                211846                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               659                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4108036                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1748                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    22                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              356                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2303                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          163                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          235                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1567                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9289457                       # num instructions consuming a value
system.cpu.iew.wb_count                       4106477                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.391210                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3634131                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.748120                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4107695                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8180821                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3876984                       # number of integer regfile writes
system.cpu.ipc                               1.558788                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.558788                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1898      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3874052     94.29%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    72      0.00%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  69      0.00%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  48      0.00%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   56      0.00%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  137      0.00%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  123      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  61      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 82      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               211566      5.15%     99.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               20079      0.49%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             338      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            113      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4108694                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1035                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2084                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          950                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1945                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4105761                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            9706857                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4105527                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           4141426                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4121050                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4108694                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  32                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           22286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                76                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        68023                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1491476                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.754784                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.115891                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               23700      1.59%      1.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              187089     12.54%     14.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              452844     30.36%     44.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              295455     19.81%     64.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              532388     35.70%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1491476                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.749603                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      138738                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             19195                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18933                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               212168                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               20245                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  648256                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                          1494286                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   14150                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5801584                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 133537                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   264590                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     51                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    18                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18120259                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4131920                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             5848583                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    999984                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    442                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1748                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                210484                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    47004                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2058                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8227628                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            520                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    433592                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      4746798                       # The number of ROB reads
system.cpu.rob.rob_writes                     8248074                       # The number of ROB writes
system.cpu.timesIdled                              26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           11                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            206                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               11                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           53                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           113                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    597714400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 54                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               48                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            56                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         4032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         4032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    4032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                60                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      60    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  60                       # Request fanout histogram
system.membus.reqLayer2.occupancy               53200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             125800                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    597714400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  98                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            17                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               144                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  4                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 4                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            100                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          164                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          144                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     308                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     7296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                59                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                163                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.067485                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.251633                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      152     93.25%     93.25% # Request fanout histogram
system.l2bus.snoop_fanout::1                       11      6.75%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  163                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               57600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                92796                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               64800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       597714400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    597714400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       138642                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           138642                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       138642                       # number of overall hits
system.cpu.icache.overall_hits::total          138642                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           96                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             96                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           96                       # number of overall misses
system.cpu.icache.overall_misses::total            96                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3713200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3713200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3713200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3713200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       138738                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       138738                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       138738                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       138738                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000692                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000692                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000692                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000692                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38679.166667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38679.166667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38679.166667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38679.166667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           40                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           40                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2397600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2397600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2397600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2397600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000404                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000404                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000404                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000404                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42814.285714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42814.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42814.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42814.285714                       # average overall mshr miss latency
system.cpu.icache.replacements                     54                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       138642                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          138642                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           96                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            96                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3713200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3713200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       138738                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       138738                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000692                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000692                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38679.166667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38679.166667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2397600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2397600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000404                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000404                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42814.285714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42814.285714                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    597714400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    597714400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 777                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                54                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.388889                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            277530                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           277530                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    597714400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    597714400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    597714400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       231469                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           231469                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       231469                       # number of overall hits
system.cpu.dcache.overall_hits::total          231469                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          105                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            105                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          105                       # number of overall misses
system.cpu.dcache.overall_misses::total           105                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3852000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3852000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3852000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3852000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       231574                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       231574                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       231574                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       231574                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000453                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000453                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000453                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000453                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36685.714286                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36685.714286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36685.714286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36685.714286                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 6                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           60                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           60                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           45                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           45                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1868800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1868800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1868800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1896796                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000194                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000194                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000207                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41528.888889                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41528.888889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41528.888889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39516.583333                       # average overall mshr miss latency
system.cpu.dcache.replacements                     48                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       211391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          211391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          100                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           100                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3528400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3528400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       211491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       211491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        35284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        35284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           59                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1571600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1571600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38331.707317                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38331.707317                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        20078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          20078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       323600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       323600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        20083                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        20083                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000249                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000249                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        64720                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        64720                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       297200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       297200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000199                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        74300                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        74300                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    597714400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    597714400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2746                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                48                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.208333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   825.959931                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   198.040069                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.806601                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.193399                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          198                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          826                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          826                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.193359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            463196                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           463196                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    597714400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              21                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              20                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  44                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             21                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             20                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 44                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            35                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            25                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                60                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           35                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           25                       # number of overall misses
system.l2cache.overall_misses::total               60                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2156000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1645600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3801600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2156000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1645600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3801600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           56                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           45                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             104                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           56                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           45                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            104                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.625000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.555556                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.576923                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.625000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.555556                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.576923                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        61600                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        65824                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        63360                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        61600                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        65824                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        63360                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           35                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           25                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           35                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           25                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1892000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1445600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3337600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1892000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1445600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3337600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.555556                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.576923                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.555556                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.576923                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 54057.142857                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        57824                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 55626.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 54057.142857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        57824                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 55626.666667                       # average overall mshr miss latency
system.l2cache.replacements                        59                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       292400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       292400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        73100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        73100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       260400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       260400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        65100                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        65100                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           20                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           44                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           21                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           56                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2156000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1353200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3509200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           41                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.625000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.512195                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.560000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        61600                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64438.095238                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 62664.285714                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           21                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           56                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1892000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1185200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3077200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.512195                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.560000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 54057.142857                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56438.095238                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        54950                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    597714400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    597714400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    169                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   59                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.864407                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.005401                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1072.766570                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1849.072422                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   991.155607                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          143                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009767                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.261906                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.451434                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.241981                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034912                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1136                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2960                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1043                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           93                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2643                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.277344                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1707                       # Number of tag accesses
system.l2cache.tags.data_accesses                1707                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    597714400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               33                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               25                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   58                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3533460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            2676864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                6210324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3533460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3533460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          535373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                535373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          535373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3533460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           2676864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               6745697                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1731372800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               17076979                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413004                       # Number of bytes of host memory used
host_op_rate                                 29962605                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.26                       # Real time elapsed on the host
host_tick_rate                              104529814                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4455370                       # Number of instructions simulated
sim_ops                                       7819500                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000027                       # Number of seconds simulated
sim_ticks                                    27281600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7517                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1034                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7101                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2242                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7517                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5275                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8118                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     396                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          879                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     26906                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17903                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1057                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4125                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6173                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           20799                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                20503                       # Number of instructions committed
system.cpu.commit.committedOps                  41273                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        41145                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.003111                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.516049                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26185     63.64%     63.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3508      8.53%     72.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2764      6.72%     78.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2515      6.11%     85.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6173     15.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        41145                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2780                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  226                       # Number of function calls committed.
system.cpu.commit.int_insts                     40122                       # Number of committed integer instructions.
system.cpu.commit.loads                          6116                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          284      0.69%      0.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            30100     72.93%     73.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              15      0.04%     73.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.55%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.34%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.54%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.26%     75.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.49%     75.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.75%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.63%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.20%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5266     12.76%     90.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2643      6.40%     96.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      2.06%     98.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             41273                       # Class of committed instruction
system.cpu.commit.refs                           9321                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       20503                       # Number of Instructions Simulated
system.cpu.committedOps                         41273                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.326538                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.326538                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           70                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          202                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          348                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            16                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16592                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  70054                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11183                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     16945                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1064                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1359                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8107                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            92                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3955                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        8118                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4355                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         33043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   375                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          38100                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           144                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2128                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.119025                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12860                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2638                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.558618                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              47143                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.636192                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.907703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26259     55.70%     55.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1034      2.19%     57.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1116      2.37%     60.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1067      2.26%     62.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    17667     37.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                47143                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3871                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2353                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2688000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2688000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2687600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2687600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2688000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2688000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        58000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        58000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       131600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       129200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       132000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       130000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1260800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1254800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1255600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1254400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       21970400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           21061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1295                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4993                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.792182                       # Inst execution rate
system.cpu.iew.exec_refs                        12026                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3946                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10602                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9101                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                200                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                21                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4543                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               62062                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8080                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1530                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 54030                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     40                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   114                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1064                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   185                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              344                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2987                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1338                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1159                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            136                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     61839                       # num instructions consuming a value
system.cpu.iew.wb_count                         53247                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.611523                       # average fanout of values written-back
system.cpu.iew.wb_producers                     37816                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.780702                       # insts written-back per cycle
system.cpu.iew.wb_sent                          53560                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    77552                       # number of integer regfile reads
system.cpu.int_regfile_writes                   42191                       # number of integer regfile writes
system.cpu.ipc                               0.300613                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.300613                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               634      1.14%      1.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 40316     72.57%     73.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   16      0.03%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   274      0.49%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 203      0.37%     74.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 244      0.44%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  141      0.25%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  343      0.62%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  409      0.74%     76.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 294      0.53%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                120      0.22%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7247     13.04%     90.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3513      6.32%     96.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1187      2.14%     98.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            616      1.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  55557                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3611                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7276                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3379                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5460                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  51312                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             151401                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        49868                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             77408                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      61756                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     55557                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 306                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           20799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               417                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            178                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        27892                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         47143                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.178478                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.581027                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27618     58.58%     58.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3523      7.47%     66.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3787      8.03%     74.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4400      9.33%     83.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7815     16.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           47143                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.814571                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4381                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            59                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               161                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              190                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9101                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4543                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   23253                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            68204                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11797                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 49369                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    345                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12157                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    250                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    24                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                170916                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  67336                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               79028                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     17242                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1301                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1064                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2279                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    29680                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5401                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            99549                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2604                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2480                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            161                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        97044                       # The number of ROB reads
system.cpu.rob.rob_writes                      130183                       # The number of ROB writes
system.cpu.timesIdled                             267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           45                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1471                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               45                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          366                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27281600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                387                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           22                       # Transaction distribution
system.membus.trans_dist::CleanEvict              344                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           385                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               392                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     392    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 392                       # Request fanout histogram
system.membus.reqLayer2.occupancy              338444                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             848656                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27281600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 725                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           104                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1035                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 11                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                11                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            724                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1394                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          813                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2207                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        22592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    52352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               408                       # Total snoops (count)
system.l2bus.snoopTraffic                        1408                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1143                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.041995                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.200665                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1095     95.80%     95.80% # Request fanout histogram
system.l2bus.snoop_fanout::1                       48      4.20%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1143                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              325599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               669149                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              558000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27281600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27281600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3789                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3789                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3789                       # number of overall hits
system.cpu.icache.overall_hits::total            3789                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          566                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            566                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          566                       # number of overall misses
system.cpu.icache.overall_misses::total           566                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23322000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23322000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23322000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23322000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4355                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4355                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4355                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4355                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.129966                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.129966                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.129966                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.129966                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41204.946996                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41204.946996                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41204.946996                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41204.946996                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          126                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          102                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          464                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          464                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          464                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          464                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18210000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18210000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.106544                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.106544                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.106544                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.106544                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39245.689655                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39245.689655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39245.689655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39245.689655                       # average overall mshr miss latency
system.cpu.icache.replacements                    465                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3789                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3789                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          566                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           566                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23322000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23322000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4355                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4355                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.129966                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.129966                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41204.946996                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41204.946996                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          464                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          464                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18210000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18210000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.106544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.106544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39245.689655                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39245.689655                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27281600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27281600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              152965                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               721                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            212.156727                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9175                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9175                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27281600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27281600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27281600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10488                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10488                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10488                       # number of overall hits
system.cpu.dcache.overall_hits::total           10488                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          448                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            448                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          448                       # number of overall misses
system.cpu.dcache.overall_misses::total           448                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19411200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19411200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19411200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19411200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10936                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10936                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10936                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10936                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040966                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040966                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040966                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040966                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43328.571429                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43328.571429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43328.571429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43328.571429                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          124                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          124                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                26                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           82                       # number of writebacks
system.cpu.dcache.writebacks::total                82                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          223                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          223                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          225                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           46                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          271                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8763600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8763600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8763600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3087549                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11851149                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020574                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020574                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020574                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024781                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38949.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38949.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38949.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 67120.630435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43731.177122                       # average overall mshr miss latency
system.cpu.dcache.replacements                    271                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          437                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           437                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18918400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18918400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7725                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7725                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056570                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056570                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43291.533181                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43291.533181                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8279600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8279600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38689.719626                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38689.719626                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       492800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       492800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        44800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        44800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       484000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       484000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        44000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        44000                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           46                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           46                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3087549                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3087549                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 67120.630435                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 67120.630435                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27281600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27281600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              312462                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1295                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            241.283398                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   837.245074                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   186.754926                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.817622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.182378                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          171                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          853                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          653                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.166992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.833008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             22143                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            22143                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27281600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             230                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             111                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 345                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            230                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            111                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                345                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           234                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           114                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           42                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               390                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          234                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          114                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           42                       # number of overall misses
system.l2cache.overall_misses::total              390                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15714800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7553200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3031956                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     26299956                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15714800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7553200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3031956                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     26299956                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          464                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          225                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           46                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             735                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          464                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          225                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           46                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            735                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.504310                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.506667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.913043                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.530612                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.504310                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.506667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.913043                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.530612                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67157.264957                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66256.140351                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 72189.428571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67435.784615                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67157.264957                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66256.140351                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 72189.428571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67435.784615                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             22                       # number of writebacks
system.l2cache.writebacks::total                   22                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          234                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          114                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           42                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          390                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          234                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          114                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           42                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13834800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6641200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2695956                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     23171956                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13834800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6641200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2695956                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       161998                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23333954                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.504310                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.506667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.913043                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.530612                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.504310                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.506667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.913043                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.534694                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59123.076923                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58256.140351                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64189.428571                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59415.271795                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59123.076923                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58256.140351                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64189.428571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 53999.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59373.928753                       # average overall mshr miss latency
system.l2cache.replacements                       403                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           82                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           82                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           82                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           82                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       161998                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       161998                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 53999.333333                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 53999.333333                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       436800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       436800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.636364                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.636364                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        62400                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        62400                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       380800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       380800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.636364                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        54400                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        54400                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          230                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          107                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          341                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          234                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          107                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           42                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          383                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15714800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7116400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3031956                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25863156                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          464                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          214                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          724                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.504310                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.913043                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.529006                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67157.264957                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66508.411215                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 72189.428571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67527.822454                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          234                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          107                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           42                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          383                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13834800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6260400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2695956                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22791156                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.504310                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.913043                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.529006                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59123.076923                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58508.411215                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64189.428571                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59506.934726                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27281600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27281600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14083                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4499                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.130251                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.630857                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1145.985679                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1809.821050                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   959.952684                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.609730                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010408                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.279782                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.441851                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234363                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033596                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1041                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3055                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           35                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          914                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           81                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          178                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2416                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          282                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.254150                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.745850                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12163                       # Number of tag accesses
system.l2cache.tags.data_accesses               12163                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27281600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15040                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15040                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1408                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1408                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              235                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              114                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           42                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  394                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            22                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  22                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          551287315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          267432995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     98527946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      7037710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              924285966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     551287315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         551287315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        51609876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              51609876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        51609876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         551287315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         267432995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     98527946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      7037710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             975895842                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
