INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:09:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 buffer33/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            buffer91/dataReg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 2.182ns (24.767%)  route 6.628ns (75.233%))
  Logic Levels:           21  (CARRY4=5 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2329, unset)         0.508     0.508    buffer33/clk
    SLICE_X18Y143        FDRE                                         r  buffer33/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer33/dataReg_reg[2]/Q
                         net (fo=9, routed)           0.506     1.268    buffer33/control/Memory_reg[0][7][2]
    SLICE_X19Y141        LUT3 (Prop_lut3_I0_O)        0.051     1.319 r  buffer33/control/dataReg[2]_i_1__6/O
                         net (fo=20, routed)          0.681     2.001    buffer33/control/buffer33_outs[0]
    SLICE_X21Y145        LUT5 (Prop_lut5_I2_O)        0.137     2.138 r  buffer33/control/Memory[0][6]_i_2__1/O
                         net (fo=2, routed)           0.184     2.322    buffer33/control/Memory[0][6]_i_2__1_n_0
    SLICE_X21Y143        LUT6 (Prop_lut6_I5_O)        0.129     2.451 r  buffer33/control/dataReg[8]_i_5/O
                         net (fo=5, routed)           0.517     2.968    buffer33/control/outs_reg[6]
    SLICE_X36Y143        LUT4 (Prop_lut4_I0_O)        0.043     3.011 f  buffer33/control/Memory[0][7]_i_1__15/O
                         net (fo=8, routed)           0.707     3.718    buffer33/control/outs_reg[7][7]
    SLICE_X20Y145        LUT2 (Prop_lut2_I1_O)        0.043     3.761 r  buffer33/control/fullReg_i_14__0/O
                         net (fo=1, routed)           0.000     3.761    cmpi0/S[3]
    SLICE_X20Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.934 r  cmpi0/fullReg_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.934    cmpi0/fullReg_reg_i_9_n_0
    SLICE_X20Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.056 f  cmpi0/fullReg_reg_i_6/CO[0]
                         net (fo=100, routed)         0.324     4.380    fork44/control/generateBlocks[0].regblock/result[0]
    SLICE_X14Y144        LUT5 (Prop_lut5_I3_O)        0.127     4.507 r  fork44/control/generateBlocks[0].regblock/dataReg[7]_i_6/O
                         net (fo=2, routed)           0.236     4.743    buffer199/fifo/cond_br212_falseOut_valid
    SLICE_X12Y143        LUT6 (Prop_lut6_I2_O)        0.043     4.786 r  buffer199/fifo/dataReg[7]_i_4/O
                         net (fo=13, routed)          0.438     5.223    buffer199/fifo/transmitValue_reg_3
    SLICE_X11Y138        LUT6 (Prop_lut6_I0_O)        0.043     5.266 r  buffer199/fifo/dataReg[5]_i_1__1/O
                         net (fo=3, routed)           0.183     5.450    buffer59/control/outs_reg[7][5]
    SLICE_X10Y136        LUT6 (Prop_lut6_I3_O)        0.043     5.493 r  buffer59/control/Memory[0][0]_i_20/O
                         net (fo=1, routed)           0.395     5.887    cmpi11/Memory_reg[0][0]_i_7_2
    SLICE_X8Y136         LUT6 (Prop_lut6_I4_O)        0.043     5.930 r  cmpi11/Memory[0][0]_i_15/O
                         net (fo=1, routed)           0.000     5.930    cmpi11/Memory[0][0]_i_15_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.176 r  cmpi11/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.176    cmpi11/Memory_reg[0][0]_i_7_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.226 r  cmpi11/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.226    cmpi11/Memory_reg[0][0]_i_3_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     6.333 r  cmpi11/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=8, routed)           0.486     6.820    buffer228/fifo/result[0]
    SLICE_X1Y142         LUT3 (Prop_lut3_I0_O)        0.133     6.953 r  buffer228/fifo/i__i_5__4/O
                         net (fo=3, routed)           0.239     7.192    buffer95/transmitValue_i_3__72
    SLICE_X2Y141         LUT6 (Prop_lut6_I1_O)        0.131     7.323 f  buffer95/transmitValue_i_4__37/O
                         net (fo=1, routed)           0.259     7.581    fork77/control/generateBlocks[1].regblock/transmitValue_i_5__6_0
    SLICE_X3Y141         LUT6 (Prop_lut6_I3_O)        0.043     7.624 f  fork77/control/generateBlocks[1].regblock/transmitValue_i_3__72/O
                         net (fo=4, routed)           0.411     8.035    fork74/control/generateBlocks[5].regblock/Memory[0][7]_i_3__3
    SLICE_X6Y143         LUT6 (Prop_lut6_I2_O)        0.043     8.078 r  fork74/control/generateBlocks[5].regblock/transmitValue_i_5__6/O
                         net (fo=4, routed)           0.479     8.557    buffer218/fifo/anyBlockStop
    SLICE_X11Y148        LUT3 (Prop_lut3_I1_O)        0.049     8.606 r  buffer218/fifo/fullReg_i_5__7/O
                         net (fo=6, routed)           0.323     8.929    fork73/control/generateBlocks[1].regblock/transmitValue_reg_4
    SLICE_X11Y153        LUT6 (Prop_lut6_I3_O)        0.129     9.058 r  fork73/control/generateBlocks[1].regblock/dataReg[7]_i_1__1/O
                         net (fo=8, routed)           0.260     9.318    buffer91/E[0]
    SLICE_X9Y154         FDRE                                         r  buffer91/dataReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=2329, unset)         0.483    10.683    buffer91/clk
    SLICE_X9Y154         FDRE                                         r  buffer91/dataReg_reg[3]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
    SLICE_X9Y154         FDRE (Setup_fdre_C_CE)      -0.194    10.453    buffer91/dataReg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  1.135    




