OpenROAD 0cfb9a45bfb256c9af1a0500d4c97da0f145f54f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/sequential_multiplier_32x32/runs/ejecucion_32x32/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/juanjo/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/sequential_multiplier_32x32/runs/ejecucion_32x32/tmp/17-sequential_multiplier_32x32.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   sequential_multiplier_32x32
Die area:                 ( 0 0 ) ( 333955 344675 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     11027
Number of terminals:      133
Number of snets:          2
Number of nets:           740

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 116.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 70894.
[INFO DRT-0033] mcon shape region query size = 165880.
[INFO DRT-0033] met1 shape region query size = 23448.
[INFO DRT-0033] via shape region query size = 1190.
[INFO DRT-0033] met2 shape region query size = 781.
[INFO DRT-0033] via2 shape region query size = 952.
[INFO DRT-0033] met3 shape region query size = 778.
[INFO DRT-0033] via3 shape region query size = 952.
[INFO DRT-0033] met4 shape region query size = 254.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 348 pins.
[INFO DRT-0081]   Complete 98 unique inst patterns.
[INFO DRT-0084]   Complete 591 groups.
#scanned instances     = 11027
#unique  instances     = 116
#stdCellGenAp          = 2744
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2136
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 2164
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:11, memory = 148.86 (MB), peak = 151.77 (MB)

Number of guides:     5605

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 48 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 49 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1870.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1615.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 891.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 67.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2761 vertical wires in 1 frboxes and 1682 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 165 vertical wires in 1 frboxes and 788 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 168.64 (MB), peak = 178.40 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 168.80 (MB), peak = 178.40 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 222.12 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 307.32 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:02, memory = 346.58 (MB).
    Completing 40% with 53 violations.
    elapsed time = 00:00:03, memory = 257.94 (MB).
    Completing 50% with 53 violations.
    elapsed time = 00:00:05, memory = 316.21 (MB).
    Completing 60% with 97 violations.
    elapsed time = 00:00:06, memory = 250.00 (MB).
    Completing 70% with 97 violations.
    elapsed time = 00:00:07, memory = 288.86 (MB).
    Completing 80% with 97 violations.
    elapsed time = 00:00:08, memory = 335.44 (MB).
    Completing 90% with 138 violations.
    elapsed time = 00:00:10, memory = 280.80 (MB).
    Completing 100% with 180 violations.
    elapsed time = 00:00:11, memory = 301.24 (MB).
[INFO DRT-0199]   Number of violations = 307.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      1      0      0      0
Metal Spacing        4      0     48      7      6
Recheck              0      0     89     38      0
Short                0      0    110      4      0
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:12, memory = 585.39 (MB), peak = 585.39 (MB)
Total wire length = 47171 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 22983 um.
Total wire length on LAYER met2 = 23398 um.
Total wire length on LAYER met3 = 788 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4593.
Up-via summary (total 4593):.

-----------------------
 FR_MASTERSLICE       0
            li1    2186
           met1    2337
           met2      70
           met3       0
           met4       0
-----------------------
                   4593


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 307 violations.
    elapsed time = 00:00:01, memory = 561.70 (MB).
    Completing 20% with 307 violations.
    elapsed time = 00:00:02, memory = 591.64 (MB).
    Completing 30% with 261 violations.
    elapsed time = 00:00:03, memory = 533.58 (MB).
    Completing 40% with 261 violations.
    elapsed time = 00:00:05, memory = 591.91 (MB).
    Completing 50% with 261 violations.
    elapsed time = 00:00:05, memory = 594.75 (MB).
    Completing 60% with 203 violations.
    elapsed time = 00:00:07, memory = 566.07 (MB).
    Completing 70% with 203 violations.
    elapsed time = 00:00:08, memory = 574.84 (MB).
    Completing 80% with 175 violations.
    elapsed time = 00:00:08, memory = 541.76 (MB).
    Completing 90% with 175 violations.
    elapsed time = 00:00:10, memory = 589.42 (MB).
    Completing 100% with 128 violations.
    elapsed time = 00:00:10, memory = 594.50 (MB).
[INFO DRT-0199]   Number of violations = 221.
Viol/Layer        met1   met2   met3
Metal Spacing       15      4      0
Recheck              0      0     93
Short              107      2      0
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:10, memory = 594.50 (MB), peak = 601.44 (MB)
Total wire length = 47018 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 22932 um.
Total wire length on LAYER met2 = 23309 um.
Total wire length on LAYER met3 = 777 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4521.
Up-via summary (total 4521):.

-----------------------
 FR_MASTERSLICE       0
            li1    2186
           met1    2263
           met2      72
           met3       0
           met4       0
-----------------------
                   4521


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 221 violations.
    elapsed time = 00:00:00, memory = 594.62 (MB).
    Completing 20% with 221 violations.
    elapsed time = 00:00:01, memory = 543.83 (MB).
    Completing 30% with 215 violations.
    elapsed time = 00:00:02, memory = 515.61 (MB).
    Completing 40% with 215 violations.
    elapsed time = 00:00:02, memory = 542.16 (MB).
    Completing 50% with 215 violations.
    elapsed time = 00:00:02, memory = 542.16 (MB).
    Completing 60% with 212 violations.
    elapsed time = 00:00:04, memory = 553.70 (MB).
    Completing 70% with 212 violations.
    elapsed time = 00:00:04, memory = 571.48 (MB).
    Completing 80% with 95 violations.
    elapsed time = 00:00:05, memory = 515.22 (MB).
    Completing 90% with 95 violations.
    elapsed time = 00:00:06, memory = 567.49 (MB).
    Completing 100% with 76 violations.
    elapsed time = 00:00:07, memory = 517.40 (MB).
[INFO DRT-0199]   Number of violations = 76.
Viol/Layer        met1   met2
Metal Spacing       13      2
Short               58      3
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:07, memory = 517.40 (MB), peak = 601.44 (MB)
Total wire length = 46937 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 22940 um.
Total wire length on LAYER met2 = 23221 um.
Total wire length on LAYER met3 = 775 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4508.
Up-via summary (total 4508):.

-----------------------
 FR_MASTERSLICE       0
            li1    2186
           met1    2252
           met2      70
           met3       0
           met4       0
-----------------------
                   4508


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 76 violations.
    elapsed time = 00:00:00, memory = 517.40 (MB).
    Completing 20% with 76 violations.
    elapsed time = 00:00:00, memory = 570.19 (MB).
    Completing 30% with 76 violations.
    elapsed time = 00:00:00, memory = 570.19 (MB).
    Completing 40% with 50 violations.
    elapsed time = 00:00:01, memory = 515.48 (MB).
    Completing 50% with 50 violations.
    elapsed time = 00:00:02, memory = 566.20 (MB).
    Completing 60% with 26 violations.
    elapsed time = 00:00:02, memory = 571.09 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:03, memory = 539.45 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:03, memory = 539.51 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:04, memory = 542.38 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 515.37 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 515.37 (MB), peak = 601.44 (MB)
Total wire length = 46986 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 22815 um.
Total wire length on LAYER met2 = 23310 um.
Total wire length on LAYER met3 = 859 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4576.
Up-via summary (total 4576):.

-----------------------
 FR_MASTERSLICE       0
            li1    2186
           met1    2304
           met2      86
           met3       0
           met4       0
-----------------------
                   4576


[INFO DRT-0198] Complete detail routing.
Total wire length = 46986 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 22815 um.
Total wire length on LAYER met2 = 23310 um.
Total wire length on LAYER met3 = 859 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4576.
Up-via summary (total 4576):.

-----------------------
 FR_MASTERSLICE       0
            li1    2186
           met1    2304
           met2      86
           met3       0
           met4       0
-----------------------
                   4576


[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:35, memory = 515.37 (MB), peak = 601.44 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/sequential_multiplier_32x32/runs/ejecucion_32x32/results/routing/sequential_multiplier_32x32.odb'…
Writing netlist to '/openlane/designs/sequential_multiplier_32x32/runs/ejecucion_32x32/results/routing/sequential_multiplier_32x32.nl.v'…
Writing powered netlist to '/openlane/designs/sequential_multiplier_32x32/runs/ejecucion_32x32/results/routing/sequential_multiplier_32x32.pnl.v'…
Writing layout to '/openlane/designs/sequential_multiplier_32x32/runs/ejecucion_32x32/results/routing/sequential_multiplier_32x32.def'…
