 
****************************************
Report : area
Design : UART_receiver
Version: K-2015.06
Date   : Fri Mar 10 02:02:09 2023
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          119
Number of nets:                           365
Number of cells:                          258
Number of combinational cells:            224
Number of sequential cells:                27
Number of macros/black boxes:               0
Number of buf/inv:                         51
Number of references:                      10

Combinational area:               1994.506530
Buf/Inv area:                      380.074110
Noncombinational area:             720.140396
Macro/Black Box area:                0.000000
Net Interconnect area:           84140.425385

Total cell area:                  2714.646926
Total area:                      86855.072311

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ------------------
UART_receiver                     2714.6469    100.0    32.9476     0.0000  0.0000  UART_receiver
U_UART_receiver_FSM                804.8628     29.6   616.5908   188.2720  0.0000  UART_receiver_FSM
U_data_sampler                     786.0356     29.0   682.4860   103.5496  0.0000  data_sampler
U_deserializer                     543.6354     20.0   336.5362   207.0992  0.0000  deserializer
U_edge_counter                     285.9381     10.5   142.3807   143.5574  0.0000  edge_counter
U_parity_bit_checker               162.3846      6.0   136.4972    25.8874  0.0000  parity_bit_checker
U_start_bit_checker                 37.6544      1.4    11.7670    25.8874  0.0000  start_bit_checker
U_stop_bit_checker                  61.1884      2.3    35.3010    25.8874  0.0000  stop_bit_checker
--------------------------------  ---------  -------  ---------  ---------  ------  ------------------
Total                                                 1994.5065   720.1404  0.0000

1
