<profile>

<section name = "Vivado HLS Report for 'biquad'" level="0">
<item name = "Date">Tue Apr 23 23:39:12 2019
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">biquad</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z100ffg900-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.26, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 25, 2, 26, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 12</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 11, 861, 1715</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 302</column>
<column name="Register">-, -, 579, -</column>
<specialColumn name="Available">1510, 2020, 554800, 277400</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="biquad_CTRL_BUS_s_axi_U">biquad_CTRL_BUS_s_axi, 0, 0, 227, 362</column>
<column name="biquad_faddfsub_3bkb_U1">biquad_faddfsub_3bkb, 0, 2, 205, 390</column>
<column name="biquad_fmul_32ns_cud_U2">biquad_fmul_32ns_cud, 0, 3, 143, 321</column>
<column name="biquad_fmul_32ns_cud_U3">biquad_fmul_32ns_cud, 0, 3, 143, 321</column>
<column name="biquad_fmul_32ns_cud_U4">biquad_fmul_32ns_cud, 0, 3, 143, 321</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state26_io">and, 0, 0, 2, 1, 1</column>
<column name="in_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="in_V_0_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="out_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">125, 27, 1, 27</column>
<column name="grp_fu_105_opcode">15, 3, 2, 6</column>
<column name="grp_fu_105_p0">15, 3, 32, 96</column>
<column name="grp_fu_105_p1">21, 4, 32, 128</column>
<column name="grp_fu_110_p0">15, 3, 32, 96</column>
<column name="grp_fu_110_p1">15, 3, 32, 96</column>
<column name="grp_fu_115_p0">15, 3, 32, 96</column>
<column name="grp_fu_115_p1">15, 3, 32, 96</column>
<column name="in_V_0_data_out">9, 2, 32, 64</column>
<column name="in_V_0_state">15, 3, 2, 6</column>
<column name="in_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_V_1_data_out">9, 2, 32, 64</column>
<column name="out_V_1_state">15, 3, 2, 6</column>
<column name="out_V_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a1_read_reg_208">32, 0, 32, 0</column>
<column name="a2_read_reg_203">32, 0, 32, 0</column>
<column name="ap_CS_fsm">26, 0, 26, 0</column>
<column name="b0_read_reg_198">32, 0, 32, 0</column>
<column name="b1_read_reg_193">32, 0, 32, 0</column>
<column name="b2_read_reg_188">32, 0, 32, 0</column>
<column name="in_V_0_payload_A">32, 0, 32, 0</column>
<column name="in_V_0_payload_B">32, 0, 32, 0</column>
<column name="in_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_V_0_state">2, 0, 2, 0</column>
<column name="out_V_1_payload_A">32, 0, 32, 0</column>
<column name="out_V_1_payload_B">32, 0, 32, 0</column>
<column name="out_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_V_1_state">2, 0, 2, 0</column>
<column name="reg_123">32, 0, 32, 0</column>
<column name="reg_129">32, 0, 32, 0</column>
<column name="reg_134">32, 0, 32, 0</column>
<column name="tmp_9_reg_228">32, 0, 32, 0</column>
<column name="user_writing_V_read_reg_184">1, 0, 1, 0</column>
<column name="x1">32, 0, 32, 0</column>
<column name="x2">32, 0, 32, 0</column>
<column name="y1">32, 0, 32, 0</column>
<column name="y2">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_BUS_AWVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWADDR">in, 6, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WDATA">in, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WSTRB">in, 4, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARADDR">in, 6, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RDATA">out, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, biquad, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, biquad, return value</column>
<column name="in_V_TDATA">in, 32, axis, in_V, pointer</column>
<column name="in_V_TVALID">in, 1, axis, in_V, pointer</column>
<column name="in_V_TREADY">out, 1, axis, in_V, pointer</column>
<column name="out_V_TDATA">out, 32, axis, out_V, pointer</column>
<column name="out_V_TVALID">out, 1, axis, out_V, pointer</column>
<column name="out_V_TREADY">in, 1, axis, out_V, pointer</column>
</table>
</item>
</section>
</profile>
