$comment
	File created using the following command:
		vcd file contadorSincrono.msim.vcd -direction
$end
$date
	Tue Dec 05 18:36:00 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module contadorSincrono_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " enable $end
$var reg 1 # reset $end
$var wire 1 $ q [3] $end
$var wire 1 % q [2] $end
$var wire 1 & q [1] $end
$var wire 1 ' q [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . q[0]~output_o $end
$var wire 1 / q[1]~output_o $end
$var wire 1 0 q[2]~output_o $end
$var wire 1 1 q[3]~output_o $end
$var wire 1 2 clock~input_o $end
$var wire 1 3 enable~input_o $end
$var wire 1 4 contagem[0]~0_combout $end
$var wire 1 5 reset~input_o $end
$var wire 1 6 contagem[1]~1_combout $end
$var wire 1 7 contagem[2]~2_combout $end
$var wire 1 8 contagem[3]~3_combout $end
$var wire 1 9 contagem [3] $end
$var wire 1 : contagem [2] $end
$var wire 1 ; contagem [1] $end
$var wire 1 < contagem [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0'
0&
0%
0$
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
07
08
0<
0;
0:
09
$end
#1000
1!
12
#1500
1"
13
14
#2000
0!
02
#3000
0"
1!
03
12
04
1<
1.
1'
14
#4000
0!
02
#4500
1"
13
16
04
#5000
1!
12
1;
0<
0.
1/
1&
0'
14
#6000
0"
0!
03
02
04
#7000
1!
12
#7500
1"
13
14
#8000
0!
02
#9000
0"
1!
03
12
04
1<
1.
1'
14
#10000
0!
02
#10500
1"
13
17
06
04
#11000
1!
12
1:
0;
0<
0.
0/
10
1%
0&
0'
14
#12000
0"
0!
03
02
04
#13000
1!
12
#13500
1"
13
14
#14000
0!
02
#15000
0"
1!
03
12
04
1<
1.
1'
14
#16000
