# Reading D:/Apps/1_LearningApps/ModelSim_v10.5Se/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {run_post_syn_compile.tcl}
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap usim D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim_lib/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap adc D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim_lib/adc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ddrc D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim_lib/ddrc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ddrphy D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim_lib/ddrphy 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap hsst_e2 D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim_lib/hsst_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap iolhr_dft D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim_lib/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ipal_e1 D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim_lib/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap pciegen2 D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim_lib/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 22:35:05 on Oct 27,2024
# vlog -reportprogress 300 ad_da_hdmi_top_syn.vm -work work 
# -- Compiling module ipml_spram_v1_5_rom_sawtooth_wave
# -- Compiling module ipml_rom_v1_5_rom_sawtooth_wave
# -- Compiling module rom_sawtooth_wave
# -- Compiling module ipml_spram_v1_5_rom_sin_wave
# -- Compiling module ipml_rom_v1_5_rom_sin_wave
# -- Compiling module rom_sin_wave
# -- Compiling module ad9708_sin_wave
# -- Compiling module timing_gen_xy
# -- Compiling module grid_display
# -- Compiling module iic_dri
# -- Compiling module iic_dri_unq4
# -- Compiling module ms7200_ctl
# -- Compiling module ms7210_ctl
# -- Compiling module ms72xx_ctl
# -- Compiling module pattern_vg
# -- Compiling module sync_vg
# -- Compiling module pll
# -- Compiling module hdmi_test
# -- Compiling module Key_Debounce
# -- Compiling module Key_Debounce_unq4
# -- Compiling module pll_adda
# -- Compiling module timing_gen_xy_unq4
# -- Compiling module ipml_sdpram_v1_6_ram1024x8
# -- Compiling module ram1024x8
# -- Compiling module wav_display
# -- Compiling module ad_da_hdmi_top
# 
# Top level modules:
# 	ad_da_hdmi_top
# End time: 22:35:05 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 22:35:05 on Oct 27,2024
# vlog -reportprogress 300 D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/source/tb_hdmi.v -work work 
# -- Compiling module tb_hdmi
# 
# Top level modules:
# 	tb_hdmi
# End time: 22:35:05 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 22:35:05 on Oct 27,2024
# vlog -reportprogress 300 D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/source/tb_key_debounce.v -work work 
# -- Compiling module tb_ctrl_test
# 
# Top level modules:
# 	tb_ctrl_test
# End time: 22:35:05 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# do {run_post_syn_simulate.tcl}
# vsim -novopt -L work -L usim -L adc -L ddrc -L ddrphy -L hsst_e2 -L iolhr_dft -L ipal_e1 -L pciegen2 tb_ctrl_test usim.GTP_GRS 
# Start time: 22:35:05 on Oct 27,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim/synth/work.tb_ctrl_test
# Loading work.tb_ctrl_test
# Loading usim.GTP_GRS
# ** Error: (vsim-3033) D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/source/tb_key_debounce.v(46): Instantiation of 'Key_Debounce_fix' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /tb_ctrl_test File: D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/source/tb_key_debounce.v
#         Searched libraries:
#             D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim/synth/work
#             D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim_lib/usim
#             D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim_lib/adc
#             D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim_lib/ddrc
#             D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim_lib/ddrphy
#             D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim_lib/hsst_e2
#             D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim_lib/iolhr_dft
#             D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim_lib/ipal_e1
#             D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/sim_lib/pciegen2
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run_post_syn_simulate.tcl PAUSED at line 6
# End time: 22:35:09 on Oct 27,2024, Elapsed time: 0:00:04
# Errors: 1, Warnings: 1
