\t (00:00:01) allegro 17.4 S022 Windows SPB 64-bit Edition
\t (00:00:01)     Journal start - Sun Nov 28 22:19:49 2021
\t (00:00:01)         Host=DELL-XIAOSENLUO User=XIAOSENLUO Pid=9748 CPUs=8
\t (00:00:01) CmdLine= allegro.exe -s builder.scr.txt
\t (00:00:01) 
   (00:00:01) Loading axlcore.cxt 
\t (00:00:06) Starting new design...
\i (00:00:07) trapsize 782
\i (00:00:07) trapsize 803
\i (00:00:07) trapsize 782
\i (00:00:07) trapsize 1245
\i (00:00:07) trapsize 1213
\i (00:00:07) replay builder.scr.txt 
\i (00:00:07) skill 'load "C:/Users/XIAOSENLUO/Documents/Cadence/CadenceLibrary/allegro/ultra/Connectors, Interconnects/USB, DVI, HDMI Connectors/ul_12401610E4-2A/AllegroV17_2/builder.ile" ' 
   (00:00:07) t
\i (00:00:07) skill 'changeWorkingDir "C:/Users/XIAOSENLUO/Documents/Cadence/CadenceLibrary/allegro/ultra/Connectors, Interconnects/USB, DVI, HDMI Connectors/ul_12401610E4-2A/AllegroV17_2" ' 
   (00:00:07) t
\i (00:00:07) skill 'LB_createFootprint "C:/Users/XIAOSENLUO/Documents/Cadence/CadenceLibrary/allegro/ultra/Connectors, Interconnects/USB, DVI, HDMI Connectors/ul_12401610E4-2A/AllegroV17_2/12401610E42A_AMP.xml" ' 
\t (00:00:07) Reading Footprint XML
\t (00:00:07) Creating padstacks
\t (00:00:07) Starting new design...
\i (00:00:07) trapsize 782
\i (00:00:07) trapsize 803
\i (00:00:07) trapsize 1276
\i (00:00:07) trapsize 1276
\i (00:00:07) trapsize 127628
\t (00:00:07) Performing DRC...
\t (00:00:07) Multithreaded DRC update (8 threads).
\t (00:00:07) No DRC errors detected.
\t (00:00:08) Starting new design...
\i (00:00:08) trapsize 78241
\i (00:00:08) trapsize 80337
\i (00:00:08) trapsize 127628
\i (00:00:08) trapsize 127628
\i (00:00:08) trapsize 127628
\t (00:00:08) Performing DRC...
\t (00:00:08) Multithreaded DRC update (8 threads).
\t (00:00:08) No DRC errors detected.
\t (00:00:08) Starting new design...
\i (00:00:08) trapsize 78241
\i (00:00:08) trapsize 80337
\i (00:00:08) trapsize 127628
\i (00:00:08) trapsize 127628
\i (00:00:08) trapsize 127628
\t (00:00:08) Performing DRC...
\t (00:00:08) Multithreaded DRC update (8 threads).
\i (00:00:09) trapsize 121255
\t (00:00:09) No DRC errors detected.
\t (00:00:09) Starting new design...
\i (00:00:09) trapsize 78241
\i (00:00:09) trapsize 80337
\i (00:00:09) trapsize 127628
\i (00:00:09) trapsize 127628
\i (00:00:09) trapsize 127628
\t (00:00:09) Performing DRC...
\t (00:00:09) Multithreaded DRC update (8 threads).
\i (00:00:09) trapsize 121255
\t (00:00:09) No DRC errors detected.
\t (00:00:09) Opening Design "12401610E42A_AMP.dra"
\t (00:00:10) Starting new design...
\i (00:00:10) trapsize 78241
\i (00:00:10) trapsize 80337
\i (00:00:10) trapsize 127628
\i (00:00:10) trapsize 127628
\i (00:00:10) trapsize 127628
\t (00:00:10) Performing DRC...
\t (00:00:10) No DRC errors detected.
\i (00:00:10) trapsize 34505
\t (00:00:10) Creating TextBlocks
\t (00:00:10) Creating Shapes on Package layers
   (00:00:10) *WARNING* (axlDBAddProp): ERROR(SPMHDB-272): Property is only allowed on PACKAGE KEEPOUT or PLACE BOUND. ("PACKAGE_HEIGHT_MAX" 129.0)
\t (00:00:10) Creating Pins
\t (00:00:10) Creating Vias
\t (00:00:10) Creating package symbol 'C:/Users/XIAOSENLUO/Documents/Cadence/CadenceLibrary/allegro/ultra/Connectors, Interconnects/USB, DVI, HDMI Connectors/ul_12401610E4-2A/AllegroV17_2/12401610e42a_amp.psm'.
\t (00:00:10) Starting Create symbol...
\t (00:00:10) Symbol Created
   (00:00:10) Loading cmds.cxt 
   (00:00:10) Loading skillExt.cxt 
\i (00:00:10) trapsize 3446
\i (00:00:10) trapsize 3444
\t (00:00:10) Opening existing design...
\i (00:00:11) trapsize 3444
\i (00:00:11) trapsize 3539
\i (00:00:11) trapsize 3625
\d (00:00:11) Design opened: C:/Users/XIAOSENLUO/Documents/Cadence/CadenceLibrary/allegro/ultra/Connectors, Interconnects/USB, DVI, HDMI Connectors/ul_12401610E4-2A/AllegroV17_2/12401610E42A_AMP.dra
\i (00:00:11) trapsize 3528
\t (00:00:11) Symbol Saved
   (00:00:11) t
\i (00:00:11) exit 
\t (00:00:11)     Journal end - Sun Nov 28 22:19:59 2021
