/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire [5:0] _05_;
  wire [8:0] _06_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [21:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = !(celloutsig_0_21z ? celloutsig_0_27z : celloutsig_0_22z);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? celloutsig_0_0z : in_data[62]);
  assign celloutsig_0_0z = ~((in_data[84] | in_data[48]) & in_data[70]);
  assign celloutsig_1_1z = ~((in_data[141] | celloutsig_1_0z) & in_data[173]);
  assign celloutsig_1_3z = ~((celloutsig_1_2z[5] | in_data[167]) & (celloutsig_1_1z | in_data[180]));
  assign celloutsig_1_13z = ~((_02_ | in_data[132]) & (in_data[96] | celloutsig_1_4z));
  assign celloutsig_0_4z = ~((celloutsig_0_0z | in_data[86]) & (celloutsig_0_1z | in_data[40]));
  assign celloutsig_0_13z = ~((_03_ | celloutsig_0_11z) & (celloutsig_0_4z | celloutsig_0_8z[0]));
  assign celloutsig_0_27z = ~((celloutsig_0_19z[11] | celloutsig_0_8z[1]) & (celloutsig_0_13z | celloutsig_0_12z));
  assign celloutsig_1_0z = in_data[96] | ~(in_data[173]);
  assign celloutsig_0_5z = celloutsig_0_0z | ~(in_data[40]);
  assign celloutsig_0_6z = celloutsig_0_5z | ~(celloutsig_0_4z);
  assign celloutsig_0_11z = celloutsig_0_0z | ~(celloutsig_0_6z);
  assign celloutsig_0_16z = celloutsig_0_3z[7] | ~(celloutsig_0_10z[0]);
  reg [3:0] _21_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 4'h0;
    else _21_ <= celloutsig_1_2z[10:7];
  assign { _04_[3], _02_, _01_, _04_[0] } = _21_;
  reg [5:0] _22_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _22_ <= 6'h00;
    else _22_ <= { celloutsig_0_3z[20:17], celloutsig_0_2z, celloutsig_0_5z };
  assign { _05_[5:3], _00_, _05_[1:0] } = _22_;
  reg [8:0] _23_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _23_ <= 9'h000;
    else _23_ <= { in_data[47:42], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _06_[8:1], _03_ } = _23_;
  assign celloutsig_1_2z = in_data[111:101] & { in_data[180:172], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_15z[0], celloutsig_1_0z, celloutsig_1_1z } & { in_data[162:161], celloutsig_1_7z };
  assign celloutsig_1_15z = { celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_13z } / { 1'h1, in_data[179:177], celloutsig_1_4z };
  assign celloutsig_0_10z = { _06_[3:1], celloutsig_0_5z, _05_[5:3], _00_, _05_[1:0], _05_[5:3], _00_, _05_[1:0] } / { 1'h1, _05_[4:3], _00_, _05_[1:0], celloutsig_0_2z, _05_[5:3], _00_, _05_[1:0], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_22z = celloutsig_0_19z[12:9] == celloutsig_0_10z[15:12];
  assign celloutsig_1_6z = { celloutsig_1_2z[3:2], celloutsig_1_1z } === { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_1z ? { in_data[87:72], 1'h1, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } : in_data[94:73];
  assign celloutsig_0_19z = _06_[4] ? { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_0z, _05_[5:3], _00_, _05_[1:0], celloutsig_0_8z } : { in_data[50:40], celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_1_18z = celloutsig_1_2z[3] & celloutsig_1_7z;
  assign celloutsig_0_14z = _05_[0] & _06_[3];
  assign celloutsig_0_21z = celloutsig_0_16z & celloutsig_0_14z;
  assign celloutsig_1_7z = | { _01_, celloutsig_1_6z, _04_[0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_34z = ~^ celloutsig_0_19z[7:2];
  assign celloutsig_1_4z = ~^ { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z } >> { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_12z = ~((celloutsig_0_8z[1] & celloutsig_0_1z) | celloutsig_0_1z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_0z);
  assign _04_[2:1] = { _02_, _01_ };
  assign _05_[2] = _00_;
  assign _06_[0] = _03_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
