
interrup_uebung.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002de0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08002fb0  08002fb0  00003fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800301c  0800301c  00005060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800301c  0800301c  0000401c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003024  08003024  00005060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003024  08003024  00004024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003028  08003028  00004028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800302c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  20000060  0800308c  00005060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d0  0800308c  000051d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004e48  00000000  00000000  00005090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001264  00000000  00000000  00009ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000750  00000000  00000000  0000b140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000557  00000000  00000000  0000b890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001da04  00000000  00000000  0000bde7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000059fa  00000000  00000000  000297eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4cc0  00000000  00000000  0002f1e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d3ea5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002508  00000000  00000000  000d3ee8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000d63f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002f98 	.word	0x08002f98

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	08002f98 	.word	0x08002f98

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	f003 0307 	and.w	r3, r3, #7
 80005ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000620 <__NVIC_SetPriorityGrouping+0x44>)
 80005ee:	68db      	ldr	r3, [r3, #12]
 80005f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005f2:	68ba      	ldr	r2, [r7, #8]
 80005f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005f8:	4013      	ands	r3, r2
 80005fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000600:	68bb      	ldr	r3, [r7, #8]
 8000602:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000604:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000608:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800060c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800060e:	4a04      	ldr	r2, [pc, #16]	@ (8000620 <__NVIC_SetPriorityGrouping+0x44>)
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	60d3      	str	r3, [r2, #12]
}
 8000614:	bf00      	nop
 8000616:	3714      	adds	r7, #20
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr
 8000620:	e000ed00 	.word	0xe000ed00

08000624 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000628:	4b04      	ldr	r3, [pc, #16]	@ (800063c <__NVIC_GetPriorityGrouping+0x18>)
 800062a:	68db      	ldr	r3, [r3, #12]
 800062c:	0a1b      	lsrs	r3, r3, #8
 800062e:	f003 0307 	and.w	r3, r3, #7
}
 8000632:	4618      	mov	r0, r3
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr
 800063c:	e000ed00 	.word	0xe000ed00

08000640 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800064a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064e:	2b00      	cmp	r3, #0
 8000650:	db0b      	blt.n	800066a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	f003 021f 	and.w	r2, r3, #31
 8000658:	4907      	ldr	r1, [pc, #28]	@ (8000678 <__NVIC_EnableIRQ+0x38>)
 800065a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065e:	095b      	lsrs	r3, r3, #5
 8000660:	2001      	movs	r0, #1
 8000662:	fa00 f202 	lsl.w	r2, r0, r2
 8000666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800066a:	bf00      	nop
 800066c:	370c      	adds	r7, #12
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	e000e100 	.word	0xe000e100

0800067c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800067c:	b480      	push	{r7}
 800067e:	b083      	sub	sp, #12
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	6039      	str	r1, [r7, #0]
 8000686:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068c:	2b00      	cmp	r3, #0
 800068e:	db0a      	blt.n	80006a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	b2da      	uxtb	r2, r3
 8000694:	490c      	ldr	r1, [pc, #48]	@ (80006c8 <__NVIC_SetPriority+0x4c>)
 8000696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800069a:	0112      	lsls	r2, r2, #4
 800069c:	b2d2      	uxtb	r2, r2
 800069e:	440b      	add	r3, r1
 80006a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006a4:	e00a      	b.n	80006bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	b2da      	uxtb	r2, r3
 80006aa:	4908      	ldr	r1, [pc, #32]	@ (80006cc <__NVIC_SetPriority+0x50>)
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	f003 030f 	and.w	r3, r3, #15
 80006b2:	3b04      	subs	r3, #4
 80006b4:	0112      	lsls	r2, r2, #4
 80006b6:	b2d2      	uxtb	r2, r2
 80006b8:	440b      	add	r3, r1
 80006ba:	761a      	strb	r2, [r3, #24]
}
 80006bc:	bf00      	nop
 80006be:	370c      	adds	r7, #12
 80006c0:	46bd      	mov	sp, r7
 80006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c6:	4770      	bx	lr
 80006c8:	e000e100 	.word	0xe000e100
 80006cc:	e000ed00 	.word	0xe000ed00

080006d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b089      	sub	sp, #36	@ 0x24
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	60f8      	str	r0, [r7, #12]
 80006d8:	60b9      	str	r1, [r7, #8]
 80006da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	f003 0307 	and.w	r3, r3, #7
 80006e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006e4:	69fb      	ldr	r3, [r7, #28]
 80006e6:	f1c3 0307 	rsb	r3, r3, #7
 80006ea:	2b04      	cmp	r3, #4
 80006ec:	bf28      	it	cs
 80006ee:	2304      	movcs	r3, #4
 80006f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006f2:	69fb      	ldr	r3, [r7, #28]
 80006f4:	3304      	adds	r3, #4
 80006f6:	2b06      	cmp	r3, #6
 80006f8:	d902      	bls.n	8000700 <NVIC_EncodePriority+0x30>
 80006fa:	69fb      	ldr	r3, [r7, #28]
 80006fc:	3b03      	subs	r3, #3
 80006fe:	e000      	b.n	8000702 <NVIC_EncodePriority+0x32>
 8000700:	2300      	movs	r3, #0
 8000702:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000704:	f04f 32ff 	mov.w	r2, #4294967295
 8000708:	69bb      	ldr	r3, [r7, #24]
 800070a:	fa02 f303 	lsl.w	r3, r2, r3
 800070e:	43da      	mvns	r2, r3
 8000710:	68bb      	ldr	r3, [r7, #8]
 8000712:	401a      	ands	r2, r3
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000718:	f04f 31ff 	mov.w	r1, #4294967295
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	fa01 f303 	lsl.w	r3, r1, r3
 8000722:	43d9      	mvns	r1, r3
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000728:	4313      	orrs	r3, r2
         );
}
 800072a:	4618      	mov	r0, r3
 800072c:	3724      	adds	r7, #36	@ 0x24
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
	...

08000738 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800073c:	4b05      	ldr	r3, [pc, #20]	@ (8000754 <LL_RCC_HSI_Enable+0x1c>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a04      	ldr	r2, [pc, #16]	@ (8000754 <LL_RCC_HSI_Enable+0x1c>)
 8000742:	f043 0301 	orr.w	r3, r3, #1
 8000746:	6013      	str	r3, [r2, #0]
}
 8000748:	bf00      	nop
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	40023800 	.word	0x40023800

08000758 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800075c:	4b06      	ldr	r3, [pc, #24]	@ (8000778 <LL_RCC_HSI_IsReady+0x20>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f003 0302 	and.w	r3, r3, #2
 8000764:	2b02      	cmp	r3, #2
 8000766:	bf0c      	ite	eq
 8000768:	2301      	moveq	r3, #1
 800076a:	2300      	movne	r3, #0
 800076c:	b2db      	uxtb	r3, r3
}
 800076e:	4618      	mov	r0, r3
 8000770:	46bd      	mov	sp, r7
 8000772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000776:	4770      	bx	lr
 8000778:	40023800 	.word	0x40023800

0800077c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800077c:	b480      	push	{r7}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000784:	4b07      	ldr	r3, [pc, #28]	@ (80007a4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	00db      	lsls	r3, r3, #3
 8000790:	4904      	ldr	r1, [pc, #16]	@ (80007a4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000792:	4313      	orrs	r3, r2
 8000794:	600b      	str	r3, [r1, #0]
}
 8000796:	bf00      	nop
 8000798:	370c      	adds	r7, #12
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	40023800 	.word	0x40023800

080007a8 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80007b0:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <LL_RCC_SetSysClkSource+0x24>)
 80007b2:	689b      	ldr	r3, [r3, #8]
 80007b4:	f023 0203 	bic.w	r2, r3, #3
 80007b8:	4904      	ldr	r1, [pc, #16]	@ (80007cc <LL_RCC_SetSysClkSource+0x24>)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	4313      	orrs	r3, r2
 80007be:	608b      	str	r3, [r1, #8]
}
 80007c0:	bf00      	nop
 80007c2:	370c      	adds	r7, #12
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr
 80007cc:	40023800 	.word	0x40023800

080007d0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80007d4:	4b04      	ldr	r3, [pc, #16]	@ (80007e8 <LL_RCC_GetSysClkSource+0x18>)
 80007d6:	689b      	ldr	r3, [r3, #8]
 80007d8:	f003 030c 	and.w	r3, r3, #12
}
 80007dc:	4618      	mov	r0, r3
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	40023800 	.word	0x40023800

080007ec <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80007f4:	4b06      	ldr	r3, [pc, #24]	@ (8000810 <LL_RCC_SetAHBPrescaler+0x24>)
 80007f6:	689b      	ldr	r3, [r3, #8]
 80007f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80007fc:	4904      	ldr	r1, [pc, #16]	@ (8000810 <LL_RCC_SetAHBPrescaler+0x24>)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	4313      	orrs	r3, r2
 8000802:	608b      	str	r3, [r1, #8]
}
 8000804:	bf00      	nop
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr
 8000810:	40023800 	.word	0x40023800

08000814 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800081c:	4b06      	ldr	r3, [pc, #24]	@ (8000838 <LL_RCC_SetAPB1Prescaler+0x24>)
 800081e:	689b      	ldr	r3, [r3, #8]
 8000820:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8000824:	4904      	ldr	r1, [pc, #16]	@ (8000838 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	4313      	orrs	r3, r2
 800082a:	608b      	str	r3, [r1, #8]
}
 800082c:	bf00      	nop
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr
 8000838:	40023800 	.word	0x40023800

0800083c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800083c:	b480      	push	{r7}
 800083e:	b083      	sub	sp, #12
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000844:	4b06      	ldr	r3, [pc, #24]	@ (8000860 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000846:	689b      	ldr	r3, [r3, #8]
 8000848:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800084c:	4904      	ldr	r1, [pc, #16]	@ (8000860 <LL_RCC_SetAPB2Prescaler+0x24>)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	4313      	orrs	r3, r2
 8000852:	608b      	str	r3, [r1, #8]
}
 8000854:	bf00      	nop
 8000856:	370c      	adds	r7, #12
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr
 8000860:	40023800 	.word	0x40023800

08000864 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8000864:	b480      	push	{r7}
 8000866:	b083      	sub	sp, #12
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 800086c:	4b07      	ldr	r3, [pc, #28]	@ (800088c <LL_RCC_SetTIMPrescaler+0x28>)
 800086e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000872:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000876:	4905      	ldr	r1, [pc, #20]	@ (800088c <LL_RCC_SetTIMPrescaler+0x28>)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	4313      	orrs	r3, r2
 800087c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
}
 8000880:	bf00      	nop
 8000882:	370c      	adds	r7, #12
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	40023800 	.word	0x40023800

08000890 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000894:	4b05      	ldr	r3, [pc, #20]	@ (80008ac <LL_RCC_PLL_Enable+0x1c>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4a04      	ldr	r2, [pc, #16]	@ (80008ac <LL_RCC_PLL_Enable+0x1c>)
 800089a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800089e:	6013      	str	r3, [r2, #0]
}
 80008a0:	bf00      	nop
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr
 80008aa:	bf00      	nop
 80008ac:	40023800 	.word	0x40023800

080008b0 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80008b4:	4b07      	ldr	r3, [pc, #28]	@ (80008d4 <LL_RCC_PLL_IsReady+0x24>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80008bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80008c0:	bf0c      	ite	eq
 80008c2:	2301      	moveq	r3, #1
 80008c4:	2300      	movne	r3, #0
 80008c6:	b2db      	uxtb	r3, r3
}
 80008c8:	4618      	mov	r0, r3
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	40023800 	.word	0x40023800

080008d8 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 80008d8:	b480      	push	{r7}
 80008da:	b085      	sub	sp, #20
 80008dc:	af00      	add	r7, sp, #0
 80008de:	60f8      	str	r0, [r7, #12]
 80008e0:	60b9      	str	r1, [r7, #8]
 80008e2:	607a      	str	r2, [r7, #4]
 80008e4:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 80008e6:	4b11      	ldr	r3, [pc, #68]	@ (800092c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80008e8:	685a      	ldr	r2, [r3, #4]
 80008ea:	4b11      	ldr	r3, [pc, #68]	@ (8000930 <LL_RCC_PLL_ConfigDomain_SYS+0x58>)
 80008ec:	4013      	ands	r3, r2
 80008ee:	68f9      	ldr	r1, [r7, #12]
 80008f0:	68ba      	ldr	r2, [r7, #8]
 80008f2:	4311      	orrs	r1, r2
 80008f4:	687a      	ldr	r2, [r7, #4]
 80008f6:	0192      	lsls	r2, r2, #6
 80008f8:	430a      	orrs	r2, r1
 80008fa:	490c      	ldr	r1, [pc, #48]	@ (800092c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80008fc:	4313      	orrs	r3, r2
 80008fe:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8000900:	4b0a      	ldr	r3, [pc, #40]	@ (800092c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8000902:	685b      	ldr	r3, [r3, #4]
 8000904:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000908:	4908      	ldr	r1, [pc, #32]	@ (800092c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	4313      	orrs	r3, r2
 800090e:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
 8000910:	4b06      	ldr	r3, [pc, #24]	@ (800092c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8000912:	685b      	ldr	r3, [r3, #4]
 8000914:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 8000918:	4904      	ldr	r1, [pc, #16]	@ (800092c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	4313      	orrs	r3, r2
 800091e:	604b      	str	r3, [r1, #4]
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8000920:	bf00      	nop
 8000922:	3714      	adds	r7, #20
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr
 800092c:	40023800 	.word	0x40023800
 8000930:	ffbf8000 	.word	0xffbf8000

08000934 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000934:	b480      	push	{r7}
 8000936:	b085      	sub	sp, #20
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800093c:	4b08      	ldr	r3, [pc, #32]	@ (8000960 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800093e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000940:	4907      	ldr	r1, [pc, #28]	@ (8000960 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	4313      	orrs	r3, r2
 8000946:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000948:	4b05      	ldr	r3, [pc, #20]	@ (8000960 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800094a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	4013      	ands	r3, r2
 8000950:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000952:	68fb      	ldr	r3, [r7, #12]
}
 8000954:	bf00      	nop
 8000956:	3714      	adds	r7, #20
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr
 8000960:	40023800 	.word	0x40023800

08000964 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000964:	b480      	push	{r7}
 8000966:	b085      	sub	sp, #20
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800096c:	4b08      	ldr	r3, [pc, #32]	@ (8000990 <LL_APB1_GRP1_EnableClock+0x2c>)
 800096e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000970:	4907      	ldr	r1, [pc, #28]	@ (8000990 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4313      	orrs	r3, r2
 8000976:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000978:	4b05      	ldr	r3, [pc, #20]	@ (8000990 <LL_APB1_GRP1_EnableClock+0x2c>)
 800097a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	4013      	ands	r3, r2
 8000980:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000982:	68fb      	ldr	r3, [r7, #12]
}
 8000984:	bf00      	nop
 8000986:	3714      	adds	r7, #20
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr
 8000990:	40023800 	.word	0x40023800

08000994 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000994:	b480      	push	{r7}
 8000996:	b085      	sub	sp, #20
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800099c:	4b08      	ldr	r3, [pc, #32]	@ (80009c0 <LL_APB2_GRP1_EnableClock+0x2c>)
 800099e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80009a0:	4907      	ldr	r1, [pc, #28]	@ (80009c0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	4313      	orrs	r3, r2
 80009a6:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80009a8:	4b05      	ldr	r3, [pc, #20]	@ (80009c0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80009aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	4013      	ands	r3, r2
 80009b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009b2:	68fb      	ldr	r3, [r7, #12]
}
 80009b4:	bf00      	nop
 80009b6:	3714      	adds	r7, #20
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr
 80009c0:	40023800 	.word	0x40023800

080009c4 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b087      	sub	sp, #28
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 80009ce:	4a17      	ldr	r2, [pc, #92]	@ (8000a2c <LL_SYSCFG_SetEXTISource+0x68>)
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	b2db      	uxtb	r3, r3
 80009d4:	3302      	adds	r3, #2
 80009d6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	0c1b      	lsrs	r3, r3, #16
 80009de:	43db      	mvns	r3, r3
 80009e0:	ea02 0103 	and.w	r1, r2, r3
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	0c1b      	lsrs	r3, r3, #16
 80009e8:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009ea:	693b      	ldr	r3, [r7, #16]
 80009ec:	fa93 f3a3 	rbit	r3, r3
 80009f0:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80009f6:	697b      	ldr	r3, [r7, #20]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d101      	bne.n	8000a00 <LL_SYSCFG_SetEXTISource+0x3c>
  {
    return 32U;
 80009fc:	2320      	movs	r3, #32
 80009fe:	e003      	b.n	8000a08 <LL_SYSCFG_SetEXTISource+0x44>
  }
  return __builtin_clz(value);
 8000a00:	697b      	ldr	r3, [r7, #20]
 8000a02:	fab3 f383 	clz	r3, r3
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	461a      	mov	r2, r3
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	fa03 f202 	lsl.w	r2, r3, r2
 8000a10:	4806      	ldr	r0, [pc, #24]	@ (8000a2c <LL_SYSCFG_SetEXTISource+0x68>)
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	430a      	orrs	r2, r1
 8000a18:	3302      	adds	r3, #2
 8000a1a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000a1e:	bf00      	nop
 8000a20:	371c      	adds	r7, #28
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	40013800 	.word	0x40013800

08000a30 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000a38:	4b06      	ldr	r3, [pc, #24]	@ (8000a54 <LL_FLASH_SetLatency+0x24>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	f023 020f 	bic.w	r2, r3, #15
 8000a40:	4904      	ldr	r1, [pc, #16]	@ (8000a54 <LL_FLASH_SetLatency+0x24>)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	4313      	orrs	r3, r2
 8000a46:	600b      	str	r3, [r1, #0]
}
 8000a48:	bf00      	nop
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr
 8000a54:	40023c00 	.word	0x40023c00

08000a58 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000a5c:	4b04      	ldr	r3, [pc, #16]	@ (8000a70 <LL_FLASH_GetLatency+0x18>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	f003 030f 	and.w	r3, r3, #15
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	40023c00 	.word	0x40023c00

08000a74 <LL_PWR_DisableOverDriveMode>:
  * @brief  Disable Over drive Mode
  * @rmtoll CR    ODEN       LL_PWR_DisableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableOverDriveMode(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
 8000a78:	4b05      	ldr	r3, [pc, #20]	@ (8000a90 <LL_PWR_DisableOverDriveMode+0x1c>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a04      	ldr	r2, [pc, #16]	@ (8000a90 <LL_PWR_DisableOverDriveMode+0x1c>)
 8000a7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000a82:	6013      	str	r3, [r2, #0]
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	40007000 	.word	0x40007000

08000a94 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000a9c:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8000aa4:	4904      	ldr	r1, [pc, #16]	@ (8000ab8 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	600b      	str	r3, [r1, #0]
}
 8000aac:	bf00      	nop
 8000aae:	370c      	adds	r7, #12
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr
 8000ab8:	40007000 	.word	0x40007000

08000abc <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8000ac0:	4b07      	ldr	r3, [pc, #28]	@ (8000ae0 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ac8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000acc:	bf0c      	ite	eq
 8000ace:	2301      	moveq	r3, #1
 8000ad0:	2300      	movne	r3, #0
 8000ad2:	b2db      	uxtb	r3, r3
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	40007000 	.word	0x40007000

08000ae4 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	60da      	str	r2, [r3, #12]
}
 8000af8:	bf00      	nop
 8000afa:	370c      	adds	r7, #12
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr

08000b04 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	691b      	ldr	r3, [r3, #16]
 8000b10:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	695b      	ldr	r3, [r3, #20]
 8000b1c:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	615a      	str	r2, [r3, #20]
}
 8000b24:	bf00      	nop
 8000b26:	370c      	adds	r7, #12
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr

08000b30 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b40:	2b80      	cmp	r3, #128	@ 0x80
 8000b42:	bf0c      	ite	eq
 8000b44:	2301      	moveq	r3, #1
 8000b46:	2300      	movne	r3, #0
 8000b48:	b2db      	uxtb	r3, r3
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	370c      	adds	r7, #12
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr

08000b56 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000b56:	b480      	push	{r7}
 8000b58:	b083      	sub	sp, #12
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	6078      	str	r0, [r7, #4]
 8000b5e:	460b      	mov	r3, r1
 8000b60:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8000b62:	78fa      	ldrb	r2, [r7, #3]
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	605a      	str	r2, [r3, #4]
}
 8000b68:	bf00      	nop
 8000b6a:	370c      	adds	r7, #12
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr

08000b74 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b08b      	sub	sp, #44	@ 0x2c
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	60f8      	str	r0, [r7, #12]
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	681a      	ldr	r2, [r3, #0]
 8000b84:	68bb      	ldr	r3, [r7, #8]
 8000b86:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	fa93 f3a3 	rbit	r3, r3
 8000b8e:	613b      	str	r3, [r7, #16]
  return result;
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000b94:	69bb      	ldr	r3, [r7, #24]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d101      	bne.n	8000b9e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8000b9a:	2320      	movs	r3, #32
 8000b9c:	e003      	b.n	8000ba6 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8000b9e:	69bb      	ldr	r3, [r7, #24]
 8000ba0:	fab3 f383 	clz	r3, r3
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	005b      	lsls	r3, r3, #1
 8000ba8:	2103      	movs	r1, #3
 8000baa:	fa01 f303 	lsl.w	r3, r1, r3
 8000bae:	43db      	mvns	r3, r3
 8000bb0:	401a      	ands	r2, r3
 8000bb2:	68bb      	ldr	r3, [r7, #8]
 8000bb4:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bb6:	6a3b      	ldr	r3, [r7, #32]
 8000bb8:	fa93 f3a3 	rbit	r3, r3
 8000bbc:	61fb      	str	r3, [r7, #28]
  return result;
 8000bbe:	69fb      	ldr	r3, [r7, #28]
 8000bc0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d101      	bne.n	8000bcc <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000bc8:	2320      	movs	r3, #32
 8000bca:	e003      	b.n	8000bd4 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bce:	fab3 f383 	clz	r3, r3
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	005b      	lsls	r3, r3, #1
 8000bd6:	6879      	ldr	r1, [r7, #4]
 8000bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bdc:	431a      	orrs	r2, r3
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	601a      	str	r2, [r3, #0]
}
 8000be2:	bf00      	nop
 8000be4:	372c      	adds	r7, #44	@ 0x2c
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr

08000bee <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	b08b      	sub	sp, #44	@ 0x2c
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	60f8      	str	r0, [r7, #12]
 8000bf6:	60b9      	str	r1, [r7, #8]
 8000bf8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	68da      	ldr	r2, [r3, #12]
 8000bfe:	68bb      	ldr	r3, [r7, #8]
 8000c00:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	fa93 f3a3 	rbit	r3, r3
 8000c08:	613b      	str	r3, [r7, #16]
  return result;
 8000c0a:	693b      	ldr	r3, [r7, #16]
 8000c0c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000c0e:	69bb      	ldr	r3, [r7, #24]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d101      	bne.n	8000c18 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000c14:	2320      	movs	r3, #32
 8000c16:	e003      	b.n	8000c20 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000c18:	69bb      	ldr	r3, [r7, #24]
 8000c1a:	fab3 f383 	clz	r3, r3
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	005b      	lsls	r3, r3, #1
 8000c22:	2103      	movs	r1, #3
 8000c24:	fa01 f303 	lsl.w	r3, r1, r3
 8000c28:	43db      	mvns	r3, r3
 8000c2a:	401a      	ands	r2, r3
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c30:	6a3b      	ldr	r3, [r7, #32]
 8000c32:	fa93 f3a3 	rbit	r3, r3
 8000c36:	61fb      	str	r3, [r7, #28]
  return result;
 8000c38:	69fb      	ldr	r3, [r7, #28]
 8000c3a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d101      	bne.n	8000c46 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000c42:	2320      	movs	r3, #32
 8000c44:	e003      	b.n	8000c4e <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c48:	fab3 f383 	clz	r3, r3
 8000c4c:	b2db      	uxtb	r3, r3
 8000c4e:	005b      	lsls	r3, r3, #1
 8000c50:	6879      	ldr	r1, [r7, #4]
 8000c52:	fa01 f303 	lsl.w	r3, r1, r3
 8000c56:	431a      	orrs	r2, r3
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	60da      	str	r2, [r3, #12]
}
 8000c5c:	bf00      	nop
 8000c5e:	372c      	adds	r7, #44	@ 0x2c
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr

08000c68 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	041a      	lsls	r2, r3, #16
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	619a      	str	r2, [r3, #24]
}
 8000c7a:	bf00      	nop
 8000c7c:	370c      	adds	r7, #12
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
	...

08000c88 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
	while (!LL_USART_IsActiveFlag_TXE(USART2)) {
 8000c90:	bf00      	nop
 8000c92:	4808      	ldr	r0, [pc, #32]	@ (8000cb4 <__io_putchar+0x2c>)
 8000c94:	f7ff ff4c 	bl	8000b30 <LL_USART_IsActiveFlag_TXE>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d0f9      	beq.n	8000c92 <__io_putchar+0xa>
	}
	LL_USART_TransmitData8(USART2, ch);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	4803      	ldr	r0, [pc, #12]	@ (8000cb4 <__io_putchar+0x2c>)
 8000ca6:	f7ff ff56 	bl	8000b56 <LL_USART_TransmitData8>
	return ch;
 8000caa:	687b      	ldr	r3, [r7, #4]
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3708      	adds	r7, #8
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	40004400 	.word	0x40004400

08000cb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000cbe:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000cc2:	f7ff fe67 	bl	8000994 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000cc6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8000cca:	f7ff fe4b 	bl	8000964 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000cce:	2007      	movs	r0, #7
 8000cd0:	f7ff fc84 	bl	80005dc <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cd4:	f000 f81a 	bl	8000d0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cd8:	f000 f8ba 	bl	8000e50 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000cdc:	f000 f868 	bl	8000db0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  uint32_t timestamp = 0;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	607b      	str	r3, [r7, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  LL_mDelay(1000);
 8000ce4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ce8:	f001 f9f2 	bl	80020d0 <LL_mDelay>
	  timestamp++;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	3301      	adds	r3, #1
 8000cf0:	607b      	str	r3, [r7, #4]
	  printf("Zeit: %lu s, Interrupts: %lu \n", timestamp, button_press_count);
 8000cf2:	4b04      	ldr	r3, [pc, #16]	@ (8000d04 <main+0x4c>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	6879      	ldr	r1, [r7, #4]
 8000cfa:	4803      	ldr	r0, [pc, #12]	@ (8000d08 <main+0x50>)
 8000cfc:	f001 fae0 	bl	80022c0 <iprintf>
  {
 8000d00:	bf00      	nop
 8000d02:	e7ef      	b.n	8000ce4 <main+0x2c>
 8000d04:	2000007c 	.word	0x2000007c
 8000d08:	08002fb0 	.word	0x08002fb0

08000d0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8000d10:	2002      	movs	r0, #2
 8000d12:	f7ff fe8d 	bl	8000a30 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8000d16:	bf00      	nop
 8000d18:	f7ff fe9e 	bl	8000a58 <LL_FLASH_GetLatency>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b02      	cmp	r3, #2
 8000d20:	d1fa      	bne.n	8000d18 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE3);
 8000d22:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000d26:	f7ff feb5 	bl	8000a94 <LL_PWR_SetRegulVoltageScaling>
  LL_PWR_DisableOverDriveMode();
 8000d2a:	f7ff fea3 	bl	8000a74 <LL_PWR_DisableOverDriveMode>
  LL_RCC_HSI_SetCalibTrimming(16);
 8000d2e:	2010      	movs	r0, #16
 8000d30:	f7ff fd24 	bl	800077c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8000d34:	f7ff fd00 	bl	8000738 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000d38:	bf00      	nop
 8000d3a:	f7ff fd0d 	bl	8000758 <LL_RCC_HSI_IsReady>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d1fa      	bne.n	8000d3a <SystemClock_Config+0x2e>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_16, 336, LL_RCC_PLLP_DIV_4);
 8000d44:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d48:	f44f 72a8 	mov.w	r2, #336	@ 0x150
 8000d4c:	2110      	movs	r1, #16
 8000d4e:	2000      	movs	r0, #0
 8000d50:	f7ff fdc2 	bl	80008d8 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8000d54:	f7ff fd9c 	bl	8000890 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000d58:	bf00      	nop
 8000d5a:	f7ff fda9 	bl	80008b0 <LL_RCC_PLL_IsReady>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b01      	cmp	r3, #1
 8000d62:	d1fa      	bne.n	8000d5a <SystemClock_Config+0x4e>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 8000d64:	bf00      	nop
 8000d66:	f7ff fea9 	bl	8000abc <LL_PWR_IsActiveFlag_VOS>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d0fa      	beq.n	8000d66 <SystemClock_Config+0x5a>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000d70:	2000      	movs	r0, #0
 8000d72:	f7ff fd3b 	bl	80007ec <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8000d76:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000d7a:	f7ff fd4b 	bl	8000814 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000d7e:	2000      	movs	r0, #0
 8000d80:	f7ff fd5c 	bl	800083c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000d84:	2002      	movs	r0, #2
 8000d86:	f7ff fd0f 	bl	80007a8 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000d8a:	bf00      	nop
 8000d8c:	f7ff fd20 	bl	80007d0 <LL_RCC_GetSysClkSource>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b08      	cmp	r3, #8
 8000d94:	d1fa      	bne.n	8000d8c <SystemClock_Config+0x80>
  {

  }
  LL_Init1msTick(84000000);
 8000d96:	4805      	ldr	r0, [pc, #20]	@ (8000dac <SystemClock_Config+0xa0>)
 8000d98:	f001 f98c 	bl	80020b4 <LL_Init1msTick>
  LL_SetSystemCoreClock(84000000);
 8000d9c:	4803      	ldr	r0, [pc, #12]	@ (8000dac <SystemClock_Config+0xa0>)
 8000d9e:	f001 f9bd 	bl	800211c <LL_SetSystemCoreClock>
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8000da2:	2000      	movs	r0, #0
 8000da4:	f7ff fd5e 	bl	8000864 <LL_RCC_SetTIMPrescaler>
}
 8000da8:	bf00      	nop
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	0501bd00 	.word	0x0501bd00

08000db0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b08e      	sub	sp, #56	@ 0x38
 8000db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000db6:	f107 031c 	add.w	r3, r7, #28
 8000dba:	2200      	movs	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	605a      	str	r2, [r3, #4]
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	60da      	str	r2, [r3, #12]
 8000dc4:	611a      	str	r2, [r3, #16]
 8000dc6:	615a      	str	r2, [r3, #20]
 8000dc8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dca:	1d3b      	adds	r3, r7, #4
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
 8000dd8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000dda:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000dde:	f7ff fdc1 	bl	8000964 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000de2:	2001      	movs	r0, #1
 8000de4:	f7ff fda6 	bl	8000934 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000de8:	230c      	movs	r3, #12
 8000dea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000dec:	2302      	movs	r3, #2
 8000dee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000df0:	2303      	movs	r3, #3
 8000df2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000dfc:	2307      	movs	r3, #7
 8000dfe:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e00:	1d3b      	adds	r3, r7, #4
 8000e02:	4619      	mov	r1, r3
 8000e04:	4810      	ldr	r0, [pc, #64]	@ (8000e48 <MX_USART2_UART_Init+0x98>)
 8000e06:	f000 fc59 	bl	80016bc <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8000e0a:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000e0e:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000e10:	2300      	movs	r3, #0
 8000e12:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000e14:	2300      	movs	r3, #0
 8000e16:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000e1c:	230c      	movs	r3, #12
 8000e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000e20:	2300      	movs	r3, #0
 8000e22:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000e24:	2300      	movs	r3, #0
 8000e26:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8000e28:	f107 031c 	add.w	r3, r7, #28
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	4807      	ldr	r0, [pc, #28]	@ (8000e4c <MX_USART2_UART_Init+0x9c>)
 8000e30:	f001 f8a6 	bl	8001f80 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8000e34:	4805      	ldr	r0, [pc, #20]	@ (8000e4c <MX_USART2_UART_Init+0x9c>)
 8000e36:	f7ff fe65 	bl	8000b04 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8000e3a:	4804      	ldr	r0, [pc, #16]	@ (8000e4c <MX_USART2_UART_Init+0x9c>)
 8000e3c:	f7ff fe52 	bl	8000ae4 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e40:	bf00      	nop
 8000e42:	3738      	adds	r7, #56	@ 0x38
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	40020000 	.word	0x40020000
 8000e4c:	40004400 	.word	0x40004400

08000e50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b088      	sub	sp, #32
 8000e54:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000e56:	f107 0318 	add.w	r3, r7, #24
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	601a      	str	r2, [r3, #0]
 8000e5e:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e60:	463b      	mov	r3, r7
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
 8000e66:	605a      	str	r2, [r3, #4]
 8000e68:	609a      	str	r2, [r3, #8]
 8000e6a:	60da      	str	r2, [r3, #12]
 8000e6c:	611a      	str	r2, [r3, #16]
 8000e6e:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000e70:	2004      	movs	r0, #4
 8000e72:	f7ff fd5f 	bl	8000934 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8000e76:	2080      	movs	r0, #128	@ 0x80
 8000e78:	f7ff fd5c 	bl	8000934 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000e7c:	2001      	movs	r0, #1
 8000e7e:	f7ff fd59 	bl	8000934 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000e82:	2002      	movs	r0, #2
 8000e84:	f7ff fd56 	bl	8000934 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LED_GPIO_Port, LED_Pin);
 8000e88:	2120      	movs	r1, #32
 8000e8a:	4822      	ldr	r0, [pc, #136]	@ (8000f14 <MX_GPIO_Init+0xc4>)
 8000e8c:	f7ff feec 	bl	8000c68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8000e90:	4921      	ldr	r1, [pc, #132]	@ (8000f18 <MX_GPIO_Init+0xc8>)
 8000e92:	2002      	movs	r0, #2
 8000e94:	f7ff fd96 	bl	80009c4 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8000e98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e9c:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8000eaa:	f107 0318 	add.w	r3, r7, #24
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f000 fa3a 	bl	8001328 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eba:	4818      	ldr	r0, [pc, #96]	@ (8000f1c <MX_GPIO_Init+0xcc>)
 8000ebc:	f7ff fe97 	bl	8000bee <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ec6:	4815      	ldr	r0, [pc, #84]	@ (8000f1c <MX_GPIO_Init+0xcc>)
 8000ec8:	f7ff fe54 	bl	8000b74 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LED_Pin;
 8000ecc:	2320      	movs	r3, #32
 8000ece:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000edc:	2300      	movs	r3, #0
 8000ede:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000ee0:	463b      	mov	r3, r7
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	480b      	ldr	r0, [pc, #44]	@ (8000f14 <MX_GPIO_Init+0xc4>)
 8000ee6:	f000 fbe9 	bl	80016bc <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000eea:	f7ff fb9b 	bl	8000624 <__NVIC_GetPriorityGrouping>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff fbeb 	bl	80006d0 <NVIC_EncodePriority>
 8000efa:	4603      	mov	r3, r0
 8000efc:	4619      	mov	r1, r3
 8000efe:	2028      	movs	r0, #40	@ 0x28
 8000f00:	f7ff fbbc 	bl	800067c <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f04:	2028      	movs	r0, #40	@ 0x28
 8000f06:	f7ff fb9b 	bl	8000640 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f0a:	bf00      	nop
 8000f0c:	3720      	adds	r7, #32
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	40020000 	.word	0x40020000
 8000f18:	00f00003 	.word	0x00f00003
 8000f1c:	40020800 	.word	0x40020800

08000f20 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8000f28:	4b07      	ldr	r3, [pc, #28]	@ (8000f48 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8000f2a:	695a      	ldr	r2, [r3, #20]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	4013      	ands	r3, r2
 8000f30:	687a      	ldr	r2, [r7, #4]
 8000f32:	429a      	cmp	r2, r3
 8000f34:	bf0c      	ite	eq
 8000f36:	2301      	moveq	r3, #1
 8000f38:	2300      	movne	r3, #0
 8000f3a:	b2db      	uxtb	r3, r3
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	370c      	adds	r7, #12
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr
 8000f48:	40013c00 	.word	0x40013c00

08000f4c <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8000f54:	4a04      	ldr	r2, [pc, #16]	@ (8000f68 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	6153      	str	r3, [r2, #20]
}
 8000f5a:	bf00      	nop
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	40013c00 	.word	0x40013c00

08000f6c <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	695b      	ldr	r3, [r3, #20]
 8000f7a:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8000f7c:	68fa      	ldr	r2, [r7, #12]
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	4013      	ands	r3, r2
 8000f82:	041a      	lsls	r2, r3, #16
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	43d9      	mvns	r1, r3
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	400b      	ands	r3, r1
 8000f8c:	431a      	orrs	r2, r3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	619a      	str	r2, [r3, #24]
}
 8000f92:	bf00      	nop
 8000f94:	3714      	adds	r7, #20
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr

08000f9e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f9e:	b480      	push	{r7}
 8000fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fa2:	bf00      	nop
 8000fa4:	e7fd      	b.n	8000fa2 <NMI_Handler+0x4>

08000fa6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000faa:	bf00      	nop
 8000fac:	e7fd      	b.n	8000faa <HardFault_Handler+0x4>

08000fae <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fb2:	bf00      	nop
 8000fb4:	e7fd      	b.n	8000fb2 <MemManage_Handler+0x4>

08000fb6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fba:	bf00      	nop
 8000fbc:	e7fd      	b.n	8000fba <BusFault_Handler+0x4>

08000fbe <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fc2:	bf00      	nop
 8000fc4:	e7fd      	b.n	8000fc2 <UsageFault_Handler+0x4>

08000fc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr

08000fd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr

08000fe2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fe6:	bf00      	nop
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ff4:	bf00      	nop
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
	...

08001000 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)
 8001004:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001008:	f7ff ff8a 	bl	8000f20 <LL_EXTI_IsActiveFlag_0_31>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d00c      	beq.n	800102c <EXTI15_10_IRQHandler+0x2c>
  {
	LL_GPIO_TogglePin(LED_PORT, LED_PIN);
 8001012:	2120      	movs	r1, #32
 8001014:	4806      	ldr	r0, [pc, #24]	@ (8001030 <EXTI15_10_IRQHandler+0x30>)
 8001016:	f7ff ffa9 	bl	8000f6c <LL_GPIO_TogglePin>
	button_press_count++;
 800101a:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <EXTI15_10_IRQHandler+0x34>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	3301      	adds	r3, #1
 8001020:	4a04      	ldr	r2, [pc, #16]	@ (8001034 <EXTI15_10_IRQHandler+0x34>)
 8001022:	6013      	str	r3, [r2, #0]
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 8001024:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001028:	f7ff ff90 	bl	8000f4c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_13 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800102c:	bf00      	nop
 800102e:	bd80      	pop	{r7, pc}
 8001030:	40020000 	.word	0x40020000
 8001034:	2000007c 	.word	0x2000007c

08001038 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af00      	add	r7, sp, #0
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001044:	2300      	movs	r3, #0
 8001046:	617b      	str	r3, [r7, #20]
 8001048:	e00a      	b.n	8001060 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800104a:	f3af 8000 	nop.w
 800104e:	4601      	mov	r1, r0
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	1c5a      	adds	r2, r3, #1
 8001054:	60ba      	str	r2, [r7, #8]
 8001056:	b2ca      	uxtb	r2, r1
 8001058:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	3301      	adds	r3, #1
 800105e:	617b      	str	r3, [r7, #20]
 8001060:	697a      	ldr	r2, [r7, #20]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	429a      	cmp	r2, r3
 8001066:	dbf0      	blt.n	800104a <_read+0x12>
  }

  return len;
 8001068:	687b      	ldr	r3, [r7, #4]
}
 800106a:	4618      	mov	r0, r3
 800106c:	3718      	adds	r7, #24
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001072:	b580      	push	{r7, lr}
 8001074:	b086      	sub	sp, #24
 8001076:	af00      	add	r7, sp, #0
 8001078:	60f8      	str	r0, [r7, #12]
 800107a:	60b9      	str	r1, [r7, #8]
 800107c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800107e:	2300      	movs	r3, #0
 8001080:	617b      	str	r3, [r7, #20]
 8001082:	e009      	b.n	8001098 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	1c5a      	adds	r2, r3, #1
 8001088:	60ba      	str	r2, [r7, #8]
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff fdfb 	bl	8000c88 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	3301      	adds	r3, #1
 8001096:	617b      	str	r3, [r7, #20]
 8001098:	697a      	ldr	r2, [r7, #20]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	429a      	cmp	r2, r3
 800109e:	dbf1      	blt.n	8001084 <_write+0x12>
  }
  return len;
 80010a0:	687b      	ldr	r3, [r7, #4]
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3718      	adds	r7, #24
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <_close>:

int _close(int file)
{
 80010aa:	b480      	push	{r7}
 80010ac:	b083      	sub	sp, #12
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80010b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr

080010c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010c2:	b480      	push	{r7}
 80010c4:	b083      	sub	sp, #12
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
 80010ca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010d2:	605a      	str	r2, [r3, #4]
  return 0;
 80010d4:	2300      	movs	r3, #0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr

080010e2 <_isatty>:

int _isatty(int file)
{
 80010e2:	b480      	push	{r7}
 80010e4:	b083      	sub	sp, #12
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010ea:	2301      	movs	r3, #1
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	370c      	adds	r7, #12
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr

080010f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001104:	2300      	movs	r3, #0
}
 8001106:	4618      	mov	r0, r3
 8001108:	3714      	adds	r7, #20
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
	...

08001114 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800111c:	4a14      	ldr	r2, [pc, #80]	@ (8001170 <_sbrk+0x5c>)
 800111e:	4b15      	ldr	r3, [pc, #84]	@ (8001174 <_sbrk+0x60>)
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001128:	4b13      	ldr	r3, [pc, #76]	@ (8001178 <_sbrk+0x64>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d102      	bne.n	8001136 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001130:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <_sbrk+0x64>)
 8001132:	4a12      	ldr	r2, [pc, #72]	@ (800117c <_sbrk+0x68>)
 8001134:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001136:	4b10      	ldr	r3, [pc, #64]	@ (8001178 <_sbrk+0x64>)
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4413      	add	r3, r2
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	429a      	cmp	r2, r3
 8001142:	d207      	bcs.n	8001154 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001144:	f001 f960 	bl	8002408 <__errno>
 8001148:	4603      	mov	r3, r0
 800114a:	220c      	movs	r2, #12
 800114c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800114e:	f04f 33ff 	mov.w	r3, #4294967295
 8001152:	e009      	b.n	8001168 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001154:	4b08      	ldr	r3, [pc, #32]	@ (8001178 <_sbrk+0x64>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800115a:	4b07      	ldr	r3, [pc, #28]	@ (8001178 <_sbrk+0x64>)
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4413      	add	r3, r2
 8001162:	4a05      	ldr	r2, [pc, #20]	@ (8001178 <_sbrk+0x64>)
 8001164:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001166:	68fb      	ldr	r3, [r7, #12]
}
 8001168:	4618      	mov	r0, r3
 800116a:	3718      	adds	r7, #24
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	20020000 	.word	0x20020000
 8001174:	00000400 	.word	0x00000400
 8001178:	20000080 	.word	0x20000080
 800117c:	200001d0 	.word	0x200001d0

08001180 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001184:	4b06      	ldr	r3, [pc, #24]	@ (80011a0 <SystemInit+0x20>)
 8001186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800118a:	4a05      	ldr	r2, [pc, #20]	@ (80011a0 <SystemInit+0x20>)
 800118c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001190:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001194:	bf00      	nop
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	e000ed00 	.word	0xe000ed00

080011a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80011a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011dc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80011a8:	f7ff ffea 	bl	8001180 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011ac:	480c      	ldr	r0, [pc, #48]	@ (80011e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011ae:	490d      	ldr	r1, [pc, #52]	@ (80011e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011b0:	4a0d      	ldr	r2, [pc, #52]	@ (80011e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011b4:	e002      	b.n	80011bc <LoopCopyDataInit>

080011b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ba:	3304      	adds	r3, #4

080011bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011c0:	d3f9      	bcc.n	80011b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011c2:	4a0a      	ldr	r2, [pc, #40]	@ (80011ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011c4:	4c0a      	ldr	r4, [pc, #40]	@ (80011f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011c8:	e001      	b.n	80011ce <LoopFillZerobss>

080011ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011cc:	3204      	adds	r2, #4

080011ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011d0:	d3fb      	bcc.n	80011ca <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80011d2:	f001 f91f 	bl	8002414 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011d6:	f7ff fd6f 	bl	8000cb8 <main>
  bx  lr    
 80011da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011e4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80011e8:	0800302c 	.word	0x0800302c
  ldr r2, =_sbss
 80011ec:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80011f0:	200001d0 	.word	0x200001d0

080011f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011f4:	e7fe      	b.n	80011f4 <ADC_IRQHandler>
	...

080011f8 <LL_EXTI_EnableIT_0_31>:
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8001200:	4b05      	ldr	r3, [pc, #20]	@ (8001218 <LL_EXTI_EnableIT_0_31+0x20>)
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	4904      	ldr	r1, [pc, #16]	@ (8001218 <LL_EXTI_EnableIT_0_31+0x20>)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4313      	orrs	r3, r2
 800120a:	600b      	str	r3, [r1, #0]
}
 800120c:	bf00      	nop
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr
 8001218:	40013c00 	.word	0x40013c00

0800121c <LL_EXTI_DisableIT_0_31>:
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8001224:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <LL_EXTI_DisableIT_0_31+0x24>)
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	43db      	mvns	r3, r3
 800122c:	4904      	ldr	r1, [pc, #16]	@ (8001240 <LL_EXTI_DisableIT_0_31+0x24>)
 800122e:	4013      	ands	r3, r2
 8001230:	600b      	str	r3, [r1, #0]
}
 8001232:	bf00      	nop
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	40013c00 	.word	0x40013c00

08001244 <LL_EXTI_EnableEvent_0_31>:
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 800124c:	4b05      	ldr	r3, [pc, #20]	@ (8001264 <LL_EXTI_EnableEvent_0_31+0x20>)
 800124e:	685a      	ldr	r2, [r3, #4]
 8001250:	4904      	ldr	r1, [pc, #16]	@ (8001264 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4313      	orrs	r3, r2
 8001256:	604b      	str	r3, [r1, #4]
}
 8001258:	bf00      	nop
 800125a:	370c      	adds	r7, #12
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	40013c00 	.word	0x40013c00

08001268 <LL_EXTI_DisableEvent_0_31>:
{
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8001270:	4b06      	ldr	r3, [pc, #24]	@ (800128c <LL_EXTI_DisableEvent_0_31+0x24>)
 8001272:	685a      	ldr	r2, [r3, #4]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	43db      	mvns	r3, r3
 8001278:	4904      	ldr	r1, [pc, #16]	@ (800128c <LL_EXTI_DisableEvent_0_31+0x24>)
 800127a:	4013      	ands	r3, r2
 800127c:	604b      	str	r3, [r1, #4]
}
 800127e:	bf00      	nop
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	40013c00 	.word	0x40013c00

08001290 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8001298:	4b05      	ldr	r3, [pc, #20]	@ (80012b0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800129a:	689a      	ldr	r2, [r3, #8]
 800129c:	4904      	ldr	r1, [pc, #16]	@ (80012b0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	608b      	str	r3, [r1, #8]
}
 80012a4:	bf00      	nop
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr
 80012b0:	40013c00 	.word	0x40013c00

080012b4 <LL_EXTI_DisableRisingTrig_0_31>:
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 80012bc:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80012be:	689a      	ldr	r2, [r3, #8]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	43db      	mvns	r3, r3
 80012c4:	4904      	ldr	r1, [pc, #16]	@ (80012d8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80012c6:	4013      	ands	r3, r2
 80012c8:	608b      	str	r3, [r1, #8]
}
 80012ca:	bf00      	nop
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	40013c00 	.word	0x40013c00

080012dc <LL_EXTI_EnableFallingTrig_0_31>:
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 80012e4:	4b05      	ldr	r3, [pc, #20]	@ (80012fc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80012e6:	68da      	ldr	r2, [r3, #12]
 80012e8:	4904      	ldr	r1, [pc, #16]	@ (80012fc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	60cb      	str	r3, [r1, #12]
}
 80012f0:	bf00      	nop
 80012f2:	370c      	adds	r7, #12
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	40013c00 	.word	0x40013c00

08001300 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8001308:	4b06      	ldr	r3, [pc, #24]	@ (8001324 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800130a:	68da      	ldr	r2, [r3, #12]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	43db      	mvns	r3, r3
 8001310:	4904      	ldr	r1, [pc, #16]	@ (8001324 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001312:	4013      	ands	r3, r2
 8001314:	60cb      	str	r3, [r1, #12]
}
 8001316:	bf00      	nop
 8001318:	370c      	adds	r7, #12
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	40013c00 	.word	0x40013c00

08001328 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8001330:	2300      	movs	r3, #0
 8001332:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	791b      	ldrb	r3, [r3, #4]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d065      	beq.n	8001408 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d06b      	beq.n	800141c <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	795b      	ldrb	r3, [r3, #5]
 8001348:	2b02      	cmp	r3, #2
 800134a:	d01c      	beq.n	8001386 <LL_EXTI_Init+0x5e>
 800134c:	2b02      	cmp	r3, #2
 800134e:	dc25      	bgt.n	800139c <LL_EXTI_Init+0x74>
 8001350:	2b00      	cmp	r3, #0
 8001352:	d002      	beq.n	800135a <LL_EXTI_Init+0x32>
 8001354:	2b01      	cmp	r3, #1
 8001356:	d00b      	beq.n	8001370 <LL_EXTI_Init+0x48>
 8001358:	e020      	b.n	800139c <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff ff82 	bl	8001268 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff ff45 	bl	80011f8 <LL_EXTI_EnableIT_0_31>
          break;
 800136e:	e018      	b.n	80013a2 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff ff51 	bl	800121c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff ff60 	bl	8001244 <LL_EXTI_EnableEvent_0_31>
          break;
 8001384:	e00d      	b.n	80013a2 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff ff34 	bl	80011f8 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff ff55 	bl	8001244 <LL_EXTI_EnableEvent_0_31>
          break;
 800139a:	e002      	b.n	80013a2 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	73fb      	strb	r3, [r7, #15]
          break;
 80013a0:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	799b      	ldrb	r3, [r3, #6]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d038      	beq.n	800141c <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	799b      	ldrb	r3, [r3, #6]
 80013ae:	2b03      	cmp	r3, #3
 80013b0:	d01c      	beq.n	80013ec <LL_EXTI_Init+0xc4>
 80013b2:	2b03      	cmp	r3, #3
 80013b4:	dc25      	bgt.n	8001402 <LL_EXTI_Init+0xda>
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d002      	beq.n	80013c0 <LL_EXTI_Init+0x98>
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d00b      	beq.n	80013d6 <LL_EXTI_Init+0xae>
 80013be:	e020      	b.n	8001402 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff ff9b 	bl	8001300 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff ff5e 	bl	8001290 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80013d4:	e022      	b.n	800141c <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff ff6a 	bl	80012b4 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff ff79 	bl	80012dc <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80013ea:	e017      	b.n	800141c <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff ff4d 	bl	8001290 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4618      	mov	r0, r3
 80013fc:	f7ff ff6e 	bl	80012dc <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001400:	e00c      	b.n	800141c <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	73fb      	strb	r3, [r7, #15]
            break;
 8001406:	e009      	b.n	800141c <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff ff05 	bl	800121c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff ff26 	bl	8001268 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 800141c:	7bfb      	ldrb	r3, [r7, #15]
}
 800141e:	4618      	mov	r0, r3
 8001420:	3710      	adds	r7, #16
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}

08001426 <LL_GPIO_SetPinMode>:
{
 8001426:	b480      	push	{r7}
 8001428:	b08b      	sub	sp, #44	@ 0x2c
 800142a:	af00      	add	r7, sp, #0
 800142c:	60f8      	str	r0, [r7, #12]
 800142e:	60b9      	str	r1, [r7, #8]
 8001430:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	fa93 f3a3 	rbit	r3, r3
 8001440:	613b      	str	r3, [r7, #16]
  return result;
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d101      	bne.n	8001450 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800144c:	2320      	movs	r3, #32
 800144e:	e003      	b.n	8001458 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	fab3 f383 	clz	r3, r3
 8001456:	b2db      	uxtb	r3, r3
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	2103      	movs	r1, #3
 800145c:	fa01 f303 	lsl.w	r3, r1, r3
 8001460:	43db      	mvns	r3, r3
 8001462:	401a      	ands	r2, r3
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001468:	6a3b      	ldr	r3, [r7, #32]
 800146a:	fa93 f3a3 	rbit	r3, r3
 800146e:	61fb      	str	r3, [r7, #28]
  return result;
 8001470:	69fb      	ldr	r3, [r7, #28]
 8001472:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001476:	2b00      	cmp	r3, #0
 8001478:	d101      	bne.n	800147e <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800147a:	2320      	movs	r3, #32
 800147c:	e003      	b.n	8001486 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800147e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001480:	fab3 f383 	clz	r3, r3
 8001484:	b2db      	uxtb	r3, r3
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	6879      	ldr	r1, [r7, #4]
 800148a:	fa01 f303 	lsl.w	r3, r1, r3
 800148e:	431a      	orrs	r2, r3
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	601a      	str	r2, [r3, #0]
}
 8001494:	bf00      	nop
 8001496:	372c      	adds	r7, #44	@ 0x2c
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <LL_GPIO_SetPinOutputType>:
{
 80014a0:	b480      	push	{r7}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	685a      	ldr	r2, [r3, #4]
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	43db      	mvns	r3, r3
 80014b4:	401a      	ands	r2, r3
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	6879      	ldr	r1, [r7, #4]
 80014ba:	fb01 f303 	mul.w	r3, r1, r3
 80014be:	431a      	orrs	r2, r3
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	605a      	str	r2, [r3, #4]
}
 80014c4:	bf00      	nop
 80014c6:	3714      	adds	r7, #20
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <LL_GPIO_SetPinSpeed>:
{
 80014d0:	b480      	push	{r7}
 80014d2:	b08b      	sub	sp, #44	@ 0x2c
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	60f8      	str	r0, [r7, #12]
 80014d8:	60b9      	str	r1, [r7, #8]
 80014da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	689a      	ldr	r2, [r3, #8]
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	fa93 f3a3 	rbit	r3, r3
 80014ea:	613b      	str	r3, [r7, #16]
  return result;
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d101      	bne.n	80014fa <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80014f6:	2320      	movs	r3, #32
 80014f8:	e003      	b.n	8001502 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80014fa:	69bb      	ldr	r3, [r7, #24]
 80014fc:	fab3 f383 	clz	r3, r3
 8001500:	b2db      	uxtb	r3, r3
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	2103      	movs	r1, #3
 8001506:	fa01 f303 	lsl.w	r3, r1, r3
 800150a:	43db      	mvns	r3, r3
 800150c:	401a      	ands	r2, r3
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001512:	6a3b      	ldr	r3, [r7, #32]
 8001514:	fa93 f3a3 	rbit	r3, r3
 8001518:	61fb      	str	r3, [r7, #28]
  return result;
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800151e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001520:	2b00      	cmp	r3, #0
 8001522:	d101      	bne.n	8001528 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8001524:	2320      	movs	r3, #32
 8001526:	e003      	b.n	8001530 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8001528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800152a:	fab3 f383 	clz	r3, r3
 800152e:	b2db      	uxtb	r3, r3
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	6879      	ldr	r1, [r7, #4]
 8001534:	fa01 f303 	lsl.w	r3, r1, r3
 8001538:	431a      	orrs	r2, r3
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	609a      	str	r2, [r3, #8]
}
 800153e:	bf00      	nop
 8001540:	372c      	adds	r7, #44	@ 0x2c
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr

0800154a <LL_GPIO_SetPinPull>:
{
 800154a:	b480      	push	{r7}
 800154c:	b08b      	sub	sp, #44	@ 0x2c
 800154e:	af00      	add	r7, sp, #0
 8001550:	60f8      	str	r0, [r7, #12]
 8001552:	60b9      	str	r1, [r7, #8]
 8001554:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	68da      	ldr	r2, [r3, #12]
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	fa93 f3a3 	rbit	r3, r3
 8001564:	613b      	str	r3, [r7, #16]
  return result;
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d101      	bne.n	8001574 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8001570:	2320      	movs	r3, #32
 8001572:	e003      	b.n	800157c <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001574:	69bb      	ldr	r3, [r7, #24]
 8001576:	fab3 f383 	clz	r3, r3
 800157a:	b2db      	uxtb	r3, r3
 800157c:	005b      	lsls	r3, r3, #1
 800157e:	2103      	movs	r1, #3
 8001580:	fa01 f303 	lsl.w	r3, r1, r3
 8001584:	43db      	mvns	r3, r3
 8001586:	401a      	ands	r2, r3
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800158c:	6a3b      	ldr	r3, [r7, #32]
 800158e:	fa93 f3a3 	rbit	r3, r3
 8001592:	61fb      	str	r3, [r7, #28]
  return result;
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800159a:	2b00      	cmp	r3, #0
 800159c:	d101      	bne.n	80015a2 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800159e:	2320      	movs	r3, #32
 80015a0:	e003      	b.n	80015aa <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80015a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a4:	fab3 f383 	clz	r3, r3
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	6879      	ldr	r1, [r7, #4]
 80015ae:	fa01 f303 	lsl.w	r3, r1, r3
 80015b2:	431a      	orrs	r2, r3
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	60da      	str	r2, [r3, #12]
}
 80015b8:	bf00      	nop
 80015ba:	372c      	adds	r7, #44	@ 0x2c
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <LL_GPIO_SetAFPin_0_7>:
{
 80015c4:	b480      	push	{r7}
 80015c6:	b08b      	sub	sp, #44	@ 0x2c
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	60f8      	str	r0, [r7, #12]
 80015cc:	60b9      	str	r1, [r7, #8]
 80015ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	6a1a      	ldr	r2, [r3, #32]
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	fa93 f3a3 	rbit	r3, r3
 80015de:	613b      	str	r3, [r7, #16]
  return result;
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80015e4:	69bb      	ldr	r3, [r7, #24]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d101      	bne.n	80015ee <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80015ea:	2320      	movs	r3, #32
 80015ec:	e003      	b.n	80015f6 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	fab3 f383 	clz	r3, r3
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	210f      	movs	r1, #15
 80015fa:	fa01 f303 	lsl.w	r3, r1, r3
 80015fe:	43db      	mvns	r3, r3
 8001600:	401a      	ands	r2, r3
 8001602:	68bb      	ldr	r3, [r7, #8]
 8001604:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001606:	6a3b      	ldr	r3, [r7, #32]
 8001608:	fa93 f3a3 	rbit	r3, r3
 800160c:	61fb      	str	r3, [r7, #28]
  return result;
 800160e:	69fb      	ldr	r3, [r7, #28]
 8001610:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001614:	2b00      	cmp	r3, #0
 8001616:	d101      	bne.n	800161c <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8001618:	2320      	movs	r3, #32
 800161a:	e003      	b.n	8001624 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800161c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800161e:	fab3 f383 	clz	r3, r3
 8001622:	b2db      	uxtb	r3, r3
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	6879      	ldr	r1, [r7, #4]
 8001628:	fa01 f303 	lsl.w	r3, r1, r3
 800162c:	431a      	orrs	r2, r3
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	621a      	str	r2, [r3, #32]
}
 8001632:	bf00      	nop
 8001634:	372c      	adds	r7, #44	@ 0x2c
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr

0800163e <LL_GPIO_SetAFPin_8_15>:
{
 800163e:	b480      	push	{r7}
 8001640:	b08b      	sub	sp, #44	@ 0x2c
 8001642:	af00      	add	r7, sp, #0
 8001644:	60f8      	str	r0, [r7, #12]
 8001646:	60b9      	str	r1, [r7, #8]
 8001648:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	0a1b      	lsrs	r3, r3, #8
 8001652:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	fa93 f3a3 	rbit	r3, r3
 800165a:	613b      	str	r3, [r7, #16]
  return result;
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d101      	bne.n	800166a <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8001666:	2320      	movs	r3, #32
 8001668:	e003      	b.n	8001672 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	fab3 f383 	clz	r3, r3
 8001670:	b2db      	uxtb	r3, r3
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	210f      	movs	r1, #15
 8001676:	fa01 f303 	lsl.w	r3, r1, r3
 800167a:	43db      	mvns	r3, r3
 800167c:	401a      	ands	r2, r3
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	0a1b      	lsrs	r3, r3, #8
 8001682:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001684:	6a3b      	ldr	r3, [r7, #32]
 8001686:	fa93 f3a3 	rbit	r3, r3
 800168a:	61fb      	str	r3, [r7, #28]
  return result;
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001692:	2b00      	cmp	r3, #0
 8001694:	d101      	bne.n	800169a <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8001696:	2320      	movs	r3, #32
 8001698:	e003      	b.n	80016a2 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800169a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169c:	fab3 f383 	clz	r3, r3
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	6879      	ldr	r1, [r7, #4]
 80016a6:	fa01 f303 	lsl.w	r3, r1, r3
 80016aa:	431a      	orrs	r2, r3
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80016b0:	bf00      	nop
 80016b2:	372c      	adds	r7, #44	@ 0x2c
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr

080016bc <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b08a      	sub	sp, #40	@ 0x28
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80016c6:	2300      	movs	r3, #0
 80016c8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 80016ca:	2300      	movs	r3, #0
 80016cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	fa93 f3a3 	rbit	r3, r3
 80016da:	617b      	str	r3, [r7, #20]
  return result;
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d101      	bne.n	80016ea <LL_GPIO_Init+0x2e>
    return 32U;
 80016e6:	2320      	movs	r3, #32
 80016e8:	e003      	b.n	80016f2 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	fab3 f383 	clz	r3, r3
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80016f4:	e057      	b.n	80017a6 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	2101      	movs	r1, #1
 80016fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001702:	4013      	ands	r3, r2
 8001704:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8001706:	6a3b      	ldr	r3, [r7, #32]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d049      	beq.n	80017a0 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	2b01      	cmp	r3, #1
 8001712:	d003      	beq.n	800171c <LL_GPIO_Init+0x60>
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	2b02      	cmp	r3, #2
 800171a:	d10d      	bne.n	8001738 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	461a      	mov	r2, r3
 8001722:	6a39      	ldr	r1, [r7, #32]
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	f7ff fed3 	bl	80014d0 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	68db      	ldr	r3, [r3, #12]
 800172e:	461a      	mov	r2, r3
 8001730:	6a39      	ldr	r1, [r7, #32]
 8001732:	6878      	ldr	r0, [r7, #4]
 8001734:	f7ff feb4 	bl	80014a0 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	691b      	ldr	r3, [r3, #16]
 800173c:	461a      	mov	r2, r3
 800173e:	6a39      	ldr	r1, [r7, #32]
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f7ff ff02 	bl	800154a <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	2b02      	cmp	r3, #2
 800174c:	d121      	bne.n	8001792 <LL_GPIO_Init+0xd6>
 800174e:	6a3b      	ldr	r3, [r7, #32]
 8001750:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	fa93 f3a3 	rbit	r3, r3
 8001758:	60bb      	str	r3, [r7, #8]
  return result;
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d101      	bne.n	8001768 <LL_GPIO_Init+0xac>
    return 32U;
 8001764:	2320      	movs	r3, #32
 8001766:	e003      	b.n	8001770 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	fab3 f383 	clz	r3, r3
 800176e:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8001770:	2b07      	cmp	r3, #7
 8001772:	d807      	bhi.n	8001784 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	695b      	ldr	r3, [r3, #20]
 8001778:	461a      	mov	r2, r3
 800177a:	6a39      	ldr	r1, [r7, #32]
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	f7ff ff21 	bl	80015c4 <LL_GPIO_SetAFPin_0_7>
 8001782:	e006      	b.n	8001792 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	695b      	ldr	r3, [r3, #20]
 8001788:	461a      	mov	r2, r3
 800178a:	6a39      	ldr	r1, [r7, #32]
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f7ff ff56 	bl	800163e <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	461a      	mov	r2, r3
 8001798:	6a39      	ldr	r1, [r7, #32]
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f7ff fe43 	bl	8001426 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80017a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a2:	3301      	adds	r3, #1
 80017a4:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ac:	fa22 f303 	lsr.w	r3, r2, r3
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d1a0      	bne.n	80016f6 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3728      	adds	r7, #40	@ 0x28
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
	...

080017c0 <LL_RCC_GetSysClkSource>:
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80017c4:	4b04      	ldr	r3, [pc, #16]	@ (80017d8 <LL_RCC_GetSysClkSource+0x18>)
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	f003 030c 	and.w	r3, r3, #12
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	40023800 	.word	0x40023800

080017dc <LL_RCC_GetAHBPrescaler>:
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80017e0:	4b04      	ldr	r3, [pc, #16]	@ (80017f4 <LL_RCC_GetAHBPrescaler+0x18>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	40023800 	.word	0x40023800

080017f8 <LL_RCC_GetAPB1Prescaler>:
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80017fc:	4b04      	ldr	r3, [pc, #16]	@ (8001810 <LL_RCC_GetAPB1Prescaler+0x18>)
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8001804:	4618      	mov	r0, r3
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	40023800 	.word	0x40023800

08001814 <LL_RCC_GetAPB2Prescaler>:
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001818:	4b04      	ldr	r3, [pc, #16]	@ (800182c <LL_RCC_GetAPB2Prescaler+0x18>)
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001820:	4618      	mov	r0, r3
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	40023800 	.word	0x40023800

08001830 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001834:	4b04      	ldr	r3, [pc, #16]	@ (8001848 <LL_RCC_PLL_GetMainSource+0x18>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 800183c:	4618      	mov	r0, r3
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	40023800 	.word	0x40023800

0800184c <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001850:	4b04      	ldr	r3, [pc, #16]	@ (8001864 <LL_RCC_PLL_GetN+0x18>)
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	099b      	lsrs	r3, r3, #6
 8001856:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800185a:	4618      	mov	r0, r3
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr
 8001864:	40023800 	.word	0x40023800

08001868 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 800186c:	4b04      	ldr	r3, [pc, #16]	@ (8001880 <LL_RCC_PLL_GetP+0x18>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8001874:	4618      	mov	r0, r3
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	40023800 	.word	0x40023800

08001884 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001888:	4b04      	ldr	r3, [pc, #16]	@ (800189c <LL_RCC_PLL_GetR+0x18>)
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
 8001890:	4618      	mov	r0, r3
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	40023800 	.word	0x40023800

080018a0 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80018a4:	4b04      	ldr	r3, [pc, #16]	@ (80018b8 <LL_RCC_PLL_GetDivider+0x18>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	40023800 	.word	0x40023800

080018bc <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80018c4:	f000 f820 	bl	8001908 <RCC_GetSystemClockFreq>
 80018c8:	4602      	mov	r2, r0
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f000 f85c 	bl	8001990 <RCC_GetHCLKClockFreq>
 80018d8:	4602      	mov	r2, r0
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f000 f86a 	bl	80019bc <RCC_GetPCLK1ClockFreq>
 80018e8:	4602      	mov	r2, r0
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f000 f876 	bl	80019e4 <RCC_GetPCLK2ClockFreq>
 80018f8:	4602      	mov	r2, r0
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	60da      	str	r2, [r3, #12]
}
 80018fe:	bf00      	nop
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
	...

08001908 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800190e:	2300      	movs	r3, #0
 8001910:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001912:	f7ff ff55 	bl	80017c0 <LL_RCC_GetSysClkSource>
 8001916:	4603      	mov	r3, r0
 8001918:	2b0c      	cmp	r3, #12
 800191a:	d82d      	bhi.n	8001978 <RCC_GetSystemClockFreq+0x70>
 800191c:	a201      	add	r2, pc, #4	@ (adr r2, 8001924 <RCC_GetSystemClockFreq+0x1c>)
 800191e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001922:	bf00      	nop
 8001924:	08001959 	.word	0x08001959
 8001928:	08001979 	.word	0x08001979
 800192c:	08001979 	.word	0x08001979
 8001930:	08001979 	.word	0x08001979
 8001934:	0800195f 	.word	0x0800195f
 8001938:	08001979 	.word	0x08001979
 800193c:	08001979 	.word	0x08001979
 8001940:	08001979 	.word	0x08001979
 8001944:	08001965 	.word	0x08001965
 8001948:	08001979 	.word	0x08001979
 800194c:	08001979 	.word	0x08001979
 8001950:	08001979 	.word	0x08001979
 8001954:	0800196f 	.word	0x0800196f
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001958:	4b0b      	ldr	r3, [pc, #44]	@ (8001988 <RCC_GetSystemClockFreq+0x80>)
 800195a:	607b      	str	r3, [r7, #4]
      break;
 800195c:	e00f      	b.n	800197e <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800195e:	4b0b      	ldr	r3, [pc, #44]	@ (800198c <RCC_GetSystemClockFreq+0x84>)
 8001960:	607b      	str	r3, [r7, #4]
      break;
 8001962:	e00c      	b.n	800197e <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8001964:	2008      	movs	r0, #8
 8001966:	f000 f851 	bl	8001a0c <RCC_PLL_GetFreqDomain_SYS>
 800196a:	6078      	str	r0, [r7, #4]
      break;
 800196c:	e007      	b.n	800197e <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 800196e:	200c      	movs	r0, #12
 8001970:	f000 f84c 	bl	8001a0c <RCC_PLL_GetFreqDomain_SYS>
 8001974:	6078      	str	r0, [r7, #4]
      break;
 8001976:	e002      	b.n	800197e <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8001978:	4b03      	ldr	r3, [pc, #12]	@ (8001988 <RCC_GetSystemClockFreq+0x80>)
 800197a:	607b      	str	r3, [r7, #4]
      break;
 800197c:	bf00      	nop
  }

  return frequency;
 800197e:	687b      	ldr	r3, [r7, #4]
}
 8001980:	4618      	mov	r0, r3
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	00f42400 	.word	0x00f42400
 800198c:	007a1200 	.word	0x007a1200

08001990 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001998:	f7ff ff20 	bl	80017dc <LL_RCC_GetAHBPrescaler>
 800199c:	4603      	mov	r3, r0
 800199e:	091b      	lsrs	r3, r3, #4
 80019a0:	f003 030f 	and.w	r3, r3, #15
 80019a4:	4a04      	ldr	r2, [pc, #16]	@ (80019b8 <RCC_GetHCLKClockFreq+0x28>)
 80019a6:	5cd3      	ldrb	r3, [r2, r3]
 80019a8:	461a      	mov	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	40d3      	lsrs	r3, r2
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	08002fd0 	.word	0x08002fd0

080019bc <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80019c4:	f7ff ff18 	bl	80017f8 <LL_RCC_GetAPB1Prescaler>
 80019c8:	4603      	mov	r3, r0
 80019ca:	0a9b      	lsrs	r3, r3, #10
 80019cc:	4a04      	ldr	r2, [pc, #16]	@ (80019e0 <RCC_GetPCLK1ClockFreq+0x24>)
 80019ce:	5cd3      	ldrb	r3, [r2, r3]
 80019d0:	461a      	mov	r2, r3
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	40d3      	lsrs	r3, r2
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	08002fe0 	.word	0x08002fe0

080019e4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80019ec:	f7ff ff12 	bl	8001814 <LL_RCC_GetAPB2Prescaler>
 80019f0:	4603      	mov	r3, r0
 80019f2:	0b5b      	lsrs	r3, r3, #13
 80019f4:	4a04      	ldr	r2, [pc, #16]	@ (8001a08 <RCC_GetPCLK2ClockFreq+0x24>)
 80019f6:	5cd3      	ldrb	r3, [r2, r3]
 80019f8:	461a      	mov	r2, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	40d3      	lsrs	r3, r2
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	08002fe0 	.word	0x08002fe0

08001a0c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8001a0c:	b590      	push	{r4, r7, lr}
 8001a0e:	b087      	sub	sp, #28
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001a20:	f7ff ff06 	bl	8001830 <LL_RCC_PLL_GetMainSource>
 8001a24:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d004      	beq.n	8001a36 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a32:	d003      	beq.n	8001a3c <RCC_PLL_GetFreqDomain_SYS+0x30>
 8001a34:	e005      	b.n	8001a42 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8001a36:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa8 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8001a38:	617b      	str	r3, [r7, #20]
      break;
 8001a3a:	e005      	b.n	8001a48 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001a3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001aac <RCC_PLL_GetFreqDomain_SYS+0xa0>)
 8001a3e:	617b      	str	r3, [r7, #20]
      break;
 8001a40:	e002      	b.n	8001a48 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8001a42:	4b19      	ldr	r3, [pc, #100]	@ (8001aa8 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8001a44:	617b      	str	r3, [r7, #20]
      break;
 8001a46:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b08      	cmp	r3, #8
 8001a4c:	d114      	bne.n	8001a78 <RCC_PLL_GetFreqDomain_SYS+0x6c>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001a4e:	f7ff ff27 	bl	80018a0 <LL_RCC_PLL_GetDivider>
 8001a52:	4602      	mov	r2, r0
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	fbb3 f4f2 	udiv	r4, r3, r2
 8001a5a:	f7ff fef7 	bl	800184c <LL_RCC_PLL_GetN>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	fb03 f404 	mul.w	r4, r3, r4
 8001a64:	f7ff ff00 	bl	8001868 <LL_RCC_PLL_GetP>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	0c1b      	lsrs	r3, r3, #16
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	fbb4 f3f3 	udiv	r3, r4, r3
 8001a74:	613b      	str	r3, [r7, #16]
 8001a76:	e011      	b.n	8001a9c <RCC_PLL_GetFreqDomain_SYS+0x90>
                                              LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001a78:	f7ff ff12 	bl	80018a0 <LL_RCC_PLL_GetDivider>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	fbb3 f4f2 	udiv	r4, r3, r2
 8001a84:	f7ff fee2 	bl	800184c <LL_RCC_PLL_GetN>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	fb03 f404 	mul.w	r4, r3, r4
 8001a8e:	f7ff fef9 	bl	8001884 <LL_RCC_PLL_GetR>
 8001a92:	4603      	mov	r3, r0
 8001a94:	0f1b      	lsrs	r3, r3, #28
 8001a96:	fbb4 f3f3 	udiv	r3, r4, r3
 8001a9a:	613b      	str	r3, [r7, #16]
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8001a9c:	693b      	ldr	r3, [r7, #16]
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	371c      	adds	r7, #28
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd90      	pop	{r4, r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	00f42400 	.word	0x00f42400
 8001aac:	007a1200 	.word	0x007a1200

08001ab0 <LL_USART_IsEnabled>:
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ac0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ac4:	bf0c      	ite	eq
 8001ac6:	2301      	moveq	r3, #1
 8001ac8:	2300      	movne	r3, #0
 8001aca:	b2db      	uxtb	r3, r3
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <LL_USART_SetStopBitsLength>:
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	691b      	ldr	r3, [r3, #16]
 8001ae6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	431a      	orrs	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	611a      	str	r2, [r3, #16]
}
 8001af2:	bf00      	nop
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr

08001afe <LL_USART_SetHWFlowCtrl>:
{
 8001afe:	b480      	push	{r7}
 8001b00:	b083      	sub	sp, #12
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
 8001b06:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	695b      	ldr	r3, [r3, #20]
 8001b0c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	431a      	orrs	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	615a      	str	r2, [r3, #20]
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <LL_USART_SetBaudRate>:
{
 8001b24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b28:	b0c0      	sub	sp, #256	@ 0x100
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001b30:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8001b34:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001b38:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b44:	f040 810c 	bne.w	8001d60 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001b48:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001b52:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001b56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001b5a:	4622      	mov	r2, r4
 8001b5c:	462b      	mov	r3, r5
 8001b5e:	1891      	adds	r1, r2, r2
 8001b60:	6639      	str	r1, [r7, #96]	@ 0x60
 8001b62:	415b      	adcs	r3, r3
 8001b64:	667b      	str	r3, [r7, #100]	@ 0x64
 8001b66:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001b6a:	4621      	mov	r1, r4
 8001b6c:	eb12 0801 	adds.w	r8, r2, r1
 8001b70:	4629      	mov	r1, r5
 8001b72:	eb43 0901 	adc.w	r9, r3, r1
 8001b76:	f04f 0200 	mov.w	r2, #0
 8001b7a:	f04f 0300 	mov.w	r3, #0
 8001b7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b8a:	4690      	mov	r8, r2
 8001b8c:	4699      	mov	r9, r3
 8001b8e:	4623      	mov	r3, r4
 8001b90:	eb18 0303 	adds.w	r3, r8, r3
 8001b94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001b98:	462b      	mov	r3, r5
 8001b9a:	eb49 0303 	adc.w	r3, r9, r3
 8001b9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001ba2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	469a      	mov	sl, r3
 8001baa:	4693      	mov	fp, r2
 8001bac:	eb1a 030a 	adds.w	r3, sl, sl
 8001bb0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001bb2:	eb4b 030b 	adc.w	r3, fp, fp
 8001bb6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001bb8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001bbc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001bc0:	f7fe fb76 	bl	80002b0 <__aeabi_uldivmod>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	4b64      	ldr	r3, [pc, #400]	@ (8001d5c <LL_USART_SetBaudRate+0x238>)
 8001bca:	fba3 2302 	umull	r2, r3, r3, r2
 8001bce:	095b      	lsrs	r3, r3, #5
 8001bd0:	b29b      	uxth	r3, r3
 8001bd2:	011b      	lsls	r3, r3, #4
 8001bd4:	b29c      	uxth	r4, r3
 8001bd6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001be0:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001be4:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8001be8:	4642      	mov	r2, r8
 8001bea:	464b      	mov	r3, r9
 8001bec:	1891      	adds	r1, r2, r2
 8001bee:	6539      	str	r1, [r7, #80]	@ 0x50
 8001bf0:	415b      	adcs	r3, r3
 8001bf2:	657b      	str	r3, [r7, #84]	@ 0x54
 8001bf4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001bf8:	4641      	mov	r1, r8
 8001bfa:	1851      	adds	r1, r2, r1
 8001bfc:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001bfe:	4649      	mov	r1, r9
 8001c00:	414b      	adcs	r3, r1
 8001c02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001c04:	f04f 0200 	mov.w	r2, #0
 8001c08:	f04f 0300 	mov.w	r3, #0
 8001c0c:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 8001c10:	4659      	mov	r1, fp
 8001c12:	00cb      	lsls	r3, r1, #3
 8001c14:	4651      	mov	r1, sl
 8001c16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c1a:	4651      	mov	r1, sl
 8001c1c:	00ca      	lsls	r2, r1, #3
 8001c1e:	4610      	mov	r0, r2
 8001c20:	4619      	mov	r1, r3
 8001c22:	4603      	mov	r3, r0
 8001c24:	4642      	mov	r2, r8
 8001c26:	189b      	adds	r3, r3, r2
 8001c28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001c2c:	464b      	mov	r3, r9
 8001c2e:	460a      	mov	r2, r1
 8001c30:	eb42 0303 	adc.w	r3, r2, r3
 8001c34:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001c38:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001c42:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001c46:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	18db      	adds	r3, r3, r3
 8001c4e:	643b      	str	r3, [r7, #64]	@ 0x40
 8001c50:	4613      	mov	r3, r2
 8001c52:	eb42 0303 	adc.w	r3, r2, r3
 8001c56:	647b      	str	r3, [r7, #68]	@ 0x44
 8001c58:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001c5c:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8001c60:	f7fe fb26 	bl	80002b0 <__aeabi_uldivmod>
 8001c64:	4602      	mov	r2, r0
 8001c66:	460b      	mov	r3, r1
 8001c68:	4611      	mov	r1, r2
 8001c6a:	4b3c      	ldr	r3, [pc, #240]	@ (8001d5c <LL_USART_SetBaudRate+0x238>)
 8001c6c:	fba3 2301 	umull	r2, r3, r3, r1
 8001c70:	095b      	lsrs	r3, r3, #5
 8001c72:	2264      	movs	r2, #100	@ 0x64
 8001c74:	fb02 f303 	mul.w	r3, r2, r3
 8001c78:	1acb      	subs	r3, r1, r3
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001c80:	4b36      	ldr	r3, [pc, #216]	@ (8001d5c <LL_USART_SetBaudRate+0x238>)
 8001c82:	fba3 2302 	umull	r2, r3, r3, r2
 8001c86:	095b      	lsrs	r3, r3, #5
 8001c88:	b29b      	uxth	r3, r3
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	4423      	add	r3, r4
 8001c96:	b29c      	uxth	r4, r3
 8001c98:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001ca2:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001ca6:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8001caa:	4642      	mov	r2, r8
 8001cac:	464b      	mov	r3, r9
 8001cae:	1891      	adds	r1, r2, r2
 8001cb0:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001cb2:	415b      	adcs	r3, r3
 8001cb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001cb6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001cba:	4641      	mov	r1, r8
 8001cbc:	1851      	adds	r1, r2, r1
 8001cbe:	6339      	str	r1, [r7, #48]	@ 0x30
 8001cc0:	4649      	mov	r1, r9
 8001cc2:	414b      	adcs	r3, r1
 8001cc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8001cc6:	f04f 0200 	mov.w	r2, #0
 8001cca:	f04f 0300 	mov.w	r3, #0
 8001cce:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8001cd2:	4659      	mov	r1, fp
 8001cd4:	00cb      	lsls	r3, r1, #3
 8001cd6:	4651      	mov	r1, sl
 8001cd8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001cdc:	4651      	mov	r1, sl
 8001cde:	00ca      	lsls	r2, r1, #3
 8001ce0:	4610      	mov	r0, r2
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	4642      	mov	r2, r8
 8001ce8:	189b      	adds	r3, r3, r2
 8001cea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001cee:	464b      	mov	r3, r9
 8001cf0:	460a      	mov	r2, r1
 8001cf2:	eb42 0303 	adc.w	r3, r2, r3
 8001cf6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001cfa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001d04:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001d08:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	18db      	adds	r3, r3, r3
 8001d10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d12:	4613      	mov	r3, r2
 8001d14:	eb42 0303 	adc.w	r3, r2, r3
 8001d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d1a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001d1e:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8001d22:	f7fe fac5 	bl	80002b0 <__aeabi_uldivmod>
 8001d26:	4602      	mov	r2, r0
 8001d28:	460b      	mov	r3, r1
 8001d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d5c <LL_USART_SetBaudRate+0x238>)
 8001d2c:	fba3 1302 	umull	r1, r3, r3, r2
 8001d30:	095b      	lsrs	r3, r3, #5
 8001d32:	2164      	movs	r1, #100	@ 0x64
 8001d34:	fb01 f303 	mul.w	r3, r1, r3
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	00db      	lsls	r3, r3, #3
 8001d3c:	3332      	adds	r3, #50	@ 0x32
 8001d3e:	4a07      	ldr	r2, [pc, #28]	@ (8001d5c <LL_USART_SetBaudRate+0x238>)
 8001d40:	fba2 2303 	umull	r2, r3, r2, r3
 8001d44:	095b      	lsrs	r3, r3, #5
 8001d46:	b29b      	uxth	r3, r3
 8001d48:	f003 0307 	and.w	r3, r3, #7
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	4423      	add	r3, r4
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	461a      	mov	r2, r3
 8001d54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001d58:	609a      	str	r2, [r3, #8]
}
 8001d5a:	e108      	b.n	8001f6e <LL_USART_SetBaudRate+0x44a>
 8001d5c:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001d60:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001d64:	2200      	movs	r2, #0
 8001d66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001d6a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001d6e:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8001d72:	4642      	mov	r2, r8
 8001d74:	464b      	mov	r3, r9
 8001d76:	1891      	adds	r1, r2, r2
 8001d78:	6239      	str	r1, [r7, #32]
 8001d7a:	415b      	adcs	r3, r3
 8001d7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d82:	4641      	mov	r1, r8
 8001d84:	1854      	adds	r4, r2, r1
 8001d86:	4649      	mov	r1, r9
 8001d88:	eb43 0501 	adc.w	r5, r3, r1
 8001d8c:	f04f 0200 	mov.w	r2, #0
 8001d90:	f04f 0300 	mov.w	r3, #0
 8001d94:	00eb      	lsls	r3, r5, #3
 8001d96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d9a:	00e2      	lsls	r2, r4, #3
 8001d9c:	4614      	mov	r4, r2
 8001d9e:	461d      	mov	r5, r3
 8001da0:	4643      	mov	r3, r8
 8001da2:	18e3      	adds	r3, r4, r3
 8001da4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001da8:	464b      	mov	r3, r9
 8001daa:	eb45 0303 	adc.w	r3, r5, r3
 8001dae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001db2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001db6:	2200      	movs	r2, #0
 8001db8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001dbc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001dc0:	f04f 0200 	mov.w	r2, #0
 8001dc4:	f04f 0300 	mov.w	r3, #0
 8001dc8:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8001dcc:	4629      	mov	r1, r5
 8001dce:	008b      	lsls	r3, r1, #2
 8001dd0:	4621      	mov	r1, r4
 8001dd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001dd6:	4621      	mov	r1, r4
 8001dd8:	008a      	lsls	r2, r1, #2
 8001dda:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8001dde:	f7fe fa67 	bl	80002b0 <__aeabi_uldivmod>
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	4b65      	ldr	r3, [pc, #404]	@ (8001f7c <LL_USART_SetBaudRate+0x458>)
 8001de8:	fba3 2302 	umull	r2, r3, r3, r2
 8001dec:	095b      	lsrs	r3, r3, #5
 8001dee:	b29b      	uxth	r3, r3
 8001df0:	011b      	lsls	r3, r3, #4
 8001df2:	b29c      	uxth	r4, r3
 8001df4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001dfe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001e02:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8001e06:	4642      	mov	r2, r8
 8001e08:	464b      	mov	r3, r9
 8001e0a:	1891      	adds	r1, r2, r2
 8001e0c:	61b9      	str	r1, [r7, #24]
 8001e0e:	415b      	adcs	r3, r3
 8001e10:	61fb      	str	r3, [r7, #28]
 8001e12:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e16:	4641      	mov	r1, r8
 8001e18:	1851      	adds	r1, r2, r1
 8001e1a:	6139      	str	r1, [r7, #16]
 8001e1c:	4649      	mov	r1, r9
 8001e1e:	414b      	adcs	r3, r1
 8001e20:	617b      	str	r3, [r7, #20]
 8001e22:	f04f 0200 	mov.w	r2, #0
 8001e26:	f04f 0300 	mov.w	r3, #0
 8001e2a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001e2e:	4659      	mov	r1, fp
 8001e30:	00cb      	lsls	r3, r1, #3
 8001e32:	4651      	mov	r1, sl
 8001e34:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001e38:	4651      	mov	r1, sl
 8001e3a:	00ca      	lsls	r2, r1, #3
 8001e3c:	4610      	mov	r0, r2
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4603      	mov	r3, r0
 8001e42:	4642      	mov	r2, r8
 8001e44:	189b      	adds	r3, r3, r2
 8001e46:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001e4a:	464b      	mov	r3, r9
 8001e4c:	460a      	mov	r2, r1
 8001e4e:	eb42 0303 	adc.w	r3, r2, r3
 8001e52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001e56:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001e60:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001e64:	f04f 0200 	mov.w	r2, #0
 8001e68:	f04f 0300 	mov.w	r3, #0
 8001e6c:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8001e70:	4649      	mov	r1, r9
 8001e72:	008b      	lsls	r3, r1, #2
 8001e74:	4641      	mov	r1, r8
 8001e76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e7a:	4641      	mov	r1, r8
 8001e7c:	008a      	lsls	r2, r1, #2
 8001e7e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8001e82:	f7fe fa15 	bl	80002b0 <__aeabi_uldivmod>
 8001e86:	4602      	mov	r2, r0
 8001e88:	460b      	mov	r3, r1
 8001e8a:	4611      	mov	r1, r2
 8001e8c:	4b3b      	ldr	r3, [pc, #236]	@ (8001f7c <LL_USART_SetBaudRate+0x458>)
 8001e8e:	fba3 2301 	umull	r2, r3, r3, r1
 8001e92:	095b      	lsrs	r3, r3, #5
 8001e94:	2264      	movs	r2, #100	@ 0x64
 8001e96:	fb02 f303 	mul.w	r3, r2, r3
 8001e9a:	1acb      	subs	r3, r1, r3
 8001e9c:	011b      	lsls	r3, r3, #4
 8001e9e:	3332      	adds	r3, #50	@ 0x32
 8001ea0:	4a36      	ldr	r2, [pc, #216]	@ (8001f7c <LL_USART_SetBaudRate+0x458>)
 8001ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ea6:	095b      	lsrs	r3, r3, #5
 8001ea8:	b29b      	uxth	r3, r3
 8001eaa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	4423      	add	r3, r4
 8001eb2:	b29c      	uxth	r4, r3
 8001eb4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001eb8:	2200      	movs	r2, #0
 8001eba:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001ebc:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001ebe:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8001ec2:	4642      	mov	r2, r8
 8001ec4:	464b      	mov	r3, r9
 8001ec6:	1891      	adds	r1, r2, r2
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	415b      	adcs	r3, r3
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ed2:	4641      	mov	r1, r8
 8001ed4:	1851      	adds	r1, r2, r1
 8001ed6:	6039      	str	r1, [r7, #0]
 8001ed8:	4649      	mov	r1, r9
 8001eda:	414b      	adcs	r3, r1
 8001edc:	607b      	str	r3, [r7, #4]
 8001ede:	f04f 0200 	mov.w	r2, #0
 8001ee2:	f04f 0300 	mov.w	r3, #0
 8001ee6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001eea:	4659      	mov	r1, fp
 8001eec:	00cb      	lsls	r3, r1, #3
 8001eee:	4651      	mov	r1, sl
 8001ef0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001ef4:	4651      	mov	r1, sl
 8001ef6:	00ca      	lsls	r2, r1, #3
 8001ef8:	4610      	mov	r0, r2
 8001efa:	4619      	mov	r1, r3
 8001efc:	4603      	mov	r3, r0
 8001efe:	4642      	mov	r2, r8
 8001f00:	189b      	adds	r3, r3, r2
 8001f02:	673b      	str	r3, [r7, #112]	@ 0x70
 8001f04:	464b      	mov	r3, r9
 8001f06:	460a      	mov	r2, r1
 8001f08:	eb42 0303 	adc.w	r3, r2, r3
 8001f0c:	677b      	str	r3, [r7, #116]	@ 0x74
 8001f0e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001f12:	2200      	movs	r2, #0
 8001f14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001f16:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001f18:	f04f 0200 	mov.w	r2, #0
 8001f1c:	f04f 0300 	mov.w	r3, #0
 8001f20:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8001f24:	4649      	mov	r1, r9
 8001f26:	008b      	lsls	r3, r1, #2
 8001f28:	4641      	mov	r1, r8
 8001f2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001f2e:	4641      	mov	r1, r8
 8001f30:	008a      	lsls	r2, r1, #2
 8001f32:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001f36:	f7fe f9bb 	bl	80002b0 <__aeabi_uldivmod>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001f7c <LL_USART_SetBaudRate+0x458>)
 8001f40:	fba3 1302 	umull	r1, r3, r3, r2
 8001f44:	095b      	lsrs	r3, r3, #5
 8001f46:	2164      	movs	r1, #100	@ 0x64
 8001f48:	fb01 f303 	mul.w	r3, r1, r3
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	011b      	lsls	r3, r3, #4
 8001f50:	3332      	adds	r3, #50	@ 0x32
 8001f52:	4a0a      	ldr	r2, [pc, #40]	@ (8001f7c <LL_USART_SetBaudRate+0x458>)
 8001f54:	fba2 2303 	umull	r2, r3, r2, r3
 8001f58:	095b      	lsrs	r3, r3, #5
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	f003 030f 	and.w	r3, r3, #15
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	4423      	add	r3, r4
 8001f64:	b29b      	uxth	r3, r3
 8001f66:	461a      	mov	r2, r3
 8001f68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001f6c:	609a      	str	r2, [r3, #8]
}
 8001f6e:	bf00      	nop
 8001f70:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001f74:	46bd      	mov	sp, r7
 8001f76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f7a:	bf00      	nop
 8001f7c:	51eb851f 	.word	0x51eb851f

08001f80 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b088      	sub	sp, #32
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	f7ff fd8c 	bl	8001ab0 <LL_USART_IsEnabled>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d15e      	bne.n	800205c <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8001fa6:	f023 030c 	bic.w	r3, r3, #12
 8001faa:	683a      	ldr	r2, [r7, #0]
 8001fac:	6851      	ldr	r1, [r2, #4]
 8001fae:	683a      	ldr	r2, [r7, #0]
 8001fb0:	68d2      	ldr	r2, [r2, #12]
 8001fb2:	4311      	orrs	r1, r2
 8001fb4:	683a      	ldr	r2, [r7, #0]
 8001fb6:	6912      	ldr	r2, [r2, #16]
 8001fb8:	4311      	orrs	r1, r2
 8001fba:	683a      	ldr	r2, [r7, #0]
 8001fbc:	6992      	ldr	r2, [r2, #24]
 8001fbe:	430a      	orrs	r2, r1
 8001fc0:	431a      	orrs	r2, r3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	4619      	mov	r1, r3
 8001fcc:	6878      	ldr	r0, [r7, #4]
 8001fce:	f7ff fd83 	bl	8001ad8 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	695b      	ldr	r3, [r3, #20]
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f7ff fd90 	bl	8001afe <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8001fde:	f107 0308 	add.w	r3, r7, #8
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7ff fc6a 	bl	80018bc <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	4a1f      	ldr	r2, [pc, #124]	@ (8002068 <LL_USART_Init+0xe8>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d102      	bne.n	8001ff6 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	61bb      	str	r3, [r7, #24]
 8001ff4:	e021      	b.n	800203a <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a1c      	ldr	r2, [pc, #112]	@ (800206c <LL_USART_Init+0xec>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d102      	bne.n	8002004 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	61bb      	str	r3, [r7, #24]
 8002002:	e01a      	b.n	800203a <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	4a1a      	ldr	r2, [pc, #104]	@ (8002070 <LL_USART_Init+0xf0>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d102      	bne.n	8002012 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	61bb      	str	r3, [r7, #24]
 8002010:	e013      	b.n	800203a <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a17      	ldr	r2, [pc, #92]	@ (8002074 <LL_USART_Init+0xf4>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d102      	bne.n	8002020 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	61bb      	str	r3, [r7, #24]
 800201e:	e00c      	b.n	800203a <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a15      	ldr	r2, [pc, #84]	@ (8002078 <LL_USART_Init+0xf8>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d102      	bne.n	800202e <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	61bb      	str	r3, [r7, #24]
 800202c:	e005      	b.n	800203a <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a12      	ldr	r2, [pc, #72]	@ (800207c <LL_USART_Init+0xfc>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d101      	bne.n	800203a <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d00d      	beq.n	800205c <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d009      	beq.n	800205c <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8002048:	2300      	movs	r3, #0
 800204a:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8002054:	69b9      	ldr	r1, [r7, #24]
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f7ff fd64 	bl	8001b24 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800205c:	7ffb      	ldrb	r3, [r7, #31]
}
 800205e:	4618      	mov	r0, r3
 8002060:	3720      	adds	r7, #32
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	40011000 	.word	0x40011000
 800206c:	40004400 	.word	0x40004400
 8002070:	40004800 	.word	0x40004800
 8002074:	40011400 	.word	0x40011400
 8002078:	40004c00 	.word	0x40004c00
 800207c:	40005000 	.word	0x40005000

08002080 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002092:	4a07      	ldr	r2, [pc, #28]	@ (80020b0 <LL_InitTick+0x30>)
 8002094:	3b01      	subs	r3, #1
 8002096:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002098:	4b05      	ldr	r3, [pc, #20]	@ (80020b0 <LL_InitTick+0x30>)
 800209a:	2200      	movs	r2, #0
 800209c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800209e:	4b04      	ldr	r3, [pc, #16]	@ (80020b0 <LL_InitTick+0x30>)
 80020a0:	2205      	movs	r2, #5
 80020a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	e000e010 	.word	0xe000e010

080020b4 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80020bc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f7ff ffdd 	bl	8002080 <LL_InitTick>
}
 80020c6:	bf00      	nop
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
	...

080020d0 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 80020d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002118 <LL_mDelay+0x48>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80020de:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if(Delay < LL_MAX_DELAY)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020e6:	d00c      	beq.n	8002102 <LL_mDelay+0x32>
  {
    Delay++;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	3301      	adds	r3, #1
 80020ec:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 80020ee:	e008      	b.n	8002102 <LL_mDelay+0x32>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80020f0:	4b09      	ldr	r3, [pc, #36]	@ (8002118 <LL_mDelay+0x48>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d002      	beq.n	8002102 <LL_mDelay+0x32>
    {
      Delay--;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	3b01      	subs	r3, #1
 8002100:	607b      	str	r3, [r7, #4]
  while (Delay)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d1f3      	bne.n	80020f0 <LL_mDelay+0x20>
    }
  }
}
 8002108:	bf00      	nop
 800210a:	bf00      	nop
 800210c:	3714      	adds	r7, #20
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	e000e010 	.word	0xe000e010

0800211c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002124:	4a04      	ldr	r2, [pc, #16]	@ (8002138 <LL_SetSystemCoreClock+0x1c>)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6013      	str	r3, [r2, #0]
}
 800212a:	bf00      	nop
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	20000000 	.word	0x20000000

0800213c <std>:
 800213c:	2300      	movs	r3, #0
 800213e:	b510      	push	{r4, lr}
 8002140:	4604      	mov	r4, r0
 8002142:	e9c0 3300 	strd	r3, r3, [r0]
 8002146:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800214a:	6083      	str	r3, [r0, #8]
 800214c:	8181      	strh	r1, [r0, #12]
 800214e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002150:	81c2      	strh	r2, [r0, #14]
 8002152:	6183      	str	r3, [r0, #24]
 8002154:	4619      	mov	r1, r3
 8002156:	2208      	movs	r2, #8
 8002158:	305c      	adds	r0, #92	@ 0x5c
 800215a:	f000 f906 	bl	800236a <memset>
 800215e:	4b0d      	ldr	r3, [pc, #52]	@ (8002194 <std+0x58>)
 8002160:	6263      	str	r3, [r4, #36]	@ 0x24
 8002162:	4b0d      	ldr	r3, [pc, #52]	@ (8002198 <std+0x5c>)
 8002164:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002166:	4b0d      	ldr	r3, [pc, #52]	@ (800219c <std+0x60>)
 8002168:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800216a:	4b0d      	ldr	r3, [pc, #52]	@ (80021a0 <std+0x64>)
 800216c:	6323      	str	r3, [r4, #48]	@ 0x30
 800216e:	4b0d      	ldr	r3, [pc, #52]	@ (80021a4 <std+0x68>)
 8002170:	6224      	str	r4, [r4, #32]
 8002172:	429c      	cmp	r4, r3
 8002174:	d006      	beq.n	8002184 <std+0x48>
 8002176:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800217a:	4294      	cmp	r4, r2
 800217c:	d002      	beq.n	8002184 <std+0x48>
 800217e:	33d0      	adds	r3, #208	@ 0xd0
 8002180:	429c      	cmp	r4, r3
 8002182:	d105      	bne.n	8002190 <std+0x54>
 8002184:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800218c:	f000 b966 	b.w	800245c <__retarget_lock_init_recursive>
 8002190:	bd10      	pop	{r4, pc}
 8002192:	bf00      	nop
 8002194:	080022e5 	.word	0x080022e5
 8002198:	08002307 	.word	0x08002307
 800219c:	0800233f 	.word	0x0800233f
 80021a0:	08002363 	.word	0x08002363
 80021a4:	20000084 	.word	0x20000084

080021a8 <stdio_exit_handler>:
 80021a8:	4a02      	ldr	r2, [pc, #8]	@ (80021b4 <stdio_exit_handler+0xc>)
 80021aa:	4903      	ldr	r1, [pc, #12]	@ (80021b8 <stdio_exit_handler+0x10>)
 80021ac:	4803      	ldr	r0, [pc, #12]	@ (80021bc <stdio_exit_handler+0x14>)
 80021ae:	f000 b869 	b.w	8002284 <_fwalk_sglue>
 80021b2:	bf00      	nop
 80021b4:	20000004 	.word	0x20000004
 80021b8:	08002cf9 	.word	0x08002cf9
 80021bc:	20000014 	.word	0x20000014

080021c0 <cleanup_stdio>:
 80021c0:	6841      	ldr	r1, [r0, #4]
 80021c2:	4b0c      	ldr	r3, [pc, #48]	@ (80021f4 <cleanup_stdio+0x34>)
 80021c4:	4299      	cmp	r1, r3
 80021c6:	b510      	push	{r4, lr}
 80021c8:	4604      	mov	r4, r0
 80021ca:	d001      	beq.n	80021d0 <cleanup_stdio+0x10>
 80021cc:	f000 fd94 	bl	8002cf8 <_fflush_r>
 80021d0:	68a1      	ldr	r1, [r4, #8]
 80021d2:	4b09      	ldr	r3, [pc, #36]	@ (80021f8 <cleanup_stdio+0x38>)
 80021d4:	4299      	cmp	r1, r3
 80021d6:	d002      	beq.n	80021de <cleanup_stdio+0x1e>
 80021d8:	4620      	mov	r0, r4
 80021da:	f000 fd8d 	bl	8002cf8 <_fflush_r>
 80021de:	68e1      	ldr	r1, [r4, #12]
 80021e0:	4b06      	ldr	r3, [pc, #24]	@ (80021fc <cleanup_stdio+0x3c>)
 80021e2:	4299      	cmp	r1, r3
 80021e4:	d004      	beq.n	80021f0 <cleanup_stdio+0x30>
 80021e6:	4620      	mov	r0, r4
 80021e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80021ec:	f000 bd84 	b.w	8002cf8 <_fflush_r>
 80021f0:	bd10      	pop	{r4, pc}
 80021f2:	bf00      	nop
 80021f4:	20000084 	.word	0x20000084
 80021f8:	200000ec 	.word	0x200000ec
 80021fc:	20000154 	.word	0x20000154

08002200 <global_stdio_init.part.0>:
 8002200:	b510      	push	{r4, lr}
 8002202:	4b0b      	ldr	r3, [pc, #44]	@ (8002230 <global_stdio_init.part.0+0x30>)
 8002204:	4c0b      	ldr	r4, [pc, #44]	@ (8002234 <global_stdio_init.part.0+0x34>)
 8002206:	4a0c      	ldr	r2, [pc, #48]	@ (8002238 <global_stdio_init.part.0+0x38>)
 8002208:	601a      	str	r2, [r3, #0]
 800220a:	4620      	mov	r0, r4
 800220c:	2200      	movs	r2, #0
 800220e:	2104      	movs	r1, #4
 8002210:	f7ff ff94 	bl	800213c <std>
 8002214:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002218:	2201      	movs	r2, #1
 800221a:	2109      	movs	r1, #9
 800221c:	f7ff ff8e 	bl	800213c <std>
 8002220:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002224:	2202      	movs	r2, #2
 8002226:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800222a:	2112      	movs	r1, #18
 800222c:	f7ff bf86 	b.w	800213c <std>
 8002230:	200001bc 	.word	0x200001bc
 8002234:	20000084 	.word	0x20000084
 8002238:	080021a9 	.word	0x080021a9

0800223c <__sfp_lock_acquire>:
 800223c:	4801      	ldr	r0, [pc, #4]	@ (8002244 <__sfp_lock_acquire+0x8>)
 800223e:	f000 b90e 	b.w	800245e <__retarget_lock_acquire_recursive>
 8002242:	bf00      	nop
 8002244:	200001c5 	.word	0x200001c5

08002248 <__sfp_lock_release>:
 8002248:	4801      	ldr	r0, [pc, #4]	@ (8002250 <__sfp_lock_release+0x8>)
 800224a:	f000 b909 	b.w	8002460 <__retarget_lock_release_recursive>
 800224e:	bf00      	nop
 8002250:	200001c5 	.word	0x200001c5

08002254 <__sinit>:
 8002254:	b510      	push	{r4, lr}
 8002256:	4604      	mov	r4, r0
 8002258:	f7ff fff0 	bl	800223c <__sfp_lock_acquire>
 800225c:	6a23      	ldr	r3, [r4, #32]
 800225e:	b11b      	cbz	r3, 8002268 <__sinit+0x14>
 8002260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002264:	f7ff bff0 	b.w	8002248 <__sfp_lock_release>
 8002268:	4b04      	ldr	r3, [pc, #16]	@ (800227c <__sinit+0x28>)
 800226a:	6223      	str	r3, [r4, #32]
 800226c:	4b04      	ldr	r3, [pc, #16]	@ (8002280 <__sinit+0x2c>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d1f5      	bne.n	8002260 <__sinit+0xc>
 8002274:	f7ff ffc4 	bl	8002200 <global_stdio_init.part.0>
 8002278:	e7f2      	b.n	8002260 <__sinit+0xc>
 800227a:	bf00      	nop
 800227c:	080021c1 	.word	0x080021c1
 8002280:	200001bc 	.word	0x200001bc

08002284 <_fwalk_sglue>:
 8002284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002288:	4607      	mov	r7, r0
 800228a:	4688      	mov	r8, r1
 800228c:	4614      	mov	r4, r2
 800228e:	2600      	movs	r6, #0
 8002290:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002294:	f1b9 0901 	subs.w	r9, r9, #1
 8002298:	d505      	bpl.n	80022a6 <_fwalk_sglue+0x22>
 800229a:	6824      	ldr	r4, [r4, #0]
 800229c:	2c00      	cmp	r4, #0
 800229e:	d1f7      	bne.n	8002290 <_fwalk_sglue+0xc>
 80022a0:	4630      	mov	r0, r6
 80022a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80022a6:	89ab      	ldrh	r3, [r5, #12]
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d907      	bls.n	80022bc <_fwalk_sglue+0x38>
 80022ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80022b0:	3301      	adds	r3, #1
 80022b2:	d003      	beq.n	80022bc <_fwalk_sglue+0x38>
 80022b4:	4629      	mov	r1, r5
 80022b6:	4638      	mov	r0, r7
 80022b8:	47c0      	blx	r8
 80022ba:	4306      	orrs	r6, r0
 80022bc:	3568      	adds	r5, #104	@ 0x68
 80022be:	e7e9      	b.n	8002294 <_fwalk_sglue+0x10>

080022c0 <iprintf>:
 80022c0:	b40f      	push	{r0, r1, r2, r3}
 80022c2:	b507      	push	{r0, r1, r2, lr}
 80022c4:	4906      	ldr	r1, [pc, #24]	@ (80022e0 <iprintf+0x20>)
 80022c6:	ab04      	add	r3, sp, #16
 80022c8:	6808      	ldr	r0, [r1, #0]
 80022ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80022ce:	6881      	ldr	r1, [r0, #8]
 80022d0:	9301      	str	r3, [sp, #4]
 80022d2:	f000 f9e9 	bl	80026a8 <_vfiprintf_r>
 80022d6:	b003      	add	sp, #12
 80022d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80022dc:	b004      	add	sp, #16
 80022de:	4770      	bx	lr
 80022e0:	20000010 	.word	0x20000010

080022e4 <__sread>:
 80022e4:	b510      	push	{r4, lr}
 80022e6:	460c      	mov	r4, r1
 80022e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80022ec:	f000 f868 	bl	80023c0 <_read_r>
 80022f0:	2800      	cmp	r0, #0
 80022f2:	bfab      	itete	ge
 80022f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80022f6:	89a3      	ldrhlt	r3, [r4, #12]
 80022f8:	181b      	addge	r3, r3, r0
 80022fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80022fe:	bfac      	ite	ge
 8002300:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002302:	81a3      	strhlt	r3, [r4, #12]
 8002304:	bd10      	pop	{r4, pc}

08002306 <__swrite>:
 8002306:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800230a:	461f      	mov	r7, r3
 800230c:	898b      	ldrh	r3, [r1, #12]
 800230e:	05db      	lsls	r3, r3, #23
 8002310:	4605      	mov	r5, r0
 8002312:	460c      	mov	r4, r1
 8002314:	4616      	mov	r6, r2
 8002316:	d505      	bpl.n	8002324 <__swrite+0x1e>
 8002318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800231c:	2302      	movs	r3, #2
 800231e:	2200      	movs	r2, #0
 8002320:	f000 f83c 	bl	800239c <_lseek_r>
 8002324:	89a3      	ldrh	r3, [r4, #12]
 8002326:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800232a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800232e:	81a3      	strh	r3, [r4, #12]
 8002330:	4632      	mov	r2, r6
 8002332:	463b      	mov	r3, r7
 8002334:	4628      	mov	r0, r5
 8002336:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800233a:	f000 b853 	b.w	80023e4 <_write_r>

0800233e <__sseek>:
 800233e:	b510      	push	{r4, lr}
 8002340:	460c      	mov	r4, r1
 8002342:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002346:	f000 f829 	bl	800239c <_lseek_r>
 800234a:	1c43      	adds	r3, r0, #1
 800234c:	89a3      	ldrh	r3, [r4, #12]
 800234e:	bf15      	itete	ne
 8002350:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002352:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002356:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800235a:	81a3      	strheq	r3, [r4, #12]
 800235c:	bf18      	it	ne
 800235e:	81a3      	strhne	r3, [r4, #12]
 8002360:	bd10      	pop	{r4, pc}

08002362 <__sclose>:
 8002362:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002366:	f000 b809 	b.w	800237c <_close_r>

0800236a <memset>:
 800236a:	4402      	add	r2, r0
 800236c:	4603      	mov	r3, r0
 800236e:	4293      	cmp	r3, r2
 8002370:	d100      	bne.n	8002374 <memset+0xa>
 8002372:	4770      	bx	lr
 8002374:	f803 1b01 	strb.w	r1, [r3], #1
 8002378:	e7f9      	b.n	800236e <memset+0x4>
	...

0800237c <_close_r>:
 800237c:	b538      	push	{r3, r4, r5, lr}
 800237e:	4d06      	ldr	r5, [pc, #24]	@ (8002398 <_close_r+0x1c>)
 8002380:	2300      	movs	r3, #0
 8002382:	4604      	mov	r4, r0
 8002384:	4608      	mov	r0, r1
 8002386:	602b      	str	r3, [r5, #0]
 8002388:	f7fe fe8f 	bl	80010aa <_close>
 800238c:	1c43      	adds	r3, r0, #1
 800238e:	d102      	bne.n	8002396 <_close_r+0x1a>
 8002390:	682b      	ldr	r3, [r5, #0]
 8002392:	b103      	cbz	r3, 8002396 <_close_r+0x1a>
 8002394:	6023      	str	r3, [r4, #0]
 8002396:	bd38      	pop	{r3, r4, r5, pc}
 8002398:	200001c0 	.word	0x200001c0

0800239c <_lseek_r>:
 800239c:	b538      	push	{r3, r4, r5, lr}
 800239e:	4d07      	ldr	r5, [pc, #28]	@ (80023bc <_lseek_r+0x20>)
 80023a0:	4604      	mov	r4, r0
 80023a2:	4608      	mov	r0, r1
 80023a4:	4611      	mov	r1, r2
 80023a6:	2200      	movs	r2, #0
 80023a8:	602a      	str	r2, [r5, #0]
 80023aa:	461a      	mov	r2, r3
 80023ac:	f7fe fea4 	bl	80010f8 <_lseek>
 80023b0:	1c43      	adds	r3, r0, #1
 80023b2:	d102      	bne.n	80023ba <_lseek_r+0x1e>
 80023b4:	682b      	ldr	r3, [r5, #0]
 80023b6:	b103      	cbz	r3, 80023ba <_lseek_r+0x1e>
 80023b8:	6023      	str	r3, [r4, #0]
 80023ba:	bd38      	pop	{r3, r4, r5, pc}
 80023bc:	200001c0 	.word	0x200001c0

080023c0 <_read_r>:
 80023c0:	b538      	push	{r3, r4, r5, lr}
 80023c2:	4d07      	ldr	r5, [pc, #28]	@ (80023e0 <_read_r+0x20>)
 80023c4:	4604      	mov	r4, r0
 80023c6:	4608      	mov	r0, r1
 80023c8:	4611      	mov	r1, r2
 80023ca:	2200      	movs	r2, #0
 80023cc:	602a      	str	r2, [r5, #0]
 80023ce:	461a      	mov	r2, r3
 80023d0:	f7fe fe32 	bl	8001038 <_read>
 80023d4:	1c43      	adds	r3, r0, #1
 80023d6:	d102      	bne.n	80023de <_read_r+0x1e>
 80023d8:	682b      	ldr	r3, [r5, #0]
 80023da:	b103      	cbz	r3, 80023de <_read_r+0x1e>
 80023dc:	6023      	str	r3, [r4, #0]
 80023de:	bd38      	pop	{r3, r4, r5, pc}
 80023e0:	200001c0 	.word	0x200001c0

080023e4 <_write_r>:
 80023e4:	b538      	push	{r3, r4, r5, lr}
 80023e6:	4d07      	ldr	r5, [pc, #28]	@ (8002404 <_write_r+0x20>)
 80023e8:	4604      	mov	r4, r0
 80023ea:	4608      	mov	r0, r1
 80023ec:	4611      	mov	r1, r2
 80023ee:	2200      	movs	r2, #0
 80023f0:	602a      	str	r2, [r5, #0]
 80023f2:	461a      	mov	r2, r3
 80023f4:	f7fe fe3d 	bl	8001072 <_write>
 80023f8:	1c43      	adds	r3, r0, #1
 80023fa:	d102      	bne.n	8002402 <_write_r+0x1e>
 80023fc:	682b      	ldr	r3, [r5, #0]
 80023fe:	b103      	cbz	r3, 8002402 <_write_r+0x1e>
 8002400:	6023      	str	r3, [r4, #0]
 8002402:	bd38      	pop	{r3, r4, r5, pc}
 8002404:	200001c0 	.word	0x200001c0

08002408 <__errno>:
 8002408:	4b01      	ldr	r3, [pc, #4]	@ (8002410 <__errno+0x8>)
 800240a:	6818      	ldr	r0, [r3, #0]
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	20000010 	.word	0x20000010

08002414 <__libc_init_array>:
 8002414:	b570      	push	{r4, r5, r6, lr}
 8002416:	4d0d      	ldr	r5, [pc, #52]	@ (800244c <__libc_init_array+0x38>)
 8002418:	4c0d      	ldr	r4, [pc, #52]	@ (8002450 <__libc_init_array+0x3c>)
 800241a:	1b64      	subs	r4, r4, r5
 800241c:	10a4      	asrs	r4, r4, #2
 800241e:	2600      	movs	r6, #0
 8002420:	42a6      	cmp	r6, r4
 8002422:	d109      	bne.n	8002438 <__libc_init_array+0x24>
 8002424:	4d0b      	ldr	r5, [pc, #44]	@ (8002454 <__libc_init_array+0x40>)
 8002426:	4c0c      	ldr	r4, [pc, #48]	@ (8002458 <__libc_init_array+0x44>)
 8002428:	f000 fdb6 	bl	8002f98 <_init>
 800242c:	1b64      	subs	r4, r4, r5
 800242e:	10a4      	asrs	r4, r4, #2
 8002430:	2600      	movs	r6, #0
 8002432:	42a6      	cmp	r6, r4
 8002434:	d105      	bne.n	8002442 <__libc_init_array+0x2e>
 8002436:	bd70      	pop	{r4, r5, r6, pc}
 8002438:	f855 3b04 	ldr.w	r3, [r5], #4
 800243c:	4798      	blx	r3
 800243e:	3601      	adds	r6, #1
 8002440:	e7ee      	b.n	8002420 <__libc_init_array+0xc>
 8002442:	f855 3b04 	ldr.w	r3, [r5], #4
 8002446:	4798      	blx	r3
 8002448:	3601      	adds	r6, #1
 800244a:	e7f2      	b.n	8002432 <__libc_init_array+0x1e>
 800244c:	08003024 	.word	0x08003024
 8002450:	08003024 	.word	0x08003024
 8002454:	08003024 	.word	0x08003024
 8002458:	08003028 	.word	0x08003028

0800245c <__retarget_lock_init_recursive>:
 800245c:	4770      	bx	lr

0800245e <__retarget_lock_acquire_recursive>:
 800245e:	4770      	bx	lr

08002460 <__retarget_lock_release_recursive>:
 8002460:	4770      	bx	lr
	...

08002464 <_free_r>:
 8002464:	b538      	push	{r3, r4, r5, lr}
 8002466:	4605      	mov	r5, r0
 8002468:	2900      	cmp	r1, #0
 800246a:	d041      	beq.n	80024f0 <_free_r+0x8c>
 800246c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002470:	1f0c      	subs	r4, r1, #4
 8002472:	2b00      	cmp	r3, #0
 8002474:	bfb8      	it	lt
 8002476:	18e4      	addlt	r4, r4, r3
 8002478:	f000 f8e0 	bl	800263c <__malloc_lock>
 800247c:	4a1d      	ldr	r2, [pc, #116]	@ (80024f4 <_free_r+0x90>)
 800247e:	6813      	ldr	r3, [r2, #0]
 8002480:	b933      	cbnz	r3, 8002490 <_free_r+0x2c>
 8002482:	6063      	str	r3, [r4, #4]
 8002484:	6014      	str	r4, [r2, #0]
 8002486:	4628      	mov	r0, r5
 8002488:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800248c:	f000 b8dc 	b.w	8002648 <__malloc_unlock>
 8002490:	42a3      	cmp	r3, r4
 8002492:	d908      	bls.n	80024a6 <_free_r+0x42>
 8002494:	6820      	ldr	r0, [r4, #0]
 8002496:	1821      	adds	r1, r4, r0
 8002498:	428b      	cmp	r3, r1
 800249a:	bf01      	itttt	eq
 800249c:	6819      	ldreq	r1, [r3, #0]
 800249e:	685b      	ldreq	r3, [r3, #4]
 80024a0:	1809      	addeq	r1, r1, r0
 80024a2:	6021      	streq	r1, [r4, #0]
 80024a4:	e7ed      	b.n	8002482 <_free_r+0x1e>
 80024a6:	461a      	mov	r2, r3
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	b10b      	cbz	r3, 80024b0 <_free_r+0x4c>
 80024ac:	42a3      	cmp	r3, r4
 80024ae:	d9fa      	bls.n	80024a6 <_free_r+0x42>
 80024b0:	6811      	ldr	r1, [r2, #0]
 80024b2:	1850      	adds	r0, r2, r1
 80024b4:	42a0      	cmp	r0, r4
 80024b6:	d10b      	bne.n	80024d0 <_free_r+0x6c>
 80024b8:	6820      	ldr	r0, [r4, #0]
 80024ba:	4401      	add	r1, r0
 80024bc:	1850      	adds	r0, r2, r1
 80024be:	4283      	cmp	r3, r0
 80024c0:	6011      	str	r1, [r2, #0]
 80024c2:	d1e0      	bne.n	8002486 <_free_r+0x22>
 80024c4:	6818      	ldr	r0, [r3, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	6053      	str	r3, [r2, #4]
 80024ca:	4408      	add	r0, r1
 80024cc:	6010      	str	r0, [r2, #0]
 80024ce:	e7da      	b.n	8002486 <_free_r+0x22>
 80024d0:	d902      	bls.n	80024d8 <_free_r+0x74>
 80024d2:	230c      	movs	r3, #12
 80024d4:	602b      	str	r3, [r5, #0]
 80024d6:	e7d6      	b.n	8002486 <_free_r+0x22>
 80024d8:	6820      	ldr	r0, [r4, #0]
 80024da:	1821      	adds	r1, r4, r0
 80024dc:	428b      	cmp	r3, r1
 80024de:	bf04      	itt	eq
 80024e0:	6819      	ldreq	r1, [r3, #0]
 80024e2:	685b      	ldreq	r3, [r3, #4]
 80024e4:	6063      	str	r3, [r4, #4]
 80024e6:	bf04      	itt	eq
 80024e8:	1809      	addeq	r1, r1, r0
 80024ea:	6021      	streq	r1, [r4, #0]
 80024ec:	6054      	str	r4, [r2, #4]
 80024ee:	e7ca      	b.n	8002486 <_free_r+0x22>
 80024f0:	bd38      	pop	{r3, r4, r5, pc}
 80024f2:	bf00      	nop
 80024f4:	200001cc 	.word	0x200001cc

080024f8 <sbrk_aligned>:
 80024f8:	b570      	push	{r4, r5, r6, lr}
 80024fa:	4e0f      	ldr	r6, [pc, #60]	@ (8002538 <sbrk_aligned+0x40>)
 80024fc:	460c      	mov	r4, r1
 80024fe:	6831      	ldr	r1, [r6, #0]
 8002500:	4605      	mov	r5, r0
 8002502:	b911      	cbnz	r1, 800250a <sbrk_aligned+0x12>
 8002504:	f000 fcb4 	bl	8002e70 <_sbrk_r>
 8002508:	6030      	str	r0, [r6, #0]
 800250a:	4621      	mov	r1, r4
 800250c:	4628      	mov	r0, r5
 800250e:	f000 fcaf 	bl	8002e70 <_sbrk_r>
 8002512:	1c43      	adds	r3, r0, #1
 8002514:	d103      	bne.n	800251e <sbrk_aligned+0x26>
 8002516:	f04f 34ff 	mov.w	r4, #4294967295
 800251a:	4620      	mov	r0, r4
 800251c:	bd70      	pop	{r4, r5, r6, pc}
 800251e:	1cc4      	adds	r4, r0, #3
 8002520:	f024 0403 	bic.w	r4, r4, #3
 8002524:	42a0      	cmp	r0, r4
 8002526:	d0f8      	beq.n	800251a <sbrk_aligned+0x22>
 8002528:	1a21      	subs	r1, r4, r0
 800252a:	4628      	mov	r0, r5
 800252c:	f000 fca0 	bl	8002e70 <_sbrk_r>
 8002530:	3001      	adds	r0, #1
 8002532:	d1f2      	bne.n	800251a <sbrk_aligned+0x22>
 8002534:	e7ef      	b.n	8002516 <sbrk_aligned+0x1e>
 8002536:	bf00      	nop
 8002538:	200001c8 	.word	0x200001c8

0800253c <_malloc_r>:
 800253c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002540:	1ccd      	adds	r5, r1, #3
 8002542:	f025 0503 	bic.w	r5, r5, #3
 8002546:	3508      	adds	r5, #8
 8002548:	2d0c      	cmp	r5, #12
 800254a:	bf38      	it	cc
 800254c:	250c      	movcc	r5, #12
 800254e:	2d00      	cmp	r5, #0
 8002550:	4606      	mov	r6, r0
 8002552:	db01      	blt.n	8002558 <_malloc_r+0x1c>
 8002554:	42a9      	cmp	r1, r5
 8002556:	d904      	bls.n	8002562 <_malloc_r+0x26>
 8002558:	230c      	movs	r3, #12
 800255a:	6033      	str	r3, [r6, #0]
 800255c:	2000      	movs	r0, #0
 800255e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002562:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002638 <_malloc_r+0xfc>
 8002566:	f000 f869 	bl	800263c <__malloc_lock>
 800256a:	f8d8 3000 	ldr.w	r3, [r8]
 800256e:	461c      	mov	r4, r3
 8002570:	bb44      	cbnz	r4, 80025c4 <_malloc_r+0x88>
 8002572:	4629      	mov	r1, r5
 8002574:	4630      	mov	r0, r6
 8002576:	f7ff ffbf 	bl	80024f8 <sbrk_aligned>
 800257a:	1c43      	adds	r3, r0, #1
 800257c:	4604      	mov	r4, r0
 800257e:	d158      	bne.n	8002632 <_malloc_r+0xf6>
 8002580:	f8d8 4000 	ldr.w	r4, [r8]
 8002584:	4627      	mov	r7, r4
 8002586:	2f00      	cmp	r7, #0
 8002588:	d143      	bne.n	8002612 <_malloc_r+0xd6>
 800258a:	2c00      	cmp	r4, #0
 800258c:	d04b      	beq.n	8002626 <_malloc_r+0xea>
 800258e:	6823      	ldr	r3, [r4, #0]
 8002590:	4639      	mov	r1, r7
 8002592:	4630      	mov	r0, r6
 8002594:	eb04 0903 	add.w	r9, r4, r3
 8002598:	f000 fc6a 	bl	8002e70 <_sbrk_r>
 800259c:	4581      	cmp	r9, r0
 800259e:	d142      	bne.n	8002626 <_malloc_r+0xea>
 80025a0:	6821      	ldr	r1, [r4, #0]
 80025a2:	1a6d      	subs	r5, r5, r1
 80025a4:	4629      	mov	r1, r5
 80025a6:	4630      	mov	r0, r6
 80025a8:	f7ff ffa6 	bl	80024f8 <sbrk_aligned>
 80025ac:	3001      	adds	r0, #1
 80025ae:	d03a      	beq.n	8002626 <_malloc_r+0xea>
 80025b0:	6823      	ldr	r3, [r4, #0]
 80025b2:	442b      	add	r3, r5
 80025b4:	6023      	str	r3, [r4, #0]
 80025b6:	f8d8 3000 	ldr.w	r3, [r8]
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	bb62      	cbnz	r2, 8002618 <_malloc_r+0xdc>
 80025be:	f8c8 7000 	str.w	r7, [r8]
 80025c2:	e00f      	b.n	80025e4 <_malloc_r+0xa8>
 80025c4:	6822      	ldr	r2, [r4, #0]
 80025c6:	1b52      	subs	r2, r2, r5
 80025c8:	d420      	bmi.n	800260c <_malloc_r+0xd0>
 80025ca:	2a0b      	cmp	r2, #11
 80025cc:	d917      	bls.n	80025fe <_malloc_r+0xc2>
 80025ce:	1961      	adds	r1, r4, r5
 80025d0:	42a3      	cmp	r3, r4
 80025d2:	6025      	str	r5, [r4, #0]
 80025d4:	bf18      	it	ne
 80025d6:	6059      	strne	r1, [r3, #4]
 80025d8:	6863      	ldr	r3, [r4, #4]
 80025da:	bf08      	it	eq
 80025dc:	f8c8 1000 	streq.w	r1, [r8]
 80025e0:	5162      	str	r2, [r4, r5]
 80025e2:	604b      	str	r3, [r1, #4]
 80025e4:	4630      	mov	r0, r6
 80025e6:	f000 f82f 	bl	8002648 <__malloc_unlock>
 80025ea:	f104 000b 	add.w	r0, r4, #11
 80025ee:	1d23      	adds	r3, r4, #4
 80025f0:	f020 0007 	bic.w	r0, r0, #7
 80025f4:	1ac2      	subs	r2, r0, r3
 80025f6:	bf1c      	itt	ne
 80025f8:	1a1b      	subne	r3, r3, r0
 80025fa:	50a3      	strne	r3, [r4, r2]
 80025fc:	e7af      	b.n	800255e <_malloc_r+0x22>
 80025fe:	6862      	ldr	r2, [r4, #4]
 8002600:	42a3      	cmp	r3, r4
 8002602:	bf0c      	ite	eq
 8002604:	f8c8 2000 	streq.w	r2, [r8]
 8002608:	605a      	strne	r2, [r3, #4]
 800260a:	e7eb      	b.n	80025e4 <_malloc_r+0xa8>
 800260c:	4623      	mov	r3, r4
 800260e:	6864      	ldr	r4, [r4, #4]
 8002610:	e7ae      	b.n	8002570 <_malloc_r+0x34>
 8002612:	463c      	mov	r4, r7
 8002614:	687f      	ldr	r7, [r7, #4]
 8002616:	e7b6      	b.n	8002586 <_malloc_r+0x4a>
 8002618:	461a      	mov	r2, r3
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	42a3      	cmp	r3, r4
 800261e:	d1fb      	bne.n	8002618 <_malloc_r+0xdc>
 8002620:	2300      	movs	r3, #0
 8002622:	6053      	str	r3, [r2, #4]
 8002624:	e7de      	b.n	80025e4 <_malloc_r+0xa8>
 8002626:	230c      	movs	r3, #12
 8002628:	6033      	str	r3, [r6, #0]
 800262a:	4630      	mov	r0, r6
 800262c:	f000 f80c 	bl	8002648 <__malloc_unlock>
 8002630:	e794      	b.n	800255c <_malloc_r+0x20>
 8002632:	6005      	str	r5, [r0, #0]
 8002634:	e7d6      	b.n	80025e4 <_malloc_r+0xa8>
 8002636:	bf00      	nop
 8002638:	200001cc 	.word	0x200001cc

0800263c <__malloc_lock>:
 800263c:	4801      	ldr	r0, [pc, #4]	@ (8002644 <__malloc_lock+0x8>)
 800263e:	f7ff bf0e 	b.w	800245e <__retarget_lock_acquire_recursive>
 8002642:	bf00      	nop
 8002644:	200001c4 	.word	0x200001c4

08002648 <__malloc_unlock>:
 8002648:	4801      	ldr	r0, [pc, #4]	@ (8002650 <__malloc_unlock+0x8>)
 800264a:	f7ff bf09 	b.w	8002460 <__retarget_lock_release_recursive>
 800264e:	bf00      	nop
 8002650:	200001c4 	.word	0x200001c4

08002654 <__sfputc_r>:
 8002654:	6893      	ldr	r3, [r2, #8]
 8002656:	3b01      	subs	r3, #1
 8002658:	2b00      	cmp	r3, #0
 800265a:	b410      	push	{r4}
 800265c:	6093      	str	r3, [r2, #8]
 800265e:	da08      	bge.n	8002672 <__sfputc_r+0x1e>
 8002660:	6994      	ldr	r4, [r2, #24]
 8002662:	42a3      	cmp	r3, r4
 8002664:	db01      	blt.n	800266a <__sfputc_r+0x16>
 8002666:	290a      	cmp	r1, #10
 8002668:	d103      	bne.n	8002672 <__sfputc_r+0x1e>
 800266a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800266e:	f000 bb6b 	b.w	8002d48 <__swbuf_r>
 8002672:	6813      	ldr	r3, [r2, #0]
 8002674:	1c58      	adds	r0, r3, #1
 8002676:	6010      	str	r0, [r2, #0]
 8002678:	7019      	strb	r1, [r3, #0]
 800267a:	4608      	mov	r0, r1
 800267c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002680:	4770      	bx	lr

08002682 <__sfputs_r>:
 8002682:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002684:	4606      	mov	r6, r0
 8002686:	460f      	mov	r7, r1
 8002688:	4614      	mov	r4, r2
 800268a:	18d5      	adds	r5, r2, r3
 800268c:	42ac      	cmp	r4, r5
 800268e:	d101      	bne.n	8002694 <__sfputs_r+0x12>
 8002690:	2000      	movs	r0, #0
 8002692:	e007      	b.n	80026a4 <__sfputs_r+0x22>
 8002694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002698:	463a      	mov	r2, r7
 800269a:	4630      	mov	r0, r6
 800269c:	f7ff ffda 	bl	8002654 <__sfputc_r>
 80026a0:	1c43      	adds	r3, r0, #1
 80026a2:	d1f3      	bne.n	800268c <__sfputs_r+0xa>
 80026a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080026a8 <_vfiprintf_r>:
 80026a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026ac:	460d      	mov	r5, r1
 80026ae:	b09d      	sub	sp, #116	@ 0x74
 80026b0:	4614      	mov	r4, r2
 80026b2:	4698      	mov	r8, r3
 80026b4:	4606      	mov	r6, r0
 80026b6:	b118      	cbz	r0, 80026c0 <_vfiprintf_r+0x18>
 80026b8:	6a03      	ldr	r3, [r0, #32]
 80026ba:	b90b      	cbnz	r3, 80026c0 <_vfiprintf_r+0x18>
 80026bc:	f7ff fdca 	bl	8002254 <__sinit>
 80026c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80026c2:	07d9      	lsls	r1, r3, #31
 80026c4:	d405      	bmi.n	80026d2 <_vfiprintf_r+0x2a>
 80026c6:	89ab      	ldrh	r3, [r5, #12]
 80026c8:	059a      	lsls	r2, r3, #22
 80026ca:	d402      	bmi.n	80026d2 <_vfiprintf_r+0x2a>
 80026cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80026ce:	f7ff fec6 	bl	800245e <__retarget_lock_acquire_recursive>
 80026d2:	89ab      	ldrh	r3, [r5, #12]
 80026d4:	071b      	lsls	r3, r3, #28
 80026d6:	d501      	bpl.n	80026dc <_vfiprintf_r+0x34>
 80026d8:	692b      	ldr	r3, [r5, #16]
 80026da:	b99b      	cbnz	r3, 8002704 <_vfiprintf_r+0x5c>
 80026dc:	4629      	mov	r1, r5
 80026de:	4630      	mov	r0, r6
 80026e0:	f000 fb70 	bl	8002dc4 <__swsetup_r>
 80026e4:	b170      	cbz	r0, 8002704 <_vfiprintf_r+0x5c>
 80026e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80026e8:	07dc      	lsls	r4, r3, #31
 80026ea:	d504      	bpl.n	80026f6 <_vfiprintf_r+0x4e>
 80026ec:	f04f 30ff 	mov.w	r0, #4294967295
 80026f0:	b01d      	add	sp, #116	@ 0x74
 80026f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026f6:	89ab      	ldrh	r3, [r5, #12]
 80026f8:	0598      	lsls	r0, r3, #22
 80026fa:	d4f7      	bmi.n	80026ec <_vfiprintf_r+0x44>
 80026fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80026fe:	f7ff feaf 	bl	8002460 <__retarget_lock_release_recursive>
 8002702:	e7f3      	b.n	80026ec <_vfiprintf_r+0x44>
 8002704:	2300      	movs	r3, #0
 8002706:	9309      	str	r3, [sp, #36]	@ 0x24
 8002708:	2320      	movs	r3, #32
 800270a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800270e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002712:	2330      	movs	r3, #48	@ 0x30
 8002714:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80028c4 <_vfiprintf_r+0x21c>
 8002718:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800271c:	f04f 0901 	mov.w	r9, #1
 8002720:	4623      	mov	r3, r4
 8002722:	469a      	mov	sl, r3
 8002724:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002728:	b10a      	cbz	r2, 800272e <_vfiprintf_r+0x86>
 800272a:	2a25      	cmp	r2, #37	@ 0x25
 800272c:	d1f9      	bne.n	8002722 <_vfiprintf_r+0x7a>
 800272e:	ebba 0b04 	subs.w	fp, sl, r4
 8002732:	d00b      	beq.n	800274c <_vfiprintf_r+0xa4>
 8002734:	465b      	mov	r3, fp
 8002736:	4622      	mov	r2, r4
 8002738:	4629      	mov	r1, r5
 800273a:	4630      	mov	r0, r6
 800273c:	f7ff ffa1 	bl	8002682 <__sfputs_r>
 8002740:	3001      	adds	r0, #1
 8002742:	f000 80a7 	beq.w	8002894 <_vfiprintf_r+0x1ec>
 8002746:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002748:	445a      	add	r2, fp
 800274a:	9209      	str	r2, [sp, #36]	@ 0x24
 800274c:	f89a 3000 	ldrb.w	r3, [sl]
 8002750:	2b00      	cmp	r3, #0
 8002752:	f000 809f 	beq.w	8002894 <_vfiprintf_r+0x1ec>
 8002756:	2300      	movs	r3, #0
 8002758:	f04f 32ff 	mov.w	r2, #4294967295
 800275c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002760:	f10a 0a01 	add.w	sl, sl, #1
 8002764:	9304      	str	r3, [sp, #16]
 8002766:	9307      	str	r3, [sp, #28]
 8002768:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800276c:	931a      	str	r3, [sp, #104]	@ 0x68
 800276e:	4654      	mov	r4, sl
 8002770:	2205      	movs	r2, #5
 8002772:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002776:	4853      	ldr	r0, [pc, #332]	@ (80028c4 <_vfiprintf_r+0x21c>)
 8002778:	f7fd fd4a 	bl	8000210 <memchr>
 800277c:	9a04      	ldr	r2, [sp, #16]
 800277e:	b9d8      	cbnz	r0, 80027b8 <_vfiprintf_r+0x110>
 8002780:	06d1      	lsls	r1, r2, #27
 8002782:	bf44      	itt	mi
 8002784:	2320      	movmi	r3, #32
 8002786:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800278a:	0713      	lsls	r3, r2, #28
 800278c:	bf44      	itt	mi
 800278e:	232b      	movmi	r3, #43	@ 0x2b
 8002790:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002794:	f89a 3000 	ldrb.w	r3, [sl]
 8002798:	2b2a      	cmp	r3, #42	@ 0x2a
 800279a:	d015      	beq.n	80027c8 <_vfiprintf_r+0x120>
 800279c:	9a07      	ldr	r2, [sp, #28]
 800279e:	4654      	mov	r4, sl
 80027a0:	2000      	movs	r0, #0
 80027a2:	f04f 0c0a 	mov.w	ip, #10
 80027a6:	4621      	mov	r1, r4
 80027a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80027ac:	3b30      	subs	r3, #48	@ 0x30
 80027ae:	2b09      	cmp	r3, #9
 80027b0:	d94b      	bls.n	800284a <_vfiprintf_r+0x1a2>
 80027b2:	b1b0      	cbz	r0, 80027e2 <_vfiprintf_r+0x13a>
 80027b4:	9207      	str	r2, [sp, #28]
 80027b6:	e014      	b.n	80027e2 <_vfiprintf_r+0x13a>
 80027b8:	eba0 0308 	sub.w	r3, r0, r8
 80027bc:	fa09 f303 	lsl.w	r3, r9, r3
 80027c0:	4313      	orrs	r3, r2
 80027c2:	9304      	str	r3, [sp, #16]
 80027c4:	46a2      	mov	sl, r4
 80027c6:	e7d2      	b.n	800276e <_vfiprintf_r+0xc6>
 80027c8:	9b03      	ldr	r3, [sp, #12]
 80027ca:	1d19      	adds	r1, r3, #4
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	9103      	str	r1, [sp, #12]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	bfbb      	ittet	lt
 80027d4:	425b      	neglt	r3, r3
 80027d6:	f042 0202 	orrlt.w	r2, r2, #2
 80027da:	9307      	strge	r3, [sp, #28]
 80027dc:	9307      	strlt	r3, [sp, #28]
 80027de:	bfb8      	it	lt
 80027e0:	9204      	strlt	r2, [sp, #16]
 80027e2:	7823      	ldrb	r3, [r4, #0]
 80027e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80027e6:	d10a      	bne.n	80027fe <_vfiprintf_r+0x156>
 80027e8:	7863      	ldrb	r3, [r4, #1]
 80027ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80027ec:	d132      	bne.n	8002854 <_vfiprintf_r+0x1ac>
 80027ee:	9b03      	ldr	r3, [sp, #12]
 80027f0:	1d1a      	adds	r2, r3, #4
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	9203      	str	r2, [sp, #12]
 80027f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80027fa:	3402      	adds	r4, #2
 80027fc:	9305      	str	r3, [sp, #20]
 80027fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80028d4 <_vfiprintf_r+0x22c>
 8002802:	7821      	ldrb	r1, [r4, #0]
 8002804:	2203      	movs	r2, #3
 8002806:	4650      	mov	r0, sl
 8002808:	f7fd fd02 	bl	8000210 <memchr>
 800280c:	b138      	cbz	r0, 800281e <_vfiprintf_r+0x176>
 800280e:	9b04      	ldr	r3, [sp, #16]
 8002810:	eba0 000a 	sub.w	r0, r0, sl
 8002814:	2240      	movs	r2, #64	@ 0x40
 8002816:	4082      	lsls	r2, r0
 8002818:	4313      	orrs	r3, r2
 800281a:	3401      	adds	r4, #1
 800281c:	9304      	str	r3, [sp, #16]
 800281e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002822:	4829      	ldr	r0, [pc, #164]	@ (80028c8 <_vfiprintf_r+0x220>)
 8002824:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002828:	2206      	movs	r2, #6
 800282a:	f7fd fcf1 	bl	8000210 <memchr>
 800282e:	2800      	cmp	r0, #0
 8002830:	d03f      	beq.n	80028b2 <_vfiprintf_r+0x20a>
 8002832:	4b26      	ldr	r3, [pc, #152]	@ (80028cc <_vfiprintf_r+0x224>)
 8002834:	bb1b      	cbnz	r3, 800287e <_vfiprintf_r+0x1d6>
 8002836:	9b03      	ldr	r3, [sp, #12]
 8002838:	3307      	adds	r3, #7
 800283a:	f023 0307 	bic.w	r3, r3, #7
 800283e:	3308      	adds	r3, #8
 8002840:	9303      	str	r3, [sp, #12]
 8002842:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002844:	443b      	add	r3, r7
 8002846:	9309      	str	r3, [sp, #36]	@ 0x24
 8002848:	e76a      	b.n	8002720 <_vfiprintf_r+0x78>
 800284a:	fb0c 3202 	mla	r2, ip, r2, r3
 800284e:	460c      	mov	r4, r1
 8002850:	2001      	movs	r0, #1
 8002852:	e7a8      	b.n	80027a6 <_vfiprintf_r+0xfe>
 8002854:	2300      	movs	r3, #0
 8002856:	3401      	adds	r4, #1
 8002858:	9305      	str	r3, [sp, #20]
 800285a:	4619      	mov	r1, r3
 800285c:	f04f 0c0a 	mov.w	ip, #10
 8002860:	4620      	mov	r0, r4
 8002862:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002866:	3a30      	subs	r2, #48	@ 0x30
 8002868:	2a09      	cmp	r2, #9
 800286a:	d903      	bls.n	8002874 <_vfiprintf_r+0x1cc>
 800286c:	2b00      	cmp	r3, #0
 800286e:	d0c6      	beq.n	80027fe <_vfiprintf_r+0x156>
 8002870:	9105      	str	r1, [sp, #20]
 8002872:	e7c4      	b.n	80027fe <_vfiprintf_r+0x156>
 8002874:	fb0c 2101 	mla	r1, ip, r1, r2
 8002878:	4604      	mov	r4, r0
 800287a:	2301      	movs	r3, #1
 800287c:	e7f0      	b.n	8002860 <_vfiprintf_r+0x1b8>
 800287e:	ab03      	add	r3, sp, #12
 8002880:	9300      	str	r3, [sp, #0]
 8002882:	462a      	mov	r2, r5
 8002884:	4b12      	ldr	r3, [pc, #72]	@ (80028d0 <_vfiprintf_r+0x228>)
 8002886:	a904      	add	r1, sp, #16
 8002888:	4630      	mov	r0, r6
 800288a:	f3af 8000 	nop.w
 800288e:	4607      	mov	r7, r0
 8002890:	1c78      	adds	r0, r7, #1
 8002892:	d1d6      	bne.n	8002842 <_vfiprintf_r+0x19a>
 8002894:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002896:	07d9      	lsls	r1, r3, #31
 8002898:	d405      	bmi.n	80028a6 <_vfiprintf_r+0x1fe>
 800289a:	89ab      	ldrh	r3, [r5, #12]
 800289c:	059a      	lsls	r2, r3, #22
 800289e:	d402      	bmi.n	80028a6 <_vfiprintf_r+0x1fe>
 80028a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80028a2:	f7ff fddd 	bl	8002460 <__retarget_lock_release_recursive>
 80028a6:	89ab      	ldrh	r3, [r5, #12]
 80028a8:	065b      	lsls	r3, r3, #25
 80028aa:	f53f af1f 	bmi.w	80026ec <_vfiprintf_r+0x44>
 80028ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80028b0:	e71e      	b.n	80026f0 <_vfiprintf_r+0x48>
 80028b2:	ab03      	add	r3, sp, #12
 80028b4:	9300      	str	r3, [sp, #0]
 80028b6:	462a      	mov	r2, r5
 80028b8:	4b05      	ldr	r3, [pc, #20]	@ (80028d0 <_vfiprintf_r+0x228>)
 80028ba:	a904      	add	r1, sp, #16
 80028bc:	4630      	mov	r0, r6
 80028be:	f000 f879 	bl	80029b4 <_printf_i>
 80028c2:	e7e4      	b.n	800288e <_vfiprintf_r+0x1e6>
 80028c4:	08002fe8 	.word	0x08002fe8
 80028c8:	08002ff2 	.word	0x08002ff2
 80028cc:	00000000 	.word	0x00000000
 80028d0:	08002683 	.word	0x08002683
 80028d4:	08002fee 	.word	0x08002fee

080028d8 <_printf_common>:
 80028d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028dc:	4616      	mov	r6, r2
 80028de:	4698      	mov	r8, r3
 80028e0:	688a      	ldr	r2, [r1, #8]
 80028e2:	690b      	ldr	r3, [r1, #16]
 80028e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80028e8:	4293      	cmp	r3, r2
 80028ea:	bfb8      	it	lt
 80028ec:	4613      	movlt	r3, r2
 80028ee:	6033      	str	r3, [r6, #0]
 80028f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80028f4:	4607      	mov	r7, r0
 80028f6:	460c      	mov	r4, r1
 80028f8:	b10a      	cbz	r2, 80028fe <_printf_common+0x26>
 80028fa:	3301      	adds	r3, #1
 80028fc:	6033      	str	r3, [r6, #0]
 80028fe:	6823      	ldr	r3, [r4, #0]
 8002900:	0699      	lsls	r1, r3, #26
 8002902:	bf42      	ittt	mi
 8002904:	6833      	ldrmi	r3, [r6, #0]
 8002906:	3302      	addmi	r3, #2
 8002908:	6033      	strmi	r3, [r6, #0]
 800290a:	6825      	ldr	r5, [r4, #0]
 800290c:	f015 0506 	ands.w	r5, r5, #6
 8002910:	d106      	bne.n	8002920 <_printf_common+0x48>
 8002912:	f104 0a19 	add.w	sl, r4, #25
 8002916:	68e3      	ldr	r3, [r4, #12]
 8002918:	6832      	ldr	r2, [r6, #0]
 800291a:	1a9b      	subs	r3, r3, r2
 800291c:	42ab      	cmp	r3, r5
 800291e:	dc26      	bgt.n	800296e <_printf_common+0x96>
 8002920:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002924:	6822      	ldr	r2, [r4, #0]
 8002926:	3b00      	subs	r3, #0
 8002928:	bf18      	it	ne
 800292a:	2301      	movne	r3, #1
 800292c:	0692      	lsls	r2, r2, #26
 800292e:	d42b      	bmi.n	8002988 <_printf_common+0xb0>
 8002930:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002934:	4641      	mov	r1, r8
 8002936:	4638      	mov	r0, r7
 8002938:	47c8      	blx	r9
 800293a:	3001      	adds	r0, #1
 800293c:	d01e      	beq.n	800297c <_printf_common+0xa4>
 800293e:	6823      	ldr	r3, [r4, #0]
 8002940:	6922      	ldr	r2, [r4, #16]
 8002942:	f003 0306 	and.w	r3, r3, #6
 8002946:	2b04      	cmp	r3, #4
 8002948:	bf02      	ittt	eq
 800294a:	68e5      	ldreq	r5, [r4, #12]
 800294c:	6833      	ldreq	r3, [r6, #0]
 800294e:	1aed      	subeq	r5, r5, r3
 8002950:	68a3      	ldr	r3, [r4, #8]
 8002952:	bf0c      	ite	eq
 8002954:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002958:	2500      	movne	r5, #0
 800295a:	4293      	cmp	r3, r2
 800295c:	bfc4      	itt	gt
 800295e:	1a9b      	subgt	r3, r3, r2
 8002960:	18ed      	addgt	r5, r5, r3
 8002962:	2600      	movs	r6, #0
 8002964:	341a      	adds	r4, #26
 8002966:	42b5      	cmp	r5, r6
 8002968:	d11a      	bne.n	80029a0 <_printf_common+0xc8>
 800296a:	2000      	movs	r0, #0
 800296c:	e008      	b.n	8002980 <_printf_common+0xa8>
 800296e:	2301      	movs	r3, #1
 8002970:	4652      	mov	r2, sl
 8002972:	4641      	mov	r1, r8
 8002974:	4638      	mov	r0, r7
 8002976:	47c8      	blx	r9
 8002978:	3001      	adds	r0, #1
 800297a:	d103      	bne.n	8002984 <_printf_common+0xac>
 800297c:	f04f 30ff 	mov.w	r0, #4294967295
 8002980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002984:	3501      	adds	r5, #1
 8002986:	e7c6      	b.n	8002916 <_printf_common+0x3e>
 8002988:	18e1      	adds	r1, r4, r3
 800298a:	1c5a      	adds	r2, r3, #1
 800298c:	2030      	movs	r0, #48	@ 0x30
 800298e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002992:	4422      	add	r2, r4
 8002994:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002998:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800299c:	3302      	adds	r3, #2
 800299e:	e7c7      	b.n	8002930 <_printf_common+0x58>
 80029a0:	2301      	movs	r3, #1
 80029a2:	4622      	mov	r2, r4
 80029a4:	4641      	mov	r1, r8
 80029a6:	4638      	mov	r0, r7
 80029a8:	47c8      	blx	r9
 80029aa:	3001      	adds	r0, #1
 80029ac:	d0e6      	beq.n	800297c <_printf_common+0xa4>
 80029ae:	3601      	adds	r6, #1
 80029b0:	e7d9      	b.n	8002966 <_printf_common+0x8e>
	...

080029b4 <_printf_i>:
 80029b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80029b8:	7e0f      	ldrb	r7, [r1, #24]
 80029ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80029bc:	2f78      	cmp	r7, #120	@ 0x78
 80029be:	4691      	mov	r9, r2
 80029c0:	4680      	mov	r8, r0
 80029c2:	460c      	mov	r4, r1
 80029c4:	469a      	mov	sl, r3
 80029c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80029ca:	d807      	bhi.n	80029dc <_printf_i+0x28>
 80029cc:	2f62      	cmp	r7, #98	@ 0x62
 80029ce:	d80a      	bhi.n	80029e6 <_printf_i+0x32>
 80029d0:	2f00      	cmp	r7, #0
 80029d2:	f000 80d1 	beq.w	8002b78 <_printf_i+0x1c4>
 80029d6:	2f58      	cmp	r7, #88	@ 0x58
 80029d8:	f000 80b8 	beq.w	8002b4c <_printf_i+0x198>
 80029dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80029e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80029e4:	e03a      	b.n	8002a5c <_printf_i+0xa8>
 80029e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80029ea:	2b15      	cmp	r3, #21
 80029ec:	d8f6      	bhi.n	80029dc <_printf_i+0x28>
 80029ee:	a101      	add	r1, pc, #4	@ (adr r1, 80029f4 <_printf_i+0x40>)
 80029f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80029f4:	08002a4d 	.word	0x08002a4d
 80029f8:	08002a61 	.word	0x08002a61
 80029fc:	080029dd 	.word	0x080029dd
 8002a00:	080029dd 	.word	0x080029dd
 8002a04:	080029dd 	.word	0x080029dd
 8002a08:	080029dd 	.word	0x080029dd
 8002a0c:	08002a61 	.word	0x08002a61
 8002a10:	080029dd 	.word	0x080029dd
 8002a14:	080029dd 	.word	0x080029dd
 8002a18:	080029dd 	.word	0x080029dd
 8002a1c:	080029dd 	.word	0x080029dd
 8002a20:	08002b5f 	.word	0x08002b5f
 8002a24:	08002a8b 	.word	0x08002a8b
 8002a28:	08002b19 	.word	0x08002b19
 8002a2c:	080029dd 	.word	0x080029dd
 8002a30:	080029dd 	.word	0x080029dd
 8002a34:	08002b81 	.word	0x08002b81
 8002a38:	080029dd 	.word	0x080029dd
 8002a3c:	08002a8b 	.word	0x08002a8b
 8002a40:	080029dd 	.word	0x080029dd
 8002a44:	080029dd 	.word	0x080029dd
 8002a48:	08002b21 	.word	0x08002b21
 8002a4c:	6833      	ldr	r3, [r6, #0]
 8002a4e:	1d1a      	adds	r2, r3, #4
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	6032      	str	r2, [r6, #0]
 8002a54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002a58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e09c      	b.n	8002b9a <_printf_i+0x1e6>
 8002a60:	6833      	ldr	r3, [r6, #0]
 8002a62:	6820      	ldr	r0, [r4, #0]
 8002a64:	1d19      	adds	r1, r3, #4
 8002a66:	6031      	str	r1, [r6, #0]
 8002a68:	0606      	lsls	r6, r0, #24
 8002a6a:	d501      	bpl.n	8002a70 <_printf_i+0xbc>
 8002a6c:	681d      	ldr	r5, [r3, #0]
 8002a6e:	e003      	b.n	8002a78 <_printf_i+0xc4>
 8002a70:	0645      	lsls	r5, r0, #25
 8002a72:	d5fb      	bpl.n	8002a6c <_printf_i+0xb8>
 8002a74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002a78:	2d00      	cmp	r5, #0
 8002a7a:	da03      	bge.n	8002a84 <_printf_i+0xd0>
 8002a7c:	232d      	movs	r3, #45	@ 0x2d
 8002a7e:	426d      	negs	r5, r5
 8002a80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002a84:	4858      	ldr	r0, [pc, #352]	@ (8002be8 <_printf_i+0x234>)
 8002a86:	230a      	movs	r3, #10
 8002a88:	e011      	b.n	8002aae <_printf_i+0xfa>
 8002a8a:	6821      	ldr	r1, [r4, #0]
 8002a8c:	6833      	ldr	r3, [r6, #0]
 8002a8e:	0608      	lsls	r0, r1, #24
 8002a90:	f853 5b04 	ldr.w	r5, [r3], #4
 8002a94:	d402      	bmi.n	8002a9c <_printf_i+0xe8>
 8002a96:	0649      	lsls	r1, r1, #25
 8002a98:	bf48      	it	mi
 8002a9a:	b2ad      	uxthmi	r5, r5
 8002a9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8002a9e:	4852      	ldr	r0, [pc, #328]	@ (8002be8 <_printf_i+0x234>)
 8002aa0:	6033      	str	r3, [r6, #0]
 8002aa2:	bf14      	ite	ne
 8002aa4:	230a      	movne	r3, #10
 8002aa6:	2308      	moveq	r3, #8
 8002aa8:	2100      	movs	r1, #0
 8002aaa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002aae:	6866      	ldr	r6, [r4, #4]
 8002ab0:	60a6      	str	r6, [r4, #8]
 8002ab2:	2e00      	cmp	r6, #0
 8002ab4:	db05      	blt.n	8002ac2 <_printf_i+0x10e>
 8002ab6:	6821      	ldr	r1, [r4, #0]
 8002ab8:	432e      	orrs	r6, r5
 8002aba:	f021 0104 	bic.w	r1, r1, #4
 8002abe:	6021      	str	r1, [r4, #0]
 8002ac0:	d04b      	beq.n	8002b5a <_printf_i+0x1a6>
 8002ac2:	4616      	mov	r6, r2
 8002ac4:	fbb5 f1f3 	udiv	r1, r5, r3
 8002ac8:	fb03 5711 	mls	r7, r3, r1, r5
 8002acc:	5dc7      	ldrb	r7, [r0, r7]
 8002ace:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002ad2:	462f      	mov	r7, r5
 8002ad4:	42bb      	cmp	r3, r7
 8002ad6:	460d      	mov	r5, r1
 8002ad8:	d9f4      	bls.n	8002ac4 <_printf_i+0x110>
 8002ada:	2b08      	cmp	r3, #8
 8002adc:	d10b      	bne.n	8002af6 <_printf_i+0x142>
 8002ade:	6823      	ldr	r3, [r4, #0]
 8002ae0:	07df      	lsls	r7, r3, #31
 8002ae2:	d508      	bpl.n	8002af6 <_printf_i+0x142>
 8002ae4:	6923      	ldr	r3, [r4, #16]
 8002ae6:	6861      	ldr	r1, [r4, #4]
 8002ae8:	4299      	cmp	r1, r3
 8002aea:	bfde      	ittt	le
 8002aec:	2330      	movle	r3, #48	@ 0x30
 8002aee:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002af2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002af6:	1b92      	subs	r2, r2, r6
 8002af8:	6122      	str	r2, [r4, #16]
 8002afa:	f8cd a000 	str.w	sl, [sp]
 8002afe:	464b      	mov	r3, r9
 8002b00:	aa03      	add	r2, sp, #12
 8002b02:	4621      	mov	r1, r4
 8002b04:	4640      	mov	r0, r8
 8002b06:	f7ff fee7 	bl	80028d8 <_printf_common>
 8002b0a:	3001      	adds	r0, #1
 8002b0c:	d14a      	bne.n	8002ba4 <_printf_i+0x1f0>
 8002b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8002b12:	b004      	add	sp, #16
 8002b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b18:	6823      	ldr	r3, [r4, #0]
 8002b1a:	f043 0320 	orr.w	r3, r3, #32
 8002b1e:	6023      	str	r3, [r4, #0]
 8002b20:	4832      	ldr	r0, [pc, #200]	@ (8002bec <_printf_i+0x238>)
 8002b22:	2778      	movs	r7, #120	@ 0x78
 8002b24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002b28:	6823      	ldr	r3, [r4, #0]
 8002b2a:	6831      	ldr	r1, [r6, #0]
 8002b2c:	061f      	lsls	r7, r3, #24
 8002b2e:	f851 5b04 	ldr.w	r5, [r1], #4
 8002b32:	d402      	bmi.n	8002b3a <_printf_i+0x186>
 8002b34:	065f      	lsls	r7, r3, #25
 8002b36:	bf48      	it	mi
 8002b38:	b2ad      	uxthmi	r5, r5
 8002b3a:	6031      	str	r1, [r6, #0]
 8002b3c:	07d9      	lsls	r1, r3, #31
 8002b3e:	bf44      	itt	mi
 8002b40:	f043 0320 	orrmi.w	r3, r3, #32
 8002b44:	6023      	strmi	r3, [r4, #0]
 8002b46:	b11d      	cbz	r5, 8002b50 <_printf_i+0x19c>
 8002b48:	2310      	movs	r3, #16
 8002b4a:	e7ad      	b.n	8002aa8 <_printf_i+0xf4>
 8002b4c:	4826      	ldr	r0, [pc, #152]	@ (8002be8 <_printf_i+0x234>)
 8002b4e:	e7e9      	b.n	8002b24 <_printf_i+0x170>
 8002b50:	6823      	ldr	r3, [r4, #0]
 8002b52:	f023 0320 	bic.w	r3, r3, #32
 8002b56:	6023      	str	r3, [r4, #0]
 8002b58:	e7f6      	b.n	8002b48 <_printf_i+0x194>
 8002b5a:	4616      	mov	r6, r2
 8002b5c:	e7bd      	b.n	8002ada <_printf_i+0x126>
 8002b5e:	6833      	ldr	r3, [r6, #0]
 8002b60:	6825      	ldr	r5, [r4, #0]
 8002b62:	6961      	ldr	r1, [r4, #20]
 8002b64:	1d18      	adds	r0, r3, #4
 8002b66:	6030      	str	r0, [r6, #0]
 8002b68:	062e      	lsls	r6, r5, #24
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	d501      	bpl.n	8002b72 <_printf_i+0x1be>
 8002b6e:	6019      	str	r1, [r3, #0]
 8002b70:	e002      	b.n	8002b78 <_printf_i+0x1c4>
 8002b72:	0668      	lsls	r0, r5, #25
 8002b74:	d5fb      	bpl.n	8002b6e <_printf_i+0x1ba>
 8002b76:	8019      	strh	r1, [r3, #0]
 8002b78:	2300      	movs	r3, #0
 8002b7a:	6123      	str	r3, [r4, #16]
 8002b7c:	4616      	mov	r6, r2
 8002b7e:	e7bc      	b.n	8002afa <_printf_i+0x146>
 8002b80:	6833      	ldr	r3, [r6, #0]
 8002b82:	1d1a      	adds	r2, r3, #4
 8002b84:	6032      	str	r2, [r6, #0]
 8002b86:	681e      	ldr	r6, [r3, #0]
 8002b88:	6862      	ldr	r2, [r4, #4]
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	4630      	mov	r0, r6
 8002b8e:	f7fd fb3f 	bl	8000210 <memchr>
 8002b92:	b108      	cbz	r0, 8002b98 <_printf_i+0x1e4>
 8002b94:	1b80      	subs	r0, r0, r6
 8002b96:	6060      	str	r0, [r4, #4]
 8002b98:	6863      	ldr	r3, [r4, #4]
 8002b9a:	6123      	str	r3, [r4, #16]
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002ba2:	e7aa      	b.n	8002afa <_printf_i+0x146>
 8002ba4:	6923      	ldr	r3, [r4, #16]
 8002ba6:	4632      	mov	r2, r6
 8002ba8:	4649      	mov	r1, r9
 8002baa:	4640      	mov	r0, r8
 8002bac:	47d0      	blx	sl
 8002bae:	3001      	adds	r0, #1
 8002bb0:	d0ad      	beq.n	8002b0e <_printf_i+0x15a>
 8002bb2:	6823      	ldr	r3, [r4, #0]
 8002bb4:	079b      	lsls	r3, r3, #30
 8002bb6:	d413      	bmi.n	8002be0 <_printf_i+0x22c>
 8002bb8:	68e0      	ldr	r0, [r4, #12]
 8002bba:	9b03      	ldr	r3, [sp, #12]
 8002bbc:	4298      	cmp	r0, r3
 8002bbe:	bfb8      	it	lt
 8002bc0:	4618      	movlt	r0, r3
 8002bc2:	e7a6      	b.n	8002b12 <_printf_i+0x15e>
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	4632      	mov	r2, r6
 8002bc8:	4649      	mov	r1, r9
 8002bca:	4640      	mov	r0, r8
 8002bcc:	47d0      	blx	sl
 8002bce:	3001      	adds	r0, #1
 8002bd0:	d09d      	beq.n	8002b0e <_printf_i+0x15a>
 8002bd2:	3501      	adds	r5, #1
 8002bd4:	68e3      	ldr	r3, [r4, #12]
 8002bd6:	9903      	ldr	r1, [sp, #12]
 8002bd8:	1a5b      	subs	r3, r3, r1
 8002bda:	42ab      	cmp	r3, r5
 8002bdc:	dcf2      	bgt.n	8002bc4 <_printf_i+0x210>
 8002bde:	e7eb      	b.n	8002bb8 <_printf_i+0x204>
 8002be0:	2500      	movs	r5, #0
 8002be2:	f104 0619 	add.w	r6, r4, #25
 8002be6:	e7f5      	b.n	8002bd4 <_printf_i+0x220>
 8002be8:	08002ff9 	.word	0x08002ff9
 8002bec:	0800300a 	.word	0x0800300a

08002bf0 <__sflush_r>:
 8002bf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002bf8:	0716      	lsls	r6, r2, #28
 8002bfa:	4605      	mov	r5, r0
 8002bfc:	460c      	mov	r4, r1
 8002bfe:	d454      	bmi.n	8002caa <__sflush_r+0xba>
 8002c00:	684b      	ldr	r3, [r1, #4]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	dc02      	bgt.n	8002c0c <__sflush_r+0x1c>
 8002c06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	dd48      	ble.n	8002c9e <__sflush_r+0xae>
 8002c0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002c0e:	2e00      	cmp	r6, #0
 8002c10:	d045      	beq.n	8002c9e <__sflush_r+0xae>
 8002c12:	2300      	movs	r3, #0
 8002c14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002c18:	682f      	ldr	r7, [r5, #0]
 8002c1a:	6a21      	ldr	r1, [r4, #32]
 8002c1c:	602b      	str	r3, [r5, #0]
 8002c1e:	d030      	beq.n	8002c82 <__sflush_r+0x92>
 8002c20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002c22:	89a3      	ldrh	r3, [r4, #12]
 8002c24:	0759      	lsls	r1, r3, #29
 8002c26:	d505      	bpl.n	8002c34 <__sflush_r+0x44>
 8002c28:	6863      	ldr	r3, [r4, #4]
 8002c2a:	1ad2      	subs	r2, r2, r3
 8002c2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002c2e:	b10b      	cbz	r3, 8002c34 <__sflush_r+0x44>
 8002c30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002c32:	1ad2      	subs	r2, r2, r3
 8002c34:	2300      	movs	r3, #0
 8002c36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002c38:	6a21      	ldr	r1, [r4, #32]
 8002c3a:	4628      	mov	r0, r5
 8002c3c:	47b0      	blx	r6
 8002c3e:	1c43      	adds	r3, r0, #1
 8002c40:	89a3      	ldrh	r3, [r4, #12]
 8002c42:	d106      	bne.n	8002c52 <__sflush_r+0x62>
 8002c44:	6829      	ldr	r1, [r5, #0]
 8002c46:	291d      	cmp	r1, #29
 8002c48:	d82b      	bhi.n	8002ca2 <__sflush_r+0xb2>
 8002c4a:	4a2a      	ldr	r2, [pc, #168]	@ (8002cf4 <__sflush_r+0x104>)
 8002c4c:	40ca      	lsrs	r2, r1
 8002c4e:	07d6      	lsls	r6, r2, #31
 8002c50:	d527      	bpl.n	8002ca2 <__sflush_r+0xb2>
 8002c52:	2200      	movs	r2, #0
 8002c54:	6062      	str	r2, [r4, #4]
 8002c56:	04d9      	lsls	r1, r3, #19
 8002c58:	6922      	ldr	r2, [r4, #16]
 8002c5a:	6022      	str	r2, [r4, #0]
 8002c5c:	d504      	bpl.n	8002c68 <__sflush_r+0x78>
 8002c5e:	1c42      	adds	r2, r0, #1
 8002c60:	d101      	bne.n	8002c66 <__sflush_r+0x76>
 8002c62:	682b      	ldr	r3, [r5, #0]
 8002c64:	b903      	cbnz	r3, 8002c68 <__sflush_r+0x78>
 8002c66:	6560      	str	r0, [r4, #84]	@ 0x54
 8002c68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002c6a:	602f      	str	r7, [r5, #0]
 8002c6c:	b1b9      	cbz	r1, 8002c9e <__sflush_r+0xae>
 8002c6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002c72:	4299      	cmp	r1, r3
 8002c74:	d002      	beq.n	8002c7c <__sflush_r+0x8c>
 8002c76:	4628      	mov	r0, r5
 8002c78:	f7ff fbf4 	bl	8002464 <_free_r>
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	6363      	str	r3, [r4, #52]	@ 0x34
 8002c80:	e00d      	b.n	8002c9e <__sflush_r+0xae>
 8002c82:	2301      	movs	r3, #1
 8002c84:	4628      	mov	r0, r5
 8002c86:	47b0      	blx	r6
 8002c88:	4602      	mov	r2, r0
 8002c8a:	1c50      	adds	r0, r2, #1
 8002c8c:	d1c9      	bne.n	8002c22 <__sflush_r+0x32>
 8002c8e:	682b      	ldr	r3, [r5, #0]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d0c6      	beq.n	8002c22 <__sflush_r+0x32>
 8002c94:	2b1d      	cmp	r3, #29
 8002c96:	d001      	beq.n	8002c9c <__sflush_r+0xac>
 8002c98:	2b16      	cmp	r3, #22
 8002c9a:	d11e      	bne.n	8002cda <__sflush_r+0xea>
 8002c9c:	602f      	str	r7, [r5, #0]
 8002c9e:	2000      	movs	r0, #0
 8002ca0:	e022      	b.n	8002ce8 <__sflush_r+0xf8>
 8002ca2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ca6:	b21b      	sxth	r3, r3
 8002ca8:	e01b      	b.n	8002ce2 <__sflush_r+0xf2>
 8002caa:	690f      	ldr	r7, [r1, #16]
 8002cac:	2f00      	cmp	r7, #0
 8002cae:	d0f6      	beq.n	8002c9e <__sflush_r+0xae>
 8002cb0:	0793      	lsls	r3, r2, #30
 8002cb2:	680e      	ldr	r6, [r1, #0]
 8002cb4:	bf08      	it	eq
 8002cb6:	694b      	ldreq	r3, [r1, #20]
 8002cb8:	600f      	str	r7, [r1, #0]
 8002cba:	bf18      	it	ne
 8002cbc:	2300      	movne	r3, #0
 8002cbe:	eba6 0807 	sub.w	r8, r6, r7
 8002cc2:	608b      	str	r3, [r1, #8]
 8002cc4:	f1b8 0f00 	cmp.w	r8, #0
 8002cc8:	dde9      	ble.n	8002c9e <__sflush_r+0xae>
 8002cca:	6a21      	ldr	r1, [r4, #32]
 8002ccc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002cce:	4643      	mov	r3, r8
 8002cd0:	463a      	mov	r2, r7
 8002cd2:	4628      	mov	r0, r5
 8002cd4:	47b0      	blx	r6
 8002cd6:	2800      	cmp	r0, #0
 8002cd8:	dc08      	bgt.n	8002cec <__sflush_r+0xfc>
 8002cda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002cde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ce2:	81a3      	strh	r3, [r4, #12]
 8002ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002cec:	4407      	add	r7, r0
 8002cee:	eba8 0800 	sub.w	r8, r8, r0
 8002cf2:	e7e7      	b.n	8002cc4 <__sflush_r+0xd4>
 8002cf4:	20400001 	.word	0x20400001

08002cf8 <_fflush_r>:
 8002cf8:	b538      	push	{r3, r4, r5, lr}
 8002cfa:	690b      	ldr	r3, [r1, #16]
 8002cfc:	4605      	mov	r5, r0
 8002cfe:	460c      	mov	r4, r1
 8002d00:	b913      	cbnz	r3, 8002d08 <_fflush_r+0x10>
 8002d02:	2500      	movs	r5, #0
 8002d04:	4628      	mov	r0, r5
 8002d06:	bd38      	pop	{r3, r4, r5, pc}
 8002d08:	b118      	cbz	r0, 8002d12 <_fflush_r+0x1a>
 8002d0a:	6a03      	ldr	r3, [r0, #32]
 8002d0c:	b90b      	cbnz	r3, 8002d12 <_fflush_r+0x1a>
 8002d0e:	f7ff faa1 	bl	8002254 <__sinit>
 8002d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d0f3      	beq.n	8002d02 <_fflush_r+0xa>
 8002d1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002d1c:	07d0      	lsls	r0, r2, #31
 8002d1e:	d404      	bmi.n	8002d2a <_fflush_r+0x32>
 8002d20:	0599      	lsls	r1, r3, #22
 8002d22:	d402      	bmi.n	8002d2a <_fflush_r+0x32>
 8002d24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002d26:	f7ff fb9a 	bl	800245e <__retarget_lock_acquire_recursive>
 8002d2a:	4628      	mov	r0, r5
 8002d2c:	4621      	mov	r1, r4
 8002d2e:	f7ff ff5f 	bl	8002bf0 <__sflush_r>
 8002d32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002d34:	07da      	lsls	r2, r3, #31
 8002d36:	4605      	mov	r5, r0
 8002d38:	d4e4      	bmi.n	8002d04 <_fflush_r+0xc>
 8002d3a:	89a3      	ldrh	r3, [r4, #12]
 8002d3c:	059b      	lsls	r3, r3, #22
 8002d3e:	d4e1      	bmi.n	8002d04 <_fflush_r+0xc>
 8002d40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002d42:	f7ff fb8d 	bl	8002460 <__retarget_lock_release_recursive>
 8002d46:	e7dd      	b.n	8002d04 <_fflush_r+0xc>

08002d48 <__swbuf_r>:
 8002d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d4a:	460e      	mov	r6, r1
 8002d4c:	4614      	mov	r4, r2
 8002d4e:	4605      	mov	r5, r0
 8002d50:	b118      	cbz	r0, 8002d5a <__swbuf_r+0x12>
 8002d52:	6a03      	ldr	r3, [r0, #32]
 8002d54:	b90b      	cbnz	r3, 8002d5a <__swbuf_r+0x12>
 8002d56:	f7ff fa7d 	bl	8002254 <__sinit>
 8002d5a:	69a3      	ldr	r3, [r4, #24]
 8002d5c:	60a3      	str	r3, [r4, #8]
 8002d5e:	89a3      	ldrh	r3, [r4, #12]
 8002d60:	071a      	lsls	r2, r3, #28
 8002d62:	d501      	bpl.n	8002d68 <__swbuf_r+0x20>
 8002d64:	6923      	ldr	r3, [r4, #16]
 8002d66:	b943      	cbnz	r3, 8002d7a <__swbuf_r+0x32>
 8002d68:	4621      	mov	r1, r4
 8002d6a:	4628      	mov	r0, r5
 8002d6c:	f000 f82a 	bl	8002dc4 <__swsetup_r>
 8002d70:	b118      	cbz	r0, 8002d7a <__swbuf_r+0x32>
 8002d72:	f04f 37ff 	mov.w	r7, #4294967295
 8002d76:	4638      	mov	r0, r7
 8002d78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d7a:	6823      	ldr	r3, [r4, #0]
 8002d7c:	6922      	ldr	r2, [r4, #16]
 8002d7e:	1a98      	subs	r0, r3, r2
 8002d80:	6963      	ldr	r3, [r4, #20]
 8002d82:	b2f6      	uxtb	r6, r6
 8002d84:	4283      	cmp	r3, r0
 8002d86:	4637      	mov	r7, r6
 8002d88:	dc05      	bgt.n	8002d96 <__swbuf_r+0x4e>
 8002d8a:	4621      	mov	r1, r4
 8002d8c:	4628      	mov	r0, r5
 8002d8e:	f7ff ffb3 	bl	8002cf8 <_fflush_r>
 8002d92:	2800      	cmp	r0, #0
 8002d94:	d1ed      	bne.n	8002d72 <__swbuf_r+0x2a>
 8002d96:	68a3      	ldr	r3, [r4, #8]
 8002d98:	3b01      	subs	r3, #1
 8002d9a:	60a3      	str	r3, [r4, #8]
 8002d9c:	6823      	ldr	r3, [r4, #0]
 8002d9e:	1c5a      	adds	r2, r3, #1
 8002da0:	6022      	str	r2, [r4, #0]
 8002da2:	701e      	strb	r6, [r3, #0]
 8002da4:	6962      	ldr	r2, [r4, #20]
 8002da6:	1c43      	adds	r3, r0, #1
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d004      	beq.n	8002db6 <__swbuf_r+0x6e>
 8002dac:	89a3      	ldrh	r3, [r4, #12]
 8002dae:	07db      	lsls	r3, r3, #31
 8002db0:	d5e1      	bpl.n	8002d76 <__swbuf_r+0x2e>
 8002db2:	2e0a      	cmp	r6, #10
 8002db4:	d1df      	bne.n	8002d76 <__swbuf_r+0x2e>
 8002db6:	4621      	mov	r1, r4
 8002db8:	4628      	mov	r0, r5
 8002dba:	f7ff ff9d 	bl	8002cf8 <_fflush_r>
 8002dbe:	2800      	cmp	r0, #0
 8002dc0:	d0d9      	beq.n	8002d76 <__swbuf_r+0x2e>
 8002dc2:	e7d6      	b.n	8002d72 <__swbuf_r+0x2a>

08002dc4 <__swsetup_r>:
 8002dc4:	b538      	push	{r3, r4, r5, lr}
 8002dc6:	4b29      	ldr	r3, [pc, #164]	@ (8002e6c <__swsetup_r+0xa8>)
 8002dc8:	4605      	mov	r5, r0
 8002dca:	6818      	ldr	r0, [r3, #0]
 8002dcc:	460c      	mov	r4, r1
 8002dce:	b118      	cbz	r0, 8002dd8 <__swsetup_r+0x14>
 8002dd0:	6a03      	ldr	r3, [r0, #32]
 8002dd2:	b90b      	cbnz	r3, 8002dd8 <__swsetup_r+0x14>
 8002dd4:	f7ff fa3e 	bl	8002254 <__sinit>
 8002dd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ddc:	0719      	lsls	r1, r3, #28
 8002dde:	d422      	bmi.n	8002e26 <__swsetup_r+0x62>
 8002de0:	06da      	lsls	r2, r3, #27
 8002de2:	d407      	bmi.n	8002df4 <__swsetup_r+0x30>
 8002de4:	2209      	movs	r2, #9
 8002de6:	602a      	str	r2, [r5, #0]
 8002de8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002dec:	81a3      	strh	r3, [r4, #12]
 8002dee:	f04f 30ff 	mov.w	r0, #4294967295
 8002df2:	e033      	b.n	8002e5c <__swsetup_r+0x98>
 8002df4:	0758      	lsls	r0, r3, #29
 8002df6:	d512      	bpl.n	8002e1e <__swsetup_r+0x5a>
 8002df8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002dfa:	b141      	cbz	r1, 8002e0e <__swsetup_r+0x4a>
 8002dfc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002e00:	4299      	cmp	r1, r3
 8002e02:	d002      	beq.n	8002e0a <__swsetup_r+0x46>
 8002e04:	4628      	mov	r0, r5
 8002e06:	f7ff fb2d 	bl	8002464 <_free_r>
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	6363      	str	r3, [r4, #52]	@ 0x34
 8002e0e:	89a3      	ldrh	r3, [r4, #12]
 8002e10:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002e14:	81a3      	strh	r3, [r4, #12]
 8002e16:	2300      	movs	r3, #0
 8002e18:	6063      	str	r3, [r4, #4]
 8002e1a:	6923      	ldr	r3, [r4, #16]
 8002e1c:	6023      	str	r3, [r4, #0]
 8002e1e:	89a3      	ldrh	r3, [r4, #12]
 8002e20:	f043 0308 	orr.w	r3, r3, #8
 8002e24:	81a3      	strh	r3, [r4, #12]
 8002e26:	6923      	ldr	r3, [r4, #16]
 8002e28:	b94b      	cbnz	r3, 8002e3e <__swsetup_r+0x7a>
 8002e2a:	89a3      	ldrh	r3, [r4, #12]
 8002e2c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002e30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e34:	d003      	beq.n	8002e3e <__swsetup_r+0x7a>
 8002e36:	4621      	mov	r1, r4
 8002e38:	4628      	mov	r0, r5
 8002e3a:	f000 f84f 	bl	8002edc <__smakebuf_r>
 8002e3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e42:	f013 0201 	ands.w	r2, r3, #1
 8002e46:	d00a      	beq.n	8002e5e <__swsetup_r+0x9a>
 8002e48:	2200      	movs	r2, #0
 8002e4a:	60a2      	str	r2, [r4, #8]
 8002e4c:	6962      	ldr	r2, [r4, #20]
 8002e4e:	4252      	negs	r2, r2
 8002e50:	61a2      	str	r2, [r4, #24]
 8002e52:	6922      	ldr	r2, [r4, #16]
 8002e54:	b942      	cbnz	r2, 8002e68 <__swsetup_r+0xa4>
 8002e56:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002e5a:	d1c5      	bne.n	8002de8 <__swsetup_r+0x24>
 8002e5c:	bd38      	pop	{r3, r4, r5, pc}
 8002e5e:	0799      	lsls	r1, r3, #30
 8002e60:	bf58      	it	pl
 8002e62:	6962      	ldrpl	r2, [r4, #20]
 8002e64:	60a2      	str	r2, [r4, #8]
 8002e66:	e7f4      	b.n	8002e52 <__swsetup_r+0x8e>
 8002e68:	2000      	movs	r0, #0
 8002e6a:	e7f7      	b.n	8002e5c <__swsetup_r+0x98>
 8002e6c:	20000010 	.word	0x20000010

08002e70 <_sbrk_r>:
 8002e70:	b538      	push	{r3, r4, r5, lr}
 8002e72:	4d06      	ldr	r5, [pc, #24]	@ (8002e8c <_sbrk_r+0x1c>)
 8002e74:	2300      	movs	r3, #0
 8002e76:	4604      	mov	r4, r0
 8002e78:	4608      	mov	r0, r1
 8002e7a:	602b      	str	r3, [r5, #0]
 8002e7c:	f7fe f94a 	bl	8001114 <_sbrk>
 8002e80:	1c43      	adds	r3, r0, #1
 8002e82:	d102      	bne.n	8002e8a <_sbrk_r+0x1a>
 8002e84:	682b      	ldr	r3, [r5, #0]
 8002e86:	b103      	cbz	r3, 8002e8a <_sbrk_r+0x1a>
 8002e88:	6023      	str	r3, [r4, #0]
 8002e8a:	bd38      	pop	{r3, r4, r5, pc}
 8002e8c:	200001c0 	.word	0x200001c0

08002e90 <__swhatbuf_r>:
 8002e90:	b570      	push	{r4, r5, r6, lr}
 8002e92:	460c      	mov	r4, r1
 8002e94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e98:	2900      	cmp	r1, #0
 8002e9a:	b096      	sub	sp, #88	@ 0x58
 8002e9c:	4615      	mov	r5, r2
 8002e9e:	461e      	mov	r6, r3
 8002ea0:	da0d      	bge.n	8002ebe <__swhatbuf_r+0x2e>
 8002ea2:	89a3      	ldrh	r3, [r4, #12]
 8002ea4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002ea8:	f04f 0100 	mov.w	r1, #0
 8002eac:	bf14      	ite	ne
 8002eae:	2340      	movne	r3, #64	@ 0x40
 8002eb0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002eb4:	2000      	movs	r0, #0
 8002eb6:	6031      	str	r1, [r6, #0]
 8002eb8:	602b      	str	r3, [r5, #0]
 8002eba:	b016      	add	sp, #88	@ 0x58
 8002ebc:	bd70      	pop	{r4, r5, r6, pc}
 8002ebe:	466a      	mov	r2, sp
 8002ec0:	f000 f848 	bl	8002f54 <_fstat_r>
 8002ec4:	2800      	cmp	r0, #0
 8002ec6:	dbec      	blt.n	8002ea2 <__swhatbuf_r+0x12>
 8002ec8:	9901      	ldr	r1, [sp, #4]
 8002eca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002ece:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002ed2:	4259      	negs	r1, r3
 8002ed4:	4159      	adcs	r1, r3
 8002ed6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002eda:	e7eb      	b.n	8002eb4 <__swhatbuf_r+0x24>

08002edc <__smakebuf_r>:
 8002edc:	898b      	ldrh	r3, [r1, #12]
 8002ede:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002ee0:	079d      	lsls	r5, r3, #30
 8002ee2:	4606      	mov	r6, r0
 8002ee4:	460c      	mov	r4, r1
 8002ee6:	d507      	bpl.n	8002ef8 <__smakebuf_r+0x1c>
 8002ee8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002eec:	6023      	str	r3, [r4, #0]
 8002eee:	6123      	str	r3, [r4, #16]
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	6163      	str	r3, [r4, #20]
 8002ef4:	b003      	add	sp, #12
 8002ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ef8:	ab01      	add	r3, sp, #4
 8002efa:	466a      	mov	r2, sp
 8002efc:	f7ff ffc8 	bl	8002e90 <__swhatbuf_r>
 8002f00:	9f00      	ldr	r7, [sp, #0]
 8002f02:	4605      	mov	r5, r0
 8002f04:	4639      	mov	r1, r7
 8002f06:	4630      	mov	r0, r6
 8002f08:	f7ff fb18 	bl	800253c <_malloc_r>
 8002f0c:	b948      	cbnz	r0, 8002f22 <__smakebuf_r+0x46>
 8002f0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f12:	059a      	lsls	r2, r3, #22
 8002f14:	d4ee      	bmi.n	8002ef4 <__smakebuf_r+0x18>
 8002f16:	f023 0303 	bic.w	r3, r3, #3
 8002f1a:	f043 0302 	orr.w	r3, r3, #2
 8002f1e:	81a3      	strh	r3, [r4, #12]
 8002f20:	e7e2      	b.n	8002ee8 <__smakebuf_r+0xc>
 8002f22:	89a3      	ldrh	r3, [r4, #12]
 8002f24:	6020      	str	r0, [r4, #0]
 8002f26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f2a:	81a3      	strh	r3, [r4, #12]
 8002f2c:	9b01      	ldr	r3, [sp, #4]
 8002f2e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002f32:	b15b      	cbz	r3, 8002f4c <__smakebuf_r+0x70>
 8002f34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f38:	4630      	mov	r0, r6
 8002f3a:	f000 f81d 	bl	8002f78 <_isatty_r>
 8002f3e:	b128      	cbz	r0, 8002f4c <__smakebuf_r+0x70>
 8002f40:	89a3      	ldrh	r3, [r4, #12]
 8002f42:	f023 0303 	bic.w	r3, r3, #3
 8002f46:	f043 0301 	orr.w	r3, r3, #1
 8002f4a:	81a3      	strh	r3, [r4, #12]
 8002f4c:	89a3      	ldrh	r3, [r4, #12]
 8002f4e:	431d      	orrs	r5, r3
 8002f50:	81a5      	strh	r5, [r4, #12]
 8002f52:	e7cf      	b.n	8002ef4 <__smakebuf_r+0x18>

08002f54 <_fstat_r>:
 8002f54:	b538      	push	{r3, r4, r5, lr}
 8002f56:	4d07      	ldr	r5, [pc, #28]	@ (8002f74 <_fstat_r+0x20>)
 8002f58:	2300      	movs	r3, #0
 8002f5a:	4604      	mov	r4, r0
 8002f5c:	4608      	mov	r0, r1
 8002f5e:	4611      	mov	r1, r2
 8002f60:	602b      	str	r3, [r5, #0]
 8002f62:	f7fe f8ae 	bl	80010c2 <_fstat>
 8002f66:	1c43      	adds	r3, r0, #1
 8002f68:	d102      	bne.n	8002f70 <_fstat_r+0x1c>
 8002f6a:	682b      	ldr	r3, [r5, #0]
 8002f6c:	b103      	cbz	r3, 8002f70 <_fstat_r+0x1c>
 8002f6e:	6023      	str	r3, [r4, #0]
 8002f70:	bd38      	pop	{r3, r4, r5, pc}
 8002f72:	bf00      	nop
 8002f74:	200001c0 	.word	0x200001c0

08002f78 <_isatty_r>:
 8002f78:	b538      	push	{r3, r4, r5, lr}
 8002f7a:	4d06      	ldr	r5, [pc, #24]	@ (8002f94 <_isatty_r+0x1c>)
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	4604      	mov	r4, r0
 8002f80:	4608      	mov	r0, r1
 8002f82:	602b      	str	r3, [r5, #0]
 8002f84:	f7fe f8ad 	bl	80010e2 <_isatty>
 8002f88:	1c43      	adds	r3, r0, #1
 8002f8a:	d102      	bne.n	8002f92 <_isatty_r+0x1a>
 8002f8c:	682b      	ldr	r3, [r5, #0]
 8002f8e:	b103      	cbz	r3, 8002f92 <_isatty_r+0x1a>
 8002f90:	6023      	str	r3, [r4, #0]
 8002f92:	bd38      	pop	{r3, r4, r5, pc}
 8002f94:	200001c0 	.word	0x200001c0

08002f98 <_init>:
 8002f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f9a:	bf00      	nop
 8002f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f9e:	bc08      	pop	{r3}
 8002fa0:	469e      	mov	lr, r3
 8002fa2:	4770      	bx	lr

08002fa4 <_fini>:
 8002fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fa6:	bf00      	nop
 8002fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002faa:	bc08      	pop	{r3}
 8002fac:	469e      	mov	lr, r3
 8002fae:	4770      	bx	lr
