 
****************************************
Report : area
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed Apr 24 09:48:03 2019
****************************************

Library(s) Used:

    saed32rvt_ss0p95v25c (File: /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db)

Number of ports:                          292
Number of nets:                          2070
Number of cells:                           86
Number of combinational cells:             77
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                         77
Number of references:                      15

Combinational area:              76088.680530
Buf/Inv area:                     5806.682172
Noncombinational area:           49401.273447
Macro/Black Box area:                0.000000
Net Interconnect area:           71893.938393

Total cell area:                125489.953977
Total area:                     197383.892370
1
