$date
	Sat Oct 22 20:42:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#508463
b1101 !
1"
#508466
b1101 &
b1101 %
1$
#508467
0"
#508470
b101000 &
b101000 %
#508474
b10100 &
b10100 %
#508478
b1010 &
b1010 %
#508482
b101 &
b101 %
#508486
b10000 &
b10000 %
#508490
b1000 &
b1000 %
#508494
b100 &
b100 %
#508498
b10 &
b10 %
#508502
b1 &
1#
b1 %
#508506
b0 &
b0 %
0#
0$
#1495940
b1011 !
1"
#1495942
b1011 &
b1011 %
1$
#1495943
0"
#1495946
b100010 &
b100010 %
#1495950
b10001 &
b10001 %
#1495954
b110100 &
b110100 %
#1495958
b11010 &
b11010 %
#1495962
b1101 &
b1101 %
#1495966
b101000 &
b101000 %
#1495970
b10100 &
b10100 %
#1495974
b1010 &
b1010 %
#1495978
b101 &
b101 %
#1495982
b10000 &
b10000 %
#1495986
b1000 &
b1000 %
#1495990
b100 &
b100 %
#1495994
b10 &
b10 %
#1495998
b1 &
1#
b1 %
#1496002
b0 &
b0 %
0#
0$
#2454132
b1010 !
1"
#2454134
b1010 &
b1010 %
1$
#2454135
0"
#2454138
b101 &
b101 %
#2454142
b10000 &
b10000 %
#2454146
b1000 &
b1000 %
#2454150
b100 &
b100 %
#2454154
b10 &
b10 %
#2454158
b1 &
1#
b1 %
#2454162
b0 &
b0 %
0#
0$
#4500012
