-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
-- Date        : Thu Dec  5 16:47:58 2024
-- Host        : meisha running 64-bit CentOS Linux release 7.9.2009 (Core)
-- Command     : write_vhdl -force -mode funcsim
--               /home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_chiplink_master_0_1/meisha_chiplink_master_0_1_sim_netlist.vhdl
-- Design      : meisha_chiplink_master_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx485tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetReg is
  port (
    rx_reset : out STD_LOGIC;
    sync_0_reg : out STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    chiplink_rx_rst : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetReg : entity is "FPGA_AsyncResetReg";
end meisha_chiplink_master_0_1_FPGA_AsyncResetReg;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetReg is
  signal \^rx_reset\ : STD_LOGIC;
begin
  rx_reset <= \^rx_reset\;
\reg__reg\: unisim.vcomponents.FDPE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => '0',
      PRE => chiplink_rx_rst,
      Q => \^rx_reset\
    );
sync_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rx_reset\,
      I1 => resetn,
      O => sync_0_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetReg_5 is
  port (
    chiplink_tx_rst : out STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetReg_5 : entity is "FPGA_AsyncResetReg";
end meisha_chiplink_master_0_1_FPGA_AsyncResetReg_5;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetReg_5 is
begin
\reg__reg\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => chiplink_tx_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 is
  port (
    sync_0_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_txc_widx : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    io_txc_ridx : in STD_LOGIC;
    valid_reg_reg : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 is
  signal \^sync_0_reg_0\ : STD_LOGIC;
  signal sync_0_reg_n_0 : STD_LOGIC;
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
  sync_0_reg_0 <= \^sync_0_reg_0\;
\reg__i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => \^sync_0_reg_0\
    );
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sync_0_reg_0\,
      D => sync_1_reg_n_0,
      Q => sync_0_reg_n_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sync_0_reg_0\,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sync_0_reg_0\,
      D => io_txc_widx,
      Q => sync_2_reg_n_0
    );
\valid_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9600"
    )
        port map (
      I0 => io_txc_ridx,
      I1 => valid_reg_reg,
      I2 => sync_0_reg_n_0,
      I3 => source_valid_io_out,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_100 is
  port (
    \rx_e_reg[1]\ : out STD_LOGIC;
    ram_out_valid_reg : out STD_LOGIC;
    \rx_e_reg[1]_0\ : out STD_LOGIC;
    \tx_d_reg[19]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \widx_widx_bin_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ready_reg0 : out STD_LOGIC;
    \widx_gray_reg[3]\ : out STD_LOGIC;
    \widx_gray_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_5_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_4_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_0_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_7_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_6_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_3_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_2_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_a_reg[5]\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \rx_a_reg[5]_0\ : out STD_LOGIC;
    \mem_0_a_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_0_reg_0 : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    ready_reg_reg : in STD_LOGIC;
    maybe_full : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_reg_0 : in STD_LOGIC;
    \b2c_data_concat_reg[25]\ : in STD_LOGIC;
    ready_reg_1 : in STD_LOGIC;
    tx_z_3 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \b2c_data_concat_reg[25]_0\ : in STD_LOGIC;
    \b2c_data_concat_reg[25]_1\ : in STD_LOGIC;
    \b2c_data_concat_reg[25]_2\ : in STD_LOGIC;
    \b2c_data_concat_reg[25]_3\ : in STD_LOGIC;
    \b2c_data_concat_reg[25]_4\ : in STD_LOGIC;
    tx_d : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \b2c_data_concat_reg[26]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \widx_widx_bin_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sync_0_reg_1 : in STD_LOGIC;
    \widx_gray_reg[3]_0\ : in STD_LOGIC;
    sync_0_reg_2 : in STD_LOGIC;
    sync_0 : in STD_LOGIC;
    sync_0_reg_3 : in STD_LOGIC;
    \widx_gray_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_a_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_100 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_100;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_100 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ready_reg_i_2_n_0 : STD_LOGIC;
  signal ready_reg_i_3_n_0 : STD_LOGIC;
  signal ready_reg_i_4_n_0 : STD_LOGIC;
  signal ready_reg_i_5_n_0 : STD_LOGIC;
  signal \rx_a[0]_i_7_n_0\ : STD_LOGIC;
  signal \rx_a_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rx_a_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \rx_a_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \rx_a_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \rx_a_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \rx_a_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \rx_a_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \rx_a_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \rx_a_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \rx_a_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \rx_a_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \rx_a_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \rx_a_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \rx_a_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \rx_a_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \rx_a_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \^rx_a_reg[5]\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \rx_a_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \rx_a_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \rx_a_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \rx_a_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \^rx_e_reg[1]\ : STD_LOGIC;
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
  signal \widx_gray[2]_i_2_n_0\ : STD_LOGIC;
  signal \^widx_gray_reg[3]\ : STD_LOGIC;
  signal \NLW_rx_a_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rx_a_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_0[31]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mem_0_a[19]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \mem_0_d[19]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mem_1[31]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mem_2[31]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mem_3[31]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mem_4[31]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mem_5[31]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mem_6[31]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mem_7[31]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of ram_out_valid_i_2 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of ready_reg_i_3 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of ready_reg_i_5 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \rx_a[19]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \rx_a[5]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \tx_d[0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \widx_gray[0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \widx_gray[2]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \widx_widx_bin[0]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \widx_widx_bin[1]_i_1\ : label is "soft_lutpair201";
begin
  E(0) <= \^e\(0);
  \rx_a_reg[5]\(18 downto 0) <= \^rx_a_reg[5]\(18 downto 0);
  \rx_e_reg[1]\ <= \^rx_e_reg[1]\;
  \widx_gray_reg[3]\ <= \^widx_gray_reg[3]\;
\mem_0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => \widx_gray_reg[3]_0\,
      I1 => \widx_gray_reg[2]_0\(2),
      I2 => \widx_gray_reg[2]_0\(0),
      I3 => \widx_gray[2]_i_2_n_0\,
      I4 => \widx_gray_reg[2]_0\(1),
      O => \mem_0_reg[0]\(0)
    );
\mem_0_a[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rx_e_reg[1]\,
      I1 => ready_reg_0,
      O => \mem_0_a_reg[19]\(0)
    );
\mem_0_d[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rx_e_reg[1]\,
      I1 => ready_reg_1,
      O => \^e\(0)
    );
\mem_1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10010000"
    )
        port map (
      I0 => \widx_gray[2]_i_2_n_0\,
      I1 => \widx_gray_reg[2]_0\(1),
      I2 => \widx_gray_reg[3]_0\,
      I3 => \widx_gray_reg[2]_0\(2),
      I4 => \widx_gray_reg[2]_0\(0),
      O => \mem_1_reg[0]\(0)
    );
\mem_2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00090000"
    )
        port map (
      I0 => \widx_gray_reg[3]_0\,
      I1 => \widx_gray_reg[2]_0\(2),
      I2 => \widx_gray_reg[2]_0\(0),
      I3 => \widx_gray[2]_i_2_n_0\,
      I4 => \widx_gray_reg[2]_0\(1),
      O => \mem_2_reg[0]\(0)
    );
\mem_3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00900000"
    )
        port map (
      I0 => \widx_gray_reg[3]_0\,
      I1 => \widx_gray_reg[2]_0\(2),
      I2 => \widx_gray_reg[2]_0\(0),
      I3 => \widx_gray[2]_i_2_n_0\,
      I4 => \widx_gray_reg[2]_0\(1),
      O => \mem_3_reg[0]\(0)
    );
\mem_4[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
        port map (
      I0 => \widx_gray[2]_i_2_n_0\,
      I1 => \widx_gray_reg[2]_0\(1),
      I2 => \widx_gray_reg[3]_0\,
      I3 => \widx_gray_reg[2]_0\(2),
      I4 => \widx_gray_reg[2]_0\(0),
      O => \mem_4_reg[0]\(0)
    );
\mem_5[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01100000"
    )
        port map (
      I0 => \widx_gray[2]_i_2_n_0\,
      I1 => \widx_gray_reg[2]_0\(1),
      I2 => \widx_gray_reg[3]_0\,
      I3 => \widx_gray_reg[2]_0\(2),
      I4 => \widx_gray_reg[2]_0\(0),
      O => \mem_5_reg[0]\(0)
    );
\mem_6[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000440"
    )
        port map (
      I0 => \widx_gray[2]_i_2_n_0\,
      I1 => \widx_gray_reg[2]_0\(1),
      I2 => \widx_gray_reg[3]_0\,
      I3 => \widx_gray_reg[2]_0\(2),
      I4 => \widx_gray_reg[2]_0\(0),
      O => \mem_6_reg[0]\(0)
    );
\mem_7[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04400000"
    )
        port map (
      I0 => \widx_gray[2]_i_2_n_0\,
      I1 => \widx_gray_reg[2]_0\(1),
      I2 => \widx_gray_reg[3]_0\,
      I3 => \widx_gray_reg[2]_0\(2),
      I4 => \widx_gray_reg[2]_0\(0),
      O => \mem_7_reg[0]\(0)
    );
ram_out_valid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ready_reg_reg,
      I1 => \^rx_e_reg[1]\,
      I2 => maybe_full,
      O => ram_out_valid_reg
    );
ready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0E0B0E0E0B0E0"
    )
        port map (
      I0 => ready_reg_i_2_n_0,
      I1 => sync_0_reg_1,
      I2 => \^rx_e_reg[1]\,
      I3 => ready_reg_i_3_n_0,
      I4 => \widx_widx_bin_reg[2]_0\(2),
      I5 => \widx_gray_reg[3]_0\,
      O => ready_reg0
    );
ready_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
        port map (
      I0 => ready_reg_i_4_n_0,
      I1 => sync_0_reg_2,
      I2 => sync_0,
      I3 => ready_reg_i_5_n_0,
      I4 => sync_0_reg_3,
      I5 => \^widx_gray_reg[3]\,
      O => ready_reg_i_2_n_0
    );
ready_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \widx_widx_bin_reg[2]_0\(0),
      I1 => ready_reg_reg,
      I2 => \^rx_e_reg[1]\,
      I3 => maybe_full,
      I4 => \widx_widx_bin_reg[2]_0\(1),
      O => ready_reg_i_3_n_0
    );
ready_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB7B7B7B7B7B7B7"
    )
        port map (
      I0 => \widx_widx_bin_reg[2]_0\(2),
      I1 => \^rx_e_reg[1]\,
      I2 => \widx_widx_bin_reg[2]_0\(1),
      I3 => \widx_widx_bin_reg[2]_0\(0),
      I4 => ready_reg_reg,
      I5 => maybe_full,
      O => ready_reg_i_4_n_0
    );
ready_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FF99FF"
    )
        port map (
      I0 => \widx_widx_bin_reg[2]_0\(1),
      I1 => \widx_widx_bin_reg[2]_0\(0),
      I2 => maybe_full,
      I3 => \^rx_e_reg[1]\,
      I4 => ready_reg_reg,
      O => ready_reg_i_5_n_0
    );
\rx_a[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500FC00FC00FC"
    )
        port map (
      I0 => \widx_gray[2]_i_2_n_0\,
      I1 => \^rx_a_reg[5]\(18),
      I2 => data4(0),
      I3 => rx_reset,
      I4 => ready_reg_0,
      I5 => \^rx_e_reg[1]\,
      O => rx_a(0)
    );
\rx_a[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => D(0),
      I1 => maybe_full,
      I2 => \^rx_e_reg[1]\,
      I3 => ready_reg_reg,
      O => \rx_a[0]_i_7_n_0\
    );
\rx_a[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^rx_e_reg[1]\,
      I1 => ready_reg_0,
      I2 => rx_reset,
      O => \rx_e_reg[1]_0\
    );
\rx_a[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => data4(5),
      I1 => \^rx_a_reg[5]\(18),
      I2 => ready_reg_0,
      I3 => \^rx_e_reg[1]\,
      O => \rx_a_reg[5]_0\
    );
\rx_a_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_a_reg[19]_i_3_n_0\,
      CO(3 downto 1) => \NLW_rx_a_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^rx_a_reg[5]\(18),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rx_a_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\rx_a_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_a_reg[0]_i_3_n_0\,
      CO(2) => \rx_a_reg[0]_i_3_n_1\,
      CO(1) => \rx_a_reg[0]_i_3_n_2\,
      CO(0) => \rx_a_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => D(0),
      O(3 downto 1) => \^rx_a_reg[5]\(2 downto 0),
      O(0) => data4(0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => \rx_a[0]_i_7_n_0\
    );
\rx_a_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_a_reg[7]_i_2_n_0\,
      CO(3) => \rx_a_reg[11]_i_2_n_0\,
      CO(2) => \rx_a_reg[11]_i_2_n_1\,
      CO(1) => \rx_a_reg[11]_i_2_n_2\,
      CO(0) => \rx_a_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^rx_a_reg[5]\(9 downto 6),
      S(3 downto 0) => \rx_a_reg[11]\(3 downto 0)
    );
\rx_a_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_a_reg[11]_i_2_n_0\,
      CO(3) => \rx_a_reg[15]_i_2_n_0\,
      CO(2) => \rx_a_reg[15]_i_2_n_1\,
      CO(1) => \rx_a_reg[15]_i_2_n_2\,
      CO(0) => \rx_a_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^rx_a_reg[5]\(13 downto 10),
      S(3 downto 0) => \rx_a_reg[15]\(3 downto 0)
    );
\rx_a_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_a_reg[15]_i_2_n_0\,
      CO(3) => \rx_a_reg[19]_i_3_n_0\,
      CO(2) => \rx_a_reg[19]_i_3_n_1\,
      CO(1) => \rx_a_reg[19]_i_3_n_2\,
      CO(0) => \rx_a_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^rx_a_reg[5]\(17 downto 14),
      S(3 downto 0) => \rx_a_reg[19]\(3 downto 0)
    );
\rx_a_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_a_reg[0]_i_3_n_0\,
      CO(3) => \rx_a_reg[7]_i_2_n_0\,
      CO(2) => \rx_a_reg[7]_i_2_n_1\,
      CO(1) => \rx_a_reg[7]_i_2_n_2\,
      CO(0) => \rx_a_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \^rx_a_reg[5]\(5 downto 4),
      O(1) => data4(5),
      O(0) => \^rx_a_reg[5]\(3),
      S(3 downto 0) => \rx_a_reg[7]\(3 downto 0)
    );
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => \^rx_e_reg[1]\
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_0_reg_0,
      Q => sync_2_reg_n_0
    );
\tx_d[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => tx_d(0),
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(0),
      O => \tx_d_reg[19]\(0)
    );
\tx_d[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => \b2c_data_concat_reg[25]_1\,
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(10),
      O => \tx_d_reg[19]\(10)
    );
\tx_d[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => tx_d(8),
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(11),
      O => \tx_d_reg[19]\(11)
    );
\tx_d[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => \b2c_data_concat_reg[25]_2\,
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(12),
      O => \tx_d_reg[19]\(12)
    );
\tx_d[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => \b2c_data_concat_reg[25]_3\,
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(13),
      O => \tx_d_reg[19]\(13)
    );
\tx_d[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => \b2c_data_concat_reg[25]_4\,
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(14),
      O => \tx_d_reg[19]\(14)
    );
\tx_d[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => tx_d(9),
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(15),
      O => \tx_d_reg[19]\(15)
    );
\tx_d[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => tx_d(10),
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(16),
      O => \tx_d_reg[19]\(16)
    );
\tx_d[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => tx_d(11),
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(17),
      O => \tx_d_reg[19]\(17)
    );
\tx_d[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => tx_d(12),
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(18),
      O => \tx_d_reg[19]\(18)
    );
\tx_d[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8FFA8FFA800"
    )
        port map (
      I0 => \b2c_data_concat_reg[26]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^e\(0),
      I4 => tx_z_3(20),
      I5 => tx_z_3(19),
      O => \tx_d_reg[19]\(19)
    );
\tx_d[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => tx_d(1),
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(1),
      O => \tx_d_reg[19]\(1)
    );
\tx_d[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => tx_d(2),
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(2),
      O => \tx_d_reg[19]\(2)
    );
\tx_d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => tx_d(3),
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(3),
      O => \tx_d_reg[19]\(3)
    );
\tx_d[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => tx_d(4),
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(4),
      O => \tx_d_reg[19]\(4)
    );
\tx_d[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => tx_d(5),
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(5),
      O => \tx_d_reg[19]\(5)
    );
\tx_d[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => tx_d(6),
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(6),
      O => \tx_d_reg[19]\(6)
    );
\tx_d[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => tx_d(7),
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(7),
      O => \tx_d_reg[19]\(7)
    );
\tx_d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => \b2c_data_concat_reg[25]\,
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(8),
      O => \tx_d_reg[19]\(8)
    );
\tx_d[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => \b2c_data_concat_reg[25]_0\,
      I1 => \^rx_e_reg[1]\,
      I2 => ready_reg_1,
      I3 => tx_z_3(20),
      I4 => tx_z_3(9),
      O => \tx_d_reg[19]\(9)
    );
\widx_gray[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004CCC80"
    )
        port map (
      I0 => ready_reg_reg,
      I1 => \^rx_e_reg[1]\,
      I2 => maybe_full,
      I3 => \widx_widx_bin_reg[2]_0\(0),
      I4 => \widx_widx_bin_reg[2]_0\(1),
      O => \widx_gray_reg[2]\(0)
    );
\widx_gray[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F0000FF800000"
    )
        port map (
      I0 => maybe_full,
      I1 => ready_reg_reg,
      I2 => \widx_widx_bin_reg[2]_0\(0),
      I3 => \widx_widx_bin_reg[2]_0\(1),
      I4 => \^rx_e_reg[1]\,
      I5 => \widx_widx_bin_reg[2]_0\(2),
      O => \widx_gray_reg[2]\(1)
    );
\widx_gray[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6656666600000000"
    )
        port map (
      I0 => \widx_gray_reg[3]_0\,
      I1 => \widx_widx_bin_reg[2]_0\(2),
      I2 => \widx_widx_bin_reg[2]_0\(1),
      I3 => \widx_gray[2]_i_2_n_0\,
      I4 => \widx_widx_bin_reg[2]_0\(0),
      I5 => \^rx_e_reg[1]\,
      O => \widx_gray_reg[2]\(2)
    );
\widx_gray[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ready_reg_reg,
      I1 => \^rx_e_reg[1]\,
      I2 => maybe_full,
      O => \widx_gray[2]_i_2_n_0\
    );
\widx_gray[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => \^rx_e_reg[1]\,
      I1 => \widx_widx_bin_reg[2]_0\(1),
      I2 => \widx_gray[2]_i_2_n_0\,
      I3 => \widx_widx_bin_reg[2]_0\(0),
      I4 => \widx_widx_bin_reg[2]_0\(2),
      I5 => \widx_gray_reg[3]_0\,
      O => \^widx_gray_reg[3]\
    );
\widx_widx_bin[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C80"
    )
        port map (
      I0 => ready_reg_reg,
      I1 => \^rx_e_reg[1]\,
      I2 => maybe_full,
      I3 => \widx_widx_bin_reg[2]_0\(0),
      O => \widx_widx_bin_reg[2]\(0)
    );
\widx_widx_bin[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \^rx_e_reg[1]\,
      I1 => \widx_widx_bin_reg[2]_0\(1),
      I2 => \widx_widx_bin_reg[2]_0\(0),
      I3 => ready_reg_reg,
      I4 => maybe_full,
      O => \widx_widx_bin_reg[2]\(1)
    );
\widx_widx_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0F0F080000000"
    )
        port map (
      I0 => \widx_widx_bin_reg[2]_0\(0),
      I1 => ready_reg_reg,
      I2 => \^rx_e_reg[1]\,
      I3 => maybe_full,
      I4 => \widx_widx_bin_reg[2]_0\(1),
      I5 => \widx_widx_bin_reg[2]_0\(2),
      O => \widx_widx_bin_reg[2]\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_102 is
  port (
    sync_2_reg_0 : out STD_LOGIC;
    rx_io_a_safe_ridx_valid : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_102 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_102;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_102 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => \reg__reg\,
      D => sync_1_reg_n_0,
      Q => sync_2_reg_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => \reg__reg\,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => \reg__reg\,
      D => rx_io_a_safe_ridx_valid,
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_103 is
  port (
    sync_0 : out STD_LOGIC;
    rx_io_a_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_103 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_103;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_103 is
  signal sync_1 : STD_LOGIC;
  signal sync_2 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1,
      Q => sync_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2,
      Q => sync_1
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_a_ridx(0),
      Q => sync_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_104 is
  port (
    ready_reg_reg : out STD_LOGIC;
    rx_io_a_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_104 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_104;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_104 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => ready_reg_reg
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_a_ridx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_105 is
  port (
    ready_reg_reg : out STD_LOGIC;
    rx_io_a_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_105 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_105;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_105 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => ready_reg_reg
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_a_ridx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_106 is
  port (
    ready_reg_reg : out STD_LOGIC;
    rx_io_a_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_106 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_106;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_106 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => ready_reg_reg
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_a_ridx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_11 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_rxc_widx : in STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_rxc_ridx : in STD_LOGIC;
    valid_reg_reg : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_11 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_11;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_11 is
  signal sync_1 : STD_LOGIC;
  signal sync_2 : STD_LOGIC;
  signal widx : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1,
      Q => widx
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2,
      Q => sync_1
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_rxc_widx,
      Q => sync_2
    );
\valid_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9600"
    )
        port map (
      I0 => io_rxc_ridx,
      I1 => valid_reg_reg,
      I2 => widx,
      I3 => source_valid_io_out,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_116 is
  port (
    bypass_reg : out STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_116 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_116;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_116 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => bypass_reg
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => '1',
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_118 is
  port (
    bypass_reg : out STD_LOGIC;
    bypass_reg_reg : out STD_LOGIC;
    bypass_reg_0 : out STD_LOGIC;
    bypass_reg_rep : out STD_LOGIC;
    clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sync_0_reg_0 : in STD_LOGIC;
    \flight_reg[5]\ : in STD_LOGIC;
    \flight_reg[2]\ : in STD_LOGIC;
    resetn : in STD_LOGIC;
    bypass_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_118 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_118;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_118 is
  signal \^bypass_reg\ : STD_LOGIC;
  signal sync_1 : STD_LOGIC;
  signal sync_2 : STD_LOGIC;
begin
  bypass_reg <= \^bypass_reg\;
bypass_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF777707007777"
    )
        port map (
      I0 => \^bypass_reg\,
      I1 => sync_0_reg_0,
      I2 => \flight_reg[5]\,
      I3 => \flight_reg[2]\,
      I4 => resetn,
      I5 => bypass_reg_1,
      O => bypass_reg_0
    );
bypass_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bypass_reg\,
      I1 => sync_0_reg_0,
      O => bypass_reg_reg
    );
bypass_rep_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF777707007777"
    )
        port map (
      I0 => \^bypass_reg\,
      I1 => sync_0_reg_0,
      I2 => \flight_reg[5]\,
      I3 => \flight_reg[2]\,
      I4 => resetn,
      I5 => bypass_reg_1,
      O => bypass_reg_rep
    );
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1,
      Q => \^bypass_reg\
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2,
      Q => sync_1
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rx_reset,
      D => '1',
      Q => sync_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_12 is
  port (
    sync_0 : out STD_LOGIC;
    rx_io_e_widx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_12 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_12;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_12 is
  signal sync_1 : STD_LOGIC;
  signal sync_2 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1,
      Q => sync_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2,
      Q => sync_1
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_e_widx(0),
      Q => sync_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_13 is
  port (
    widx : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_e_widx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_13 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_13;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_13 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => widx(0)
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_e_widx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_14 is
  port (
    widx : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_e_widx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_14 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_14;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_14 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => widx(0)
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_e_widx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_15 is
  port (
    widx : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_e_widx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_15 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_15;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_15 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => widx(0)
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_e_widx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_18 is
  port (
    \cdc_reg_reg[15]\ : out STD_LOGIC;
    rx_io_d_widx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_ridx_bin_reg[1]\ : in STD_LOGIC;
    sync_0_reg_0 : in STD_LOGIC;
    widx : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_18 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_18;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_18 is
  signal sync_0 : STD_LOGIC;
  signal sync_1 : STD_LOGIC;
  signal sync_2 : STD_LOGIC;
begin
\cdc_reg[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \ridx_ridx_bin_reg[1]\,
      I1 => sync_0,
      I2 => sync_0_reg_0,
      I3 => widx(0),
      O => \cdc_reg_reg[15]\
    );
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1,
      Q => sync_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2,
      Q => sync_1
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_d_widx(0),
      Q => sync_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_19 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_d_widx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_0_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    source_valid_io_out : in STD_LOGIC;
    \ridx_ridx_bin_reg[2]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_0_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_19 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_19;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_19 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
  signal widx : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\cdc_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82AAAA82AAAAAAAA"
    )
        port map (
      I0 => source_valid_io_out,
      I1 => \ridx_ridx_bin_reg[2]\,
      I2 => widx(1),
      I3 => D(0),
      I4 => sync_0_reg_0(0),
      I5 => sync_0_reg_1,
      O => E(0)
    );
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => widx(1)
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_d_widx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_20 is
  port (
    \cdc_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_d_widx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_20 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_20;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_20 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => \cdc_reg_reg[15]\(0)
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_d_widx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_21 is
  port (
    widx : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_d_widx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_21 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_21;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_21 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => widx(0)
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_d_widx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24 is
  port (
    \cdc_reg_reg[31]\ : out STD_LOGIC;
    rx_io_c_widx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_ridx_bin_reg[1]\ : in STD_LOGIC;
    sync_0_reg_0 : in STD_LOGIC;
    widx : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24 is
  signal sync_0 : STD_LOGIC;
  signal sync_1 : STD_LOGIC;
  signal sync_2 : STD_LOGIC;
begin
\cdc_reg[31]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \ridx_ridx_bin_reg[1]\,
      I1 => sync_0,
      I2 => sync_0_reg_0,
      I3 => widx(0),
      O => \cdc_reg_reg[31]\
    );
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1,
      Q => sync_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2,
      Q => sync_1
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_c_widx(0),
      Q => sync_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_c_widx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_0_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    source_valid_io_out : in STD_LOGIC;
    \ridx_ridx_bin_reg[2]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_0_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
  signal widx : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\cdc_reg[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82AAAA82AAAAAAAA"
    )
        port map (
      I0 => source_valid_io_out,
      I1 => \ridx_ridx_bin_reg[2]\,
      I2 => widx(1),
      I3 => D(0),
      I4 => sync_0_reg_0(0),
      I5 => sync_0_reg_1,
      O => E(0)
    );
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => widx(1)
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_c_widx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26 is
  port (
    \cdc_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_c_widx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => \cdc_reg_reg[31]\(0)
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_c_widx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27 is
  port (
    widx : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_c_widx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => widx(0)
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_c_widx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30 is
  port (
    \cdc_reg_reg[12]\ : out STD_LOGIC;
    rx_io_bwidx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_ridx_bin_reg[1]\ : in STD_LOGIC;
    sync_0_reg_0 : in STD_LOGIC;
    widx : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30 is
  signal sync_0 : STD_LOGIC;
  signal sync_1 : STD_LOGIC;
  signal sync_2 : STD_LOGIC;
begin
\cdc_reg[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \ridx_ridx_bin_reg[1]\,
      I1 => sync_0,
      I2 => sync_0_reg_0,
      I3 => widx(0),
      O => \cdc_reg_reg[12]\
    );
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1,
      Q => sync_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2,
      Q => sync_1
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_bwidx(0),
      Q => sync_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_bwidx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_0_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    source_valid_io_out : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_0_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
  signal widx : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\cdc_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82AAAA82AAAAAAAA"
    )
        port map (
      I0 => source_valid_io_out,
      I1 => \ridx_ridx_bin_reg[0]\,
      I2 => widx(1),
      I3 => D(0),
      I4 => sync_0_reg_0(0),
      I5 => sync_0_reg_1,
      O => E(0)
    );
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => widx(1)
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_bwidx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32 is
  port (
    \cdc_reg_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_bwidx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => \cdc_reg_reg[12]\(0)
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_bwidx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33 is
  port (
    widx : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_bwidx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => widx(0)
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_bwidx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39 is
  port (
    sync_0 : out STD_LOGIC;
    rx_io_a_widx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39 is
  signal sync_1 : STD_LOGIC;
  signal sync_2 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1,
      Q => sync_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2,
      Q => sync_1
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_a_widx(0),
      Q => sync_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40 is
  port (
    widx : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_a_widx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => widx(0)
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_a_widx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41 is
  port (
    widx : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_a_widx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => widx(0)
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_a_widx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42 is
  port (
    widx : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_a_widx : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => widx(0)
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => rx_io_a_widx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_43 is
  port (
    \ridx_ridx_bin_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ridx_gray_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ridx_gray_reg[1]\ : out STD_LOGIC;
    \ridx_gray_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_gray_reg[3]\ : out STD_LOGIC;
    \ridx_ridx_bin_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : out STD_LOGIC;
    \ridx_ridx_bin_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[5]\ : out STD_LOGIC;
    \ridx_ridx_bin_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_d_reg[7]\ : out STD_LOGIC;
    \rx_e_reg[19]\ : out STD_LOGIC;
    sync_0_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    valid_reg_reg : in STD_LOGIC;
    rx_io_a_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    widx : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sync_0 : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_0 : in STD_LOGIC;
    valid_reg_reg_0 : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_1 : in STD_LOGIC;
    valid_reg_reg_1 : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_2 : in STD_LOGIC;
    valid_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_43 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_43;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_43 is
  signal \cdc_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \^ridx_gray_reg[0]\ : STD_LOGIC;
  signal \^ridx_gray_reg[1]\ : STD_LOGIC;
  signal \^ridx_gray_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ridx_gray_reg[3]\ : STD_LOGIC;
  signal \^ridx_ridx_bin_reg[1]\ : STD_LOGIC;
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cdc_reg[31]_i_3__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \cdc_reg[31]_i_4\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_14__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \ridx_gray[0]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \ridx_gray[0]_i_2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \ridx_ridx_bin[0]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \ridx_ridx_bin[0]_i_1__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \ridx_ridx_bin[0]_i_1__1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \ridx_ridx_bin[0]_i_1__2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \ridx_ridx_bin[1]_i_1__2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \rx_a[19]_i_12\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \state[3]_i_4__0\ : label is "soft_lutpair397";
begin
  \ridx_gray_reg[0]\ <= \^ridx_gray_reg[0]\;
  \ridx_gray_reg[1]\ <= \^ridx_gray_reg[1]\;
  \ridx_gray_reg[2]\(2 downto 0) <= \^ridx_gray_reg[2]\(2 downto 0);
  \ridx_gray_reg[3]\ <= \^ridx_gray_reg[3]\;
  \ridx_ridx_bin_reg[1]\ <= \^ridx_ridx_bin_reg[1]\;
\cdc_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82AAAA82AAAAAAAA"
    )
        port map (
      I0 => \^ridx_ridx_bin_reg[1]\,
      I1 => \^ridx_gray_reg[1]\,
      I2 => widx(0),
      I3 => \^ridx_gray_reg[2]\(2),
      I4 => widx(1),
      I5 => \cdc_reg[31]_i_4_n_0\,
      O => E(0)
    );
\cdc_reg[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F087FFFF"
    )
        port map (
      I0 => valid_reg_reg,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \^ridx_ridx_bin_reg[1]\,
      O => \^ridx_gray_reg[1]\
    );
\cdc_reg[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \^ridx_gray_reg[0]\,
      I1 => sync_0,
      I2 => \^ridx_gray_reg[3]\,
      I3 => widx(2),
      O => \cdc_reg[31]_i_4_n_0\
    );
\data_reg_0_7_0_5_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ridx_ridx_bin_reg[1]\,
      I1 => valid_reg_1,
      O => \free_reg[5]\
    );
\ridx_gray[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ridx_gray_reg[0]\,
      O => \^ridx_gray_reg[2]\(0)
    );
\ridx_gray[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9FF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => valid_reg_reg,
      I3 => \^ridx_ridx_bin_reg[1]\,
      O => \^ridx_gray_reg[0]\
    );
\ridx_gray[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ridx_gray_reg[1]\,
      O => \^ridx_gray_reg[2]\(1)
    );
\ridx_gray[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF7F8000000000"
    )
        port map (
      I0 => Q(0),
      I1 => valid_reg_reg,
      I2 => Q(1),
      I3 => rx_io_a_ridx(0),
      I4 => Q(2),
      I5 => \^ridx_ridx_bin_reg[1]\,
      O => \^ridx_gray_reg[2]\(2)
    );
\ridx_gray[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^ridx_ridx_bin_reg[1]\,
      I1 => Q(1),
      I2 => valid_reg_reg,
      I3 => Q(0),
      I4 => Q(2),
      I5 => rx_io_a_ridx(0),
      O => \^ridx_gray_reg[3]\
    );
\ridx_ridx_bin[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^ridx_ridx_bin_reg[1]\,
      I1 => valid_reg_reg,
      I2 => Q(0),
      O => D(0)
    );
\ridx_ridx_bin[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^ridx_ridx_bin_reg[1]\,
      I1 => \state_reg[1]_0\,
      I2 => \ridx_ridx_bin_reg[0]_2\(0),
      O => \ridx_ridx_bin_reg[0]\(0)
    );
\ridx_ridx_bin[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^ridx_ridx_bin_reg[1]\,
      I1 => valid_reg_reg_0,
      I2 => \ridx_ridx_bin_reg[0]_3\(0),
      O => \ridx_ridx_bin_reg[0]_0\(0)
    );
\ridx_ridx_bin[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^ridx_ridx_bin_reg[1]\,
      I1 => valid_reg_reg_1,
      I2 => \ridx_ridx_bin_reg[0]_4\(0),
      O => \ridx_ridx_bin_reg[0]_1\(0)
    );
\ridx_ridx_bin[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => valid_reg_reg,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^ridx_ridx_bin_reg[1]\,
      O => D(1)
    );
\ridx_ridx_bin[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => Q(0),
      I1 => valid_reg_reg,
      I2 => Q(1),
      I3 => \^ridx_ridx_bin_reg[1]\,
      I4 => Q(2),
      O => D(2)
    );
\rx_a[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ridx_ridx_bin_reg[1]\,
      I1 => valid_reg_3,
      O => \rx_e_reg[19]\
    );
\state[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ridx_ridx_bin_reg[1]\,
      I1 => valid_reg_0,
      O => \state_reg[1]\
    );
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_1_reg_n_0,
      Q => \^ridx_ridx_bin_reg[1]\
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_0_reg_0,
      Q => sync_2_reg_n_0
    );
\tx_d[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ridx_ridx_bin_reg[1]\,
      I1 => valid_reg_2,
      O => \tx_d_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_45 is
  port (
    sync_2_reg_0 : out STD_LOGIC;
    rx_io_a_safe_widx_valid : in STD_LOGIC;
    clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_45 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_45;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_45 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \reg__reg\,
      D => sync_1_reg_n_0,
      Q => sync_2_reg_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \reg__reg\,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \reg__reg\,
      D => rx_io_a_safe_widx_valid,
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_47 is
  port (
    rx_io_a_safe_ridx_valid : out STD_LOGIC;
    sync_0_reg_c : in STD_LOGIC;
    clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_47 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_47;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_47 is
  signal sync_1_reg_c_n_0 : STD_LOGIC;
  signal sync_1_reg_gate_n_0 : STD_LOGIC;
  signal sync_1_reg_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_1_reg_c_n_0 : STD_LOGIC;
  signal sync_2_reg_c_n_0 : STD_LOGIC;
  signal sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c_n_0 : STD_LOGIC;
  attribute srl_name : string;
  attribute srl_name of sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c : label is "\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/sourceA_io_q_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c ";
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \reg__reg\,
      D => sync_1_reg_gate_n_0,
      Q => rx_io_a_safe_ridx_valid
    );
sync_1_reg_c: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \reg__reg\,
      D => sync_2_reg_c_n_0,
      Q => sync_1_reg_c_n_0
    );
sync_1_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sync_1_reg_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_1_reg_c_n_0,
      I1 => sync_1_reg_c_n_0,
      O => sync_1_reg_gate_n_0
    );
sync_1_reg_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_1_reg_c: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c_n_0,
      Q => sync_1_reg_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_1_reg_c_n_0,
      R => '0'
    );
sync_2_reg_c: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \reg__reg\,
      D => sync_0_reg_c,
      Q => sync_2_reg_c_n_0
    );
sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => '1',
      Q => sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_49 is
  port (
    sync_2_reg_c_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_49 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_49;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_49 is
  signal sync_1_reg_c_n_0 : STD_LOGIC;
  signal sync_2_reg_c_n_0 : STD_LOGIC;
begin
sync_0_reg_c: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \reg__reg\,
      D => sync_1_reg_c_n_0,
      Q => sync_2_reg_c_0
    );
sync_1_reg_c: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \reg__reg\,
      D => sync_2_reg_c_n_0,
      Q => sync_1_reg_c_n_0
    );
sync_2_reg_c: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \reg__reg\,
      D => '1',
      Q => sync_2_reg_c_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_67 is
  port (
    ready_reg0 : out STD_LOGIC;
    io_txc_ridx : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    io_txc_widx : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_67 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_67;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_67 is
  signal ridx : STD_LOGIC;
  signal sync_1 : STD_LOGIC;
  signal sync_2 : STD_LOGIC;
begin
\ready_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6090"
    )
        port map (
      I0 => io_txc_widx,
      I1 => ready_reg,
      I2 => sink_valid_io_out,
      I3 => ridx,
      O => ready_reg0
    );
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1,
      Q => ridx
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2,
      Q => sync_1
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => io_txc_ridx,
      Q => sync_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_69 is
  port (
    ready_reg0 : out STD_LOGIC;
    io_rxc_ridx : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    io_rxc_widx : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_69 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_69;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_69 is
  signal sync_0_reg_n_0 : STD_LOGIC;
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
\ready_reg_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6090"
    )
        port map (
      I0 => io_rxc_widx,
      I1 => ready_reg,
      I2 => sink_valid_io_out,
      I3 => sync_0_reg_n_0,
      O => ready_reg0
    );
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => sync_0_reg_n_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => io_rxc_ridx,
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_71 is
  port (
    sync_0 : out STD_LOGIC;
    rx_io_e_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_71 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_71;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_71 is
  signal sync_1 : STD_LOGIC;
  signal sync_2 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1,
      Q => sync_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2,
      Q => sync_1
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_e_ridx(0),
      Q => sync_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_72 is
  port (
    ready_reg0 : out STD_LOGIC;
    rx_io_e_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sync_0_reg_0 : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    \widx_widx_bin_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \widx_gray_reg[3]\ : in STD_LOGIC;
    \widx_widx_bin_reg[2]\ : in STD_LOGIC;
    sync_0_reg_1 : in STD_LOGIC;
    sync_0_reg_2 : in STD_LOGIC;
    sync_0 : in STD_LOGIC;
    \widx_widx_bin_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_72 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_72;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_72 is
  signal \ready_reg_i_2__3_n_0\ : STD_LOGIC;
  signal sync_0_reg_n_0 : STD_LOGIC;
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
\ready_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0E0B0E0E0B0E0"
    )
        port map (
      I0 => \ready_reg_i_2__3_n_0\,
      I1 => sync_0_reg_0,
      I2 => sink_valid_io_out,
      I3 => \widx_widx_bin_reg[0]\,
      I4 => Q(0),
      I5 => \widx_gray_reg[3]\,
      O => ready_reg0
    );
\ready_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
        port map (
      I0 => \widx_widx_bin_reg[2]\,
      I1 => sync_0_reg_n_0,
      I2 => sync_0_reg_1,
      I3 => sync_0_reg_2,
      I4 => sync_0,
      I5 => \widx_widx_bin_reg[1]\,
      O => \ready_reg_i_2__3_n_0\
    );
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => sync_0_reg_n_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_e_ridx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_73 is
  port (
    ready_reg_reg : out STD_LOGIC;
    rx_io_e_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_73 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_73;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_73 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => ready_reg_reg
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_e_ridx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_74 is
  port (
    ready_reg_reg : out STD_LOGIC;
    rx_io_e_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_74 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_74;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_74 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => ready_reg_reg
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_e_ridx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_76 is
  port (
    sync_0 : out STD_LOGIC;
    rx_io_d_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_76 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_76;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_76 is
  signal sync_1 : STD_LOGIC;
  signal sync_2 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1,
      Q => sync_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2,
      Q => sync_1
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_d_ridx(0),
      Q => sync_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_77 is
  port (
    ready_reg0 : out STD_LOGIC;
    rx_io_d_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sync_0_reg_0 : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    \widx_widx_bin_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \widx_gray_reg[3]\ : in STD_LOGIC;
    \widx_widx_bin_reg[2]\ : in STD_LOGIC;
    sync_0 : in STD_LOGIC;
    \widx_widx_bin_reg[1]\ : in STD_LOGIC;
    sync_0_reg_1 : in STD_LOGIC;
    sync_0_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_77 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_77;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_77 is
  signal \ready_reg_i_2__2_n_0\ : STD_LOGIC;
  signal sync_0_reg_n_0 : STD_LOGIC;
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
\ready_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0E0B0E0E0B0E0"
    )
        port map (
      I0 => \ready_reg_i_2__2_n_0\,
      I1 => sync_0_reg_0,
      I2 => sink_valid_io_out,
      I3 => \widx_widx_bin_reg[0]\,
      I4 => Q(0),
      I5 => \widx_gray_reg[3]\,
      O => ready_reg0
    );
\ready_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
        port map (
      I0 => \widx_widx_bin_reg[2]\,
      I1 => sync_0_reg_n_0,
      I2 => sync_0,
      I3 => \widx_widx_bin_reg[1]\,
      I4 => sync_0_reg_1,
      I5 => sync_0_reg_2,
      O => \ready_reg_i_2__2_n_0\
    );
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => sync_0_reg_n_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_d_ridx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_78 is
  port (
    ready_reg_reg : out STD_LOGIC;
    rx_io_d_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_78 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_78;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_78 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => ready_reg_reg
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_d_ridx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_79 is
  port (
    ready_reg_reg : out STD_LOGIC;
    rx_io_d_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_79 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_79;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_79 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => ready_reg_reg
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_d_ridx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_81 is
  port (
    sync_0 : out STD_LOGIC;
    rx_io_c_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_81 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_81;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_81 is
  signal sync_1 : STD_LOGIC;
  signal sync_2 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1,
      Q => sync_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2,
      Q => sync_1
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_c_ridx(0),
      Q => sync_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_82 is
  port (
    ready_reg0 : out STD_LOGIC;
    rx_io_c_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sync_0_reg_0 : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    \widx_widx_bin_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \widx_gray_reg[3]\ : in STD_LOGIC;
    \widx_widx_bin_reg[2]\ : in STD_LOGIC;
    sync_0 : in STD_LOGIC;
    \widx_widx_bin_reg[1]\ : in STD_LOGIC;
    sync_0_reg_1 : in STD_LOGIC;
    sync_0_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_82 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_82;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_82 is
  signal \ready_reg_i_2__1_n_0\ : STD_LOGIC;
  signal sync_0_reg_n_0 : STD_LOGIC;
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
\ready_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0E0B0E0E0B0E0"
    )
        port map (
      I0 => \ready_reg_i_2__1_n_0\,
      I1 => sync_0_reg_0,
      I2 => sink_valid_io_out,
      I3 => \widx_widx_bin_reg[0]\,
      I4 => Q(0),
      I5 => \widx_gray_reg[3]\,
      O => ready_reg0
    );
\ready_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
        port map (
      I0 => \widx_widx_bin_reg[2]\,
      I1 => sync_0_reg_n_0,
      I2 => sync_0,
      I3 => \widx_widx_bin_reg[1]\,
      I4 => sync_0_reg_1,
      I5 => sync_0_reg_2,
      O => \ready_reg_i_2__1_n_0\
    );
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => sync_0_reg_n_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_c_ridx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_83 is
  port (
    ready_reg_reg : out STD_LOGIC;
    rx_io_c_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_83 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_83;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_83 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => ready_reg_reg
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_c_ridx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_84 is
  port (
    ready_reg_reg : out STD_LOGIC;
    rx_io_c_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_84 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_84;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_84 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => ready_reg_reg
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_c_ridx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_86 is
  port (
    sync_0 : out STD_LOGIC;
    rx_io_bridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_86 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_86;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_86 is
  signal sync_1 : STD_LOGIC;
  signal sync_2 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1,
      Q => sync_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2,
      Q => sync_1
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_bridx(0),
      Q => sync_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_87 is
  port (
    ready_reg0 : out STD_LOGIC;
    rx_io_bridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sync_0_reg_0 : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    \widx_widx_bin_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \widx_widx_bin_reg[3]\ : in STD_LOGIC;
    \widx_widx_bin_reg[2]\ : in STD_LOGIC;
    sync_0 : in STD_LOGIC;
    \widx_widx_bin_reg[1]\ : in STD_LOGIC;
    sync_0_reg_1 : in STD_LOGIC;
    sync_0_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_87 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_87;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_87 is
  signal \ready_reg_i_2__0_n_0\ : STD_LOGIC;
  signal sync_0_reg_n_0 : STD_LOGIC;
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
\ready_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0E0B0E0E0B0E0"
    )
        port map (
      I0 => \ready_reg_i_2__0_n_0\,
      I1 => sync_0_reg_0,
      I2 => sink_valid_io_out,
      I3 => \widx_widx_bin_reg[0]\,
      I4 => Q(0),
      I5 => \widx_widx_bin_reg[3]\,
      O => ready_reg0
    );
\ready_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
        port map (
      I0 => \widx_widx_bin_reg[2]\,
      I1 => sync_0_reg_n_0,
      I2 => sync_0,
      I3 => \widx_widx_bin_reg[1]\,
      I4 => sync_0_reg_1,
      I5 => sync_0_reg_2,
      O => \ready_reg_i_2__0_n_0\
    );
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => sync_0_reg_n_0
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_bridx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_88 is
  port (
    ready_reg_reg : out STD_LOGIC;
    rx_io_bridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_88 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_88;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_88 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => ready_reg_reg
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_bridx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_89 is
  port (
    ready_reg_reg : out STD_LOGIC;
    rx_io_bridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_89 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_89;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_89 is
  signal sync_1_reg_n_0 : STD_LOGIC;
  signal sync_2_reg_n_0 : STD_LOGIC;
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_1_reg_n_0,
      Q => ready_reg_reg
    );
sync_1_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sync_2_reg_n_0,
      Q => sync_1_reg_n_0
    );
sync_2_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => rx_io_bridx(0),
      Q => sync_2_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_96 is
  port (
    rx_io_a_safe_widx_valid : out STD_LOGIC;
    sync_0_reg_c : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_96 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_96;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_96 is
  signal sync_1_reg_c_n_0 : STD_LOGIC;
  signal sync_1_reg_gate_n_0 : STD_LOGIC;
  signal sync_1_reg_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_1_reg_c_n_0 : STD_LOGIC;
  signal sync_2_reg_c_n_0 : STD_LOGIC;
  signal sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c_n_0 : STD_LOGIC;
  attribute srl_name : string;
  attribute srl_name of sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c : label is "\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/io_a_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c ";
begin
sync_0_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => \reg__reg\,
      D => sync_1_reg_gate_n_0,
      Q => rx_io_a_safe_widx_valid
    );
sync_1_reg_c: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => \reg__reg\,
      D => sync_2_reg_c_n_0,
      Q => sync_1_reg_c_n_0
    );
sync_1_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sync_1_reg_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_1_reg_c_n_0,
      I1 => sync_1_reg_c_n_0,
      O => sync_1_reg_gate_n_0
    );
sync_1_reg_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_1_reg_c: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c_n_0,
      Q => sync_1_reg_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_1_reg_c_n_0,
      R => '0'
    );
sync_2_reg_c: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => \reg__reg\,
      D => sync_0_reg_c,
      Q => sync_2_reg_c_n_0
    );
sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => chiplink_rx_clk,
      D => '1',
      Q => sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_98 is
  port (
    sync_2_reg_c_0 : out STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_98 : entity is "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_98;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_98 is
  signal sync_1_reg_c_n_0 : STD_LOGIC;
  signal sync_2_reg_c_n_0 : STD_LOGIC;
begin
sync_0_reg_c: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => \reg__reg\,
      D => sync_1_reg_c_n_0,
      Q => sync_2_reg_c_0
    );
sync_1_reg_c: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => \reg__reg\,
      D => sync_2_reg_c_n_0,
      Q => sync_1_reg_c_n_0
    );
sync_2_reg_c: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => \reg__reg\,
      D => '1',
      Q => sync_2_reg_c_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_CAM is
  port (
    cams_0_io_alloc_ready : out STD_LOGIC;
    divertprobes_reg : out STD_LOGIC;
    \bundleOut_0_a_bits_data_rdata_0_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[3]\ : out STD_LOGIC;
    repeat_sel_sel_sources_59_reg : out STD_LOGIC;
    repeat_sel_sel_sources_3_reg : out STD_LOGIC;
    \_GEN_4\ : out STD_LOGIC;
    \_GEN_6\ : out STD_LOGIC;
    repeat_sel_sel_sources_1_reg : out STD_LOGIC;
    repeat_sel_sel_sources_3_reg_0 : out STD_LOGIC;
    repeat_sel_sel_sources_5_reg : out STD_LOGIC;
    repeat_sel_sel_sources_7_reg : out STD_LOGIC;
    repeat_sel_sel_sources_9_reg : out STD_LOGIC;
    repeat_sel_sel_sources_11_reg : out STD_LOGIC;
    repeat_sel_sel_sources_13_reg : out STD_LOGIC;
    repeat_sel_sel_sources_15_reg : out STD_LOGIC;
    repeat_sel_sel_sources_17_reg : out STD_LOGIC;
    repeat_sel_sel_sources_19_reg : out STD_LOGIC;
    repeat_sel_sel_sources_21_reg : out STD_LOGIC;
    repeat_sel_sel_sources_23_reg : out STD_LOGIC;
    repeat_sel_sel_sources_25_reg : out STD_LOGIC;
    repeat_sel_sel_sources_27_reg : out STD_LOGIC;
    repeat_sel_sel_sources_29_reg : out STD_LOGIC;
    repeat_sel_sel_sources_31_reg : out STD_LOGIC;
    repeat_sel_sel_sources_33_reg : out STD_LOGIC;
    repeat_sel_sel_sources_35_reg : out STD_LOGIC;
    repeat_sel_sel_sources_37_reg : out STD_LOGIC;
    repeat_sel_sel_sources_39_reg : out STD_LOGIC;
    repeat_sel_sel_sources_41_reg : out STD_LOGIC;
    repeat_sel_sel_sources_43_reg : out STD_LOGIC;
    repeat_sel_sel_sources_45_reg : out STD_LOGIC;
    repeat_sel_sel_sources_47_reg : out STD_LOGIC;
    repeat_sel_sel_sources_49_reg : out STD_LOGIC;
    repeat_sel_sel_sources_51_reg : out STD_LOGIC;
    repeat_sel_sel_sources_53_reg : out STD_LOGIC;
    repeat_sel_sel_sources_55_reg : out STD_LOGIC;
    repeat_sel_sel_sources_57_reg : out STD_LOGIC;
    repeat_sel_sel_sources_59_reg_0 : out STD_LOGIC;
    repeat_sel_sel_sources_61_reg : out STD_LOGIC;
    repeat_sel_sel_sources_63_reg : out STD_LOGIC;
    count_reg : out STD_LOGIC;
    repeat_sel_sel_sources_62_reg : out STD_LOGIC;
    repeat_sel_sel_sources_60_reg : out STD_LOGIC;
    repeat_sel_sel_sources_58_reg : out STD_LOGIC;
    repeat_sel_sel_sources_56_reg : out STD_LOGIC;
    repeat_sel_sel_sources_54_reg : out STD_LOGIC;
    repeat_sel_sel_sources_52_reg : out STD_LOGIC;
    repeat_sel_sel_sources_50_reg : out STD_LOGIC;
    repeat_sel_sel_sources_48_reg : out STD_LOGIC;
    repeat_sel_sel_sources_46_reg : out STD_LOGIC;
    repeat_sel_sel_sources_44_reg : out STD_LOGIC;
    repeat_sel_sel_sources_42_reg : out STD_LOGIC;
    repeat_sel_sel_sources_40_reg : out STD_LOGIC;
    repeat_sel_sel_sources_38_reg : out STD_LOGIC;
    repeat_sel_sel_sources_36_reg : out STD_LOGIC;
    repeat_sel_sel_sources_34_reg : out STD_LOGIC;
    repeat_sel_sel_sources_32_reg : out STD_LOGIC;
    repeat_sel_sel_sources_30_reg : out STD_LOGIC;
    repeat_sel_sel_sources_28_reg : out STD_LOGIC;
    repeat_sel_sel_sources_26_reg : out STD_LOGIC;
    repeat_sel_sel_sources_24_reg : out STD_LOGIC;
    repeat_sel_sel_sources_22_reg : out STD_LOGIC;
    repeat_sel_sel_sources_20_reg : out STD_LOGIC;
    repeat_sel_sel_sources_18_reg : out STD_LOGIC;
    repeat_sel_sel_sources_16_reg : out STD_LOGIC;
    repeat_sel_sel_sources_14_reg : out STD_LOGIC;
    repeat_sel_sel_sources_12_reg : out STD_LOGIC;
    repeat_sel_sel_sources_10_reg : out STD_LOGIC;
    repeat_sel_sel_sources_8_reg : out STD_LOGIC;
    repeat_sel_sel_sources_6_reg : out STD_LOGIC;
    repeat_sel_sel_sources_4_reg : out STD_LOGIC;
    repeat_sel_sel_sources_2_reg : out STD_LOGIC;
    repeat_sel_sel_sources_0_reg : out STD_LOGIC;
    divertprobes_reg_0 : out STD_LOGIC;
    \shift_reg[31]\ : out STD_LOGIC;
    \saved_opcode_reg[2]\ : out STD_LOGIC;
    full_reg : out STD_LOGIC;
    state : out STD_LOGIC;
    \elts_1_data_reg[16]\ : out STD_LOGIC;
    \free_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    \source_r_reg[1]\ : out STD_LOGIC;
    \q_last_count_reg[4]\ : out STD_LOGIC;
    mbypass_auto_in_1_a_bits_source : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_io_data_MPORT_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    full_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_4_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_4_reg[0]\ : in STD_LOGIC;
    last : in STD_LOGIC;
    fixer_1_auto_in_a_ready : in STD_LOGIC;
    full_reg_1 : in STD_LOGIC;
    bypass_reg_rep : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    chiplink_auto_mbypass_out_a_bits_source : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_first_reg : in STD_LOGIC;
    \r_4_reg[2]_0\ : in STD_LOGIC;
    \free_reg[6]_0\ : in STD_LOGIC;
    a_first : in STD_LOGIC;
    source_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    bundleOut_0_a_bits_data_rdata_written_once : in STD_LOGIC;
    bundleOut_0_a_bits_mask_rdata_written_once : in STD_LOGIC;
    \r_4_reg[1]\ : in STD_LOGIC;
    bypass_reg_rep_0 : in STD_LOGIC;
    a_first_reg_0 : in STD_LOGIC;
    \q_address0_r_reg[2]\ : in STD_LOGIC;
    \repeat_sel_sel_sources_1__0\ : in STD_LOGIC;
    repeat_sel_sel_sources_1 : in STD_LOGIC;
    repeat_sel_sel_sources_3 : in STD_LOGIC;
    bypass_reg_rep_1 : in STD_LOGIC;
    repeat_sel_sel_sources_5 : in STD_LOGIC;
    repeat_sel_sel_sources_7 : in STD_LOGIC;
    \repeat_sel_sel_sources_9__0\ : in STD_LOGIC;
    repeat_sel_sel_sources_9 : in STD_LOGIC;
    repeat_sel_sel_sources_11 : in STD_LOGIC;
    bypass_reg_rep_2 : in STD_LOGIC;
    repeat_sel_sel_sources_13 : in STD_LOGIC;
    repeat_sel_sel_sources_15 : in STD_LOGIC;
    bypass_reg_rep_3 : in STD_LOGIC;
    bypass_reg_rep_4 : in STD_LOGIC;
    repeat_sel_sel_sources_17 : in STD_LOGIC;
    \cdc_reg_reg[13]\ : in STD_LOGIC;
    repeat_sel_sel_sources_19 : in STD_LOGIC;
    repeat_sel_sel_sources_21 : in STD_LOGIC;
    \cdc_reg_reg[13]_0\ : in STD_LOGIC;
    repeat_sel_sel_sources_23 : in STD_LOGIC;
    bypass_reg_rep_5 : in STD_LOGIC;
    bypass_reg_rep_6 : in STD_LOGIC;
    repeat_sel_sel_sources_25 : in STD_LOGIC;
    \r_4_reg[1]_0\ : in STD_LOGIC;
    repeat_sel_sel_sources_27 : in STD_LOGIC;
    repeat_sel_sel_sources_29 : in STD_LOGIC;
    \cdc_reg_reg[15]\ : in STD_LOGIC;
    \cdc_reg_reg[14]\ : in STD_LOGIC;
    repeat_sel_sel_sources_31 : in STD_LOGIC;
    bypass_reg_rep_7 : in STD_LOGIC;
    bypass_reg_rep_8 : in STD_LOGIC;
    repeat_sel_sel_sources_33 : in STD_LOGIC;
    \cdc_reg_reg[13]_1\ : in STD_LOGIC;
    repeat_sel_sel_sources_35 : in STD_LOGIC;
    repeat_sel_sel_sources_37 : in STD_LOGIC;
    \r_4_reg[0]_0\ : in STD_LOGIC;
    repeat_sel_sel_sources_39 : in STD_LOGIC;
    bypass_reg_rep_9 : in STD_LOGIC;
    repeat_sel_sel_sources_41 : in STD_LOGIC;
    \r_4_reg[2]_1\ : in STD_LOGIC;
    repeat_sel_sel_sources_43 : in STD_LOGIC;
    repeat_sel_sel_sources_45 : in STD_LOGIC;
    repeat_sel_sel_sources_47 : in STD_LOGIC;
    repeat_sel_sel_sources_49 : in STD_LOGIC;
    \r_4_reg[1]_1\ : in STD_LOGIC;
    repeat_sel_sel_sources_51 : in STD_LOGIC;
    repeat_sel_sel_sources_53 : in STD_LOGIC;
    repeat_sel_sel_sources_55 : in STD_LOGIC;
    repeat_sel_sel_sources_57 : in STD_LOGIC;
    \cdc_reg_reg[15]_0\ : in STD_LOGIC;
    repeat_sel_sel_sources_59 : in STD_LOGIC;
    repeat_sel_sel_sources_61 : in STD_LOGIC;
    repeat_sel_sel_sources_63 : in STD_LOGIC;
    count_reg_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    bypass_reg_rep_10 : in STD_LOGIC;
    bypass_reg_rep_11 : in STD_LOGIC;
    repeat_sel_sel_sources_62 : in STD_LOGIC;
    \cdc_reg_reg[13]_2\ : in STD_LOGIC;
    a_first_reg_1 : in STD_LOGIC;
    repeat_sel_sel_sources_60 : in STD_LOGIC;
    repeat_sel_sel_sources_58 : in STD_LOGIC;
    repeat_sel_sel_sources_56 : in STD_LOGIC;
    repeat_sel_sel_sources_54 : in STD_LOGIC;
    repeat_sel_sel_sources_52 : in STD_LOGIC;
    repeat_sel_sel_sources_50 : in STD_LOGIC;
    repeat_sel_sel_sources_48 : in STD_LOGIC;
    bypass_reg_rep_12 : in STD_LOGIC;
    bypass_reg_rep_13 : in STD_LOGIC;
    repeat_sel_sel_sources_46 : in STD_LOGIC;
    bypass_reg_rep_14 : in STD_LOGIC;
    repeat_sel_sel_sources_44 : in STD_LOGIC;
    repeat_sel_sel_sources_42 : in STD_LOGIC;
    bypass_reg_rep_15 : in STD_LOGIC;
    repeat_sel_sel_sources_40 : in STD_LOGIC;
    a_first_reg_2 : in STD_LOGIC;
    repeat_sel_sel_sources_38 : in STD_LOGIC;
    repeat_sel_sel_sources_36 : in STD_LOGIC;
    repeat_sel_sel_sources_34 : in STD_LOGIC;
    repeat_sel_sel_sources_32 : in STD_LOGIC;
    bypass_reg_rep_16 : in STD_LOGIC;
    repeat_sel_sel_sources_30 : in STD_LOGIC;
    repeat_sel_sel_sources_28 : in STD_LOGIC;
    repeat_sel_sel_sources_26 : in STD_LOGIC;
    repeat_sel_sel_sources_24 : in STD_LOGIC;
    repeat_sel_sel_sources_22 : in STD_LOGIC;
    repeat_sel_sel_sources_20 : in STD_LOGIC;
    repeat_sel_sel_sources_18 : in STD_LOGIC;
    repeat_sel_sel_sources_16 : in STD_LOGIC;
    \repeat_sel_sel_sources_14__0\ : in STD_LOGIC;
    repeat_sel_sel_sources_14 : in STD_LOGIC;
    repeat_sel_sel_sources_12 : in STD_LOGIC;
    bypass_reg_rep_17 : in STD_LOGIC;
    repeat_sel_sel_sources_10 : in STD_LOGIC;
    repeat_sel_sel_sources_8 : in STD_LOGIC;
    repeat_sel_sel_sources_6 : in STD_LOGIC;
    \repeat_sel_sel_sources_4__0\ : in STD_LOGIC;
    repeat_sel_sel_sources_4 : in STD_LOGIC;
    \repeat_sel_sel_sources_2__0\ : in STD_LOGIC;
    repeat_sel_sel_sources_2 : in STD_LOGIC;
    repeat_sel_sel_sources_0 : in STD_LOGIC;
    divertprobes : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_0_reg : in STD_LOGIC;
    \stall_counter_reg[1]\ : in STD_LOGIC;
    \cdc_reg_reg[3]\ : in STD_LOGIC;
    \state_reg[3]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \stalls_id_6_reg[1]\ : in STD_LOGIC;
    \saved_address_reg[31]\ : in STD_LOGIC;
    \stalls_id_5_reg[0]\ : in STD_LOGIC;
    bypass_reg_rep_18 : in STD_LOGIC;
    \state_reg[2]\ : in STD_LOGIC;
    full_reg_2 : in STD_LOGIC;
    sync_0_reg_0 : in STD_LOGIC;
    \r_4_reg[2]_2\ : in STD_LOGIC;
    \ram_source_reg[2]\ : in STD_LOGIC;
    \ram_source_reg[3]\ : in STD_LOGIC;
    \ram_source_reg[2]_0\ : in STD_LOGIC;
    \ram_source_reg[2]_1\ : in STD_LOGIC;
    \ram_source_reg[2]_2\ : in STD_LOGIC;
    \ram_source_reg[2]_3\ : in STD_LOGIC;
    \ram_source_reg[2]_4\ : in STD_LOGIC;
    \ram_source_reg[2]_5\ : in STD_LOGIC;
    sinkD_io_a_tlSource_bits : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cams_1_io_key : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cdc_reg_reg[13]_3\ : in STD_LOGIC;
    \r_4_reg[1]_2\ : in STD_LOGIC;
    cams_2_io_key : in STD_LOGIC_VECTOR ( 0 to 0 );
    cams_3_io_key : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : in STD_LOGIC;
    \free_reg[6]_1\ : in STD_LOGIC;
    \free_reg[6]_2\ : in STD_LOGIC;
    cams_1_io_alloc_ready : in STD_LOGIC;
    cams_3_io_alloc_ready : in STD_LOGIC;
    clk : in STD_LOGIC;
    cams_0_io_alloc_bits : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_CAM : entity is "FPGA_CAM";
end meisha_chiplink_master_0_1_FPGA_CAM;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_CAM is
  signal \^addrd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_free_T_2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^cams_0_io_alloc_ready\ : STD_LOGIC;
  signal cams_0_io_key : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \counter[3]_i_5_n_0\ : STD_LOGIC;
  signal \^counter_reg[3]\ : STD_LOGIC;
  signal data_reg_0_7_0_5_i_17_n_0 : STD_LOGIC;
  signal data_reg_0_7_0_5_i_19_n_0 : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_1__2_n_0\ : STD_LOGIC;
  signal \^divertprobes_reg\ : STD_LOGIC;
  signal \elts_1_data[31]_i_26_n_0\ : STD_LOGIC;
  signal \free[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \free[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \free[6]_i_2_n_0\ : STD_LOGIC;
  signal \free[7]_i_2_n_0\ : STD_LOGIC;
  signal \^free_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \free_reg_n_0_[1]\ : STD_LOGIC;
  signal \free_reg_n_0_[2]\ : STD_LOGIC;
  signal \free_reg_n_0_[3]\ : STD_LOGIC;
  signal \free_reg_n_0_[4]\ : STD_LOGIC;
  signal \free_reg_n_0_[5]\ : STD_LOGIC;
  signal \free_reg_n_0_[6]\ : STD_LOGIC;
  signal \free_reg_n_0_[7]\ : STD_LOGIC;
  signal \^full_reg\ : STD_LOGIC;
  signal \^q_last_count_reg[4]\ : STD_LOGIC;
  signal repeat_sel_sel_sources_11_i_2_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_18_i_2_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_27_i_2_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_34_i_2_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_37_i_2_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_39_i_2_n_0 : STD_LOGIC;
  signal \^repeat_sel_sel_sources_3_reg\ : STD_LOGIC;
  signal repeat_sel_sel_sources_43_i_3_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_44_i_3_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_52_i_2_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_55_i_2_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_57_i_2_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_58_i_3_n_0 : STD_LOGIC;
  signal \^repeat_sel_sel_sources_59_reg\ : STD_LOGIC;
  signal repeat_sel_sel_sources_60_i_2_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_62_i_2_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_63_i_2_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_7_i_2_n_0 : STD_LOGIC;
  signal \shift[31]_i_4_n_0\ : STD_LOGIC;
  signal \^shift_reg[31]\ : STD_LOGIC;
  signal \source_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \^source_r_reg[1]\ : STD_LOGIC;
  signal \widget_1/repeat_sel_sel_sources_6__0\ : STD_LOGIC;
  signal NLW_data_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of bundleOut_0_a_bits_data_rdata_written_once_i_1 : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \bundleOut_0_a_bits_mask_rdata_0[3]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of count_i_1 : label is "soft_lutpair295";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_0_5 : label is "";
  attribute SOFT_HLUTNM of data_reg_0_7_0_5_i_14 : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of data_reg_0_7_0_5_i_18 : label is "soft_lutpair292";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_6_11 : label is "";
  attribute SOFT_HLUTNM of \free[3]_i_2__1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \free[7]_i_2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of repeat_sel_sel_sources_37_i_2 : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of repeat_sel_sel_sources_57_i_2 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of repeat_sel_sel_sources_58_i_3 : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of repeat_sel_sel_sources_6_i_2 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of repeat_sel_sel_sources_9_i_1 : label is "soft_lutpair293";
begin
  ADDRD(0) <= \^addrd\(0);
  cams_0_io_alloc_ready <= \^cams_0_io_alloc_ready\;
  \counter_reg[3]\ <= \^counter_reg[3]\;
  divertprobes_reg <= \^divertprobes_reg\;
  \free_reg[2]_0\(0) <= \^free_reg[2]_0\(0);
  full_reg <= \^full_reg\;
  \q_last_count_reg[4]\ <= \^q_last_count_reg[4]\;
  repeat_sel_sel_sources_3_reg <= \^repeat_sel_sel_sources_3_reg\;
  repeat_sel_sel_sources_59_reg <= \^repeat_sel_sel_sources_59_reg\;
  \shift_reg[31]\ <= \^shift_reg[31]\;
  \source_r_reg[1]\ <= \^source_r_reg[1]\;
bundleOut_0_a_bits_data_rdata_written_once_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^counter_reg[3]\,
      I1 => last,
      I2 => bundleOut_0_a_bits_data_rdata_written_once,
      O => \_GEN_4\
    );
\bundleOut_0_a_bits_mask_rdata_0[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^counter_reg[3]\,
      I1 => last,
      O => \bundleOut_0_a_bits_data_rdata_0_reg[0]\(0)
    );
bundleOut_0_a_bits_mask_rdata_written_once_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^counter_reg[3]\,
      I1 => last,
      I2 => bundleOut_0_a_bits_mask_rdata_written_once,
      O => \_GEN_6\
    );
count_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0848"
    )
        port map (
      I0 => count_reg_0,
      I1 => resetn,
      I2 => \^counter_reg[3]\,
      I3 => last,
      O => count_reg
    );
\counter[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => \^q_last_count_reg[4]\,
      I2 => \r_4_reg[2]_0\,
      I3 => \free_reg[6]_1\,
      I4 => a_first,
      O => \^shift_reg[31]\
    );
\counter[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005D"
    )
        port map (
      I0 => last,
      I1 => fixer_1_auto_in_a_ready,
      I2 => full_reg_1,
      I3 => \counter[3]_i_5_n_0\,
      O => \^counter_reg[3]\
    );
\counter[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FFF2FFFFFFF2"
    )
        port map (
      I0 => sync_0_reg,
      I1 => \stall_counter_reg[1]\,
      I2 => bypass_reg_rep,
      I3 => \^shift_reg[31]\,
      I4 => \cdc_reg_reg[3]\,
      I5 => \state_reg[3]\,
      O => \counter[3]_i_5_n_0\
    );
data_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 1) => cams_0_io_key(2 downto 1),
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(1 downto 0),
      DIB(1 downto 0) => cams_0_io_alloc_bits(3 downto 2),
      DIC(1 downto 0) => cams_0_io_alloc_bits(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data(1 downto 0),
      DOB(1 downto 0) => data_io_data_MPORT_data(3 downto 2),
      DOC(1 downto 0) => data_io_data_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_data_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__2_n_0\
    );
data_reg_0_7_0_5_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => data_reg_0_7_0_5_i_17_n_0,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[7]\,
      O => cams_0_io_key(2)
    );
data_reg_0_7_0_5_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^source_r_reg[1]\,
      O => cams_0_io_key(1)
    );
\data_reg_0_7_0_5_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222F222FFFFFFFF"
    )
        port map (
      I0 => \free_reg_n_0_[1]\,
      I1 => \^free_reg[2]_0\(0),
      I2 => data_reg_0_7_0_5_i_17_n_0,
      I3 => \free_reg_n_0_[5]\,
      I4 => \free_reg_n_0_[4]\,
      I5 => data_reg_0_7_0_5_i_19_n_0,
      O => \^addrd\(0)
    );
data_reg_0_7_0_5_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => data_reg_0_7_0_5_i_17_n_0,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[7]\,
      O => \^cams_0_io_alloc_ready\
    );
data_reg_0_7_0_5_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^free_reg[2]_0\(0),
      I1 => \free_reg_n_0_[1]\,
      I2 => \free_reg_n_0_[2]\,
      I3 => \free_reg_n_0_[3]\,
      O => data_reg_0_7_0_5_i_17_n_0
    );
data_reg_0_7_0_5_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA2"
    )
        port map (
      I0 => data_reg_0_7_0_5_i_19_n_0,
      I1 => \free_reg_n_0_[2]\,
      I2 => \free_reg_n_0_[1]\,
      I3 => \^free_reg[2]_0\(0),
      I4 => \free[6]_i_2_n_0\,
      O => \^source_r_reg[1]\
    );
data_reg_0_7_0_5_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFEFFFFFF"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[5]\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \free_reg_n_0_[7]\,
      I4 => \free[3]_i_2__1_n_0\,
      I5 => \free_reg_n_0_[3]\,
      O => data_reg_0_7_0_5_i_19_n_0
    );
\data_reg_0_7_0_5_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => \^cams_0_io_alloc_ready\,
      I1 => full_reg_0,
      I2 => Q(3),
      I3 => \^divertprobes_reg\,
      I4 => \r_4_reg[2]\(2),
      I5 => \r_4_reg[0]\,
      O => \data_reg_0_7_0_5_i_1__2_n_0\
    );
data_reg_0_7_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 1) => cams_0_io_key(2 downto 1),
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(13 downto 12),
      DIB(1 downto 0) => cams_0_io_alloc_bits(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data(13 downto 12),
      DOB(1 downto 0) => data_io_data_MPORT_data(15 downto 14),
      DOC(1 downto 0) => NLW_data_reg_0_7_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_data_reg_0_7_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__2_n_0\
    );
data_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 1) => cams_0_io_key(2 downto 1),
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(7 downto 6),
      DIB(1 downto 0) => cams_0_io_alloc_bits(9 downto 8),
      DIC(1 downto 0) => cams_0_io_alloc_bits(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data(7 downto 6),
      DOB(1 downto 0) => data_io_data_MPORT_data(9 downto 8),
      DOC(1 downto 0) => data_io_data_MPORT_data(11 downto 10),
      DOD(1 downto 0) => NLW_data_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__2_n_0\
    );
divertprobes_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAA2AAAAAAAAA"
    )
        port map (
      I0 => divertprobes,
      I1 => D(0),
      I2 => Q(0),
      I3 => \^divertprobes_reg\,
      I4 => \r_1_reg[1]\(0),
      I5 => \^counter_reg[3]\,
      O => divertprobes_reg_0
    );
divertprobes_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => \state_reg[1]\,
      O => \^divertprobes_reg\
    );
\elts_1_data[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => full_reg_2,
      I1 => sync_0_reg_0,
      I2 => \r_4_reg[2]_0\,
      I3 => \r_4_reg[0]\,
      I4 => \^cams_0_io_alloc_ready\,
      I5 => \elts_1_data[31]_i_26_n_0\,
      O => \elts_1_data_reg[16]\
    );
\elts_1_data[31]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6FF66FF6FFFF"
    )
        port map (
      I0 => \^addrd\(0),
      I1 => sinkD_io_a_tlSource_bits(0),
      I2 => sinkD_io_a_tlSource_bits(2),
      I3 => cams_0_io_key(2),
      I4 => sinkD_io_a_tlSource_bits(1),
      I5 => \^source_r_reg[1]\,
      O => \elts_1_data[31]_i_26_n_0\
    );
\free[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \^free_reg[2]_0\(0),
      I1 => \r_4_reg[2]_2\,
      I2 => \free_reg_n_0_[1]\,
      I3 => \ram_source_reg[2]\,
      I4 => \ram_source_reg[3]\,
      O => \_free_T_2\(1)
    );
\free[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \free_reg_n_0_[1]\,
      I1 => \^free_reg[2]_0\(0),
      I2 => \r_4_reg[2]_2\,
      I3 => \free_reg_n_0_[2]\,
      I4 => \ram_source_reg[2]_0\,
      I5 => \ram_source_reg[3]\,
      O => \_free_T_2\(2)
    );
\free[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \free[3]_i_2__1_n_0\,
      I1 => \r_4_reg[2]_2\,
      I2 => \free_reg_n_0_[3]\,
      I3 => \ram_source_reg[2]_1\,
      I4 => \ram_source_reg[3]\,
      O => \_free_T_2\(3)
    );
\free[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \free_reg_n_0_[2]\,
      I1 => \free_reg_n_0_[1]\,
      I2 => \^free_reg[2]_0\(0),
      O => \free[3]_i_2__1_n_0\
    );
\free[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF700F700F700"
    )
        port map (
      I0 => \free[4]_i_2__0_n_0\,
      I1 => \r_4_reg[2]_0\,
      I2 => full_reg_0,
      I3 => \free_reg_n_0_[4]\,
      I4 => \ram_source_reg[2]_5\,
      I5 => \ram_source_reg[3]\,
      O => \_free_T_2\(4)
    );
\free[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A2020202A"
    )
        port map (
      I0 => cams_0_io_key(2),
      I1 => \r_4_reg[2]\(1),
      I2 => \^divertprobes_reg\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => \r_4_reg[2]\(0),
      O => \free[4]_i_2__0_n_0\
    );
\free[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCC8CCC8CCC8C"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[5]\,
      I2 => data_reg_0_7_0_5_i_17_n_0,
      I3 => \r_4_reg[2]_2\,
      I4 => \ram_source_reg[2]_2\,
      I5 => \ram_source_reg[3]\,
      O => \_free_T_2\(5)
    );
\free[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \free[6]_i_2_n_0\,
      I1 => \r_4_reg[2]_2\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \ram_source_reg[2]_3\,
      I4 => \ram_source_reg[3]\,
      O => \_free_T_2\(6)
    );
\free[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \free[3]_i_2__1_n_0\,
      I1 => \free_reg_n_0_[5]\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \free_reg_n_0_[3]\,
      I4 => \free_reg_n_0_[4]\,
      O => \free[6]_i_2_n_0\
    );
\free[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \free[7]_i_2_n_0\,
      I1 => \r_4_reg[2]_2\,
      I2 => \free_reg_n_0_[7]\,
      I3 => \ram_source_reg[3]\,
      I4 => \ram_source_reg[2]_4\,
      O => \_free_T_2\(7)
    );
\free[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => data_reg_0_7_0_5_i_17_n_0,
      I1 => \free_reg_n_0_[7]\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \free_reg_n_0_[5]\,
      I4 => \free_reg_n_0_[4]\,
      O => \free[7]_i_2_n_0\
    );
\free_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \free_reg[0]_0\(0),
      Q => \^free_reg[2]_0\(0),
      S => SR(0)
    );
\free_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(1),
      Q => \free_reg_n_0_[1]\,
      S => SR(0)
    );
\free_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(2),
      Q => \free_reg_n_0_[2]\,
      S => SR(0)
    );
\free_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(3),
      Q => \free_reg_n_0_[3]\,
      S => SR(0)
    );
\free_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(4),
      Q => \free_reg_n_0_[4]\,
      S => SR(0)
    );
\free_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(5),
      Q => \free_reg_n_0_[5]\,
      S => SR(0)
    );
\free_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(6),
      Q => \free_reg_n_0_[6]\,
      S => SR(0)
    );
\free_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(7),
      Q => \free_reg_n_0_[7]\,
      S => SR(0)
    );
\io_axi4_0_arid[0]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454555455555555"
    )
        port map (
      I0 => full_reg_1,
      I1 => bypass_reg_rep_18,
      I2 => \^shift_reg[31]\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \state_reg[3]\,
      I5 => last,
      O => \^full_reg\
    );
\io_axi4_0_arid[0]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F80008"
    )
        port map (
      I0 => CO(0),
      I1 => \stalls_id_6_reg[1]\,
      I2 => \saved_address_reg[31]\,
      I3 => \^full_reg\,
      I4 => \stalls_id_5_reg[0]\,
      O => \saved_opcode_reg[2]\
    );
\q_last_count[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF033AA00F033AA"
    )
        port map (
      I0 => \^cams_0_io_alloc_ready\,
      I1 => \free_reg[6]_2\,
      I2 => cams_1_io_alloc_ready,
      I3 => \r_4_reg[1]_2\,
      I4 => \cdc_reg_reg[13]_3\,
      I5 => cams_3_io_alloc_ready,
      O => \^q_last_count_reg[4]\
    );
\ram_echo_tl_state_source[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => \source_r[2]_i_2_n_0\,
      I1 => \r_4_reg[2]_0\,
      I2 => \free_reg[6]_0\,
      I3 => a_first,
      I4 => source_r(0),
      I5 => bypass_reg_rep,
      O => \^repeat_sel_sel_sources_59_reg\
    );
repeat_sel_sel_sources_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \^repeat_sel_sel_sources_3_reg\,
      I3 => a_first_reg_1,
      I4 => \r_4_reg[1]\,
      I5 => repeat_sel_sel_sources_0,
      O => repeat_sel_sel_sources_0_reg
    );
repeat_sel_sel_sources_10_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => bypass_reg_rep_15,
      I3 => bypass_reg_rep_17,
      I4 => \r_4_reg[1]\,
      I5 => repeat_sel_sel_sources_10,
      O => repeat_sel_sel_sources_10_reg
    );
repeat_sel_sel_sources_11_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_11_i_2_n_0,
      I3 => a_first_reg_0,
      I4 => \r_4_reg[1]\,
      I5 => repeat_sel_sel_sources_11,
      O => repeat_sel_sel_sources_11_reg
    );
repeat_sel_sel_sources_11_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEFFFFFFFEF"
    )
        port map (
      I0 => \^repeat_sel_sel_sources_59_reg\,
      I1 => bypass_reg_rep,
      I2 => Q(1),
      I3 => \state_reg[0]\,
      I4 => \state_reg[1]\,
      I5 => \r_4_reg[2]\(0),
      O => repeat_sel_sel_sources_11_i_2_n_0
    );
repeat_sel_sel_sources_12_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => a_first_reg_1,
      I3 => repeat_sel_sel_sources_62_i_2_n_0,
      I4 => \r_4_reg[1]\,
      I5 => repeat_sel_sel_sources_12,
      O => repeat_sel_sel_sources_12_reg
    );
repeat_sel_sel_sources_13_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => bypass_reg_rep_2,
      I3 => repeat_sel_sel_sources_37_i_2_n_0,
      I4 => \r_4_reg[1]\,
      I5 => repeat_sel_sel_sources_13,
      O => repeat_sel_sel_sources_13_reg
    );
repeat_sel_sel_sources_14_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \repeat_sel_sel_sources_14__0\,
      I3 => repeat_sel_sel_sources_14,
      O => repeat_sel_sel_sources_14_reg
    );
repeat_sel_sel_sources_15_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_63_i_2_n_0,
      I3 => \r_4_reg[1]\,
      I4 => repeat_sel_sel_sources_15,
      O => repeat_sel_sel_sources_15_reg
    );
repeat_sel_sel_sources_16_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \^repeat_sel_sel_sources_3_reg\,
      I3 => bypass_reg_rep_5,
      I4 => bypass_reg_rep_16,
      I5 => repeat_sel_sel_sources_16,
      O => repeat_sel_sel_sources_16_reg
    );
repeat_sel_sel_sources_17_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \^repeat_sel_sel_sources_3_reg\,
      I3 => bypass_reg_rep_3,
      I4 => bypass_reg_rep_4,
      I5 => repeat_sel_sel_sources_17,
      O => repeat_sel_sel_sources_17_reg
    );
repeat_sel_sel_sources_18_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_18_i_2_n_0,
      I3 => chiplink_auto_mbypass_out_a_bits_source(0),
      I4 => \cdc_reg_reg[15]\,
      I5 => repeat_sel_sel_sources_18,
      O => repeat_sel_sel_sources_18_reg
    );
repeat_sel_sel_sources_18_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBFFFBF"
    )
        port map (
      I0 => \^repeat_sel_sel_sources_3_reg\,
      I1 => a_first_reg,
      I2 => Q(2),
      I3 => \^divertprobes_reg\,
      I4 => \r_4_reg[2]\(1),
      I5 => bypass_reg_rep,
      O => repeat_sel_sel_sources_18_i_2_n_0
    );
repeat_sel_sel_sources_19_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \cdc_reg_reg[13]\,
      I3 => a_first_reg_0,
      I4 => repeat_sel_sel_sources_27_i_2_n_0,
      I5 => repeat_sel_sel_sources_19,
      O => repeat_sel_sel_sources_19_reg
    );
repeat_sel_sel_sources_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \repeat_sel_sel_sources_1__0\,
      I3 => repeat_sel_sel_sources_1,
      O => repeat_sel_sel_sources_1_reg
    );
repeat_sel_sel_sources_20_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => bypass_reg_rep_0,
      I3 => repeat_sel_sel_sources_60_i_2_n_0,
      I4 => bypass_reg_rep_4,
      I5 => repeat_sel_sel_sources_20,
      O => repeat_sel_sel_sources_20_reg
    );
repeat_sel_sel_sources_21_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \cdc_reg_reg[13]\,
      I3 => repeat_sel_sel_sources_37_i_2_n_0,
      I4 => bypass_reg_rep_4,
      I5 => repeat_sel_sel_sources_21,
      O => repeat_sel_sel_sources_21_reg
    );
repeat_sel_sel_sources_22_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \cdc_reg_reg[13]\,
      I3 => a_first_reg_2,
      I4 => bypass_reg_rep_16,
      I5 => repeat_sel_sel_sources_22,
      O => repeat_sel_sel_sources_22_reg
    );
repeat_sel_sel_sources_23_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_60_i_2_n_0,
      I3 => a_first_reg_0,
      I4 => \cdc_reg_reg[13]_0\,
      I5 => repeat_sel_sel_sources_23,
      O => repeat_sel_sel_sources_23_reg
    );
repeat_sel_sel_sources_24_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => bypass_reg_rep_15,
      I3 => \r_4_reg[1]_0\,
      I4 => bypass_reg_rep_4,
      I5 => repeat_sel_sel_sources_24,
      O => repeat_sel_sel_sources_24_reg
    );
repeat_sel_sel_sources_25_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => bypass_reg_rep_5,
      I3 => bypass_reg_rep_6,
      I4 => repeat_sel_sel_sources_27_i_2_n_0,
      I5 => repeat_sel_sel_sources_25,
      O => repeat_sel_sel_sources_25_reg
    );
repeat_sel_sel_sources_26_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => bypass_reg_rep_11,
      I3 => bypass_reg_rep_12,
      I4 => repeat_sel_sel_sources_27_i_2_n_0,
      I5 => repeat_sel_sel_sources_26,
      O => repeat_sel_sel_sources_26_reg
    );
repeat_sel_sel_sources_27_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \r_4_reg[1]_0\,
      I3 => a_first_reg_0,
      I4 => repeat_sel_sel_sources_27_i_2_n_0,
      I5 => repeat_sel_sel_sources_27,
      O => repeat_sel_sel_sources_27_reg
    );
repeat_sel_sel_sources_27_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABBBABABAAA"
    )
        port map (
      I0 => \^repeat_sel_sel_sources_59_reg\,
      I1 => bypass_reg_rep,
      I2 => \r_4_reg[2]\(2),
      I3 => \state_reg[0]\,
      I4 => \state_reg[1]\,
      I5 => Q(3),
      O => repeat_sel_sel_sources_27_i_2_n_0
    );
repeat_sel_sel_sources_28_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => bypass_reg_rep_11,
      I3 => repeat_sel_sel_sources_44_i_3_n_0,
      I4 => bypass_reg_rep_4,
      I5 => repeat_sel_sel_sources_28,
      O => repeat_sel_sel_sources_28_reg
    );
repeat_sel_sel_sources_29_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_60_i_2_n_0,
      I3 => bypass_reg_rep_6,
      I4 => bypass_reg_rep_4,
      I5 => repeat_sel_sel_sources_29,
      O => repeat_sel_sel_sources_29_reg
    );
repeat_sel_sel_sources_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \repeat_sel_sel_sources_2__0\,
      I3 => repeat_sel_sel_sources_2,
      O => repeat_sel_sel_sources_2_reg
    );
repeat_sel_sel_sources_30_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_60_i_2_n_0,
      I3 => bypass_reg_rep_12,
      I4 => bypass_reg_rep_16,
      I5 => repeat_sel_sel_sources_30,
      O => repeat_sel_sel_sources_30_reg
    );
repeat_sel_sel_sources_31_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_63_i_2_n_0,
      I3 => \cdc_reg_reg[15]\,
      I4 => \cdc_reg_reg[14]\,
      I5 => repeat_sel_sel_sources_31,
      O => repeat_sel_sel_sources_31_reg
    );
repeat_sel_sel_sources_32_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \^repeat_sel_sel_sources_3_reg\,
      I3 => bypass_reg_rep_9,
      I4 => bypass_reg_rep_13,
      I5 => repeat_sel_sel_sources_32,
      O => repeat_sel_sel_sources_32_reg
    );
repeat_sel_sel_sources_33_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \^repeat_sel_sel_sources_3_reg\,
      I3 => bypass_reg_rep_7,
      I4 => bypass_reg_rep_8,
      I5 => repeat_sel_sel_sources_33,
      O => repeat_sel_sel_sources_33_reg
    );
repeat_sel_sel_sources_34_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_34_i_2_n_0,
      I3 => \cdc_reg_reg[14]\,
      I4 => chiplink_auto_mbypass_out_a_bits_source(0),
      I5 => repeat_sel_sel_sources_34,
      O => repeat_sel_sel_sources_34_reg
    );
repeat_sel_sel_sources_34_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBFFFBF"
    )
        port map (
      I0 => \^repeat_sel_sel_sources_3_reg\,
      I1 => a_first_reg,
      I2 => Q(3),
      I3 => \^divertprobes_reg\,
      I4 => \r_4_reg[2]\(2),
      I5 => bypass_reg_rep,
      O => repeat_sel_sel_sources_34_i_2_n_0
    );
repeat_sel_sel_sources_35_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \cdc_reg_reg[13]_1\,
      I3 => a_first_reg_0,
      I4 => repeat_sel_sel_sources_43_i_3_n_0,
      I5 => repeat_sel_sel_sources_35,
      O => repeat_sel_sel_sources_35_reg
    );
repeat_sel_sel_sources_36_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => bypass_reg_rep_0,
      I3 => repeat_sel_sel_sources_55_i_2_n_0,
      I4 => bypass_reg_rep_8,
      I5 => repeat_sel_sel_sources_36,
      O => repeat_sel_sel_sources_36_reg
    );
repeat_sel_sel_sources_37_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \cdc_reg_reg[13]_1\,
      I3 => repeat_sel_sel_sources_37_i_2_n_0,
      I4 => bypass_reg_rep_8,
      I5 => repeat_sel_sel_sources_37,
      O => repeat_sel_sel_sources_37_reg
    );
repeat_sel_sel_sources_37_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^repeat_sel_sel_sources_59_reg\,
      I1 => chiplink_auto_mbypass_out_a_bits_source(0),
      O => repeat_sel_sel_sources_37_i_2_n_0
    );
repeat_sel_sel_sources_38_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \cdc_reg_reg[13]_1\,
      I3 => a_first_reg_2,
      I4 => bypass_reg_rep_13,
      I5 => repeat_sel_sel_sources_38,
      O => repeat_sel_sel_sources_38_reg
    );
repeat_sel_sel_sources_39_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_39_i_2_n_0,
      I3 => \cdc_reg_reg[14]\,
      I4 => \r_4_reg[0]_0\,
      I5 => repeat_sel_sel_sources_39,
      O => repeat_sel_sel_sources_39_reg
    );
repeat_sel_sel_sources_39_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF57F7"
    )
        port map (
      I0 => \^repeat_sel_sel_sources_59_reg\,
      I1 => Q(3),
      I2 => \^divertprobes_reg\,
      I3 => \r_4_reg[2]\(2),
      I4 => bypass_reg_rep,
      I5 => a_first_reg_0,
      O => repeat_sel_sel_sources_39_i_2_n_0
    );
repeat_sel_sel_sources_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \^repeat_sel_sel_sources_3_reg\,
      I3 => a_first_reg_0,
      I4 => \r_4_reg[1]\,
      I5 => repeat_sel_sel_sources_3,
      O => repeat_sel_sel_sources_3_reg_0
    );
repeat_sel_sel_sources_40_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => bypass_reg_rep_15,
      I3 => \r_4_reg[2]_1\,
      I4 => bypass_reg_rep_8,
      I5 => repeat_sel_sel_sources_40,
      O => repeat_sel_sel_sources_40_reg
    );
repeat_sel_sel_sources_41_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => bypass_reg_rep_9,
      I3 => bypass_reg_rep_6,
      I4 => repeat_sel_sel_sources_43_i_3_n_0,
      I5 => repeat_sel_sel_sources_41,
      O => repeat_sel_sel_sources_41_reg
    );
repeat_sel_sel_sources_42_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => bypass_reg_rep_14,
      I3 => bypass_reg_rep_12,
      I4 => repeat_sel_sel_sources_43_i_3_n_0,
      I5 => repeat_sel_sel_sources_42,
      O => repeat_sel_sel_sources_42_reg
    );
repeat_sel_sel_sources_43_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \r_4_reg[2]_1\,
      I3 => a_first_reg_0,
      I4 => repeat_sel_sel_sources_43_i_3_n_0,
      I5 => repeat_sel_sel_sources_43,
      O => repeat_sel_sel_sources_43_reg
    );
repeat_sel_sel_sources_43_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44454440"
    )
        port map (
      I0 => bypass_reg_rep,
      I1 => \r_4_reg[2]\(1),
      I2 => \state_reg[0]\,
      I3 => \state_reg[1]\,
      I4 => Q(2),
      I5 => \^repeat_sel_sel_sources_59_reg\,
      O => repeat_sel_sel_sources_43_i_3_n_0
    );
repeat_sel_sel_sources_44_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => bypass_reg_rep_14,
      I3 => repeat_sel_sel_sources_44_i_3_n_0,
      I4 => bypass_reg_rep_8,
      I5 => repeat_sel_sel_sources_44,
      O => repeat_sel_sel_sources_44_reg
    );
repeat_sel_sel_sources_44_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDFFFFFFFDF"
    )
        port map (
      I0 => \^repeat_sel_sel_sources_59_reg\,
      I1 => bypass_reg_rep,
      I2 => Q(1),
      I3 => \state_reg[0]\,
      I4 => \state_reg[1]\,
      I5 => \r_4_reg[2]\(0),
      O => repeat_sel_sel_sources_44_i_3_n_0
    );
repeat_sel_sel_sources_45_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_55_i_2_n_0,
      I3 => bypass_reg_rep_6,
      I4 => bypass_reg_rep_8,
      I5 => repeat_sel_sel_sources_45,
      O => repeat_sel_sel_sources_45_reg
    );
repeat_sel_sel_sources_46_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_55_i_2_n_0,
      I3 => bypass_reg_rep_12,
      I4 => bypass_reg_rep_13,
      I5 => repeat_sel_sel_sources_46,
      O => repeat_sel_sel_sources_46_reg
    );
repeat_sel_sel_sources_47_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_63_i_2_n_0,
      I3 => \cdc_reg_reg[14]\,
      I4 => \cdc_reg_reg[15]\,
      I5 => repeat_sel_sel_sources_47,
      O => repeat_sel_sel_sources_47_reg
    );
repeat_sel_sel_sources_48_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \^repeat_sel_sel_sources_3_reg\,
      I3 => \r_4_reg[1]_1\,
      I4 => a_first_reg_1,
      I5 => repeat_sel_sel_sources_48,
      O => repeat_sel_sel_sources_48_reg
    );
repeat_sel_sel_sources_49_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \cdc_reg_reg[13]\,
      I3 => bypass_reg_rep_7,
      I4 => repeat_sel_sel_sources_57_i_2_n_0,
      I5 => repeat_sel_sel_sources_49,
      O => repeat_sel_sel_sources_49_reg
    );
repeat_sel_sel_sources_4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \repeat_sel_sel_sources_4__0\,
      I3 => repeat_sel_sel_sources_4,
      O => repeat_sel_sel_sources_4_reg
    );
repeat_sel_sel_sources_50_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \cdc_reg_reg[13]\,
      I3 => bypass_reg_rep_10,
      I4 => repeat_sel_sel_sources_58_i_3_n_0,
      I5 => repeat_sel_sel_sources_50,
      O => repeat_sel_sel_sources_50_reg
    );
repeat_sel_sel_sources_51_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \r_4_reg[1]_1\,
      I3 => a_first_reg_0,
      I4 => \^repeat_sel_sel_sources_3_reg\,
      I5 => repeat_sel_sel_sources_51,
      O => repeat_sel_sel_sources_51_reg
    );
repeat_sel_sel_sources_51_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540004"
    )
        port map (
      I0 => bypass_reg_rep,
      I1 => Q(1),
      I2 => \state_reg[0]\,
      I3 => \state_reg[1]\,
      I4 => \r_4_reg[2]\(0),
      I5 => \^repeat_sel_sel_sources_59_reg\,
      O => \^repeat_sel_sel_sources_3_reg\
    );
repeat_sel_sel_sources_52_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \cdc_reg_reg[13]\,
      I3 => repeat_sel_sel_sources_52_i_2_n_0,
      I4 => a_first_reg_1,
      I5 => repeat_sel_sel_sources_52,
      O => repeat_sel_sel_sources_52_reg
    );
repeat_sel_sel_sources_52_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDDDFDFDFFF"
    )
        port map (
      I0 => \^repeat_sel_sel_sources_59_reg\,
      I1 => bypass_reg_rep,
      I2 => \r_4_reg[2]\(2),
      I3 => \state_reg[0]\,
      I4 => \state_reg[1]\,
      I5 => Q(3),
      O => repeat_sel_sel_sources_52_i_2_n_0
    );
repeat_sel_sel_sources_53_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_60_i_2_n_0,
      I3 => bypass_reg_rep_7,
      I4 => bypass_reg_rep_1,
      I5 => repeat_sel_sel_sources_53,
      O => repeat_sel_sel_sources_53_reg
    );
repeat_sel_sel_sources_54_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_60_i_2_n_0,
      I3 => bypass_reg_rep_10,
      I4 => bypass_reg_rep_0,
      I5 => repeat_sel_sel_sources_54,
      O => repeat_sel_sel_sources_54_reg
    );
repeat_sel_sel_sources_55_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_55_i_2_n_0,
      I3 => a_first_reg_0,
      I4 => \cdc_reg_reg[13]\,
      I5 => repeat_sel_sel_sources_55,
      O => repeat_sel_sel_sources_55_reg
    );
repeat_sel_sel_sources_55_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBFFFFFFFFF"
    )
        port map (
      I0 => bypass_reg_rep,
      I1 => \r_4_reg[2]\(2),
      I2 => \state_reg[0]\,
      I3 => \state_reg[1]\,
      I4 => Q(3),
      I5 => \^repeat_sel_sel_sources_59_reg\,
      O => repeat_sel_sel_sources_55_i_2_n_0
    );
repeat_sel_sel_sources_56_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => bypass_reg_rep_5,
      I3 => \cdc_reg_reg[13]_2\,
      I4 => repeat_sel_sel_sources_58_i_3_n_0,
      I5 => repeat_sel_sel_sources_56,
      O => repeat_sel_sel_sources_56_reg
    );
repeat_sel_sel_sources_57_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \r_4_reg[1]_0\,
      I3 => bypass_reg_rep_7,
      I4 => repeat_sel_sel_sources_57_i_2_n_0,
      I5 => repeat_sel_sel_sources_57,
      O => repeat_sel_sel_sources_57_reg
    );
repeat_sel_sel_sources_57_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^repeat_sel_sel_sources_59_reg\,
      I1 => a_first_reg,
      O => repeat_sel_sel_sources_57_i_2_n_0
    );
repeat_sel_sel_sources_58_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \r_4_reg[1]_0\,
      I3 => bypass_reg_rep_10,
      I4 => repeat_sel_sel_sources_58_i_3_n_0,
      I5 => repeat_sel_sel_sources_58,
      O => repeat_sel_sel_sources_58_reg
    );
repeat_sel_sel_sources_58_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^repeat_sel_sel_sources_59_reg\,
      I1 => chiplink_auto_mbypass_out_a_bits_source(0),
      O => repeat_sel_sel_sources_58_i_3_n_0
    );
repeat_sel_sel_sources_59_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \cdc_reg_reg[15]_0\,
      I3 => \^repeat_sel_sel_sources_59_reg\,
      I4 => \cdc_reg_reg[14]\,
      I5 => repeat_sel_sel_sources_59,
      O => repeat_sel_sel_sources_59_reg_0
    );
repeat_sel_sel_sources_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => bypass_reg_rep_1,
      I3 => repeat_sel_sel_sources_37_i_2_n_0,
      I4 => \r_4_reg[1]\,
      I5 => repeat_sel_sel_sources_5,
      O => repeat_sel_sel_sources_5_reg
    );
repeat_sel_sel_sources_60_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_60_i_2_n_0,
      I3 => \cdc_reg_reg[13]_2\,
      I4 => a_first_reg_1,
      I5 => repeat_sel_sel_sources_60,
      O => repeat_sel_sel_sources_60_reg
    );
repeat_sel_sel_sources_60_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBFFFFFFFFF"
    )
        port map (
      I0 => bypass_reg_rep,
      I1 => \r_4_reg[2]\(1),
      I2 => \state_reg[0]\,
      I3 => \state_reg[1]\,
      I4 => Q(2),
      I5 => \^repeat_sel_sel_sources_59_reg\,
      O => repeat_sel_sel_sources_60_i_2_n_0
    );
repeat_sel_sel_sources_61_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_62_i_2_n_0,
      I3 => bypass_reg_rep_7,
      I4 => bypass_reg_rep_5,
      I5 => repeat_sel_sel_sources_61,
      O => repeat_sel_sel_sources_61_reg
    );
repeat_sel_sel_sources_62_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_62_i_2_n_0,
      I3 => bypass_reg_rep_10,
      I4 => bypass_reg_rep_11,
      I5 => repeat_sel_sel_sources_62,
      O => repeat_sel_sel_sources_62_reg
    );
repeat_sel_sel_sources_62_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFBFFFFFFFF"
    )
        port map (
      I0 => bypass_reg_rep,
      I1 => Q(1),
      I2 => \state_reg[0]\,
      I3 => \state_reg[1]\,
      I4 => \r_4_reg[2]\(0),
      I5 => \^repeat_sel_sel_sources_59_reg\,
      O => repeat_sel_sel_sources_62_i_2_n_0
    );
repeat_sel_sel_sources_63_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_63_i_2_n_0,
      I3 => \cdc_reg_reg[14]\,
      I4 => \cdc_reg_reg[15]\,
      I5 => repeat_sel_sel_sources_63,
      O => repeat_sel_sel_sources_63_reg
    );
repeat_sel_sel_sources_63_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF757F"
    )
        port map (
      I0 => \^repeat_sel_sel_sources_59_reg\,
      I1 => \r_4_reg[2]\(0),
      I2 => \^divertprobes_reg\,
      I3 => Q(1),
      I4 => bypass_reg_rep,
      I5 => a_first_reg_0,
      O => repeat_sel_sel_sources_63_i_2_n_0
    );
repeat_sel_sel_sources_6_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \widget_1/repeat_sel_sel_sources_6__0\,
      I3 => repeat_sel_sel_sources_6,
      O => repeat_sel_sel_sources_6_reg
    );
repeat_sel_sel_sources_6_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \r_4_reg[1]\,
      I1 => \^repeat_sel_sel_sources_59_reg\,
      I2 => a_first_reg,
      I3 => bypass_reg_rep_0,
      O => \widget_1/repeat_sel_sel_sources_6__0\
    );
repeat_sel_sel_sources_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => repeat_sel_sel_sources_7_i_2_n_0,
      I3 => a_first_reg_0,
      I4 => \r_4_reg[1]\,
      I5 => repeat_sel_sel_sources_7,
      O => repeat_sel_sel_sources_7_reg
    );
repeat_sel_sel_sources_7_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55540004FFFFFFFF"
    )
        port map (
      I0 => bypass_reg_rep,
      I1 => Q(1),
      I2 => \state_reg[0]\,
      I3 => \state_reg[1]\,
      I4 => \r_4_reg[2]\(0),
      I5 => \^repeat_sel_sel_sources_59_reg\,
      O => repeat_sel_sel_sources_7_i_2_n_0
    );
repeat_sel_sel_sources_8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => bypass_reg_rep_15,
      I3 => bypass_reg_rep_2,
      I4 => \r_4_reg[1]\,
      I5 => repeat_sel_sel_sources_8,
      O => repeat_sel_sel_sources_8_reg
    );
repeat_sel_sel_sources_9_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \q_address0_r_reg[2]\,
      I1 => \^counter_reg[3]\,
      I2 => \repeat_sel_sel_sources_9__0\,
      I3 => repeat_sel_sel_sources_9,
      O => repeat_sel_sel_sources_9_reg
    );
\shift[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cdc_reg_reg[3]\,
      I1 => \shift[31]_i_4_n_0\,
      O => state
    );
\shift[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBABAAABA"
    )
        port map (
      I0 => \^shift_reg[31]\,
      I1 => \state_reg[2]\,
      I2 => last,
      I3 => fixer_1_auto_in_a_ready,
      I4 => full_reg_1,
      I5 => bypass_reg_rep_18,
      O => \shift[31]_i_4_n_0\
    );
\source_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \source_r[2]_i_2_n_0\,
      I1 => \r_4_reg[2]_0\,
      I2 => \free_reg[6]_0\,
      I3 => a_first,
      I4 => source_r(0),
      O => mbypass_auto_in_1_a_bits_source(0)
    );
\source_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => cams_0_io_key(2),
      I1 => cams_1_io_key(0),
      I2 => \cdc_reg_reg[13]_3\,
      I3 => \r_4_reg[1]_2\,
      I4 => cams_2_io_key(0),
      I5 => cams_3_io_key(0),
      O => \source_r[2]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_CAM_50 is
  port (
    \elts_1_data_reg[16]\ : out STD_LOGIC;
    \elts_1_data_reg[17]\ : out STD_LOGIC;
    \elts_1_data_reg[18]\ : out STD_LOGIC;
    \elts_1_data_reg[19]\ : out STD_LOGIC;
    \elts_1_data_reg[20]\ : out STD_LOGIC;
    \elts_1_data_reg[21]\ : out STD_LOGIC;
    \elts_1_data_reg[22]\ : out STD_LOGIC;
    \elts_1_data_reg[23]\ : out STD_LOGIC;
    \elts_1_data_reg[24]\ : out STD_LOGIC;
    \elts_1_data_reg[25]\ : out STD_LOGIC;
    \elts_1_data_reg[26]\ : out STD_LOGIC;
    \elts_1_data_reg[27]\ : out STD_LOGIC;
    \elts_1_data_reg[28]\ : out STD_LOGIC;
    \elts_1_data_reg[29]\ : out STD_LOGIC;
    \elts_1_data_reg[30]\ : out STD_LOGIC;
    \elts_1_data_reg[31]\ : out STD_LOGIC;
    cams_1_io_key : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \free_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[4]_0\ : out STD_LOGIC;
    cams_1_io_alloc_ready : out STD_LOGIC;
    \r_4_reg[2]\ : in STD_LOGIC;
    sinkD_io_a_tlSource_bits : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_source_reg[3]\ : in STD_LOGIC;
    data_io_data_MPORT_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    full_reg : in STD_LOGIC;
    cams_0_io_alloc_bits : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram_source_reg[3]_0\ : in STD_LOGIC;
    \ram_source_reg[3]_1\ : in STD_LOGIC;
    \ram_source_reg[3]_2\ : in STD_LOGIC;
    \ram_source_reg[3]_3\ : in STD_LOGIC;
    \ram_source_reg[3]_4\ : in STD_LOGIC;
    \ram_source_reg[3]_5\ : in STD_LOGIC;
    \ram_source_reg[3]_6\ : in STD_LOGIC;
    \ram_source_reg[3]_7\ : in STD_LOGIC;
    \ram_source_reg[3]_8\ : in STD_LOGIC;
    \ram_source_reg[3]_9\ : in STD_LOGIC;
    \ram_source_reg[3]_10\ : in STD_LOGIC;
    \ram_source_reg[3]_11\ : in STD_LOGIC;
    \ram_source_reg[3]_12\ : in STD_LOGIC;
    \ram_source_reg[3]_13\ : in STD_LOGIC;
    \ram_source_reg[3]_14\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \ram_source_reg[2]\ : in STD_LOGIC;
    full_reg_0 : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    a_first : in STD_LOGIC;
    \r_4_reg[2]_0\ : in STD_LOGIC;
    a_first_reg : in STD_LOGIC;
    \ram_source_reg[2]_0\ : in STD_LOGIC;
    \ram_source_reg[2]_1\ : in STD_LOGIC;
    \ram_source_reg[2]_2\ : in STD_LOGIC;
    \ram_source_reg[2]_3\ : in STD_LOGIC;
    \ram_source_reg[2]_4\ : in STD_LOGIC;
    \ram_source_reg[2]_5\ : in STD_LOGIC;
    \cdc_reg_reg[14]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_4_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_CAM_50 : entity is "FPGA_CAM";
end meisha_chiplink_master_0_1_FPGA_CAM_50;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_CAM_50 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_free_T_2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^cams_1_io_key\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data_io_data_MPORT_data_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_reg_0_7_0_5_i_1__1_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_5__1_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_7__0_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_8__0_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_9__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[16]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[17]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[18]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[19]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[20]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[21]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[22]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[23]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[24]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[25]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[26]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[27]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[28]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[29]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[30]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_10_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_17_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_25_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_33_n_0\ : STD_LOGIC;
  signal \free[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \free[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \free[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \^free_reg[4]_0\ : STD_LOGIC;
  signal \^free_reg[7]_0\ : STD_LOGIC;
  signal \free_reg_n_0_[1]\ : STD_LOGIC;
  signal \free_reg_n_0_[2]\ : STD_LOGIC;
  signal \free_reg_n_0_[3]\ : STD_LOGIC;
  signal \free_reg_n_0_[4]\ : STD_LOGIC;
  signal \free_reg_n_0_[5]\ : STD_LOGIC;
  signal \free_reg_n_0_[6]\ : STD_LOGIC;
  signal \free_reg_n_0_[7]\ : STD_LOGIC;
  signal NLW_data_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_0_5 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_5__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_7__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_8__0\ : label is "soft_lutpair297";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_6_11 : label is "";
  attribute SOFT_HLUTNM of \free[1]_i_1__2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \free[3]_i_2__2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \free[6]_i_2__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \free[7]_i_2__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \q_last_count[4]_i_14\ : label is "soft_lutpair298";
begin
  Q(0) <= \^q\(0);
  cams_1_io_key(2 downto 0) <= \^cams_1_io_key\(2 downto 0);
  \free_reg[4]_0\ <= \^free_reg[4]_0\;
  \free_reg[7]_0\ <= \^free_reg[7]_0\;
data_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \^cams_1_io_key\(2 downto 0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(1 downto 0),
      DIB(1 downto 0) => cams_0_io_alloc_bits(3 downto 2),
      DIC(1 downto 0) => cams_0_io_alloc_bits(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data_0(1 downto 0),
      DOB(1 downto 0) => data_io_data_MPORT_data_0(3 downto 2),
      DOC(1 downto 0) => data_io_data_MPORT_data_0(5 downto 4),
      DOD(1 downto 0) => NLW_data_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__1_n_0\
    );
\data_reg_0_7_0_5_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFAACFCFCFFF"
    )
        port map (
      I0 => \cdc_reg_reg[14]\(1),
      I1 => \r_4_reg[1]\(1),
      I2 => \r_4_reg[1]\(0),
      I3 => \state_reg[1]_0\,
      I4 => \state_reg[0]_0\,
      I5 => \cdc_reg_reg[14]\(0),
      O => \^free_reg[4]_0\
    );
\data_reg_0_7_0_5_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00000000"
    )
        port map (
      I0 => \free_reg_n_0_[7]\,
      I1 => \free_reg_n_0_[4]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[6]\,
      I4 => \data_reg_0_7_0_5_i_5__1_n_0\,
      I5 => \r_4_reg[2]\,
      O => \data_reg_0_7_0_5_i_1__1_n_0\
    );
\data_reg_0_7_0_5_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_5__1_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[7]\,
      O => \^cams_1_io_key\(2)
    );
\data_reg_0_7_0_5_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00F500FF00F4"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_7__0_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[3]\,
      I3 => \data_reg_0_7_0_5_i_8__0_n_0\,
      I4 => \free_reg_n_0_[2]\,
      I5 => \free_reg_n_0_[7]\,
      O => \^cams_1_io_key\(1)
    );
\data_reg_0_7_0_5_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222F222FFFFFFFF"
    )
        port map (
      I0 => \free_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => \data_reg_0_7_0_5_i_5__1_n_0\,
      I3 => \free_reg_n_0_[5]\,
      I4 => \free_reg_n_0_[4]\,
      I5 => \data_reg_0_7_0_5_i_9__0_n_0\,
      O => \^cams_1_io_key\(0)
    );
\data_reg_0_7_0_5_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \free_reg_n_0_[3]\,
      I1 => \^q\(0),
      I2 => \free_reg_n_0_[1]\,
      I3 => \free_reg_n_0_[2]\,
      O => \data_reg_0_7_0_5_i_5__1_n_0\
    );
\data_reg_0_7_0_5_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[5]\,
      O => \data_reg_0_7_0_5_i_7__0_n_0\
    );
\data_reg_0_7_0_5_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \free_reg_n_0_[1]\,
      O => \data_reg_0_7_0_5_i_8__0_n_0\
    );
\data_reg_0_7_0_5_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFFEFF"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[5]\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \free_reg_n_0_[7]\,
      I4 => \free[3]_i_2__2_n_0\,
      I5 => \free_reg_n_0_[3]\,
      O => \data_reg_0_7_0_5_i_9__0_n_0\
    );
data_reg_0_7_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \^cams_1_io_key\(2 downto 0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(13 downto 12),
      DIB(1 downto 0) => cams_0_io_alloc_bits(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data_0(13 downto 12),
      DOB(1 downto 0) => data_io_data_MPORT_data_0(15 downto 14),
      DOC(1 downto 0) => NLW_data_reg_0_7_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_data_reg_0_7_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__1_n_0\
    );
data_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \^cams_1_io_key\(2 downto 0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(7 downto 6),
      DIB(1 downto 0) => cams_0_io_alloc_bits(9 downto 8),
      DIC(1 downto 0) => cams_0_io_alloc_bits(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data_0(7 downto 6),
      DOB(1 downto 0) => data_io_data_MPORT_data_0(9 downto 8),
      DOC(1 downto 0) => data_io_data_MPORT_data_0(11 downto 10),
      DOD(1 downto 0) => NLW_data_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__1_n_0\
    );
\elts_1_data[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(0),
      I1 => \elts_1_data[31]_i_17_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(0),
      I4 => full_reg,
      I5 => cams_0_io_alloc_bits(0),
      O => \elts_1_data[16]_i_8_n_0\
    );
\elts_1_data[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(1),
      I1 => \elts_1_data[31]_i_17_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(1),
      I4 => full_reg,
      I5 => cams_0_io_alloc_bits(1),
      O => \elts_1_data[17]_i_8_n_0\
    );
\elts_1_data[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(2),
      I1 => \elts_1_data[31]_i_17_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(2),
      I4 => full_reg,
      I5 => cams_0_io_alloc_bits(2),
      O => \elts_1_data[18]_i_8_n_0\
    );
\elts_1_data[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(3),
      I1 => \elts_1_data[31]_i_17_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(3),
      I4 => full_reg,
      I5 => cams_0_io_alloc_bits(3),
      O => \elts_1_data[19]_i_8_n_0\
    );
\elts_1_data[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(4),
      I1 => \elts_1_data[31]_i_17_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(4),
      I4 => full_reg,
      I5 => cams_0_io_alloc_bits(4),
      O => \elts_1_data[20]_i_8_n_0\
    );
\elts_1_data[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(5),
      I1 => \elts_1_data[31]_i_17_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(5),
      I4 => full_reg,
      I5 => cams_0_io_alloc_bits(5),
      O => \elts_1_data[21]_i_8_n_0\
    );
\elts_1_data[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(6),
      I1 => \elts_1_data[31]_i_17_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(6),
      I4 => full_reg,
      I5 => cams_0_io_alloc_bits(6),
      O => \elts_1_data[22]_i_8_n_0\
    );
\elts_1_data[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(7),
      I1 => \elts_1_data[31]_i_17_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(7),
      I4 => full_reg,
      I5 => cams_0_io_alloc_bits(7),
      O => \elts_1_data[23]_i_8_n_0\
    );
\elts_1_data[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(8),
      I1 => \elts_1_data[31]_i_17_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(8),
      I4 => full_reg,
      I5 => cams_0_io_alloc_bits(8),
      O => \elts_1_data[24]_i_8_n_0\
    );
\elts_1_data[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(9),
      I1 => \elts_1_data[31]_i_17_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(9),
      I4 => full_reg,
      I5 => cams_0_io_alloc_bits(9),
      O => \elts_1_data[25]_i_8_n_0\
    );
\elts_1_data[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(10),
      I1 => \elts_1_data[31]_i_17_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(10),
      I4 => full_reg,
      I5 => cams_0_io_alloc_bits(10),
      O => \elts_1_data[26]_i_8_n_0\
    );
\elts_1_data[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(11),
      I1 => \elts_1_data[31]_i_17_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(11),
      I4 => full_reg,
      I5 => cams_0_io_alloc_bits(11),
      O => \elts_1_data[27]_i_8_n_0\
    );
\elts_1_data[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(12),
      I1 => \elts_1_data[31]_i_17_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(12),
      I4 => full_reg,
      I5 => cams_0_io_alloc_bits(12),
      O => \elts_1_data[28]_i_8_n_0\
    );
\elts_1_data[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(13),
      I1 => \elts_1_data[31]_i_17_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(13),
      I4 => full_reg,
      I5 => cams_0_io_alloc_bits(13),
      O => \elts_1_data[29]_i_8_n_0\
    );
\elts_1_data[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(14),
      I1 => \elts_1_data[31]_i_17_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(14),
      I4 => full_reg,
      I5 => cams_0_io_alloc_bits(14),
      O => \elts_1_data[30]_i_8_n_0\
    );
\elts_1_data[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(15),
      I1 => \elts_1_data[31]_i_17_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(15),
      I4 => full_reg,
      I5 => cams_0_io_alloc_bits(15),
      O => \elts_1_data[31]_i_10_n_0\
    );
\elts_1_data[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \^free_reg[7]_0\,
      I1 => full_reg_0,
      I2 => \state_reg[0]\,
      I3 => a_first,
      I4 => \r_4_reg[2]_0\,
      I5 => \elts_1_data[31]_i_25_n_0\,
      O => \elts_1_data[31]_i_17_n_0\
    );
\elts_1_data[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66FFFFFFFFFF66F"
    )
        port map (
      I0 => \^cams_1_io_key\(0),
      I1 => sinkD_io_a_tlSource_bits(0),
      I2 => sinkD_io_a_tlSource_bits(1),
      I3 => \elts_1_data[31]_i_33_n_0\,
      I4 => sinkD_io_a_tlSource_bits(2),
      I5 => \^cams_1_io_key\(2),
      O => \elts_1_data[31]_i_25_n_0\
    );
\elts_1_data[31]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3F0F3F0F0F0F1"
    )
        port map (
      I0 => \free_reg_n_0_[7]\,
      I1 => \free_reg_n_0_[2]\,
      I2 => \data_reg_0_7_0_5_i_8__0_n_0\,
      I3 => \free_reg_n_0_[3]\,
      I4 => \free_reg_n_0_[6]\,
      I5 => \data_reg_0_7_0_5_i_7__0_n_0\,
      O => \elts_1_data[31]_i_33_n_0\
    );
\elts_1_data_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[16]_i_8_n_0\,
      I1 => \ram_source_reg[3]\,
      O => \elts_1_data_reg[16]\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[17]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[17]_i_8_n_0\,
      I1 => \ram_source_reg[3]_0\,
      O => \elts_1_data_reg[17]\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[18]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[18]_i_8_n_0\,
      I1 => \ram_source_reg[3]_1\,
      O => \elts_1_data_reg[18]\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[19]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[19]_i_8_n_0\,
      I1 => \ram_source_reg[3]_2\,
      O => \elts_1_data_reg[19]\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[20]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[20]_i_8_n_0\,
      I1 => \ram_source_reg[3]_3\,
      O => \elts_1_data_reg[20]\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[21]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[21]_i_8_n_0\,
      I1 => \ram_source_reg[3]_4\,
      O => \elts_1_data_reg[21]\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[22]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[22]_i_8_n_0\,
      I1 => \ram_source_reg[3]_5\,
      O => \elts_1_data_reg[22]\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[23]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[23]_i_8_n_0\,
      I1 => \ram_source_reg[3]_6\,
      O => \elts_1_data_reg[23]\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[24]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[24]_i_8_n_0\,
      I1 => \ram_source_reg[3]_7\,
      O => \elts_1_data_reg[24]\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[25]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[25]_i_8_n_0\,
      I1 => \ram_source_reg[3]_8\,
      O => \elts_1_data_reg[25]\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[26]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[26]_i_8_n_0\,
      I1 => \ram_source_reg[3]_9\,
      O => \elts_1_data_reg[26]\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[27]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[27]_i_8_n_0\,
      I1 => \ram_source_reg[3]_10\,
      O => \elts_1_data_reg[27]\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[28]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[28]_i_8_n_0\,
      I1 => \ram_source_reg[3]_11\,
      O => \elts_1_data_reg[28]\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[29]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[29]_i_8_n_0\,
      I1 => \ram_source_reg[3]_12\,
      O => \elts_1_data_reg[29]\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[30]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[30]_i_8_n_0\,
      I1 => \ram_source_reg[3]_13\,
      O => \elts_1_data_reg[30]\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[31]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[31]_i_10_n_0\,
      I1 => \ram_source_reg[3]_14\,
      O => \elts_1_data_reg[31]\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\free[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE0E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => a_first_reg,
      I2 => \free_reg_n_0_[1]\,
      I3 => \state_reg[1]\,
      I4 => \ram_source_reg[2]_0\,
      O => \_free_T_2\(1)
    );
\free[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => \free_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => a_first_reg,
      I3 => \free_reg_n_0_[2]\,
      I4 => \state_reg[1]\,
      I5 => \ram_source_reg[2]_1\,
      O => \_free_T_2\(2)
    );
\free[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE0E0"
    )
        port map (
      I0 => \free[3]_i_2__2_n_0\,
      I1 => a_first_reg,
      I2 => \free_reg_n_0_[3]\,
      I3 => \state_reg[1]\,
      I4 => \ram_source_reg[2]_2\,
      O => \_free_T_2\(3)
    );
\free[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \free_reg_n_0_[2]\,
      I1 => \free_reg_n_0_[1]\,
      I2 => \^q\(0),
      O => \free[3]_i_2__2_n_0\
    );
\free[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7070"
    )
        port map (
      I0 => \r_4_reg[2]\,
      I1 => \^cams_1_io_key\(2),
      I2 => \free_reg_n_0_[4]\,
      I3 => \state_reg[1]\,
      I4 => \ram_source_reg[2]\,
      O => \_free_T_2\(4)
    );
\free[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC8CFFFFCC8CCC8C"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[5]\,
      I2 => \data_reg_0_7_0_5_i_5__1_n_0\,
      I3 => a_first_reg,
      I4 => \state_reg[1]\,
      I5 => \ram_source_reg[2]_3\,
      O => \_free_T_2\(5)
    );
\free[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \free[6]_i_2__0_n_0\,
      I1 => a_first_reg,
      I2 => \free_reg_n_0_[6]\,
      I3 => \state_reg[1]\,
      I4 => \ram_source_reg[2]_4\,
      O => \_free_T_2\(6)
    );
\free[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_5__1_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[4]\,
      I3 => \free_reg_n_0_[5]\,
      O => \free[6]_i_2__0_n_0\
    );
\free[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \free[7]_i_2__0_n_0\,
      I1 => a_first_reg,
      I2 => \free_reg_n_0_[7]\,
      I3 => \state_reg[1]\,
      I4 => \ram_source_reg[2]_5\,
      O => \_free_T_2\(7)
    );
\free[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_5__1_n_0\,
      I1 => \free_reg_n_0_[7]\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \free_reg_n_0_[5]\,
      I4 => \free_reg_n_0_[4]\,
      O => \free[7]_i_2__0_n_0\
    );
\free[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \^free_reg[4]_0\,
      I1 => \free_reg_n_0_[7]\,
      I2 => \free_reg_n_0_[4]\,
      I3 => \free_reg_n_0_[5]\,
      I4 => \free_reg_n_0_[6]\,
      I5 => \data_reg_0_7_0_5_i_5__1_n_0\,
      O => \^free_reg[7]_0\
    );
\free_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \free_reg[0]_0\(0),
      Q => \^q\(0),
      S => SR(0)
    );
\free_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(1),
      Q => \free_reg_n_0_[1]\,
      S => SR(0)
    );
\free_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(2),
      Q => \free_reg_n_0_[2]\,
      S => SR(0)
    );
\free_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(3),
      Q => \free_reg_n_0_[3]\,
      S => SR(0)
    );
\free_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(4),
      Q => \free_reg_n_0_[4]\,
      S => SR(0)
    );
\free_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(5),
      Q => \free_reg_n_0_[5]\,
      S => SR(0)
    );
\free_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(6),
      Q => \free_reg_n_0_[6]\,
      S => SR(0)
    );
\free_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(7),
      Q => \free_reg_n_0_[7]\,
      S => SR(0)
    );
\q_last_count[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_5__1_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[7]\,
      O => cams_1_io_alloc_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_CAM_51 is
  port (
    \free_reg[1]_0\ : out STD_LOGIC;
    \free_reg[1]_1\ : out STD_LOGIC;
    \free_reg[3]_0\ : out STD_LOGIC;
    repeat_sel_sel_sources_25_reg : out STD_LOGIC;
    \cam_a_0_bits_source_reg[2]\ : out STD_LOGIC;
    repeat_sel_sel_sources_33_reg : out STD_LOGIC;
    repeat_sel_sel_sources_13_reg : out STD_LOGIC;
    repeat_sel_sel_sources_10_reg : out STD_LOGIC;
    repeat_sel_sel_sources_5_reg : out STD_LOGIC;
    repeat_sel_sel_sources_41_reg : out STD_LOGIC;
    repeat_sel_sel_sources_3_reg : out STD_LOGIC;
    repeat_sel_sel_sources_60_reg : out STD_LOGIC;
    repeat_sel_sel_sources_17_reg : out STD_LOGIC;
    \repeat_sel_sel_sources_14__0\ : out STD_LOGIC;
    \repeat_sel_sel_sources_4__0\ : out STD_LOGIC;
    \repeat_sel_sel_sources_1__0\ : out STD_LOGIC;
    repeat_sel_sel_sources_46_reg : out STD_LOGIC;
    repeat_sel_sel_sources_59_reg : out STD_LOGIC;
    repeat_sel_sel_sources_38_reg : out STD_LOGIC;
    repeat_sel_sel_sources_62_reg : out STD_LOGIC;
    \free_reg[3]_1\ : out STD_LOGIC;
    \free_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \elts_1_data_reg[16]\ : out STD_LOGIC;
    \free_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mbypass_auto_in_1_a_bits_source : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_io_data_MPORT_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r_4_reg[2]\ : in STD_LOGIC;
    a_first : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    full_reg : in STD_LOGIC;
    bypass_reg_rep : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \cdc_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    chiplink_auto_mbypass_out_a_bits_source : in STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[2]_0\ : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_4_reg[1]\ : in STD_LOGIC;
    cams_1_io_key : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cdc_reg_reg[13]\ : in STD_LOGIC;
    \free_reg[3]_2\ : in STD_LOGIC;
    source_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_4_reg[1]_0\ : in STD_LOGIC;
    a_first_reg : in STD_LOGIC;
    \r_4_reg[0]\ : in STD_LOGIC;
    bypass_reg_rep_0 : in STD_LOGIC;
    bypass_reg_rep_1 : in STD_LOGIC;
    \state_reg[0]_1\ : in STD_LOGIC;
    full_reg_0 : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    \ram_source_reg[2]\ : in STD_LOGIC;
    \ram_source_reg[2]_0\ : in STD_LOGIC;
    \ram_source_reg[2]_1\ : in STD_LOGIC;
    \ram_source_reg[2]_2\ : in STD_LOGIC;
    \ram_source_reg[2]_3\ : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    sinkD_io_a_tlSource_bits : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    cams_0_io_alloc_bits : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_CAM_51 : entity is "FPGA_CAM";
end meisha_chiplink_master_0_1_FPGA_CAM_51;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_CAM_51 is
  signal \_free_T_2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^cam_a_0_bits_source_reg[2]\ : STD_LOGIC;
  signal cams_2_io_key : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \data_reg_0_7_0_5_i_11__0_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_1__0_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_6__1_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_7__1_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_8__1_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_28_n_0\ : STD_LOGIC;
  signal \free[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \free[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \^free_reg[1]_0\ : STD_LOGIC;
  signal \^free_reg[1]_1\ : STD_LOGIC;
  signal \^free_reg[3]_0\ : STD_LOGIC;
  signal \^free_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^free_reg[5]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \free_reg_n_0_[1]\ : STD_LOGIC;
  signal \free_reg_n_0_[2]\ : STD_LOGIC;
  signal \free_reg_n_0_[5]\ : STD_LOGIC;
  signal \free_reg_n_0_[6]\ : STD_LOGIC;
  signal \free_reg_n_0_[7]\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_3_reg\ : STD_LOGIC;
  signal \source_r[1]_i_2_n_0\ : STD_LOGIC;
  signal NLW_data_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_0_5 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_11__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_7__1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_9__1\ : label is "soft_lutpair302";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_6_11 : label is "";
  attribute SOFT_HLUTNM of \free[7]_i_2__1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of repeat_sel_sel_sources_14_i_2 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of repeat_sel_sel_sources_1_i_2 : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of repeat_sel_sel_sources_38_i_3 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of repeat_sel_sel_sources_4_i_2 : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of repeat_sel_sel_sources_55_i_3 : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of repeat_sel_sel_sources_60_i_4 : label is "soft_lutpair305";
begin
  \cam_a_0_bits_source_reg[2]\ <= \^cam_a_0_bits_source_reg[2]\;
  \free_reg[1]_0\ <= \^free_reg[1]_0\;
  \free_reg[1]_1\ <= \^free_reg[1]_1\;
  \free_reg[3]_0\ <= \^free_reg[3]_0\;
  \free_reg[4]_0\(1 downto 0) <= \^free_reg[4]_0\(1 downto 0);
  \free_reg[5]_0\(2 downto 0) <= \^free_reg[5]_0\(2 downto 0);
  repeat_sel_sel_sources_3_reg <= \^repeat_sel_sel_sources_3_reg\;
data_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \^free_reg[4]_0\(1),
      ADDRD(1) => cams_2_io_key(1),
      ADDRD(0) => \^free_reg[4]_0\(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(1 downto 0),
      DIB(1 downto 0) => cams_0_io_alloc_bits(3 downto 2),
      DIC(1 downto 0) => cams_0_io_alloc_bits(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data(1 downto 0),
      DOB(1 downto 0) => data_io_data_MPORT_data(3 downto 2),
      DOC(1 downto 0) => data_io_data_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_data_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__0_n_0\
    );
\data_reg_0_7_0_5_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAACFFFFFFFCF"
    )
        port map (
      I0 => Q(0),
      I1 => \cdc_reg_reg[15]\(0),
      I2 => \cdc_reg_reg[15]\(1),
      I3 => \state_reg[1]\,
      I4 => \state_reg[0]_0\,
      I5 => Q(1),
      O => \^free_reg[3]_0\
    );
\data_reg_0_7_0_5_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \free_reg_n_0_[2]\,
      I1 => \free_reg_n_0_[1]\,
      I2 => \^free_reg[5]_0\(0),
      O => \data_reg_0_7_0_5_i_11__0_n_0\
    );
\data_reg_0_7_0_5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^free_reg[1]_0\,
      O => \data_reg_0_7_0_5_i_1__0_n_0\
    );
\data_reg_0_7_0_5_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_6__1_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \^free_reg[5]_0\(2),
      I4 => \free_reg_n_0_[7]\,
      O => \^free_reg[4]_0\(1)
    );
\data_reg_0_7_0_5_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_7__1_n_0\,
      O => cams_2_io_key(1)
    );
\data_reg_0_7_0_5_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222F22FFFFFFFF"
    )
        port map (
      I0 => \free_reg_n_0_[1]\,
      I1 => \^free_reg[5]_0\(0),
      I2 => \data_reg_0_7_0_5_i_6__1_n_0\,
      I3 => \free_reg_n_0_[5]\,
      I4 => \^free_reg[5]_0\(2),
      I5 => \data_reg_0_7_0_5_i_8__1_n_0\,
      O => \^free_reg[4]_0\(0)
    );
\data_reg_0_7_0_5_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => \^free_reg[1]_1\,
      I1 => \^free_reg[3]_0\,
      I2 => \r_4_reg[2]\,
      I3 => a_first,
      I4 => \state_reg[0]\,
      I5 => full_reg,
      O => \^free_reg[1]_0\
    );
\data_reg_0_7_0_5_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^free_reg[5]_0\(1),
      I1 => \^free_reg[5]_0\(0),
      I2 => \free_reg_n_0_[1]\,
      I3 => \free_reg_n_0_[2]\,
      O => \data_reg_0_7_0_5_i_6__1_n_0\
    );
\data_reg_0_7_0_5_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA2"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_8__1_n_0\,
      I1 => \free_reg_n_0_[2]\,
      I2 => \free_reg_n_0_[1]\,
      I3 => \^free_reg[5]_0\(0),
      I4 => \free[6]_i_2__1_n_0\,
      O => \data_reg_0_7_0_5_i_7__1_n_0\
    );
\data_reg_0_7_0_5_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFFEFF"
    )
        port map (
      I0 => \^free_reg[5]_0\(2),
      I1 => \free_reg_n_0_[5]\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \free_reg_n_0_[7]\,
      I4 => \data_reg_0_7_0_5_i_11__0_n_0\,
      I5 => \^free_reg[5]_0\(1),
      O => \data_reg_0_7_0_5_i_8__1_n_0\
    );
\data_reg_0_7_0_5_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \free_reg_n_0_[6]\,
      I1 => \free_reg_n_0_[5]\,
      I2 => \^free_reg[5]_0\(2),
      I3 => \free_reg_n_0_[7]\,
      I4 => \data_reg_0_7_0_5_i_6__1_n_0\,
      O => \^free_reg[1]_1\
    );
data_reg_0_7_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \^free_reg[4]_0\(1),
      ADDRD(1) => cams_2_io_key(1),
      ADDRD(0) => \^free_reg[4]_0\(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(13 downto 12),
      DIB(1 downto 0) => cams_0_io_alloc_bits(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data(13 downto 12),
      DOB(1 downto 0) => data_io_data_MPORT_data(15 downto 14),
      DOC(1 downto 0) => NLW_data_reg_0_7_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_data_reg_0_7_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__0_n_0\
    );
data_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \^free_reg[4]_0\(1),
      ADDRD(1) => cams_2_io_key(1),
      ADDRD(0) => \^free_reg[4]_0\(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(7 downto 6),
      DIB(1 downto 0) => cams_0_io_alloc_bits(9 downto 8),
      DIC(1 downto 0) => cams_0_io_alloc_bits(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data(7 downto 6),
      DOB(1 downto 0) => data_io_data_MPORT_data(9 downto 8),
      DOC(1 downto 0) => data_io_data_MPORT_data(11 downto 10),
      DOD(1 downto 0) => NLW_data_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__0_n_0\
    );
\elts_1_data[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => full_reg,
      I1 => sync_0_reg,
      I2 => \r_4_reg[2]\,
      I3 => \^free_reg[3]_0\,
      I4 => \^free_reg[1]_1\,
      I5 => \elts_1_data[31]_i_28_n_0\,
      O => \elts_1_data_reg[16]\
    );
\elts_1_data[31]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66FFFFFFFFFF66F"
    )
        port map (
      I0 => \^free_reg[4]_0\(0),
      I1 => sinkD_io_a_tlSource_bits(0),
      I2 => sinkD_io_a_tlSource_bits(1),
      I3 => \data_reg_0_7_0_5_i_7__1_n_0\,
      I4 => sinkD_io_a_tlSource_bits(2),
      I5 => \^free_reg[4]_0\(1),
      O => \elts_1_data[31]_i_28_n_0\
    );
\free[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE0E0"
    )
        port map (
      I0 => \^free_reg[5]_0\(0),
      I1 => \^free_reg[1]_0\,
      I2 => \free_reg_n_0_[1]\,
      I3 => \state_reg[1]_0\,
      I4 => \ram_source_reg[2]_3\,
      O => \_free_T_2\(1)
    );
\free[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => \free_reg_n_0_[1]\,
      I1 => \^free_reg[5]_0\(0),
      I2 => \^free_reg[1]_0\,
      I3 => \free_reg_n_0_[2]\,
      I4 => \state_reg[1]_0\,
      I5 => \ram_source_reg[2]_2\,
      O => \_free_T_2\(2)
    );
\free[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^free_reg[3]_0\,
      I1 => \r_4_reg[2]\,
      I2 => full_reg_0,
      I3 => \^free_reg[5]_0\(0),
      I4 => \free_reg_n_0_[1]\,
      I5 => \free_reg_n_0_[2]\,
      O => \free_reg[3]_1\
    );
\free[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8FFFFCCC8CCC8"
    )
        port map (
      I0 => \^free_reg[5]_0\(2),
      I1 => \free_reg_n_0_[5]\,
      I2 => \data_reg_0_7_0_5_i_6__1_n_0\,
      I3 => \^free_reg[1]_0\,
      I4 => \state_reg[1]_0\,
      I5 => \ram_source_reg[2]_1\,
      O => \_free_T_2\(5)
    );
\free[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \free[6]_i_2__1_n_0\,
      I1 => \^free_reg[1]_0\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \state_reg[1]_0\,
      I4 => \ram_source_reg[2]_0\,
      O => \_free_T_2\(6)
    );
\free[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \free_reg_n_0_[5]\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \^free_reg[5]_0\(1),
      I3 => \^free_reg[5]_0\(2),
      I4 => \data_reg_0_7_0_5_i_11__0_n_0\,
      O => \free[6]_i_2__1_n_0\
    );
\free[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE0E0"
    )
        port map (
      I0 => \free[7]_i_2__1_n_0\,
      I1 => \^free_reg[1]_0\,
      I2 => \free_reg_n_0_[7]\,
      I3 => \state_reg[1]_0\,
      I4 => \ram_source_reg[2]\,
      O => \_free_T_2\(7)
    );
\free[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_6__1_n_0\,
      I1 => \free_reg_n_0_[7]\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \free_reg_n_0_[5]\,
      I4 => \^free_reg[5]_0\(2),
      O => \free[7]_i_2__1_n_0\
    );
\free_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \free_reg[4]_1\(0),
      Q => \^free_reg[5]_0\(0),
      S => SR(0)
    );
\free_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(1),
      Q => \free_reg_n_0_[1]\,
      S => SR(0)
    );
\free_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(2),
      Q => \free_reg_n_0_[2]\,
      S => SR(0)
    );
\free_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \free_reg[4]_1\(1),
      Q => \^free_reg[5]_0\(1),
      S => SR(0)
    );
\free_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \free_reg[4]_1\(2),
      Q => \^free_reg[5]_0\(2),
      S => SR(0)
    );
\free_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(5),
      Q => \free_reg_n_0_[5]\,
      S => SR(0)
    );
\free_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(6),
      Q => \free_reg_n_0_[6]\,
      S => SR(0)
    );
\free_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(7),
      Q => \free_reg_n_0_[7]\,
      S => SR(0)
    );
\ram_echo_tl_state_source[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => \source_r[1]_i_2_n_0\,
      I1 => \r_4_reg[2]\,
      I2 => \free_reg[3]_2\,
      I3 => a_first,
      I4 => source_r(0),
      I5 => bypass_reg_rep,
      O => \^cam_a_0_bits_source_reg[2]\
    );
repeat_sel_sel_sources_10_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFBFFFFFFFF"
    )
        port map (
      I0 => bypass_reg_rep,
      I1 => \cdc_reg_reg[15]\(0),
      I2 => \state_reg[0]_0\,
      I3 => \state_reg[1]\,
      I4 => Q(0),
      I5 => \^cam_a_0_bits_source_reg[2]\,
      O => repeat_sel_sel_sources_10_reg
    );
repeat_sel_sel_sources_13_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEFFFFFFFEF"
    )
        port map (
      I0 => \^cam_a_0_bits_source_reg[2]\,
      I1 => bypass_reg_rep,
      I2 => \cdc_reg_reg[15]\(0),
      I3 => \state_reg[0]_0\,
      I4 => \state_reg[1]\,
      I5 => Q(0),
      O => repeat_sel_sel_sources_13_reg
    );
repeat_sel_sel_sources_14_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \r_4_reg[1]_0\,
      I1 => \^cam_a_0_bits_source_reg[2]\,
      I2 => a_first_reg,
      I3 => chiplink_auto_mbypass_out_a_bits_source(0),
      I4 => \r_4_reg[0]\,
      O => \repeat_sel_sel_sources_14__0\
    );
repeat_sel_sel_sources_1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \r_4_reg[1]_0\,
      I1 => \^cam_a_0_bits_source_reg[2]\,
      I2 => chiplink_auto_mbypass_out_a_bits_source(0),
      I3 => bypass_reg_rep_1,
      O => \repeat_sel_sel_sources_1__0\
    );
repeat_sel_sel_sources_29_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABBBABABAAA"
    )
        port map (
      I0 => \^cam_a_0_bits_source_reg[2]\,
      I1 => bypass_reg_rep,
      I2 => Q(2),
      I3 => \state_reg[0]_0\,
      I4 => \state_reg[1]\,
      I5 => \cdc_reg_reg[15]\(2),
      O => repeat_sel_sel_sources_17_reg
    );
repeat_sel_sel_sources_38_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^cam_a_0_bits_source_reg[2]\,
      I1 => a_first_reg,
      O => repeat_sel_sel_sources_38_reg
    );
repeat_sel_sel_sources_41_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEEEFEFEFFF"
    )
        port map (
      I0 => \^cam_a_0_bits_source_reg[2]\,
      I1 => bypass_reg_rep,
      I2 => Q(2),
      I3 => \state_reg[0]_0\,
      I4 => \state_reg[1]\,
      I5 => \cdc_reg_reg[15]\(2),
      O => repeat_sel_sel_sources_41_reg
    );
repeat_sel_sel_sources_45_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44454440"
    )
        port map (
      I0 => bypass_reg_rep,
      I1 => Q(1),
      I2 => \state_reg[0]_0\,
      I3 => \state_reg[1]\,
      I4 => \cdc_reg_reg[15]\(1),
      I5 => \^cam_a_0_bits_source_reg[2]\,
      O => repeat_sel_sel_sources_33_reg
    );
repeat_sel_sel_sources_46_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDFFFFFFFDF"
    )
        port map (
      I0 => \^cam_a_0_bits_source_reg[2]\,
      I1 => bypass_reg_rep,
      I2 => \cdc_reg_reg[15]\(0),
      I3 => \state_reg[0]_0\,
      I4 => \state_reg[1]\,
      I5 => Q(0),
      O => repeat_sel_sel_sources_46_reg
    );
repeat_sel_sel_sources_4_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \r_4_reg[1]_0\,
      I1 => \^cam_a_0_bits_source_reg[2]\,
      I2 => a_first_reg,
      I3 => bypass_reg_rep_0,
      O => \repeat_sel_sel_sources_4__0\
    );
repeat_sel_sel_sources_53_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540004"
    )
        port map (
      I0 => bypass_reg_rep,
      I1 => \cdc_reg_reg[15]\(0),
      I2 => \state_reg[0]_0\,
      I3 => \state_reg[1]\,
      I4 => Q(0),
      I5 => \^cam_a_0_bits_source_reg[2]\,
      O => repeat_sel_sel_sources_5_reg
    );
repeat_sel_sel_sources_55_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^cam_a_0_bits_source_reg[2]\,
      I1 => chiplink_auto_mbypass_out_a_bits_source(0),
      O => \^repeat_sel_sel_sources_3_reg\
    );
repeat_sel_sel_sources_59_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF1DFFFF"
    )
        port map (
      I0 => \cdc_reg_reg[15]\(2),
      I1 => \state_reg[0]_1\,
      I2 => Q(2),
      I3 => bypass_reg_rep,
      I4 => \r_4_reg[0]\,
      I5 => \^repeat_sel_sel_sources_3_reg\,
      O => repeat_sel_sel_sources_59_reg
    );
repeat_sel_sel_sources_60_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^cam_a_0_bits_source_reg[2]\,
      I1 => chiplink_auto_mbypass_out_a_bits_source(0),
      O => repeat_sel_sel_sources_60_reg
    );
repeat_sel_sel_sources_61_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEEEFEFEFFF"
    )
        port map (
      I0 => \^cam_a_0_bits_source_reg[2]\,
      I1 => bypass_reg_rep,
      I2 => Q(1),
      I3 => \state_reg[0]_0\,
      I4 => \state_reg[1]\,
      I5 => \cdc_reg_reg[15]\(1),
      O => repeat_sel_sel_sources_25_reg
    );
repeat_sel_sel_sources_62_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDDDFDFDFFF"
    )
        port map (
      I0 => \^cam_a_0_bits_source_reg[2]\,
      I1 => bypass_reg_rep,
      I2 => Q(2),
      I3 => \state_reg[0]_0\,
      I4 => \state_reg[1]\,
      I5 => \cdc_reg_reg[15]\(2),
      O => repeat_sel_sel_sources_62_reg
    );
\source_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \source_r[1]_i_2_n_0\,
      I1 => \r_4_reg[2]\,
      I2 => \free_reg[3]_2\,
      I3 => a_first,
      I4 => source_r(0),
      O => mbypass_auto_in_1_a_bits_source(0)
    );
\source_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF00055335533"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_7__1_n_0\,
      I1 => \free_reg[2]_0\,
      I2 => ADDRD(0),
      I3 => \r_4_reg[1]\,
      I4 => cams_1_io_key(0),
      I5 => \cdc_reg_reg[13]\,
      O => \source_r[1]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_CAM_52 is
  port (
    repeat_sel_sel_sources_17_reg : out STD_LOGIC;
    chiplink_auto_mbypass_out_a_bits_source : out STD_LOGIC_VECTOR ( 0 to 0 );
    repeat_sel_sel_sources_62_reg : out STD_LOGIC;
    repeat_sel_sel_sources_46_reg : out STD_LOGIC;
    repeat_sel_sel_sources_25_reg : out STD_LOGIC;
    repeat_sel_sel_sources_54_reg : out STD_LOGIC;
    repeat_sel_sel_sources_33_reg : out STD_LOGIC;
    repeat_sel_sel_sources_44_reg : out STD_LOGIC;
    repeat_sel_sel_sources_30_reg : out STD_LOGIC;
    \repeat_sel_sel_sources_2__0\ : out STD_LOGIC;
    \repeat_sel_sel_sources_9__0\ : out STD_LOGIC;
    repeat_sel_sel_sources_40_reg : out STD_LOGIC;
    mbypass_auto_in_1_a_bits_source : out STD_LOGIC_VECTOR ( 0 to 0 );
    flight_97_reg : out STD_LOGIC;
    flight_98_reg : out STD_LOGIC;
    flight_99_reg : out STD_LOGIC;
    flight_100_reg : out STD_LOGIC;
    \free_reg[3]_0\ : out STD_LOGIC;
    \free_reg[4]_0\ : out STD_LOGIC;
    \free_reg[3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \elts_1_data_reg[16]\ : out STD_LOGIC;
    \elts_1_data_reg[17]\ : out STD_LOGIC;
    \elts_1_data_reg[18]\ : out STD_LOGIC;
    \elts_1_data_reg[19]\ : out STD_LOGIC;
    \elts_1_data_reg[20]\ : out STD_LOGIC;
    \elts_1_data_reg[21]\ : out STD_LOGIC;
    \elts_1_data_reg[22]\ : out STD_LOGIC;
    \elts_1_data_reg[23]\ : out STD_LOGIC;
    \elts_1_data_reg[24]\ : out STD_LOGIC;
    \elts_1_data_reg[25]\ : out STD_LOGIC;
    \elts_1_data_reg[26]\ : out STD_LOGIC;
    \elts_1_data_reg[27]\ : out STD_LOGIC;
    \elts_1_data_reg[28]\ : out STD_LOGIC;
    \elts_1_data_reg[29]\ : out STD_LOGIC;
    \elts_1_data_reg[30]\ : out STD_LOGIC;
    \elts_1_data_reg[31]\ : out STD_LOGIC;
    cams_3_io_alloc_ready : out STD_LOGIC;
    \free_reg[4]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bypass_reg_rep : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \cdc_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \free_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_4_reg[1]\ : in STD_LOGIC;
    cams_1_io_key : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cdc_reg_reg[13]\ : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_4_reg[1]_0\ : in STD_LOGIC;
    a_first_reg : in STD_LOGIC;
    bypass_reg_rep_0 : in STD_LOGIC;
    a_first_reg_0 : in STD_LOGIC;
    full_reg : in STD_LOGIC;
    full_reg_0 : in STD_LOGIC;
    saved_source : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_4_reg[0]\ : in STD_LOGIC;
    full_reg_1 : in STD_LOGIC;
    sinkD_io_a_tlSource_bits : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_io_data_MPORT_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    full_reg_2 : in STD_LOGIC;
    cams_0_io_alloc_bits : in STD_LOGIC_VECTOR ( 15 downto 0 );
    full_reg_3 : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    a_first_reg_1 : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    \ram_source_reg[2]\ : in STD_LOGIC;
    \ram_source_reg[2]_0\ : in STD_LOGIC;
    \ram_source_reg[2]_1\ : in STD_LOGIC;
    \ram_source_reg[2]_2\ : in STD_LOGIC;
    \ram_source_reg[2]_3\ : in STD_LOGIC;
    \ram_source_reg[2]_4\ : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC;
    \free_reg[1]_1\ : in STD_LOGIC;
    a_first : in STD_LOGIC;
    source_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_CAM_52 : entity is "FPGA_CAM";
end meisha_chiplink_master_0_1_FPGA_CAM_52;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_CAM_52 is
  signal \_free_T_2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^cams_3_io_alloc_ready\ : STD_LOGIC;
  signal cams_3_io_key : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^chiplink_auto_mbypass_out_a_bits_source\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data_io_data_MPORT_data_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_reg_0_7_0_5_i_11__1_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_12__0_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_6__2_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_7__2_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_8__2_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_9__2_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_19_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_27_n_0\ : STD_LOGIC;
  signal \free[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \free[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \free[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \free[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \^free_reg[3]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^free_reg[4]_0\ : STD_LOGIC;
  signal \^free_reg[4]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \free_reg_n_0_[1]\ : STD_LOGIC;
  signal \free_reg_n_0_[2]\ : STD_LOGIC;
  signal \free_reg_n_0_[4]\ : STD_LOGIC;
  signal \free_reg_n_0_[5]\ : STD_LOGIC;
  signal \free_reg_n_0_[6]\ : STD_LOGIC;
  signal \free_reg_n_0_[7]\ : STD_LOGIC;
  signal \^mbypass_auto_in_1_a_bits_source\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^repeat_sel_sel_sources_25_reg\ : STD_LOGIC;
  signal \source_r[0]_i_2_n_0\ : STD_LOGIC;
  signal NLW_data_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_0_5 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_10__2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_12__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_7__2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_8__2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_9__2\ : label is "soft_lutpair311";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_6_11 : label is "";
  attribute SOFT_HLUTNM of flight_113_i_9 : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of flight_114_i_6 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of flight_115_i_4 : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of flight_116_i_4 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \free[1]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \free[6]_i_2__2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \free[7]_i_2__2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of repeat_sel_sel_sources_40_i_2 : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of repeat_sel_sel_sources_9_i_2 : label is "soft_lutpair312";
begin
  cams_3_io_alloc_ready <= \^cams_3_io_alloc_ready\;
  chiplink_auto_mbypass_out_a_bits_source(0) <= \^chiplink_auto_mbypass_out_a_bits_source\(0);
  \free_reg[3]_1\(1 downto 0) <= \^free_reg[3]_1\(1 downto 0);
  \free_reg[4]_0\ <= \^free_reg[4]_0\;
  \free_reg[4]_1\(1 downto 0) <= \^free_reg[4]_1\(1 downto 0);
  mbypass_auto_in_1_a_bits_source(0) <= \^mbypass_auto_in_1_a_bits_source\(0);
  repeat_sel_sel_sources_25_reg <= \^repeat_sel_sel_sources_25_reg\;
data_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 1) => \^free_reg[4]_1\(1 downto 0),
      ADDRD(0) => cams_3_io_key(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(1 downto 0),
      DIB(1 downto 0) => cams_0_io_alloc_bits(3 downto 2),
      DIC(1 downto 0) => cams_0_io_alloc_bits(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data_0(1 downto 0),
      DOB(1 downto 0) => data_io_data_MPORT_data_0(3 downto 2),
      DOC(1 downto 0) => data_io_data_MPORT_data_0(5 downto 4),
      DOD(1 downto 0) => NLW_data_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => p_0_in
    );
\data_reg_0_7_0_5_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_6__2_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[7]\,
      O => \^cams_3_io_alloc_ready\
    );
\data_reg_0_7_0_5_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFFEFF"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[5]\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \free_reg_n_0_[7]\,
      I4 => \data_reg_0_7_0_5_i_12__0_n_0\,
      I5 => \^free_reg[3]_1\(1),
      O => \data_reg_0_7_0_5_i_11__1_n_0\
    );
\data_reg_0_7_0_5_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \free_reg_n_0_[2]\,
      I1 => \free_reg_n_0_[1]\,
      I2 => \^free_reg[3]_1\(0),
      O => \data_reg_0_7_0_5_i_12__0_n_0\
    );
\data_reg_0_7_0_5_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \free_reg_n_0_[6]\,
      I1 => \free_reg_n_0_[5]\,
      I2 => \free_reg_n_0_[4]\,
      I3 => \free_reg_n_0_[7]\,
      I4 => \data_reg_0_7_0_5_i_6__2_n_0\,
      O => \^free_reg[4]_1\(1)
    );
\data_reg_0_7_0_5_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0C0F0C0F0F0F0E"
    )
        port map (
      I0 => \free_reg_n_0_[7]\,
      I1 => \free_reg_n_0_[2]\,
      I2 => \data_reg_0_7_0_5_i_7__2_n_0\,
      I3 => \^free_reg[3]_1\(1),
      I4 => \free_reg_n_0_[6]\,
      I5 => \data_reg_0_7_0_5_i_8__2_n_0\,
      O => \^free_reg[4]_1\(0)
    );
\data_reg_0_7_0_5_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_9__2_n_0\,
      O => cams_3_io_key(0)
    );
\data_reg_0_7_0_5_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^free_reg[3]_1\(1),
      I1 => \^free_reg[3]_1\(0),
      I2 => \free_reg_n_0_[1]\,
      I3 => \free_reg_n_0_[2]\,
      O => \data_reg_0_7_0_5_i_6__2_n_0\
    );
\data_reg_0_7_0_5_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^free_reg[3]_1\(0),
      I1 => \free_reg_n_0_[1]\,
      O => \data_reg_0_7_0_5_i_7__2_n_0\
    );
\data_reg_0_7_0_5_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[5]\,
      O => \data_reg_0_7_0_5_i_8__2_n_0\
    );
\data_reg_0_7_0_5_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_11__1_n_0\,
      I1 => \free_reg_n_0_[1]\,
      I2 => \^free_reg[3]_1\(0),
      I3 => \free[5]_i_2__0_n_0\,
      O => \data_reg_0_7_0_5_i_9__2_n_0\
    );
data_reg_0_7_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 1) => \^free_reg[4]_1\(1 downto 0),
      ADDRD(0) => cams_3_io_key(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(13 downto 12),
      DIB(1 downto 0) => cams_0_io_alloc_bits(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data_0(13 downto 12),
      DOB(1 downto 0) => data_io_data_MPORT_data_0(15 downto 14),
      DOC(1 downto 0) => NLW_data_reg_0_7_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_data_reg_0_7_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => p_0_in
    );
data_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 1) => \^free_reg[4]_1\(1 downto 0),
      ADDRD(0) => cams_3_io_key(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(7 downto 6),
      DIB(1 downto 0) => cams_0_io_alloc_bits(9 downto 8),
      DIC(1 downto 0) => cams_0_io_alloc_bits(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data_0(7 downto 6),
      DOB(1 downto 0) => data_io_data_MPORT_data_0(9 downto 8),
      DOC(1 downto 0) => data_io_data_MPORT_data_0(11 downto 10),
      DOD(1 downto 0) => NLW_data_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => p_0_in
    );
\elts_1_data[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(0),
      I1 => \elts_1_data[31]_i_19_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(0),
      I4 => full_reg_2,
      I5 => cams_0_io_alloc_bits(0),
      O => \elts_1_data_reg[16]\
    );
\elts_1_data[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(1),
      I1 => \elts_1_data[31]_i_19_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(1),
      I4 => full_reg_2,
      I5 => cams_0_io_alloc_bits(1),
      O => \elts_1_data_reg[17]\
    );
\elts_1_data[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(2),
      I1 => \elts_1_data[31]_i_19_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(2),
      I4 => full_reg_2,
      I5 => cams_0_io_alloc_bits(2),
      O => \elts_1_data_reg[18]\
    );
\elts_1_data[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(3),
      I1 => \elts_1_data[31]_i_19_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(3),
      I4 => full_reg_2,
      I5 => cams_0_io_alloc_bits(3),
      O => \elts_1_data_reg[19]\
    );
\elts_1_data[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(4),
      I1 => \elts_1_data[31]_i_19_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(4),
      I4 => full_reg_2,
      I5 => cams_0_io_alloc_bits(4),
      O => \elts_1_data_reg[20]\
    );
\elts_1_data[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(5),
      I1 => \elts_1_data[31]_i_19_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(5),
      I4 => full_reg_2,
      I5 => cams_0_io_alloc_bits(5),
      O => \elts_1_data_reg[21]\
    );
\elts_1_data[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(6),
      I1 => \elts_1_data[31]_i_19_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(6),
      I4 => full_reg_2,
      I5 => cams_0_io_alloc_bits(6),
      O => \elts_1_data_reg[22]\
    );
\elts_1_data[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(7),
      I1 => \elts_1_data[31]_i_19_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(7),
      I4 => full_reg_2,
      I5 => cams_0_io_alloc_bits(7),
      O => \elts_1_data_reg[23]\
    );
\elts_1_data[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(8),
      I1 => \elts_1_data[31]_i_19_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(8),
      I4 => full_reg_2,
      I5 => cams_0_io_alloc_bits(8),
      O => \elts_1_data_reg[24]\
    );
\elts_1_data[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(9),
      I1 => \elts_1_data[31]_i_19_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(9),
      I4 => full_reg_2,
      I5 => cams_0_io_alloc_bits(9),
      O => \elts_1_data_reg[25]\
    );
\elts_1_data[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(10),
      I1 => \elts_1_data[31]_i_19_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(10),
      I4 => full_reg_2,
      I5 => cams_0_io_alloc_bits(10),
      O => \elts_1_data_reg[26]\
    );
\elts_1_data[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(11),
      I1 => \elts_1_data[31]_i_19_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(11),
      I4 => full_reg_2,
      I5 => cams_0_io_alloc_bits(11),
      O => \elts_1_data_reg[27]\
    );
\elts_1_data[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(12),
      I1 => \elts_1_data[31]_i_19_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(12),
      I4 => full_reg_2,
      I5 => cams_0_io_alloc_bits(12),
      O => \elts_1_data_reg[28]\
    );
\elts_1_data[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(13),
      I1 => \elts_1_data[31]_i_19_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(13),
      I4 => full_reg_2,
      I5 => cams_0_io_alloc_bits(13),
      O => \elts_1_data_reg[29]\
    );
\elts_1_data[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(14),
      I1 => \elts_1_data[31]_i_19_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(14),
      I4 => full_reg_2,
      I5 => cams_0_io_alloc_bits(14),
      O => \elts_1_data_reg[30]\
    );
\elts_1_data[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(15),
      I1 => \elts_1_data[31]_i_19_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(15),
      I4 => full_reg_2,
      I5 => cams_0_io_alloc_bits(15),
      O => \elts_1_data_reg[31]\
    );
\elts_1_data[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \^cams_3_io_alloc_ready\,
      I1 => full_reg_3,
      I2 => sync_0_reg,
      I3 => \^free_reg[4]_0\,
      I4 => \r_4_reg[0]\,
      I5 => \elts_1_data[31]_i_27_n_0\,
      O => \elts_1_data[31]_i_19_n_0\
    );
\elts_1_data[31]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66FFFFFFFFFF66F"
    )
        port map (
      I0 => \^free_reg[4]_1\(0),
      I1 => sinkD_io_a_tlSource_bits(1),
      I2 => sinkD_io_a_tlSource_bits(0),
      I3 => \data_reg_0_7_0_5_i_9__2_n_0\,
      I4 => sinkD_io_a_tlSource_bits(2),
      I5 => \^free_reg[4]_1\(1),
      O => \elts_1_data[31]_i_27_n_0\
    );
flight_113_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => full_reg,
      I1 => \^chiplink_auto_mbypass_out_a_bits_source\(0),
      I2 => full_reg_0,
      I3 => saved_source(0),
      O => flight_97_reg
    );
flight_114_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^chiplink_auto_mbypass_out_a_bits_source\(0),
      I1 => full_reg_0,
      I2 => saved_source(0),
      I3 => full_reg,
      O => flight_98_reg
    );
flight_115_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => full_reg,
      I1 => \^chiplink_auto_mbypass_out_a_bits_source\(0),
      I2 => full_reg_0,
      I3 => saved_source(0),
      O => flight_99_reg
    );
flight_116_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => full_reg,
      I1 => \^chiplink_auto_mbypass_out_a_bits_source\(0),
      I2 => full_reg_0,
      I3 => saved_source(0),
      O => flight_100_reg
    );
\free[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE0E0"
    )
        port map (
      I0 => \^free_reg[3]_1\(0),
      I1 => a_first_reg_1,
      I2 => \free_reg_n_0_[1]\,
      I3 => \state_reg[1]_0\,
      I4 => \ram_source_reg[2]\,
      O => \_free_T_2\(1)
    );
\free[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => \free_reg_n_0_[1]\,
      I1 => \^free_reg[3]_1\(0),
      I2 => a_first_reg_1,
      I3 => \free_reg_n_0_[2]\,
      I4 => \state_reg[1]_0\,
      I5 => \ram_source_reg[2]_0\,
      O => \_free_T_2\(2)
    );
\free[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \r_4_reg[0]\,
      I1 => \^free_reg[4]_0\,
      I2 => full_reg_1,
      I3 => \^free_reg[3]_1\(0),
      I4 => \free_reg_n_0_[1]\,
      I5 => \free_reg_n_0_[2]\,
      O => \free_reg[3]_0\
    );
\free[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FFFFF700F700"
    )
        port map (
      I0 => \free[4]_i_2__1_n_0\,
      I1 => \^free_reg[4]_0\,
      I2 => full_reg_1,
      I3 => \free_reg_n_0_[4]\,
      I4 => \state_reg[1]_0\,
      I5 => \ram_source_reg[2]_4\,
      O => \_free_T_2\(4)
    );
\free[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8080800A000000"
    )
        port map (
      I0 => \^free_reg[4]_1\(1),
      I1 => Q(1),
      I2 => \state_reg[0]_0\,
      I3 => \cdc_reg_reg[15]\(1),
      I4 => \cdc_reg_reg[15]\(0),
      I5 => Q(0),
      O => \free[4]_i_2__1_n_0\
    );
\free[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => Q(2),
      I1 => \state_reg[0]\,
      I2 => \state_reg[1]\,
      I3 => \cdc_reg_reg[15]\(2),
      O => \^free_reg[4]_0\
    );
\free[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \free[5]_i_2__0_n_0\,
      I1 => a_first_reg_1,
      I2 => \free_reg_n_0_[5]\,
      I3 => \state_reg[1]_0\,
      I4 => \ram_source_reg[2]_1\,
      O => \_free_T_2\(5)
    );
\free[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[5]\,
      I2 => \^free_reg[3]_1\(1),
      I3 => \^free_reg[3]_1\(0),
      I4 => \free_reg_n_0_[1]\,
      I5 => \free_reg_n_0_[2]\,
      O => \free[5]_i_2__0_n_0\
    );
\free[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \free[6]_i_2__2_n_0\,
      I1 => a_first_reg_1,
      I2 => \free_reg_n_0_[6]\,
      I3 => \state_reg[1]_0\,
      I4 => \ram_source_reg[2]_2\,
      O => \_free_T_2\(6)
    );
\free[6]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_6__2_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      O => \free[6]_i_2__2_n_0\
    );
\free[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE0E0"
    )
        port map (
      I0 => \free[7]_i_2__2_n_0\,
      I1 => a_first_reg_1,
      I2 => \free_reg_n_0_[7]\,
      I3 => \state_reg[1]_0\,
      I4 => \ram_source_reg[2]_3\,
      O => \_free_T_2\(7)
    );
\free[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_6__2_n_0\,
      I1 => \free_reg_n_0_[7]\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \free_reg_n_0_[5]\,
      I4 => \free_reg_n_0_[4]\,
      O => \free[7]_i_2__2_n_0\
    );
\free_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \free_reg[3]_2\(0),
      Q => \^free_reg[3]_1\(0),
      S => SR(0)
    );
\free_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(1),
      Q => \free_reg_n_0_[1]\,
      S => SR(0)
    );
\free_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(2),
      Q => \free_reg_n_0_[2]\,
      S => SR(0)
    );
\free_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \free_reg[3]_2\(1),
      Q => \^free_reg[3]_1\(1),
      S => SR(0)
    );
\free_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(4),
      Q => \free_reg_n_0_[4]\,
      S => SR(0)
    );
\free_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(5),
      Q => \free_reg_n_0_[5]\,
      S => SR(0)
    );
\free_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(6),
      Q => \free_reg_n_0_[6]\,
      S => SR(0)
    );
\free_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(7),
      Q => \free_reg_n_0_[7]\,
      S => SR(0)
    );
repeat_sel_sel_sources_17_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBFFFFFFFFF"
    )
        port map (
      I0 => bypass_reg_rep,
      I1 => Q(1),
      I2 => \state_reg[0]\,
      I3 => \state_reg[1]\,
      I4 => \cdc_reg_reg[15]\(1),
      I5 => \^chiplink_auto_mbypass_out_a_bits_source\(0),
      O => repeat_sel_sel_sources_17_reg
    );
repeat_sel_sel_sources_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \r_4_reg[1]_0\,
      I1 => \^chiplink_auto_mbypass_out_a_bits_source\(0),
      I2 => a_first_reg,
      I3 => bypass_reg_rep_0,
      O => \repeat_sel_sel_sources_2__0\
    );
repeat_sel_sel_sources_30_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABBBABABAAA"
    )
        port map (
      I0 => \^chiplink_auto_mbypass_out_a_bits_source\(0),
      I1 => bypass_reg_rep,
      I2 => Q(2),
      I3 => \state_reg[0]\,
      I4 => \state_reg[1]\,
      I5 => \cdc_reg_reg[15]\(2),
      O => repeat_sel_sel_sources_30_reg
    );
repeat_sel_sel_sources_34_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mbypass_auto_in_1_a_bits_source\(0),
      I1 => bypass_reg_rep,
      O => \^chiplink_auto_mbypass_out_a_bits_source\(0)
    );
repeat_sel_sel_sources_40_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^chiplink_auto_mbypass_out_a_bits_source\(0),
      I1 => a_first_reg_0,
      O => repeat_sel_sel_sources_40_reg
    );
repeat_sel_sel_sources_44_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEEEFEFEFFF"
    )
        port map (
      I0 => \^chiplink_auto_mbypass_out_a_bits_source\(0),
      I1 => bypass_reg_rep,
      I2 => Q(2),
      I3 => \state_reg[0]\,
      I4 => \state_reg[1]\,
      I5 => \cdc_reg_reg[15]\(2),
      O => repeat_sel_sel_sources_44_reg
    );
repeat_sel_sel_sources_45_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFBFFFFFFFF"
    )
        port map (
      I0 => bypass_reg_rep,
      I1 => \cdc_reg_reg[15]\(0),
      I2 => \state_reg[0]\,
      I3 => \state_reg[1]\,
      I4 => Q(0),
      I5 => \^chiplink_auto_mbypass_out_a_bits_source\(0),
      O => \^repeat_sel_sel_sources_25_reg\
    );
repeat_sel_sel_sources_46_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44454440"
    )
        port map (
      I0 => bypass_reg_rep,
      I1 => Q(1),
      I2 => \state_reg[0]\,
      I3 => \state_reg[1]\,
      I4 => \cdc_reg_reg[15]\(1),
      I5 => \^chiplink_auto_mbypass_out_a_bits_source\(0),
      O => repeat_sel_sel_sources_46_reg
    );
repeat_sel_sel_sources_54_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540004"
    )
        port map (
      I0 => bypass_reg_rep,
      I1 => \cdc_reg_reg[15]\(0),
      I2 => \state_reg[0]\,
      I3 => \state_reg[1]\,
      I4 => Q(0),
      I5 => \^chiplink_auto_mbypass_out_a_bits_source\(0),
      O => repeat_sel_sel_sources_54_reg
    );
repeat_sel_sel_sources_61_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBFFFFFFFFF"
    )
        port map (
      I0 => bypass_reg_rep,
      I1 => Q(2),
      I2 => \state_reg[0]\,
      I3 => \state_reg[1]\,
      I4 => \cdc_reg_reg[15]\(2),
      I5 => \^chiplink_auto_mbypass_out_a_bits_source\(0),
      O => repeat_sel_sel_sources_33_reg
    );
repeat_sel_sel_sources_62_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEEEFEFEFFF"
    )
        port map (
      I0 => \^chiplink_auto_mbypass_out_a_bits_source\(0),
      I1 => bypass_reg_rep,
      I2 => Q(1),
      I3 => \state_reg[0]\,
      I4 => \state_reg[1]\,
      I5 => \cdc_reg_reg[15]\(1),
      O => repeat_sel_sel_sources_62_reg
    );
repeat_sel_sel_sources_9_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \r_4_reg[1]_0\,
      I1 => \^repeat_sel_sel_sources_25_reg\,
      I2 => a_first_reg,
      I3 => a_first_reg_0,
      O => \repeat_sel_sel_sources_9__0\
    );
\source_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \source_r[0]_i_2_n_0\,
      I1 => \^free_reg[4]_0\,
      I2 => \free_reg[1]_1\,
      I3 => a_first,
      I4 => source_r(0),
      O => \^mbypass_auto_in_1_a_bits_source\(0)
    );
\source_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_9__2_n_0\,
      I1 => \free_reg[1]_0\(0),
      I2 => \r_4_reg[1]\,
      I3 => cams_1_io_key(0),
      I4 => \cdc_reg_reg[13]\,
      I5 => ADDRD(0),
      O => \source_r[0]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_CAM_53 is
  port (
    cams_4_io_alloc_ready : out STD_LOGIC;
    \free_reg[4]_0\ : out STD_LOGIC;
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    \elts_1_data_reg[16]\ : out STD_LOGIC;
    \free_reg[7]_0\ : out STD_LOGIC;
    \free_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \source_r_reg[0]\ : out STD_LOGIC;
    \source_r_reg[2]\ : out STD_LOGIC;
    data_io_data_MPORT_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    a_first_reg : in STD_LOGIC;
    \cdc_reg_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[0]\ : in STD_LOGIC;
    \r_4_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_source_reg[5]\ : in STD_LOGIC;
    \ram_source_reg[2]\ : in STD_LOGIC;
    full_reg : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC;
    a_first : in STD_LOGIC;
    \r_4_reg[2]\ : in STD_LOGIC;
    a_first_reg_0 : in STD_LOGIC;
    \ram_source_reg[2]_0\ : in STD_LOGIC;
    \ram_source_reg[2]_1\ : in STD_LOGIC;
    \ram_source_reg[2]_2\ : in STD_LOGIC;
    \ram_source_reg[2]_3\ : in STD_LOGIC;
    \ram_source_reg[2]_4\ : in STD_LOGIC;
    \ram_source_reg[2]_5\ : in STD_LOGIC;
    sinkD_io_a_tlSource_bits : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cams_5_io_key : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_4_reg[1]_0\ : in STD_LOGIC;
    cams_6_io_key : in STD_LOGIC_VECTOR ( 0 to 0 );
    cams_7_io_key : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : in STD_LOGIC;
    \state_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    cams_0_io_alloc_bits : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_CAM_53 : entity is "FPGA_CAM";
end meisha_chiplink_master_0_1_FPGA_CAM_53;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_CAM_53 is
  signal \^addrd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_free_T_2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^cams_4_io_alloc_ready\ : STD_LOGIC;
  signal cams_4_io_key : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data_reg_0_7_0_5_i_1__5_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_7__3_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_8__3_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_9__3_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_22_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_30_n_0\ : STD_LOGIC;
  signal \free[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \free[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \free[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \free[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \^free_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^free_reg[4]_0\ : STD_LOGIC;
  signal \^free_reg[7]_0\ : STD_LOGIC;
  signal \free_reg_n_0_[1]\ : STD_LOGIC;
  signal \free_reg_n_0_[2]\ : STD_LOGIC;
  signal \free_reg_n_0_[3]\ : STD_LOGIC;
  signal \free_reg_n_0_[4]\ : STD_LOGIC;
  signal \free_reg_n_0_[5]\ : STD_LOGIC;
  signal \free_reg_n_0_[6]\ : STD_LOGIC;
  signal \free_reg_n_0_[7]\ : STD_LOGIC;
  signal \^source_r_reg[0]\ : STD_LOGIC;
  signal NLW_data_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_0_5 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_5__2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_7__3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_8__3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_9__3\ : label is "soft_lutpair314";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_6_11 : label is "";
  attribute SOFT_HLUTNM of \free[1]_i_1__6\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \free[3]_i_2__3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \free[6]_i_2__3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \free[7]_i_2__3\ : label is "soft_lutpair313";
begin
  ADDRD(0) <= \^addrd\(0);
  cams_4_io_alloc_ready <= \^cams_4_io_alloc_ready\;
  \free_reg[2]_0\(0) <= \^free_reg[2]_0\(0);
  \free_reg[4]_0\ <= \^free_reg[4]_0\;
  \free_reg[7]_0\ <= \^free_reg[7]_0\;
  \source_r_reg[0]\ <= \^source_r_reg[0]\;
data_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => cams_4_io_key(2),
      ADDRD(1) => \^addrd\(0),
      ADDRD(0) => cams_4_io_key(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(1 downto 0),
      DIB(1 downto 0) => cams_0_io_alloc_bits(3 downto 2),
      DIC(1 downto 0) => cams_0_io_alloc_bits(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data(1 downto 0),
      DOB(1 downto 0) => data_io_data_MPORT_data(3 downto 2),
      DOC(1 downto 0) => data_io_data_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_data_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__5_n_0\
    );
\data_reg_0_7_0_5_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F0F000D"
    )
        port map (
      I0 => \free_reg_n_0_[3]\,
      I1 => \free_reg_n_0_[2]\,
      I2 => \free[7]_i_2__3_n_0\,
      I3 => \free_reg_n_0_[1]\,
      I4 => \^free_reg[2]_0\(0),
      I5 => \free[5]_i_2__1_n_0\,
      O => \^source_r_reg[0]\
    );
data_reg_0_7_0_5_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCAAAAAAFC"
    )
        port map (
      I0 => \r_4_reg[1]\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \state_reg[1]\,
      I4 => \state_reg[0]_1\,
      I5 => \r_4_reg[1]\(1),
      O => \^free_reg[4]_0\
    );
\data_reg_0_7_0_5_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => \^cams_4_io_alloc_ready\,
      I1 => a_first_reg,
      I2 => \cdc_reg_reg[13]\,
      I3 => Q(1),
      I4 => \state_reg[0]\,
      I5 => \r_4_reg[1]\(1),
      O => \data_reg_0_7_0_5_i_1__5_n_0\
    );
\data_reg_0_7_0_5_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_7__3_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[7]\,
      O => cams_4_io_key(2)
    );
\data_reg_0_7_0_5_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00F500FF00F4"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_8__3_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[3]\,
      I3 => \data_reg_0_7_0_5_i_9__3_n_0\,
      I4 => \free_reg_n_0_[2]\,
      I5 => \free_reg_n_0_[7]\,
      O => \^addrd\(0)
    );
\data_reg_0_7_0_5_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^source_r_reg[0]\,
      O => cams_4_io_key(0)
    );
\data_reg_0_7_0_5_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_7__3_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[7]\,
      O => \^cams_4_io_alloc_ready\
    );
\data_reg_0_7_0_5_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^free_reg[2]_0\(0),
      I1 => \free_reg_n_0_[1]\,
      I2 => \free_reg_n_0_[2]\,
      I3 => \free_reg_n_0_[3]\,
      O => \data_reg_0_7_0_5_i_7__3_n_0\
    );
\data_reg_0_7_0_5_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[5]\,
      O => \data_reg_0_7_0_5_i_8__3_n_0\
    );
\data_reg_0_7_0_5_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^free_reg[2]_0\(0),
      I1 => \free_reg_n_0_[1]\,
      O => \data_reg_0_7_0_5_i_9__3_n_0\
    );
data_reg_0_7_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => cams_4_io_key(2),
      ADDRD(1) => \^addrd\(0),
      ADDRD(0) => cams_4_io_key(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(13 downto 12),
      DIB(1 downto 0) => cams_0_io_alloc_bits(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data(13 downto 12),
      DOB(1 downto 0) => data_io_data_MPORT_data(15 downto 14),
      DOC(1 downto 0) => NLW_data_reg_0_7_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_data_reg_0_7_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__5_n_0\
    );
data_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => cams_4_io_key(2),
      ADDRD(1) => \^addrd\(0),
      ADDRD(0) => cams_4_io_key(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(7 downto 6),
      DIB(1 downto 0) => cams_0_io_alloc_bits(9 downto 8),
      DIC(1 downto 0) => cams_0_io_alloc_bits(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data(7 downto 6),
      DOB(1 downto 0) => data_io_data_MPORT_data(9 downto 8),
      DOC(1 downto 0) => data_io_data_MPORT_data(11 downto 10),
      DOD(1 downto 0) => NLW_data_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__5_n_0\
    );
\elts_1_data[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \^free_reg[7]_0\,
      I1 => full_reg,
      I2 => \state_reg[0]_0\,
      I3 => a_first,
      I4 => \r_4_reg[2]\,
      I5 => \elts_1_data[31]_i_22_n_0\,
      O => \elts_1_data_reg[16]\
    );
\elts_1_data[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FF99FF9FFFF"
    )
        port map (
      I0 => \elts_1_data[31]_i_30_n_0\,
      I1 => sinkD_io_a_tlSource_bits(1),
      I2 => sinkD_io_a_tlSource_bits(2),
      I3 => cams_4_io_key(2),
      I4 => sinkD_io_a_tlSource_bits(0),
      I5 => \^source_r_reg[0]\,
      O => \elts_1_data[31]_i_22_n_0\
    );
\elts_1_data[31]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3F0F3F0F0F0F1"
    )
        port map (
      I0 => \free_reg_n_0_[7]\,
      I1 => \free_reg_n_0_[2]\,
      I2 => \data_reg_0_7_0_5_i_9__3_n_0\,
      I3 => \free_reg_n_0_[3]\,
      I4 => \free_reg_n_0_[6]\,
      I5 => \data_reg_0_7_0_5_i_8__3_n_0\,
      O => \elts_1_data[31]_i_30_n_0\
    );
\free[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE0E0"
    )
        port map (
      I0 => \^free_reg[2]_0\(0),
      I1 => a_first_reg_0,
      I2 => \free_reg_n_0_[1]\,
      I3 => \ram_source_reg[5]\,
      I4 => \ram_source_reg[2]_0\,
      O => \_free_T_2\(1)
    );
\free[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0FFFFF0E0F0E0"
    )
        port map (
      I0 => \^free_reg[2]_0\(0),
      I1 => \free_reg_n_0_[1]\,
      I2 => \free_reg_n_0_[2]\,
      I3 => a_first_reg_0,
      I4 => \ram_source_reg[5]\,
      I5 => \ram_source_reg[2]_1\,
      O => \_free_T_2\(2)
    );
\free[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C4FFC4C4"
    )
        port map (
      I0 => \free[3]_i_2__3_n_0\,
      I1 => \free_reg_n_0_[3]\,
      I2 => a_first_reg_0,
      I3 => \ram_source_reg[5]\,
      I4 => \ram_source_reg[2]_2\,
      O => \_free_T_2\(3)
    );
\free[3]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \free_reg_n_0_[2]\,
      I1 => \free_reg_n_0_[1]\,
      I2 => \^free_reg[2]_0\(0),
      O => \free[3]_i_2__3_n_0\
    );
\free[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FFFFFB00FB00"
    )
        port map (
      I0 => \^free_reg[4]_0\,
      I1 => cams_4_io_key(2),
      I2 => a_first_reg,
      I3 => \free_reg_n_0_[4]\,
      I4 => \ram_source_reg[5]\,
      I5 => \ram_source_reg[2]\,
      O => \_free_T_2\(4)
    );
\free[5]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \free[5]_i_2__1_n_0\,
      I1 => a_first_reg_0,
      I2 => \free_reg_n_0_[5]\,
      I3 => \ram_source_reg[5]\,
      I4 => \ram_source_reg[2]_3\,
      O => \_free_T_2\(5)
    );
\free[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^free_reg[2]_0\(0),
      I1 => \free_reg_n_0_[1]\,
      I2 => \free_reg_n_0_[2]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[5]\,
      I5 => \free_reg_n_0_[3]\,
      O => \free[5]_i_2__1_n_0\
    );
\free[6]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \free[6]_i_2__3_n_0\,
      I1 => a_first_reg_0,
      I2 => \free_reg_n_0_[6]\,
      I3 => \ram_source_reg[5]\,
      I4 => \ram_source_reg[2]_4\,
      O => \_free_T_2\(6)
    );
\free[6]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_7__3_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      O => \free[6]_i_2__3_n_0\
    );
\free[7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \free[7]_i_2__3_n_0\,
      I1 => a_first_reg_0,
      I2 => \free_reg_n_0_[7]\,
      I3 => \ram_source_reg[5]\,
      I4 => \ram_source_reg[2]_5\,
      O => \_free_T_2\(7)
    );
\free[7]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_7__3_n_0\,
      I1 => \free_reg_n_0_[7]\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \free_reg_n_0_[5]\,
      I4 => \free_reg_n_0_[4]\,
      O => \free[7]_i_2__3_n_0\
    );
\free[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \^free_reg[4]_0\,
      I1 => \free_reg_n_0_[7]\,
      I2 => \free_reg_n_0_[4]\,
      I3 => \free_reg_n_0_[5]\,
      I4 => \free_reg_n_0_[6]\,
      I5 => \data_reg_0_7_0_5_i_7__3_n_0\,
      O => \^free_reg[7]_0\
    );
\free_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \free_reg[0]_0\(0),
      Q => \^free_reg[2]_0\(0),
      S => SR(0)
    );
\free_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(1),
      Q => \free_reg_n_0_[1]\,
      S => SR(0)
    );
\free_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(2),
      Q => \free_reg_n_0_[2]\,
      S => SR(0)
    );
\free_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(3),
      Q => \free_reg_n_0_[3]\,
      S => SR(0)
    );
\free_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(4),
      Q => \free_reg_n_0_[4]\,
      S => SR(0)
    );
\free_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(5),
      Q => \free_reg_n_0_[5]\,
      S => SR(0)
    );
\free_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(6),
      Q => \free_reg_n_0_[6]\,
      S => SR(0)
    );
\free_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(7),
      Q => \free_reg_n_0_[7]\,
      S => SR(0)
    );
\source_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => cams_4_io_key(2),
      I1 => cams_5_io_key(0),
      I2 => \cdc_reg_reg[13]\,
      I3 => \r_4_reg[1]_0\,
      I4 => cams_6_io_key(0),
      I5 => cams_7_io_key(0),
      O => \source_r_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_CAM_54 is
  port (
    \free_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \free_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \source_r_reg[0]\ : out STD_LOGIC;
    \q_last_count_reg[4]\ : out STD_LOGIC;
    \q_last_count_reg[4]_0\ : out STD_LOGIC;
    header : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \cdc_reg_reg[13]\ : in STD_LOGIC;
    sinkD_io_a_tlSource_bits : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_source_reg[3]\ : in STD_LOGIC;
    \ram_source_reg[3]_0\ : in STD_LOGIC;
    \ram_source_reg[3]_1\ : in STD_LOGIC;
    \ram_source_reg[3]_2\ : in STD_LOGIC;
    \ram_source_reg[3]_3\ : in STD_LOGIC;
    \ram_source_reg[3]_4\ : in STD_LOGIC;
    \ram_source_reg[3]_5\ : in STD_LOGIC;
    \ram_source_reg[3]_6\ : in STD_LOGIC;
    \ram_source_reg[3]_7\ : in STD_LOGIC;
    \ram_source_reg[3]_8\ : in STD_LOGIC;
    \ram_source_reg[3]_9\ : in STD_LOGIC;
    \ram_source_reg[3]_10\ : in STD_LOGIC;
    \ram_source_reg[3]_11\ : in STD_LOGIC;
    \ram_source_reg[3]_12\ : in STD_LOGIC;
    \ram_source_reg[3]_13\ : in STD_LOGIC;
    \ram_source_reg[3]_14\ : in STD_LOGIC;
    \ram_source_reg[3]_15\ : in STD_LOGIC;
    \ram_source_reg[2]\ : in STD_LOGIC;
    data_io_data_MPORT_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    a_first_reg : in STD_LOGIC;
    cams_0_io_alloc_bits : in STD_LOGIC_VECTOR ( 15 downto 0 );
    full_reg : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    a_first : in STD_LOGIC;
    \r_4_reg[2]\ : in STD_LOGIC;
    a_first_reg_0 : in STD_LOGIC;
    \ram_source_reg[2]_0\ : in STD_LOGIC;
    \ram_source_reg[2]_1\ : in STD_LOGIC;
    \ram_source_reg[2]_2\ : in STD_LOGIC;
    \ram_source_reg[2]_3\ : in STD_LOGIC;
    \ram_source_reg[2]_4\ : in STD_LOGIC;
    \ram_source_reg[2]_5\ : in STD_LOGIC;
    \cdc_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : in STD_LOGIC;
    \r_4_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[6]_0\ : in STD_LOGIC;
    cams_6_io_alloc_ready : in STD_LOGIC;
    cams_7_io_alloc_ready : in STD_LOGIC;
    cams_4_io_alloc_ready : in STD_LOGIC;
    \cdc_reg_reg[13]_0\ : in STD_LOGIC;
    \r_4_reg[1]\ : in STD_LOGIC;
    \cdc_reg_reg[14]\ : in STD_LOGIC;
    sinkD_io_c_clSource : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram_source_reg[4]\ : in STD_LOGIC;
    relack : in STD_LOGIC;
    \ram_source_reg[4]_0\ : in STD_LOGIC;
    \ram_source_reg[4]_1\ : in STD_LOGIC;
    \ram_source_reg[4]_2\ : in STD_LOGIC;
    \ram_source_reg[4]_3\ : in STD_LOGIC;
    \ram_source_reg[4]_4\ : in STD_LOGIC;
    \ram_source_reg[4]_5\ : in STD_LOGIC;
    \ram_source_reg[4]_6\ : in STD_LOGIC;
    \ram_source_reg[4]_7\ : in STD_LOGIC;
    \ram_source_reg[4]_8\ : in STD_LOGIC;
    \ram_source_reg[4]_9\ : in STD_LOGIC;
    \ram_source_reg[4]_10\ : in STD_LOGIC;
    \ram_source_reg[4]_11\ : in STD_LOGIC;
    \ram_source_reg[4]_12\ : in STD_LOGIC;
    \ram_source_reg[4]_13\ : in STD_LOGIC;
    \ram_source_reg[4]_14\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_CAM_54 : entity is "FPGA_CAM";
end meisha_chiplink_master_0_1_FPGA_CAM_54;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_CAM_54 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_free_T_2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cams_5_io_alloc_ready : STD_LOGIC;
  signal cams_5_io_key : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data_io_data_MPORT_data_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_reg_0_7_0_5_i_1__4_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_5__3_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_7__4_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_8__4_n_0\ : STD_LOGIC;
  signal \elts_1_data[16]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[17]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[18]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[19]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[20]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[21]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[22]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[23]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[24]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[25]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[26]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[27]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[28]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[29]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[30]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_13_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_21_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_29_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \free[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \free[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \free[6]_i_2__4_n_0\ : STD_LOGIC;
  signal \free[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \^free_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^free_reg[7]_0\ : STD_LOGIC;
  signal \free_reg_n_0_[1]\ : STD_LOGIC;
  signal \free_reg_n_0_[2]\ : STD_LOGIC;
  signal \free_reg_n_0_[3]\ : STD_LOGIC;
  signal \free_reg_n_0_[4]\ : STD_LOGIC;
  signal \free_reg_n_0_[5]\ : STD_LOGIC;
  signal \free_reg_n_0_[6]\ : STD_LOGIC;
  signal \free_reg_n_0_[7]\ : STD_LOGIC;
  signal \^q_last_count_reg[4]_0\ : STD_LOGIC;
  signal \^source_r_reg[0]\ : STD_LOGIC;
  signal NLW_data_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_0_5 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_5__3\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_7__4\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_8__4\ : label is "soft_lutpair317";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_6_11 : label is "";
  attribute SOFT_HLUTNM of \free[1]_i_1__5\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \free[3]_i_2__4\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \free[6]_i_2__4\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \free[7]_i_2__4\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \q_last_count[4]_i_13\ : label is "soft_lutpair318";
begin
  Q(0) <= \^q\(0);
  \free_reg[4]_0\(1 downto 0) <= \^free_reg[4]_0\(1 downto 0);
  \free_reg[7]_0\ <= \^free_reg[7]_0\;
  \q_last_count_reg[4]_0\ <= \^q_last_count_reg[4]_0\;
  \source_r_reg[0]\ <= \^source_r_reg[0]\;
data_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 1) => \^free_reg[4]_0\(1 downto 0),
      ADDRD(0) => cams_5_io_key(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(1 downto 0),
      DIB(1 downto 0) => cams_0_io_alloc_bits(3 downto 2),
      DIC(1 downto 0) => cams_0_io_alloc_bits(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data_0(1 downto 0),
      DOB(1 downto 0) => data_io_data_MPORT_data_0(3 downto 2),
      DOC(1 downto 0) => data_io_data_MPORT_data_0(5 downto 4),
      DOD(1 downto 0) => NLW_data_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__4_n_0\
    );
\data_reg_0_7_0_5_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00000000"
    )
        port map (
      I0 => \free_reg_n_0_[7]\,
      I1 => \free_reg_n_0_[4]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[6]\,
      I4 => \data_reg_0_7_0_5_i_5__3_n_0\,
      I5 => \cdc_reg_reg[13]\,
      O => \data_reg_0_7_0_5_i_1__4_n_0\
    );
\data_reg_0_7_0_5_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_5__3_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[7]\,
      O => \^free_reg[4]_0\(1)
    );
\data_reg_0_7_0_5_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00F500FF00F4"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_7__4_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[3]\,
      I3 => \data_reg_0_7_0_5_i_8__4_n_0\,
      I4 => \free_reg_n_0_[2]\,
      I5 => \free_reg_n_0_[7]\,
      O => \^free_reg[4]_0\(0)
    );
\data_reg_0_7_0_5_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^source_r_reg[0]\,
      O => cams_5_io_key(0)
    );
\data_reg_0_7_0_5_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \free_reg_n_0_[1]\,
      I2 => \free_reg_n_0_[2]\,
      I3 => \free_reg_n_0_[3]\,
      O => \data_reg_0_7_0_5_i_5__3_n_0\
    );
\data_reg_0_7_0_5_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[5]\,
      O => \data_reg_0_7_0_5_i_7__4_n_0\
    );
\data_reg_0_7_0_5_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \free_reg_n_0_[1]\,
      O => \data_reg_0_7_0_5_i_8__4_n_0\
    );
\data_reg_0_7_0_5_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F0F000D"
    )
        port map (
      I0 => \free_reg_n_0_[3]\,
      I1 => \free_reg_n_0_[2]\,
      I2 => \free[7]_i_2__4_n_0\,
      I3 => \free_reg_n_0_[1]\,
      I4 => \^q\(0),
      I5 => \free[5]_i_2__2_n_0\,
      O => \^source_r_reg[0]\
    );
data_reg_0_7_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 1) => \^free_reg[4]_0\(1 downto 0),
      ADDRD(0) => cams_5_io_key(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(13 downto 12),
      DIB(1 downto 0) => cams_0_io_alloc_bits(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data_0(13 downto 12),
      DOB(1 downto 0) => data_io_data_MPORT_data_0(15 downto 14),
      DOC(1 downto 0) => NLW_data_reg_0_7_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_data_reg_0_7_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__4_n_0\
    );
data_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 1) => \^free_reg[4]_0\(1 downto 0),
      ADDRD(0) => cams_5_io_key(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(7 downto 6),
      DIB(1 downto 0) => cams_0_io_alloc_bits(9 downto 8),
      DIC(1 downto 0) => cams_0_io_alloc_bits(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data_0(7 downto 6),
      DOB(1 downto 0) => data_io_data_MPORT_data_0(9 downto 8),
      DOC(1 downto 0) => data_io_data_MPORT_data_0(11 downto 10),
      DOD(1 downto 0) => NLW_data_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__4_n_0\
    );
\elts_1_data[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => sinkD_io_c_clSource(0),
      I1 => \elts_1_data_reg[16]_i_4_n_0\,
      I2 => sinkD_io_a_tlSource_bits(5),
      I3 => \ram_source_reg[4]\,
      I4 => relack,
      O => header(0)
    );
\elts_1_data[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(0),
      I1 => \elts_1_data[31]_i_13_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(0),
      I4 => a_first_reg,
      I5 => cams_0_io_alloc_bits(0),
      O => \elts_1_data[16]_i_6_n_0\
    );
\elts_1_data[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => sinkD_io_c_clSource(1),
      I1 => \elts_1_data_reg[17]_i_4_n_0\,
      I2 => sinkD_io_a_tlSource_bits(5),
      I3 => \ram_source_reg[4]_0\,
      I4 => relack,
      O => header(1)
    );
\elts_1_data[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(1),
      I1 => \elts_1_data[31]_i_13_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(1),
      I4 => a_first_reg,
      I5 => cams_0_io_alloc_bits(1),
      O => \elts_1_data[17]_i_6_n_0\
    );
\elts_1_data[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => sinkD_io_c_clSource(2),
      I1 => \elts_1_data_reg[18]_i_4_n_0\,
      I2 => sinkD_io_a_tlSource_bits(5),
      I3 => \ram_source_reg[4]_1\,
      I4 => relack,
      O => header(2)
    );
\elts_1_data[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(2),
      I1 => \elts_1_data[31]_i_13_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(2),
      I4 => a_first_reg,
      I5 => cams_0_io_alloc_bits(2),
      O => \elts_1_data[18]_i_6_n_0\
    );
\elts_1_data[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => sinkD_io_c_clSource(3),
      I1 => \elts_1_data_reg[19]_i_4_n_0\,
      I2 => sinkD_io_a_tlSource_bits(5),
      I3 => \ram_source_reg[4]_2\,
      I4 => relack,
      O => header(3)
    );
\elts_1_data[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(3),
      I1 => \elts_1_data[31]_i_13_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(3),
      I4 => a_first_reg,
      I5 => cams_0_io_alloc_bits(3),
      O => \elts_1_data[19]_i_6_n_0\
    );
\elts_1_data[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => sinkD_io_c_clSource(4),
      I1 => \elts_1_data_reg[20]_i_4_n_0\,
      I2 => sinkD_io_a_tlSource_bits(5),
      I3 => \ram_source_reg[4]_3\,
      I4 => relack,
      O => header(4)
    );
\elts_1_data[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(4),
      I1 => \elts_1_data[31]_i_13_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(4),
      I4 => a_first_reg,
      I5 => cams_0_io_alloc_bits(4),
      O => \elts_1_data[20]_i_6_n_0\
    );
\elts_1_data[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => sinkD_io_c_clSource(5),
      I1 => \elts_1_data_reg[21]_i_4_n_0\,
      I2 => sinkD_io_a_tlSource_bits(5),
      I3 => \ram_source_reg[4]_4\,
      I4 => relack,
      O => header(5)
    );
\elts_1_data[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(5),
      I1 => \elts_1_data[31]_i_13_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(5),
      I4 => a_first_reg,
      I5 => cams_0_io_alloc_bits(5),
      O => \elts_1_data[21]_i_6_n_0\
    );
\elts_1_data[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => sinkD_io_c_clSource(6),
      I1 => \elts_1_data_reg[22]_i_4_n_0\,
      I2 => sinkD_io_a_tlSource_bits(5),
      I3 => \ram_source_reg[4]_5\,
      I4 => relack,
      O => header(6)
    );
\elts_1_data[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(6),
      I1 => \elts_1_data[31]_i_13_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(6),
      I4 => a_first_reg,
      I5 => cams_0_io_alloc_bits(6),
      O => \elts_1_data[22]_i_6_n_0\
    );
\elts_1_data[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => sinkD_io_c_clSource(7),
      I1 => \elts_1_data_reg[23]_i_4_n_0\,
      I2 => sinkD_io_a_tlSource_bits(5),
      I3 => \ram_source_reg[4]_6\,
      I4 => relack,
      O => header(7)
    );
\elts_1_data[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(7),
      I1 => \elts_1_data[31]_i_13_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(7),
      I4 => a_first_reg,
      I5 => cams_0_io_alloc_bits(7),
      O => \elts_1_data[23]_i_6_n_0\
    );
\elts_1_data[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => sinkD_io_c_clSource(8),
      I1 => \elts_1_data_reg[24]_i_4_n_0\,
      I2 => sinkD_io_a_tlSource_bits(5),
      I3 => \ram_source_reg[4]_7\,
      I4 => relack,
      O => header(8)
    );
\elts_1_data[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(8),
      I1 => \elts_1_data[31]_i_13_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(8),
      I4 => a_first_reg,
      I5 => cams_0_io_alloc_bits(8),
      O => \elts_1_data[24]_i_6_n_0\
    );
\elts_1_data[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => sinkD_io_c_clSource(9),
      I1 => \elts_1_data_reg[25]_i_4_n_0\,
      I2 => sinkD_io_a_tlSource_bits(5),
      I3 => \ram_source_reg[4]_8\,
      I4 => relack,
      O => header(9)
    );
\elts_1_data[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(9),
      I1 => \elts_1_data[31]_i_13_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(9),
      I4 => a_first_reg,
      I5 => cams_0_io_alloc_bits(9),
      O => \elts_1_data[25]_i_6_n_0\
    );
\elts_1_data[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => sinkD_io_c_clSource(10),
      I1 => \elts_1_data_reg[26]_i_4_n_0\,
      I2 => sinkD_io_a_tlSource_bits(5),
      I3 => \ram_source_reg[4]_9\,
      I4 => relack,
      O => header(10)
    );
\elts_1_data[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(10),
      I1 => \elts_1_data[31]_i_13_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(10),
      I4 => a_first_reg,
      I5 => cams_0_io_alloc_bits(10),
      O => \elts_1_data[26]_i_6_n_0\
    );
\elts_1_data[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => sinkD_io_c_clSource(11),
      I1 => \elts_1_data_reg[27]_i_4_n_0\,
      I2 => sinkD_io_a_tlSource_bits(5),
      I3 => \ram_source_reg[4]_10\,
      I4 => relack,
      O => header(11)
    );
\elts_1_data[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(11),
      I1 => \elts_1_data[31]_i_13_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(11),
      I4 => a_first_reg,
      I5 => cams_0_io_alloc_bits(11),
      O => \elts_1_data[27]_i_6_n_0\
    );
\elts_1_data[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => sinkD_io_c_clSource(12),
      I1 => \elts_1_data_reg[28]_i_4_n_0\,
      I2 => sinkD_io_a_tlSource_bits(5),
      I3 => \ram_source_reg[4]_11\,
      I4 => relack,
      O => header(12)
    );
\elts_1_data[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(12),
      I1 => \elts_1_data[31]_i_13_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(12),
      I4 => a_first_reg,
      I5 => cams_0_io_alloc_bits(12),
      O => \elts_1_data[28]_i_6_n_0\
    );
\elts_1_data[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => sinkD_io_c_clSource(13),
      I1 => \elts_1_data_reg[29]_i_4_n_0\,
      I2 => sinkD_io_a_tlSource_bits(5),
      I3 => \ram_source_reg[4]_12\,
      I4 => relack,
      O => header(13)
    );
\elts_1_data[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(13),
      I1 => \elts_1_data[31]_i_13_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(13),
      I4 => a_first_reg,
      I5 => cams_0_io_alloc_bits(13),
      O => \elts_1_data[29]_i_6_n_0\
    );
\elts_1_data[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => sinkD_io_c_clSource(14),
      I1 => \elts_1_data_reg[30]_i_4_n_0\,
      I2 => sinkD_io_a_tlSource_bits(5),
      I3 => \ram_source_reg[4]_13\,
      I4 => relack,
      O => header(14)
    );
\elts_1_data[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(14),
      I1 => \elts_1_data[31]_i_13_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(14),
      I4 => a_first_reg,
      I5 => cams_0_io_alloc_bits(14),
      O => \elts_1_data[30]_i_6_n_0\
    );
\elts_1_data[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \^free_reg[7]_0\,
      I1 => full_reg,
      I2 => \state_reg[0]\,
      I3 => a_first,
      I4 => \r_4_reg[2]\,
      I5 => \elts_1_data[31]_i_21_n_0\,
      O => \elts_1_data[31]_i_13_n_0\
    );
\elts_1_data[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FF99FF9FFFF"
    )
        port map (
      I0 => \elts_1_data[31]_i_29_n_0\,
      I1 => sinkD_io_a_tlSource_bits(1),
      I2 => sinkD_io_a_tlSource_bits(2),
      I3 => \^free_reg[4]_0\(1),
      I4 => sinkD_io_a_tlSource_bits(0),
      I5 => \^source_r_reg[0]\,
      O => \elts_1_data[31]_i_21_n_0\
    );
\elts_1_data[31]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3F0F3F0F0F0F1"
    )
        port map (
      I0 => \free_reg_n_0_[7]\,
      I1 => \free_reg_n_0_[2]\,
      I2 => \data_reg_0_7_0_5_i_8__4_n_0\,
      I3 => \free_reg_n_0_[3]\,
      I4 => \free_reg_n_0_[6]\,
      I5 => \data_reg_0_7_0_5_i_7__4_n_0\,
      O => \elts_1_data[31]_i_29_n_0\
    );
\elts_1_data[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => sinkD_io_c_clSource(15),
      I1 => \elts_1_data_reg[31]_i_5_n_0\,
      I2 => sinkD_io_a_tlSource_bits(5),
      I3 => \ram_source_reg[4]_14\,
      I4 => relack,
      O => header(15)
    );
\elts_1_data[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(15),
      I1 => \elts_1_data[31]_i_13_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(15),
      I4 => a_first_reg,
      I5 => cams_0_io_alloc_bits(15),
      O => \elts_1_data[31]_i_8_n_0\
    );
\elts_1_data_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[16]_i_6_n_0\,
      I1 => \ram_source_reg[3]\,
      O => \elts_1_data_reg[16]_i_4_n_0\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[17]_i_6_n_0\,
      I1 => \ram_source_reg[3]_0\,
      O => \elts_1_data_reg[17]_i_4_n_0\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[18]_i_6_n_0\,
      I1 => \ram_source_reg[3]_1\,
      O => \elts_1_data_reg[18]_i_4_n_0\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[19]_i_6_n_0\,
      I1 => \ram_source_reg[3]_2\,
      O => \elts_1_data_reg[19]_i_4_n_0\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[20]_i_6_n_0\,
      I1 => \ram_source_reg[3]_3\,
      O => \elts_1_data_reg[20]_i_4_n_0\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[21]_i_6_n_0\,
      I1 => \ram_source_reg[3]_4\,
      O => \elts_1_data_reg[21]_i_4_n_0\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[22]_i_6_n_0\,
      I1 => \ram_source_reg[3]_5\,
      O => \elts_1_data_reg[22]_i_4_n_0\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[23]_i_6_n_0\,
      I1 => \ram_source_reg[3]_6\,
      O => \elts_1_data_reg[23]_i_4_n_0\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[24]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[24]_i_6_n_0\,
      I1 => \ram_source_reg[3]_7\,
      O => \elts_1_data_reg[24]_i_4_n_0\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[25]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[25]_i_6_n_0\,
      I1 => \ram_source_reg[3]_8\,
      O => \elts_1_data_reg[25]_i_4_n_0\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[26]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[26]_i_6_n_0\,
      I1 => \ram_source_reg[3]_9\,
      O => \elts_1_data_reg[26]_i_4_n_0\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[27]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[27]_i_6_n_0\,
      I1 => \ram_source_reg[3]_10\,
      O => \elts_1_data_reg[27]_i_4_n_0\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[28]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[28]_i_6_n_0\,
      I1 => \ram_source_reg[3]_11\,
      O => \elts_1_data_reg[28]_i_4_n_0\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[29]_i_6_n_0\,
      I1 => \ram_source_reg[3]_12\,
      O => \elts_1_data_reg[29]_i_4_n_0\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[30]_i_6_n_0\,
      I1 => \ram_source_reg[3]_13\,
      O => \elts_1_data_reg[30]_i_4_n_0\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\elts_1_data_reg[31]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \elts_1_data[31]_i_8_n_0\,
      I1 => \ram_source_reg[3]_14\,
      O => \elts_1_data_reg[31]_i_5_n_0\,
      S => sinkD_io_a_tlSource_bits(4)
    );
\free[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE0E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => a_first_reg_0,
      I2 => \free_reg_n_0_[1]\,
      I3 => \ram_source_reg[3]_15\,
      I4 => \ram_source_reg[2]_0\,
      O => \_free_T_2\(1)
    );
\free[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0FFFFF0E0F0E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \free_reg_n_0_[1]\,
      I2 => \free_reg_n_0_[2]\,
      I3 => a_first_reg_0,
      I4 => \ram_source_reg[3]_15\,
      I5 => \ram_source_reg[2]_1\,
      O => \_free_T_2\(2)
    );
\free[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C4FFC4C4"
    )
        port map (
      I0 => \free[3]_i_2__4_n_0\,
      I1 => \free_reg_n_0_[3]\,
      I2 => a_first_reg_0,
      I3 => \ram_source_reg[3]_15\,
      I4 => \ram_source_reg[2]_2\,
      O => \_free_T_2\(3)
    );
\free[3]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \free_reg_n_0_[2]\,
      I1 => \free_reg_n_0_[1]\,
      I2 => \^q\(0),
      O => \free[3]_i_2__4_n_0\
    );
\free[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7070"
    )
        port map (
      I0 => \cdc_reg_reg[13]\,
      I1 => \^free_reg[4]_0\(1),
      I2 => \free_reg_n_0_[4]\,
      I3 => \ram_source_reg[3]_15\,
      I4 => \ram_source_reg[2]\,
      O => \_free_T_2\(4)
    );
\free[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \free[5]_i_2__2_n_0\,
      I1 => a_first_reg_0,
      I2 => \free_reg_n_0_[5]\,
      I3 => \ram_source_reg[3]_15\,
      I4 => \ram_source_reg[2]_3\,
      O => \_free_T_2\(5)
    );
\free[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \free_reg_n_0_[1]\,
      I2 => \free_reg_n_0_[2]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[5]\,
      I5 => \free_reg_n_0_[3]\,
      O => \free[5]_i_2__2_n_0\
    );
\free[6]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \free[6]_i_2__4_n_0\,
      I1 => a_first_reg_0,
      I2 => \free_reg_n_0_[6]\,
      I3 => \ram_source_reg[3]_15\,
      I4 => \ram_source_reg[2]_4\,
      O => \_free_T_2\(6)
    );
\free[6]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_5__3_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      O => \free[6]_i_2__4_n_0\
    );
\free[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \free[7]_i_2__4_n_0\,
      I1 => a_first_reg_0,
      I2 => \free_reg_n_0_[7]\,
      I3 => \ram_source_reg[3]_15\,
      I4 => \ram_source_reg[2]_5\,
      O => \_free_T_2\(7)
    );
\free[7]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_5__3_n_0\,
      I1 => \free_reg_n_0_[7]\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \free_reg_n_0_[5]\,
      I4 => \free_reg_n_0_[4]\,
      O => \free[7]_i_2__4_n_0\
    );
\free[7]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \cdc_reg_reg[14]\,
      I1 => \free_reg_n_0_[7]\,
      I2 => \free_reg_n_0_[4]\,
      I3 => \free_reg_n_0_[5]\,
      I4 => \free_reg_n_0_[6]\,
      I5 => \data_reg_0_7_0_5_i_5__3_n_0\,
      O => \^free_reg[7]_0\
    );
\free_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \free_reg[0]_0\(0),
      Q => \^q\(0),
      S => SR(0)
    );
\free_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(1),
      Q => \free_reg_n_0_[1]\,
      S => SR(0)
    );
\free_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(2),
      Q => \free_reg_n_0_[2]\,
      S => SR(0)
    );
\free_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(3),
      Q => \free_reg_n_0_[3]\,
      S => SR(0)
    );
\free_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(4),
      Q => \free_reg_n_0_[4]\,
      S => SR(0)
    );
\free_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(5),
      Q => \free_reg_n_0_[5]\,
      S => SR(0)
    );
\free_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(6),
      Q => \free_reg_n_0_[6]\,
      S => SR(0)
    );
\free_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(7),
      Q => \free_reg_n_0_[7]\,
      S => SR(0)
    );
\q_last_count[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0CCCCAAAAFF00"
    )
        port map (
      I0 => cams_5_io_alloc_ready,
      I1 => cams_6_io_alloc_ready,
      I2 => cams_7_io_alloc_ready,
      I3 => cams_4_io_alloc_ready,
      I4 => \cdc_reg_reg[13]_0\,
      I5 => \r_4_reg[1]\,
      O => \^q_last_count_reg[4]_0\
    );
\q_last_count[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_5__3_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[7]\,
      O => cams_5_io_alloc_ready
    );
\q_last_count[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22200020222AAA2A"
    )
        port map (
      I0 => a_first,
      I1 => \^q_last_count_reg[4]_0\,
      I2 => \cdc_reg_reg[15]\(0),
      I3 => \state_reg[0]_0\,
      I4 => \r_4_reg[2]_0\(0),
      I5 => \free_reg[6]_0\,
      O => \q_last_count_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_CAM_55 is
  port (
    \source_r_reg[0]\ : out STD_LOGIC;
    \elts_1_data_reg[16]\ : out STD_LOGIC;
    cams_6_io_alloc_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_io_data_MPORT_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r_4_reg[1]\ : in STD_LOGIC;
    \free_reg[3]_0\ : in STD_LOGIC;
    \free_reg[3]_1\ : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_4_reg[1]_0\ : in STD_LOGIC;
    \cdc_reg_reg[13]\ : in STD_LOGIC;
    full_reg : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    \r_4_reg[0]\ : in STD_LOGIC;
    \r_4_reg[2]\ : in STD_LOGIC;
    a_first_reg : in STD_LOGIC;
    \ram_source_reg[4]\ : in STD_LOGIC;
    \ram_source_reg[2]\ : in STD_LOGIC;
    \ram_source_reg[2]_0\ : in STD_LOGIC;
    \ram_source_reg[2]_1\ : in STD_LOGIC;
    \ram_source_reg[2]_2\ : in STD_LOGIC;
    \ram_source_reg[2]_3\ : in STD_LOGIC;
    \ram_source_reg[2]_4\ : in STD_LOGIC;
    \ram_source_reg[2]_5\ : in STD_LOGIC;
    sinkD_io_a_tlSource_bits : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    cams_0_io_alloc_bits : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_CAM_55 : entity is "FPGA_CAM";
end meisha_chiplink_master_0_1_FPGA_CAM_55;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_CAM_55 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_free_T_2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^cams_6_io_alloc_ready\ : STD_LOGIC;
  signal cams_6_io_key : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_reg_0_7_0_5_i_10__4_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_1__3_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_5__4_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_7__5_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_8__5_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_9__5_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_24_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_32_n_0\ : STD_LOGIC;
  signal \free[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \free[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \free[6]_i_2__5_n_0\ : STD_LOGIC;
  signal \free[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \^free_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \free_reg_n_0_[1]\ : STD_LOGIC;
  signal \free_reg_n_0_[2]\ : STD_LOGIC;
  signal \free_reg_n_0_[3]\ : STD_LOGIC;
  signal \free_reg_n_0_[4]\ : STD_LOGIC;
  signal \free_reg_n_0_[5]\ : STD_LOGIC;
  signal \free_reg_n_0_[6]\ : STD_LOGIC;
  signal \free_reg_n_0_[7]\ : STD_LOGIC;
  signal NLW_data_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_0_5 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_7__5\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_8__5\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_9__5\ : label is "soft_lutpair323";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_6_11 : label is "";
  attribute SOFT_HLUTNM of \free[1]_i_1__4\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \free[3]_i_2__5\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \free[6]_i_2__5\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \free[7]_i_2__5\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \free[7]_i_5__2\ : label is "soft_lutpair322";
begin
  Q(0) <= \^q\(0);
  cams_6_io_alloc_ready <= \^cams_6_io_alloc_ready\;
  \free_reg[4]_0\(1 downto 0) <= \^free_reg[4]_0\(1 downto 0);
data_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 1) => \^free_reg[4]_0\(1 downto 0),
      ADDRD(0) => cams_6_io_key(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(1 downto 0),
      DIB(1 downto 0) => cams_0_io_alloc_bits(3 downto 2),
      DIC(1 downto 0) => cams_0_io_alloc_bits(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data(1 downto 0),
      DOB(1 downto 0) => data_io_data_MPORT_data(3 downto 2),
      DOC(1 downto 0) => data_io_data_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_data_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__3_n_0\
    );
\data_reg_0_7_0_5_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFEFFFFFF"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[5]\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \free_reg_n_0_[7]\,
      I4 => \free[3]_i_2__5_n_0\,
      I5 => \free_reg_n_0_[3]\,
      O => \data_reg_0_7_0_5_i_10__4_n_0\
    );
\data_reg_0_7_0_5_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00000000"
    )
        port map (
      I0 => \free_reg_n_0_[7]\,
      I1 => \free_reg_n_0_[4]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[6]\,
      I4 => \data_reg_0_7_0_5_i_5__4_n_0\,
      I5 => \r_4_reg[1]\,
      O => \data_reg_0_7_0_5_i_1__3_n_0\
    );
\data_reg_0_7_0_5_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_5__4_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[7]\,
      O => \^free_reg[4]_0\(1)
    );
\data_reg_0_7_0_5_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00F500FF00F4"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_7__5_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[3]\,
      I3 => \data_reg_0_7_0_5_i_8__5_n_0\,
      I4 => \free_reg_n_0_[2]\,
      I5 => \free_reg_n_0_[7]\,
      O => \^free_reg[4]_0\(0)
    );
\data_reg_0_7_0_5_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_9__5_n_0\,
      O => cams_6_io_key(0)
    );
\data_reg_0_7_0_5_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \free_reg_n_0_[1]\,
      I2 => \free_reg_n_0_[2]\,
      I3 => \free_reg_n_0_[3]\,
      O => \data_reg_0_7_0_5_i_5__4_n_0\
    );
\data_reg_0_7_0_5_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[5]\,
      O => \data_reg_0_7_0_5_i_7__5_n_0\
    );
\data_reg_0_7_0_5_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \free_reg_n_0_[1]\,
      O => \data_reg_0_7_0_5_i_8__5_n_0\
    );
\data_reg_0_7_0_5_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_10__4_n_0\,
      I1 => \free_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \free[5]_i_2__3_n_0\,
      O => \data_reg_0_7_0_5_i_9__5_n_0\
    );
data_reg_0_7_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 1) => \^free_reg[4]_0\(1 downto 0),
      ADDRD(0) => cams_6_io_key(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(13 downto 12),
      DIB(1 downto 0) => cams_0_io_alloc_bits(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data(13 downto 12),
      DOB(1 downto 0) => data_io_data_MPORT_data(15 downto 14),
      DOC(1 downto 0) => NLW_data_reg_0_7_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_data_reg_0_7_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__3_n_0\
    );
data_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 1) => \^free_reg[4]_0\(1 downto 0),
      ADDRD(0) => cams_6_io_key(0),
      DIA(1 downto 0) => cams_0_io_alloc_bits(7 downto 6),
      DIB(1 downto 0) => cams_0_io_alloc_bits(9 downto 8),
      DIC(1 downto 0) => cams_0_io_alloc_bits(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data(7 downto 6),
      DOB(1 downto 0) => data_io_data_MPORT_data(9 downto 8),
      DOC(1 downto 0) => data_io_data_MPORT_data(11 downto 10),
      DOD(1 downto 0) => NLW_data_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__3_n_0\
    );
\elts_1_data[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \^cams_6_io_alloc_ready\,
      I1 => full_reg,
      I2 => sync_0_reg,
      I3 => \r_4_reg[0]\,
      I4 => \r_4_reg[2]\,
      I5 => \elts_1_data[31]_i_24_n_0\,
      O => \elts_1_data_reg[16]\
    );
\elts_1_data[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99FFFFFFFFFF99F"
    )
        port map (
      I0 => \elts_1_data[31]_i_32_n_0\,
      I1 => sinkD_io_a_tlSource_bits(1),
      I2 => sinkD_io_a_tlSource_bits(0),
      I3 => \data_reg_0_7_0_5_i_9__5_n_0\,
      I4 => sinkD_io_a_tlSource_bits(2),
      I5 => \^free_reg[4]_0\(1),
      O => \elts_1_data[31]_i_24_n_0\
    );
\elts_1_data[31]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3F0F3F0F0F0F1"
    )
        port map (
      I0 => \free_reg_n_0_[7]\,
      I1 => \free_reg_n_0_[2]\,
      I2 => \data_reg_0_7_0_5_i_8__5_n_0\,
      I3 => \free_reg_n_0_[3]\,
      I4 => \free_reg_n_0_[6]\,
      I5 => \data_reg_0_7_0_5_i_7__5_n_0\,
      O => \elts_1_data[31]_i_32_n_0\
    );
\free[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC8C8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \free_reg_n_0_[1]\,
      I2 => a_first_reg,
      I3 => \ram_source_reg[4]\,
      I4 => \ram_source_reg[2]\,
      O => \_free_T_2\(1)
    );
\free[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0FFFFF0E0F0E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \free_reg_n_0_[1]\,
      I2 => \free_reg_n_0_[2]\,
      I3 => a_first_reg,
      I4 => \ram_source_reg[4]\,
      I5 => \ram_source_reg[2]_0\,
      O => \_free_T_2\(2)
    );
\free[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF4444"
    )
        port map (
      I0 => \ram_source_reg[4]\,
      I1 => \ram_source_reg[2]_4\,
      I2 => \r_4_reg[1]\,
      I3 => \free[3]_i_2__5_n_0\,
      I4 => \free_reg_n_0_[3]\,
      O => \_free_T_2\(3)
    );
\free[3]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \free_reg_n_0_[2]\,
      I1 => \free_reg_n_0_[1]\,
      I2 => \^q\(0),
      O => \free[3]_i_2__5_n_0\
    );
\free[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7070"
    )
        port map (
      I0 => \r_4_reg[1]\,
      I1 => \^free_reg[4]_0\(1),
      I2 => \free_reg_n_0_[4]\,
      I3 => \ram_source_reg[4]\,
      I4 => \ram_source_reg[2]_5\,
      O => \_free_T_2\(4)
    );
\free[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \free[5]_i_2__3_n_0\,
      I1 => a_first_reg,
      I2 => \free_reg_n_0_[5]\,
      I3 => \ram_source_reg[4]\,
      I4 => \ram_source_reg[2]_1\,
      O => \_free_T_2\(5)
    );
\free[5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \free_reg_n_0_[1]\,
      I2 => \free_reg_n_0_[2]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[5]\,
      I5 => \free_reg_n_0_[3]\,
      O => \free[5]_i_2__3_n_0\
    );
\free[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \free[6]_i_2__5_n_0\,
      I1 => a_first_reg,
      I2 => \free_reg_n_0_[6]\,
      I3 => \ram_source_reg[4]\,
      I4 => \ram_source_reg[2]_2\,
      O => \_free_T_2\(6)
    );
\free[6]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_5__4_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      O => \free[6]_i_2__5_n_0\
    );
\free[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \free[7]_i_2__5_n_0\,
      I1 => a_first_reg,
      I2 => \free_reg_n_0_[7]\,
      I3 => \ram_source_reg[4]\,
      I4 => \ram_source_reg[2]_3\,
      O => \_free_T_2\(7)
    );
\free[7]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_5__4_n_0\,
      I1 => \free_reg_n_0_[7]\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \free_reg_n_0_[5]\,
      I4 => \free_reg_n_0_[4]\,
      O => \free[7]_i_2__5_n_0\
    );
\free[7]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_5__4_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[7]\,
      O => \^cams_6_io_alloc_ready\
    );
\free_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \free_reg[0]_0\(0),
      Q => \^q\(0),
      S => SR(0)
    );
\free_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(1),
      Q => \free_reg_n_0_[1]\,
      S => SR(0)
    );
\free_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(2),
      Q => \free_reg_n_0_[2]\,
      S => SR(0)
    );
\free_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(3),
      Q => \free_reg_n_0_[3]\,
      S => SR(0)
    );
\free_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(4),
      Q => \free_reg_n_0_[4]\,
      S => SR(0)
    );
\free_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(5),
      Q => \free_reg_n_0_[5]\,
      S => SR(0)
    );
\free_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(6),
      Q => \free_reg_n_0_[6]\,
      S => SR(0)
    );
\free_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(7),
      Q => \free_reg_n_0_[7]\,
      S => SR(0)
    );
\source_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00333355550F0F"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_9__5_n_0\,
      I1 => \free_reg[3]_0\,
      I2 => \free_reg[3]_1\,
      I3 => ADDRD(0),
      I4 => \r_4_reg[1]_0\,
      I5 => \cdc_reg_reg[13]\,
      O => \source_r_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_CAM_56 is
  port (
    cams_7_io_alloc_ready : out STD_LOGIC;
    \free_reg[7]_0\ : out STD_LOGIC;
    \source_r_reg[1]\ : out STD_LOGIC;
    a_isSupported : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_last_count_reg[4]\ : out STD_LOGIC;
    \elts_1_data_reg[16]\ : out STD_LOGIC;
    cams_0_io_alloc_bits : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \elts_1_data_reg[17]\ : out STD_LOGIC;
    \elts_1_data_reg[18]\ : out STD_LOGIC;
    \elts_1_data_reg[19]\ : out STD_LOGIC;
    \elts_1_data_reg[20]\ : out STD_LOGIC;
    \elts_1_data_reg[21]\ : out STD_LOGIC;
    \elts_1_data_reg[22]\ : out STD_LOGIC;
    \elts_1_data_reg[23]\ : out STD_LOGIC;
    \elts_1_data_reg[24]\ : out STD_LOGIC;
    \elts_1_data_reg[25]\ : out STD_LOGIC;
    \elts_1_data_reg[26]\ : out STD_LOGIC;
    \elts_1_data_reg[27]\ : out STD_LOGIC;
    \elts_1_data_reg[28]\ : out STD_LOGIC;
    \elts_1_data_reg[29]\ : out STD_LOGIC;
    \elts_1_data_reg[30]\ : out STD_LOGIC;
    \elts_1_data_reg[31]\ : out STD_LOGIC;
    \free_reg[4]_0\ : out STD_LOGIC;
    \free_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[4]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    a_first_reg : in STD_LOGIC;
    \cdc_reg_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \state_reg[0]\ : in STD_LOGIC;
    \r_4_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_last_count_reg[4]_0\ : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    valid_reg : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    \saved_address_reg[28]\ : in STD_LOGIC;
    \saved_address_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bypass_reg_rep : in STD_LOGIC;
    extract_io_i_bits_address_lo : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_1_reg[1]\ : in STD_LOGIC;
    full_reg : in STD_LOGIC;
    saved_address : in STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_address_reg[31]\ : in STD_LOGIC;
    \free_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_4_reg[1]_0\ : in STD_LOGIC;
    \free_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cdc_reg_reg[5]\ : in STD_LOGIC;
    \r_1_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bypass_reg_rep_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \stalls_id_6_reg[1]\ : in STD_LOGIC;
    \saved_address_reg[31]_0\ : in STD_LOGIC;
    p_29_in : in STD_LOGIC;
    p_30_in : in STD_LOGIC;
    \stalls_id_5_reg[0]\ : in STD_LOGIC;
    sinkD_io_a_tlSource_bits : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_io_data_MPORT_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \free_reg[6]_2\ : in STD_LOGIC;
    full_reg_0 : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    \r_4_reg[2]\ : in STD_LOGIC;
    a_first_reg_0 : in STD_LOGIC;
    \ram_source_reg[3]\ : in STD_LOGIC;
    \ram_source_reg[2]\ : in STD_LOGIC;
    \ram_source_reg[2]_0\ : in STD_LOGIC;
    \ram_source_reg[2]_1\ : in STD_LOGIC;
    \ram_source_reg[2]_2\ : in STD_LOGIC;
    \ram_source_reg[2]_3\ : in STD_LOGIC;
    \ram_source_reg[2]_4\ : in STD_LOGIC;
    \ram_source_reg[2]_5\ : in STD_LOGIC;
    \r_5_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_CAM_56 : entity is "FPGA_CAM";
end meisha_chiplink_master_0_1_FPGA_CAM_56;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_CAM_56 is
  signal \_free_T_2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cam_a_0_fifoId_i_2_n_0 : STD_LOGIC;
  signal cam_a_0_fifoId_i_3_n_0 : STD_LOGIC;
  signal cam_a_0_fifoId_reg_i_1_n_3 : STD_LOGIC;
  signal \^cams_0_io_alloc_bits\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^cams_7_io_alloc_ready\ : STD_LOGIC;
  signal cams_7_io_key : STD_LOGIC_VECTOR ( 1 to 1 );
  signal chiplink_auto_mbypass_out_a_bits_opcode : STD_LOGIC_VECTOR ( 1 to 1 );
  signal data_io_data_MPORT_data_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_reg_0_7_0_5_i_1__6_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_6__3_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_7__6_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_8__6_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_15_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_23_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_31_n_0\ : STD_LOGIC;
  signal \free[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \free[6]_i_2__7_n_0\ : STD_LOGIC;
  signal \free[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \^free_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^free_reg[4]_0\ : STD_LOGIC;
  signal \^free_reg[4]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \free_reg_n_0_[1]\ : STD_LOGIC;
  signal \free_reg_n_0_[2]\ : STD_LOGIC;
  signal \free_reg_n_0_[3]\ : STD_LOGIC;
  signal \free_reg_n_0_[4]\ : STD_LOGIC;
  signal \free_reg_n_0_[5]\ : STD_LOGIC;
  signal \free_reg_n_0_[6]\ : STD_LOGIC;
  signal \free_reg_n_0_[7]\ : STD_LOGIC;
  signal NLW_cam_a_0_fifoId_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_cam_a_0_fifoId_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_0_5 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_5__5\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_6__3\ : label is "soft_lutpair326";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_6_11 : label is "";
  attribute SOFT_HLUTNM of \free[3]_i_2__6\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \free[7]_i_2__6\ : label is "soft_lutpair325";
begin
  cams_0_io_alloc_bits(15 downto 0) <= \^cams_0_io_alloc_bits\(15 downto 0);
  cams_7_io_alloc_ready <= \^cams_7_io_alloc_ready\;
  \free_reg[2]_0\(0) <= \^free_reg[2]_0\(0);
  \free_reg[4]_0\ <= \^free_reg[4]_0\;
  \free_reg[4]_1\(1 downto 0) <= \^free_reg[4]_1\(1 downto 0);
cam_a_0_fifoId_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FBFFFB"
    )
        port map (
      I0 => bypass_reg_rep,
      I1 => extract_io_i_bits_address_lo(0),
      I2 => \r_1_reg[1]\,
      I3 => full_reg,
      I4 => saved_address(0),
      I5 => \saved_address_reg[31]\,
      O => cam_a_0_fifoId_i_2_n_0
    );
cam_a_0_fifoId_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \saved_address_reg[28]\,
      I1 => \saved_address_reg[29]\(0),
      O => cam_a_0_fifoId_i_3_n_0
    );
cam_a_0_fifoId_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_cam_a_0_fifoId_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => CO(0),
      CO(0) => cam_a_0_fifoId_reg_i_1_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cam_a_0_fifoId_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => cam_a_0_fifoId_i_2_n_0,
      S(0) => cam_a_0_fifoId_i_3_n_0
    );
data_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \^free_reg[4]_1\(1),
      ADDRD(1) => cams_7_io_key(1),
      ADDRD(0) => \^free_reg[4]_1\(0),
      DIA(1 downto 0) => \^cams_0_io_alloc_bits\(1 downto 0),
      DIB(1 downto 0) => \^cams_0_io_alloc_bits\(3 downto 2),
      DIC(1 downto 0) => \^cams_0_io_alloc_bits\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data_0(1 downto 0),
      DOB(1 downto 0) => data_io_data_MPORT_data_0(3 downto 2),
      DOC(1 downto 0) => data_io_data_MPORT_data_0(5 downto 4),
      DOD(1 downto 0) => NLW_data_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__6_n_0\
    );
\data_reg_0_7_0_5_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200000002000"
    )
        port map (
      I0 => \^cams_7_io_alloc_ready\,
      I1 => a_first_reg,
      I2 => \cdc_reg_reg[13]\,
      I3 => Q(2),
      I4 => \state_reg[0]\,
      I5 => \r_4_reg[1]\(1),
      O => \data_reg_0_7_0_5_i_1__6_n_0\
    );
data_reg_0_7_0_5_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \r_5_reg[15]\(1),
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => Q(4),
      O => \^cams_0_io_alloc_bits\(1)
    );
\data_reg_0_7_0_5_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \free_reg_n_0_[6]\,
      I1 => \free_reg_n_0_[5]\,
      I2 => \free_reg_n_0_[4]\,
      I3 => \free_reg_n_0_[7]\,
      I4 => \data_reg_0_7_0_5_i_6__3_n_0\,
      O => \^free_reg[4]_1\(1)
    );
data_reg_0_7_0_5_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \r_5_reg[15]\(0),
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => Q(3),
      O => \^cams_0_io_alloc_bits\(0)
    );
\data_reg_0_7_0_5_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_7__6_n_0\,
      O => cams_7_io_key(1)
    );
data_reg_0_7_0_5_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \r_5_reg[15]\(3),
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => Q(6),
      O => \^cams_0_io_alloc_bits\(3)
    );
\data_reg_0_7_0_5_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF0404FFFFFFFF"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[5]\,
      I2 => \data_reg_0_7_0_5_i_6__3_n_0\,
      I3 => \^free_reg[2]_0\(0),
      I4 => \free_reg_n_0_[1]\,
      I5 => \data_reg_0_7_0_5_i_8__6_n_0\,
      O => \^free_reg[4]_1\(0)
    );
\data_reg_0_7_0_5_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \r_5_reg[15]\(2),
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => Q(5),
      O => \^cams_0_io_alloc_bits\(2)
    );
\data_reg_0_7_0_5_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_6__3_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[7]\,
      O => \^cams_7_io_alloc_ready\
    );
\data_reg_0_7_0_5_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \r_5_reg[15]\(5),
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => Q(8),
      O => \^cams_0_io_alloc_bits\(5)
    );
\data_reg_0_7_0_5_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \free_reg_n_0_[3]\,
      I1 => \^free_reg[2]_0\(0),
      I2 => \free_reg_n_0_[1]\,
      I3 => \free_reg_n_0_[2]\,
      O => \data_reg_0_7_0_5_i_6__3_n_0\
    );
data_reg_0_7_0_5_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \r_5_reg[15]\(4),
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => Q(7),
      O => \^cams_0_io_alloc_bits\(4)
    );
\data_reg_0_7_0_5_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033333301"
    )
        port map (
      I0 => \free_reg_n_0_[3]\,
      I1 => \free[7]_i_2__6_n_0\,
      I2 => \free_reg_n_0_[2]\,
      I3 => \free_reg_n_0_[1]\,
      I4 => \^free_reg[2]_0\(0),
      I5 => \free[6]_i_2__7_n_0\,
      O => \data_reg_0_7_0_5_i_7__6_n_0\
    );
\data_reg_0_7_0_5_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFFFFD"
    )
        port map (
      I0 => \free_reg_n_0_[7]\,
      I1 => \free_reg_n_0_[4]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[6]\,
      I4 => \free[3]_i_2__6_n_0\,
      I5 => \free_reg_n_0_[3]\,
      O => \data_reg_0_7_0_5_i_8__6_n_0\
    );
data_reg_0_7_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \^free_reg[4]_1\(1),
      ADDRD(1) => cams_7_io_key(1),
      ADDRD(0) => \^free_reg[4]_1\(0),
      DIA(1 downto 0) => \^cams_0_io_alloc_bits\(13 downto 12),
      DIB(1 downto 0) => \^cams_0_io_alloc_bits\(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data_0(13 downto 12),
      DOB(1 downto 0) => data_io_data_MPORT_data_0(15 downto 14),
      DOC(1 downto 0) => NLW_data_reg_0_7_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_data_reg_0_7_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__6_n_0\
    );
data_reg_0_7_12_15_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \r_5_reg[15]\(13),
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => Q(16),
      O => \^cams_0_io_alloc_bits\(13)
    );
data_reg_0_7_12_15_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \r_5_reg[15]\(12),
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => Q(15),
      O => \^cams_0_io_alloc_bits\(12)
    );
data_reg_0_7_12_15_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \r_5_reg[15]\(15),
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => Q(18),
      O => \^cams_0_io_alloc_bits\(15)
    );
data_reg_0_7_12_15_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \r_5_reg[15]\(14),
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => Q(17),
      O => \^cams_0_io_alloc_bits\(14)
    );
data_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \^free_reg[4]_1\(1),
      ADDRD(1) => cams_7_io_key(1),
      ADDRD(0) => \^free_reg[4]_1\(0),
      DIA(1 downto 0) => \^cams_0_io_alloc_bits\(7 downto 6),
      DIB(1 downto 0) => \^cams_0_io_alloc_bits\(9 downto 8),
      DIC(1 downto 0) => \^cams_0_io_alloc_bits\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data_0(7 downto 6),
      DOB(1 downto 0) => data_io_data_MPORT_data_0(9 downto 8),
      DOC(1 downto 0) => data_io_data_MPORT_data_0(11 downto 10),
      DOD(1 downto 0) => NLW_data_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \data_reg_0_7_0_5_i_1__6_n_0\
    );
data_reg_0_7_6_11_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \r_5_reg[15]\(7),
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => Q(10),
      O => \^cams_0_io_alloc_bits\(7)
    );
data_reg_0_7_6_11_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \r_5_reg[15]\(6),
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => Q(9),
      O => \^cams_0_io_alloc_bits\(6)
    );
data_reg_0_7_6_11_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \r_5_reg[15]\(9),
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => Q(12),
      O => \^cams_0_io_alloc_bits\(9)
    );
data_reg_0_7_6_11_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \r_5_reg[15]\(8),
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => Q(11),
      O => \^cams_0_io_alloc_bits\(8)
    );
data_reg_0_7_6_11_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \r_5_reg[15]\(11),
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => Q(14),
      O => \^cams_0_io_alloc_bits\(11)
    );
data_reg_0_7_6_11_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \r_5_reg[15]\(10),
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => Q(13),
      O => \^cams_0_io_alloc_bits\(10)
    );
\elts_1_data[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(0),
      I1 => \elts_1_data[31]_i_15_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(0),
      I4 => \free_reg[6]_2\,
      I5 => \^cams_0_io_alloc_bits\(0),
      O => \elts_1_data_reg[16]\
    );
\elts_1_data[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(1),
      I1 => \elts_1_data[31]_i_15_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(1),
      I4 => \free_reg[6]_2\,
      I5 => \^cams_0_io_alloc_bits\(1),
      O => \elts_1_data_reg[17]\
    );
\elts_1_data[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(2),
      I1 => \elts_1_data[31]_i_15_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(2),
      I4 => \free_reg[6]_2\,
      I5 => \^cams_0_io_alloc_bits\(2),
      O => \elts_1_data_reg[18]\
    );
\elts_1_data[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(3),
      I1 => \elts_1_data[31]_i_15_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(3),
      I4 => \free_reg[6]_2\,
      I5 => \^cams_0_io_alloc_bits\(3),
      O => \elts_1_data_reg[19]\
    );
\elts_1_data[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(4),
      I1 => \elts_1_data[31]_i_15_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(4),
      I4 => \free_reg[6]_2\,
      I5 => \^cams_0_io_alloc_bits\(4),
      O => \elts_1_data_reg[20]\
    );
\elts_1_data[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(5),
      I1 => \elts_1_data[31]_i_15_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(5),
      I4 => \free_reg[6]_2\,
      I5 => \^cams_0_io_alloc_bits\(5),
      O => \elts_1_data_reg[21]\
    );
\elts_1_data[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(6),
      I1 => \elts_1_data[31]_i_15_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(6),
      I4 => \free_reg[6]_2\,
      I5 => \^cams_0_io_alloc_bits\(6),
      O => \elts_1_data_reg[22]\
    );
\elts_1_data[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(7),
      I1 => \elts_1_data[31]_i_15_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(7),
      I4 => \free_reg[6]_2\,
      I5 => \^cams_0_io_alloc_bits\(7),
      O => \elts_1_data_reg[23]\
    );
\elts_1_data[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(8),
      I1 => \elts_1_data[31]_i_15_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(8),
      I4 => \free_reg[6]_2\,
      I5 => \^cams_0_io_alloc_bits\(8),
      O => \elts_1_data_reg[24]\
    );
\elts_1_data[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(9),
      I1 => \elts_1_data[31]_i_15_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(9),
      I4 => \free_reg[6]_2\,
      I5 => \^cams_0_io_alloc_bits\(9),
      O => \elts_1_data_reg[25]\
    );
\elts_1_data[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(10),
      I1 => \elts_1_data[31]_i_15_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(10),
      I4 => \free_reg[6]_2\,
      I5 => \^cams_0_io_alloc_bits\(10),
      O => \elts_1_data_reg[26]\
    );
\elts_1_data[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(11),
      I1 => \elts_1_data[31]_i_15_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(11),
      I4 => \free_reg[6]_2\,
      I5 => \^cams_0_io_alloc_bits\(11),
      O => \elts_1_data_reg[27]\
    );
\elts_1_data[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(12),
      I1 => \elts_1_data[31]_i_15_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(12),
      I4 => \free_reg[6]_2\,
      I5 => \^cams_0_io_alloc_bits\(12),
      O => \elts_1_data_reg[28]\
    );
\elts_1_data[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(13),
      I1 => \elts_1_data[31]_i_15_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(13),
      I4 => \free_reg[6]_2\,
      I5 => \^cams_0_io_alloc_bits\(13),
      O => \elts_1_data_reg[29]\
    );
\elts_1_data[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(14),
      I1 => \elts_1_data[31]_i_15_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(14),
      I4 => \free_reg[6]_2\,
      I5 => \^cams_0_io_alloc_bits\(14),
      O => \elts_1_data_reg[30]\
    );
\elts_1_data[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \^cams_7_io_alloc_ready\,
      I1 => full_reg_0,
      I2 => sync_0_reg,
      I3 => \^free_reg[4]_0\,
      I4 => \r_4_reg[2]\,
      I5 => \elts_1_data[31]_i_23_n_0\,
      O => \elts_1_data[31]_i_15_n_0\
    );
\elts_1_data[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99FFFFFFFFFF99F"
    )
        port map (
      I0 => \elts_1_data[31]_i_31_n_0\,
      I1 => sinkD_io_a_tlSource_bits(0),
      I2 => sinkD_io_a_tlSource_bits(1),
      I3 => \data_reg_0_7_0_5_i_7__6_n_0\,
      I4 => sinkD_io_a_tlSource_bits(2),
      I5 => \^free_reg[4]_1\(1),
      O => \elts_1_data[31]_i_23_n_0\
    );
\elts_1_data[31]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A200A2A2"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_8__6_n_0\,
      I1 => \free_reg_n_0_[1]\,
      I2 => \^free_reg[2]_0\(0),
      I3 => \data_reg_0_7_0_5_i_6__3_n_0\,
      I4 => \free_reg_n_0_[5]\,
      I5 => \free_reg_n_0_[4]\,
      O => \elts_1_data[31]_i_31_n_0\
    );
\elts_1_data[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data_io_data_MPORT_data_0(15),
      I1 => \elts_1_data[31]_i_15_n_0\,
      I2 => sinkD_io_a_tlSource_bits(3),
      I3 => data_io_data_MPORT_data(15),
      I4 => \free_reg[6]_2\,
      I5 => \^cams_0_io_alloc_bits\(15),
      O => \elts_1_data_reg[31]\
    );
\free[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC8C8"
    )
        port map (
      I0 => \^free_reg[2]_0\(0),
      I1 => \free_reg_n_0_[1]\,
      I2 => a_first_reg_0,
      I3 => \ram_source_reg[3]\,
      I4 => \ram_source_reg[2]\,
      O => \_free_T_2\(1)
    );
\free[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0FFFFF0E0F0E0"
    )
        port map (
      I0 => \^free_reg[2]_0\(0),
      I1 => \free_reg_n_0_[1]\,
      I2 => \free_reg_n_0_[2]\,
      I3 => a_first_reg_0,
      I4 => \ram_source_reg[3]\,
      I5 => \ram_source_reg[2]_0\,
      O => \_free_T_2\(2)
    );
\free[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC8C8"
    )
        port map (
      I0 => \free[3]_i_2__6_n_0\,
      I1 => \free_reg_n_0_[3]\,
      I2 => a_first_reg_0,
      I3 => \ram_source_reg[3]\,
      I4 => \ram_source_reg[2]_1\,
      O => \_free_T_2\(3)
    );
\free[3]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \free_reg_n_0_[2]\,
      I1 => \free_reg_n_0_[1]\,
      I2 => \^free_reg[2]_0\(0),
      O => \free[3]_i_2__6_n_0\
    );
\free[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FFFFFB00FB00"
    )
        port map (
      I0 => \^free_reg[4]_0\,
      I1 => \^free_reg[4]_1\(1),
      I2 => a_first_reg,
      I3 => \free_reg_n_0_[4]\,
      I4 => \ram_source_reg[3]\,
      I5 => \ram_source_reg[2]_5\,
      O => \_free_T_2\(4)
    );
\free[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555553FFFFFFF3F"
    )
        port map (
      I0 => \r_4_reg[1]\(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \state_reg[1]\,
      I4 => \state_reg[0]_0\,
      I5 => \r_4_reg[1]\(1),
      O => \^free_reg[4]_0\
    );
\free[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8FFFFCCC8CCC8"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[5]\,
      I2 => \data_reg_0_7_0_5_i_6__3_n_0\,
      I3 => a_first_reg_0,
      I4 => \ram_source_reg[3]\,
      I5 => \ram_source_reg[2]_2\,
      O => \_free_T_2\(5)
    );
\free[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \free[6]_i_2__7_n_0\,
      I1 => a_first_reg_0,
      I2 => \free_reg_n_0_[6]\,
      I3 => \ram_source_reg[3]\,
      I4 => \ram_source_reg[2]_3\,
      O => \_free_T_2\(6)
    );
\free[6]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \free[3]_i_2__6_n_0\,
      I1 => \free_reg_n_0_[5]\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \free_reg_n_0_[3]\,
      I4 => \free_reg_n_0_[4]\,
      O => \free[6]_i_2__7_n_0\
    );
\free[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \free[7]_i_2__6_n_0\,
      I1 => a_first_reg_0,
      I2 => \free_reg_n_0_[7]\,
      I3 => \ram_source_reg[3]\,
      I4 => \ram_source_reg[2]_4\,
      O => \_free_T_2\(7)
    );
\free[7]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \free_reg_n_0_[6]\,
      I1 => \free_reg_n_0_[5]\,
      I2 => \free_reg_n_0_[4]\,
      I3 => \free_reg_n_0_[7]\,
      I4 => \data_reg_0_7_0_5_i_6__3_n_0\,
      O => \free[7]_i_2__6_n_0\
    );
\free[7]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFFFFFF"
    )
        port map (
      I0 => \q_last_count_reg[4]_0\,
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]\,
      I3 => valid_reg,
      I4 => source_valid_io_out,
      O => \free_reg[7]_0\
    );
\free_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \free_reg[0]_0\(0),
      Q => \^free_reg[2]_0\(0),
      S => SR(0)
    );
\free_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(1),
      Q => \free_reg_n_0_[1]\,
      S => SR(0)
    );
\free_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(2),
      Q => \free_reg_n_0_[2]\,
      S => SR(0)
    );
\free_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(3),
      Q => \free_reg_n_0_[3]\,
      S => SR(0)
    );
\free_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(4),
      Q => \free_reg_n_0_[4]\,
      S => SR(0)
    );
\free_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(5),
      Q => \free_reg_n_0_[5]\,
      S => SR(0)
    );
\free_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(6),
      Q => \free_reg_n_0_[6]\,
      S => SR(0)
    );
\free_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(7),
      Q => \free_reg_n_0_[7]\,
      S => SR(0)
    );
\io_axi4_0_arid[0]_INST_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => full_reg,
      I1 => chiplink_auto_mbypass_out_a_bits_opcode(1),
      I2 => \cdc_reg_reg[5]\,
      O => a_isSupported
    );
\io_axi4_0_arid[0]_INST_0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
        port map (
      I0 => Q(0),
      I1 => \state_reg[1]\,
      I2 => \state_reg[0]_0\,
      I3 => \r_1_reg[1]_0\(0),
      I4 => bypass_reg_rep,
      O => chiplink_auto_mbypass_out_a_bits_opcode(1)
    );
\q_last_count[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000008000000"
    )
        port map (
      I0 => bypass_reg_rep_0(0),
      I1 => \stalls_id_6_reg[1]\,
      I2 => \saved_address_reg[31]_0\,
      I3 => p_29_in,
      I4 => p_30_in,
      I5 => \stalls_id_5_reg[0]\,
      O => \q_last_count_reg[4]\
    );
\source_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_7__6_n_0\,
      I1 => \free_reg[6]_0\(0),
      I2 => \r_4_reg[1]_0\,
      I3 => \free_reg[6]_1\(0),
      I4 => \cdc_reg_reg[13]\,
      I5 => ADDRD(0),
      O => \source_r_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_CAM_8 is
  port (
    \state_reg[0]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[1]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    sinkD_io_c_clSource : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_last_count_reg_4__s_port_]\ : out STD_LOGIC;
    \q_last_count_reg_3__s_port_]\ : out STD_LOGIC;
    \q_last_count_reg_2__s_port_]\ : out STD_LOGIC;
    \q_last_count_reg_1__s_port_]\ : out STD_LOGIC;
    \q_last_count_reg_0__s_port_]\ : out STD_LOGIC;
    mbypass_auto_in_1_c_valid : out STD_LOGIC;
    mbypass_auto_in_1_c_bits_source : out STD_LOGIC_VECTOR ( 2 downto 0 );
    io_alloc_bits : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    c_first_reg : out STD_LOGIC;
    bypass_reg_rep : in STD_LOGIC;
    valid_reg : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    c_first : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    q_release : in STD_LOGIC;
    r_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resetn : in STD_LOGIC;
    sinkD_io_a_tlSource_bits : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_1\ : in STD_LOGIC;
    \state_reg[0]_2\ : in STD_LOGIC;
    \cdc_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \r_5_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_last_count_reg[2]_0\ : in STD_LOGIC;
    q_last_first : in STD_LOGIC;
    q_last_beats_c : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_last_count_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_last_count_reg[1]_0\ : in STD_LOGIC;
    \q_last_count_reg[0]_0\ : in STD_LOGIC;
    \_q_last_beats_c_T_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \source_r_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_CAM_8 : entity is "FPGA_CAM_8";
end meisha_chiplink_master_0_1_FPGA_CAM_8;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_CAM_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \_free_T_2\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \_io_c_valid_T\ : STD_LOGIC;
  signal \bypass__0\ : STD_LOGIC;
  signal cam_io_alloc_ready : STD_LOGIC;
  signal cam_io_key : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data_io_data_MPORT_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_reg_0_7_0_5_i_16__0_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_17__0_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_18__0_n_0\ : STD_LOGIC;
  signal \data_reg_0_7_0_5_i_19__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[31]_i_12_n_0\ : STD_LOGIC;
  signal \free[3]_i_2__7_n_0\ : STD_LOGIC;
  signal \free[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \free_reg_n_0_[2]\ : STD_LOGIC;
  signal \free_reg_n_0_[3]\ : STD_LOGIC;
  signal \free_reg_n_0_[4]\ : STD_LOGIC;
  signal \free_reg_n_0_[5]\ : STD_LOGIC;
  signal \free_reg_n_0_[6]\ : STD_LOGIC;
  signal \free_reg_n_0_[7]\ : STD_LOGIC;
  signal \^io_alloc_bits\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal io_key_hi : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^p_0_in\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal \q_last_count_reg_0__s_net_1\ : STD_LOGIC;
  signal \q_last_count_reg_1__s_net_1\ : STD_LOGIC;
  signal \q_last_count_reg_2__s_net_1\ : STD_LOGIC;
  signal \q_last_count_reg_3__s_net_1\ : STD_LOGIC;
  signal \q_last_count_reg_4__s_net_1\ : STD_LOGIC;
  signal \^state_reg[0]\ : STD_LOGIC;
  signal xmit : STD_LOGIC;
  signal NLW_data_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_data_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_0_5 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg_0_7_0_5_i_12__1\ : label is "soft_lutpair406";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of data_reg_0_7_6_11 : label is "";
  attribute SOFT_HLUTNM of \free[3]_i_2__7\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \free[4]_i_2__3\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \saved_source[1]_i_1__0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \saved_source[2]_i_1__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \saved_source[3]_i_1__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \source_r[0]_i_1__0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \source_r[1]_i_1__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \source_r[2]_i_1__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \state[0]_i_1__3\ : label is "soft_lutpair406";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  io_alloc_bits(15 downto 0) <= \^io_alloc_bits\(15 downto 0);
  p_0_in <= \^p_0_in\;
  \q_last_count_reg_0__s_port_]\ <= \q_last_count_reg_0__s_net_1\;
  \q_last_count_reg_1__s_port_]\ <= \q_last_count_reg_1__s_net_1\;
  \q_last_count_reg_2__s_port_]\ <= \q_last_count_reg_2__s_net_1\;
  \q_last_count_reg_3__s_port_]\ <= \q_last_count_reg_3__s_net_1\;
  \q_last_count_reg_4__s_port_]\ <= \q_last_count_reg_4__s_net_1\;
  \state_reg[0]\ <= \^state_reg[0]\;
c_first_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \^state_reg[0]\,
      I3 => c_first,
      O => c_first_reg
    );
\counter_2[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888088800000000"
    )
        port map (
      I0 => source_valid_io_out,
      I1 => valid_reg,
      I2 => c_first,
      I3 => q_release,
      I4 => cam_io_alloc_ready,
      I5 => xmit,
      O => mbypass_auto_in_1_c_valid
    );
data_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => cam_io_key(2 downto 0),
      DIA(1 downto 0) => \^io_alloc_bits\(1 downto 0),
      DIB(1 downto 0) => \^io_alloc_bits\(3 downto 2),
      DIC(1 downto 0) => \^io_alloc_bits\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data(1 downto 0),
      DOB(1 downto 0) => data_io_data_MPORT_data(3 downto 2),
      DOC(1 downto 0) => data_io_data_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_data_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \^p_0_in\
    );
\data_reg_0_7_0_5_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFEFEE"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_19__0_n_0\,
      I1 => io_key_hi(1),
      I2 => \free_reg_n_0_[2]\,
      I3 => \free_reg_n_0_[3]\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => cam_io_key(0)
    );
\data_reg_0_7_0_5_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_16__0_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \free_reg_n_0_[7]\,
      O => cam_io_alloc_ready
    );
\data_reg_0_7_0_5_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => p_2_in,
      I1 => state(1),
      I2 => state(0),
      O => xmit
    );
\data_reg_0_7_0_5_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \free_reg_n_0_[3]\,
      I1 => \free_reg_n_0_[4]\,
      I2 => \free_reg_n_0_[5]\,
      O => \data_reg_0_7_0_5_i_16__0_n_0\
    );
\data_reg_0_7_0_5_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \data_reg_0_7_0_5_i_17__0_n_0\
    );
\data_reg_0_7_0_5_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010100000100"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \free_reg_n_0_[2]\,
      I3 => \free_reg_n_0_[5]\,
      I4 => \free_reg_n_0_[3]\,
      I5 => \free_reg_n_0_[4]\,
      O => \data_reg_0_7_0_5_i_18__0_n_0\
    );
\data_reg_0_7_0_5_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_16__0_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[7]\,
      I3 => \free_reg_n_0_[2]\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \data_reg_0_7_0_5_i_19__0_n_0\
    );
\data_reg_0_7_0_5_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => cam_io_alloc_ready,
      I1 => xmit,
      I2 => bypass_reg_rep,
      I3 => c_first,
      I4 => sync_0_reg,
      I5 => q_release,
      O => \^p_0_in\
    );
data_reg_0_7_0_5_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[3]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[2]\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => io_key_hi(1)
    );
\data_reg_0_7_0_5_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(1),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(1),
      O => \^io_alloc_bits\(1)
    );
\data_reg_0_7_0_5_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(0),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(0),
      O => \^io_alloc_bits\(0)
    );
\data_reg_0_7_0_5_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(3),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(3),
      O => \^io_alloc_bits\(3)
    );
\data_reg_0_7_0_5_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(2),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(2),
      O => \^io_alloc_bits\(2)
    );
\data_reg_0_7_0_5_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(5),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(5),
      O => \^io_alloc_bits\(5)
    );
\data_reg_0_7_0_5_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(4),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(4),
      O => \^io_alloc_bits\(4)
    );
\data_reg_0_7_0_5_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00050004"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_16__0_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[2]\,
      I3 => \data_reg_0_7_0_5_i_17__0_n_0\,
      I4 => \free_reg_n_0_[7]\,
      I5 => \data_reg_0_7_0_5_i_18__0_n_0\,
      O => cam_io_key(2)
    );
\data_reg_0_7_0_5_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF54"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_16__0_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[7]\,
      I3 => \free_reg_n_0_[2]\,
      I4 => \free_reg_n_0_[3]\,
      I5 => \data_reg_0_7_0_5_i_17__0_n_0\,
      O => cam_io_key(1)
    );
data_reg_0_7_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => cam_io_key(2 downto 0),
      DIA(1 downto 0) => \^io_alloc_bits\(13 downto 12),
      DIB(1 downto 0) => \^io_alloc_bits\(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data(13 downto 12),
      DOB(1 downto 0) => data_io_data_MPORT_data(15 downto 14),
      DOC(1 downto 0) => NLW_data_reg_0_7_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_data_reg_0_7_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \^p_0_in\
    );
\data_reg_0_7_12_15_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(13),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(13),
      O => \^io_alloc_bits\(13)
    );
\data_reg_0_7_12_15_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(12),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(12),
      O => \^io_alloc_bits\(12)
    );
\data_reg_0_7_12_15_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(15),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(15),
      O => \^io_alloc_bits\(15)
    );
\data_reg_0_7_12_15_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(14),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(14),
      O => \^io_alloc_bits\(14)
    );
data_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => cam_io_key(2 downto 0),
      DIA(1 downto 0) => \^io_alloc_bits\(7 downto 6),
      DIB(1 downto 0) => \^io_alloc_bits\(9 downto 8),
      DIC(1 downto 0) => \^io_alloc_bits\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_io_data_MPORT_data(7 downto 6),
      DOB(1 downto 0) => data_io_data_MPORT_data(9 downto 8),
      DOC(1 downto 0) => data_io_data_MPORT_data(11 downto 10),
      DOD(1 downto 0) => NLW_data_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \^p_0_in\
    );
\data_reg_0_7_6_11_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(7),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(7),
      O => \^io_alloc_bits\(7)
    );
\data_reg_0_7_6_11_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(6),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(6),
      O => \^io_alloc_bits\(6)
    );
\data_reg_0_7_6_11_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(9),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(9),
      O => \^io_alloc_bits\(9)
    );
\data_reg_0_7_6_11_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(8),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(8),
      O => \^io_alloc_bits\(8)
    );
\data_reg_0_7_6_11_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(11),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(11),
      O => \^io_alloc_bits\(11)
    );
\data_reg_0_7_6_11_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(10),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(10),
      O => \^io_alloc_bits\(10)
    );
\elts_1_data[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(0),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(0),
      I4 => \bypass__0\,
      I5 => data_io_data_MPORT_data(0),
      O => sinkD_io_c_clSource(0)
    );
\elts_1_data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(1),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(1),
      I4 => \bypass__0\,
      I5 => data_io_data_MPORT_data(1),
      O => sinkD_io_c_clSource(1)
    );
\elts_1_data[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(2),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(2),
      I4 => \bypass__0\,
      I5 => data_io_data_MPORT_data(2),
      O => sinkD_io_c_clSource(2)
    );
\elts_1_data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(3),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(3),
      I4 => \bypass__0\,
      I5 => data_io_data_MPORT_data(3),
      O => sinkD_io_c_clSource(3)
    );
\elts_1_data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(4),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(4),
      I4 => \bypass__0\,
      I5 => data_io_data_MPORT_data(4),
      O => sinkD_io_c_clSource(4)
    );
\elts_1_data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(5),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(5),
      I4 => \bypass__0\,
      I5 => data_io_data_MPORT_data(5),
      O => sinkD_io_c_clSource(5)
    );
\elts_1_data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(6),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(6),
      I4 => \bypass__0\,
      I5 => data_io_data_MPORT_data(6),
      O => sinkD_io_c_clSource(6)
    );
\elts_1_data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(7),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(7),
      I4 => \bypass__0\,
      I5 => data_io_data_MPORT_data(7),
      O => sinkD_io_c_clSource(7)
    );
\elts_1_data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(8),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(8),
      I4 => \bypass__0\,
      I5 => data_io_data_MPORT_data(8),
      O => sinkD_io_c_clSource(8)
    );
\elts_1_data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(9),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(9),
      I4 => \bypass__0\,
      I5 => data_io_data_MPORT_data(9),
      O => sinkD_io_c_clSource(9)
    );
\elts_1_data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(10),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(10),
      I4 => \bypass__0\,
      I5 => data_io_data_MPORT_data(10),
      O => sinkD_io_c_clSource(10)
    );
\elts_1_data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(11),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(11),
      I4 => \bypass__0\,
      I5 => data_io_data_MPORT_data(11),
      O => sinkD_io_c_clSource(11)
    );
\elts_1_data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(12),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(12),
      I4 => \bypass__0\,
      I5 => data_io_data_MPORT_data(12),
      O => sinkD_io_c_clSource(12)
    );
\elts_1_data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(13),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(13),
      I4 => \bypass__0\,
      I5 => data_io_data_MPORT_data(13),
      O => sinkD_io_c_clSource(13)
    );
\elts_1_data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(14),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(14),
      I4 => \bypass__0\,
      I5 => data_io_data_MPORT_data(14),
      O => sinkD_io_c_clSource(14)
    );
\elts_1_data[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cam_io_key(1),
      I1 => sinkD_io_a_tlSource_bits(1),
      I2 => cam_io_key(0),
      I3 => sinkD_io_a_tlSource_bits(0),
      I4 => cam_io_key(2),
      I5 => sinkD_io_a_tlSource_bits(2),
      O => \elts_1_data[31]_i_12_n_0\
    );
\elts_1_data[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(15),
      I1 => state(1),
      I2 => state(0),
      I3 => \r_5_reg[15]\(15),
      I4 => \bypass__0\,
      I5 => data_io_data_MPORT_data(15),
      O => sinkD_io_c_clSource(15)
    );
\elts_1_data[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \elts_1_data[31]_i_12_n_0\,
      I1 => \^p_0_in\,
      O => \bypass__0\
    );
\free[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFF03000300"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_17__0_n_0\,
      I1 => sinkD_io_a_tlSource_bits(2),
      I2 => sinkD_io_a_tlSource_bits(0),
      I3 => \state_reg[0]_1\,
      I4 => \^p_0_in\,
      I5 => \free_reg_n_0_[2]\,
      O => \_free_T_2\(2)
    );
\free[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FFFF30003000"
    )
        port map (
      I0 => \free[3]_i_2__7_n_0\,
      I1 => sinkD_io_a_tlSource_bits(2),
      I2 => sinkD_io_a_tlSource_bits(0),
      I3 => \state_reg[0]_1\,
      I4 => \^p_0_in\,
      I5 => \free_reg_n_0_[3]\,
      O => \_free_T_2\(3)
    );
\free[3]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \free_reg_n_0_[2]\,
      I1 => \free_reg_n_0_[3]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \free[3]_i_2__7_n_0\
    );
\free[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FFFF30003000"
    )
        port map (
      I0 => \free[4]_i_2__3_n_0\,
      I1 => sinkD_io_a_tlSource_bits(0),
      I2 => sinkD_io_a_tlSource_bits(2),
      I3 => \state_reg[0]_2\,
      I4 => \^p_0_in\,
      I5 => \free_reg_n_0_[4]\,
      O => \_free_T_2\(4)
    );
\free[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \free_reg_n_0_[2]\,
      I1 => \free_reg_n_0_[4]\,
      I2 => \free_reg_n_0_[3]\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \free[4]_i_2__3_n_0\
    );
\free[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555FFFFC000C000"
    )
        port map (
      I0 => io_key_hi(1),
      I1 => sinkD_io_a_tlSource_bits(2),
      I2 => sinkD_io_a_tlSource_bits(0),
      I3 => \state_reg[0]_2\,
      I4 => \^p_0_in\,
      I5 => \free_reg_n_0_[5]\,
      O => \_free_T_2\(5)
    );
\free[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FFFF30003000"
    )
        port map (
      I0 => io_key_hi(2),
      I1 => sinkD_io_a_tlSource_bits(0),
      I2 => sinkD_io_a_tlSource_bits(2),
      I3 => \state_reg[0]_1\,
      I4 => \^p_0_in\,
      I5 => \free_reg_n_0_[6]\,
      O => \_free_T_2\(6)
    );
\free[6]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \free_reg_n_0_[3]\,
      I1 => \free_reg_n_0_[4]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[6]\,
      I4 => \free_reg_n_0_[2]\,
      I5 => \data_reg_0_7_0_5_i_17__0_n_0\,
      O => io_key_hi(2)
    );
\free[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555FFFFC000C000"
    )
        port map (
      I0 => \data_reg_0_7_0_5_i_19__0_n_0\,
      I1 => sinkD_io_a_tlSource_bits(2),
      I2 => sinkD_io_a_tlSource_bits(0),
      I3 => \state_reg[0]_1\,
      I4 => \^p_0_in\,
      I5 => \free_reg_n_0_[7]\,
      O => \_free_T_2\(7)
    );
\free_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \free_reg[1]_0\(0),
      Q => \^q\(0),
      S => SR(0)
    );
\free_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \free_reg[1]_0\(1),
      Q => \^q\(1),
      S => SR(0)
    );
\free_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(2),
      Q => \free_reg_n_0_[2]\,
      S => SR(0)
    );
\free_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(3),
      Q => \free_reg_n_0_[3]\,
      S => SR(0)
    );
\free_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(4),
      Q => \free_reg_n_0_[4]\,
      S => SR(0)
    );
\free_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(5),
      Q => \free_reg_n_0_[5]\,
      S => SR(0)
    );
\free_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(6),
      Q => \free_reg_n_0_[6]\,
      S => SR(0)
    );
\free_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_2\(7),
      Q => \free_reg_n_0_[7]\,
      S => SR(0)
    );
\q_last_count[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E626"
    )
        port map (
      I0 => q_last_count_reg(0),
      I1 => \^state_reg[0]\,
      I2 => q_last_first,
      I3 => \_q_last_beats_c_T_1\(0),
      O => \q_last_count_reg_0__s_net_1\
    );
\q_last_count[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A350000FF000000"
    )
        port map (
      I0 => q_last_count_reg(0),
      I1 => \_q_last_beats_c_T_1\(1),
      I2 => q_last_first,
      I3 => q_last_count_reg(1),
      I4 => resetn,
      I5 => \^state_reg[0]\,
      O => \q_last_count_reg_1__s_net_1\
    );
\q_last_count[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2D10000FF000000"
    )
        port map (
      I0 => \q_last_count_reg[0]_0\,
      I1 => q_last_first,
      I2 => q_last_beats_c(0),
      I3 => q_last_count_reg(2),
      I4 => resetn,
      I5 => \^state_reg[0]\,
      O => \q_last_count_reg_2__s_net_1\
    );
\q_last_count[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2D10000FF000000"
    )
        port map (
      I0 => \q_last_count_reg[1]_0\,
      I1 => q_last_first,
      I2 => q_last_beats_c(1),
      I3 => q_last_count_reg(3),
      I4 => resetn,
      I5 => \^state_reg[0]\,
      O => \q_last_count_reg_3__s_net_1\
    );
\q_last_count[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2D10000FF000000"
    )
        port map (
      I0 => \q_last_count_reg[2]_0\,
      I1 => q_last_first,
      I2 => q_last_beats_c(2),
      I3 => q_last_count_reg(4),
      I4 => resetn,
      I5 => \^state_reg[0]\,
      O => \q_last_count_reg_4__s_net_1\
    );
\saved_source[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => q_release,
      I1 => \source_r_reg[2]\(0),
      I2 => c_first,
      I3 => cam_io_key(0),
      O => mbypass_auto_in_1_c_bits_source(0)
    );
\saved_source[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => q_release,
      I1 => \source_r_reg[2]\(1),
      I2 => c_first,
      I3 => cam_io_key(1),
      O => mbypass_auto_in_1_c_bits_source(1)
    );
\saved_source[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => q_release,
      I1 => \source_r_reg[2]\(2),
      I2 => c_first,
      I3 => cam_io_key(2),
      O => mbypass_auto_in_1_c_bits_source(2)
    );
\source_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cam_io_key(0),
      I1 => c_first,
      I2 => \source_r_reg[2]\(0),
      O => D(0)
    );
\source_r[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cam_io_key(1),
      I1 => c_first,
      I2 => \source_r_reg[2]\(1),
      O => D(1)
    );
\source_r[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cam_io_key(2),
      I1 => c_first,
      I2 => \source_r_reg[2]\(2),
      O => D(2)
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BCBF0F0"
    )
        port map (
      I0 => r_1(0),
      I1 => state(1),
      I2 => state(0),
      I3 => p_2_in,
      I4 => \^state_reg[0]\,
      O => \state_reg[0]_0\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38F80000CCCC0000"
    )
        port map (
      I0 => r_1(0),
      I1 => state(1),
      I2 => state(0),
      I3 => p_2_in,
      I4 => resetn,
      I5 => \^state_reg[0]\,
      O => \state_reg[1]\
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => q_last_count_reg(3),
      I1 => q_last_count_reg(4),
      I2 => q_last_count_reg(2),
      I3 => q_last_count_reg(1),
      I4 => q_last_count_reg(0),
      O => p_2_in
    );
\state[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D000000"
    )
        port map (
      I0 => xmit,
      I1 => \_io_c_valid_T\,
      I2 => bypass_reg_rep,
      I3 => valid_reg,
      I4 => source_valid_io_out,
      O => \^state_reg[0]\
    );
\state[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => c_first,
      I1 => q_release,
      I2 => cam_io_alloc_ready,
      O => \_io_c_valid_T\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_CAM_9 is
  port (
    \q_last_count_reg_3__s_port_]\ : out STD_LOGIC;
    \q_last_count_reg_0__s_port_]\ : out STD_LOGIC;
    \q_last_count_reg_2__s_port_]\ : out STD_LOGIC;
    \q_last_count_reg[0]_0\ : out STD_LOGIC;
    \counter_3_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \flight_reg[3]\ : out STD_LOGIC;
    \q_last_count_reg_4__s_port_]\ : out STD_LOGIC;
    \q_last_count_reg_1__s_port_]\ : out STD_LOGIC;
    d_first_reg : out STD_LOGIC;
    \state_reg[1]\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    resetn : in STD_LOGIC;
    \cdc_reg_reg[3]\ : in STD_LOGIC;
    q_last_count_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_last_count_reg[2]_0\ : in STD_LOGIC;
    \q_last_count_reg[2]_1\ : in STD_LOGIC;
    \q_last_count_reg[0]_1\ : in STD_LOGIC;
    \cdc_reg_reg[4]\ : in STD_LOGIC;
    valid_reg : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    state_0_reg : in STD_LOGIC;
    valid_reg_reg : in STD_LOGIC;
    \beatsLeft_reg[1]\ : in STD_LOGIC;
    maybe_full_reg : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    \counter_3_reg[3]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cdc_reg_reg[9]\ : in STD_LOGIC;
    \cdc_reg_reg[12]\ : in STD_LOGIC;
    d_first : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cdc_reg_reg[5]\ : in STD_LOGIC;
    \state_reg[1]_1\ : in STD_LOGIC;
    \cdc_reg_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC;
    \state_reg[1]_2\ : in STD_LOGIC;
    \q_last_count_reg[2]_2\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_CAM_9 : entity is "FPGA_CAM_9";
end meisha_chiplink_master_0_1_FPGA_CAM_9;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_CAM_9 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_free_T_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_3[3]_i_9_n_0\ : STD_LOGIC;
  signal \^counter_3_reg[0]\ : STD_LOGIC;
  signal \free[10]_i_2_n_0\ : STD_LOGIC;
  signal \free[10]_i_3_n_0\ : STD_LOGIC;
  signal \free[12]_i_2_n_0\ : STD_LOGIC;
  signal \free[12]_i_3_n_0\ : STD_LOGIC;
  signal \free[14]_i_2_n_0\ : STD_LOGIC;
  signal \free[15]_i_2_n_0\ : STD_LOGIC;
  signal \free[15]_i_3_n_0\ : STD_LOGIC;
  signal \free[15]_i_4_n_0\ : STD_LOGIC;
  signal \free[16]_i_2_n_0\ : STD_LOGIC;
  signal \free[16]_i_3_n_0\ : STD_LOGIC;
  signal \free[17]_i_2_n_0\ : STD_LOGIC;
  signal \free[18]_i_2_n_0\ : STD_LOGIC;
  signal \free[18]_i_3_n_0\ : STD_LOGIC;
  signal \free[18]_i_4_n_0\ : STD_LOGIC;
  signal \free[19]_i_2_n_0\ : STD_LOGIC;
  signal \free[20]_i_2_n_0\ : STD_LOGIC;
  signal \free[20]_i_3_n_0\ : STD_LOGIC;
  signal \free[20]_i_4_n_0\ : STD_LOGIC;
  signal \free[20]_i_5_n_0\ : STD_LOGIC;
  signal \free[21]_i_2_n_0\ : STD_LOGIC;
  signal \free[22]_i_2_n_0\ : STD_LOGIC;
  signal \free[22]_i_3_n_0\ : STD_LOGIC;
  signal \free[22]_i_4_n_0\ : STD_LOGIC;
  signal \free[23]_i_2_n_0\ : STD_LOGIC;
  signal \free[24]_i_2_n_0\ : STD_LOGIC;
  signal \free[24]_i_3_n_0\ : STD_LOGIC;
  signal \free[24]_i_4_n_0\ : STD_LOGIC;
  signal \free[25]_i_2_n_0\ : STD_LOGIC;
  signal \free[25]_i_3_n_0\ : STD_LOGIC;
  signal \free[25]_i_4_n_0\ : STD_LOGIC;
  signal \free[26]_i_2_n_0\ : STD_LOGIC;
  signal \free[26]_i_3_n_0\ : STD_LOGIC;
  signal \free[26]_i_4_n_0\ : STD_LOGIC;
  signal \free[27]_i_2_n_0\ : STD_LOGIC;
  signal \free[27]_i_3_n_0\ : STD_LOGIC;
  signal \free[28]_i_2_n_0\ : STD_LOGIC;
  signal \free[28]_i_3_n_0\ : STD_LOGIC;
  signal \free[28]_i_4_n_0\ : STD_LOGIC;
  signal \free[29]_i_2_n_0\ : STD_LOGIC;
  signal \free[29]_i_3_n_0\ : STD_LOGIC;
  signal \free[30]_i_2_n_0\ : STD_LOGIC;
  signal \free[30]_i_3_n_0\ : STD_LOGIC;
  signal \free[30]_i_4_n_0\ : STD_LOGIC;
  signal \free[30]_i_5_n_0\ : STD_LOGIC;
  signal \free[30]_i_6_n_0\ : STD_LOGIC;
  signal \free[30]_i_7_n_0\ : STD_LOGIC;
  signal \free[30]_i_8_n_0\ : STD_LOGIC;
  signal \free[31]_i_2_n_0\ : STD_LOGIC;
  signal \free[31]_i_3_n_0\ : STD_LOGIC;
  signal \free[31]_i_4_n_0\ : STD_LOGIC;
  signal \free[31]_i_5_n_0\ : STD_LOGIC;
  signal \free[31]_i_6_n_0\ : STD_LOGIC;
  signal \free[31]_i_7_n_0\ : STD_LOGIC;
  signal \free[31]_i_9_n_0\ : STD_LOGIC;
  signal \free[7]_i_2__8_n_0\ : STD_LOGIC;
  signal \free[9]_i_2_n_0\ : STD_LOGIC;
  signal \free[9]_i_3_n_0\ : STD_LOGIC;
  signal \free_reg_n_0_[0]\ : STD_LOGIC;
  signal \free_reg_n_0_[10]\ : STD_LOGIC;
  signal \free_reg_n_0_[11]\ : STD_LOGIC;
  signal \free_reg_n_0_[12]\ : STD_LOGIC;
  signal \free_reg_n_0_[13]\ : STD_LOGIC;
  signal \free_reg_n_0_[14]\ : STD_LOGIC;
  signal \free_reg_n_0_[15]\ : STD_LOGIC;
  signal \free_reg_n_0_[16]\ : STD_LOGIC;
  signal \free_reg_n_0_[17]\ : STD_LOGIC;
  signal \free_reg_n_0_[18]\ : STD_LOGIC;
  signal \free_reg_n_0_[19]\ : STD_LOGIC;
  signal \free_reg_n_0_[1]\ : STD_LOGIC;
  signal \free_reg_n_0_[20]\ : STD_LOGIC;
  signal \free_reg_n_0_[21]\ : STD_LOGIC;
  signal \free_reg_n_0_[22]\ : STD_LOGIC;
  signal \free_reg_n_0_[23]\ : STD_LOGIC;
  signal \free_reg_n_0_[24]\ : STD_LOGIC;
  signal \free_reg_n_0_[25]\ : STD_LOGIC;
  signal \free_reg_n_0_[26]\ : STD_LOGIC;
  signal \free_reg_n_0_[27]\ : STD_LOGIC;
  signal \free_reg_n_0_[28]\ : STD_LOGIC;
  signal \free_reg_n_0_[29]\ : STD_LOGIC;
  signal \free_reg_n_0_[2]\ : STD_LOGIC;
  signal \free_reg_n_0_[30]\ : STD_LOGIC;
  signal \free_reg_n_0_[31]\ : STD_LOGIC;
  signal \free_reg_n_0_[3]\ : STD_LOGIC;
  signal \free_reg_n_0_[4]\ : STD_LOGIC;
  signal \free_reg_n_0_[5]\ : STD_LOGIC;
  signal \free_reg_n_0_[6]\ : STD_LOGIC;
  signal \free_reg_n_0_[7]\ : STD_LOGIC;
  signal \free_reg_n_0_[8]\ : STD_LOGIC;
  signal \free_reg_n_0_[9]\ : STD_LOGIC;
  signal \q_last_count_reg_0__s_net_1\ : STD_LOGIC;
  signal \q_last_count_reg_1__s_net_1\ : STD_LOGIC;
  signal \q_last_count_reg_2__s_net_1\ : STD_LOGIC;
  signal \q_last_count_reg_3__s_net_1\ : STD_LOGIC;
  signal \q_last_count_reg_4__s_net_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \free[0]_i_1__8\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \free[10]_i_2\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \free[11]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \free[12]_i_3\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \free[13]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \free[14]_i_2\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \free[15]_i_3\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \free[15]_i_4\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \free[16]_i_2\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \free[17]_i_2\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \free[18]_i_2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \free[18]_i_3\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \free[18]_i_4\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \free[19]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \free[1]_i_1__8\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \free[20]_i_3\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \free[20]_i_4\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \free[20]_i_5\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \free[21]_i_2\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \free[22]_i_3\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \free[22]_i_4\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \free[24]_i_2\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \free[25]_i_4\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \free[26]_i_2\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \free[28]_i_2\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \free[28]_i_4\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \free[29]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \free[2]_i_1__8\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \free[30]_i_5\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \free[30]_i_6\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \free[30]_i_7\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \free[30]_i_8\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \free[31]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \free[31]_i_5\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \free[31]_i_6\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \free[31]_i_9\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \free[3]_i_1__8\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \free[7]_i_2__8\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \free[9]_i_2\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \free[9]_i_3\ : label is "soft_lutpair422";
begin
  E(0) <= \^e\(0);
  \counter_3_reg[0]\ <= \^counter_3_reg[0]\;
  \q_last_count_reg_0__s_port_]\ <= \q_last_count_reg_0__s_net_1\;
  \q_last_count_reg_1__s_port_]\ <= \q_last_count_reg_1__s_net_1\;
  \q_last_count_reg_2__s_port_]\ <= \q_last_count_reg_2__s_net_1\;
  \q_last_count_reg_3__s_port_]\ <= \q_last_count_reg_3__s_net_1\;
  \q_last_count_reg_4__s_port_]\ <= \q_last_count_reg_4__s_net_1\;
\counter_3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011000100"
    )
        port map (
      I0 => \^counter_3_reg[0]\,
      I1 => valid_reg_reg,
      I2 => \beatsLeft_reg[1]\,
      I3 => maybe_full_reg,
      I4 => state_0,
      I5 => sync_0_reg,
      O => \^e\(0)
    );
\counter_3[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA002020"
    )
        port map (
      I0 => d_first,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \cdc_reg_reg[5]\,
      I4 => \state_reg[1]_1\,
      I5 => \counter_3[3]_i_9_n_0\,
      O => \^counter_3_reg[0]\
    );
\counter_3[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \free[31]_i_2_n_0\,
      I1 => \free[31]_i_6_n_0\,
      I2 => \free[30]_i_6_n_0\,
      I3 => \free_reg_n_0_[30]\,
      I4 => \free_reg_n_0_[31]\,
      I5 => \free[31]_i_5_n_0\,
      O => \counter_3[3]_i_9_n_0\
    );
d_first_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => \state_reg[1]_2\,
      I2 => \q_last_count_reg_0__s_net_1\,
      I3 => d_first,
      O => d_first_reg
    );
\free[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \free_reg_n_0_[0]\,
      I1 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(0)
    );
\free[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \free_reg_n_0_[10]\,
      I1 => \free_reg_n_0_[3]\,
      I2 => \free[10]_i_2_n_0\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free[10]_i_3_n_0\,
      I5 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(10)
    );
\free[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \free_reg_n_0_[2]\,
      I1 => \free_reg_n_0_[1]\,
      I2 => \free_reg_n_0_[0]\,
      O => \free[10]_i_2_n_0\
    );
\free[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \free_reg_n_0_[6]\,
      I1 => \free_reg_n_0_[7]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[9]\,
      I4 => \free_reg_n_0_[10]\,
      I5 => \free_reg_n_0_[8]\,
      O => \free[10]_i_3_n_0\
    );
\free[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \free_reg_n_0_[11]\,
      I1 => \free[24]_i_2_n_0\,
      I2 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(11)
    );
\free[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E0F0F0F0F0"
    )
        port map (
      I0 => \free[12]_i_2_n_0\,
      I1 => \free[18]_i_4_n_0\,
      I2 => \free_reg_n_0_[12]\,
      I3 => \free_reg_n_0_[11]\,
      I4 => \free[12]_i_3_n_0\,
      I5 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(12)
    );
\free[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \free_reg_n_0_[5]\,
      I1 => \free_reg_n_0_[3]\,
      I2 => \free_reg_n_0_[0]\,
      I3 => \free_reg_n_0_[1]\,
      I4 => \free_reg_n_0_[2]\,
      I5 => \free_reg_n_0_[4]\,
      O => \free[12]_i_2_n_0\
    );
\free[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \free_reg_n_0_[8]\,
      I1 => \free_reg_n_0_[7]\,
      I2 => \free_reg_n_0_[6]\,
      O => \free[12]_i_3_n_0\
    );
\free[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \free_reg_n_0_[13]\,
      I1 => \free_reg_n_0_[12]\,
      I2 => \free_reg_n_0_[11]\,
      I3 => \free[24]_i_2_n_0\,
      I4 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(13)
    );
\free[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E0F0F0F0F0"
    )
        port map (
      I0 => \free[16]_i_2_n_0\,
      I1 => \free[21]_i_2_n_0\,
      I2 => \free_reg_n_0_[14]\,
      I3 => \free_reg_n_0_[13]\,
      I4 => \free[14]_i_2_n_0\,
      I5 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(14)
    );
\free[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \free_reg_n_0_[10]\,
      I1 => \free_reg_n_0_[9]\,
      I2 => \free_reg_n_0_[8]\,
      I3 => \free_reg_n_0_[7]\,
      O => \free[14]_i_2_n_0\
    );
\free[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E0F0F0F0F0"
    )
        port map (
      I0 => \free[15]_i_2_n_0\,
      I1 => \free[15]_i_3_n_0\,
      I2 => \free_reg_n_0_[15]\,
      I3 => \free_reg_n_0_[14]\,
      I4 => \free[15]_i_4_n_0\,
      I5 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(15)
    );
\free[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \free_reg_n_0_[7]\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[3]\,
      I5 => \free[10]_i_2_n_0\,
      O => \free[15]_i_2_n_0\
    );
\free[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \free_reg_n_0_[12]\,
      I1 => \free_reg_n_0_[13]\,
      O => \free[15]_i_3_n_0\
    );
\free[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \free_reg_n_0_[11]\,
      I1 => \free_reg_n_0_[10]\,
      I2 => \free_reg_n_0_[9]\,
      I3 => \free_reg_n_0_[8]\,
      O => \free[15]_i_4_n_0\
    );
\free[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \free_reg_n_0_[16]\,
      I1 => \free[16]_i_2_n_0\,
      I2 => \free_reg_n_0_[7]\,
      I3 => \free[16]_i_3_n_0\,
      I4 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(16)
    );
\free[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \free[10]_i_2_n_0\,
      I1 => \free_reg_n_0_[3]\,
      I2 => \free_reg_n_0_[4]\,
      I3 => \free_reg_n_0_[5]\,
      I4 => \free_reg_n_0_[6]\,
      O => \free[16]_i_2_n_0\
    );
\free[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \free[15]_i_4_n_0\,
      I1 => \free_reg_n_0_[14]\,
      I2 => \free_reg_n_0_[16]\,
      I3 => \free_reg_n_0_[15]\,
      I4 => \free_reg_n_0_[12]\,
      I5 => \free_reg_n_0_[13]\,
      O => \free[16]_i_3_n_0\
    );
\free[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \free_reg_n_0_[17]\,
      I1 => \free[26]_i_2_n_0\,
      I2 => \free[17]_i_2_n_0\,
      I3 => \free_reg_n_0_[16]\,
      I4 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(17)
    );
\free[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \free_reg_n_0_[13]\,
      I1 => \free_reg_n_0_[15]\,
      I2 => \free_reg_n_0_[14]\,
      O => \free[17]_i_2_n_0\
    );
\free[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \free_reg_n_0_[18]\,
      I1 => \free[18]_i_2_n_0\,
      I2 => \free[18]_i_3_n_0\,
      I3 => \free[18]_i_4_n_0\,
      I4 => \free[22]_i_3_n_0\,
      I5 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(18)
    );
\free[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \free[9]_i_2_n_0\,
      I1 => \free_reg_n_0_[5]\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \free_reg_n_0_[7]\,
      I4 => \free_reg_n_0_[8]\,
      O => \free[18]_i_2_n_0\
    );
\free[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \free_reg_n_0_[15]\,
      I1 => \free_reg_n_0_[14]\,
      I2 => \free_reg_n_0_[18]\,
      I3 => \free_reg_n_0_[16]\,
      I4 => \free_reg_n_0_[17]\,
      O => \free[18]_i_3_n_0\
    );
\free[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \free_reg_n_0_[9]\,
      I1 => \free_reg_n_0_[10]\,
      O => \free[18]_i_4_n_0\
    );
\free[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \free_reg_n_0_[19]\,
      I1 => \free[20]_i_2_n_0\,
      I2 => \free[19]_i_2_n_0\,
      I3 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(19)
    );
\free[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \free[20]_i_5_n_0\,
      I1 => \free_reg_n_0_[17]\,
      I2 => \free_reg_n_0_[19]\,
      I3 => \free_reg_n_0_[18]\,
      I4 => \free_reg_n_0_[15]\,
      I5 => \free_reg_n_0_[16]\,
      O => \free[19]_i_2_n_0\
    );
\free[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \free_reg_n_0_[1]\,
      I1 => \free_reg_n_0_[0]\,
      I2 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(1)
    );
\free[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E0F0F0F0F0"
    )
        port map (
      I0 => \free[20]_i_2_n_0\,
      I1 => \free[20]_i_3_n_0\,
      I2 => \free_reg_n_0_[20]\,
      I3 => \free[20]_i_4_n_0\,
      I4 => \free[20]_i_5_n_0\,
      I5 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(20)
    );
\free[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \free_reg_n_0_[9]\,
      I1 => \free_reg_n_0_[8]\,
      I2 => \free_reg_n_0_[7]\,
      I3 => \free_reg_n_0_[6]\,
      I4 => \free_reg_n_0_[5]\,
      I5 => \free[9]_i_2_n_0\,
      O => \free[20]_i_2_n_0\
    );
\free[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \free_reg_n_0_[17]\,
      I1 => \free_reg_n_0_[16]\,
      I2 => \free_reg_n_0_[15]\,
      O => \free[20]_i_3_n_0\
    );
\free[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \free_reg_n_0_[18]\,
      I1 => \free_reg_n_0_[19]\,
      O => \free[20]_i_4_n_0\
    );
\free[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \free_reg_n_0_[11]\,
      I1 => \free_reg_n_0_[10]\,
      I2 => \free_reg_n_0_[12]\,
      I3 => \free_reg_n_0_[13]\,
      I4 => \free_reg_n_0_[14]\,
      O => \free[20]_i_5_n_0\
    );
\free[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E0F0F0F0F0"
    )
        port map (
      I0 => \free[24]_i_2_n_0\,
      I1 => \free[26]_i_4_n_0\,
      I2 => \free_reg_n_0_[21]\,
      I3 => \free_reg_n_0_[20]\,
      I4 => \free[21]_i_2_n_0\,
      I5 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(21)
    );
\free[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \free_reg_n_0_[11]\,
      I1 => \free_reg_n_0_[12]\,
      O => \free[21]_i_2_n_0\
    );
\free[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \free_reg_n_0_[22]\,
      I1 => \free[24]_i_2_n_0\,
      I2 => \free[22]_i_2_n_0\,
      I3 => \free[22]_i_3_n_0\,
      I4 => \free[22]_i_4_n_0\,
      I5 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(22)
    );
\free[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \free_reg_n_0_[21]\,
      I1 => \free_reg_n_0_[22]\,
      I2 => \free_reg_n_0_[20]\,
      I3 => \free_reg_n_0_[18]\,
      I4 => \free_reg_n_0_[19]\,
      I5 => \free_reg_n_0_[17]\,
      O => \free[22]_i_2_n_0\
    );
\free[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \free_reg_n_0_[13]\,
      I1 => \free_reg_n_0_[12]\,
      I2 => \free_reg_n_0_[11]\,
      O => \free[22]_i_3_n_0\
    );
\free[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \free_reg_n_0_[14]\,
      I1 => \free_reg_n_0_[16]\,
      I2 => \free_reg_n_0_[15]\,
      O => \free[22]_i_4_n_0\
    );
\free[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \free_reg_n_0_[23]\,
      I1 => \free[24]_i_2_n_0\,
      I2 => \free_reg_n_0_[11]\,
      I3 => \free[23]_i_2_n_0\,
      I4 => \free[24]_i_4_n_0\,
      I5 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(23)
    );
\free[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \free_reg_n_0_[18]\,
      I1 => \free_reg_n_0_[19]\,
      I2 => \free_reg_n_0_[20]\,
      I3 => \free_reg_n_0_[22]\,
      I4 => \free_reg_n_0_[23]\,
      I5 => \free_reg_n_0_[21]\,
      O => \free[23]_i_2_n_0\
    );
\free[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \free_reg_n_0_[24]\,
      I1 => \free[24]_i_2_n_0\,
      I2 => \free_reg_n_0_[11]\,
      I3 => \free[24]_i_3_n_0\,
      I4 => \free[24]_i_4_n_0\,
      I5 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(24)
    );
\free[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \free[16]_i_2_n_0\,
      I1 => \free_reg_n_0_[7]\,
      I2 => \free_reg_n_0_[8]\,
      I3 => \free_reg_n_0_[9]\,
      I4 => \free_reg_n_0_[10]\,
      O => \free[24]_i_2_n_0\
    );
\free[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \free[20]_i_4_n_0\,
      I1 => \free_reg_n_0_[20]\,
      I2 => \free_reg_n_0_[23]\,
      I3 => \free_reg_n_0_[24]\,
      I4 => \free_reg_n_0_[21]\,
      I5 => \free_reg_n_0_[22]\,
      O => \free[24]_i_3_n_0\
    );
\free[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \free_reg_n_0_[12]\,
      I1 => \free_reg_n_0_[13]\,
      I2 => \free_reg_n_0_[14]\,
      I3 => \free_reg_n_0_[15]\,
      I4 => \free_reg_n_0_[16]\,
      I5 => \free_reg_n_0_[17]\,
      O => \free[24]_i_4_n_0\
    );
\free[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \free_reg_n_0_[25]\,
      I1 => \free[26]_i_2_n_0\,
      I2 => \free[25]_i_2_n_0\,
      I3 => \free[25]_i_3_n_0\,
      I4 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(25)
    );
\free[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \free_reg_n_0_[24]\,
      I1 => \free_reg_n_0_[25]\,
      I2 => \free_reg_n_0_[22]\,
      I3 => \free_reg_n_0_[23]\,
      I4 => \free[25]_i_4_n_0\,
      I5 => \free_reg_n_0_[19]\,
      O => \free[25]_i_2_n_0\
    );
\free[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \free_reg_n_0_[16]\,
      I1 => \free_reg_n_0_[17]\,
      I2 => \free_reg_n_0_[18]\,
      I3 => \free_reg_n_0_[14]\,
      I4 => \free_reg_n_0_[15]\,
      I5 => \free_reg_n_0_[13]\,
      O => \free[25]_i_3_n_0\
    );
\free[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \free_reg_n_0_[20]\,
      I1 => \free_reg_n_0_[21]\,
      O => \free[25]_i_4_n_0\
    );
\free[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \free_reg_n_0_[26]\,
      I1 => \free[26]_i_2_n_0\,
      I2 => \free[26]_i_3_n_0\,
      I3 => \free[26]_i_4_n_0\,
      I4 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(26)
    );
\free[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \free_reg_n_0_[12]\,
      I1 => \free_reg_n_0_[11]\,
      I2 => \free[24]_i_2_n_0\,
      O => \free[26]_i_2_n_0\
    );
\free[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \free_reg_n_0_[23]\,
      I1 => \free_reg_n_0_[24]\,
      I2 => \free[30]_i_7_n_0\,
      I3 => \free_reg_n_0_[20]\,
      I4 => \free_reg_n_0_[26]\,
      I5 => \free_reg_n_0_[25]\,
      O => \free[26]_i_3_n_0\
    );
\free[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \free[20]_i_4_n_0\,
      I1 => \free_reg_n_0_[16]\,
      I2 => \free_reg_n_0_[17]\,
      I3 => \free_reg_n_0_[14]\,
      I4 => \free_reg_n_0_[15]\,
      I5 => \free_reg_n_0_[13]\,
      O => \free[26]_i_4_n_0\
    );
\free[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \free_reg_n_0_[27]\,
      I1 => \free[28]_i_2_n_0\,
      I2 => \free[27]_i_2_n_0\,
      I3 => \free[27]_i_3_n_0\,
      I4 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(27)
    );
\free[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \free[30]_i_7_n_0\,
      I1 => \free_reg_n_0_[23]\,
      I2 => \free_reg_n_0_[26]\,
      I3 => \free_reg_n_0_[27]\,
      I4 => \free_reg_n_0_[24]\,
      I5 => \free_reg_n_0_[25]\,
      O => \free[27]_i_2_n_0\
    );
\free[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \free_reg_n_0_[19]\,
      I1 => \free_reg_n_0_[20]\,
      I2 => \free_reg_n_0_[17]\,
      I3 => \free_reg_n_0_[18]\,
      I4 => \free[30]_i_8_n_0\,
      I5 => \free_reg_n_0_[14]\,
      O => \free[27]_i_3_n_0\
    );
\free[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \free_reg_n_0_[28]\,
      I1 => \free[28]_i_2_n_0\,
      I2 => \free[28]_i_3_n_0\,
      I3 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(28)
    );
\free[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \free[16]_i_2_n_0\,
      I1 => \free_reg_n_0_[13]\,
      I2 => \free_reg_n_0_[12]\,
      I3 => \free_reg_n_0_[11]\,
      I4 => \free[14]_i_2_n_0\,
      O => \free[28]_i_2_n_0\
    );
\free[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \free_reg_n_0_[26]\,
      I1 => \free_reg_n_0_[25]\,
      I2 => \free_reg_n_0_[28]\,
      I3 => \free_reg_n_0_[27]\,
      I4 => \free[28]_i_4_n_0\,
      I5 => \free[27]_i_3_n_0\,
      O => \free[28]_i_3_n_0\
    );
\free[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \free_reg_n_0_[22]\,
      I1 => \free_reg_n_0_[21]\,
      I2 => \free_reg_n_0_[24]\,
      I3 => \free_reg_n_0_[23]\,
      O => \free[28]_i_4_n_0\
    );
\free[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \free_reg_n_0_[29]\,
      I1 => \free[30]_i_2_n_0\,
      I2 => \free[29]_i_2_n_0\,
      I3 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(29)
    );
\free[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \free_reg_n_0_[23]\,
      I1 => \free_reg_n_0_[22]\,
      I2 => \free_reg_n_0_[29]\,
      I3 => \free_reg_n_0_[28]\,
      I4 => \free[31]_i_6_n_0\,
      I5 => \free[29]_i_3_n_0\,
      O => \free[29]_i_2_n_0\
    );
\free[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \free_reg_n_0_[20]\,
      I1 => \free_reg_n_0_[21]\,
      I2 => \free[20]_i_4_n_0\,
      I3 => \free_reg_n_0_[15]\,
      I4 => \free_reg_n_0_[16]\,
      I5 => \free_reg_n_0_[17]\,
      O => \free[29]_i_3_n_0\
    );
\free[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \free_reg_n_0_[2]\,
      I1 => \free_reg_n_0_[0]\,
      I2 => \free_reg_n_0_[1]\,
      I3 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(2)
    );
\free[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \free_reg_n_0_[30]\,
      I1 => \free[30]_i_2_n_0\,
      I2 => \free[30]_i_3_n_0\,
      I3 => \free[30]_i_4_n_0\,
      I4 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(30)
    );
\free[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \free[16]_i_2_n_0\,
      I1 => \free[14]_i_2_n_0\,
      I2 => \free_reg_n_0_[11]\,
      I3 => \free_reg_n_0_[12]\,
      I4 => \free_reg_n_0_[13]\,
      I5 => \free_reg_n_0_[14]\,
      O => \free[30]_i_2_n_0\
    );
\free[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \free[30]_i_5_n_0\,
      I1 => \free_reg_n_0_[23]\,
      I2 => \free_reg_n_0_[24]\,
      I3 => \free_reg_n_0_[27]\,
      I4 => \free_reg_n_0_[30]\,
      I5 => \free[30]_i_6_n_0\,
      O => \free[30]_i_3_n_0\
    );
\free[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \free_reg_n_0_[19]\,
      I1 => \free_reg_n_0_[20]\,
      I2 => \free[30]_i_7_n_0\,
      I3 => \free[30]_i_8_n_0\,
      I4 => \free_reg_n_0_[17]\,
      I5 => \free_reg_n_0_[18]\,
      O => \free[30]_i_4_n_0\
    );
\free[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \free_reg_n_0_[25]\,
      I1 => \free_reg_n_0_[26]\,
      O => \free[30]_i_5_n_0\
    );
\free[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \free_reg_n_0_[28]\,
      I1 => \free_reg_n_0_[29]\,
      O => \free[30]_i_6_n_0\
    );
\free[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \free_reg_n_0_[21]\,
      I1 => \free_reg_n_0_[22]\,
      O => \free[30]_i_7_n_0\
    );
\free[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \free_reg_n_0_[15]\,
      I1 => \free_reg_n_0_[16]\,
      O => \free[30]_i_8_n_0\
    );
\free[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \free_reg_n_0_[31]\,
      I1 => \free[31]_i_2_n_0\,
      I2 => \free[31]_i_3_n_0\,
      I3 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(31)
    );
\free[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \free[15]_i_2_n_0\,
      I1 => \free_reg_n_0_[13]\,
      I2 => \free_reg_n_0_[12]\,
      I3 => \free_reg_n_0_[15]\,
      I4 => \free_reg_n_0_[14]\,
      I5 => \free[15]_i_4_n_0\,
      O => \free[31]_i_2_n_0\
    );
\free[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \free[31]_i_5_n_0\,
      I1 => \free_reg_n_0_[29]\,
      I2 => \free_reg_n_0_[28]\,
      I3 => \free_reg_n_0_[31]\,
      I4 => \free_reg_n_0_[30]\,
      I5 => \free[31]_i_6_n_0\,
      O => \free[31]_i_3_n_0\
    );
\free[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => valid_reg_reg,
      I1 => \counter_3[3]_i_9_n_0\,
      I2 => \free[31]_i_7_n_0\,
      I3 => state_0_reg,
      O => \free[31]_i_4_n_0\
    );
\free[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \free[31]_i_9_n_0\,
      I1 => \free_reg_n_0_[20]\,
      I2 => \free_reg_n_0_[21]\,
      I3 => \free_reg_n_0_[22]\,
      I4 => \free_reg_n_0_[23]\,
      O => \free[31]_i_5_n_0\
    );
\free[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \free_reg_n_0_[27]\,
      I1 => \free_reg_n_0_[26]\,
      I2 => \free_reg_n_0_[25]\,
      I3 => \free_reg_n_0_[24]\,
      O => \free[31]_i_6_n_0\
    );
\free[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF8ADFFFFFFFFF"
    )
        port map (
      I0 => \state_reg[1]_1\,
      I1 => \cdc_reg_reg[5]_0\(0),
      I2 => \cdc_reg_reg[5]_0\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => d_first,
      O => \free[31]_i_7_n_0\
    );
\free[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \free_reg_n_0_[17]\,
      I1 => \free_reg_n_0_[16]\,
      I2 => \free_reg_n_0_[19]\,
      I3 => \free_reg_n_0_[18]\,
      O => \free[31]_i_9_n_0\
    );
\free[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \free_reg_n_0_[3]\,
      I1 => \free_reg_n_0_[2]\,
      I2 => \free_reg_n_0_[1]\,
      I3 => \free_reg_n_0_[0]\,
      I4 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(3)
    );
\free[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[3]\,
      I2 => \free_reg_n_0_[0]\,
      I3 => \free_reg_n_0_[1]\,
      I4 => \free_reg_n_0_[2]\,
      I5 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(4)
    );
\free[5]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E0F0F0"
    )
        port map (
      I0 => \free[10]_i_2_n_0\,
      I1 => \free_reg_n_0_[4]\,
      I2 => \free_reg_n_0_[5]\,
      I3 => \free_reg_n_0_[3]\,
      I4 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(5)
    );
\free[6]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E0F0F0F0F0"
    )
        port map (
      I0 => \free[10]_i_2_n_0\,
      I1 => \free_reg_n_0_[5]\,
      I2 => \free_reg_n_0_[6]\,
      I3 => \free_reg_n_0_[3]\,
      I4 => \free_reg_n_0_[4]\,
      I5 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(6)
    );
\free[7]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E0F0F0F0F0"
    )
        port map (
      I0 => \free[7]_i_2__8_n_0\,
      I1 => \free_reg_n_0_[6]\,
      I2 => \free_reg_n_0_[7]\,
      I3 => \free_reg_n_0_[4]\,
      I4 => \free_reg_n_0_[5]\,
      I5 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(7)
    );
\free[7]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \free_reg_n_0_[3]\,
      I1 => \free_reg_n_0_[0]\,
      I2 => \free_reg_n_0_[1]\,
      I3 => \free_reg_n_0_[2]\,
      O => \free[7]_i_2__8_n_0\
    );
\free[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \free_reg_n_0_[8]\,
      I1 => \free_reg_n_0_[7]\,
      I2 => \free[16]_i_2_n_0\,
      I3 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(8)
    );
\free[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E0F0F0F0F0"
    )
        port map (
      I0 => \free[9]_i_2_n_0\,
      I1 => \free_reg_n_0_[7]\,
      I2 => \free_reg_n_0_[9]\,
      I3 => \free_reg_n_0_[8]\,
      I4 => \free[9]_i_3_n_0\,
      I5 => \free[31]_i_4_n_0\,
      O => \_free_T_1\(9)
    );
\free[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \free_reg_n_0_[4]\,
      I1 => \free_reg_n_0_[2]\,
      I2 => \free_reg_n_0_[1]\,
      I3 => \free_reg_n_0_[0]\,
      I4 => \free_reg_n_0_[3]\,
      O => \free[9]_i_2_n_0\
    );
\free[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \free_reg_n_0_[5]\,
      I1 => \free_reg_n_0_[6]\,
      O => \free[9]_i_3_n_0\
    );
\free_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(0),
      Q => \free_reg_n_0_[0]\,
      S => SR(0)
    );
\free_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(10),
      Q => \free_reg_n_0_[10]\,
      S => SR(0)
    );
\free_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(11),
      Q => \free_reg_n_0_[11]\,
      S => SR(0)
    );
\free_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(12),
      Q => \free_reg_n_0_[12]\,
      S => SR(0)
    );
\free_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(13),
      Q => \free_reg_n_0_[13]\,
      S => SR(0)
    );
\free_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(14),
      Q => \free_reg_n_0_[14]\,
      S => SR(0)
    );
\free_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(15),
      Q => \free_reg_n_0_[15]\,
      S => SR(0)
    );
\free_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(16),
      Q => \free_reg_n_0_[16]\,
      S => SR(0)
    );
\free_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(17),
      Q => \free_reg_n_0_[17]\,
      S => SR(0)
    );
\free_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(18),
      Q => \free_reg_n_0_[18]\,
      S => SR(0)
    );
\free_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(19),
      Q => \free_reg_n_0_[19]\,
      S => SR(0)
    );
\free_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(1),
      Q => \free_reg_n_0_[1]\,
      S => SR(0)
    );
\free_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(20),
      Q => \free_reg_n_0_[20]\,
      S => SR(0)
    );
\free_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(21),
      Q => \free_reg_n_0_[21]\,
      S => SR(0)
    );
\free_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(22),
      Q => \free_reg_n_0_[22]\,
      S => SR(0)
    );
\free_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(23),
      Q => \free_reg_n_0_[23]\,
      S => SR(0)
    );
\free_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(24),
      Q => \free_reg_n_0_[24]\,
      S => SR(0)
    );
\free_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(25),
      Q => \free_reg_n_0_[25]\,
      S => SR(0)
    );
\free_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(26),
      Q => \free_reg_n_0_[26]\,
      S => SR(0)
    );
\free_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(27),
      Q => \free_reg_n_0_[27]\,
      S => SR(0)
    );
\free_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(28),
      Q => \free_reg_n_0_[28]\,
      S => SR(0)
    );
\free_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(29),
      Q => \free_reg_n_0_[29]\,
      S => SR(0)
    );
\free_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(2),
      Q => \free_reg_n_0_[2]\,
      S => SR(0)
    );
\free_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(30),
      Q => \free_reg_n_0_[30]\,
      S => SR(0)
    );
\free_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(31),
      Q => \free_reg_n_0_[31]\,
      S => SR(0)
    );
\free_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(3),
      Q => \free_reg_n_0_[3]\,
      S => SR(0)
    );
\free_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(4),
      Q => \free_reg_n_0_[4]\,
      S => SR(0)
    );
\free_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(5),
      Q => \free_reg_n_0_[5]\,
      S => SR(0)
    );
\free_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(6),
      Q => \free_reg_n_0_[6]\,
      S => SR(0)
    );
\free_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(7),
      Q => \free_reg_n_0_[7]\,
      S => SR(0)
    );
\free_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(8),
      Q => \free_reg_n_0_[8]\,
      S => SR(0)
    );
\free_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \_free_T_1\(9),
      Q => \free_reg_n_0_[9]\,
      S => SR(0)
    );
next_flight_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \^e\(0),
      I1 => \counter_3_reg[3]\,
      I2 => D(1),
      I3 => D(0),
      I4 => sync_0_reg,
      O => \flight_reg[3]\
    );
\q_last_count[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A02A08"
    )
        port map (
      I0 => resetn,
      I1 => \q_last_count_reg[0]_1\,
      I2 => q_last_count_reg(0),
      I3 => \cdc_reg_reg[4]\,
      I4 => \q_last_count_reg_0__s_net_1\,
      O => \q_last_count_reg[0]_0\
    );
\q_last_count[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A1"
    )
        port map (
      I0 => \q_last_count_reg_0__s_net_1\,
      I1 => \cdc_reg_reg[12]\,
      I2 => q_last_count_reg(1),
      I3 => q_last_count_reg(0),
      O => \q_last_count_reg_1__s_net_1\
    );
\q_last_count[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A202"
    )
        port map (
      I0 => resetn,
      I1 => \q_last_count_reg[2]_1\,
      I2 => \q_last_count_reg_0__s_net_1\,
      I3 => q_last_count_reg(2),
      O => \q_last_count_reg_2__s_net_1\
    );
\q_last_count[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A00A02"
    )
        port map (
      I0 => resetn,
      I1 => \cdc_reg_reg[3]\,
      I2 => q_last_count_reg(3),
      I3 => q_last_count_reg(4),
      I4 => \q_last_count_reg[2]_0\,
      I5 => \q_last_count_reg_0__s_net_1\,
      O => \q_last_count_reg_3__s_net_1\
    );
\q_last_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FA01"
    )
        port map (
      I0 => \q_last_count_reg_0__s_net_1\,
      I1 => \cdc_reg_reg[9]\,
      I2 => \q_last_count_reg[2]_0\,
      I3 => q_last_count_reg(4),
      I4 => q_last_count_reg(3),
      O => \q_last_count_reg_4__s_net_1\
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C9C8C8"
    )
        port map (
      I0 => \q_last_count_reg_0__s_net_1\,
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[1]_2\,
      I3 => \cdc_reg_reg[5]_0\(0),
      I4 => \cdc_reg_reg[5]_0\(1),
      O => \state_reg[0]\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CC00CC444404"
    )
        port map (
      I0 => \q_last_count_reg[2]_2\,
      I1 => resetn,
      I2 => \cdc_reg_reg[5]\,
      I3 => \state_reg[1]_2\,
      I4 => \state_reg[0]_0\,
      I5 => \q_last_count_reg_0__s_net_1\,
      O => \state_reg[1]\
    );
\state[1]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7F77"
    )
        port map (
      I0 => valid_reg,
      I1 => source_valid_io_out,
      I2 => \state_reg[1]_0\,
      I3 => \^counter_3_reg[0]\,
      I4 => state_0_reg,
      O => \q_last_count_reg_0__s_net_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w100 is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_d_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    source_valid_io_out : in STD_LOGIC;
    valid_reg_reg : in STD_LOGIC;
    valid_1_reg : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_0_d_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w100 : entity is "FPGA_ClockCrossingReg_w100";
end meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w100;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w100 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cdc_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \cdc_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \cdc_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \cdc_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \cdc_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \cdc_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \cdc_reg_reg_n_0_[32]\ : STD_LOGIC;
  signal \cdc_reg_reg_n_0_[33]\ : STD_LOGIC;
  signal \cdc_reg_reg_n_0_[34]\ : STD_LOGIC;
  signal \cdc_reg_reg_n_0_[35]\ : STD_LOGIC;
  signal \cdc_reg_reg_n_0_[36]\ : STD_LOGIC;
  signal \cdc_reg_reg_n_0_[37]\ : STD_LOGIC;
  signal \cdc_reg_reg_n_0_[38]\ : STD_LOGIC;
  signal \cdc_reg_reg_n_0_[39]\ : STD_LOGIC;
  signal \tx_d[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_d[11]_i_3_n_0\ : STD_LOGIC;
  signal \tx_d[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_d[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \tx_d[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \tx_d[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \tx_d[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \tx_d[11]_i_9_n_0\ : STD_LOGIC;
  signal \tx_d[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_d[15]_i_3_n_0\ : STD_LOGIC;
  signal \tx_d[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_d[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \tx_d[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \tx_d[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \tx_d[15]_i_8_n_0\ : STD_LOGIC;
  signal \tx_d[15]_i_9_n_0\ : STD_LOGIC;
  signal \tx_d[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_d[19]_i_3_n_0\ : STD_LOGIC;
  signal \tx_d[19]_i_4_n_0\ : STD_LOGIC;
  signal \tx_d[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \tx_d[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \tx_d[19]_i_7__0_n_0\ : STD_LOGIC;
  signal \tx_d[19]_i_8__0_n_0\ : STD_LOGIC;
  signal \tx_d[19]_i_9__0_n_0\ : STD_LOGIC;
  signal \tx_d_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tx_d_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tx_d_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tx_d_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tx_d_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tx_d_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tx_d_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tx_d_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tx_d_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tx_d_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tx_d_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \^tx_d_reg[7]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_tx_d_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  \tx_d_reg[7]\(5 downto 0) <= \^tx_d_reg[7]\(5 downto 0);
\cdc_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(0),
      Q => \^tx_d_reg[7]\(0),
      R => '0'
    );
\cdc_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(1),
      Q => \^tx_d_reg[7]\(1),
      R => '0'
    );
\cdc_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(2),
      Q => \^tx_d_reg[7]\(2),
      R => '0'
    );
\cdc_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(3),
      Q => \^tx_d_reg[7]\(3),
      R => '0'
    );
\cdc_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(4),
      Q => \^tx_d_reg[7]\(4),
      R => '0'
    );
\cdc_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(5),
      Q => \^tx_d_reg[7]\(5),
      R => '0'
    );
\cdc_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(6),
      Q => \cdc_reg_reg_n_0_[26]\,
      R => '0'
    );
\cdc_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(7),
      Q => \cdc_reg_reg_n_0_[27]\,
      R => '0'
    );
\cdc_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(8),
      Q => \cdc_reg_reg_n_0_[28]\,
      R => '0'
    );
\cdc_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(9),
      Q => \cdc_reg_reg_n_0_[29]\,
      R => '0'
    );
\cdc_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(10),
      Q => \cdc_reg_reg_n_0_[30]\,
      R => '0'
    );
\cdc_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(11),
      Q => \cdc_reg_reg_n_0_[31]\,
      R => '0'
    );
\cdc_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(12),
      Q => \cdc_reg_reg_n_0_[32]\,
      R => '0'
    );
\cdc_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(13),
      Q => \cdc_reg_reg_n_0_[33]\,
      R => '0'
    );
\cdc_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(14),
      Q => \cdc_reg_reg_n_0_[34]\,
      R => '0'
    );
\cdc_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(15),
      Q => \cdc_reg_reg_n_0_[35]\,
      R => '0'
    );
\cdc_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(16),
      Q => \cdc_reg_reg_n_0_[36]\,
      R => '0'
    );
\cdc_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(17),
      Q => \cdc_reg_reg_n_0_[37]\,
      R => '0'
    );
\cdc_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(18),
      Q => \cdc_reg_reg_n_0_[38]\,
      R => '0'
    );
\cdc_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_d_reg[19]\(19),
      Q => \cdc_reg_reg_n_0_[39]\,
      R => '0'
    );
\tx_d[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000000ECCCCCC"
    )
        port map (
      I0 => \cdc_reg_reg_n_0_[29]\,
      I1 => Q(4),
      I2 => \cdc_reg_reg_n_0_[30]\,
      I3 => valid_reg_reg,
      I4 => source_valid_io_out,
      I5 => Q(5),
      O => \tx_d[11]_i_2__0_n_0\
    );
\tx_d[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000000ECCCCCC"
    )
        port map (
      I0 => \cdc_reg_reg_n_0_[28]\,
      I1 => Q(3),
      I2 => \cdc_reg_reg_n_0_[29]\,
      I3 => valid_reg_reg,
      I4 => source_valid_io_out,
      I5 => Q(4),
      O => \tx_d[11]_i_3_n_0\
    );
\tx_d[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00000000BBBBBBB"
    )
        port map (
      I0 => Q(2),
      I1 => valid_1_reg,
      I2 => \cdc_reg_reg_n_0_[28]\,
      I3 => valid_reg_reg,
      I4 => source_valid_io_out,
      I5 => Q(3),
      O => \tx_d[11]_i_4__0_n_0\
    );
\tx_d[11]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60000000"
    )
        port map (
      I0 => valid_1_reg,
      I1 => Q(2),
      I2 => source_valid_io_out,
      I3 => valid_reg_reg,
      I4 => \cdc_reg_reg_n_0_[27]\,
      O => \tx_d[11]_i_5__0_n_0\
    );
\tx_d[11]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \tx_d[11]_i_2__0_n_0\,
      I1 => Q(6),
      I2 => sync_0_reg,
      I3 => \cdc_reg_reg_n_0_[31]\,
      I4 => Q(5),
      I5 => \cdc_reg_reg_n_0_[30]\,
      O => \tx_d[11]_i_6__0_n_0\
    );
\tx_d[11]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \tx_d[11]_i_3_n_0\,
      I1 => Q(5),
      I2 => sync_0_reg,
      I3 => \cdc_reg_reg_n_0_[30]\,
      I4 => Q(4),
      I5 => \cdc_reg_reg_n_0_[29]\,
      O => \tx_d[11]_i_7__0_n_0\
    );
\tx_d[11]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \tx_d[11]_i_4__0_n_0\,
      I1 => Q(4),
      I2 => sync_0_reg,
      I3 => \cdc_reg_reg_n_0_[29]\,
      I4 => Q(3),
      I5 => \cdc_reg_reg_n_0_[28]\,
      O => \tx_d[11]_i_8__0_n_0\
    );
\tx_d[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696696996966"
    )
        port map (
      I0 => \tx_d[11]_i_5__0_n_0\,
      I1 => Q(3),
      I2 => sync_0_reg,
      I3 => \cdc_reg_reg_n_0_[28]\,
      I4 => valid_1_reg,
      I5 => Q(2),
      O => \tx_d[11]_i_9_n_0\
    );
\tx_d[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000000ECCCCCC"
    )
        port map (
      I0 => \cdc_reg_reg_n_0_[33]\,
      I1 => Q(8),
      I2 => \cdc_reg_reg_n_0_[34]\,
      I3 => valid_reg_reg,
      I4 => source_valid_io_out,
      I5 => Q(9),
      O => \tx_d[15]_i_2__0_n_0\
    );
\tx_d[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000000ECCCCCC"
    )
        port map (
      I0 => \cdc_reg_reg_n_0_[32]\,
      I1 => Q(7),
      I2 => \cdc_reg_reg_n_0_[33]\,
      I3 => valid_reg_reg,
      I4 => source_valid_io_out,
      I5 => Q(8),
      O => \tx_d[15]_i_3_n_0\
    );
\tx_d[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000000ECCCCCC"
    )
        port map (
      I0 => \cdc_reg_reg_n_0_[31]\,
      I1 => Q(6),
      I2 => \cdc_reg_reg_n_0_[32]\,
      I3 => valid_reg_reg,
      I4 => source_valid_io_out,
      I5 => Q(7),
      O => \tx_d[15]_i_4__0_n_0\
    );
\tx_d[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000000ECCCCCC"
    )
        port map (
      I0 => \cdc_reg_reg_n_0_[30]\,
      I1 => Q(5),
      I2 => \cdc_reg_reg_n_0_[31]\,
      I3 => valid_reg_reg,
      I4 => source_valid_io_out,
      I5 => Q(6),
      O => \tx_d[15]_i_5__0_n_0\
    );
\tx_d[15]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \tx_d[15]_i_2__0_n_0\,
      I1 => Q(10),
      I2 => sync_0_reg,
      I3 => \cdc_reg_reg_n_0_[35]\,
      I4 => Q(9),
      I5 => \cdc_reg_reg_n_0_[34]\,
      O => \tx_d[15]_i_6__0_n_0\
    );
\tx_d[15]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \tx_d[15]_i_3_n_0\,
      I1 => Q(9),
      I2 => sync_0_reg,
      I3 => \cdc_reg_reg_n_0_[34]\,
      I4 => Q(8),
      I5 => \cdc_reg_reg_n_0_[33]\,
      O => \tx_d[15]_i_7__0_n_0\
    );
\tx_d[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \tx_d[15]_i_4__0_n_0\,
      I1 => Q(8),
      I2 => sync_0_reg,
      I3 => \cdc_reg_reg_n_0_[33]\,
      I4 => Q(7),
      I5 => \cdc_reg_reg_n_0_[32]\,
      O => \tx_d[15]_i_8_n_0\
    );
\tx_d[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \tx_d[15]_i_5__0_n_0\,
      I1 => Q(7),
      I2 => sync_0_reg,
      I3 => \cdc_reg_reg_n_0_[32]\,
      I4 => Q(6),
      I5 => \cdc_reg_reg_n_0_[31]\,
      O => \tx_d[15]_i_9_n_0\
    );
\tx_d[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000000ECCCCCC"
    )
        port map (
      I0 => \cdc_reg_reg_n_0_[36]\,
      I1 => Q(11),
      I2 => \cdc_reg_reg_n_0_[37]\,
      I3 => valid_reg_reg,
      I4 => source_valid_io_out,
      I5 => Q(12),
      O => \tx_d[19]_i_2__0_n_0\
    );
\tx_d[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000000ECCCCCC"
    )
        port map (
      I0 => \cdc_reg_reg_n_0_[35]\,
      I1 => Q(10),
      I2 => \cdc_reg_reg_n_0_[36]\,
      I3 => valid_reg_reg,
      I4 => source_valid_io_out,
      I5 => Q(11),
      O => \tx_d[19]_i_3_n_0\
    );
\tx_d[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000000ECCCCCC"
    )
        port map (
      I0 => \cdc_reg_reg_n_0_[34]\,
      I1 => Q(9),
      I2 => \cdc_reg_reg_n_0_[35]\,
      I3 => valid_reg_reg,
      I4 => source_valid_io_out,
      I5 => Q(10),
      O => \tx_d[19]_i_4_n_0\
    );
\tx_d[19]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C9636CC3CC6966"
    )
        port map (
      I0 => \tx_d[19]_i_9__0_n_0\,
      I1 => Q(14),
      I2 => sync_0_reg,
      I3 => \cdc_reg_reg_n_0_[39]\,
      I4 => Q(13),
      I5 => \cdc_reg_reg_n_0_[38]\,
      O => \tx_d[19]_i_5__0_n_0\
    );
\tx_d[19]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \tx_d[19]_i_2__0_n_0\,
      I1 => Q(13),
      I2 => sync_0_reg,
      I3 => \cdc_reg_reg_n_0_[38]\,
      I4 => Q(12),
      I5 => \cdc_reg_reg_n_0_[37]\,
      O => \tx_d[19]_i_6__0_n_0\
    );
\tx_d[19]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \tx_d[19]_i_3_n_0\,
      I1 => Q(12),
      I2 => sync_0_reg,
      I3 => \cdc_reg_reg_n_0_[37]\,
      I4 => Q(11),
      I5 => \cdc_reg_reg_n_0_[36]\,
      O => \tx_d[19]_i_7__0_n_0\
    );
\tx_d[19]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \tx_d[19]_i_4_n_0\,
      I1 => Q(11),
      I2 => sync_0_reg,
      I3 => \cdc_reg_reg_n_0_[36]\,
      I4 => Q(10),
      I5 => \cdc_reg_reg_n_0_[35]\,
      O => \tx_d[19]_i_8__0_n_0\
    );
\tx_d[19]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => Q(12),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => \cdc_reg_reg_n_0_[37]\,
      O => \tx_d[19]_i_9__0_n_0\
    );
\tx_d[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => valid_1_reg,
      I1 => Q(2),
      I2 => source_valid_io_out,
      I3 => valid_reg_reg,
      I4 => \cdc_reg_reg_n_0_[27]\,
      O => \^di\(1)
    );
\tx_d[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA8000"
    )
        port map (
      I0 => Q(0),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => \^tx_d_reg[7]\(5),
      I4 => valid_1_reg,
      O => \^di\(0)
    );
\tx_d[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC69663C3C6696"
    )
        port map (
      I0 => \cdc_reg_reg_n_0_[27]\,
      I1 => Q(2),
      I2 => valid_1_reg,
      I3 => \cdc_reg_reg_n_0_[26]\,
      I4 => sync_0_reg,
      I5 => Q(1),
      O => S(1)
    );
\tx_d[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \^di\(0),
      I1 => Q(1),
      I2 => source_valid_io_out,
      I3 => valid_reg_reg,
      I4 => \cdc_reg_reg_n_0_[26]\,
      I5 => valid_1_reg,
      O => S(0)
    );
\tx_d_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \tx_d_reg[11]_i_1_n_0\,
      CO(2) => \tx_d_reg[11]_i_1_n_1\,
      CO(1) => \tx_d_reg[11]_i_1_n_2\,
      CO(0) => \tx_d_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tx_d[11]_i_2__0_n_0\,
      DI(2) => \tx_d[11]_i_3_n_0\,
      DI(1) => \tx_d[11]_i_4__0_n_0\,
      DI(0) => \tx_d[11]_i_5__0_n_0\,
      O(3 downto 0) => D(3 downto 0),
      S(3) => \tx_d[11]_i_6__0_n_0\,
      S(2) => \tx_d[11]_i_7__0_n_0\,
      S(1) => \tx_d[11]_i_8__0_n_0\,
      S(0) => \tx_d[11]_i_9_n_0\
    );
\tx_d_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_d_reg[11]_i_1_n_0\,
      CO(3) => \tx_d_reg[15]_i_1_n_0\,
      CO(2) => \tx_d_reg[15]_i_1_n_1\,
      CO(1) => \tx_d_reg[15]_i_1_n_2\,
      CO(0) => \tx_d_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tx_d[15]_i_2__0_n_0\,
      DI(2) => \tx_d[15]_i_3_n_0\,
      DI(1) => \tx_d[15]_i_4__0_n_0\,
      DI(0) => \tx_d[15]_i_5__0_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \tx_d[15]_i_6__0_n_0\,
      S(2) => \tx_d[15]_i_7__0_n_0\,
      S(1) => \tx_d[15]_i_8_n_0\,
      S(0) => \tx_d[15]_i_9_n_0\
    );
\tx_d_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_d_reg[15]_i_1_n_0\,
      CO(3) => \NLW_tx_d_reg[19]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tx_d_reg[19]_i_1_n_1\,
      CO(1) => \tx_d_reg[19]_i_1_n_2\,
      CO(0) => \tx_d_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tx_d[19]_i_2__0_n_0\,
      DI(1) => \tx_d[19]_i_3_n_0\,
      DI(0) => \tx_d[19]_i_4_n_0\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \tx_d[19]_i_5__0_n_0\,
      S(2) => \tx_d[19]_i_6__0_n_0\,
      S(1) => \tx_d[19]_i_7__0_n_0\,
      S(0) => \tx_d[19]_i_8__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w100_9 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_a_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_a_reg[19]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_b_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_b_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_c_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_c_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_c_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_d_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_d_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_e_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_e_reg[19]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_a_reg[19]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    valid_1_reg : in STD_LOGIC;
    \rx_e_reg[3]\ : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    valid_reg_reg : in STD_LOGIC;
    \rx_d_reg[19]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \rx_d_reg[4]\ : in STD_LOGIC;
    \rx_d_reg[8]\ : in STD_LOGIC;
    \rx_b_reg[19]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \rx_b_reg[2]\ : in STD_LOGIC;
    \rx_a_reg[19]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \rx_a_reg[9]\ : in STD_LOGIC;
    \_rx_T_1_a\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_a_reg[4]\ : in STD_LOGIC;
    \rx_a_reg[5]\ : in STD_LOGIC;
    \rx_a_reg[7]_0\ : in STD_LOGIC;
    \rx_a_reg[10]\ : in STD_LOGIC;
    \rx_a_reg[9]_0\ : in STD_LOGIC;
    \rx_a_reg[11]_0\ : in STD_LOGIC;
    \rx_a_reg[12]\ : in STD_LOGIC;
    \rx_a_reg[12]_0\ : in STD_LOGIC;
    \rx_a_reg[15]_0\ : in STD_LOGIC;
    msb_hi_1 : in STD_LOGIC;
    \rx_a_reg[17]\ : in STD_LOGIC;
    \rx_b_reg[1]\ : in STD_LOGIC;
    \rx_b_reg[3]_0\ : in STD_LOGIC;
    \rx_b_reg[4]\ : in STD_LOGIC;
    \rx_b_reg[11]_0\ : in STD_LOGIC;
    \_rx_T_1_b\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[8]\ : in STD_LOGIC;
    \rx_b_reg[11]_1\ : in STD_LOGIC;
    \rx_b_reg[13]\ : in STD_LOGIC;
    \rx_b_reg[17]\ : in STD_LOGIC;
    \rx_b_reg[19]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_rx_T_1_c\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[4]\ : in STD_LOGIC;
    \rx_c_reg[19]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \rx_c_reg[5]\ : in STD_LOGIC;
    \rx_c_reg[8]\ : in STD_LOGIC;
    \rx_c_reg[8]_0\ : in STD_LOGIC;
    \rx_c_reg[9]\ : in STD_LOGIC;
    \rx_c_reg[11]_0\ : in STD_LOGIC;
    \rx_c_reg[12]\ : in STD_LOGIC;
    \rx_c_reg[17]\ : in STD_LOGIC;
    \rx_c_reg[19]_1\ : in STD_LOGIC;
    \rx_d_reg[1]\ : in STD_LOGIC;
    \rx_d_reg[4]_0\ : in STD_LOGIC;
    \rx_d_reg[5]\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_d_reg[8]_0\ : in STD_LOGIC;
    \rx_d_reg[9]\ : in STD_LOGIC;
    \rx_d_reg[11]_0\ : in STD_LOGIC;
    \rx_d_reg[12]\ : in STD_LOGIC;
    \rx_d_reg[12]_0\ : in STD_LOGIC;
    \rx_d_reg[17]\ : in STD_LOGIC;
    \rx_d_reg[19]_1\ : in STD_LOGIC;
    \_rx_T_1_e\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_e_reg[6]\ : in STD_LOGIC;
    \rx_e_reg[4]\ : in STD_LOGIC;
    \rx_e_reg[5]\ : in STD_LOGIC;
    \rx_e_reg[7]_0\ : in STD_LOGIC;
    \rx_e_reg[9]\ : in STD_LOGIC;
    \rx_e_reg[9]_0\ : in STD_LOGIC;
    \rx_e_reg[12]\ : in STD_LOGIC;
    \rx_e_reg[12]_0\ : in STD_LOGIC;
    \rx_e_reg[16]\ : in STD_LOGIC;
    \rx_e_reg[13]\ : in STD_LOGIC;
    \rx_e_reg[17]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_0_a_reg[19]\ : in STD_LOGIC_VECTOR ( 99 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w100_9 : entity is "FPGA_ClockCrossingReg_w100";
end meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w100_9;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w100_9 is
  signal cdc_reg : STD_LOGIC_VECTOR ( 99 downto 0 );
begin
\cdc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(0),
      Q => cdc_reg(0),
      R => '0'
    );
\cdc_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(10),
      Q => cdc_reg(10),
      R => '0'
    );
\cdc_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(11),
      Q => cdc_reg(11),
      R => '0'
    );
\cdc_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(12),
      Q => cdc_reg(12),
      R => '0'
    );
\cdc_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(13),
      Q => \rx_a_reg[19]_0\(0),
      R => '0'
    );
\cdc_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(14),
      Q => cdc_reg(14),
      R => '0'
    );
\cdc_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(15),
      Q => \rx_a_reg[19]_0\(1),
      R => '0'
    );
\cdc_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(16),
      Q => cdc_reg(16),
      R => '0'
    );
\cdc_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(17),
      Q => \rx_a_reg[19]_0\(2),
      R => '0'
    );
\cdc_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(18),
      Q => cdc_reg(18),
      R => '0'
    );
\cdc_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(19),
      Q => cdc_reg(19),
      R => '0'
    );
\cdc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(1),
      Q => cdc_reg(1),
      R => '0'
    );
\cdc_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(20),
      Q => cdc_reg(20),
      R => '0'
    );
\cdc_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(21),
      Q => cdc_reg(21),
      R => '0'
    );
\cdc_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(22),
      Q => cdc_reg(22),
      R => '0'
    );
\cdc_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(23),
      Q => cdc_reg(23),
      R => '0'
    );
\cdc_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(24),
      Q => cdc_reg(24),
      R => '0'
    );
\cdc_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(25),
      Q => cdc_reg(25),
      R => '0'
    );
\cdc_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(26),
      Q => cdc_reg(26),
      R => '0'
    );
\cdc_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(27),
      Q => cdc_reg(27),
      R => '0'
    );
\cdc_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(28),
      Q => cdc_reg(28),
      R => '0'
    );
\cdc_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(29),
      Q => cdc_reg(29),
      R => '0'
    );
\cdc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(2),
      Q => cdc_reg(2),
      R => '0'
    );
\cdc_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(30),
      Q => cdc_reg(30),
      R => '0'
    );
\cdc_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(31),
      Q => cdc_reg(31),
      R => '0'
    );
\cdc_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(32),
      Q => cdc_reg(32),
      R => '0'
    );
\cdc_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(33),
      Q => \rx_a_reg[19]_0\(3),
      R => '0'
    );
\cdc_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(34),
      Q => cdc_reg(34),
      R => '0'
    );
\cdc_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(35),
      Q => cdc_reg(35),
      R => '0'
    );
\cdc_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(36),
      Q => \rx_a_reg[19]_0\(4),
      R => '0'
    );
\cdc_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(37),
      Q => \rx_a_reg[19]_0\(5),
      R => '0'
    );
\cdc_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(38),
      Q => cdc_reg(38),
      R => '0'
    );
\cdc_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(39),
      Q => cdc_reg(39),
      R => '0'
    );
\cdc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(3),
      Q => cdc_reg(3),
      R => '0'
    );
\cdc_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(40),
      Q => cdc_reg(40),
      R => '0'
    );
\cdc_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(41),
      Q => cdc_reg(41),
      R => '0'
    );
\cdc_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(42),
      Q => \rx_a_reg[19]_0\(6),
      R => '0'
    );
\cdc_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(43),
      Q => cdc_reg(43),
      R => '0'
    );
\cdc_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(44),
      Q => cdc_reg(44),
      R => '0'
    );
\cdc_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(45),
      Q => cdc_reg(45),
      R => '0'
    );
\cdc_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(46),
      Q => cdc_reg(46),
      R => '0'
    );
\cdc_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(47),
      Q => cdc_reg(47),
      R => '0'
    );
\cdc_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(48),
      Q => cdc_reg(48),
      R => '0'
    );
\cdc_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(49),
      Q => cdc_reg(49),
      R => '0'
    );
\cdc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(4),
      Q => cdc_reg(4),
      R => '0'
    );
\cdc_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(50),
      Q => cdc_reg(50),
      R => '0'
    );
\cdc_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(51),
      Q => cdc_reg(51),
      R => '0'
    );
\cdc_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(52),
      Q => cdc_reg(52),
      R => '0'
    );
\cdc_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(53),
      Q => \rx_a_reg[19]_0\(7),
      R => '0'
    );
\cdc_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(54),
      Q => cdc_reg(54),
      R => '0'
    );
\cdc_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(55),
      Q => cdc_reg(55),
      R => '0'
    );
\cdc_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(56),
      Q => \rx_a_reg[19]_0\(8),
      R => '0'
    );
\cdc_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(57),
      Q => \rx_a_reg[19]_0\(9),
      R => '0'
    );
\cdc_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(58),
      Q => cdc_reg(58),
      R => '0'
    );
\cdc_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(59),
      Q => cdc_reg(59),
      R => '0'
    );
\cdc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(5),
      Q => cdc_reg(5),
      R => '0'
    );
\cdc_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(60),
      Q => cdc_reg(60),
      R => '0'
    );
\cdc_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(61),
      Q => cdc_reg(61),
      R => '0'
    );
\cdc_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(62),
      Q => cdc_reg(62),
      R => '0'
    );
\cdc_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(63),
      Q => cdc_reg(63),
      R => '0'
    );
\cdc_reg_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(64),
      Q => \rx_a_reg[19]_0\(10),
      R => '0'
    );
\cdc_reg_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(65),
      Q => cdc_reg(65),
      R => '0'
    );
\cdc_reg_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(66),
      Q => cdc_reg(66),
      R => '0'
    );
\cdc_reg_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(67),
      Q => cdc_reg(67),
      R => '0'
    );
\cdc_reg_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(68),
      Q => cdc_reg(68),
      R => '0'
    );
\cdc_reg_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(69),
      Q => cdc_reg(69),
      R => '0'
    );
\cdc_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(6),
      Q => cdc_reg(6),
      R => '0'
    );
\cdc_reg_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(70),
      Q => cdc_reg(70),
      R => '0'
    );
\cdc_reg_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(71),
      Q => cdc_reg(71),
      R => '0'
    );
\cdc_reg_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(72),
      Q => cdc_reg(72),
      R => '0'
    );
\cdc_reg_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(73),
      Q => cdc_reg(73),
      R => '0'
    );
\cdc_reg_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(74),
      Q => cdc_reg(74),
      R => '0'
    );
\cdc_reg_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(75),
      Q => cdc_reg(75),
      R => '0'
    );
\cdc_reg_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(76),
      Q => \rx_a_reg[19]_0\(11),
      R => '0'
    );
\cdc_reg_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(77),
      Q => \rx_a_reg[19]_0\(12),
      R => '0'
    );
\cdc_reg_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(78),
      Q => cdc_reg(78),
      R => '0'
    );
\cdc_reg_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(79),
      Q => cdc_reg(79),
      R => '0'
    );
\cdc_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(7),
      Q => cdc_reg(7),
      R => '0'
    );
\cdc_reg_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(80),
      Q => cdc_reg(80),
      R => '0'
    );
\cdc_reg_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(81),
      Q => cdc_reg(81),
      R => '0'
    );
\cdc_reg_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(82),
      Q => \rx_a_reg[19]_0\(13),
      R => '0'
    );
\cdc_reg_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(83),
      Q => cdc_reg(83),
      R => '0'
    );
\cdc_reg_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(84),
      Q => cdc_reg(84),
      R => '0'
    );
\cdc_reg_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(85),
      Q => cdc_reg(85),
      R => '0'
    );
\cdc_reg_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(86),
      Q => cdc_reg(86),
      R => '0'
    );
\cdc_reg_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(87),
      Q => cdc_reg(87),
      R => '0'
    );
\cdc_reg_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(88),
      Q => cdc_reg(88),
      R => '0'
    );
\cdc_reg_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(89),
      Q => cdc_reg(89),
      R => '0'
    );
\cdc_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(8),
      Q => cdc_reg(8),
      R => '0'
    );
\cdc_reg_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(90),
      Q => cdc_reg(90),
      R => '0'
    );
\cdc_reg_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(91),
      Q => cdc_reg(91),
      R => '0'
    );
\cdc_reg_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(92),
      Q => cdc_reg(92),
      R => '0'
    );
\cdc_reg_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(93),
      Q => \rx_a_reg[19]_0\(14),
      R => '0'
    );
\cdc_reg_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(94),
      Q => cdc_reg(94),
      R => '0'
    );
\cdc_reg_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(95),
      Q => cdc_reg(95),
      R => '0'
    );
\cdc_reg_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(96),
      Q => cdc_reg(96),
      R => '0'
    );
\cdc_reg_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(97),
      Q => \rx_a_reg[19]_0\(15),
      R => '0'
    );
\cdc_reg_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(98),
      Q => cdc_reg(98),
      R => '0'
    );
\cdc_reg_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(99),
      Q => cdc_reg(99),
      R => '0'
    );
\cdc_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \mem_0_a_reg[19]\(9),
      Q => cdc_reg(9),
      R => '0'
    );
\rx_a[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_a_reg[9]_0\,
      I1 => valid_1_reg,
      I2 => \rx_a_reg[19]_1\(5),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(88),
      O => \rx_a_reg[11]\(0)
    );
\rx_a[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_a_reg[12]_0\,
      I1 => valid_1_reg,
      I2 => \rx_a_reg[19]_1\(8),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(91),
      O => \rx_a_reg[11]\(3)
    );
\rx_a[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_a_reg[12]\,
      I1 => valid_1_reg,
      I2 => \rx_a_reg[19]_1\(7),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(90),
      O => \rx_a_reg[11]\(2)
    );
\rx_a[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_a_reg[11]_0\,
      I1 => valid_1_reg,
      I2 => \rx_a_reg[19]_1\(6),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(89),
      O => \rx_a_reg[11]\(1)
    );
\rx_a[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_a_reg[15]_0\,
      I1 => valid_1_reg,
      I2 => \rx_a_reg[19]_1\(9),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(92),
      O => \rx_a_reg[15]\(0)
    );
\rx_a[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \_rx_T_1_a\(2),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => cdc_reg(95),
      O => \rx_a_reg[15]\(2)
    );
\rx_a[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => msb_hi_1,
      I1 => valid_1_reg,
      I2 => \rx_a_reg[19]_1\(10),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(94),
      O => \rx_a_reg[15]\(1)
    );
\rx_a[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_a_reg[17]\,
      I1 => valid_1_reg,
      I2 => \rx_a_reg[19]_1\(11),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(96),
      O => \rx_a_reg[19]\(0)
    );
\rx_a[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888888"
    )
        port map (
      I0 => \rx_a_reg[19]_1\(13),
      I1 => valid_1_reg,
      I2 => source_valid_io_out,
      I3 => valid_reg_reg,
      I4 => cdc_reg(99),
      O => \rx_a_reg[19]\(2)
    );
\rx_a[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_a_reg[19]_1\(13),
      I1 => valid_1_reg,
      I2 => \rx_a_reg[19]_1\(12),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(98),
      O => \rx_a_reg[19]\(1)
    );
\rx_a[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \_rx_T_1_a\(0),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => cdc_reg(80),
      O => \rx_a_reg[3]\(0)
    );
\rx_a[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_a_reg[4]\,
      I1 => valid_1_reg,
      I2 => \rx_a_reg[19]_1\(1),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(83),
      O => \rx_a_reg[3]\(2)
    );
\rx_a[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57A8A8A8A8A8A8A8"
    )
        port map (
      I0 => \rx_a_reg[19]_1\(0),
      I1 => valid_1_reg,
      I2 => \rx_a_reg[9]\,
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(81),
      O => \rx_a_reg[3]\(1)
    );
\rx_a[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_a_reg[5]\,
      I1 => valid_1_reg,
      I2 => \rx_a_reg[19]_1\(2),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(84),
      O => \rx_a_reg[7]\(0)
    );
\rx_a[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_a_reg[10]\,
      I1 => valid_1_reg,
      I2 => \rx_a_reg[19]_1\(4),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(87),
      O => \rx_a_reg[7]\(3)
    );
\rx_a[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_a_reg[7]_0\,
      I1 => valid_1_reg,
      I2 => \rx_a_reg[19]_1\(3),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(86),
      O => \rx_a_reg[7]\(2)
    );
\rx_a[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \_rx_T_1_a\(1),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => cdc_reg(85),
      O => \rx_a_reg[7]\(1)
    );
\rx_b[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_b_reg[11]_1\,
      I1 => valid_1_reg,
      I2 => \rx_b_reg[19]_0\(6),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(68),
      O => \rx_b_reg[11]\(0)
    );
\rx_b[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_b_reg[13]\,
      I1 => valid_1_reg,
      I2 => \rx_b_reg[19]_0\(7),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(71),
      O => \rx_b_reg[11]\(3)
    );
\rx_b[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \_rx_T_1_b\(2),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => cdc_reg(70),
      O => \rx_b_reg[11]\(2)
    );
\rx_b[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \_rx_T_1_b\(1),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => cdc_reg(69),
      O => \rx_b_reg[11]\(1)
    );
\rx_b[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_b_reg[17]\,
      I1 => valid_1_reg,
      I2 => \rx_b_reg[19]_0\(8),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(72),
      O => \rx_b_reg[15]\(0)
    );
\rx_b[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \_rx_T_1_b\(3),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => cdc_reg(75),
      O => \rx_b_reg[15]\(3)
    );
\rx_b[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => D(0),
      I1 => valid_1_reg,
      I2 => \rx_b_reg[19]_0\(10),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(74),
      O => \rx_b_reg[15]\(2)
    );
\rx_b[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_b_reg[19]_1\,
      I1 => valid_1_reg,
      I2 => \rx_b_reg[19]_0\(9),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(73),
      O => \rx_b_reg[15]\(1)
    );
\rx_b[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888888"
    )
        port map (
      I0 => \rx_b_reg[19]_0\(12),
      I1 => valid_1_reg,
      I2 => source_valid_io_out,
      I3 => valid_reg_reg,
      I4 => cdc_reg(79),
      O => \rx_b_reg[19]\(1)
    );
\rx_b[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_b_reg[19]_0\(12),
      I1 => valid_1_reg,
      I2 => \rx_b_reg[19]_0\(11),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(78),
      O => \rx_b_reg[19]\(0)
    );
\rx_b[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_b_reg[1]\,
      I1 => valid_1_reg,
      I2 => \rx_b_reg[19]_0\(0),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(60),
      O => \rx_b_reg[3]\(0)
    );
\rx_b[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FD0D0D0D0D0D0D0"
    )
        port map (
      I0 => \rx_b_reg[4]\,
      I1 => valid_1_reg,
      I2 => \rx_b_reg[19]_0\(3),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(63),
      O => \rx_b_reg[3]\(3)
    );
\rx_b[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_b_reg[3]_0\,
      I1 => valid_1_reg,
      I2 => \rx_b_reg[19]_0\(2),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(62),
      O => \rx_b_reg[3]\(2)
    );
\rx_b[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57A8A8A8A8A8A8A8"
    )
        port map (
      I0 => \rx_b_reg[19]_0\(1),
      I1 => valid_1_reg,
      I2 => \rx_b_reg[2]\,
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(61),
      O => \rx_b_reg[3]\(1)
    );
\rx_b[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FD0D0D0D0D0D0D0"
    )
        port map (
      I0 => \rx_b_reg[8]\,
      I1 => valid_1_reg,
      I2 => \rx_b_reg[19]_0\(5),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(67),
      O => \rx_b_reg[7]\(2)
    );
\rx_b[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \_rx_T_1_b\(0),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => cdc_reg(66),
      O => \rx_b_reg[7]\(1)
    );
\rx_b[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_b_reg[11]_0\,
      I1 => valid_1_reg,
      I2 => \rx_b_reg[19]_0\(4),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(65),
      O => \rx_b_reg[7]\(0)
    );
\rx_c[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_c_reg[9]\,
      I1 => valid_1_reg,
      I2 => \rx_c_reg[19]_0\(4),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(48),
      O => \rx_c_reg[11]\(0)
    );
\rx_c[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FD0D0D0D0D0D0D0"
    )
        port map (
      I0 => \rx_c_reg[12]\,
      I1 => valid_1_reg,
      I2 => \rx_c_reg[19]_0\(6),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(51),
      O => \rx_c_reg[11]\(3)
    );
\rx_c[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \_rx_T_1_c\(3),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => cdc_reg(50),
      O => \rx_c_reg[11]\(2)
    );
\rx_c[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_c_reg[11]_0\,
      I1 => valid_1_reg,
      I2 => \rx_c_reg[19]_0\(5),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(49),
      O => \rx_c_reg[11]\(1)
    );
\rx_c[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_c_reg[17]\,
      I1 => valid_1_reg,
      I2 => \rx_c_reg[19]_0\(7),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(52),
      O => \rx_c_reg[15]\(0)
    );
\rx_c[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_c_reg[19]_1\,
      I1 => valid_1_reg,
      I2 => \rx_c_reg[19]_0\(9),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(55),
      O => \rx_c_reg[15]\(2)
    );
\rx_c[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => D(1),
      I1 => valid_1_reg,
      I2 => \rx_c_reg[19]_0\(8),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(54),
      O => \rx_c_reg[15]\(1)
    );
\rx_c[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888888"
    )
        port map (
      I0 => \rx_c_reg[19]_0\(11),
      I1 => valid_1_reg,
      I2 => source_valid_io_out,
      I3 => valid_reg_reg,
      I4 => cdc_reg(59),
      O => \rx_c_reg[19]\(1)
    );
\rx_c[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_c_reg[19]_0\(11),
      I1 => valid_1_reg,
      I2 => \rx_c_reg[19]_0\(10),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(58),
      O => \rx_c_reg[19]\(0)
    );
\rx_c[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \_rx_T_1_c\(0),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => cdc_reg(40),
      O => \rx_c_reg[3]\(0)
    );
\rx_c[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FD0D0D0D0D0D0D0"
    )
        port map (
      I0 => \rx_c_reg[4]\,
      I1 => valid_1_reg,
      I2 => \rx_c_reg[19]_0\(0),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(43),
      O => \rx_c_reg[3]\(2)
    );
\rx_c[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \_rx_T_1_c\(1),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => cdc_reg(41),
      O => \rx_c_reg[3]\(1)
    );
\rx_c[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_c_reg[5]\,
      I1 => valid_1_reg,
      I2 => \rx_c_reg[19]_0\(1),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(44),
      O => \rx_c_reg[7]\(0)
    );
\rx_c[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FD0D0D0D0D0D0D0"
    )
        port map (
      I0 => \rx_c_reg[8]_0\,
      I1 => valid_1_reg,
      I2 => \rx_c_reg[19]_0\(3),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(47),
      O => \rx_c_reg[7]\(3)
    );
\rx_c[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_c_reg[8]\,
      I1 => valid_1_reg,
      I2 => \rx_c_reg[19]_0\(2),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(46),
      O => \rx_c_reg[7]\(2)
    );
\rx_c[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \_rx_T_1_c\(2),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => cdc_reg(45),
      O => \rx_c_reg[7]\(1)
    );
\rx_d[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_d_reg[9]\,
      I1 => valid_1_reg,
      I2 => \rx_d_reg[19]_0\(6),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(28),
      O => \rx_d_reg[11]\(0)
    );
\rx_d[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_d_reg[12]_0\,
      I1 => valid_1_reg,
      I2 => \rx_d_reg[19]_0\(9),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(31),
      O => \rx_d_reg[11]\(3)
    );
\rx_d[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_d_reg[12]\,
      I1 => valid_1_reg,
      I2 => \rx_d_reg[19]_0\(8),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(30),
      O => \rx_d_reg[11]\(2)
    );
\rx_d[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_d_reg[11]_0\,
      I1 => valid_1_reg,
      I2 => \rx_d_reg[19]_0\(7),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(29),
      O => \rx_d_reg[11]\(1)
    );
\rx_d[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_d_reg[17]\,
      I1 => valid_1_reg,
      I2 => \rx_d_reg[19]_0\(10),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(32),
      O => \rx_d_reg[15]\(0)
    );
\rx_d[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_d_reg[19]_1\,
      I1 => valid_1_reg,
      I2 => \rx_d_reg[19]_0\(12),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(35),
      O => \rx_d_reg[15]\(2)
    );
\rx_d[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => D(2),
      I1 => valid_1_reg,
      I2 => \rx_d_reg[19]_0\(11),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(34),
      O => \rx_d_reg[15]\(1)
    );
\rx_d[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888888"
    )
        port map (
      I0 => \rx_d_reg[19]_0\(14),
      I1 => valid_1_reg,
      I2 => source_valid_io_out,
      I3 => valid_reg_reg,
      I4 => cdc_reg(39),
      O => \rx_d_reg[19]\(1)
    );
\rx_d[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_d_reg[19]_0\(14),
      I1 => valid_1_reg,
      I2 => \rx_d_reg[19]_0\(13),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(38),
      O => \rx_d_reg[19]\(0)
    );
\rx_d[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_d_reg[1]\,
      I1 => valid_1_reg,
      I2 => \rx_d_reg[19]_0\(0),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(20),
      O => \rx_d_reg[3]\(0)
    );
\rx_d[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_d_reg[4]_0\,
      I1 => valid_1_reg,
      I2 => \rx_d_reg[19]_0\(3),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(23),
      O => \rx_d_reg[3]\(3)
    );
\rx_d[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57A8A8A8A8A8A8A8"
    )
        port map (
      I0 => \rx_d_reg[19]_0\(2),
      I1 => valid_1_reg,
      I2 => \rx_d_reg[8]\,
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(22),
      O => \rx_d_reg[3]\(2)
    );
\rx_d[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57A8A8A8A8A8A8A8"
    )
        port map (
      I0 => \rx_d_reg[19]_0\(1),
      I1 => valid_1_reg,
      I2 => \rx_d_reg[4]\,
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(21),
      O => \rx_d_reg[3]\(1)
    );
\rx_d[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_d_reg[5]\,
      I1 => valid_1_reg,
      I2 => \rx_d_reg[19]_0\(4),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(24),
      O => \rx_d_reg[7]\(0)
    );
\rx_d[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_d_reg[8]_0\,
      I1 => valid_1_reg,
      I2 => \rx_d_reg[19]_0\(5),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(27),
      O => \rx_d_reg[7]\(3)
    );
\rx_d[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => DI(1),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => cdc_reg(26),
      O => \rx_d_reg[7]\(2)
    );
\rx_d[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => DI(0),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => cdc_reg(25),
      O => \rx_d_reg[7]\(1)
    );
\rx_e[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_e_reg[9]_0\,
      I1 => valid_1_reg,
      I2 => Q(6),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(8),
      O => \rx_e_reg[11]\(0)
    );
\rx_e[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FD0D0D0D0D0D0D0"
    )
        port map (
      I0 => \rx_e_reg[16]\,
      I1 => valid_1_reg,
      I2 => Q(9),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(11),
      O => \rx_e_reg[11]\(3)
    );
\rx_e[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_e_reg[12]_0\,
      I1 => valid_1_reg,
      I2 => Q(8),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(10),
      O => \rx_e_reg[11]\(2)
    );
\rx_e[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_e_reg[12]\,
      I1 => valid_1_reg,
      I2 => Q(7),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(9),
      O => \rx_e_reg[11]\(1)
    );
\rx_e[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_e_reg[13]\,
      I1 => valid_1_reg,
      I2 => Q(10),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(12),
      O => \rx_e_reg[15]\(0)
    );
\rx_e[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => D(3),
      I1 => valid_1_reg,
      I2 => Q(11),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(14),
      O => \rx_e_reg[15]\(1)
    );
\rx_e[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_e_reg[17]\,
      I1 => valid_1_reg,
      I2 => Q(12),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(16),
      O => \rx_e_reg[19]\(0)
    );
\rx_e[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888888"
    )
        port map (
      I0 => Q(14),
      I1 => valid_1_reg,
      I2 => source_valid_io_out,
      I3 => valid_reg_reg,
      I4 => cdc_reg(19),
      O => \rx_e_reg[19]\(2)
    );
\rx_e[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => Q(14),
      I1 => valid_1_reg,
      I2 => Q(13),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(18),
      O => \rx_e_reg[19]\(1)
    );
\rx_e[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57A8A8A8A8A8A8A8"
    )
        port map (
      I0 => Q(0),
      I1 => valid_1_reg,
      I2 => \rx_e_reg[3]\,
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(0),
      O => S(0)
    );
\rx_e[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FD0D0D0D0D0D0D0"
    )
        port map (
      I0 => \rx_e_reg[4]\,
      I1 => valid_1_reg,
      I2 => Q(2),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(3),
      O => S(3)
    );
\rx_e[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_e_reg[6]\,
      I1 => valid_1_reg,
      I2 => Q(1),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(2),
      O => S(2)
    );
\rx_e[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \_rx_T_1_e\(0),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => cdc_reg(1),
      O => S(1)
    );
\rx_e[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_e_reg[5]\,
      I1 => valid_1_reg,
      I2 => Q(3),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(4),
      O => \rx_e_reg[7]\(0)
    );
\rx_e[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_e_reg[9]\,
      I1 => valid_1_reg,
      I2 => Q(5),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(7),
      O => \rx_e_reg[7]\(3)
    );
\rx_e[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \rx_e_reg[7]_0\,
      I1 => valid_1_reg,
      I2 => Q(4),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => cdc_reg(6),
      O => \rx_e_reg[7]\(2)
    );
\rx_e[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \_rx_T_1_e\(1),
      I1 => source_valid_io_out,
      I2 => valid_reg_reg,
      I3 => cdc_reg(5),
      O => \rx_e_reg[7]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32 is
  port (
    idle_reg : out STD_LOGIC;
    \flight_reg[3]\ : out STD_LOGIC;
    io_deq_bits_deq_bits_reg_io_en : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ridx_gray_reg[3]\ : out STD_LOGIC;
    \ridx_ridx_bin_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    bypass : in STD_LOGIC;
    divertprobes : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    valid_reg : in STD_LOGIC;
    resetn : in STD_LOGIC;
    bypass_reg_rep : in STD_LOGIC;
    widx : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sync_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    divertprobes_reg : in STD_LOGIC;
    rx_io_e_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_5_reg[16]\ : in STD_LOGIC;
    \mem_1_reg[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32 : entity is "FPGA_ClockCrossingReg_w32";
end meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32 is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cdc_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \^io_deq_bits_deq_bits_reg_io_en\ : STD_LOGIC;
  signal \^ridx_gray_reg[3]\ : STD_LOGIC;
  signal \ridx_ridx_bin[2]_i_2_n_0\ : STD_LOGIC;
  signal sourceE_io_q_bits : STD_LOGIC_VECTOR ( 16 to 16 );
  signal valid_reg_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ridx_gray[1]_i_1__3\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \ridx_gray[2]_i_1__1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ridx_gray[3]_i_1__3\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ridx_ridx_bin[2]_i_1__2\ : label is "soft_lutpair447";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  io_deq_bits_deq_bits_reg_io_en <= \^io_deq_bits_deq_bits_reg_io_en\;
  \ridx_gray_reg[3]\ <= \^ridx_gray_reg[3]\;
\cdc_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => \mem_5_reg[16]\,
      I1 => \^d\(2),
      I2 => \^ridx_gray_reg[3]\,
      I3 => \mem_1_reg[16]\,
      I4 => \^io_deq_bits_deq_bits_reg_io_en\,
      I5 => sourceE_io_q_bits(16),
      O => \cdc_reg[16]_i_1_n_0\
    );
\cdc_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cdc_reg[16]_i_1_n_0\,
      Q => sourceE_io_q_bits(16),
      R => '0'
    );
\flight[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => source_valid_io_out,
      I1 => valid_reg,
      I2 => divertprobes,
      I3 => bypass_reg_rep,
      I4 => sourceE_io_q_bits(16),
      O => \flight_reg[3]\
    );
idle_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => sourceE_io_q_bits(16),
      I1 => bypass,
      I2 => divertprobes,
      I3 => source_valid_io_out,
      I4 => valid_reg,
      I5 => resetn,
      O => idle_reg
    );
\ridx_gray[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6665000066660000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => sourceE_io_q_bits(16),
      I3 => divertprobes_reg,
      I4 => source_valid_io_out,
      I5 => valid_reg,
      O => \^d\(0)
    );
\ridx_gray[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4448"
    )
        port map (
      I0 => Q(2),
      I1 => source_valid_io_out,
      I2 => \ridx_ridx_bin[2]_i_2_n_0\,
      I3 => Q(1),
      O => \^d\(1)
    );
\ridx_gray[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444888"
    )
        port map (
      I0 => rx_io_e_ridx(0),
      I1 => source_valid_io_out,
      I2 => Q(1),
      I3 => \ridx_ridx_bin[2]_i_2_n_0\,
      I4 => Q(2),
      O => \^d\(2)
    );
\ridx_gray[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => Q(2),
      I1 => \ridx_ridx_bin[2]_i_2_n_0\,
      I2 => Q(1),
      I3 => source_valid_io_out,
      I4 => rx_io_e_ridx(0),
      O => \^ridx_gray_reg[3]\
    );
\ridx_ridx_bin[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FF0001000000"
    )
        port map (
      I0 => sourceE_io_q_bits(16),
      I1 => bypass_reg_rep,
      I2 => divertprobes,
      I3 => source_valid_io_out,
      I4 => valid_reg,
      I5 => Q(0),
      O => \ridx_ridx_bin_reg[2]\(0)
    );
\ridx_ridx_bin[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC4CCCC00080000"
    )
        port map (
      I0 => valid_reg,
      I1 => source_valid_io_out,
      I2 => divertprobes_reg,
      I3 => sourceE_io_q_bits(16),
      I4 => Q(0),
      I5 => Q(1),
      O => \ridx_ridx_bin_reg[2]\(1)
    );
\ridx_ridx_bin[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => Q(1),
      I1 => \ridx_ridx_bin[2]_i_2_n_0\,
      I2 => source_valid_io_out,
      I3 => Q(2),
      O => \ridx_ridx_bin_reg[2]\(2)
    );
\ridx_ridx_bin[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => valid_reg,
      I1 => source_valid_io_out,
      I2 => divertprobes,
      I3 => bypass_reg_rep,
      I4 => sourceE_io_q_bits(16),
      I5 => Q(0),
      O => \ridx_ridx_bin[2]_i_2_n_0\
    );
valid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8AAAAAAAA8AA8"
    )
        port map (
      I0 => source_valid_io_out,
      I1 => valid_reg_i_2_n_0,
      I2 => \^d\(2),
      I3 => widx(1),
      I4 => \^d\(1),
      I5 => widx(0),
      O => \^io_deq_bits_deq_bits_reg_io_en\
    );
valid_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^d\(0),
      I1 => sync_0,
      I2 => \^ridx_gray_reg[3]\,
      I3 => widx(2),
      O => valid_reg_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_16 is
  port (
    \cdc_reg_reg[15]_0\ : out STD_LOGIC;
    \ridx_gray_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_ridx_bin_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_gray_reg[3]\ : out STD_LOGIC;
    \state_reg[1]\ : out STD_LOGIC;
    \r_4_reg[2]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    \q_last_count_reg[1]\ : out STD_LOGIC;
    \q_last_count_reg[3]\ : out STD_LOGIC;
    \q_last_count_reg[2]\ : out STD_LOGIC;
    \q_last_count_reg[4]\ : out STD_LOGIC;
    \q_last_count_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    valid_reg_reg : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    rx_io_d_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_last_count_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_0_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_16 : entity is "FPGA_ClockCrossingReg_w32";
end meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_16;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_16 is
  signal \q_last_count[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \^r_4_reg[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sourceD_io_q_bits : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \^state_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cdc_reg[15]_i_3__0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \q_last_count[0]_i_4__1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \q_last_count[2]_i_3__2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \q_last_count[3]_i_2__2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \q_last_count[4]_i_2__2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \ridx_gray[0]_i_2__2\ : label is "soft_lutpair443";
begin
  \r_4_reg[2]\(8 downto 0) <= \^r_4_reg[2]\(8 downto 0);
  \state_reg[1]_0\ <= \^state_reg[1]_0\;
\cdc_reg[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA65FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => valid_reg_reg,
      I2 => Q(0),
      I3 => Q(1),
      I4 => source_valid_io_out,
      O => \cdc_reg_reg[15]_0\
    );
\cdc_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(4),
      Q => \^r_4_reg[2]\(4),
      R => '0'
    );
\cdc_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(5),
      Q => \^r_4_reg[2]\(5),
      R => '0'
    );
\cdc_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(6),
      Q => sourceD_io_q_bits(12),
      R => '0'
    );
\cdc_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(7),
      Q => \^r_4_reg[2]\(6),
      R => '0'
    );
\cdc_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(8),
      Q => \^r_4_reg[2]\(7),
      R => '0'
    );
\cdc_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(9),
      Q => \^r_4_reg[2]\(8),
      R => '0'
    );
\cdc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(0),
      Q => \^r_4_reg[2]\(0),
      R => '0'
    );
\cdc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(1),
      Q => \^r_4_reg[2]\(1),
      R => '0'
    );
\cdc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(2),
      Q => \^r_4_reg[2]\(2),
      R => '0'
    );
\cdc_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(3),
      Q => \^r_4_reg[2]\(3),
      R => '0'
    );
\q_last_count[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444B444444"
    )
        port map (
      I0 => \^r_4_reg[2]\(1),
      I1 => \^r_4_reg[2]\(2),
      I2 => sourceD_io_q_bits(12),
      I3 => \q_last_count[0]_i_4__1_n_0\,
      I4 => \^r_4_reg[2]\(0),
      I5 => \^r_4_reg[2]\(5),
      O => \q_last_count_reg[0]\
    );
\q_last_count[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^r_4_reg[2]\(3),
      I1 => \^r_4_reg[2]\(4),
      O => \q_last_count[0]_i_4__1_n_0\
    );
\q_last_count[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFFF0FF"
    )
        port map (
      I0 => sourceD_io_q_bits(12),
      I1 => \^state_reg[1]_0\,
      I2 => \^r_4_reg[2]\(5),
      I3 => \^r_4_reg[2]\(0),
      I4 => \q_last_count[0]_i_4__1_n_0\,
      I5 => \q_last_count_reg[0]_0\,
      O => \q_last_count_reg[1]\
    );
\q_last_count[2]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^r_4_reg[2]\(4),
      I1 => \^r_4_reg[2]\(5),
      I2 => \^r_4_reg[2]\(0),
      O => \q_last_count_reg[2]\
    );
\q_last_count[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^r_4_reg[2]\(0),
      I1 => \^r_4_reg[2]\(5),
      I2 => \^r_4_reg[2]\(4),
      I3 => \^r_4_reg[2]\(3),
      O => \q_last_count_reg[3]\
    );
\q_last_count[4]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \^r_4_reg[2]\(3),
      I1 => \^r_4_reg[2]\(4),
      I2 => \^r_4_reg[2]\(0),
      I3 => \^r_4_reg[2]\(5),
      O => \q_last_count_reg[4]\
    );
\ridx_gray[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => valid_reg_reg,
      I3 => source_valid_io_out,
      O => \ridx_gray_reg[0]\
    );
\ridx_gray[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566666600000000"
    )
        port map (
      I0 => rx_io_d_ridx(0),
      I1 => Q(2),
      I2 => valid_reg_reg,
      I3 => Q(0),
      I4 => Q(1),
      I5 => source_valid_io_out,
      O => D(0)
    );
\ridx_gray[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => source_valid_io_out,
      I1 => Q(2),
      I2 => valid_reg_reg,
      I3 => Q(0),
      I4 => Q(1),
      I5 => rx_io_d_ridx(0),
      O => \ridx_gray_reg[3]\
    );
\ridx_ridx_bin[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0080"
    )
        port map (
      I0 => source_valid_io_out,
      I1 => Q(1),
      I2 => Q(0),
      I3 => valid_reg_reg,
      I4 => Q(2),
      O => \ridx_ridx_bin_reg[2]\(0)
    );
\state[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_4_reg[2]\(2),
      I1 => \^r_4_reg[2]\(1),
      O => \^state_reg[1]_0\
    );
\state[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000145500001055"
    )
        port map (
      I0 => \q_last_count_reg[0]_0\,
      I1 => \q_last_count[0]_i_4__1_n_0\,
      I2 => \^r_4_reg[2]\(5),
      I3 => \^r_4_reg[2]\(0),
      I4 => \^state_reg[1]_0\,
      I5 => sourceD_io_q_bits(12),
      O => \state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_22 is
  port (
    \cdc_reg_reg[31]_0\ : out STD_LOGIC;
    \ridx_gray_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_gray_reg[3]\ : out STD_LOGIC;
    \ridx_ridx_bin_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_last_beats_c : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_5_reg[15]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \_q_last_beats_c_T_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    valid_reg_reg : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    rx_io_c_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_0_reg : in STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_22 : entity is "FPGA_ClockCrossingReg_w32";
end meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_22;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_22 is
  signal \^r_5_reg[15]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal sourceC_io_q_bits : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cdc_reg[31]_i_3\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \q_last_count[0]_i_2__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \q_last_count[2]_i_3__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \q_last_count[3]_i_3__0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \q_last_count[4]_i_4__0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \ridx_gray[0]_i_2__1\ : label is "soft_lutpair412";
begin
  \r_5_reg[15]\(23 downto 0) <= \^r_5_reg[15]\(23 downto 0);
\cdc_reg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A999FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => valid_reg_reg,
      I3 => Q(0),
      I4 => source_valid_io_out,
      O => \cdc_reg_reg[31]_0\
    );
\cdc_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(6),
      Q => \^r_5_reg[15]\(6),
      R => '0'
    );
\cdc_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(7),
      Q => \^r_5_reg[15]\(7),
      R => '0'
    );
\cdc_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(8),
      Q => sourceC_io_q_bits(12),
      R => '0'
    );
\cdc_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(9),
      Q => \^r_5_reg[15]\(8),
      R => '0'
    );
\cdc_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(10),
      Q => \^r_5_reg[15]\(9),
      R => '0'
    );
\cdc_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(11),
      Q => \^r_5_reg[15]\(10),
      R => '0'
    );
\cdc_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(12),
      Q => \^r_5_reg[15]\(11),
      R => '0'
    );
\cdc_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(13),
      Q => \^r_5_reg[15]\(12),
      R => '0'
    );
\cdc_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(14),
      Q => \^r_5_reg[15]\(13),
      R => '0'
    );
\cdc_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(15),
      Q => \^r_5_reg[15]\(14),
      R => '0'
    );
\cdc_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(16),
      Q => \^r_5_reg[15]\(15),
      R => '0'
    );
\cdc_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(17),
      Q => \^r_5_reg[15]\(16),
      R => '0'
    );
\cdc_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(18),
      Q => \^r_5_reg[15]\(17),
      R => '0'
    );
\cdc_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(19),
      Q => \^r_5_reg[15]\(18),
      R => '0'
    );
\cdc_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(20),
      Q => \^r_5_reg[15]\(19),
      R => '0'
    );
\cdc_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(21),
      Q => \^r_5_reg[15]\(20),
      R => '0'
    );
\cdc_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(22),
      Q => \^r_5_reg[15]\(21),
      R => '0'
    );
\cdc_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(23),
      Q => \^r_5_reg[15]\(22),
      R => '0'
    );
\cdc_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(24),
      Q => \^r_5_reg[15]\(23),
      R => '0'
    );
\cdc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(0),
      Q => \^r_5_reg[15]\(0),
      R => '0'
    );
\cdc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(1),
      Q => \^r_5_reg[15]\(1),
      R => '0'
    );
\cdc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(2),
      Q => \^r_5_reg[15]\(2),
      R => '0'
    );
\cdc_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(3),
      Q => \^r_5_reg[15]\(3),
      R => '0'
    );
\cdc_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(4),
      Q => \^r_5_reg[15]\(4),
      R => '0'
    );
\cdc_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(5),
      Q => \^r_5_reg[15]\(5),
      R => '0'
    );
\q_last_count[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020202"
    )
        port map (
      I0 => \^r_5_reg[15]\(0),
      I1 => \^r_5_reg[15]\(7),
      I2 => sourceC_io_q_bits(12),
      I3 => \^r_5_reg[15]\(5),
      I4 => \^r_5_reg[15]\(6),
      O => \_q_last_beats_c_T_1\(0)
    );
\q_last_count[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^r_5_reg[15]\(7),
      I1 => \^r_5_reg[15]\(0),
      I2 => \^r_5_reg[15]\(5),
      I3 => \^r_5_reg[15]\(6),
      O => \_q_last_beats_c_T_1\(1)
    );
\q_last_count[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4020"
    )
        port map (
      I0 => \^r_5_reg[15]\(7),
      I1 => \^r_5_reg[15]\(6),
      I2 => \^r_5_reg[15]\(0),
      I3 => \^r_5_reg[15]\(5),
      O => q_last_beats_c(0)
    );
\q_last_count[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^r_5_reg[15]\(7),
      I1 => \^r_5_reg[15]\(6),
      I2 => \^r_5_reg[15]\(0),
      I3 => \^r_5_reg[15]\(5),
      O => q_last_beats_c(1)
    );
\q_last_count[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^r_5_reg[15]\(6),
      I1 => \^r_5_reg[15]\(7),
      I2 => \^r_5_reg[15]\(0),
      I3 => \^r_5_reg[15]\(5),
      O => q_last_beats_c(2)
    );
\ridx_gray[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9FF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => valid_reg_reg,
      I3 => source_valid_io_out,
      O => \ridx_gray_reg[0]\
    );
\ridx_gray[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666666600000000"
    )
        port map (
      I0 => rx_io_c_ridx(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => valid_reg_reg,
      I4 => Q(0),
      I5 => source_valid_io_out,
      O => D(0)
    );
\ridx_gray[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => source_valid_io_out,
      I1 => Q(1),
      I2 => valid_reg_reg,
      I3 => Q(0),
      I4 => Q(2),
      I5 => rx_io_c_ridx(0),
      O => \ridx_gray_reg[3]\
    );
\ridx_ridx_bin[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => source_valid_io_out,
      I1 => Q(0),
      I2 => valid_reg_reg,
      I3 => Q(1),
      I4 => Q(2),
      O => \ridx_ridx_bin_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_gray_reg[3]\ : out STD_LOGIC;
    \cdc_reg_reg[12]_0\ : out STD_LOGIC;
    \ridx_gray_reg[0]\ : out STD_LOGIC;
    \ridx_ridx_bin_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_last_count_reg[2]\ : out STD_LOGIC;
    \q_last_count_reg[3]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_last_count_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_last_count_reg[0]\ : out STD_LOGIC;
    \q_last_count_reg[4]\ : out STD_LOGIC;
    \q_last_count_reg[1]\ : out STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[1]\ : in STD_LOGIC;
    rx_io_bridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_last_count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_last_count_reg[2]_0\ : in STD_LOGIC;
    \q_last_count_reg[4]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_0_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_28 : entity is "FPGA_ClockCrossingReg_w32";
end meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_28;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_28 is
  signal \q_last_count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_last_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_last_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \q_last_count[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_last_count[2]_i_4_n_0\ : STD_LOGIC;
  signal \q_last_count[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \^q_last_count_reg[0]\ : STD_LOGIC;
  signal \^q_last_count_reg[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ridx_gray_reg[3]\ : STD_LOGIC;
  signal sourceB_io_q_bits : STD_LOGIC_VECTOR ( 12 downto 11 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cdc_reg[12]_i_3__2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \q_last_count[0]_i_2__0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \q_last_count[0]_i_4__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \q_last_count[3]_i_2__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \q_last_count[4]_i_2__0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \ridx_gray[0]_i_2__0\ : label is "soft_lutpair402";
begin
  \q_last_count_reg[0]\ <= \^q_last_count_reg[0]\;
  \q_last_count_reg[3]\(4 downto 0) <= \^q_last_count_reg[3]\(4 downto 0);
  \ridx_gray_reg[3]\ <= \^ridx_gray_reg[3]\;
\cdc_reg[12]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FF0BFF"
    )
        port map (
      I0 => \state_reg[1]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => source_valid_io_out,
      I4 => Q(2),
      O => \cdc_reg_reg[12]_0\
    );
\cdc_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(4),
      Q => \^q_last_count_reg[3]\(4),
      R => '0'
    );
\cdc_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(5),
      Q => sourceB_io_q_bits(11),
      R => '0'
    );
\cdc_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(6),
      Q => sourceB_io_q_bits(12),
      R => '0'
    );
\cdc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(0),
      Q => \^q_last_count_reg[3]\(0),
      R => '0'
    );
\cdc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(1),
      Q => \^q_last_count_reg[3]\(1),
      R => '0'
    );
\cdc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(2),
      Q => \^q_last_count_reg[3]\(2),
      R => '0'
    );
\cdc_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sync_0_reg(3),
      Q => \^q_last_count_reg[3]\(3),
      R => '0'
    );
\q_last_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000009"
    )
        port map (
      I0 => \q_last_count[0]_i_2__0_n_0\,
      I1 => \^q_last_count_reg[0]\,
      I2 => \q_last_count_reg[4]_0\(0),
      I3 => \^q_last_count_reg[3]\(2),
      I4 => \q_last_count[0]_i_4__0_n_0\,
      I5 => \q_last_count[0]_i_5_n_0\,
      O => \q_last_count_reg[3]_0\(0)
    );
\q_last_count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q_last_count_reg[3]\(3),
      I1 => \^q_last_count_reg[3]\(4),
      O => \q_last_count[0]_i_2__0_n_0\
    );
\q_last_count[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q_last_count_reg[3]\(1),
      I1 => \^q_last_count_reg[3]\(0),
      O => \^q_last_count_reg[0]\
    );
\q_last_count[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sourceB_io_q_bits(11),
      I1 => sourceB_io_q_bits(12),
      O => \q_last_count[0]_i_4__0_n_0\
    );
\q_last_count[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00AB00AA"
    )
        port map (
      I0 => \q_last_count_reg[4]_1\,
      I1 => sourceB_io_q_bits(12),
      I2 => \^q_last_count_reg[3]\(4),
      I3 => \q_last_count_reg[4]_0\(0),
      I4 => \q_last_count[3]_i_2__0_n_0\,
      I5 => \^q_last_count_reg[0]\,
      O => \q_last_count[0]_i_5_n_0\
    );
\q_last_count[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F00030002000A"
    )
        port map (
      I0 => sourceB_io_q_bits(12),
      I1 => \^q_last_count_reg[3]\(4),
      I2 => \q_last_count_reg[4]_0\(0),
      I3 => \q_last_count_reg[4]_0\(1),
      I4 => \^q_last_count_reg[3]\(3),
      I5 => sourceB_io_q_bits(11),
      O => \q_last_count_reg[1]\
    );
\q_last_count[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F00000002"
    )
        port map (
      I0 => \q_last_count[2]_i_3__0_n_0\,
      I1 => \^q_last_count_reg[3]\(2),
      I2 => \q_last_count_reg[4]_0\(2),
      I3 => \q_last_count_reg[4]_0\(1),
      I4 => \q_last_count_reg[4]_0\(0),
      I5 => \q_last_count[2]_i_4_n_0\,
      O => \q_last_count_reg[2]\
    );
\q_last_count[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000400040004"
    )
        port map (
      I0 => \^q_last_count_reg[3]\(1),
      I1 => \^q_last_count_reg[3]\(0),
      I2 => sourceB_io_q_bits(12),
      I3 => sourceB_io_q_bits(11),
      I4 => \^q_last_count_reg[3]\(3),
      I5 => \^q_last_count_reg[3]\(4),
      O => \q_last_count[2]_i_3__0_n_0\
    );
\q_last_count[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040400040004"
    )
        port map (
      I0 => \^q_last_count_reg[3]\(3),
      I1 => sourceB_io_q_bits(11),
      I2 => \^q_last_count_reg[3]\(2),
      I3 => \^q_last_count_reg[3]\(4),
      I4 => \^q_last_count_reg[3]\(1),
      I5 => \^q_last_count_reg[3]\(0),
      O => \q_last_count[2]_i_4_n_0\
    );
\q_last_count[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFFF000008"
    )
        port map (
      I0 => \q_last_count[3]_i_2__0_n_0\,
      I1 => \^q_last_count_reg[3]\(3),
      I2 => \^q_last_count_reg[3]\(4),
      I3 => \q_last_count_reg[4]_0\(3),
      I4 => \q_last_count_reg[2]_0\,
      I5 => \q_last_count_reg[4]_0\(4),
      O => \q_last_count_reg[3]_0\(1)
    );
\q_last_count[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sourceB_io_q_bits(11),
      I1 => \^q_last_count_reg[3]\(2),
      O => \q_last_count[3]_i_2__0_n_0\
    );
\q_last_count[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^q_last_count_reg[3]\(3),
      I1 => \^q_last_count_reg[3]\(4),
      I2 => \q_last_count_reg[4]_0\(0),
      I3 => \^q_last_count_reg[3]\(2),
      I4 => sourceB_io_q_bits(11),
      O => \q_last_count_reg[4]\
    );
\ridx_gray[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \state_reg[1]\,
      I3 => source_valid_io_out,
      O => \ridx_gray_reg[0]\
    );
\ridx_gray[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5FF7FAA2A0080"
    )
        port map (
      I0 => source_valid_io_out,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \state_reg[1]\,
      I4 => Q(2),
      I5 => \^ridx_gray_reg[3]\,
      O => D(0)
    );
\ridx_gray[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => source_valid_io_out,
      I1 => Q(2),
      I2 => \state_reg[1]\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => rx_io_bridx(0),
      O => \^ridx_gray_reg[3]\
    );
\ridx_ridx_bin[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0080"
    )
        port map (
      I0 => source_valid_io_out,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \state_reg[1]\,
      I4 => Q(2),
      O => \ridx_ridx_bin_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_34 is
  port (
    \q_last_count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_reg[19]\ : out STD_LOGIC;
    \shift_reg[18]\ : out STD_LOGIC;
    \shift_reg[17]\ : out STD_LOGIC;
    \shift_reg[16]\ : out STD_LOGIC;
    mbypass_auto_in_1_a_bits_data : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cam_a_0_bits_data_reg[63]\ : out STD_LOGIC;
    \cam_a_0_bits_data_reg[62]\ : out STD_LOGIC;
    \cam_a_0_bits_data_reg[61]\ : out STD_LOGIC;
    \cam_a_0_bits_data_reg[60]\ : out STD_LOGIC;
    \shift_reg[19]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg[8]\ : out STD_LOGIC;
    \shift_reg[9]\ : out STD_LOGIC;
    \shift_reg[10]\ : out STD_LOGIC;
    \shift_reg[11]\ : out STD_LOGIC;
    \shift_reg[16]_0\ : out STD_LOGIC;
    \shift_reg[17]_0\ : out STD_LOGIC;
    \shift_reg[18]_0\ : out STD_LOGIC;
    \shift_reg[19]_1\ : out STD_LOGIC;
    \q_last_count_reg[2]\ : out STD_LOGIC;
    \q_last_count_reg[1]\ : out STD_LOGIC;
    \q_last_count_reg[4]\ : out STD_LOGIC;
    \q_last_count_reg[3]\ : out STD_LOGIC;
    \cam_a_0_bits_data_reg[63]_0\ : out STD_LOGIC;
    \shift_reg[15]\ : out STD_LOGIC;
    \shift_reg[23]\ : out STD_LOGIC;
    \shift_reg[23]_0\ : out STD_LOGIC;
    \shift_reg[22]\ : out STD_LOGIC;
    \shift_reg[22]_0\ : out STD_LOGIC;
    \cam_a_0_bits_data_reg[62]_0\ : out STD_LOGIC;
    \shift_reg[14]\ : out STD_LOGIC;
    \cam_a_0_bits_data_reg[61]_0\ : out STD_LOGIC;
    \shift_reg[13]\ : out STD_LOGIC;
    \shift_reg[21]\ : out STD_LOGIC;
    \shift_reg[21]_0\ : out STD_LOGIC;
    \cam_a_0_bits_data_reg[60]_0\ : out STD_LOGIC;
    \shift_reg[12]\ : out STD_LOGIC;
    \shift_reg[20]\ : out STD_LOGIC;
    \shift_reg[20]_0\ : out STD_LOGIC;
    \shift_reg[27]\ : out STD_LOGIC;
    \shift_reg[3]\ : out STD_LOGIC;
    \shift_reg[26]\ : out STD_LOGIC;
    \shift_reg[2]\ : out STD_LOGIC;
    \shift_reg[25]\ : out STD_LOGIC;
    \shift_reg[1]\ : out STD_LOGIC;
    \shift_reg[24]\ : out STD_LOGIC;
    \shift_reg[0]\ : out STD_LOGIC;
    \q_last_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_last_count_reg[2]_0\ : in STD_LOGIC;
    \_wide_T\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_reg[2]\ : in STD_LOGIC;
    \cdc_reg_reg[3]_0\ : in STD_LOGIC;
    \state_reg[3]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_ridx_bin_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_34 : entity is "FPGA_ClockCrossingReg_w32";
end meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_34;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_34 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^cam_a_0_bits_data_reg[60]\ : STD_LOGIC;
  signal \^cam_a_0_bits_data_reg[60]_0\ : STD_LOGIC;
  signal \^cam_a_0_bits_data_reg[61]\ : STD_LOGIC;
  signal \^cam_a_0_bits_data_reg[61]_0\ : STD_LOGIC;
  signal \^cam_a_0_bits_data_reg[62]\ : STD_LOGIC;
  signal \^cam_a_0_bits_data_reg[62]_0\ : STD_LOGIC;
  signal \^cam_a_0_bits_data_reg[63]\ : STD_LOGIC;
  signal \^cam_a_0_bits_data_reg[63]_0\ : STD_LOGIC;
  signal \q_last_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \q_last_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_last_count[2]_i_3_n_0\ : STD_LOGIC;
  signal \shift[10]_i_2_n_0\ : STD_LOGIC;
  signal \shift[11]_i_3_n_0\ : STD_LOGIC;
  signal \shift[20]_i_4_n_0\ : STD_LOGIC;
  signal \shift[21]_i_4_n_0\ : STD_LOGIC;
  signal \shift[22]_i_4_n_0\ : STD_LOGIC;
  signal \shift[23]_i_5_n_0\ : STD_LOGIC;
  signal \shift[8]_i_3_n_0\ : STD_LOGIC;
  signal \shift[9]_i_3_n_0\ : STD_LOGIC;
  signal \^shift_reg[0]\ : STD_LOGIC;
  signal \^shift_reg[10]\ : STD_LOGIC;
  signal \^shift_reg[11]\ : STD_LOGIC;
  signal \^shift_reg[12]\ : STD_LOGIC;
  signal \^shift_reg[13]\ : STD_LOGIC;
  signal \^shift_reg[14]\ : STD_LOGIC;
  signal \^shift_reg[15]\ : STD_LOGIC;
  signal \^shift_reg[16]\ : STD_LOGIC;
  signal \^shift_reg[16]_0\ : STD_LOGIC;
  signal \^shift_reg[17]\ : STD_LOGIC;
  signal \^shift_reg[17]_0\ : STD_LOGIC;
  signal \^shift_reg[18]\ : STD_LOGIC;
  signal \^shift_reg[18]_0\ : STD_LOGIC;
  signal \^shift_reg[19]\ : STD_LOGIC;
  signal \^shift_reg[19]_1\ : STD_LOGIC;
  signal \^shift_reg[1]\ : STD_LOGIC;
  signal \^shift_reg[20]_0\ : STD_LOGIC;
  signal \^shift_reg[21]_0\ : STD_LOGIC;
  signal \^shift_reg[22]_0\ : STD_LOGIC;
  signal \^shift_reg[23]_0\ : STD_LOGIC;
  signal \^shift_reg[2]\ : STD_LOGIC;
  signal \^shift_reg[3]\ : STD_LOGIC;
  signal \^shift_reg[8]\ : STD_LOGIC;
  signal \^shift_reg[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_last_count[0]_i_3\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \q_last_count[2]_i_3\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \q_last_count[3]_i_2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \q_last_count[4]_i_6\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \shift[12]_i_3\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \shift[13]_i_3\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \shift[14]_i_3\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \shift[15]_i_3\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \shift[16]_i_3\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \shift[17]_i_3\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \shift[18]_i_3\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \shift[19]_i_3\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \shift[20]_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \shift[21]_i_2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \shift[22]_i_2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \shift[23]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \shift[24]_i_2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \shift[25]_i_2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \shift[26]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \shift[27]_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \shift[28]_i_2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \shift[29]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \shift[30]_i_2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \shift[31]_i_5\ : label is "soft_lutpair386";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \cam_a_0_bits_data_reg[60]\ <= \^cam_a_0_bits_data_reg[60]\;
  \cam_a_0_bits_data_reg[60]_0\ <= \^cam_a_0_bits_data_reg[60]_0\;
  \cam_a_0_bits_data_reg[61]\ <= \^cam_a_0_bits_data_reg[61]\;
  \cam_a_0_bits_data_reg[61]_0\ <= \^cam_a_0_bits_data_reg[61]_0\;
  \cam_a_0_bits_data_reg[62]\ <= \^cam_a_0_bits_data_reg[62]\;
  \cam_a_0_bits_data_reg[62]_0\ <= \^cam_a_0_bits_data_reg[62]_0\;
  \cam_a_0_bits_data_reg[63]\ <= \^cam_a_0_bits_data_reg[63]\;
  \cam_a_0_bits_data_reg[63]_0\ <= \^cam_a_0_bits_data_reg[63]_0\;
  \shift_reg[0]\ <= \^shift_reg[0]\;
  \shift_reg[10]\ <= \^shift_reg[10]\;
  \shift_reg[11]\ <= \^shift_reg[11]\;
  \shift_reg[12]\ <= \^shift_reg[12]\;
  \shift_reg[13]\ <= \^shift_reg[13]\;
  \shift_reg[14]\ <= \^shift_reg[14]\;
  \shift_reg[15]\ <= \^shift_reg[15]\;
  \shift_reg[16]\ <= \^shift_reg[16]\;
  \shift_reg[16]_0\ <= \^shift_reg[16]_0\;
  \shift_reg[17]\ <= \^shift_reg[17]\;
  \shift_reg[17]_0\ <= \^shift_reg[17]_0\;
  \shift_reg[18]\ <= \^shift_reg[18]\;
  \shift_reg[18]_0\ <= \^shift_reg[18]_0\;
  \shift_reg[19]\ <= \^shift_reg[19]\;
  \shift_reg[19]_1\ <= \^shift_reg[19]_1\;
  \shift_reg[1]\ <= \^shift_reg[1]\;
  \shift_reg[20]_0\ <= \^shift_reg[20]_0\;
  \shift_reg[21]_0\ <= \^shift_reg[21]_0\;
  \shift_reg[22]_0\ <= \^shift_reg[22]_0\;
  \shift_reg[23]_0\ <= \^shift_reg[23]_0\;
  \shift_reg[2]\ <= \^shift_reg[2]\;
  \shift_reg[3]\ <= \^shift_reg[3]\;
  \shift_reg[8]\ <= \^shift_reg[8]\;
  \shift_reg[9]\ <= \^shift_reg[9]\;
\cam_a_0_bits_data[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg[2]\,
      I2 => \_wide_T\(3),
      I3 => \^cam_a_0_bits_data_reg[60]\,
      I4 => \cdc_reg_reg[3]_0\,
      I5 => \^q\(28),
      O => mbypass_auto_in_1_a_bits_data(0)
    );
\cam_a_0_bits_data[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \state_reg[2]\,
      I2 => \_wide_T\(3),
      I3 => \^cam_a_0_bits_data_reg[61]\,
      I4 => \cdc_reg_reg[3]_0\,
      I5 => \^q\(29),
      O => mbypass_auto_in_1_a_bits_data(1)
    );
\cam_a_0_bits_data[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \state_reg[2]\,
      I2 => \_wide_T\(3),
      I3 => \^cam_a_0_bits_data_reg[62]\,
      I4 => \cdc_reg_reg[3]_0\,
      I5 => \^q\(30),
      O => mbypass_auto_in_1_a_bits_data(2)
    );
\cam_a_0_bits_data[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \state_reg[2]\,
      I2 => \_wide_T\(3),
      I3 => \^cam_a_0_bits_data_reg[63]\,
      I4 => \cdc_reg_reg[3]_0\,
      I5 => \^q\(31),
      O => mbypass_auto_in_1_a_bits_data(3)
    );
\cdc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(0),
      Q => \^q\(0),
      R => '0'
    );
\cdc_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(10),
      Q => \^q\(10),
      R => '0'
    );
\cdc_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(11),
      Q => \^q\(11),
      R => '0'
    );
\cdc_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(12),
      Q => \^q\(12),
      R => '0'
    );
\cdc_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(13),
      Q => \^q\(13),
      R => '0'
    );
\cdc_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(14),
      Q => \^q\(14),
      R => '0'
    );
\cdc_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(15),
      Q => \^q\(15),
      R => '0'
    );
\cdc_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(16),
      Q => \^q\(16),
      R => '0'
    );
\cdc_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(17),
      Q => \^q\(17),
      R => '0'
    );
\cdc_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(18),
      Q => \^q\(18),
      R => '0'
    );
\cdc_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(19),
      Q => \^q\(19),
      R => '0'
    );
\cdc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(1),
      Q => \^q\(1),
      R => '0'
    );
\cdc_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(20),
      Q => \^q\(20),
      R => '0'
    );
\cdc_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(21),
      Q => \^q\(21),
      R => '0'
    );
\cdc_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(22),
      Q => \^q\(22),
      R => '0'
    );
\cdc_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(23),
      Q => \^q\(23),
      R => '0'
    );
\cdc_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(24),
      Q => \^q\(24),
      R => '0'
    );
\cdc_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(25),
      Q => \^q\(25),
      R => '0'
    );
\cdc_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(26),
      Q => \^q\(26),
      R => '0'
    );
\cdc_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(27),
      Q => \^q\(27),
      R => '0'
    );
\cdc_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(28),
      Q => \^q\(28),
      R => '0'
    );
\cdc_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(29),
      Q => \^q\(29),
      R => '0'
    );
\cdc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(2),
      Q => \^q\(2),
      R => '0'
    );
\cdc_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(30),
      Q => \^q\(30),
      R => '0'
    );
\cdc_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(31),
      Q => \^q\(31),
      R => '0'
    );
\cdc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(3),
      Q => \^q\(3),
      R => '0'
    );
\cdc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(4),
      Q => \^q\(4),
      R => '0'
    );
\cdc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(5),
      Q => \^q\(5),
      R => '0'
    );
\cdc_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(6),
      Q => \^q\(6),
      R => '0'
    );
\cdc_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(7),
      Q => \^q\(7),
      R => '0'
    );
\cdc_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(8),
      Q => \^q\(8),
      R => '0'
    );
\cdc_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \ridx_ridx_bin_reg[0]\(9),
      Q => \^q\(9),
      R => '0'
    );
\q_last_count[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44415555"
    )
        port map (
      I0 => \q_last_count_reg[0]_0\(0),
      I1 => \q_last_count[0]_i_2_n_0\,
      I2 => \q_last_count[0]_i_3_n_0\,
      I3 => \^q\(12),
      I4 => \q_last_count_reg[2]_0\,
      O => \q_last_count_reg[0]\(0)
    );
\q_last_count[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040404"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(10),
      I4 => \^q\(11),
      I5 => \^q\(12),
      O => \q_last_count[0]_i_2_n_0\
    );
\q_last_count[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \^q\(11),
      I3 => \^q\(5),
      O => \q_last_count[0]_i_3_n_0\
    );
\q_last_count[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7DFD7FFF7DFD0"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \^q\(11),
      I3 => \^q\(5),
      I4 => \q_last_count[2]_i_3_n_0\,
      I5 => \^q\(12),
      O => \q_last_count_reg[1]\
    );
\q_last_count[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F330100010F01"
    )
        port map (
      I0 => \^q\(12),
      I1 => \q_last_count[2]_i_3_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(11),
      I4 => \^q\(9),
      I5 => \^q\(10),
      O => \q_last_count_reg[2]\
    );
\q_last_count[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      O => \q_last_count[2]_i_3_n_0\
    );
\q_last_count[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(11),
      I2 => \^q\(10),
      O => \q_last_count_reg[3]\
    );
\q_last_count[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      I2 => \^q\(9),
      O => \q_last_count_reg[4]\
    );
\shift[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(12),
      I2 => \_wide_T\(1),
      I3 => \^q\(16),
      I4 => \_wide_T\(0),
      I5 => \^q\(20),
      O => \^shift_reg[0]\
    );
\shift[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C20FFFF2C202C20"
    )
        port map (
      I0 => \shift[10]_i_2_n_0\,
      I1 => \_wide_T\(3),
      I2 => \_wide_T\(2),
      I3 => \^shift_reg[10]\,
      I4 => \state_reg[3]\,
      I5 => \^q\(10),
      O => \shift_reg[19]_0\(2)
    );
\shift[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(22),
      I2 => \_wide_T\(1),
      I3 => \^q\(26),
      I4 => \_wide_T\(0),
      I5 => \^q\(30),
      O => \shift[10]_i_2_n_0\
    );
\shift[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(6),
      I2 => \_wide_T\(1),
      I3 => \^q\(10),
      I4 => \_wide_T\(0),
      I5 => \^q\(14),
      O => \^shift_reg[10]\
    );
\shift[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0CFF0CAEAE0C0C"
    )
        port map (
      I0 => \^shift_reg[11]\,
      I1 => \^q\(11),
      I2 => \state_reg[3]\,
      I3 => \shift[11]_i_3_n_0\,
      I4 => \_wide_T\(3),
      I5 => \_wide_T\(2),
      O => \shift_reg[19]_0\(3)
    );
\shift[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(7),
      I2 => \_wide_T\(1),
      I3 => \^q\(11),
      I4 => \_wide_T\(0),
      I5 => \^q\(15),
      O => \^shift_reg[11]\
    );
\shift[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(23),
      I2 => \_wide_T\(1),
      I3 => \^q\(27),
      I4 => \_wide_T\(0),
      I5 => \^q\(31),
      O => \shift[11]_i_3_n_0\
    );
\shift[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(24),
      I2 => \_wide_T\(1),
      I3 => \_wide_T\(0),
      I4 => \^q\(28),
      O => \^shift_reg[12]\
    );
\shift[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(25),
      I2 => \_wide_T\(1),
      I3 => \_wide_T\(0),
      I4 => \^q\(29),
      O => \^shift_reg[13]\
    );
\shift[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(26),
      I2 => \_wide_T\(1),
      I3 => \_wide_T\(0),
      I4 => \^q\(30),
      O => \^shift_reg[14]\
    );
\shift[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(27),
      I2 => \_wide_T\(1),
      I3 => \_wide_T\(0),
      I4 => \^q\(31),
      O => \^shift_reg[15]\
    );
\shift[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFF0CAEAE0C0C"
    )
        port map (
      I0 => \^shift_reg[16]_0\,
      I1 => \^q\(16),
      I2 => \state_reg[3]\,
      I3 => \^shift_reg[16]\,
      I4 => \_wide_T\(3),
      I5 => \_wide_T\(2),
      O => \shift_reg[19]_0\(4)
    );
\shift[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \_wide_T\(0),
      I2 => \^q\(0),
      I3 => \_wide_T\(1),
      I4 => \_wide_T\(2),
      I5 => \^shift_reg[0]\,
      O => \^shift_reg[16]_0\
    );
\shift[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^q\(28),
      I1 => \_wide_T\(0),
      I2 => \^q\(24),
      I3 => \_wide_T\(1),
      O => \^shift_reg[16]\
    );
\shift[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFF0CAEAE0C0C"
    )
        port map (
      I0 => \^shift_reg[17]_0\,
      I1 => \^q\(17),
      I2 => \state_reg[3]\,
      I3 => \^shift_reg[17]\,
      I4 => \_wide_T\(3),
      I5 => \_wide_T\(2),
      O => \shift_reg[19]_0\(5)
    );
\shift[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \_wide_T\(0),
      I2 => \^q\(1),
      I3 => \_wide_T\(1),
      I4 => \_wide_T\(2),
      I5 => \^shift_reg[1]\,
      O => \^shift_reg[17]_0\
    );
\shift[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^q\(29),
      I1 => \_wide_T\(0),
      I2 => \^q\(25),
      I3 => \_wide_T\(1),
      O => \^shift_reg[17]\
    );
\shift[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA0ACA0FFFFACA0"
    )
        port map (
      I0 => \^shift_reg[18]_0\,
      I1 => \^shift_reg[18]\,
      I2 => \_wide_T\(3),
      I3 => \_wide_T\(2),
      I4 => \^q\(18),
      I5 => \state_reg[3]\,
      O => \shift_reg[19]_0\(6)
    );
\shift[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \_wide_T\(0),
      I2 => \^q\(2),
      I3 => \_wide_T\(1),
      I4 => \_wide_T\(2),
      I5 => \^shift_reg[2]\,
      O => \^shift_reg[18]_0\
    );
\shift[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^q\(30),
      I1 => \_wide_T\(0),
      I2 => \^q\(26),
      I3 => \_wide_T\(1),
      O => \^shift_reg[18]\
    );
\shift[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFF0CAEAE0C0C"
    )
        port map (
      I0 => \^shift_reg[19]_1\,
      I1 => \^q\(19),
      I2 => \state_reg[3]\,
      I3 => \^shift_reg[19]\,
      I4 => \_wide_T\(3),
      I5 => \_wide_T\(2),
      O => \shift_reg[19]_0\(7)
    );
\shift[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \_wide_T\(0),
      I2 => \^q\(3),
      I3 => \_wide_T\(1),
      I4 => \_wide_T\(2),
      I5 => \^shift_reg[3]\,
      O => \^shift_reg[19]_1\
    );
\shift[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^q\(31),
      I1 => \_wide_T\(0),
      I2 => \^q\(27),
      I3 => \_wide_T\(1),
      O => \^shift_reg[19]\
    );
\shift[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(13),
      I2 => \_wide_T\(1),
      I3 => \^q\(17),
      I4 => \_wide_T\(0),
      I5 => \^q\(21),
      O => \^shift_reg[1]\
    );
\shift[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \shift[20]_i_4_n_0\,
      I1 => \_wide_T\(2),
      I2 => \^shift_reg[20]_0\,
      O => \shift_reg[20]\
    );
\shift[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(0),
      I1 => \_wide_T\(1),
      I2 => \^q\(4),
      I3 => \_wide_T\(0),
      I4 => \^q\(8),
      O => \shift[20]_i_4_n_0\
    );
\shift[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(16),
      I2 => \_wide_T\(1),
      I3 => \^q\(20),
      I4 => \_wide_T\(0),
      I5 => \^q\(24),
      O => \^shift_reg[20]_0\
    );
\shift[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \shift[21]_i_4_n_0\,
      I1 => \_wide_T\(2),
      I2 => \^shift_reg[21]_0\,
      O => \shift_reg[21]\
    );
\shift[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(1),
      I1 => \_wide_T\(1),
      I2 => \^q\(5),
      I3 => \_wide_T\(0),
      I4 => \^q\(9),
      O => \shift[21]_i_4_n_0\
    );
\shift[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(17),
      I2 => \_wide_T\(1),
      I3 => \^q\(21),
      I4 => \_wide_T\(0),
      I5 => \^q\(25),
      O => \^shift_reg[21]_0\
    );
\shift[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \shift[22]_i_4_n_0\,
      I1 => \_wide_T\(2),
      I2 => \^shift_reg[22]_0\,
      O => \shift_reg[22]\
    );
\shift[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(2),
      I1 => \_wide_T\(1),
      I2 => \^q\(6),
      I3 => \_wide_T\(0),
      I4 => \^q\(10),
      O => \shift[22]_i_4_n_0\
    );
\shift[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(18),
      I2 => \_wide_T\(1),
      I3 => \^q\(22),
      I4 => \_wide_T\(0),
      I5 => \^q\(26),
      O => \^shift_reg[22]_0\
    );
\shift[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \shift[23]_i_5_n_0\,
      I1 => \_wide_T\(2),
      I2 => \^shift_reg[23]_0\,
      O => \shift_reg[23]\
    );
\shift[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(3),
      I1 => \_wide_T\(1),
      I2 => \^q\(7),
      I3 => \_wide_T\(0),
      I4 => \^q\(11),
      O => \shift[23]_i_5_n_0\
    );
\shift[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(19),
      I2 => \_wide_T\(1),
      I3 => \^q\(23),
      I4 => \_wide_T\(0),
      I5 => \^q\(27),
      O => \^shift_reg[23]_0\
    );
\shift[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^shift_reg[8]\,
      I1 => \_wide_T\(2),
      I2 => \shift[8]_i_3_n_0\,
      O => \shift_reg[24]\
    );
\shift[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^shift_reg[9]\,
      I1 => \_wide_T\(2),
      I2 => \shift[9]_i_3_n_0\,
      O => \shift_reg[25]\
    );
\shift[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^shift_reg[10]\,
      I1 => \_wide_T\(2),
      I2 => \shift[10]_i_2_n_0\,
      O => \shift_reg[26]\
    );
\shift[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^shift_reg[11]\,
      I1 => \_wide_T\(2),
      I2 => \shift[11]_i_3_n_0\,
      O => \shift_reg[27]\
    );
\shift[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cam_a_0_bits_data_reg[60]_0\,
      I1 => \_wide_T\(2),
      I2 => \^shift_reg[12]\,
      O => \^cam_a_0_bits_data_reg[60]\
    );
\shift[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(8),
      I2 => \_wide_T\(1),
      I3 => \^q\(12),
      I4 => \_wide_T\(0),
      I5 => \^q\(16),
      O => \^cam_a_0_bits_data_reg[60]_0\
    );
\shift[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cam_a_0_bits_data_reg[61]_0\,
      I1 => \_wide_T\(2),
      I2 => \^shift_reg[13]\,
      O => \^cam_a_0_bits_data_reg[61]\
    );
\shift[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(9),
      I2 => \_wide_T\(1),
      I3 => \^q\(13),
      I4 => \_wide_T\(0),
      I5 => \^q\(17),
      O => \^cam_a_0_bits_data_reg[61]_0\
    );
\shift[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(14),
      I2 => \_wide_T\(1),
      I3 => \^q\(18),
      I4 => \_wide_T\(0),
      I5 => \^q\(22),
      O => \^shift_reg[2]\
    );
\shift[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cam_a_0_bits_data_reg[62]_0\,
      I1 => \_wide_T\(2),
      I2 => \^shift_reg[14]\,
      O => \^cam_a_0_bits_data_reg[62]\
    );
\shift[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(10),
      I2 => \_wide_T\(1),
      I3 => \^q\(14),
      I4 => \_wide_T\(0),
      I5 => \^q\(18),
      O => \^cam_a_0_bits_data_reg[62]_0\
    );
\shift[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cam_a_0_bits_data_reg[63]_0\,
      I1 => \_wide_T\(2),
      I2 => \^shift_reg[15]\,
      O => \^cam_a_0_bits_data_reg[63]\
    );
\shift[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(11),
      I2 => \_wide_T\(1),
      I3 => \^q\(15),
      I4 => \_wide_T\(0),
      I5 => \^q\(19),
      O => \^cam_a_0_bits_data_reg[63]_0\
    );
\shift[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(15),
      I2 => \_wide_T\(1),
      I3 => \^q\(19),
      I4 => \_wide_T\(0),
      I5 => \^q\(23),
      O => \^shift_reg[3]\
    );
\shift[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0CFF0CAEAE0C0C"
    )
        port map (
      I0 => \^shift_reg[8]\,
      I1 => \^q\(8),
      I2 => \state_reg[3]\,
      I3 => \shift[8]_i_3_n_0\,
      I4 => \_wide_T\(3),
      I5 => \_wide_T\(2),
      O => \shift_reg[19]_0\(0)
    );
\shift[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \_wide_T\(1),
      I3 => \^q\(8),
      I4 => \_wide_T\(0),
      I5 => \^q\(12),
      O => \^shift_reg[8]\
    );
\shift[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(20),
      I2 => \_wide_T\(1),
      I3 => \^q\(24),
      I4 => \_wide_T\(0),
      I5 => \^q\(28),
      O => \shift[8]_i_3_n_0\
    );
\shift[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0CFF0CAEAE0C0C"
    )
        port map (
      I0 => \^shift_reg[9]\,
      I1 => \^q\(9),
      I2 => \state_reg[3]\,
      I3 => \shift[9]_i_3_n_0\,
      I4 => \_wide_T\(3),
      I5 => \_wide_T\(2),
      O => \shift_reg[19]_0\(1)
    );
\shift[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => \_wide_T\(1),
      I3 => \^q\(9),
      I4 => \_wide_T\(0),
      I5 => \^q\(13),
      O => \^shift_reg[9]\
    );
\shift[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(21),
      I2 => \_wide_T\(1),
      I3 => \^q\(25),
      I4 => \_wide_T\(0),
      I5 => \^q\(29),
      O => \shift[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_HellaFlowQueue is
  port (
    \hqe/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqe/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    maybe_full_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    ready_reg_reg : in STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    \_GEN_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \b2c_data_concat_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    b2c_data_valid : in STD_LOGIC;
    \first_count_reg[0]\ : in STD_LOGIC;
    \format_r_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_HellaFlowQueue : entity is "FPGA_HellaFlowQueue";
end meisha_chiplink_master_0_1_FPGA_HellaFlowQueue;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_HellaFlowQueue is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_enq_ptr_wrap_value_T_1__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_wrap_value_T_1__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal deq_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^hqe/fq/ram/ram_ext/ram_reg_0\ : STD_LOGIC;
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__15_n_0\ : STD_LOGIC;
  signal \^maybe_full_reg_0\ : STD_LOGIC;
  signal ram_R0_addr : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal ram_out_valid : STD_LOGIC;
  signal \ram_out_valid_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_3__3_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_4__3_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_5__2_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_6__2_n_0\ : STD_LOGIC;
  signal ram_reg_i_10_n_0 : STD_LOGIC;
  signal ram_reg_i_12_n_0 : STD_LOGIC;
  signal ram_reg_i_13_n_0 : STD_LOGIC;
  signal ram_reg_i_14_n_0 : STD_LOGIC;
  signal \ram_reg_i_15__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_16_n_0 : STD_LOGIC;
  signal \ram_reg_i_19__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_20__2_n_0\ : STD_LOGIC;
  signal ram_reg_i_8_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr[1]_i_1__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \deq_ptr[2]_i_1__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \deq_ptr[3]_i_1__1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \deq_ptr[4]_i_2__1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \enq_ptr[1]_i_1__3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \enq_ptr[2]_i_1__3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \enq_ptr[3]_i_1__3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \enq_ptr[4]_i_1__3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ram_out_valid_i_5__2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ram_reg_i_15__3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of ram_reg_i_17 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ram_reg_i_18__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \ram_reg_i_19__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \ram_reg_i_9__0\ : label is "soft_lutpair191";
begin
  E(0) <= \^e\(0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  \hqe/fq/ram/ram_ext/ram_reg_0\ <= \^hqe/fq/ram/ram_ext/ram_reg_0\;
  maybe_full_reg_0 <= \^maybe_full_reg_0\;
\deq_ptr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_reg(0),
      O => \_wrap_value_T_1__3\(0)
    );
\deq_ptr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_reg(0),
      I1 => deq_ptr_reg(1),
      O => \_wrap_value_T_1__3\(1)
    );
\deq_ptr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_reg(2),
      I1 => deq_ptr_reg(1),
      I2 => deq_ptr_reg(0),
      O => \_wrap_value_T_1__3\(2)
    );
\deq_ptr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_reg(3),
      I1 => deq_ptr_reg(0),
      I2 => deq_ptr_reg(1),
      I3 => deq_ptr_reg(2),
      O => \_wrap_value_T_1__3\(3)
    );
\deq_ptr[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_reg(4),
      I1 => deq_ptr_reg(2),
      I2 => deq_ptr_reg(1),
      I3 => deq_ptr_reg(0),
      I4 => deq_ptr_reg(3),
      O => \_wrap_value_T_1__3\(4)
    );
\deq_ptr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001000000001001"
    )
        port map (
      I0 => maybe_full,
      I1 => \ram_reg_i_20__2_n_0\,
      I2 => deq_ptr_reg(4),
      I3 => \^q\(4),
      I4 => deq_ptr_reg(0),
      I5 => \^q\(0),
      O => \^maybe_full_reg_0\
    );
\deq_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => maybe_full_reg_3(0),
      D => \_wrap_value_T_1__3\(0),
      Q => deq_ptr_reg(0),
      R => rx_reset
    );
\deq_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => maybe_full_reg_3(0),
      D => \_wrap_value_T_1__3\(1),
      Q => deq_ptr_reg(1),
      R => rx_reset
    );
\deq_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => maybe_full_reg_3(0),
      D => \_wrap_value_T_1__3\(2),
      Q => deq_ptr_reg(2),
      R => rx_reset
    );
\deq_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => maybe_full_reg_3(0),
      D => \_wrap_value_T_1__3\(3),
      Q => deq_ptr_reg(3),
      R => rx_reset
    );
\deq_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => maybe_full_reg_3(0),
      D => \_wrap_value_T_1__3\(4),
      Q => deq_ptr_reg(4),
      R => rx_reset
    );
\enq_ptr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \_enq_ptr_wrap_value_T_1__3\(0)
    );
\enq_ptr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \_enq_ptr_wrap_value_T_1__3\(1)
    );
\enq_ptr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \_enq_ptr_wrap_value_T_1__3\(2)
    );
\enq_ptr[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \_enq_ptr_wrap_value_T_1__3\(3)
    );
\enq_ptr[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \_enq_ptr_wrap_value_T_1__3\(4)
    );
\enq_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__3\(0),
      Q => \^q\(0),
      R => rx_reset
    );
\enq_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__3\(1),
      Q => \^q\(1),
      R => rx_reset
    );
\enq_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__3\(2),
      Q => \^q\(2),
      R => rx_reset
    );
\enq_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__3\(3),
      Q => \^q\(3),
      R => rx_reset
    );
\enq_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__3\(4),
      Q => \^q\(4),
      R => rx_reset
    );
\maybe_full_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDD0"
    )
        port map (
      I0 => maybe_full_reg_1,
      I1 => \^maybe_full_reg_0\,
      I2 => \^e\(0),
      I3 => maybe_full,
      O => \maybe_full_i_1__15_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \maybe_full_i_1__15_n_0\,
      Q => maybe_full,
      R => rx_reset
    );
\ram_out_valid_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545555554554554"
    )
        port map (
      I0 => ready_reg_reg,
      I1 => \ram_out_valid_i_3__3_n_0\,
      I2 => \ram_out_valid_i_4__3_n_0\,
      I3 => \^q\(3),
      I4 => deq_ptr_reg(3),
      I5 => \ram_out_valid_i_5__2_n_0\,
      O => \ram_out_valid_i_1__3_n_0\
    );
\ram_out_valid_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDFC"
    )
        port map (
      I0 => ram_out_valid,
      I1 => \ram_out_valid_i_6__2_n_0\,
      I2 => maybe_full,
      I3 => \ram_reg_i_15__3_n_0\,
      O => \ram_out_valid_i_3__3_n_0\
    );
\ram_out_valid_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2FFFF000022B2"
    )
        port map (
      I0 => deq_ptr_reg(1),
      I1 => \^q\(1),
      I2 => deq_ptr_reg(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => deq_ptr_reg(2),
      O => \ram_out_valid_i_4__3_n_0\
    );
\ram_out_valid_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => deq_ptr_reg(4),
      O => \ram_out_valid_i_5__2_n_0\
    );
\ram_out_valid_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF2DFFDFDDF2FF2"
    )
        port map (
      I0 => deq_ptr_reg(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => deq_ptr_reg(2),
      I4 => deq_ptr_reg(1),
      I5 => \^q\(1),
      O => \ram_out_valid_i_6__2_n_0\
    );
ram_out_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \ram_out_valid_i_1__3_n_0\,
      Q => ram_out_valid,
      R => '0'
    );
ram_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_R0_addr(4),
      I1 => \ram_out_valid_i_1__3_n_0\,
      I2 => ram_reg_i_8_n_0,
      O => \hqe/fq/ram/ram_ext/ram_reg\(4)
    );
ram_reg_i_10: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__3_n_0\,
      D => ram_R0_addr(3),
      Q => ram_reg_i_10_n_0,
      R => '0'
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => ram_reg_i_16_n_0,
      I1 => \^maybe_full_reg_0\,
      I2 => ram_out_valid,
      O => \^hqe/fq/ram/ram_ext/ram_reg_0\
    );
ram_reg_i_12: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__3_n_0\,
      D => ram_R0_addr(2),
      Q => ram_reg_i_12_n_0,
      R => '0'
    );
ram_reg_i_13: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__3_n_0\,
      D => ram_R0_addr(1),
      Q => ram_reg_i_13_n_0,
      R => '0'
    );
ram_reg_i_14: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__3_n_0\,
      D => \ram_reg_i_19__0_n_0\,
      Q => ram_reg_i_14_n_0,
      R => '0'
    );
\ram_reg_i_15__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => deq_ptr_reg(0),
      I2 => \^q\(4),
      I3 => deq_ptr_reg(4),
      I4 => \ram_reg_i_20__2_n_0\,
      O => \ram_reg_i_15__3_n_0\
    );
ram_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEFFFFFFFEFFF"
    )
        port map (
      I0 => \_GEN_9\(1),
      I1 => \_GEN_9\(0),
      I2 => \b2c_data_concat_reg[2]\(0),
      I3 => b2c_data_valid,
      I4 => \first_count_reg[0]\,
      I5 => \format_r_reg[2]\(0),
      O => ram_reg_i_16_n_0
    );
ram_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CCC"
    )
        port map (
      I0 => \^hqe/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(2),
      I2 => deq_ptr_reg(1),
      I3 => deq_ptr_reg(0),
      O => ram_R0_addr(2)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^hqe/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(0),
      I2 => deq_ptr_reg(1),
      O => ram_R0_addr(1)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => deq_ptr_reg(0),
      I1 => \^hqe/fq/ram/ram_ext/ram_reg_0\,
      O => \ram_reg_i_19__0_n_0\
    );
ram_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_R0_addr(3),
      I1 => \ram_out_valid_i_1__3_n_0\,
      I2 => ram_reg_i_10_n_0,
      O => \hqe/fq/ram/ram_ext/ram_reg\(3)
    );
\ram_reg_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => deq_ptr_reg(3),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => deq_ptr_reg(2),
      I4 => \^q\(1),
      I5 => deq_ptr_reg(1),
      O => \ram_reg_i_20__2_n_0\
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCFFFF9CCC0000"
    )
        port map (
      I0 => \^hqe/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(2),
      I2 => deq_ptr_reg(1),
      I3 => deq_ptr_reg(0),
      I4 => \ram_out_valid_i_1__3_n_0\,
      I5 => ram_reg_i_12_n_0,
      O => \hqe/fq/ram/ram_ext/ram_reg\(2)
    );
ram_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4FFB400"
    )
        port map (
      I0 => \^hqe/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(0),
      I2 => deq_ptr_reg(1),
      I3 => \ram_out_valid_i_1__3_n_0\,
      I4 => ram_reg_i_13_n_0,
      O => \hqe/fq/ram/ram_ext/ram_reg\(1)
    );
ram_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => deq_ptr_reg(0),
      I1 => \^hqe/fq/ram/ram_ext/ram_reg_0\,
      I2 => \ram_out_valid_i_1__3_n_0\,
      I3 => ram_reg_i_14_n_0,
      O => \hqe/fq/ram/ram_ext/ram_reg\(0)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0070"
    )
        port map (
      I0 => ready_reg,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg_2,
      I3 => maybe_full,
      I4 => \ram_reg_i_15__3_n_0\,
      I5 => ram_reg_i_16_n_0,
      O => \^e\(0)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCCCCCCCCCCCCC"
    )
        port map (
      I0 => \^hqe/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(4),
      I2 => deq_ptr_reg(2),
      I3 => deq_ptr_reg(1),
      I4 => deq_ptr_reg(0),
      I5 => deq_ptr_reg(3),
      O => ram_R0_addr(4)
    );
ram_reg_i_8: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__3_n_0\,
      D => ram_R0_addr(4),
      Q => ram_reg_i_8_n_0,
      R => '0'
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CCCCCCC"
    )
        port map (
      I0 => \^hqe/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(3),
      I2 => deq_ptr_reg(0),
      I3 => deq_ptr_reg(1),
      I4 => deq_ptr_reg(2),
      O => ram_R0_addr(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_107 is
  port (
    \hqd/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    ready_reg_reg : in STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC;
    \format_r_reg[2]\ : in STD_LOGIC;
    \_GEN_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ready_reg : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC;
    \b2c_data_concat_reg[15]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \format_r_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    b2c_data_valid : in STD_LOGIC;
    \first_count_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    maybe_full_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_107 : entity is "FPGA_HellaFlowQueue";
end meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_107;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_107 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_enq_ptr_wrap_value_T_1__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_wrap_value_T_1__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal deq_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^enq_ptr_reg[0]_0\ : STD_LOGIC;
  signal \^hqd/fq/ram/ram_ext/ram_reg_0\ : STD_LOGIC;
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__17_n_0\ : STD_LOGIC;
  signal ram_R0_addr : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal ram_out_valid : STD_LOGIC;
  signal \ram_out_valid_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_5__3_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_6__1_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_7__2_n_0\ : STD_LOGIC;
  signal \^ram_reg[3]\ : STD_LOGIC;
  signal ram_reg_i_10_n_0 : STD_LOGIC;
  signal ram_reg_i_12_n_0 : STD_LOGIC;
  signal ram_reg_i_13_n_0 : STD_LOGIC;
  signal ram_reg_i_14_n_0 : STD_LOGIC;
  signal \ram_reg_i_15__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_16__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_19__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_20__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_8_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr[1]_i_1__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \deq_ptr[2]_i_1__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \deq_ptr[3]_i_1__2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \deq_ptr[4]_i_2__2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \enq_ptr[1]_i_1__2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \enq_ptr[2]_i_1__2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \enq_ptr[3]_i_1__2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \enq_ptr[4]_i_1__2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \ram[10]_i_1__2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ram[11]_i_1__2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ram[12]_i_1__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ram[13]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ram[14]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ram[15]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ram[3]_i_1__2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ram[4]_i_1__2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ram[5]_i_1__2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ram[9]_i_1__2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ram_out_valid_i_7__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ram_reg_i_15__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ram_reg_i_17__2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ram_reg_i_18__3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ram_reg_i_19__3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ram_reg_i_9__3\ : label is "soft_lutpair178";
begin
  E(0) <= \^e\(0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  \enq_ptr_reg[0]_0\ <= \^enq_ptr_reg[0]_0\;
  \hqd/fq/ram/ram_ext/ram_reg_0\ <= \^hqd/fq/ram/ram_ext/ram_reg_0\;
  \ram_reg[3]\ <= \^ram_reg[3]\;
\deq_ptr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_reg(0),
      O => \_wrap_value_T_1__2\(0)
    );
\deq_ptr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_reg(0),
      I1 => deq_ptr_reg(1),
      O => \_wrap_value_T_1__2\(1)
    );
\deq_ptr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_reg(2),
      I1 => deq_ptr_reg(1),
      I2 => deq_ptr_reg(0),
      O => \_wrap_value_T_1__2\(2)
    );
\deq_ptr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_reg(3),
      I1 => deq_ptr_reg(0),
      I2 => deq_ptr_reg(1),
      I3 => deq_ptr_reg(2),
      O => \_wrap_value_T_1__2\(3)
    );
\deq_ptr[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_reg(4),
      I1 => deq_ptr_reg(2),
      I2 => deq_ptr_reg(1),
      I3 => deq_ptr_reg(0),
      I4 => deq_ptr_reg(3),
      O => \_wrap_value_T_1__2\(4)
    );
\deq_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => maybe_full_reg_2(0),
      D => \_wrap_value_T_1__2\(0),
      Q => deq_ptr_reg(0),
      R => rx_reset
    );
\deq_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => maybe_full_reg_2(0),
      D => \_wrap_value_T_1__2\(1),
      Q => deq_ptr_reg(1),
      R => rx_reset
    );
\deq_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => maybe_full_reg_2(0),
      D => \_wrap_value_T_1__2\(2),
      Q => deq_ptr_reg(2),
      R => rx_reset
    );
\deq_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => maybe_full_reg_2(0),
      D => \_wrap_value_T_1__2\(3),
      Q => deq_ptr_reg(3),
      R => rx_reset
    );
\deq_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => maybe_full_reg_2(0),
      D => \_wrap_value_T_1__2\(4),
      Q => deq_ptr_reg(4),
      R => rx_reset
    );
\enq_ptr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \_enq_ptr_wrap_value_T_1__2\(0)
    );
\enq_ptr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \_enq_ptr_wrap_value_T_1__2\(1)
    );
\enq_ptr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \_enq_ptr_wrap_value_T_1__2\(2)
    );
\enq_ptr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \_enq_ptr_wrap_value_T_1__2\(3)
    );
\enq_ptr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \_enq_ptr_wrap_value_T_1__2\(4)
    );
\enq_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__2\(0),
      Q => \^q\(0),
      R => rx_reset
    );
\enq_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__2\(1),
      Q => \^q\(1),
      R => rx_reset
    );
\enq_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__2\(2),
      Q => \^q\(2),
      R => rx_reset
    );
\enq_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__2\(3),
      Q => \^q\(3),
      R => rx_reset
    );
\enq_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__2\(4),
      Q => \^q\(4),
      R => rx_reset
    );
\maybe_full_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDD0"
    )
        port map (
      I0 => maybe_full_reg_0,
      I1 => \^ram_reg[3]\,
      I2 => \^e\(0),
      I3 => maybe_full,
      O => \maybe_full_i_1__17_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \maybe_full_i_1__17_n_0\,
      Q => maybe_full,
      R => rx_reset
    );
\ram[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[15]\(6),
      I1 => \^ram_reg[3]\,
      I2 => \hqd/fq/ram/ram_ext/ram_reg_1\(4),
      O => D(4)
    );
\ram[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[15]\(7),
      I1 => \^ram_reg[3]\,
      I2 => \hqd/fq/ram/ram_ext/ram_reg_1\(5),
      O => D(5)
    );
\ram[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[15]\(8),
      I1 => \^ram_reg[3]\,
      I2 => \hqd/fq/ram/ram_ext/ram_reg_1\(6),
      O => D(6)
    );
\ram[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[15]\(9),
      I1 => \^ram_reg[3]\,
      I2 => \hqd/fq/ram/ram_ext/ram_reg_1\(7),
      O => D(7)
    );
\ram[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[15]\(10),
      I1 => \^ram_reg[3]\,
      I2 => \hqd/fq/ram/ram_ext/ram_reg_1\(8),
      O => D(8)
    );
\ram[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[15]\(11),
      I1 => \^ram_reg[3]\,
      I2 => \hqd/fq/ram/ram_ext/ram_reg_1\(9),
      O => D(9)
    );
\ram[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041000000000041"
    )
        port map (
      I0 => maybe_full,
      I1 => deq_ptr_reg(4),
      I2 => \^q\(4),
      I3 => \ram_reg_i_20__1_n_0\,
      I4 => \^q\(3),
      I5 => deq_ptr_reg(3),
      O => \^ram_reg[3]\
    );
\ram[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[15]\(2),
      I1 => \^ram_reg[3]\,
      I2 => \hqd/fq/ram/ram_ext/ram_reg_1\(0),
      O => D(0)
    );
\ram[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[15]\(3),
      I1 => \^ram_reg[3]\,
      I2 => \hqd/fq/ram/ram_ext/ram_reg_1\(1),
      O => D(1)
    );
\ram[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[15]\(4),
      I1 => \^ram_reg[3]\,
      I2 => \hqd/fq/ram/ram_ext/ram_reg_1\(2),
      O => D(2)
    );
\ram[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[15]\(5),
      I1 => \^ram_reg[3]\,
      I2 => \hqd/fq/ram/ram_ext/ram_reg_1\(3),
      O => D(3)
    );
\ram_out_valid_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4554454554544554"
    )
        port map (
      I0 => ready_reg_reg,
      I1 => \ram_out_valid_i_3__2_n_0\,
      I2 => \ram_out_valid_i_4__2_n_0\,
      I3 => deq_ptr_reg(3),
      I4 => \^q\(3),
      I5 => \ram_out_valid_i_5__3_n_0\,
      O => \ram_out_valid_i_1__2_n_0\
    );
\ram_out_valid_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF74FFFFFFFFFF74"
    )
        port map (
      I0 => ram_out_valid,
      I1 => \ram_reg_i_15__2_n_0\,
      I2 => maybe_full,
      I3 => \ram_out_valid_i_6__1_n_0\,
      I4 => \ram_out_valid_i_7__2_n_0\,
      I5 => \ram_out_valid_i_5__3_n_0\,
      O => \ram_out_valid_i_3__2_n_0\
    );
\ram_out_valid_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => deq_ptr_reg(4),
      O => \ram_out_valid_i_4__2_n_0\
    );
\ram_out_valid_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02FFFF00002F02"
    )
        port map (
      I0 => deq_ptr_reg(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => deq_ptr_reg(1),
      I4 => \^q\(2),
      I5 => deq_ptr_reg(2),
      O => \ram_out_valid_i_5__3_n_0\
    );
\ram_out_valid_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66FF6F96F6FF6"
    )
        port map (
      I0 => \^q\(2),
      I1 => deq_ptr_reg(2),
      I2 => \^q\(1),
      I3 => deq_ptr_reg(1),
      I4 => deq_ptr_reg(0),
      I5 => \^q\(0),
      O => \ram_out_valid_i_6__1_n_0\
    );
\ram_out_valid_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => deq_ptr_reg(3),
      O => \ram_out_valid_i_7__2_n_0\
    );
ram_out_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \ram_out_valid_i_1__2_n_0\,
      Q => ram_out_valid,
      R => '0'
    );
ram_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_R0_addr(4),
      I1 => \ram_out_valid_i_1__2_n_0\,
      I2 => ram_reg_i_8_n_0,
      O => \hqd/fq/ram/ram_ext/ram_reg\(4)
    );
ram_reg_i_10: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__2_n_0\,
      D => ram_R0_addr(3),
      Q => ram_reg_i_10_n_0,
      R => '0'
    );
\ram_reg_i_11__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF00BFFF"
    )
        port map (
      I0 => \format_r_reg[2]\,
      I1 => \_GEN_9\(1),
      I2 => \_GEN_9\(0),
      I3 => \^ram_reg[3]\,
      I4 => ram_out_valid,
      O => \^hqd/fq/ram/ram_ext/ram_reg_0\
    );
ram_reg_i_12: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__2_n_0\,
      D => ram_R0_addr(2),
      Q => ram_reg_i_12_n_0,
      R => '0'
    );
ram_reg_i_13: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__2_n_0\,
      D => ram_R0_addr(1),
      Q => ram_reg_i_13_n_0,
      R => '0'
    );
ram_reg_i_14: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__2_n_0\,
      D => \ram_reg_i_19__3_n_0\,
      Q => ram_reg_i_14_n_0,
      R => '0'
    );
\ram_reg_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => deq_ptr_reg(3),
      I1 => \^q\(3),
      I2 => \ram_reg_i_20__1_n_0\,
      I3 => \^q\(4),
      I4 => deq_ptr_reg(4),
      O => \ram_reg_i_15__2_n_0\
    );
\ram_reg_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFFAFFBFBFFFFF"
    )
        port map (
      I0 => \format_r_reg[2]\,
      I1 => \b2c_data_concat_reg[15]\(1),
      I2 => \^enq_ptr_reg[0]_0\,
      I3 => \format_r_reg[1]\(1),
      I4 => \b2c_data_concat_reg[15]\(0),
      I5 => \format_r_reg[1]\(0),
      O => \ram_reg_i_16__3_n_0\
    );
\ram_reg_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CCC"
    )
        port map (
      I0 => \^hqd/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(2),
      I2 => deq_ptr_reg(1),
      I3 => deq_ptr_reg(0),
      O => ram_R0_addr(2)
    );
\ram_reg_i_18__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^hqd/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(0),
      I2 => deq_ptr_reg(1),
      O => ram_R0_addr(1)
    );
\ram_reg_i_19__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => deq_ptr_reg(0),
      I1 => \^hqd/fq/ram/ram_ext/ram_reg_0\,
      O => \ram_reg_i_19__3_n_0\
    );
ram_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_R0_addr(3),
      I1 => \ram_out_valid_i_1__2_n_0\,
      I2 => ram_reg_i_10_n_0,
      O => \hqd/fq/ram/ram_ext/ram_reg\(3)
    );
\ram_reg_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => deq_ptr_reg(1),
      I2 => \^q\(2),
      I3 => deq_ptr_reg(2),
      I4 => deq_ptr_reg(0),
      I5 => \^q\(0),
      O => \ram_reg_i_20__1_n_0\
    );
ram_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => b2c_data_valid,
      I1 => \first_count_reg[4]\(3),
      I2 => \first_count_reg[4]\(4),
      I3 => \first_count_reg[4]\(2),
      I4 => \first_count_reg[4]\(1),
      I5 => \first_count_reg[4]\(0),
      O => \^enq_ptr_reg[0]_0\
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCFFFF9CCC0000"
    )
        port map (
      I0 => \^hqd/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(2),
      I2 => deq_ptr_reg(1),
      I3 => deq_ptr_reg(0),
      I4 => \ram_out_valid_i_1__2_n_0\,
      I5 => ram_reg_i_12_n_0,
      O => \hqd/fq/ram/ram_ext/ram_reg\(2)
    );
ram_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4FFB400"
    )
        port map (
      I0 => \^hqd/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(0),
      I2 => deq_ptr_reg(1),
      I3 => \ram_out_valid_i_1__2_n_0\,
      I4 => ram_reg_i_13_n_0,
      O => \hqd/fq/ram/ram_ext/ram_reg\(1)
    );
ram_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => deq_ptr_reg(0),
      I1 => \^hqd/fq/ram/ram_ext/ram_reg_0\,
      I2 => \ram_out_valid_i_1__2_n_0\,
      I3 => ram_reg_i_14_n_0,
      O => \hqd/fq/ram/ram_ext/ram_reg\(0)
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0070"
    )
        port map (
      I0 => ready_reg,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg_1,
      I3 => maybe_full,
      I4 => \ram_reg_i_15__2_n_0\,
      I5 => \ram_reg_i_16__3_n_0\,
      O => \^e\(0)
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCCCCCCCCCCCCC"
    )
        port map (
      I0 => \^hqd/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(4),
      I2 => deq_ptr_reg(2),
      I3 => deq_ptr_reg(1),
      I4 => deq_ptr_reg(0),
      I5 => deq_ptr_reg(3),
      O => ram_R0_addr(4)
    );
ram_reg_i_8: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__2_n_0\,
      D => ram_R0_addr(4),
      Q => ram_reg_i_8_n_0,
      R => '0'
    );
\ram_reg_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CCCCCCC"
    )
        port map (
      I0 => \^hqd/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(3),
      I2 => deq_ptr_reg(0),
      I3 => deq_ptr_reg(1),
      I4 => deq_ptr_reg(2),
      O => ram_R0_addr(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_109 is
  port (
    \hqc/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqc/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]_0\ : out STD_LOGIC;
    \_GEN_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \format_r_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    ready_reg_reg : in STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    \b2c_data_concat_reg[31]\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    b2c_data_valid_reg : in STD_LOGIC;
    \format_r_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    b2c_data_valid : in STD_LOGIC;
    \first_count_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_R0_data_0 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_109 : entity is "FPGA_HellaFlowQueue";
end meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_109;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_109 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^_gen_9\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \_enq_ptr_wrap_value_T_1__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_wrap_value_T_1__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal deq_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^enq_ptr_reg[0]_0\ : STD_LOGIC;
  signal \^format_r_reg[1]\ : STD_LOGIC;
  signal \^hqc/fq/ram/ram_ext/ram_reg_0\ : STD_LOGIC;
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__1_n_0\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal ram_R0_addr : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal ram_out_valid : STD_LOGIC;
  signal \ram_out_valid_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_5__1_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_8__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_10_n_0 : STD_LOGIC;
  signal ram_reg_i_12_n_0 : STD_LOGIC;
  signal ram_reg_i_13_n_0 : STD_LOGIC;
  signal ram_reg_i_14_n_0 : STD_LOGIC;
  signal \ram_reg_i_15__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_16__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_19__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_20__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_8_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr[1]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \deq_ptr[2]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \deq_ptr[3]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \deq_ptr[4]_i_2__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \enq_ptr[0]_i_1__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \enq_ptr[1]_i_1__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \enq_ptr[2]_i_1__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \enq_ptr[3]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \enq_ptr[4]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ram[10]_i_1__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ram[11]_i_1__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ram[12]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ram[16]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ram[17]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ram[18]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ram[19]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ram[20]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ram[21]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ram[22]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ram[23]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ram[24]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ram[25]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ram[26]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ram[27]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \ram[28]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \ram[29]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ram[30]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ram[3]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ram[4]_i_1__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ram[5]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ram[6]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ram[7]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ram[9]_i_1__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ram_reg_i_15__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ram_reg_i_17__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ram_reg_i_18__2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \ram_reg_i_19__2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \ram_reg_i_9__2\ : label is "soft_lutpair159";
begin
  E(0) <= \^e\(0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  \_GEN_9\(1 downto 0) <= \^_gen_9\(1 downto 0);
  \enq_ptr_reg[0]_0\ <= \^enq_ptr_reg[0]_0\;
  \format_r_reg[1]\ <= \^format_r_reg[1]\;
  \hqc/fq/ram/ram_ext/ram_reg_0\ <= \^hqc/fq/ram/ram_ext/ram_reg_0\;
\deq_ptr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_reg(0),
      O => \_wrap_value_T_1__1\(0)
    );
\deq_ptr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_reg(0),
      I1 => deq_ptr_reg(1),
      O => \_wrap_value_T_1__1\(1)
    );
\deq_ptr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_reg(2),
      I1 => deq_ptr_reg(1),
      I2 => deq_ptr_reg(0),
      O => \_wrap_value_T_1__1\(2)
    );
\deq_ptr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_reg(3),
      I1 => deq_ptr_reg(0),
      I2 => deq_ptr_reg(1),
      I3 => deq_ptr_reg(2),
      O => \_wrap_value_T_1__1\(3)
    );
\deq_ptr[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D5"
    )
        port map (
      I0 => maybe_full_reg_0,
      I1 => sink_valid_io_out,
      I2 => ready_reg,
      I3 => \^hqc/fq/ram/ram_ext/ram_reg_0\,
      I4 => \ram_out_valid_i_5__1_n_0\,
      O => p_2_in
    );
\deq_ptr[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_reg(4),
      I1 => deq_ptr_reg(2),
      I2 => deq_ptr_reg(1),
      I3 => deq_ptr_reg(0),
      I4 => deq_ptr_reg(3),
      O => \_wrap_value_T_1__1\(4)
    );
\deq_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => p_2_in,
      D => \_wrap_value_T_1__1\(0),
      Q => deq_ptr_reg(0),
      R => rx_reset
    );
\deq_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => p_2_in,
      D => \_wrap_value_T_1__1\(1),
      Q => deq_ptr_reg(1),
      R => rx_reset
    );
\deq_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => p_2_in,
      D => \_wrap_value_T_1__1\(2),
      Q => deq_ptr_reg(2),
      R => rx_reset
    );
\deq_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => p_2_in,
      D => \_wrap_value_T_1__1\(3),
      Q => deq_ptr_reg(3),
      R => rx_reset
    );
\deq_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => p_2_in,
      D => \_wrap_value_T_1__1\(4),
      Q => deq_ptr_reg(4),
      R => rx_reset
    );
\enq_ptr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \_enq_ptr_wrap_value_T_1__1\(0)
    );
\enq_ptr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \_enq_ptr_wrap_value_T_1__1\(1)
    );
\enq_ptr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \_enq_ptr_wrap_value_T_1__1\(2)
    );
\enq_ptr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \_enq_ptr_wrap_value_T_1__1\(3)
    );
\enq_ptr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \_enq_ptr_wrap_value_T_1__1\(4)
    );
\enq_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__1\(0),
      Q => \^q\(0),
      R => rx_reset
    );
\enq_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__1\(1),
      Q => \^q\(1),
      R => rx_reset
    );
\enq_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__1\(2),
      Q => \^q\(2),
      R => rx_reset
    );
\enq_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__1\(3),
      Q => \^q\(3),
      R => rx_reset
    );
\enq_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__1\(4),
      Q => \^q\(4),
      R => rx_reset
    );
\format_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(0),
      I1 => b2c_data_valid,
      I2 => \^format_r_reg[1]\,
      I3 => \format_r_reg[2]\(0),
      O => \^_gen_9\(0)
    );
\format_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(1),
      I1 => b2c_data_valid,
      I2 => \^format_r_reg[1]\,
      I3 => \format_r_reg[2]\(1),
      O => \^_gen_9\(1)
    );
\format_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \first_count_reg[4]\(0),
      I1 => \first_count_reg[4]\(1),
      I2 => \first_count_reg[4]\(2),
      I3 => \first_count_reg[4]\(4),
      I4 => \first_count_reg[4]\(3),
      O => \^format_r_reg[1]\
    );
\maybe_full_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_2_in,
      I1 => \^e\(0),
      I2 => maybe_full,
      O => \maybe_full_i_1__1_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \maybe_full_i_1__1_n_0\,
      Q => maybe_full,
      R => rx_reset
    );
\ram[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(9),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(6),
      O => D(6)
    );
\ram[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(10),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(7),
      O => D(7)
    );
\ram[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(11),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(8),
      O => D(8)
    );
\ram[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(12),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(9),
      O => D(9)
    );
\ram[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(13),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(10),
      O => D(10)
    );
\ram[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(14),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(11),
      O => D(11)
    );
\ram[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(15),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(12),
      O => D(12)
    );
\ram[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(16),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(13),
      O => D(13)
    );
\ram[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(17),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(14),
      O => D(14)
    );
\ram[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(18),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(15),
      O => D(15)
    );
\ram[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(19),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(16),
      O => D(16)
    );
\ram[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(20),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(17),
      O => D(17)
    );
\ram[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(21),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(18),
      O => D(18)
    );
\ram[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(22),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(19),
      O => D(19)
    );
\ram[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(23),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(20),
      O => D(20)
    );
\ram[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(24),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(21),
      O => D(21)
    );
\ram[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(25),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(22),
      O => D(22)
    );
\ram[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(26),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(23),
      O => D(23)
    );
\ram[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(27),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(24),
      O => D(24)
    );
\ram[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(3),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(0),
      O => D(0)
    );
\ram[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(4),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(1),
      O => D(1)
    );
\ram[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(5),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(2),
      O => D(2)
    );
\ram[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(6),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(3),
      O => D(3)
    );
\ram[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(7),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(4),
      O => D(4)
    );
\ram[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(8),
      I1 => \ram_out_valid_i_5__1_n_0\,
      I2 => ram_R0_data_0(5),
      O => D(5)
    );
\ram_out_valid_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555554545455"
    )
        port map (
      I0 => ready_reg_reg,
      I1 => \ram_out_valid_i_3__1_n_0\,
      I2 => \ram_out_valid_i_4__1_n_0\,
      I3 => ram_out_valid,
      I4 => \ram_out_valid_i_5__1_n_0\,
      I5 => \ram_out_valid_i_6__0_n_0\,
      O => \ram_out_valid_i_1__1_n_0\
    );
\ram_out_valid_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBBE"
    )
        port map (
      I0 => \ram_out_valid_i_7__1_n_0\,
      I1 => \ram_out_valid_i_8__1_n_0\,
      I2 => \^q\(3),
      I3 => deq_ptr_reg(3),
      O => \ram_out_valid_i_3__1_n_0\
    );
\ram_out_valid_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => deq_ptr_reg(4),
      I1 => \^q\(4),
      I2 => deq_ptr_reg(3),
      I3 => \^q\(3),
      I4 => \ram_out_valid_i_8__1_n_0\,
      O => \ram_out_valid_i_4__1_n_0\
    );
\ram_out_valid_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001000000001001"
    )
        port map (
      I0 => maybe_full,
      I1 => \ram_reg_i_20__0_n_0\,
      I2 => deq_ptr_reg(3),
      I3 => \^q\(3),
      I4 => deq_ptr_reg(0),
      I5 => \^q\(0),
      O => \ram_out_valid_i_5__1_n_0\
    );
\ram_out_valid_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6F96F6FF66FF6"
    )
        port map (
      I0 => \^q\(2),
      I1 => deq_ptr_reg(2),
      I2 => \^q\(1),
      I3 => deq_ptr_reg(1),
      I4 => \^q\(0),
      I5 => deq_ptr_reg(0),
      O => \ram_out_valid_i_6__0_n_0\
    );
\ram_out_valid_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => maybe_full,
      I1 => \ram_reg_i_20__0_n_0\,
      I2 => deq_ptr_reg(3),
      I3 => \^q\(3),
      I4 => deq_ptr_reg(0),
      I5 => \^q\(0),
      O => \ram_out_valid_i_7__1_n_0\
    );
\ram_out_valid_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => deq_ptr_reg(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => deq_ptr_reg(0),
      I4 => \^q\(2),
      I5 => deq_ptr_reg(2),
      O => \ram_out_valid_i_8__1_n_0\
    );
ram_out_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \ram_out_valid_i_1__1_n_0\,
      Q => ram_out_valid,
      R => '0'
    );
ram_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_R0_addr(4),
      I1 => \ram_out_valid_i_1__1_n_0\,
      I2 => ram_reg_i_8_n_0,
      O => \hqc/fq/ram/ram_ext/ram_reg\(4)
    );
ram_reg_i_10: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__1_n_0\,
      D => ram_R0_addr(3),
      Q => ram_reg_i_10_n_0,
      R => '0'
    );
\ram_reg_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB00FBFF"
    )
        port map (
      I0 => \^enq_ptr_reg[0]_0\,
      I1 => \^_gen_9\(1),
      I2 => \^_gen_9\(0),
      I3 => \ram_out_valid_i_5__1_n_0\,
      I4 => ram_out_valid,
      O => \^hqc/fq/ram/ram_ext/ram_reg_0\
    );
ram_reg_i_12: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__1_n_0\,
      D => ram_R0_addr(2),
      Q => ram_reg_i_12_n_0,
      R => '0'
    );
ram_reg_i_13: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__1_n_0\,
      D => ram_R0_addr(1),
      Q => ram_reg_i_13_n_0,
      R => '0'
    );
ram_reg_i_14: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__1_n_0\,
      D => \ram_reg_i_19__2_n_0\,
      Q => ram_reg_i_14_n_0,
      R => '0'
    );
\ram_reg_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => deq_ptr_reg(0),
      I2 => \^q\(3),
      I3 => deq_ptr_reg(3),
      I4 => \ram_reg_i_20__0_n_0\,
      O => \ram_reg_i_15__1_n_0\
    );
\ram_reg_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBFFAFFBABF"
    )
        port map (
      I0 => \^enq_ptr_reg[0]_0\,
      I1 => \b2c_data_concat_reg[31]\(1),
      I2 => b2c_data_valid_reg,
      I3 => \format_r_reg[2]\(1),
      I4 => \b2c_data_concat_reg[31]\(0),
      I5 => \format_r_reg[2]\(0),
      O => \ram_reg_i_16__2_n_0\
    );
\ram_reg_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CCC"
    )
        port map (
      I0 => \^hqc/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(2),
      I2 => deq_ptr_reg(1),
      I3 => deq_ptr_reg(0),
      O => ram_R0_addr(2)
    );
\ram_reg_i_17__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8FF"
    )
        port map (
      I0 => \format_r_reg[2]\(2),
      I1 => \^format_r_reg[1]\,
      I2 => \b2c_data_concat_reg[31]\(2),
      I3 => b2c_data_valid,
      O => \^enq_ptr_reg[0]_0\
    );
\ram_reg_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^hqc/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(0),
      I2 => deq_ptr_reg(1),
      O => ram_R0_addr(1)
    );
\ram_reg_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => deq_ptr_reg(0),
      I1 => \^hqc/fq/ram/ram_ext/ram_reg_0\,
      O => \ram_reg_i_19__2_n_0\
    );
ram_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_R0_addr(3),
      I1 => \ram_out_valid_i_1__1_n_0\,
      I2 => ram_reg_i_10_n_0,
      O => \hqc/fq/ram/ram_ext/ram_reg\(3)
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => deq_ptr_reg(4),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => deq_ptr_reg(1),
      I4 => \^q\(2),
      I5 => deq_ptr_reg(2),
      O => \ram_reg_i_20__0_n_0\
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCFFFF9CCC0000"
    )
        port map (
      I0 => \^hqc/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(2),
      I2 => deq_ptr_reg(1),
      I3 => deq_ptr_reg(0),
      I4 => \ram_out_valid_i_1__1_n_0\,
      I5 => ram_reg_i_12_n_0,
      O => \hqc/fq/ram/ram_ext/ram_reg\(2)
    );
ram_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4FFB400"
    )
        port map (
      I0 => \^hqc/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(0),
      I2 => deq_ptr_reg(1),
      I3 => \ram_out_valid_i_1__1_n_0\,
      I4 => ram_reg_i_13_n_0,
      O => \hqc/fq/ram/ram_ext/ram_reg\(1)
    );
ram_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => deq_ptr_reg(0),
      I1 => \^hqc/fq/ram/ram_ext/ram_reg_0\,
      I2 => \ram_out_valid_i_1__1_n_0\,
      I3 => ram_reg_i_14_n_0,
      O => \hqc/fq/ram/ram_ext/ram_reg\(0)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0070"
    )
        port map (
      I0 => ready_reg,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg_0,
      I3 => maybe_full,
      I4 => \ram_reg_i_15__1_n_0\,
      I5 => \ram_reg_i_16__2_n_0\,
      O => \^e\(0)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCCCCCCCCCCCCC"
    )
        port map (
      I0 => \^hqc/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(4),
      I2 => deq_ptr_reg(2),
      I3 => deq_ptr_reg(1),
      I4 => deq_ptr_reg(0),
      I5 => deq_ptr_reg(3),
      O => ram_R0_addr(4)
    );
ram_reg_i_8: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__1_n_0\,
      D => ram_R0_addr(4),
      Q => ram_reg_i_8_n_0,
      R => '0'
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CCCCCCC"
    )
        port map (
      I0 => \^hqc/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(3),
      I2 => deq_ptr_reg(0),
      I3 => deq_ptr_reg(1),
      I4 => deq_ptr_reg(2),
      O => ram_R0_addr(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_111 is
  port (
    \hqb/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqb/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC;
    ram_out_valid_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    ready_reg_reg : in STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC;
    \format_r_reg[2]\ : in STD_LOGIC;
    \_GEN_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ready_reg : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC;
    \b2c_data_concat_reg[12]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    b2c_data_valid_reg : in STD_LOGIC;
    \format_r_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 6 downto 0 );
    maybe_full_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_111 : entity is "FPGA_HellaFlowQueue";
end meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_111;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_111 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_enq_ptr_wrap_value_T_1__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_wrap_value_T_1__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal deq_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^hqb/fq/ram/ram_ext/ram_reg_0\ : STD_LOGIC;
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__16_n_0\ : STD_LOGIC;
  signal ram_R0_addr : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal ram_out_valid : STD_LOGIC;
  signal \ram_out_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_5__0_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_6__3_n_0\ : STD_LOGIC;
  signal \ram_out_valid_i_7__0_n_0\ : STD_LOGIC;
  signal ram_out_valid_i_8_n_0 : STD_LOGIC;
  signal \^ram_out_valid_reg_0\ : STD_LOGIC;
  signal ram_reg_i_10_n_0 : STD_LOGIC;
  signal ram_reg_i_12_n_0 : STD_LOGIC;
  signal ram_reg_i_13_n_0 : STD_LOGIC;
  signal ram_reg_i_14_n_0 : STD_LOGIC;
  signal \ram_reg_i_15__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_16__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_19__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_20_n_0 : STD_LOGIC;
  signal ram_reg_i_8_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr[1]_i_1__3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \deq_ptr[2]_i_1__3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \deq_ptr[3]_i_1__3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \deq_ptr[4]_i_2__3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \enq_ptr[0]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \enq_ptr[1]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \enq_ptr[2]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \enq_ptr[3]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \enq_ptr[4]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ram[10]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ram[11]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ram[3]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ram[4]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ram[5]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ram[9]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ram_reg_i_15__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \ram_reg_i_17__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ram_reg_i_18__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ram_reg_i_19__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ram_reg_i_9__1\ : label is "soft_lutpair148";
begin
  E(0) <= \^e\(0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  \hqb/fq/ram/ram_ext/ram_reg_0\ <= \^hqb/fq/ram/ram_ext/ram_reg_0\;
  ram_out_valid_reg_0 <= \^ram_out_valid_reg_0\;
\deq_ptr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_reg(0),
      O => \_wrap_value_T_1__0\(0)
    );
\deq_ptr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_reg(0),
      I1 => deq_ptr_reg(1),
      O => \_wrap_value_T_1__0\(1)
    );
\deq_ptr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_reg(2),
      I1 => deq_ptr_reg(1),
      I2 => deq_ptr_reg(0),
      O => \_wrap_value_T_1__0\(2)
    );
\deq_ptr[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_reg(3),
      I1 => deq_ptr_reg(0),
      I2 => deq_ptr_reg(1),
      I3 => deq_ptr_reg(2),
      O => \_wrap_value_T_1__0\(3)
    );
\deq_ptr[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_reg(4),
      I1 => deq_ptr_reg(2),
      I2 => deq_ptr_reg(1),
      I3 => deq_ptr_reg(0),
      I4 => deq_ptr_reg(3),
      O => \_wrap_value_T_1__0\(4)
    );
\deq_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => maybe_full_reg_2(0),
      D => \_wrap_value_T_1__0\(0),
      Q => deq_ptr_reg(0),
      R => rx_reset
    );
\deq_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => maybe_full_reg_2(0),
      D => \_wrap_value_T_1__0\(1),
      Q => deq_ptr_reg(1),
      R => rx_reset
    );
\deq_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => maybe_full_reg_2(0),
      D => \_wrap_value_T_1__0\(2),
      Q => deq_ptr_reg(2),
      R => rx_reset
    );
\deq_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => maybe_full_reg_2(0),
      D => \_wrap_value_T_1__0\(3),
      Q => deq_ptr_reg(3),
      R => rx_reset
    );
\deq_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => maybe_full_reg_2(0),
      D => \_wrap_value_T_1__0\(4),
      Q => deq_ptr_reg(4),
      R => rx_reset
    );
\enq_ptr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \_enq_ptr_wrap_value_T_1__0\(0)
    );
\enq_ptr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \_enq_ptr_wrap_value_T_1__0\(1)
    );
\enq_ptr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \_enq_ptr_wrap_value_T_1__0\(2)
    );
\enq_ptr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \_enq_ptr_wrap_value_T_1__0\(3)
    );
\enq_ptr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \_enq_ptr_wrap_value_T_1__0\(4)
    );
\enq_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__0\(0),
      Q => \^q\(0),
      R => rx_reset
    );
\enq_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__0\(1),
      Q => \^q\(1),
      R => rx_reset
    );
\enq_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__0\(2),
      Q => \^q\(2),
      R => rx_reset
    );
\enq_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__0\(3),
      Q => \^q\(3),
      R => rx_reset
    );
\enq_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1__0\(4),
      Q => \^q\(4),
      R => rx_reset
    );
\maybe_full_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDD0"
    )
        port map (
      I0 => maybe_full_reg_0,
      I1 => \^ram_out_valid_reg_0\,
      I2 => \^e\(0),
      I3 => maybe_full,
      O => \maybe_full_i_1__16_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \maybe_full_i_1__16_n_0\,
      Q => maybe_full,
      R => rx_reset
    );
\ram[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[12]\(6),
      I1 => \^ram_out_valid_reg_0\,
      I2 => DOADO(4),
      O => D(4)
    );
\ram[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[12]\(7),
      I1 => \^ram_out_valid_reg_0\,
      I2 => DOADO(5),
      O => D(5)
    );
\ram[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[12]\(8),
      I1 => \^ram_out_valid_reg_0\,
      I2 => DOADO(6),
      O => D(6)
    );
\ram[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[12]\(2),
      I1 => \^ram_out_valid_reg_0\,
      I2 => DOADO(0),
      O => D(0)
    );
\ram[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[12]\(3),
      I1 => \^ram_out_valid_reg_0\,
      I2 => DOADO(1),
      O => D(1)
    );
\ram[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[12]\(4),
      I1 => \^ram_out_valid_reg_0\,
      I2 => DOADO(2),
      O => D(2)
    );
\ram[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[12]\(5),
      I1 => \^ram_out_valid_reg_0\,
      I2 => DOADO(3),
      O => D(3)
    );
\ram_out_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554445"
    )
        port map (
      I0 => ready_reg_reg,
      I1 => \ram_out_valid_i_3__0_n_0\,
      I2 => \^ram_out_valid_reg_0\,
      I3 => ram_out_valid,
      I4 => \ram_out_valid_i_5__0_n_0\,
      O => \ram_out_valid_i_1__0_n_0\
    );
\ram_out_valid_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF69"
    )
        port map (
      I0 => \ram_out_valid_i_6__3_n_0\,
      I1 => \^q\(3),
      I2 => deq_ptr_reg(3),
      I3 => \ram_out_valid_i_7__0_n_0\,
      I4 => ram_out_valid_i_8_n_0,
      O => \ram_out_valid_i_3__0_n_0\
    );
\ram_out_valid_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001000000001001"
    )
        port map (
      I0 => maybe_full,
      I1 => ram_reg_i_20_n_0,
      I2 => deq_ptr_reg(3),
      I3 => \^q\(3),
      I4 => deq_ptr_reg(0),
      I5 => \^q\(0),
      O => \^ram_out_valid_reg_0\
    );
\ram_out_valid_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69996669"
    )
        port map (
      I0 => deq_ptr_reg(4),
      I1 => \^q\(4),
      I2 => \ram_out_valid_i_6__3_n_0\,
      I3 => \^q\(3),
      I4 => deq_ptr_reg(3),
      O => \ram_out_valid_i_5__0_n_0\
    );
\ram_out_valid_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF0D4F04DF0DDF0D"
    )
        port map (
      I0 => deq_ptr_reg(1),
      I1 => \^q\(1),
      I2 => deq_ptr_reg(2),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => deq_ptr_reg(0),
      O => \ram_out_valid_i_6__3_n_0\
    );
\ram_out_valid_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF2DFFDFDDF2FF2"
    )
        port map (
      I0 => deq_ptr_reg(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => deq_ptr_reg(2),
      I4 => deq_ptr_reg(1),
      I5 => \^q\(1),
      O => \ram_out_valid_i_7__0_n_0\
    );
ram_out_valid_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => maybe_full,
      I1 => ram_reg_i_20_n_0,
      I2 => deq_ptr_reg(3),
      I3 => \^q\(3),
      I4 => deq_ptr_reg(0),
      I5 => \^q\(0),
      O => ram_out_valid_i_8_n_0
    );
ram_out_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \ram_out_valid_i_1__0_n_0\,
      Q => ram_out_valid,
      R => '0'
    );
ram_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_R0_addr(4),
      I1 => \ram_out_valid_i_1__0_n_0\,
      I2 => ram_reg_i_8_n_0,
      O => \hqb/fq/ram/ram_ext/ram_reg\(4)
    );
ram_reg_i_10: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__0_n_0\,
      D => ram_R0_addr(3),
      Q => ram_reg_i_10_n_0,
      R => '0'
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB00FBFF"
    )
        port map (
      I0 => \format_r_reg[2]\,
      I1 => \_GEN_9\(0),
      I2 => \_GEN_9\(1),
      I3 => \^ram_out_valid_reg_0\,
      I4 => ram_out_valid,
      O => \^hqb/fq/ram/ram_ext/ram_reg_0\
    );
ram_reg_i_12: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__0_n_0\,
      D => ram_R0_addr(2),
      Q => ram_reg_i_12_n_0,
      R => '0'
    );
ram_reg_i_13: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__0_n_0\,
      D => ram_R0_addr(1),
      Q => ram_reg_i_13_n_0,
      R => '0'
    );
ram_reg_i_14: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__0_n_0\,
      D => \ram_reg_i_19__1_n_0\,
      Q => ram_reg_i_14_n_0,
      R => '0'
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => deq_ptr_reg(0),
      I2 => \^q\(3),
      I3 => deq_ptr_reg(3),
      I4 => ram_reg_i_20_n_0,
      O => \ram_reg_i_15__0_n_0\
    );
\ram_reg_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBFFAFFBABF"
    )
        port map (
      I0 => \format_r_reg[2]\,
      I1 => \b2c_data_concat_reg[12]\(0),
      I2 => b2c_data_valid_reg,
      I3 => \format_r_reg[1]\(0),
      I4 => \b2c_data_concat_reg[12]\(1),
      I5 => \format_r_reg[1]\(1),
      O => \ram_reg_i_16__1_n_0\
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CCC"
    )
        port map (
      I0 => \^hqb/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(2),
      I2 => deq_ptr_reg(1),
      I3 => deq_ptr_reg(0),
      O => ram_R0_addr(2)
    );
\ram_reg_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^hqb/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(0),
      I2 => deq_ptr_reg(1),
      O => ram_R0_addr(1)
    );
\ram_reg_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => deq_ptr_reg(0),
      I1 => \^hqb/fq/ram/ram_ext/ram_reg_0\,
      O => \ram_reg_i_19__1_n_0\
    );
ram_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_R0_addr(3),
      I1 => \ram_out_valid_i_1__0_n_0\,
      I2 => ram_reg_i_10_n_0,
      O => \hqb/fq/ram/ram_ext/ram_reg\(3)
    );
ram_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => deq_ptr_reg(1),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => deq_ptr_reg(2),
      I4 => \^q\(4),
      I5 => deq_ptr_reg(4),
      O => ram_reg_i_20_n_0
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCFFFF9CCC0000"
    )
        port map (
      I0 => \^hqb/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(2),
      I2 => deq_ptr_reg(1),
      I3 => deq_ptr_reg(0),
      I4 => \ram_out_valid_i_1__0_n_0\,
      I5 => ram_reg_i_12_n_0,
      O => \hqb/fq/ram/ram_ext/ram_reg\(2)
    );
ram_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4FFB400"
    )
        port map (
      I0 => \^hqb/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(0),
      I2 => deq_ptr_reg(1),
      I3 => \ram_out_valid_i_1__0_n_0\,
      I4 => ram_reg_i_13_n_0,
      O => \hqb/fq/ram/ram_ext/ram_reg\(1)
    );
ram_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => deq_ptr_reg(0),
      I1 => \^hqb/fq/ram/ram_ext/ram_reg_0\,
      I2 => \ram_out_valid_i_1__0_n_0\,
      I3 => ram_reg_i_14_n_0,
      O => \hqb/fq/ram/ram_ext/ram_reg\(0)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0070"
    )
        port map (
      I0 => ready_reg,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg_1,
      I3 => maybe_full,
      I4 => \ram_reg_i_15__0_n_0\,
      I5 => \ram_reg_i_16__1_n_0\,
      O => \^e\(0)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCCCCCCCCCCCCC"
    )
        port map (
      I0 => \^hqb/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(4),
      I2 => deq_ptr_reg(2),
      I3 => deq_ptr_reg(1),
      I4 => deq_ptr_reg(0),
      I5 => deq_ptr_reg(3),
      O => ram_R0_addr(4)
    );
ram_reg_i_8: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram_out_valid_i_1__0_n_0\,
      D => ram_R0_addr(4),
      Q => ram_reg_i_8_n_0,
      R => '0'
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CCCCCCC"
    )
        port map (
      I0 => \^hqb/fq/ram/ram_ext/ram_reg_0\,
      I1 => deq_ptr_reg(3),
      I2 => deq_ptr_reg(0),
      I3 => deq_ptr_reg(1),
      I4 => deq_ptr_reg(2),
      O => ram_R0_addr(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_113 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqa/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    ready_reg_reg : in STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    \_GEN_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \format_r_reg[2]\ : in STD_LOGIC;
    \b2c_data_concat_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_R0_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b2c_data_valid_reg : in STD_LOGIC;
    \format_r_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_113 : entity is "FPGA_HellaFlowQueue";
end meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_113;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_113 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_enq_ptr_wrap_value_T_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_wrap_value_T_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deq_ptr_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^hqa/fq/ram/ram_ext/ram_reg\ : STD_LOGIC;
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__0_n_0\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal ram_R0_addr : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal ram_out_valid : STD_LOGIC;
  signal ram_out_valid_i_1_n_0 : STD_LOGIC;
  signal ram_out_valid_i_3_n_0 : STD_LOGIC;
  signal ram_out_valid_i_4_n_0 : STD_LOGIC;
  signal ram_out_valid_i_5_n_0 : STD_LOGIC;
  signal ram_out_valid_i_6_n_0 : STD_LOGIC;
  signal ram_out_valid_i_7_n_0 : STD_LOGIC;
  signal \ram_out_valid_i_8__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_10_n_0 : STD_LOGIC;
  signal ram_reg_i_12_n_0 : STD_LOGIC;
  signal ram_reg_i_13_n_0 : STD_LOGIC;
  signal ram_reg_i_14_n_0 : STD_LOGIC;
  signal ram_reg_i_15_n_0 : STD_LOGIC;
  signal \ram_reg_i_16__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_20__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_21_n_0 : STD_LOGIC;
  signal ram_reg_i_8_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \deq_ptr[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \deq_ptr[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \deq_ptr[4]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \enq_ptr[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \enq_ptr[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \enq_ptr[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \enq_ptr[3]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \enq_ptr[4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \ram[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ram[10]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \ram[11]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \ram[12]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \ram[13]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ram[14]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \ram[15]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ram[16]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ram[17]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \ram[18]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ram[19]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ram[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ram[20]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ram[21]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ram[22]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ram[23]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ram[24]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ram[25]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ram[26]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ram[27]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ram[28]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \ram[29]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \ram[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ram[30]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ram[31]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ram[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \ram[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \ram[5]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ram[6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ram[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ram[8]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \ram[9]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of ram_reg_i_15 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of ram_reg_i_18 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of ram_reg_i_19 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \ram_reg_i_20__3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of ram_reg_i_9 : label is "soft_lutpair128";
begin
  E(0) <= \^e\(0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  \hqa/fq/ram/ram_ext/ram_reg\ <= \^hqa/fq/ram/ram_ext/ram_reg\;
\deq_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deq_ptr_reg__0\(0),
      O => \_wrap_value_T_1\(0)
    );
\deq_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \deq_ptr_reg__0\(0),
      I1 => \deq_ptr_reg__0\(1),
      O => \_wrap_value_T_1\(1)
    );
\deq_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \deq_ptr_reg__0\(2),
      I1 => \deq_ptr_reg__0\(1),
      I2 => \deq_ptr_reg__0\(0),
      O => \_wrap_value_T_1\(2)
    );
\deq_ptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \deq_ptr_reg__0\(3),
      I1 => \deq_ptr_reg__0\(0),
      I2 => \deq_ptr_reg__0\(1),
      I3 => \deq_ptr_reg__0\(2),
      O => \_wrap_value_T_1\(3)
    );
\deq_ptr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D5"
    )
        port map (
      I0 => maybe_full_reg_0,
      I1 => sink_valid_io_out,
      I2 => ready_reg,
      I3 => \^hqa/fq/ram/ram_ext/ram_reg\,
      I4 => ram_out_valid_i_5_n_0,
      O => p_2_in
    );
\deq_ptr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \deq_ptr_reg__0\(4),
      I1 => \deq_ptr_reg__0\(2),
      I2 => \deq_ptr_reg__0\(1),
      I3 => \deq_ptr_reg__0\(0),
      I4 => \deq_ptr_reg__0\(3),
      O => \_wrap_value_T_1\(4)
    );
\deq_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => p_2_in,
      D => \_wrap_value_T_1\(0),
      Q => \deq_ptr_reg__0\(0),
      R => rx_reset
    );
\deq_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => p_2_in,
      D => \_wrap_value_T_1\(1),
      Q => \deq_ptr_reg__0\(1),
      R => rx_reset
    );
\deq_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => p_2_in,
      D => \_wrap_value_T_1\(2),
      Q => \deq_ptr_reg__0\(2),
      R => rx_reset
    );
\deq_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => p_2_in,
      D => \_wrap_value_T_1\(3),
      Q => \deq_ptr_reg__0\(3),
      R => rx_reset
    );
\deq_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => p_2_in,
      D => \_wrap_value_T_1\(4),
      Q => \deq_ptr_reg__0\(4),
      R => rx_reset
    );
\enq_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \_enq_ptr_wrap_value_T_1\(0)
    );
\enq_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \_enq_ptr_wrap_value_T_1\(1)
    );
\enq_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \_enq_ptr_wrap_value_T_1\(2)
    );
\enq_ptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \_enq_ptr_wrap_value_T_1\(3)
    );
\enq_ptr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \_enq_ptr_wrap_value_T_1\(4)
    );
\enq_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1\(0),
      Q => \^q\(0),
      R => rx_reset
    );
\enq_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1\(1),
      Q => \^q\(1),
      R => rx_reset
    );
\enq_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1\(2),
      Q => \^q\(2),
      R => rx_reset
    );
\enq_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1\(3),
      Q => \^q\(3),
      R => rx_reset
    );
\enq_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^e\(0),
      D => \_enq_ptr_wrap_value_T_1\(4),
      Q => \^q\(4),
      R => rx_reset
    );
\maybe_full_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_2_in,
      I1 => \^e\(0),
      I2 => maybe_full,
      O => \maybe_full_i_1__0_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \maybe_full_i_1__0_n_0\,
      Q => maybe_full,
      R => rx_reset
    );
\ram[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(0),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(0),
      O => D(0)
    );
\ram[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(10),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(10),
      O => D(10)
    );
\ram[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(11),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(11),
      O => D(11)
    );
\ram[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(12),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(12),
      O => D(12)
    );
\ram[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(13),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(13),
      O => D(13)
    );
\ram[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(14),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(14),
      O => D(14)
    );
\ram[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(15),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(15),
      O => D(15)
    );
\ram[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(16),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(16),
      O => D(16)
    );
\ram[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(17),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(17),
      O => D(17)
    );
\ram[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(18),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(18),
      O => D(18)
    );
\ram[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(19),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(19),
      O => D(19)
    );
\ram[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(1),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(1),
      O => D(1)
    );
\ram[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(20),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(20),
      O => D(20)
    );
\ram[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(21),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(21),
      O => D(21)
    );
\ram[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(22),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(22),
      O => D(22)
    );
\ram[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(23),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(23),
      O => D(23)
    );
\ram[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(24),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(24),
      O => D(24)
    );
\ram[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(25),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(25),
      O => D(25)
    );
\ram[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(26),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(26),
      O => D(26)
    );
\ram[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(27),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(27),
      O => D(27)
    );
\ram[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(28),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(28),
      O => D(28)
    );
\ram[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(29),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(29),
      O => D(29)
    );
\ram[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(2),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(2),
      O => D(2)
    );
\ram[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(30),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(30),
      O => D(30)
    );
\ram[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(31),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(31),
      O => D(31)
    );
\ram[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(3),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(3),
      O => D(3)
    );
\ram[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(4),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(4),
      O => D(4)
    );
\ram[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(5),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(5),
      O => D(5)
    );
\ram[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(6),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(6),
      O => D(6)
    );
\ram[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(7),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(7),
      O => D(7)
    );
\ram[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(8),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(8),
      O => D(8)
    );
\ram[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(9),
      I1 => ram_out_valid_i_5_n_0,
      I2 => ram_R0_data(9),
      O => D(9)
    );
ram_out_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555554545455"
    )
        port map (
      I0 => ready_reg_reg,
      I1 => ram_out_valid_i_3_n_0,
      I2 => ram_out_valid_i_4_n_0,
      I3 => ram_out_valid,
      I4 => ram_out_valid_i_5_n_0,
      I5 => ram_out_valid_i_6_n_0,
      O => ram_out_valid_i_1_n_0
    );
ram_out_valid_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBBE"
    )
        port map (
      I0 => ram_out_valid_i_7_n_0,
      I1 => \ram_out_valid_i_8__0_n_0\,
      I2 => \^q\(3),
      I3 => \deq_ptr_reg__0\(3),
      O => ram_out_valid_i_3_n_0
    );
ram_out_valid_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => \deq_ptr_reg__0\(4),
      I1 => \^q\(4),
      I2 => \deq_ptr_reg__0\(3),
      I3 => \^q\(3),
      I4 => \ram_out_valid_i_8__0_n_0\,
      O => ram_out_valid_i_4_n_0
    );
ram_out_valid_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001000000001001"
    )
        port map (
      I0 => maybe_full,
      I1 => ram_reg_i_21_n_0,
      I2 => \deq_ptr_reg__0\(3),
      I3 => \^q\(3),
      I4 => \deq_ptr_reg__0\(0),
      I5 => \^q\(0),
      O => ram_out_valid_i_5_n_0
    );
ram_out_valid_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6F96F6FF66FF6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \deq_ptr_reg__0\(2),
      I2 => \^q\(1),
      I3 => \deq_ptr_reg__0\(1),
      I4 => \^q\(0),
      I5 => \deq_ptr_reg__0\(0),
      O => ram_out_valid_i_6_n_0
    );
ram_out_valid_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => maybe_full,
      I1 => ram_reg_i_21_n_0,
      I2 => \deq_ptr_reg__0\(3),
      I3 => \^q\(3),
      I4 => \deq_ptr_reg__0\(0),
      I5 => \^q\(0),
      O => ram_out_valid_i_7_n_0
    );
\ram_out_valid_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => \deq_ptr_reg__0\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deq_ptr_reg__0\(0),
      I4 => \^q\(2),
      I5 => \deq_ptr_reg__0\(2),
      O => \ram_out_valid_i_8__0_n_0\
    );
ram_out_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => ram_out_valid_i_1_n_0,
      Q => ram_out_valid,
      R => '0'
    );
ram_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_R0_addr(4),
      I1 => ram_out_valid_i_1_n_0,
      I2 => ram_reg_i_8_n_0,
      O => ADDRARDADDR(4)
    );
ram_reg_i_10: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => ram_out_valid_i_1_n_0,
      D => ram_R0_addr(3),
      Q => ram_reg_i_10_n_0,
      R => '0'
    );
ram_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00FEFF"
    )
        port map (
      I0 => \_GEN_9\(1),
      I1 => \_GEN_9\(0),
      I2 => \format_r_reg[2]\,
      I3 => ram_out_valid_i_5_n_0,
      I4 => ram_out_valid,
      O => \^hqa/fq/ram/ram_ext/ram_reg\
    );
ram_reg_i_12: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => ram_out_valid_i_1_n_0,
      D => ram_R0_addr(2),
      Q => ram_reg_i_12_n_0,
      R => '0'
    );
ram_reg_i_13: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => ram_out_valid_i_1_n_0,
      D => ram_R0_addr(1),
      Q => ram_reg_i_13_n_0,
      R => '0'
    );
ram_reg_i_14: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => ram_out_valid_i_1_n_0,
      D => \ram_reg_i_20__3_n_0\,
      Q => ram_reg_i_14_n_0,
      R => '0'
    );
ram_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deq_ptr_reg__0\(0),
      I2 => \^q\(3),
      I3 => \deq_ptr_reg__0\(3),
      I4 => ram_reg_i_21_n_0,
      O => ram_reg_i_15_n_0
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \b2c_data_concat_reg[31]\(1),
      I1 => b2c_data_valid_reg,
      I2 => \format_r_reg[1]\(1),
      I3 => \b2c_data_concat_reg[31]\(0),
      I4 => \format_r_reg[1]\(0),
      I5 => \format_r_reg[2]\,
      O => \ram_reg_i_16__0_n_0\
    );
ram_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CCC"
    )
        port map (
      I0 => \^hqa/fq/ram/ram_ext/ram_reg\,
      I1 => \deq_ptr_reg__0\(2),
      I2 => \deq_ptr_reg__0\(1),
      I3 => \deq_ptr_reg__0\(0),
      O => ram_R0_addr(2)
    );
ram_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^hqa/fq/ram/ram_ext/ram_reg\,
      I1 => \deq_ptr_reg__0\(0),
      I2 => \deq_ptr_reg__0\(1),
      O => ram_R0_addr(1)
    );
ram_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_R0_addr(3),
      I1 => ram_out_valid_i_1_n_0,
      I2 => ram_reg_i_10_n_0,
      O => ADDRARDADDR(3)
    );
\ram_reg_i_20__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \deq_ptr_reg__0\(0),
      I1 => \^hqa/fq/ram/ram_ext/ram_reg\,
      O => \ram_reg_i_20__3_n_0\
    );
ram_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \deq_ptr_reg__0\(4),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \deq_ptr_reg__0\(1),
      I4 => \^q\(2),
      I5 => \deq_ptr_reg__0\(2),
      O => ram_reg_i_21_n_0
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCFFFF9CCC0000"
    )
        port map (
      I0 => \^hqa/fq/ram/ram_ext/ram_reg\,
      I1 => \deq_ptr_reg__0\(2),
      I2 => \deq_ptr_reg__0\(1),
      I3 => \deq_ptr_reg__0\(0),
      I4 => ram_out_valid_i_1_n_0,
      I5 => ram_reg_i_12_n_0,
      O => ADDRARDADDR(2)
    );
ram_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4FFB400"
    )
        port map (
      I0 => \^hqa/fq/ram/ram_ext/ram_reg\,
      I1 => \deq_ptr_reg__0\(0),
      I2 => \deq_ptr_reg__0\(1),
      I3 => ram_out_valid_i_1_n_0,
      I4 => ram_reg_i_13_n_0,
      O => ADDRARDADDR(1)
    );
ram_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \deq_ptr_reg__0\(0),
      I1 => \^hqa/fq/ram/ram_ext/ram_reg\,
      I2 => ram_out_valid_i_1_n_0,
      I3 => ram_reg_i_14_n_0,
      O => ADDRARDADDR(0)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0070"
    )
        port map (
      I0 => ready_reg,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg_0,
      I3 => maybe_full,
      I4 => ram_reg_i_15_n_0,
      I5 => \ram_reg_i_16__0_n_0\,
      O => \^e\(0)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCCCCCCCCCCCCC"
    )
        port map (
      I0 => \^hqa/fq/ram/ram_ext/ram_reg\,
      I1 => \deq_ptr_reg__0\(4),
      I2 => \deq_ptr_reg__0\(2),
      I3 => \deq_ptr_reg__0\(1),
      I4 => \deq_ptr_reg__0\(0),
      I5 => \deq_ptr_reg__0\(3),
      O => ram_R0_addr(4)
    );
ram_reg_i_8: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => ram_out_valid_i_1_n_0,
      D => ram_R0_addr(4),
      Q => ram_reg_i_8_n_0,
      R => '0'
    );
ram_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CCCCCCC"
    )
        port map (
      I0 => \^hqa/fq/ram/ram_ext/ram_reg\,
      I1 => \deq_ptr_reg__0\(3),
      I2 => \deq_ptr_reg__0\(0),
      I3 => \deq_ptr_reg__0\(1),
      I4 => \deq_ptr_reg__0\(2),
      O => ram_R0_addr(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ParitalExtractor is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_last_count_reg[4]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \free_reg[7]\ : out STD_LOGIC;
    \free_reg[4]\ : out STD_LOGIC;
    \free_reg[4]_0\ : out STD_LOGIC;
    \free_reg[3]\ : out STD_LOGIC;
    \free_reg[4]_1\ : out STD_LOGIC;
    \free_reg[4]_2\ : out STD_LOGIC;
    \saved_address_reg[0]\ : out STD_LOGIC;
    \shift_reg[23]_0\ : out STD_LOGIC;
    \shift_reg[31]_0\ : out STD_LOGIC;
    \shift_reg[31]_1\ : out STD_LOGIC;
    \shift_reg[31]_2\ : out STD_LOGIC;
    \shift_reg[31]_3\ : out STD_LOGIC;
    hints_auto_in_a_bits_mask : out STD_LOGIC_VECTOR ( 7 downto 0 );
    chiplink_auto_mbypass_out_a_bits_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    chiplink_auto_mbypass_out_a_bits_data : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    \free_reg[4]_3\ : out STD_LOGIC;
    \free_reg[7]_0\ : out STD_LOGIC;
    \free_reg[7]_1\ : out STD_LOGIC;
    \free_reg[7]_2\ : out STD_LOGIC;
    \free_reg[7]_3\ : out STD_LOGIC;
    \free_reg[7]_4\ : out STD_LOGIC;
    \free_reg[7]_5\ : out STD_LOGIC;
    \free_reg[4]_4\ : out STD_LOGIC;
    mbypass_auto_in_1_a_bits_data : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \state_reg[3]_0\ : out STD_LOGIC;
    a_first_reg : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    valid_reg : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    a_first_reg_0 : in STD_LOGIC;
    \state_reg[1]_1\ : in STD_LOGIC;
    \cdc_reg_reg[14]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_2\ : in STD_LOGIC;
    \state_reg[1]_2\ : in STD_LOGIC;
    \cdc_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \state_reg[0]_3\ : in STD_LOGIC;
    last : in STD_LOGIC;
    \cdc_reg_reg[3]\ : in STD_LOGIC;
    a_first_reg_1 : in STD_LOGIC;
    bypass_reg_rep : in STD_LOGIC;
    bundleOut_0_a_bits_mask_rdata_written_once_reg : in STD_LOGIC;
    \bundleOut_0_a_bits_mask_rdata_0_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cdc_reg_reg[5]\ : in STD_LOGIC;
    \cdc_reg_reg[10]\ : in STD_LOGIC;
    \cdc_reg_reg[10]_0\ : in STD_LOGIC;
    \cdc_reg_reg[10]_1\ : in STD_LOGIC;
    \cdc_reg_reg[10]_2\ : in STD_LOGIC;
    \q_address0_r_reg[1]\ : in STD_LOGIC;
    \q_address0_r_reg[2]\ : in STD_LOGIC;
    \q_address0_r_reg[0]\ : in STD_LOGIC;
    p_11_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \state_reg[2]_0\ : in STD_LOGIC;
    \cdc_reg_reg[3]_0\ : in STD_LOGIC;
    bypass_reg_rep_0 : in STD_LOGIC;
    \cdc_reg_reg[3]_1\ : in STD_LOGIC;
    \cdc_reg_reg[3]_2\ : in STD_LOGIC;
    \cdc_reg_reg[3]_3\ : in STD_LOGIC;
    \cdc_reg_reg[7]\ : in STD_LOGIC;
    \cdc_reg_reg[6]\ : in STD_LOGIC;
    \cdc_reg_reg[5]_0\ : in STD_LOGIC;
    \cdc_reg_reg[4]\ : in STD_LOGIC;
    resetn : in STD_LOGIC;
    state : in STD_LOGIC;
    \r_4_reg[0]\ : in STD_LOGIC;
    \r_4_reg[2]\ : in STD_LOGIC;
    a_first : in STD_LOGIC;
    \state_reg[0]_4\ : in STD_LOGIC;
    cams_3_io_alloc_ready : in STD_LOGIC;
    \r_4_reg[0]_0\ : in STD_LOGIC;
    \free_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_4_reg[0]_1\ : in STD_LOGIC;
    cams_0_io_alloc_ready : in STD_LOGIC;
    \free_reg[7]_6\ : in STD_LOGIC;
    cams_7_io_alloc_ready : in STD_LOGIC;
    cams_6_io_alloc_ready : in STD_LOGIC;
    \free_reg[7]_7\ : in STD_LOGIC;
    \free_reg[7]_8\ : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    fixer_1_auto_in_a_ready : in STD_LOGIC;
    full_reg : in STD_LOGIC;
    \stalls_id_6_reg[1]\ : in STD_LOGIC;
    state_1_reg : in STD_LOGIC;
    \state_reg[2]_1\ : in STD_LOGIC;
    \state_reg[2]_2\ : in STD_LOGIC;
    \state_reg[2]_3\ : in STD_LOGIC;
    \state_reg[2]_4\ : in STD_LOGIC;
    \state_reg[2]_5\ : in STD_LOGIC;
    \state_reg[2]_6\ : in STD_LOGIC;
    \state_reg[2]_7\ : in STD_LOGIC;
    \cdc_reg_reg[3]_4\ : in STD_LOGIC;
    \cdc_reg_reg[2]\ : in STD_LOGIC;
    \cdc_reg_reg[1]\ : in STD_LOGIC;
    \cdc_reg_reg[0]\ : in STD_LOGIC;
    \cdc_reg_reg[20]\ : in STD_LOGIC;
    \cdc_reg_reg[4]_0\ : in STD_LOGIC;
    \cdc_reg_reg[21]\ : in STD_LOGIC;
    \cdc_reg_reg[5]_1\ : in STD_LOGIC;
    \cdc_reg_reg[23]\ : in STD_LOGIC;
    \cdc_reg_reg[7]_0\ : in STD_LOGIC;
    \cdc_reg_reg[22]\ : in STD_LOGIC;
    \cdc_reg_reg[6]_0\ : in STD_LOGIC;
    \cdc_reg_reg[15]\ : in STD_LOGIC;
    \cdc_reg_reg[14]_0\ : in STD_LOGIC;
    \cdc_reg_reg[13]\ : in STD_LOGIC;
    \cdc_reg_reg[12]\ : in STD_LOGIC;
    \cdc_reg_reg[31]_0\ : in STD_LOGIC;
    \cdc_reg_reg[11]\ : in STD_LOGIC;
    \cdc_reg_reg[30]\ : in STD_LOGIC;
    \cdc_reg_reg[10]_3\ : in STD_LOGIC;
    \cdc_reg_reg[29]\ : in STD_LOGIC;
    \cdc_reg_reg[9]\ : in STD_LOGIC;
    \cdc_reg_reg[28]\ : in STD_LOGIC;
    \cdc_reg_reg[8]\ : in STD_LOGIC;
    \state_reg[2]_8\ : in STD_LOGIC;
    \state_reg[2]_9\ : in STD_LOGIC;
    \state_reg[2]_10\ : in STD_LOGIC;
    \state_reg[2]_11\ : in STD_LOGIC;
    \q_last_count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \r_1_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \cdc_reg_reg[19]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ParitalExtractor : entity is "FPGA_ParitalExtractor";
end meisha_chiplink_master_0_1_FPGA_ParitalExtractor;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ParitalExtractor is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_shift_T_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cam_a_0_bits_data[35]_i_2_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_data[36]_i_2_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_data[37]_i_2_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_data[38]_i_2_n_0\ : STD_LOGIC;
  signal \^chiplink_auto_mbypass_out_a_bits_mask\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^free_reg[4]_0\ : STD_LOGIC;
  signal \^free_reg[4]_1\ : STD_LOGIC;
  signal \^free_reg[4]_4\ : STD_LOGIC;
  signal \^free_reg[7]\ : STD_LOGIC;
  signal \^q_last_count_reg[4]\ : STD_LOGIC;
  signal shift : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \shift[0]_i_3_n_0\ : STD_LOGIC;
  signal \shift[12]_i_2_n_0\ : STD_LOGIC;
  signal \shift[13]_i_2_n_0\ : STD_LOGIC;
  signal \shift[14]_i_2_n_0\ : STD_LOGIC;
  signal \shift[15]_i_2_n_0\ : STD_LOGIC;
  signal \shift[1]_i_3_n_0\ : STD_LOGIC;
  signal \shift[20]_i_3_n_0\ : STD_LOGIC;
  signal \shift[21]_i_3_n_0\ : STD_LOGIC;
  signal \shift[22]_i_3_n_0\ : STD_LOGIC;
  signal \shift[23]_i_3_n_0\ : STD_LOGIC;
  signal \shift[2]_i_3_n_0\ : STD_LOGIC;
  signal \shift[3]_i_2_n_0\ : STD_LOGIC;
  signal \shift[3]_i_4_n_0\ : STD_LOGIC;
  signal \shift[4]_i_2_n_0\ : STD_LOGIC;
  signal \shift[4]_i_3_n_0\ : STD_LOGIC;
  signal \shift[5]_i_2_n_0\ : STD_LOGIC;
  signal \shift[5]_i_3_n_0\ : STD_LOGIC;
  signal \shift[6]_i_2_n_0\ : STD_LOGIC;
  signal \shift[6]_i_3_n_0\ : STD_LOGIC;
  signal \shift[7]_i_2_n_0\ : STD_LOGIC;
  signal \shift[7]_i_3_n_0\ : STD_LOGIC;
  signal \^shift_reg[23]_0\ : STD_LOGIC;
  signal \^shift_reg[31]_0\ : STD_LOGIC;
  signal \^shift_reg[31]_1\ : STD_LOGIC;
  signal \^shift_reg[31]_2\ : STD_LOGIC;
  signal \^shift_reg[31]_3\ : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC;
  signal \^state_reg[3]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of data_reg_0_7_0_5_i_21 : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \shift[12]_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \shift[20]_i_3\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \shift[21]_i_3\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \shift[22]_i_3\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \shift[23]_i_3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \shift[23]_i_4\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \shift[3]_i_2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \state[2]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \state[3]_i_3\ : label is "soft_lutpair328";
begin
  E(0) <= \^e\(0);
  chiplink_auto_mbypass_out_a_bits_mask(3 downto 0) <= \^chiplink_auto_mbypass_out_a_bits_mask\(3 downto 0);
  \free_reg[4]_0\ <= \^free_reg[4]_0\;
  \free_reg[4]_1\ <= \^free_reg[4]_1\;
  \free_reg[4]_4\ <= \^free_reg[4]_4\;
  \free_reg[7]\ <= \^free_reg[7]\;
  \q_last_count_reg[4]\ <= \^q_last_count_reg[4]\;
  \shift_reg[23]_0\ <= \^shift_reg[23]_0\;
  \shift_reg[31]_0\ <= \^shift_reg[31]_0\;
  \shift_reg[31]_1\ <= \^shift_reg[31]_1\;
  \shift_reg[31]_2\ <= \^shift_reg[31]_2\;
  \shift_reg[31]_3\ <= \^shift_reg[31]_3\;
  \state_reg[0]_0\ <= \^state_reg[0]_0\;
  \state_reg[3]_0\ <= \^state_reg[3]_0\;
a_first_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
        port map (
      I0 => \state_reg[0]_2\,
      I1 => \state_reg[1]_2\,
      I2 => \^e\(0),
      I3 => a_first,
      O => a_first_reg
    );
\cam_a_0_bits_data[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(1),
      I1 => \^shift_reg[23]_0\,
      I2 => \cdc_reg_reg[31]\(1),
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(0),
      O => mbypass_auto_in_1_a_bits_data(0)
    );
\cam_a_0_bits_data[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(2),
      I1 => \^shift_reg[23]_0\,
      I2 => \cdc_reg_reg[31]\(2),
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(1),
      O => mbypass_auto_in_1_a_bits_data(1)
    );
\cam_a_0_bits_data[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(3),
      I1 => \^shift_reg[23]_0\,
      I2 => \cdc_reg_reg[31]\(3),
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(2),
      O => mbypass_auto_in_1_a_bits_data(2)
    );
\cam_a_0_bits_data[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => shift(4),
      I1 => \cam_a_0_bits_data[35]_i_2_n_0\,
      I2 => \^shift_reg[31]_0\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(3),
      O => mbypass_auto_in_1_a_bits_data(3)
    );
\cam_a_0_bits_data[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFFF"
    )
        port map (
      I0 => \^shift_reg[31]_3\,
      I1 => \^shift_reg[31]_1\,
      I2 => \cdc_reg_reg[31]\(0),
      I3 => \^shift_reg[31]_2\,
      I4 => \cdc_reg_reg[31]\(4),
      O => \cam_a_0_bits_data[35]_i_2_n_0\
    );
\cam_a_0_bits_data[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => shift(5),
      I1 => \cam_a_0_bits_data[36]_i_2_n_0\,
      I2 => \^shift_reg[31]_0\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(4),
      O => mbypass_auto_in_1_a_bits_data(4)
    );
\cam_a_0_bits_data[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFFF"
    )
        port map (
      I0 => \^shift_reg[31]_3\,
      I1 => \^shift_reg[31]_1\,
      I2 => \cdc_reg_reg[31]\(1),
      I3 => \^shift_reg[31]_2\,
      I4 => \cdc_reg_reg[31]\(5),
      O => \cam_a_0_bits_data[36]_i_2_n_0\
    );
\cam_a_0_bits_data[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => shift(6),
      I1 => \cam_a_0_bits_data[37]_i_2_n_0\,
      I2 => \^shift_reg[31]_0\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(5),
      O => mbypass_auto_in_1_a_bits_data(5)
    );
\cam_a_0_bits_data[37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFFF"
    )
        port map (
      I0 => \^shift_reg[31]_3\,
      I1 => \^shift_reg[31]_1\,
      I2 => \cdc_reg_reg[31]\(2),
      I3 => \^shift_reg[31]_2\,
      I4 => \cdc_reg_reg[31]\(6),
      O => \cam_a_0_bits_data[37]_i_2_n_0\
    );
\cam_a_0_bits_data[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => shift(7),
      I1 => \cam_a_0_bits_data[38]_i_2_n_0\,
      I2 => \^shift_reg[31]_0\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(6),
      O => mbypass_auto_in_1_a_bits_data(6)
    );
\cam_a_0_bits_data[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFFF"
    )
        port map (
      I0 => \^shift_reg[31]_3\,
      I1 => \^shift_reg[31]_1\,
      I2 => \cdc_reg_reg[31]\(3),
      I3 => \^shift_reg[31]_2\,
      I4 => \cdc_reg_reg[31]\(7),
      O => \cam_a_0_bits_data[38]_i_2_n_0\
    );
\cam_a_0_bits_data[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => shift(8),
      I1 => \shift[4]_i_2_n_0\,
      I2 => \^shift_reg[31]_0\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(7),
      O => mbypass_auto_in_1_a_bits_data(7)
    );
\cam_a_0_bits_data[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => shift(10),
      I1 => \shift[6]_i_2_n_0\,
      I2 => \^shift_reg[31]_0\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(8),
      O => mbypass_auto_in_1_a_bits_data(8)
    );
\cam_a_0_bits_data[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => shift(11),
      I1 => \shift[7]_i_2_n_0\,
      I2 => \^shift_reg[31]_0\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(9),
      O => mbypass_auto_in_1_a_bits_data(9)
    );
\cam_a_0_bits_data[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFAABA0000"
    )
        port map (
      I0 => shift(12),
      I1 => \^shift_reg[31]_3\,
      I2 => \cdc_reg_reg[0]\,
      I3 => \^shift_reg[31]_0\,
      I4 => \cdc_reg_reg[3]\,
      I5 => \cdc_reg_reg[31]\(10),
      O => mbypass_auto_in_1_a_bits_data(10)
    );
\cam_a_0_bits_data[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFAABA0000"
    )
        port map (
      I0 => shift(13),
      I1 => \^shift_reg[31]_3\,
      I2 => \cdc_reg_reg[1]\,
      I3 => \^shift_reg[31]_0\,
      I4 => \cdc_reg_reg[3]\,
      I5 => \cdc_reg_reg[31]\(11),
      O => mbypass_auto_in_1_a_bits_data(11)
    );
\cam_a_0_bits_data[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFAABA0000"
    )
        port map (
      I0 => shift(14),
      I1 => \^shift_reg[31]_3\,
      I2 => \cdc_reg_reg[2]\,
      I3 => \^shift_reg[31]_0\,
      I4 => \cdc_reg_reg[3]\,
      I5 => \cdc_reg_reg[31]\(12),
      O => mbypass_auto_in_1_a_bits_data(12)
    );
\cam_a_0_bits_data[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFAABA0000"
    )
        port map (
      I0 => shift(15),
      I1 => \^shift_reg[31]_3\,
      I2 => \cdc_reg_reg[3]_4\,
      I3 => \^shift_reg[31]_0\,
      I4 => \cdc_reg_reg[3]\,
      I5 => \cdc_reg_reg[31]\(13),
      O => mbypass_auto_in_1_a_bits_data(13)
    );
\cam_a_0_bits_data[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(16),
      I1 => \^shift_reg[31]_0\,
      I2 => \shift[12]_i_2_n_0\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(14),
      O => mbypass_auto_in_1_a_bits_data(14)
    );
\cam_a_0_bits_data[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(17),
      I1 => \^shift_reg[31]_0\,
      I2 => \shift[13]_i_2_n_0\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(15),
      O => mbypass_auto_in_1_a_bits_data(15)
    );
\cam_a_0_bits_data[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(19),
      I1 => \^shift_reg[31]_0\,
      I2 => \shift[15]_i_2_n_0\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(16),
      O => mbypass_auto_in_1_a_bits_data(16)
    );
\cam_a_0_bits_data[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(20),
      I1 => \^shift_reg[31]_0\,
      I2 => \cdc_reg_reg[4]\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(17),
      O => mbypass_auto_in_1_a_bits_data(17)
    );
\cam_a_0_bits_data[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(21),
      I1 => \^shift_reg[31]_0\,
      I2 => \cdc_reg_reg[5]_0\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(18),
      O => mbypass_auto_in_1_a_bits_data(18)
    );
\cam_a_0_bits_data[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(22),
      I1 => \^shift_reg[31]_0\,
      I2 => \cdc_reg_reg[6]\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(19),
      O => mbypass_auto_in_1_a_bits_data(19)
    );
\cam_a_0_bits_data[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(23),
      I1 => \^shift_reg[31]_0\,
      I2 => \cdc_reg_reg[7]\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(20),
      O => mbypass_auto_in_1_a_bits_data(20)
    );
\cam_a_0_bits_data[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(24),
      I1 => \^shift_reg[31]_0\,
      I2 => \state_reg[2]_7\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(21),
      O => mbypass_auto_in_1_a_bits_data(21)
    );
\cam_a_0_bits_data[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(25),
      I1 => \^shift_reg[31]_0\,
      I2 => \state_reg[2]_6\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(22),
      O => mbypass_auto_in_1_a_bits_data(22)
    );
\cam_a_0_bits_data[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(26),
      I1 => \^shift_reg[31]_0\,
      I2 => \state_reg[2]_5\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(23),
      O => mbypass_auto_in_1_a_bits_data(23)
    );
\cam_a_0_bits_data[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(28),
      I1 => \^shift_reg[31]_0\,
      I2 => \state_reg[2]_4\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(24),
      O => mbypass_auto_in_1_a_bits_data(24)
    );
\cam_a_0_bits_data[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(29),
      I1 => \^shift_reg[31]_0\,
      I2 => \state_reg[2]_3\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(25),
      O => mbypass_auto_in_1_a_bits_data(25)
    );
\cam_a_0_bits_data[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(30),
      I1 => \^shift_reg[31]_0\,
      I2 => \state_reg[2]_2\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(26),
      O => mbypass_auto_in_1_a_bits_data(26)
    );
\cam_a_0_bits_data[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => shift(31),
      I1 => \^shift_reg[31]_0\,
      I2 => \state_reg[2]_1\,
      I3 => \cdc_reg_reg[3]\,
      I4 => \cdc_reg_reg[31]\(27),
      O => mbypass_auto_in_1_a_bits_data(27)
    );
\cam_a_0_bits_mask[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB80000"
    )
        port map (
      I0 => \^chiplink_auto_mbypass_out_a_bits_mask\(0),
      I1 => bundleOut_0_a_bits_mask_rdata_written_once_reg,
      I2 => \bundleOut_0_a_bits_mask_rdata_0_reg[3]\(0),
      I3 => \cdc_reg_reg[5]\,
      I4 => \cdc_reg_reg[10]_1\,
      O => hints_auto_in_a_bits_mask(0)
    );
\cam_a_0_bits_mask[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB80000"
    )
        port map (
      I0 => \^chiplink_auto_mbypass_out_a_bits_mask\(1),
      I1 => bundleOut_0_a_bits_mask_rdata_written_once_reg,
      I2 => \bundleOut_0_a_bits_mask_rdata_0_reg[3]\(1),
      I3 => \cdc_reg_reg[5]\,
      I4 => \cdc_reg_reg[10]_2\,
      O => hints_auto_in_a_bits_mask(1)
    );
\cam_a_0_bits_mask[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB80000"
    )
        port map (
      I0 => \^chiplink_auto_mbypass_out_a_bits_mask\(2),
      I1 => bundleOut_0_a_bits_mask_rdata_written_once_reg,
      I2 => \bundleOut_0_a_bits_mask_rdata_0_reg[3]\(2),
      I3 => \cdc_reg_reg[5]\,
      I4 => \cdc_reg_reg[10]\,
      O => hints_auto_in_a_bits_mask(2)
    );
\cam_a_0_bits_mask[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB80000"
    )
        port map (
      I0 => \^chiplink_auto_mbypass_out_a_bits_mask\(3),
      I1 => bundleOut_0_a_bits_mask_rdata_written_once_reg,
      I2 => \bundleOut_0_a_bits_mask_rdata_0_reg[3]\(3),
      I3 => \cdc_reg_reg[5]\,
      I4 => \cdc_reg_reg[10]_0\,
      O => hints_auto_in_a_bits_mask(3)
    );
\cam_a_0_bits_mask[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEE00000E00"
    )
        port map (
      I0 => \cdc_reg_reg[5]\,
      I1 => \^chiplink_auto_mbypass_out_a_bits_mask\(0),
      I2 => \q_address0_r_reg[1]\,
      I3 => \q_address0_r_reg[2]\,
      I4 => \q_address0_r_reg[0]\,
      I5 => p_9_in,
      O => hints_auto_in_a_bits_mask(4)
    );
\cam_a_0_bits_mask[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAA08"
    )
        port map (
      I0 => \cdc_reg_reg[3]\,
      I1 => \cdc_reg_reg[31]\(0),
      I2 => \^shift_reg[23]_0\,
      I3 => shift(0),
      I4 => \cdc_reg_reg[3]_3\,
      I5 => bypass_reg_rep_0,
      O => \^chiplink_auto_mbypass_out_a_bits_mask\(0)
    );
\cam_a_0_bits_mask[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEE0E000000"
    )
        port map (
      I0 => \cdc_reg_reg[5]\,
      I1 => \^chiplink_auto_mbypass_out_a_bits_mask\(1),
      I2 => \q_address0_r_reg[1]\,
      I3 => \q_address0_r_reg[2]\,
      I4 => \q_address0_r_reg[0]\,
      I5 => p_9_in,
      O => hints_auto_in_a_bits_mask(5)
    );
\cam_a_0_bits_mask[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF888A"
    )
        port map (
      I0 => \cdc_reg_reg[3]\,
      I1 => shift(9),
      I2 => \^shift_reg[31]_0\,
      I3 => \shift[5]_i_2_n_0\,
      I4 => \cdc_reg_reg[3]_2\,
      I5 => bypass_reg_rep_0,
      O => \^chiplink_auto_mbypass_out_a_bits_mask\(1)
    );
\cam_a_0_bits_mask[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEE0000E000"
    )
        port map (
      I0 => \cdc_reg_reg[5]\,
      I1 => \^chiplink_auto_mbypass_out_a_bits_mask\(2),
      I2 => \q_address0_r_reg[1]\,
      I3 => \q_address0_r_reg[2]\,
      I4 => \q_address0_r_reg[0]\,
      I5 => p_11_in,
      O => hints_auto_in_a_bits_mask(6)
    );
\cam_a_0_bits_mask[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8A88"
    )
        port map (
      I0 => \cdc_reg_reg[3]\,
      I1 => shift(18),
      I2 => \^shift_reg[31]_0\,
      I3 => \shift[14]_i_2_n_0\,
      I4 => \cdc_reg_reg[3]_1\,
      I5 => bypass_reg_rep_0,
      O => \^chiplink_auto_mbypass_out_a_bits_mask\(2)
    );
\cam_a_0_bits_mask[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEE0000000"
    )
        port map (
      I0 => \cdc_reg_reg[5]\,
      I1 => \^chiplink_auto_mbypass_out_a_bits_mask\(3),
      I2 => \q_address0_r_reg[1]\,
      I3 => \q_address0_r_reg[2]\,
      I4 => \q_address0_r_reg[0]\,
      I5 => p_11_in,
      O => hints_auto_in_a_bits_mask(7)
    );
\cam_a_0_bits_mask[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8A88"
    )
        port map (
      I0 => \cdc_reg_reg[3]\,
      I1 => shift(27),
      I2 => \^shift_reg[31]_0\,
      I3 => \state_reg[2]_0\,
      I4 => \cdc_reg_reg[3]_0\,
      I5 => bypass_reg_rep_0,
      O => \^chiplink_auto_mbypass_out_a_bits_mask\(3)
    );
data_reg_0_7_0_5_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^free_reg[7]\,
      O => p_0_in
    );
data_reg_0_7_0_5_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBABAAABA"
    )
        port map (
      I0 => sync_0_reg,
      I1 => \^free_reg[4]_4\,
      I2 => last,
      I3 => fixer_1_auto_in_a_ready,
      I4 => full_reg,
      I5 => bypass_reg_rep,
      O => \^free_reg[4]_0\
    );
data_reg_0_7_0_5_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \cdc_reg_reg[3]\,
      I1 => \^shift_reg[31]_3\,
      I2 => \^shift_reg[31]_2\,
      I3 => \^shift_reg[31]_1\,
      I4 => \^shift_reg[31]_0\,
      O => \^free_reg[4]_4\
    );
data_reg_0_7_0_5_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => \r_4_reg[0]\,
      I1 => \r_4_reg[2]\,
      I2 => a_first,
      I3 => \state_reg[0]_4\,
      I4 => \^q_last_count_reg[4]\,
      I5 => cams_3_io_alloc_ready,
      O => \^free_reg[7]\
    );
data_reg_0_7_0_5_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFFFFFFFDFFF"
    )
        port map (
      I0 => \^q_last_count_reg[4]\,
      I1 => \state_reg[0]_4\,
      I2 => a_first,
      I3 => \cdc_reg_reg[31]\(15),
      I4 => \state_reg[0]_3\,
      I5 => Q(2),
      O => \^free_reg[4]_1\
    );
\data_reg_0_7_0_5_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011101115"
    )
        port map (
      I0 => \cdc_reg_reg[14]\,
      I1 => Q(2),
      I2 => \state_reg[0]_2\,
      I3 => \state_reg[1]_2\,
      I4 => \cdc_reg_reg[31]\(15),
      I5 => \^free_reg[4]_0\,
      O => \free_reg[4]\
    );
\data_reg_0_7_0_5_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000003088B8"
    )
        port map (
      I0 => Q(1),
      I1 => \state_reg[0]_3\,
      I2 => \cdc_reg_reg[31]\(14),
      I3 => \cdc_reg_reg[31]\(13),
      I4 => Q(0),
      I5 => \^free_reg[4]_1\,
      O => \free_reg[3]\
    );
\data_reg_0_7_0_5_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C022E2"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(13),
      I1 => \state_reg[0]_3\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \cdc_reg_reg[31]\(14),
      I5 => \^free_reg[4]_1\,
      O => \free_reg[4]_2\
    );
\free[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015100000000"
    )
        port map (
      I0 => \r_4_reg[0]_0\,
      I1 => \cdc_reg_reg[31]\(15),
      I2 => \state_reg[0]_3\,
      I3 => Q(2),
      I4 => \^free_reg[4]_0\,
      I5 => \free_reg[6]\(0),
      O => \free_reg[4]_3\
    );
\free[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8FFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \state_reg[0]_3\,
      I2 => \cdc_reg_reg[31]\(15),
      I3 => \^free_reg[4]_0\,
      I4 => \r_4_reg[0]_1\,
      I5 => cams_0_io_alloc_ready,
      O => \free_reg[7]_0\
    );
\free[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \r_4_reg[2]\,
      I1 => a_first,
      I2 => \state_reg[0]_4\,
      I3 => \^q_last_count_reg[4]\,
      I4 => \free_reg[7]_6\,
      O => \free_reg[7]_1\
    );
\free[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \r_4_reg[2]\,
      I1 => \r_4_reg[0]\,
      I2 => a_first,
      I3 => \state_reg[0]_4\,
      I4 => \^q_last_count_reg[4]\,
      I5 => cams_7_io_alloc_ready,
      O => \free_reg[7]_2\
    );
\free[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \r_4_reg[2]\,
      I1 => \r_4_reg[0]_0\,
      I2 => a_first,
      I3 => \state_reg[0]_4\,
      I4 => \^q_last_count_reg[4]\,
      I5 => cams_6_io_alloc_ready,
      O => \free_reg[7]_3\
    );
\free[7]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \r_4_reg[2]\,
      I1 => a_first,
      I2 => \state_reg[0]_4\,
      I3 => \^q_last_count_reg[4]\,
      I4 => \free_reg[7]_7\,
      O => \free_reg[7]_4\
    );
\free[7]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \r_4_reg[2]\,
      I1 => a_first,
      I2 => \state_reg[0]_4\,
      I3 => \^q_last_count_reg[4]\,
      I4 => \free_reg[7]_8\,
      O => \free_reg[7]_5\
    );
\io_axi4_0_wdata[32]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(0),
      I1 => \cdc_reg_reg[3]\,
      I2 => \cdc_reg_reg[31]\(1),
      I3 => \^shift_reg[23]_0\,
      I4 => shift(1),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(0)
    );
\io_axi4_0_wdata[33]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(1),
      I1 => \cdc_reg_reg[3]\,
      I2 => \cdc_reg_reg[31]\(2),
      I3 => \^shift_reg[23]_0\,
      I4 => shift(2),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(1)
    );
\io_axi4_0_wdata[34]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(2),
      I1 => \cdc_reg_reg[3]\,
      I2 => \cdc_reg_reg[31]\(3),
      I3 => \^shift_reg[23]_0\,
      I4 => shift(3),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(2)
    );
\io_axi4_0_wdata[35]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE222E"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(3),
      I1 => \cdc_reg_reg[3]\,
      I2 => \^shift_reg[31]_0\,
      I3 => \cam_a_0_bits_data[35]_i_2_n_0\,
      I4 => shift(4),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(3)
    );
\io_axi4_0_wdata[36]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE222E"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(4),
      I1 => \cdc_reg_reg[3]\,
      I2 => \^shift_reg[31]_0\,
      I3 => \cam_a_0_bits_data[36]_i_2_n_0\,
      I4 => shift(5),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(4)
    );
\io_axi4_0_wdata[37]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE222E"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(5),
      I1 => \cdc_reg_reg[3]\,
      I2 => \^shift_reg[31]_0\,
      I3 => \cam_a_0_bits_data[37]_i_2_n_0\,
      I4 => shift(6),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(5)
    );
\io_axi4_0_wdata[38]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE222E"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(6),
      I1 => \cdc_reg_reg[3]\,
      I2 => \^shift_reg[31]_0\,
      I3 => \cam_a_0_bits_data[38]_i_2_n_0\,
      I4 => shift(7),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(6)
    );
\io_axi4_0_wdata[39]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE222E"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(7),
      I1 => \cdc_reg_reg[3]\,
      I2 => \^shift_reg[31]_0\,
      I3 => \shift[4]_i_2_n_0\,
      I4 => shift(8),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(7)
    );
\io_axi4_0_wdata[40]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE222E"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(8),
      I1 => \cdc_reg_reg[3]\,
      I2 => \^shift_reg[31]_0\,
      I3 => \shift[6]_i_2_n_0\,
      I4 => shift(10),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(8)
    );
\io_axi4_0_wdata[41]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE222E"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(9),
      I1 => \cdc_reg_reg[3]\,
      I2 => \^shift_reg[31]_0\,
      I3 => \shift[7]_i_2_n_0\,
      I4 => shift(11),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(9)
    );
\io_axi4_0_wdata[46]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(14),
      I1 => \cdc_reg_reg[3]\,
      I2 => \shift[12]_i_2_n_0\,
      I3 => \^shift_reg[31]_0\,
      I4 => shift(16),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(10)
    );
\io_axi4_0_wdata[47]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(15),
      I1 => \cdc_reg_reg[3]\,
      I2 => \shift[13]_i_2_n_0\,
      I3 => \^shift_reg[31]_0\,
      I4 => shift(17),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(11)
    );
\io_axi4_0_wdata[48]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(16),
      I1 => \cdc_reg_reg[3]\,
      I2 => \shift[15]_i_2_n_0\,
      I3 => \^shift_reg[31]_0\,
      I4 => shift(19),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(12)
    );
\io_axi4_0_wdata[49]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(17),
      I1 => \cdc_reg_reg[3]\,
      I2 => \cdc_reg_reg[4]\,
      I3 => \^shift_reg[31]_0\,
      I4 => shift(20),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(13)
    );
\io_axi4_0_wdata[50]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(18),
      I1 => \cdc_reg_reg[3]\,
      I2 => \cdc_reg_reg[5]_0\,
      I3 => \^shift_reg[31]_0\,
      I4 => shift(21),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(14)
    );
\io_axi4_0_wdata[51]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(19),
      I1 => \cdc_reg_reg[3]\,
      I2 => \cdc_reg_reg[6]\,
      I3 => \^shift_reg[31]_0\,
      I4 => shift(22),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(15)
    );
\io_axi4_0_wdata[52]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(20),
      I1 => \cdc_reg_reg[3]\,
      I2 => \cdc_reg_reg[7]\,
      I3 => \^shift_reg[31]_0\,
      I4 => shift(23),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_data(16)
    );
\q_last_count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880080"
    )
        port map (
      I0 => valid_reg,
      I1 => source_valid_io_out,
      I2 => \^q_last_count_reg[4]\,
      I3 => a_first_reg_0,
      I4 => \state_reg[1]_1\,
      O => \^e\(0)
    );
\q_last_count[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11105555"
    )
        port map (
      I0 => bypass_reg_rep,
      I1 => full_reg,
      I2 => \stalls_id_6_reg[1]\,
      I3 => state_1_reg,
      I4 => last,
      I5 => \^free_reg[4]_4\,
      O => \^q_last_count_reg[4]\
    );
\saved_source[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008A"
    )
        port map (
      I0 => last,
      I1 => \^shift_reg[23]_0\,
      I2 => \cdc_reg_reg[3]\,
      I3 => a_first_reg_1,
      I4 => bypass_reg_rep,
      O => \saved_address_reg[0]\
    );
\shift[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5404"
    )
        port map (
      I0 => \shift[3]_i_2_n_0\,
      I1 => \cdc_reg_reg[28]\,
      I2 => \^shift_reg[31]_3\,
      I3 => \cdc_reg_reg[8]\,
      I4 => \shift[0]_i_3_n_0\,
      O => \_shift_T_1\(0)
    );
\shift[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000100010"
    )
        port map (
      I0 => \^shift_reg[31]_3\,
      I1 => \^shift_reg[31]_1\,
      I2 => \cdc_reg_reg[31]\(0),
      I3 => \^shift_reg[31]_2\,
      I4 => \cdc_reg_reg[31]\(4),
      I5 => \^shift_reg[31]_0\,
      O => \shift[0]_i_3_n_0\
    );
\shift[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA0ACA0FFFFACA0"
    )
        port map (
      I0 => \shift[12]_i_2_n_0\,
      I1 => \cdc_reg_reg[20]\,
      I2 => \^shift_reg[31]_0\,
      I3 => \^shift_reg[31]_3\,
      I4 => \cdc_reg_reg[31]\(12),
      I5 => \^shift_reg[23]_0\,
      O => \_shift_T_1\(12)
    );
\shift[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(0),
      I1 => \^shift_reg[31]_2\,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_3\,
      I4 => \cdc_reg_reg[4]_0\,
      O => \shift[12]_i_2_n_0\
    );
\shift[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA0ACA0FFFFACA0"
    )
        port map (
      I0 => \shift[13]_i_2_n_0\,
      I1 => \cdc_reg_reg[21]\,
      I2 => \^shift_reg[31]_0\,
      I3 => \^shift_reg[31]_3\,
      I4 => \cdc_reg_reg[31]\(13),
      I5 => \^shift_reg[23]_0\,
      O => \_shift_T_1\(13)
    );
\shift[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(1),
      I1 => \^shift_reg[31]_2\,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_3\,
      I4 => \cdc_reg_reg[5]_1\,
      O => \shift[13]_i_2_n_0\
    );
\shift[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA0ACA0FFFFACA0"
    )
        port map (
      I0 => \shift[14]_i_2_n_0\,
      I1 => \cdc_reg_reg[22]\,
      I2 => \^shift_reg[31]_0\,
      I3 => \^shift_reg[31]_3\,
      I4 => \cdc_reg_reg[31]\(14),
      I5 => \^shift_reg[23]_0\,
      O => \_shift_T_1\(14)
    );
\shift[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(2),
      I1 => \^shift_reg[31]_2\,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_3\,
      I4 => \cdc_reg_reg[6]_0\,
      O => \shift[14]_i_2_n_0\
    );
\shift[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA0ACA0FFFFACA0"
    )
        port map (
      I0 => \shift[15]_i_2_n_0\,
      I1 => \cdc_reg_reg[23]\,
      I2 => \^shift_reg[31]_0\,
      I3 => \^shift_reg[31]_3\,
      I4 => \cdc_reg_reg[31]\(15),
      I5 => \^shift_reg[23]_0\,
      O => \_shift_T_1\(15)
    );
\shift[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(3),
      I1 => \^shift_reg[31]_2\,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_3\,
      I4 => \cdc_reg_reg[7]_0\,
      O => \shift[15]_i_2_n_0\
    );
\shift[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5404"
    )
        port map (
      I0 => \shift[3]_i_2_n_0\,
      I1 => \cdc_reg_reg[29]\,
      I2 => \^shift_reg[31]_3\,
      I3 => \cdc_reg_reg[9]\,
      I4 => \shift[1]_i_3_n_0\,
      O => \_shift_T_1\(1)
    );
\shift[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000100010"
    )
        port map (
      I0 => \^shift_reg[31]_3\,
      I1 => \^shift_reg[31]_1\,
      I2 => \cdc_reg_reg[31]\(1),
      I3 => \^shift_reg[31]_2\,
      I4 => \cdc_reg_reg[31]\(5),
      I5 => \^shift_reg[31]_0\,
      O => \shift[1]_i_3_n_0\
    );
\shift[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA0ACA0FFFFACA0"
    )
        port map (
      I0 => \state_reg[2]_7\,
      I1 => \shift[20]_i_3_n_0\,
      I2 => \^shift_reg[31]_0\,
      I3 => \^shift_reg[31]_3\,
      I4 => \cdc_reg_reg[31]\(20),
      I5 => \^shift_reg[23]_0\,
      O => \_shift_T_1\(20)
    );
\shift[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(28),
      I1 => \^shift_reg[31]_2\,
      I2 => \^shift_reg[31]_1\,
      O => \shift[20]_i_3_n_0\
    );
\shift[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA0ACA0FFFFACA0"
    )
        port map (
      I0 => \state_reg[2]_6\,
      I1 => \shift[21]_i_3_n_0\,
      I2 => \^shift_reg[31]_0\,
      I3 => \^shift_reg[31]_3\,
      I4 => \cdc_reg_reg[31]\(21),
      I5 => \^shift_reg[23]_0\,
      O => \_shift_T_1\(21)
    );
\shift[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(29),
      I1 => \^shift_reg[31]_2\,
      I2 => \^shift_reg[31]_1\,
      O => \shift[21]_i_3_n_0\
    );
\shift[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA0ACA0FFFFACA0"
    )
        port map (
      I0 => \state_reg[2]_5\,
      I1 => \shift[22]_i_3_n_0\,
      I2 => \^shift_reg[31]_0\,
      I3 => \^shift_reg[31]_3\,
      I4 => \cdc_reg_reg[31]\(22),
      I5 => \^shift_reg[23]_0\,
      O => \_shift_T_1\(22)
    );
\shift[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(30),
      I1 => \^shift_reg[31]_2\,
      I2 => \^shift_reg[31]_1\,
      O => \shift[22]_i_3_n_0\
    );
\shift[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA0ACA0FFFFACA0"
    )
        port map (
      I0 => \state_reg[2]_0\,
      I1 => \shift[23]_i_3_n_0\,
      I2 => \^shift_reg[31]_0\,
      I3 => \^shift_reg[31]_3\,
      I4 => \cdc_reg_reg[31]\(23),
      I5 => \^shift_reg[23]_0\,
      O => \_shift_T_1\(23)
    );
\shift[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \cdc_reg_reg[31]\(31),
      I1 => \^shift_reg[31]_2\,
      I2 => \^shift_reg[31]_1\,
      O => \shift[23]_i_3_n_0\
    );
\shift[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^shift_reg[31]_0\,
      I1 => \^shift_reg[31]_1\,
      I2 => \^shift_reg[31]_2\,
      I3 => \^shift_reg[31]_3\,
      O => \^shift_reg[23]_0\
    );
\shift[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \state_reg[2]_4\,
      I1 => \^shift_reg[31]_0\,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_2\,
      I4 => \^shift_reg[31]_3\,
      I5 => \cdc_reg_reg[31]\(24),
      O => \_shift_T_1\(24)
    );
\shift[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \state_reg[2]_3\,
      I1 => \^shift_reg[31]_0\,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_2\,
      I4 => \^shift_reg[31]_3\,
      I5 => \cdc_reg_reg[31]\(25),
      O => \_shift_T_1\(25)
    );
\shift[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \state_reg[2]_2\,
      I1 => \^shift_reg[31]_0\,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_2\,
      I4 => \^shift_reg[31]_3\,
      I5 => \cdc_reg_reg[31]\(26),
      O => \_shift_T_1\(26)
    );
\shift[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \state_reg[2]_1\,
      I1 => \^shift_reg[31]_0\,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_2\,
      I4 => \^shift_reg[31]_3\,
      I5 => \cdc_reg_reg[31]\(27),
      O => \_shift_T_1\(27)
    );
\shift[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \state_reg[2]_8\,
      I1 => \^shift_reg[31]_0\,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_2\,
      I4 => \^shift_reg[31]_3\,
      I5 => \cdc_reg_reg[31]\(28),
      O => \_shift_T_1\(28)
    );
\shift[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \state_reg[2]_9\,
      I1 => \^shift_reg[31]_0\,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_2\,
      I4 => \^shift_reg[31]_3\,
      I5 => \cdc_reg_reg[31]\(29),
      O => \_shift_T_1\(29)
    );
\shift[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5404"
    )
        port map (
      I0 => \shift[3]_i_2_n_0\,
      I1 => \cdc_reg_reg[30]\,
      I2 => \^shift_reg[31]_3\,
      I3 => \cdc_reg_reg[10]_3\,
      I4 => \shift[2]_i_3_n_0\,
      O => \_shift_T_1\(2)
    );
\shift[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000100010"
    )
        port map (
      I0 => \^shift_reg[31]_3\,
      I1 => \^shift_reg[31]_1\,
      I2 => \cdc_reg_reg[31]\(2),
      I3 => \^shift_reg[31]_2\,
      I4 => \cdc_reg_reg[31]\(6),
      I5 => \^shift_reg[31]_0\,
      O => \shift[2]_i_3_n_0\
    );
\shift[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \state_reg[2]_10\,
      I1 => \^shift_reg[31]_0\,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_2\,
      I4 => \^shift_reg[31]_3\,
      I5 => \cdc_reg_reg[31]\(30),
      O => \_shift_T_1\(30)
    );
\shift[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \state_reg[2]_11\,
      I1 => \^shift_reg[31]_0\,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_2\,
      I4 => \^shift_reg[31]_3\,
      I5 => \cdc_reg_reg[31]\(31),
      O => \_shift_T_1\(31)
    );
\shift[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5404"
    )
        port map (
      I0 => \shift[3]_i_2_n_0\,
      I1 => \cdc_reg_reg[31]_0\,
      I2 => \^shift_reg[31]_3\,
      I3 => \cdc_reg_reg[11]\,
      I4 => \shift[3]_i_4_n_0\,
      O => \_shift_T_1\(3)
    );
\shift[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => \^shift_reg[31]_0\,
      I1 => \^shift_reg[31]_1\,
      I2 => \^shift_reg[31]_2\,
      I3 => \^shift_reg[31]_3\,
      O => \shift[3]_i_2_n_0\
    );
\shift[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000100010"
    )
        port map (
      I0 => \^shift_reg[31]_3\,
      I1 => \^shift_reg[31]_1\,
      I2 => \cdc_reg_reg[31]\(3),
      I3 => \^shift_reg[31]_2\,
      I4 => \cdc_reg_reg[31]\(7),
      I5 => \^shift_reg[31]_0\,
      O => \shift[3]_i_4_n_0\
    );
\shift[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \shift[4]_i_2_n_0\,
      I1 => \^shift_reg[31]_0\,
      I2 => \cdc_reg_reg[31]\(4),
      I3 => \^shift_reg[23]_0\,
      I4 => \shift[4]_i_3_n_0\,
      O => \_shift_T_1\(4)
    );
\shift[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \^shift_reg[31]_3\,
      I1 => \cdc_reg_reg[31]\(8),
      I2 => \^shift_reg[31]_2\,
      I3 => \cdc_reg_reg[31]\(4),
      I4 => \^shift_reg[31]_1\,
      I5 => \cdc_reg_reg[31]\(0),
      O => \shift[4]_i_2_n_0\
    );
\shift[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8888888"
    )
        port map (
      I0 => \cdc_reg_reg[12]\,
      I1 => \^shift_reg[31]_3\,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_2\,
      I4 => \cdc_reg_reg[31]\(28),
      I5 => \^shift_reg[31]_0\,
      O => \shift[4]_i_3_n_0\
    );
\shift[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \shift[5]_i_2_n_0\,
      I1 => \^shift_reg[31]_0\,
      I2 => \cdc_reg_reg[31]\(5),
      I3 => \^shift_reg[23]_0\,
      I4 => \shift[5]_i_3_n_0\,
      O => \_shift_T_1\(5)
    );
\shift[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \^shift_reg[31]_3\,
      I1 => \cdc_reg_reg[31]\(9),
      I2 => \^shift_reg[31]_2\,
      I3 => \cdc_reg_reg[31]\(5),
      I4 => \^shift_reg[31]_1\,
      I5 => \cdc_reg_reg[31]\(1),
      O => \shift[5]_i_2_n_0\
    );
\shift[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8888888"
    )
        port map (
      I0 => \cdc_reg_reg[13]\,
      I1 => \^shift_reg[31]_3\,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_2\,
      I4 => \cdc_reg_reg[31]\(29),
      I5 => \^shift_reg[31]_0\,
      O => \shift[5]_i_3_n_0\
    );
\shift[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \shift[6]_i_2_n_0\,
      I1 => \^shift_reg[31]_0\,
      I2 => \cdc_reg_reg[31]\(6),
      I3 => \^shift_reg[23]_0\,
      I4 => \shift[6]_i_3_n_0\,
      O => \_shift_T_1\(6)
    );
\shift[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \^shift_reg[31]_3\,
      I1 => \cdc_reg_reg[31]\(10),
      I2 => \^shift_reg[31]_2\,
      I3 => \cdc_reg_reg[31]\(6),
      I4 => \^shift_reg[31]_1\,
      I5 => \cdc_reg_reg[31]\(2),
      O => \shift[6]_i_2_n_0\
    );
\shift[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8888888"
    )
        port map (
      I0 => \cdc_reg_reg[14]_0\,
      I1 => \^shift_reg[31]_3\,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_2\,
      I4 => \cdc_reg_reg[31]\(30),
      I5 => \^shift_reg[31]_0\,
      O => \shift[6]_i_3_n_0\
    );
\shift[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \shift[7]_i_2_n_0\,
      I1 => \^shift_reg[31]_0\,
      I2 => \cdc_reg_reg[31]\(7),
      I3 => \^shift_reg[23]_0\,
      I4 => \shift[7]_i_3_n_0\,
      O => \_shift_T_1\(7)
    );
\shift[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \^shift_reg[31]_3\,
      I1 => \cdc_reg_reg[31]\(11),
      I2 => \^shift_reg[31]_2\,
      I3 => \cdc_reg_reg[31]\(7),
      I4 => \^shift_reg[31]_1\,
      I5 => \cdc_reg_reg[31]\(3),
      O => \shift[7]_i_2_n_0\
    );
\shift[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8888888"
    )
        port map (
      I0 => \cdc_reg_reg[15]\,
      I1 => \^shift_reg[31]_3\,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_2\,
      I4 => \cdc_reg_reg[31]\(31),
      I5 => \^shift_reg[31]_0\,
      O => \shift[7]_i_3_n_0\
    );
\shift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(0),
      Q => shift(0),
      R => '0'
    );
\shift_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \cdc_reg_reg[19]\(2),
      Q => shift(10),
      R => '0'
    );
\shift_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \cdc_reg_reg[19]\(3),
      Q => shift(11),
      R => '0'
    );
\shift_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(12),
      Q => shift(12),
      R => '0'
    );
\shift_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(13),
      Q => shift(13),
      R => '0'
    );
\shift_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(14),
      Q => shift(14),
      R => '0'
    );
\shift_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(15),
      Q => shift(15),
      R => '0'
    );
\shift_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \cdc_reg_reg[19]\(4),
      Q => shift(16),
      R => '0'
    );
\shift_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \cdc_reg_reg[19]\(5),
      Q => shift(17),
      R => '0'
    );
\shift_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \cdc_reg_reg[19]\(6),
      Q => shift(18),
      R => '0'
    );
\shift_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \cdc_reg_reg[19]\(7),
      Q => shift(19),
      R => '0'
    );
\shift_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(1),
      Q => shift(1),
      R => '0'
    );
\shift_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(20),
      Q => shift(20),
      R => '0'
    );
\shift_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(21),
      Q => shift(21),
      R => '0'
    );
\shift_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(22),
      Q => shift(22),
      R => '0'
    );
\shift_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(23),
      Q => shift(23),
      R => '0'
    );
\shift_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(24),
      Q => shift(24),
      R => '0'
    );
\shift_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(25),
      Q => shift(25),
      R => '0'
    );
\shift_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(26),
      Q => shift(26),
      R => '0'
    );
\shift_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(27),
      Q => shift(27),
      R => '0'
    );
\shift_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(28),
      Q => shift(28),
      R => '0'
    );
\shift_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(29),
      Q => shift(29),
      R => '0'
    );
\shift_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(2),
      Q => shift(2),
      R => '0'
    );
\shift_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(30),
      Q => shift(30),
      R => '0'
    );
\shift_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(31),
      Q => shift(31),
      R => '0'
    );
\shift_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(3),
      Q => shift(3),
      R => '0'
    );
\shift_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(4),
      Q => shift(4),
      R => '0'
    );
\shift_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(5),
      Q => shift(5),
      R => '0'
    );
\shift_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(6),
      Q => shift(6),
      R => '0'
    );
\shift_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \_shift_T_1\(7),
      Q => shift(7),
      R => '0'
    );
\shift_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \cdc_reg_reg[19]\(0),
      Q => shift(8),
      R => '0'
    );
\shift_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \cdc_reg_reg[19]\(1),
      Q => shift(9),
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^shift_reg[31]_2\,
      I1 => state,
      I2 => \state[2]_i_2_n_0\,
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FF7700"
    )
        port map (
      I0 => \r_1_reg[2]\(0),
      I1 => \state_reg[1]_2\,
      I2 => \^state_reg[0]_0\,
      I3 => \^e\(0),
      I4 => \state_reg[0]_2\,
      O => \state_reg[0]_1\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A6"
    )
        port map (
      I0 => \^shift_reg[31]_1\,
      I1 => state,
      I2 => \^shift_reg[31]_2\,
      I3 => \state[2]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0F0F00050F00000"
    )
        port map (
      I0 => \r_1_reg[2]\(0),
      I1 => \^state_reg[0]_0\,
      I2 => resetn,
      I3 => \^e\(0),
      I4 => \state_reg[1]_2\,
      I5 => \state_reg[0]_2\,
      O => \state_reg[1]_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA6"
    )
        port map (
      I0 => \^shift_reg[31]_3\,
      I1 => state,
      I2 => \^shift_reg[31]_1\,
      I3 => \^shift_reg[31]_2\,
      I4 => \state[2]_i_2_n_0\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \state[3]_i_2_n_0\,
      I1 => resetn,
      I2 => state,
      I3 => \^state_reg[0]_0\,
      O => \state[2]_i_2_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ED00EE000000EE00"
    )
        port map (
      I0 => \^shift_reg[31]_0\,
      I1 => \state[3]_i_2_n_0\,
      I2 => \^state_reg[3]_0\,
      I3 => resetn,
      I4 => state,
      I5 => \^state_reg[0]_0\,
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^shift_reg[31]_0\,
      I1 => \^shift_reg[31]_1\,
      I2 => \^shift_reg[31]_2\,
      I3 => \^shift_reg[31]_3\,
      I4 => \cdc_reg_reg[3]\,
      I5 => a_first_reg_1,
      O => \state[3]_i_2_n_0\
    );
\state[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^shift_reg[31]_3\,
      I1 => \^shift_reg[31]_2\,
      I2 => \^shift_reg[31]_1\,
      O => \^state_reg[3]_0\
    );
\state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \q_last_count_reg[4]_0\(4),
      I1 => \q_last_count_reg[4]_0\(3),
      I2 => \q_last_count_reg[4]_0\(2),
      I3 => \q_last_count_reg[4]_0\(0),
      I4 => \q_last_count_reg[4]_0\(1),
      O => \^state_reg[0]_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \^shift_reg[31]_2\,
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \^shift_reg[31]_1\,
      R => '0'
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state[2]_i_1_n_0\,
      Q => \^shift_reg[31]_3\,
      R => '0'
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state[3]_i_1_n_0\,
      Q => \^shift_reg[31]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ParitalExtractor_1 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    valid_reg : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    \state_reg[0]_1\ : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_1_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_1_reg[0]\ : in STD_LOGIC;
    \q_last_count_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    resetn : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ParitalExtractor_1 : entity is "FPGA_ParitalExtractor_1";
end meisha_chiplink_master_0_1_FPGA_ParitalExtractor_1;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ParitalExtractor_1 is
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_6_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_4_n_0\ : STD_LOGIC;
  signal \state[1]_i_5_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \state[3]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_6_n_0\ : STD_LOGIC;
  signal \state[3]_i_7_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \state[0]_i_6\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \state[3]_i_5\ : label is "soft_lutpair399";
begin
  \state_reg[0]_0\ <= \^state_reg[0]_0\;
  \state_reg[1]_0\ <= \^state_reg[1]_0\;
\state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => resetn,
      I2 => \state[3]_i_2__0_n_0\,
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      O => E(0)
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFBFAAAABFBF"
    )
        port map (
      I0 => sync_0_reg,
      I1 => \state_reg[0]_1\,
      I2 => \state[0]_i_6_n_0\,
      I3 => state(1),
      I4 => \^state_reg[1]_0\,
      I5 => state(0),
      O => \^state_reg[0]_0\
    );
\state[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \q_last_count_reg[4]\(1),
      I1 => \q_last_count_reg[4]\(2),
      I2 => \q_last_count_reg[4]\(3),
      I3 => \q_last_count_reg[4]\(4),
      I4 => \q_last_count_reg[4]\(0),
      O => \^state_reg[1]_0\
    );
\state[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[3]\,
      O => \state[0]_i_6_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => resetn,
      I2 => \state[3]_i_2__0_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088888808"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => resetn,
      I2 => \^state_reg[1]_0\,
      I3 => \state[1]_i_3__0_n_0\,
      I4 => sync_0_reg,
      I5 => \state[1]_i_4_n_0\,
      O => \state_reg[1]_1\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3CC77C0F3FC57C0"
    )
        port map (
      I0 => \r_1_reg[2]\(2),
      I1 => \state[1]_i_5_n_0\,
      I2 => \^state_reg[1]_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => sync_0_reg,
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \state[1]_i_3__0_n_0\
    );
\state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \state[3]_i_6_n_0\,
      O => \state[1]_i_4_n_0\
    );
\state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000000000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \r_1_reg[2]\(2),
      I3 => \r_1_reg[2]\(1),
      I4 => \r_1_reg[2]\(0),
      I5 => \state[3]_i_6_n_0\,
      O => \state[1]_i_5_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => resetn,
      I2 => \state[3]_i_2__0_n_0\,
      O => \state[2]_i_1_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC88888808"
    )
        port map (
      I0 => \state[3]_i_2__0_n_0\,
      I1 => resetn,
      I2 => \state[3]_i_3__0_n_0\,
      I3 => sync_0_reg,
      I4 => \state[3]_i_5_n_0\,
      I5 => \state_reg_n_0_[3]\,
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888888888888"
    )
        port map (
      I0 => \state[3]_i_6_n_0\,
      I1 => \state[3]_i_3__0_n_0\,
      I2 => state(0),
      I3 => state(1),
      I4 => \r_1_reg[2]\(0),
      I5 => \state[3]_i_7_n_0\,
      O => \state[3]_i_2__0_n_0\
    );
\state[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => \r_1_reg[0]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \state[1]_i_3__0_n_0\,
      I5 => \^state_reg[1]_0\,
      O => \state[3]_i_3__0_n_0\
    );
\state[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[2]\,
      O => \state[3]_i_5_n_0\
    );
\state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => valid_reg,
      I5 => source_valid_io_out,
      O => \state[3]_i_6_n_0\
    );
\state[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_1_reg[2]\(1),
      I1 => \r_1_reg[2]\(2),
      O => \state[3]_i_7_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => '0'
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state[2]_i_1_n_0\,
      Q => \state_reg_n_0_[2]\,
      R => '0'
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state[3]_i_1_n_0\,
      Q => \state_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility is
  port (
    ram_real_last_io_deq_bits_MPORT_data : out STD_LOGIC;
    deq_ptr_value : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \deq_ptr_value_reg[1]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    \deq_ptr_value_reg[1]_1\ : in STD_LOGIC;
    \deq_ptr_value_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility : entity is "FPGA_QueueCompatibility";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility is
  signal \^deq_ptr_value\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_real_last_reg_0_3_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_real_last_reg_0_3_0_0 : label is "RAM16X1D";
begin
  deq_ptr_value(1 downto 0) <= \^deq_ptr_value\(1 downto 0);
\deq_ptr_value[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^deq_ptr_value\(0),
      I1 => \^deq_ptr_value\(1),
      O => \deq_ptr_value_reg[1]_0\
    );
\deq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \deq_ptr_value_reg[1]_2\,
      Q => \^deq_ptr_value\(0),
      R => resetn
    );
\deq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \deq_ptr_value_reg[1]_1\,
      Q => \^deq_ptr_value\(1),
      R => resetn
    );
ram_real_last_reg_0_3_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => '1',
      DPO => ram_real_last_io_deq_bits_MPORT_data,
      DPRA0 => \^deq_ptr_value\(0),
      DPRA1 => \^deq_ptr_value\(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_real_last_reg_0_3_0_0_SPO_UNCONNECTED,
      WCLK => clk,
      WE => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11 is
  port (
    count_9_reg : out STD_LOGIC;
    maybe_full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[5]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    maybe_full_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11 is
begin
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_2,
      Q => maybe_full_reg_0,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_extra_id,
      Q => count_9_reg,
      R => '0'
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \saved_source_reg[5]\(0),
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \saved_source_reg[5]\(1),
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \saved_source_reg[5]\(2),
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \saved_source_reg[5]\(3),
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \saved_source_reg[5]\(4),
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \saved_source_reg[5]\(5),
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \saved_source_reg[5]\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_120 is
  port (
    maybe_full_reg_0 : out STD_LOGIC;
    xbar_auto_out_0_d_bits_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    xbar_auto_out_0_d_bits_source : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_wen_reg[0]\ : out STD_LOGIC;
    \saved_source_reg[2]\ : out STD_LOGIC;
    \saved_source_reg[1]\ : out STD_LOGIC;
    \saved_source_reg[0]\ : out STD_LOGIC;
    count_9_reg : out STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_tl_state_size_reg[2]_0\ : in STD_LOGIC;
    xbar_auto_out_0_d_bits_opcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi4yank_1_auto_in_becho_tl_state_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_tl_state_size_reg[1]_0\ : in STD_LOGIC;
    \ram_tl_state_size_reg[0]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[6]_0\ : in STD_LOGIC;
    axi4yank_1_auto_in_becho_tl_state_source : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_tl_state_source_reg[5]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[4]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[0]_0\ : in STD_LOGIC;
    maybe_full_reg_3 : in STD_LOGIC;
    maybe_full_reg_4 : in STD_LOGIC;
    \ram_id_reg[1]\ : in STD_LOGIC;
    \ram_id_reg[0]\ : in STD_LOGIC;
    maybe_full_reg_5 : in STD_LOGIC;
    \ram_tl_state_size_reg[2]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_tl_state_size_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_tl_state_size_reg[2]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_tl_state_size_reg[1]_1\ : in STD_LOGIC;
    \ram_tl_state_size_reg[0]_1\ : in STD_LOGIC;
    \ram_tl_state_source_reg[6]_1\ : in STD_LOGIC;
    \ram_tl_state_source_reg[6]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_tl_state_source_reg[6]_3\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_tl_state_source_reg[6]_4\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_tl_state_source_reg[5]_1\ : in STD_LOGIC;
    \ram_tl_state_source_reg[4]_1\ : in STD_LOGIC;
    \ram_tl_state_source_reg[3]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[2]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[1]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[0]_1\ : in STD_LOGIC;
    \ram_extra_id_reg[0]_0\ : in STD_LOGIC;
    \ram_extra_id_reg[0]_1\ : in STD_LOGIC;
    \ram_extra_id_reg[0]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_120 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_120;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_120 is
  signal \^maybe_full_reg_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_opcode[2]_i_13_n_0\ : STD_LOGIC;
  signal \ram_opcode_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[3]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[4]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[5]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[6]\ : STD_LOGIC;
  signal \saved_size[0]_i_7_n_0\ : STD_LOGIC;
  signal \saved_size[1]_i_7_n_0\ : STD_LOGIC;
  signal \saved_size[2]_i_7_n_0\ : STD_LOGIC;
  signal \saved_size_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \saved_size_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \saved_size_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \saved_source[0]_i_10_n_0\ : STD_LOGIC;
  signal \saved_source[1]_i_10_n_0\ : STD_LOGIC;
  signal \saved_source[2]_i_10_n_0\ : STD_LOGIC;
  signal \saved_source[3]_i_6_n_0\ : STD_LOGIC;
  signal \saved_source[4]_i_6_n_0\ : STD_LOGIC;
  signal \saved_source[5]_i_6_n_0\ : STD_LOGIC;
  signal \saved_source_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \saved_source_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \saved_source_reg[5]_i_3_n_0\ : STD_LOGIC;
begin
  maybe_full_reg_0 <= \^maybe_full_reg_0\;
\count_7[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_extra_id_reg_n_0_[0]\,
      I1 => \ram_extra_id_reg[0]_0\,
      I2 => io_axi4_0_rid(1),
      I3 => \ram_extra_id_reg[0]_1\,
      I4 => io_axi4_0_rid(0),
      I5 => \ram_extra_id_reg[0]_2\,
      O => count_9_reg
    );
io_axi4_0_arvalid_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFF0CCAA00F0CC"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => maybe_full_reg_3,
      I2 => maybe_full_reg_4,
      I3 => \ram_id_reg[1]\,
      I4 => \ram_id_reg[0]\,
      I5 => maybe_full_reg_5,
      O => \ram_wen_reg[0]\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_2,
      Q => \^maybe_full_reg_0\,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_extra_id,
      Q => \ram_extra_id_reg_n_0_[0]\,
      R => '0'
    );
\ram_opcode[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[0]\,
      I1 => \ram_tl_state_source_reg[6]_2\(0),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_source_reg[6]_3\(0),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_source_reg[6]_4\(0),
      O => \ram_opcode[2]_i_13_n_0\
    );
\ram_opcode[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_opcode_reg[2]_i_10_n_0\,
      I1 => io_axi4_0_rid(3),
      I2 => \ram_tl_state_source_reg[0]_0\,
      I3 => xbar_auto_out_0_d_bits_opcode(0),
      I4 => axi4yank_1_auto_in_becho_tl_state_source(0),
      O => xbar_auto_out_0_d_bits_source(0)
    );
\ram_opcode_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_opcode[2]_i_13_n_0\,
      I1 => \ram_tl_state_source_reg[0]_1\,
      O => \ram_opcode_reg[2]_i_10_n_0\,
      S => io_axi4_0_rid(2)
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(0),
      Q => \ram_tl_state_size_reg_n_0_[0]\,
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(1),
      Q => \ram_tl_state_size_reg_n_0_[1]\,
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(2),
      Q => \ram_tl_state_size_reg_n_0_[2]\,
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \ram_tl_state_source_reg_n_0_[0]\,
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \ram_tl_state_source_reg_n_0_[1]\,
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \ram_tl_state_source_reg_n_0_[2]\,
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \ram_tl_state_source_reg_n_0_[3]\,
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \ram_tl_state_source_reg_n_0_[4]\,
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \ram_tl_state_source_reg_n_0_[5]\,
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \ram_tl_state_source_reg_n_0_[6]\,
      R => '0'
    );
\saved_size[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_size_reg[0]_i_4_n_0\,
      I1 => io_axi4_0_rid(3),
      I2 => \ram_tl_state_size_reg[0]_0\,
      I3 => xbar_auto_out_0_d_bits_opcode(0),
      I4 => axi4yank_1_auto_in_becho_tl_state_size(0),
      O => xbar_auto_out_0_d_bits_size(0)
    );
\saved_size[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_size_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_size_reg[2]_2\(0),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_size_reg[2]_3\(0),
      O => \saved_size[0]_i_7_n_0\
    );
\saved_size[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_size_reg[1]_i_4_n_0\,
      I1 => io_axi4_0_rid(3),
      I2 => \ram_tl_state_size_reg[1]_0\,
      I3 => xbar_auto_out_0_d_bits_opcode(0),
      I4 => axi4yank_1_auto_in_becho_tl_state_size(1),
      O => xbar_auto_out_0_d_bits_size(1)
    );
\saved_size[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_size_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_size_reg[2]_2\(1),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_size_reg[2]_3\(1),
      O => \saved_size[1]_i_7_n_0\
    );
\saved_size[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_size_reg[2]_i_4_n_0\,
      I1 => io_axi4_0_rid(3),
      I2 => \ram_tl_state_size_reg[2]_0\,
      I3 => xbar_auto_out_0_d_bits_opcode(0),
      I4 => axi4yank_1_auto_in_becho_tl_state_size(2),
      O => xbar_auto_out_0_d_bits_size(2)
    );
\saved_size[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_size_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_size_reg[2]_2\(2),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_size_reg[2]_3\(2),
      O => \saved_size[2]_i_7_n_0\
    );
\saved_size_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_size[0]_i_7_n_0\,
      I1 => \ram_tl_state_size_reg[0]_1\,
      O => \saved_size_reg[0]_i_4_n_0\,
      S => io_axi4_0_rid(2)
    );
\saved_size_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_size[1]_i_7_n_0\,
      I1 => \ram_tl_state_size_reg[1]_1\,
      O => \saved_size_reg[1]_i_4_n_0\,
      S => io_axi4_0_rid(2)
    );
\saved_size_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_size[2]_i_7_n_0\,
      I1 => \ram_tl_state_size_reg[2]_1\,
      O => \saved_size_reg[2]_i_4_n_0\,
      S => io_axi4_0_rid(2)
    );
\saved_source[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[1]\,
      I1 => \ram_tl_state_source_reg[6]_2\(1),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_source_reg[6]_3\(1),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_source_reg[6]_4\(1),
      O => \saved_source[0]_i_10_n_0\
    );
\saved_source[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[2]\,
      I1 => \ram_tl_state_source_reg[6]_2\(2),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_source_reg[6]_3\(2),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_source_reg[6]_4\(2),
      O => \saved_source[1]_i_10_n_0\
    );
\saved_source[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[3]\,
      I1 => \ram_tl_state_source_reg[6]_2\(3),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_source_reg[6]_3\(3),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_source_reg[6]_4\(3),
      O => \saved_source[2]_i_10_n_0\
    );
\saved_source[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_source_reg[3]_i_3_n_0\,
      I1 => io_axi4_0_rid(3),
      I2 => \ram_tl_state_source_reg[4]_0\,
      I3 => xbar_auto_out_0_d_bits_opcode(0),
      I4 => axi4yank_1_auto_in_becho_tl_state_source(1),
      O => xbar_auto_out_0_d_bits_source(1)
    );
\saved_source[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[4]\,
      I1 => \ram_tl_state_source_reg[6]_2\(4),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_source_reg[6]_3\(4),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_source_reg[6]_4\(4),
      O => \saved_source[3]_i_6_n_0\
    );
\saved_source[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_source_reg[4]_i_3_n_0\,
      I1 => io_axi4_0_rid(3),
      I2 => \ram_tl_state_source_reg[5]_0\,
      I3 => xbar_auto_out_0_d_bits_opcode(0),
      I4 => axi4yank_1_auto_in_becho_tl_state_source(2),
      O => xbar_auto_out_0_d_bits_source(2)
    );
\saved_source[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[5]\,
      I1 => \ram_tl_state_source_reg[6]_2\(5),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_source_reg[6]_3\(5),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_source_reg[6]_4\(5),
      O => \saved_source[4]_i_6_n_0\
    );
\saved_source[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_source_reg[5]_i_3_n_0\,
      I1 => io_axi4_0_rid(3),
      I2 => \ram_tl_state_source_reg[6]_0\,
      I3 => xbar_auto_out_0_d_bits_opcode(0),
      I4 => axi4yank_1_auto_in_becho_tl_state_source(3),
      O => xbar_auto_out_0_d_bits_source(3)
    );
\saved_source[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[6]\,
      I1 => \ram_tl_state_source_reg[6]_2\(6),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_source_reg[6]_3\(6),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_source_reg[6]_4\(6),
      O => \saved_source[5]_i_6_n_0\
    );
\saved_source_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[0]_i_10_n_0\,
      I1 => \ram_tl_state_source_reg[1]_0\,
      O => \saved_source_reg[0]\,
      S => io_axi4_0_rid(2)
    );
\saved_source_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[1]_i_10_n_0\,
      I1 => \ram_tl_state_source_reg[2]_0\,
      O => \saved_source_reg[1]\,
      S => io_axi4_0_rid(2)
    );
\saved_source_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[2]_i_10_n_0\,
      I1 => \ram_tl_state_source_reg[3]_0\,
      O => \saved_source_reg[2]\,
      S => io_axi4_0_rid(2)
    );
\saved_source_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[3]_i_6_n_0\,
      I1 => \ram_tl_state_source_reg[4]_1\,
      O => \saved_source_reg[3]_i_3_n_0\,
      S => io_axi4_0_rid(2)
    );
\saved_source_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[4]_i_6_n_0\,
      I1 => \ram_tl_state_source_reg[5]_1\,
      O => \saved_source_reg[4]_i_3_n_0\,
      S => io_axi4_0_rid(2)
    );
\saved_source_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[5]_i_6_n_0\,
      I1 => \ram_tl_state_source_reg[6]_1\,
      O => \saved_source_reg[5]_i_3_n_0\,
      S => io_axi4_0_rid(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_121 is
  port (
    count_9_reg : out STD_LOGIC;
    \ram_extra_id_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[5]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    maybe_full_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_121 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_121;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_121 is
begin
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_1,
      Q => \ram_extra_id_reg[0]_0\,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_extra_id,
      Q => count_9_reg,
      R => '0'
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \saved_source_reg[5]\(0),
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \saved_source_reg[5]\(1),
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \saved_source_reg[5]\(2),
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \saved_source_reg[5]\(3),
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \saved_source_reg[5]\(4),
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \saved_source_reg[5]\(5),
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \saved_source_reg[5]\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_122 is
  port (
    count_9_reg : out STD_LOGIC;
    maybe_full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[5]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    maybe_full_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_122 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_122;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_122 is
begin
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_2,
      Q => maybe_full_reg_0,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_extra_id,
      Q => count_9_reg,
      R => '0'
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \saved_source_reg[5]\(0),
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \saved_source_reg[5]\(1),
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \saved_source_reg[5]\(2),
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \saved_source_reg[5]\(3),
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \saved_source_reg[5]\(4),
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \saved_source_reg[5]\(5),
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \saved_source_reg[5]\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_123 is
  port (
    count_9_reg : out STD_LOGIC;
    maybe_full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[5]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    maybe_full_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_123 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_123;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_123 is
begin
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_2,
      Q => maybe_full_reg_0,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_extra_id,
      Q => count_9_reg,
      R => '0'
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \saved_source_reg[5]\(0),
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \saved_source_reg[5]\(1),
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \saved_source_reg[5]\(2),
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \saved_source_reg[5]\(3),
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \saved_source_reg[5]\(4),
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \saved_source_reg[5]\(5),
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \saved_source_reg[5]\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_124 is
  port (
    maybe_full_reg_0 : out STD_LOGIC;
    \ram_wen_reg[0]\ : out STD_LOGIC;
    axi4yank_1_auto_in_recho_extra_id : out STD_LOGIC;
    \saved_size_reg[2]\ : out STD_LOGIC;
    \saved_size_reg[1]\ : out STD_LOGIC;
    \saved_size_reg[0]\ : out STD_LOGIC;
    \saved_source_reg[5]\ : out STD_LOGIC;
    \saved_source_reg[4]\ : out STD_LOGIC;
    \saved_source_reg[3]\ : out STD_LOGIC;
    \saved_source_reg[2]\ : out STD_LOGIC;
    \saved_source_reg[1]\ : out STD_LOGIC;
    \saved_source_reg[0]\ : out STD_LOGIC;
    \saved_opcode_reg[1]\ : out STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    maybe_full_reg_3 : in STD_LOGIC;
    \ram_id_reg[3]\ : in STD_LOGIC;
    maybe_full_reg_4 : in STD_LOGIC;
    \ram_id_reg[2]\ : in STD_LOGIC;
    maybe_full_reg_5 : in STD_LOGIC;
    maybe_full_reg_6 : in STD_LOGIC;
    maybe_full_reg_7 : in STD_LOGIC;
    \ram_id_reg[1]\ : in STD_LOGIC;
    \ram_id_reg[0]\ : in STD_LOGIC;
    maybe_full_reg_8 : in STD_LOGIC;
    \ram_extra_id_reg[0]_0\ : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \deq_ptr_value_reg[4]\ : in STD_LOGIC;
    \deq_ptr_value_reg[4]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_tl_state_size_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_tl_state_size_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_tl_state_source_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_tl_state_source_reg[6]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_tl_state_source_reg[6]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_extra_id_reg[0]_1\ : in STD_LOGIC;
    \ram_extra_id_reg[0]_2\ : in STD_LOGIC;
    \ram_extra_id_reg[0]_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_124 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_124;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_124 is
  signal \count_7[1]_i_15_n_0\ : STD_LOGIC;
  signal io_axi4_0_arvalid_INST_0_i_3_n_0 : STD_LOGIC;
  signal \^maybe_full_reg_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[3]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[4]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[5]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[6]\ : STD_LOGIC;
begin
  maybe_full_reg_0 <= \^maybe_full_reg_0\;
\count_7[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \count_7[1]_i_15_n_0\,
      I1 => \ram_extra_id_reg[0]_0\,
      I2 => io_axi4_0_rid(3),
      I3 => \deq_ptr_value_reg[4]\,
      I4 => io_axi4_0_rid(2),
      I5 => \deq_ptr_value_reg[4]_0\,
      O => axi4yank_1_auto_in_recho_extra_id
    );
\count_7[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_extra_id_reg_n_0_[0]\,
      I1 => \ram_extra_id_reg[0]_1\,
      I2 => io_axi4_0_rid(1),
      I3 => \ram_extra_id_reg[0]_2\,
      I4 => io_axi4_0_rid(0),
      I5 => \ram_extra_id_reg[0]_3\,
      O => \count_7[1]_i_15_n_0\
    );
io_axi4_0_arvalid_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => io_axi4_0_arvalid_INST_0_i_3_n_0,
      I1 => maybe_full_reg_3,
      I2 => \ram_id_reg[3]\,
      I3 => maybe_full_reg_4,
      I4 => \ram_id_reg[2]\,
      I5 => maybe_full_reg_5,
      O => \ram_wen_reg[0]\
    );
io_axi4_0_arvalid_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFF0CCAA00F0CC"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => maybe_full_reg_6,
      I2 => maybe_full_reg_7,
      I3 => \ram_id_reg[1]\,
      I4 => \ram_id_reg[0]\,
      I5 => maybe_full_reg_8,
      O => io_axi4_0_arvalid_INST_0_i_3_n_0
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_2,
      Q => \^maybe_full_reg_0\,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_extra_id,
      Q => \ram_extra_id_reg_n_0_[0]\,
      R => '0'
    );
\ram_opcode[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[0]\,
      I1 => \ram_tl_state_source_reg[6]_0\(0),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_source_reg[6]_1\(0),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_source_reg[6]_2\(0),
      O => \saved_opcode_reg[1]\
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(0),
      Q => \ram_tl_state_size_reg_n_0_[0]\,
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(1),
      Q => \ram_tl_state_size_reg_n_0_[1]\,
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(2),
      Q => \ram_tl_state_size_reg_n_0_[2]\,
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \ram_tl_state_source_reg_n_0_[0]\,
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \ram_tl_state_source_reg_n_0_[1]\,
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \ram_tl_state_source_reg_n_0_[2]\,
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \ram_tl_state_source_reg_n_0_[3]\,
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \ram_tl_state_source_reg_n_0_[4]\,
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \ram_tl_state_source_reg_n_0_[5]\,
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \ram_tl_state_source_reg_n_0_[6]\,
      R => '0'
    );
\saved_size[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_size_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_size_reg[2]_0\(0),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_size_reg[2]_1\(0),
      O => \saved_size_reg[0]\
    );
\saved_size[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_size_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_size_reg[2]_0\(1),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_size_reg[2]_1\(1),
      O => \saved_size_reg[1]\
    );
\saved_size[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_size_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_size_reg[2]_0\(2),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_size_reg[2]_1\(2),
      O => \saved_size_reg[2]\
    );
\saved_source[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[1]\,
      I1 => \ram_tl_state_source_reg[6]_0\(1),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_source_reg[6]_1\(1),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_source_reg[6]_2\(1),
      O => \saved_source_reg[0]\
    );
\saved_source[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[2]\,
      I1 => \ram_tl_state_source_reg[6]_0\(2),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_source_reg[6]_1\(2),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_source_reg[6]_2\(2),
      O => \saved_source_reg[1]\
    );
\saved_source[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[3]\,
      I1 => \ram_tl_state_source_reg[6]_0\(3),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_source_reg[6]_1\(3),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_source_reg[6]_2\(3),
      O => \saved_source_reg[2]\
    );
\saved_source[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[4]\,
      I1 => \ram_tl_state_source_reg[6]_0\(4),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_source_reg[6]_1\(4),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_source_reg[6]_2\(4),
      O => \saved_source_reg[3]\
    );
\saved_source[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[5]\,
      I1 => \ram_tl_state_source_reg[6]_0\(5),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_source_reg[6]_1\(5),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_source_reg[6]_2\(5),
      O => \saved_source_reg[4]\
    );
\saved_source[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[6]\,
      I1 => \ram_tl_state_source_reg[6]_0\(6),
      I2 => io_axi4_0_rid(1),
      I3 => \ram_tl_state_source_reg[6]_1\(6),
      I4 => io_axi4_0_rid(0),
      I5 => \ram_tl_state_source_reg[6]_2\(6),
      O => \saved_source_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_133 is
  port (
    count_9_reg : out STD_LOGIC;
    maybe_full_reg_0 : out STD_LOGIC;
    \saved_size_reg[2]\ : out STD_LOGIC;
    \saved_size_reg[1]\ : out STD_LOGIC;
    \saved_size_reg[0]\ : out STD_LOGIC;
    \saved_source_reg[5]\ : out STD_LOGIC;
    \saved_source_reg[4]\ : out STD_LOGIC;
    \saved_source_reg[3]\ : out STD_LOGIC;
    \saved_source_reg[2]\ : out STD_LOGIC;
    \saved_source_reg[1]\ : out STD_LOGIC;
    \saved_source_reg[0]\ : out STD_LOGIC;
    \saved_opcode_reg[1]\ : out STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    QueueCompatibility_22_io_deq_bits_tl_state_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    QueueCompatibility_21_io_deq_bits_tl_state_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    QueueCompatibility_20_io_deq_bits_tl_state_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_tl_state_source_io_deq_bits_MPORT_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \deq_ptr_value_reg[4]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \deq_ptr_value_reg[4]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_133 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_133;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_133 is
  signal \ram_tl_state_size_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[3]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[4]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[5]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[6]\ : STD_LOGIC;
begin
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_2,
      Q => maybe_full_reg_0,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_extra_id,
      Q => count_9_reg,
      R => '0'
    );
\ram_opcode[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[0]\,
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(0),
      I2 => io_axi4_0_bid(1),
      I3 => \deq_ptr_value_reg[4]\(0),
      I4 => io_axi4_0_bid(0),
      I5 => \deq_ptr_value_reg[4]_0\(0),
      O => \saved_opcode_reg[1]\
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(0),
      Q => \ram_tl_state_size_reg_n_0_[0]\,
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(1),
      Q => \ram_tl_state_size_reg_n_0_[1]\,
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(2),
      Q => \ram_tl_state_size_reg_n_0_[2]\,
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \ram_tl_state_source_reg_n_0_[0]\,
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \ram_tl_state_source_reg_n_0_[1]\,
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \ram_tl_state_source_reg_n_0_[2]\,
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \ram_tl_state_source_reg_n_0_[3]\,
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \ram_tl_state_source_reg_n_0_[4]\,
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \ram_tl_state_source_reg_n_0_[5]\,
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \ram_tl_state_source_reg_n_0_[6]\,
      R => '0'
    );
\saved_size[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_size_reg_n_0_[0]\,
      I1 => QueueCompatibility_22_io_deq_bits_tl_state_size(0),
      I2 => io_axi4_0_bid(1),
      I3 => QueueCompatibility_21_io_deq_bits_tl_state_size(0),
      I4 => io_axi4_0_bid(0),
      I5 => QueueCompatibility_20_io_deq_bits_tl_state_size(0),
      O => \saved_size_reg[0]\
    );
\saved_size[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_size_reg_n_0_[1]\,
      I1 => QueueCompatibility_22_io_deq_bits_tl_state_size(1),
      I2 => io_axi4_0_bid(1),
      I3 => QueueCompatibility_21_io_deq_bits_tl_state_size(1),
      I4 => io_axi4_0_bid(0),
      I5 => QueueCompatibility_20_io_deq_bits_tl_state_size(1),
      O => \saved_size_reg[1]\
    );
\saved_size[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_size_reg_n_0_[2]\,
      I1 => QueueCompatibility_22_io_deq_bits_tl_state_size(2),
      I2 => io_axi4_0_bid(1),
      I3 => QueueCompatibility_21_io_deq_bits_tl_state_size(2),
      I4 => io_axi4_0_bid(0),
      I5 => QueueCompatibility_20_io_deq_bits_tl_state_size(2),
      O => \saved_size_reg[2]\
    );
\saved_source[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[1]\,
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(1),
      I2 => io_axi4_0_bid(1),
      I3 => \deq_ptr_value_reg[4]\(1),
      I4 => io_axi4_0_bid(0),
      I5 => \deq_ptr_value_reg[4]_0\(1),
      O => \saved_source_reg[0]\
    );
\saved_source[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[2]\,
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(2),
      I2 => io_axi4_0_bid(1),
      I3 => \deq_ptr_value_reg[4]\(2),
      I4 => io_axi4_0_bid(0),
      I5 => \deq_ptr_value_reg[4]_0\(2),
      O => \saved_source_reg[1]\
    );
\saved_source[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[3]\,
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(3),
      I2 => io_axi4_0_bid(1),
      I3 => \deq_ptr_value_reg[4]\(3),
      I4 => io_axi4_0_bid(0),
      I5 => \deq_ptr_value_reg[4]_0\(3),
      O => \saved_source_reg[2]\
    );
\saved_source[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[4]\,
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(4),
      I2 => io_axi4_0_bid(1),
      I3 => \deq_ptr_value_reg[4]\(4),
      I4 => io_axi4_0_bid(0),
      I5 => \deq_ptr_value_reg[4]_0\(4),
      O => \saved_source_reg[3]\
    );
\saved_source[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[5]\,
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(5),
      I2 => io_axi4_0_bid(1),
      I3 => \deq_ptr_value_reg[4]\(5),
      I4 => io_axi4_0_bid(0),
      I5 => \deq_ptr_value_reg[4]_0\(5),
      O => \saved_source_reg[4]\
    );
\saved_source[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[6]\,
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(6),
      I2 => io_axi4_0_bid(1),
      I3 => \deq_ptr_value_reg[4]\(6),
      I4 => io_axi4_0_bid(0),
      I5 => \deq_ptr_value_reg[4]_0\(6),
      O => \saved_source_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_134 is
  port (
    count_9_reg : out STD_LOGIC;
    maybe_full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[5]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    maybe_full_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_134 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_134;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_134 is
begin
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_2,
      Q => maybe_full_reg_0,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_extra_id,
      Q => count_9_reg,
      R => '0'
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \saved_source_reg[5]\(0),
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \saved_source_reg[5]\(1),
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \saved_source_reg[5]\(2),
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \saved_source_reg[5]\(3),
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \saved_source_reg[5]\(4),
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \saved_source_reg[5]\(5),
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \saved_source_reg[5]\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_135 is
  port (
    count_9_reg : out STD_LOGIC;
    maybe_full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[5]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    maybe_full_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_135 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_135;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_135 is
begin
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_2,
      Q => maybe_full_reg_0,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_extra_id,
      Q => count_9_reg,
      R => '0'
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \saved_source_reg[5]\(0),
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \saved_source_reg[5]\(1),
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \saved_source_reg[5]\(2),
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \saved_source_reg[5]\(3),
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \saved_source_reg[5]\(4),
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \saved_source_reg[5]\(5),
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \saved_source_reg[5]\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_136 is
  port (
    count_9_reg : out STD_LOGIC;
    maybe_full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[5]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    maybe_full_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_136 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_136;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_136 is
begin
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_2,
      Q => maybe_full_reg_0,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_extra_id,
      Q => count_9_reg,
      R => '0'
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \saved_source_reg[5]\(0),
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \saved_source_reg[5]\(1),
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \saved_source_reg[5]\(2),
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \saved_source_reg[5]\(3),
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \saved_source_reg[5]\(4),
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \saved_source_reg[5]\(5),
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \saved_source_reg[5]\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_137 is
  port (
    maybe_full_reg_0 : out STD_LOGIC;
    \ram_wen_reg[0]\ : out STD_LOGIC;
    \saved_size_reg[2]\ : out STD_LOGIC;
    \saved_size_reg[1]\ : out STD_LOGIC;
    \saved_size_reg[0]\ : out STD_LOGIC;
    \saved_source_reg[5]\ : out STD_LOGIC;
    \saved_source_reg[4]\ : out STD_LOGIC;
    \saved_source_reg[3]\ : out STD_LOGIC;
    \saved_source_reg[2]\ : out STD_LOGIC;
    \saved_source_reg[1]\ : out STD_LOGIC;
    \saved_source_reg[0]\ : out STD_LOGIC;
    \saved_opcode_reg[1]\ : out STD_LOGIC;
    count_9_reg : out STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    maybe_full_reg_3 : in STD_LOGIC;
    maybe_full_reg_4 : in STD_LOGIC;
    \ram_id_reg[1]\ : in STD_LOGIC;
    \ram_id_reg[0]\ : in STD_LOGIC;
    maybe_full_reg_5 : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_tl_state_size_reg[2]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_tl_state_size_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_tl_state_size_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_tl_state_size_reg[1]_0\ : in STD_LOGIC;
    \ram_tl_state_size_reg[0]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[6]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[6]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_tl_state_source_reg[6]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_tl_state_source_reg[6]_3\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_tl_state_source_reg[5]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[4]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[3]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[2]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[1]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[0]_0\ : in STD_LOGIC;
    \ram_extra_id_reg[0]_0\ : in STD_LOGIC;
    \ram_extra_id_reg[0]_1\ : in STD_LOGIC;
    \ram_extra_id_reg[0]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_137 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_137;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_137 is
  signal \^maybe_full_reg_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_opcode[2]_i_21_n_0\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[3]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[4]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[5]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[6]\ : STD_LOGIC;
  signal \saved_size[0]_i_15_n_0\ : STD_LOGIC;
  signal \saved_size[1]_i_15_n_0\ : STD_LOGIC;
  signal \saved_size[2]_i_15_n_0\ : STD_LOGIC;
  signal \saved_source[0]_i_14_n_0\ : STD_LOGIC;
  signal \saved_source[1]_i_14_n_0\ : STD_LOGIC;
  signal \saved_source[2]_i_14_n_0\ : STD_LOGIC;
  signal \saved_source[3]_i_14_n_0\ : STD_LOGIC;
  signal \saved_source[4]_i_14_n_0\ : STD_LOGIC;
  signal \saved_source[5]_i_14_n_0\ : STD_LOGIC;
begin
  maybe_full_reg_0 <= \^maybe_full_reg_0\;
\count_7[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_extra_id_reg_n_0_[0]\,
      I1 => \ram_extra_id_reg[0]_0\,
      I2 => io_axi4_0_bid(1),
      I3 => \ram_extra_id_reg[0]_1\,
      I4 => io_axi4_0_bid(0),
      I5 => \ram_extra_id_reg[0]_2\,
      O => count_9_reg
    );
io_axi4_0_awvalid_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFF0CCAA00F0CC"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => maybe_full_reg_3,
      I2 => maybe_full_reg_4,
      I3 => \ram_id_reg[1]\,
      I4 => \ram_id_reg[0]\,
      I5 => maybe_full_reg_5,
      O => \ram_wen_reg[0]\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_2,
      Q => \^maybe_full_reg_0\,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_extra_id,
      Q => \ram_extra_id_reg_n_0_[0]\,
      R => '0'
    );
\ram_opcode[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[0]\,
      I1 => \ram_tl_state_source_reg[6]_1\(0),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_source_reg[6]_2\(0),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_source_reg[6]_3\(0),
      O => \ram_opcode[2]_i_21_n_0\
    );
\ram_opcode_reg[2]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_opcode[2]_i_21_n_0\,
      I1 => \ram_tl_state_source_reg[0]_0\,
      O => \saved_opcode_reg[1]\,
      S => io_axi4_0_bid(2)
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(0),
      Q => \ram_tl_state_size_reg_n_0_[0]\,
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(1),
      Q => \ram_tl_state_size_reg_n_0_[1]\,
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(2),
      Q => \ram_tl_state_size_reg_n_0_[2]\,
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \ram_tl_state_source_reg_n_0_[0]\,
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \ram_tl_state_source_reg_n_0_[1]\,
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \ram_tl_state_source_reg_n_0_[2]\,
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \ram_tl_state_source_reg_n_0_[3]\,
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \ram_tl_state_source_reg_n_0_[4]\,
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \ram_tl_state_source_reg_n_0_[5]\,
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \ram_tl_state_source_reg_n_0_[6]\,
      R => '0'
    );
\saved_size[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_size_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_size_reg[2]_1\(0),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_size_reg[2]_2\(0),
      O => \saved_size[0]_i_15_n_0\
    );
\saved_size[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_size_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_size_reg[2]_1\(1),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_size_reg[2]_2\(1),
      O => \saved_size[1]_i_15_n_0\
    );
\saved_size[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_size_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_size_reg[2]_1\(2),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_size_reg[2]_2\(2),
      O => \saved_size[2]_i_15_n_0\
    );
\saved_size_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_size[0]_i_15_n_0\,
      I1 => \ram_tl_state_size_reg[0]_0\,
      O => \saved_size_reg[0]\,
      S => io_axi4_0_bid(2)
    );
\saved_size_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_size[1]_i_15_n_0\,
      I1 => \ram_tl_state_size_reg[1]_0\,
      O => \saved_size_reg[1]\,
      S => io_axi4_0_bid(2)
    );
\saved_size_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_size[2]_i_15_n_0\,
      I1 => \ram_tl_state_size_reg[2]_0\,
      O => \saved_size_reg[2]\,
      S => io_axi4_0_bid(2)
    );
\saved_source[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[1]\,
      I1 => \ram_tl_state_source_reg[6]_1\(1),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_source_reg[6]_2\(1),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_source_reg[6]_3\(1),
      O => \saved_source[0]_i_14_n_0\
    );
\saved_source[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[2]\,
      I1 => \ram_tl_state_source_reg[6]_1\(2),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_source_reg[6]_2\(2),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_source_reg[6]_3\(2),
      O => \saved_source[1]_i_14_n_0\
    );
\saved_source[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[3]\,
      I1 => \ram_tl_state_source_reg[6]_1\(3),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_source_reg[6]_2\(3),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_source_reg[6]_3\(3),
      O => \saved_source[2]_i_14_n_0\
    );
\saved_source[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[4]\,
      I1 => \ram_tl_state_source_reg[6]_1\(4),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_source_reg[6]_2\(4),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_source_reg[6]_3\(4),
      O => \saved_source[3]_i_14_n_0\
    );
\saved_source[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[5]\,
      I1 => \ram_tl_state_source_reg[6]_1\(5),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_source_reg[6]_2\(5),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_source_reg[6]_3\(5),
      O => \saved_source[4]_i_14_n_0\
    );
\saved_source[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[6]\,
      I1 => \ram_tl_state_source_reg[6]_1\(6),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_source_reg[6]_2\(6),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_source_reg[6]_3\(6),
      O => \saved_source[5]_i_14_n_0\
    );
\saved_source_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[0]_i_14_n_0\,
      I1 => \ram_tl_state_source_reg[1]_0\,
      O => \saved_source_reg[0]\,
      S => io_axi4_0_bid(2)
    );
\saved_source_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[1]_i_14_n_0\,
      I1 => \ram_tl_state_source_reg[2]_0\,
      O => \saved_source_reg[1]\,
      S => io_axi4_0_bid(2)
    );
\saved_source_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[2]_i_14_n_0\,
      I1 => \ram_tl_state_source_reg[3]_0\,
      O => \saved_source_reg[2]\,
      S => io_axi4_0_bid(2)
    );
\saved_source_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[3]_i_14_n_0\,
      I1 => \ram_tl_state_source_reg[4]_0\,
      O => \saved_source_reg[3]\,
      S => io_axi4_0_bid(2)
    );
\saved_source_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[4]_i_14_n_0\,
      I1 => \ram_tl_state_source_reg[5]_0\,
      O => \saved_source_reg[4]\,
      S => io_axi4_0_bid(2)
    );
\saved_source_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[5]_i_14_n_0\,
      I1 => \ram_tl_state_source_reg[6]_0\,
      O => \saved_source_reg[5]\,
      S => io_axi4_0_bid(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_138 is
  port (
    count_9_reg : out STD_LOGIC;
    maybe_full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[5]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    maybe_full_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_138 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_138;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_138 is
begin
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_2,
      Q => maybe_full_reg_0,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_extra_id,
      Q => count_9_reg,
      R => '0'
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \saved_source_reg[5]\(0),
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \saved_source_reg[5]\(1),
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \saved_source_reg[5]\(2),
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \saved_source_reg[5]\(3),
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \saved_source_reg[5]\(4),
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \saved_source_reg[5]\(5),
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \saved_source_reg[5]\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_139 is
  port (
    count_9_reg : out STD_LOGIC;
    maybe_full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[5]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    maybe_full_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_139 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_139;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_139 is
begin
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_2,
      Q => maybe_full_reg_0,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_extra_id,
      Q => count_9_reg,
      R => '0'
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \saved_source_reg[5]\(0),
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \saved_source_reg[5]\(1),
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \saved_source_reg[5]\(2),
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \saved_source_reg[5]\(3),
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \saved_source_reg[5]\(4),
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \saved_source_reg[5]\(5),
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \saved_source_reg[5]\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_141 is
  port (
    count_9_reg : out STD_LOGIC;
    maybe_full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[5]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    maybe_full_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_141 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_141;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_141 is
begin
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_2,
      Q => maybe_full_reg_0,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_extra_id,
      Q => count_9_reg,
      R => '0'
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \saved_source_reg[5]\(0),
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \saved_source_reg[5]\(1),
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \saved_source_reg[5]\(2),
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \saved_source_reg[5]\(3),
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \saved_source_reg[5]\(4),
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \saved_source_reg[5]\(5),
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \saved_source_reg[5]\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_142 is
  port (
    maybe_full_reg_0 : out STD_LOGIC;
    queue_arw_deq_io_deq_ready : out STD_LOGIC;
    \ram_wen_reg[0]\ : out STD_LOGIC;
    d_sel_shiftAmount : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_size_reg[2]\ : out STD_LOGIC;
    \saved_size_reg[1]\ : out STD_LOGIC;
    \saved_size_reg[0]\ : out STD_LOGIC;
    \saved_source_reg[5]\ : out STD_LOGIC;
    \saved_source_reg[4]\ : out STD_LOGIC;
    \saved_source_reg[3]\ : out STD_LOGIC;
    \saved_source_reg[2]\ : out STD_LOGIC;
    \saved_source_reg[1]\ : out STD_LOGIC;
    \saved_source_reg[0]\ : out STD_LOGIC;
    \saved_opcode_reg[1]\ : out STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    io_axi4_0_awready : in STD_LOGIC;
    queue_arw_deq_io_deq_bits_wen : in STD_LOGIC;
    io_axi4_0_arready : in STD_LOGIC;
    maybe_full_reg_3 : in STD_LOGIC;
    xbar_auto_out_0_d_bits_opcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi4yank_1_auto_in_recho_extra_id : in STD_LOGIC;
    maybe_full_reg_4 : in STD_LOGIC;
    \ram_id_reg[3]\ : in STD_LOGIC;
    maybe_full_reg_5 : in STD_LOGIC;
    \ram_id_reg[2]\ : in STD_LOGIC;
    maybe_full_reg_6 : in STD_LOGIC;
    maybe_full_reg_7 : in STD_LOGIC;
    maybe_full_reg_8 : in STD_LOGIC;
    \ram_id_reg[1]\ : in STD_LOGIC;
    \ram_id_reg[0]\ : in STD_LOGIC;
    maybe_full_reg_9 : in STD_LOGIC;
    \ram_extra_id_reg[0]_0\ : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \deq_ptr_value_reg[4]\ : in STD_LOGIC;
    \deq_ptr_value_reg[4]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_tl_state_size_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_tl_state_size_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_tl_state_source_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_tl_state_source_reg[6]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_tl_state_source_reg[6]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_extra_id_reg[0]_1\ : in STD_LOGIC;
    \ram_extra_id_reg[0]_2\ : in STD_LOGIC;
    \ram_extra_id_reg[0]_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_142 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_142;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_142 is
  signal axi4yank_1_auto_in_becho_extra_id : STD_LOGIC;
  signal \count_7[1]_i_11_n_0\ : STD_LOGIC;
  signal io_axi4_0_awvalid_INST_0_i_4_n_0 : STD_LOGIC;
  signal \^maybe_full_reg_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[3]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[4]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[5]\ : STD_LOGIC;
  signal \ram_tl_state_source_reg_n_0_[6]\ : STD_LOGIC;
  signal \^ram_wen_reg[0]\ : STD_LOGIC;
begin
  maybe_full_reg_0 <= \^maybe_full_reg_0\;
  \ram_wen_reg[0]\ <= \^ram_wen_reg[0]\;
\count_7[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_extra_id_reg_n_0_[0]\,
      I1 => \ram_extra_id_reg[0]_1\,
      I2 => io_axi4_0_bid(1),
      I3 => \ram_extra_id_reg[0]_2\,
      I4 => io_axi4_0_bid(0),
      I5 => \ram_extra_id_reg[0]_3\,
      O => \count_7[1]_i_11_n_0\
    );
\count_7[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \count_7[1]_i_11_n_0\,
      I1 => \ram_extra_id_reg[0]_0\,
      I2 => io_axi4_0_bid(3),
      I3 => \deq_ptr_value_reg[4]\,
      I4 => io_axi4_0_bid(2),
      I5 => \deq_ptr_value_reg[4]_0\,
      O => axi4yank_1_auto_in_becho_extra_id
    );
\count_7_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => axi4yank_1_auto_in_becho_extra_id,
      I1 => axi4yank_1_auto_in_recho_extra_id,
      O => d_sel_shiftAmount(0),
      S => xbar_auto_out_0_d_bits_opcode(0)
    );
io_axi4_0_awvalid_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => io_axi4_0_awvalid_INST_0_i_4_n_0,
      I1 => maybe_full_reg_4,
      I2 => \ram_id_reg[3]\,
      I3 => maybe_full_reg_5,
      I4 => \ram_id_reg[2]\,
      I5 => maybe_full_reg_6,
      O => \^ram_wen_reg[0]\
    );
io_axi4_0_awvalid_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFF0CCAA00F0CC"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => maybe_full_reg_7,
      I2 => maybe_full_reg_8,
      I3 => \ram_id_reg[1]\,
      I4 => \ram_id_reg[0]\,
      I5 => maybe_full_reg_9,
      O => io_axi4_0_awvalid_INST_0_i_4_n_0
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_2,
      Q => \^maybe_full_reg_0\,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_extra_id,
      Q => \ram_extra_id_reg_n_0_[0]\,
      R => '0'
    );
\ram_id[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => io_axi4_0_awready,
      I1 => \^ram_wen_reg[0]\,
      I2 => queue_arw_deq_io_deq_bits_wen,
      I3 => io_axi4_0_arready,
      I4 => maybe_full_reg_3,
      O => queue_arw_deq_io_deq_ready
    );
\ram_opcode[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[0]\,
      I1 => \ram_tl_state_source_reg[6]_0\(0),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_source_reg[6]_1\(0),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_source_reg[6]_2\(0),
      O => \saved_opcode_reg[1]\
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(0),
      Q => \ram_tl_state_size_reg_n_0_[0]\,
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(1),
      Q => \ram_tl_state_size_reg_n_0_[1]\,
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(2),
      Q => \ram_tl_state_size_reg_n_0_[2]\,
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \ram_tl_state_source_reg_n_0_[0]\,
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \ram_tl_state_source_reg_n_0_[1]\,
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \ram_tl_state_source_reg_n_0_[2]\,
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \ram_tl_state_source_reg_n_0_[3]\,
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \ram_tl_state_source_reg_n_0_[4]\,
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \ram_tl_state_source_reg_n_0_[5]\,
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \ram_tl_state_source_reg_n_0_[6]\,
      R => '0'
    );
\saved_size[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_size_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_size_reg[2]_0\(0),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_size_reg[2]_1\(0),
      O => \saved_size_reg[0]\
    );
\saved_size[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_size_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_size_reg[2]_0\(1),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_size_reg[2]_1\(1),
      O => \saved_size_reg[1]\
    );
\saved_size[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_size_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_size_reg[2]_0\(2),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_size_reg[2]_1\(2),
      O => \saved_size_reg[2]\
    );
\saved_source[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[1]\,
      I1 => \ram_tl_state_source_reg[6]_0\(1),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_source_reg[6]_1\(1),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_source_reg[6]_2\(1),
      O => \saved_source_reg[0]\
    );
\saved_source[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[2]\,
      I1 => \ram_tl_state_source_reg[6]_0\(2),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_source_reg[6]_1\(2),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_source_reg[6]_2\(2),
      O => \saved_source_reg[1]\
    );
\saved_source[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[3]\,
      I1 => \ram_tl_state_source_reg[6]_0\(3),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_source_reg[6]_1\(3),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_source_reg[6]_2\(3),
      O => \saved_source_reg[2]\
    );
\saved_source[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[4]\,
      I1 => \ram_tl_state_source_reg[6]_0\(4),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_source_reg[6]_1\(4),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_source_reg[6]_2\(4),
      O => \saved_source_reg[3]\
    );
\saved_source[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[5]\,
      I1 => \ram_tl_state_source_reg[6]_0\(5),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_source_reg[6]_1\(5),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_source_reg[6]_2\(5),
      O => \saved_source_reg[4]\
    );
\saved_source[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_tl_state_source_reg_n_0_[6]\,
      I1 => \ram_tl_state_source_reg[6]_0\(6),
      I2 => io_axi4_0_bid(1),
      I3 => \ram_tl_state_source_reg[6]_1\(6),
      I4 => io_axi4_0_bid(0),
      I5 => \ram_tl_state_source_reg[6]_2\(6),
      O => \saved_source_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_146 is
  port (
    ram_extra_id : out STD_LOGIC;
    maybe_full : out STD_LOGIC;
    \saved_size_reg[2]\ : out STD_LOGIC;
    \saved_size_reg[1]\ : out STD_LOGIC;
    \saved_size_reg[0]\ : out STD_LOGIC;
    \saved_source_reg[5]\ : out STD_LOGIC;
    \saved_source_reg[4]\ : out STD_LOGIC;
    \saved_source_reg[3]\ : out STD_LOGIC;
    \saved_source_reg[2]\ : out STD_LOGIC;
    \saved_source_reg[1]\ : out STD_LOGIC;
    \saved_source_reg[0]\ : out STD_LOGIC;
    \saved_opcode_reg[1]\ : out STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC;
    QueueCompatibility_6_io_deq_bits_tl_state_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    QueueCompatibility_5_io_deq_bits_tl_state_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    QueueCompatibility_4_io_deq_bits_tl_state_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_tl_state_source_io_deq_bits_MPORT_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \deq_ptr_value_reg[4]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \deq_ptr_value_reg[4]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_146 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_146;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_146 is
  signal ram_tl_state_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ram_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_1,
      Q => maybe_full,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_extra_id,
      Q => ram_extra_id,
      R => '0'
    );
\ram_opcode[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_tl_state_source(0),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(0),
      I2 => io_axi4_0_rid(1),
      I3 => \deq_ptr_value_reg[4]\(0),
      I4 => io_axi4_0_rid(0),
      I5 => \deq_ptr_value_reg[4]_0\(0),
      O => \saved_opcode_reg[1]\
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => D(0),
      Q => ram_tl_state_size(0),
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => D(1),
      Q => ram_tl_state_size(1),
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => D(2),
      Q => ram_tl_state_size(2),
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(0),
      Q => ram_tl_state_source(0),
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(1),
      Q => ram_tl_state_source(1),
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(2),
      Q => ram_tl_state_source(2),
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(3),
      Q => ram_tl_state_source(3),
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(4),
      Q => ram_tl_state_source(4),
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(5),
      Q => ram_tl_state_source(5),
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(6),
      Q => ram_tl_state_source(6),
      R => '0'
    );
\saved_size[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_tl_state_size(0),
      I1 => QueueCompatibility_6_io_deq_bits_tl_state_size(0),
      I2 => io_axi4_0_rid(1),
      I3 => QueueCompatibility_5_io_deq_bits_tl_state_size(0),
      I4 => io_axi4_0_rid(0),
      I5 => QueueCompatibility_4_io_deq_bits_tl_state_size(0),
      O => \saved_size_reg[0]\
    );
\saved_size[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_tl_state_size(1),
      I1 => QueueCompatibility_6_io_deq_bits_tl_state_size(1),
      I2 => io_axi4_0_rid(1),
      I3 => QueueCompatibility_5_io_deq_bits_tl_state_size(1),
      I4 => io_axi4_0_rid(0),
      I5 => QueueCompatibility_4_io_deq_bits_tl_state_size(1),
      O => \saved_size_reg[1]\
    );
\saved_size[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_tl_state_size(2),
      I1 => QueueCompatibility_6_io_deq_bits_tl_state_size(2),
      I2 => io_axi4_0_rid(1),
      I3 => QueueCompatibility_5_io_deq_bits_tl_state_size(2),
      I4 => io_axi4_0_rid(0),
      I5 => QueueCompatibility_4_io_deq_bits_tl_state_size(2),
      O => \saved_size_reg[2]\
    );
\saved_source[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_tl_state_source(1),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(1),
      I2 => io_axi4_0_rid(1),
      I3 => \deq_ptr_value_reg[4]\(1),
      I4 => io_axi4_0_rid(0),
      I5 => \deq_ptr_value_reg[4]_0\(1),
      O => \saved_source_reg[0]\
    );
\saved_source[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_tl_state_source(2),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(2),
      I2 => io_axi4_0_rid(1),
      I3 => \deq_ptr_value_reg[4]\(2),
      I4 => io_axi4_0_rid(0),
      I5 => \deq_ptr_value_reg[4]_0\(2),
      O => \saved_source_reg[1]\
    );
\saved_source[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_tl_state_source(3),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(3),
      I2 => io_axi4_0_rid(1),
      I3 => \deq_ptr_value_reg[4]\(3),
      I4 => io_axi4_0_rid(0),
      I5 => \deq_ptr_value_reg[4]_0\(3),
      O => \saved_source_reg[2]\
    );
\saved_source[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_tl_state_source(4),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(4),
      I2 => io_axi4_0_rid(1),
      I3 => \deq_ptr_value_reg[4]\(4),
      I4 => io_axi4_0_rid(0),
      I5 => \deq_ptr_value_reg[4]_0\(4),
      O => \saved_source_reg[3]\
    );
\saved_source[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_tl_state_source(5),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(5),
      I2 => io_axi4_0_rid(1),
      I3 => \deq_ptr_value_reg[4]\(5),
      I4 => io_axi4_0_rid(0),
      I5 => \deq_ptr_value_reg[4]_0\(5),
      O => \saved_source_reg[4]\
    );
\saved_source[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_tl_state_source(6),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(6),
      I2 => io_axi4_0_rid(1),
      I3 => \deq_ptr_value_reg[4]\(6),
      I4 => io_axi4_0_rid(0),
      I5 => \deq_ptr_value_reg[4]_0\(6),
      O => \saved_source_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_147 is
  port (
    count_9_reg : out STD_LOGIC;
    \ram_extra_id_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[5]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    maybe_full_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_147 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_147;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_147 is
begin
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_1,
      Q => \ram_extra_id_reg[0]_0\,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_extra_id,
      Q => count_9_reg,
      R => '0'
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \saved_source_reg[5]\(0),
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \saved_source_reg[5]\(1),
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \saved_source_reg[5]\(2),
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \saved_source_reg[5]\(3),
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \saved_source_reg[5]\(4),
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \saved_source_reg[5]\(5),
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \saved_source_reg[5]\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_148 is
  port (
    count_9_reg : out STD_LOGIC;
    maybe_full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[5]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    maybe_full_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_148 : entity is "FPGA_QueueCompatibility_11";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_148;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_148 is
begin
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_2,
      Q => maybe_full_reg_0,
      R => resetn
    );
\ram_extra_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_extra_id,
      Q => count_9_reg,
      R => '0'
    );
\ram_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\ram_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\ram_tl_state_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\ram_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(0),
      Q => \saved_source_reg[5]\(0),
      R => '0'
    );
\ram_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(1),
      Q => \saved_source_reg[5]\(1),
      R => '0'
    );
\ram_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(2),
      Q => \saved_source_reg[5]\(2),
      R => '0'
    );
\ram_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(3),
      Q => \saved_source_reg[5]\(3),
      R => '0'
    );
\ram_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(4),
      Q => \saved_source_reg[5]\(4),
      R => '0'
    );
\ram_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(5),
      Q => \saved_source_reg[5]\(5),
      R => '0'
    );
\ram_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => io_enq_bits_tl_state_source(6),
      Q => \saved_source_reg[5]\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_149 is
  port (
    deq_ptr_value_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi4yank_auto_in_becho_real_last : out STD_LOGIC;
    clk : in STD_LOGIC;
    \ram_id_reg[0]\ : in STD_LOGIC;
    \deq_ptr_value_reg[0]_0\ : in STD_LOGIC;
    ram_real_last_io_deq_bits_MPORT_data : in STD_LOGIC;
    resetn : in STD_LOGIC;
    \deq_ptr_value_reg[1]_0\ : in STD_LOGIC;
    \deq_ptr_value_reg[1]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_149 : entity is "FPGA_QueueCompatibility";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_149;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_149 is
  signal \^deq_ptr_value_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_real_last_io_deq_bits_MPORT_data_0 : STD_LOGIC;
  signal NLW_ram_real_last_reg_0_3_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_real_last_reg_0_3_0_0 : label is "RAM16X1D";
begin
  deq_ptr_value_0(1 downto 0) <= \^deq_ptr_value_0\(1 downto 0);
\deq_ptr_value[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FFF1FFF1FFF100"
    )
        port map (
      I0 => \^deq_ptr_value_0\(1),
      I1 => \^deq_ptr_value_0\(0),
      I2 => ram_real_last_io_deq_bits_MPORT_data_0,
      I3 => \ram_id_reg[0]\,
      I4 => \deq_ptr_value_reg[0]_0\,
      I5 => ram_real_last_io_deq_bits_MPORT_data,
      O => axi4yank_auto_in_becho_real_last
    );
\deq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \deq_ptr_value_reg[1]_1\,
      Q => \^deq_ptr_value_0\(0),
      R => resetn
    );
\deq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \deq_ptr_value_reg[1]_0\,
      Q => \^deq_ptr_value_0\(1),
      R => resetn
    );
ram_real_last_reg_0_3_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => '1',
      DPO => ram_real_last_io_deq_bits_MPORT_data_0,
      DPRA0 => \^deq_ptr_value_0\(0),
      DPRA1 => \^deq_ptr_value_0\(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_real_last_reg_0_3_0_0_SPO_UNCONNECTED,
      WCLK => clk,
      WE => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4 is
  port (
    QueueCompatibility_io_deq_bits_tl_state_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \deq_ptr_value_reg[0]_0\ : out STD_LOGIC;
    QueueCompatibility_io_deq_bits_extra_id : out STD_LOGIC;
    \enq_ptr_value_reg[4]_0\ : out STD_LOGIC;
    ram_tl_state_source_io_deq_bits_MPORT_data : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    \enq_ptr_value_reg[4]_1\ : in STD_LOGIC;
    \enq_ptr_value_reg[4]_2\ : in STD_LOGIC;
    resetn_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_axi4_0_rlast : in STD_LOGIC;
    \b_delay_reg[0]\ : in STD_LOGIC;
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4 : entity is "FPGA_QueueCompatibility_4";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_value_T_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_value_T_3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deq_ptr_value[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_4_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_5_n_0\ : STD_LOGIC;
  signal deq_ptr_value_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^deq_ptr_value_reg[0]_0\ : STD_LOGIC;
  signal do_deq : STD_LOGIC;
  signal \enq_ptr_value[4]_i_1_n_0\ : STD_LOGIC;
  signal \enq_ptr_value[4]_i_3_n_0\ : STD_LOGIC;
  signal \enq_ptr_value_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_tl_state_size_reg_0_31_0_3_i_6_n_0 : STD_LOGIC;
  signal ram_tl_state_size_reg_0_31_0_3_n_2 : STD_LOGIC;
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_3__6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \deq_ptr_value[1]_i_1__6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \deq_ptr_value[2]_i_1__6\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \deq_ptr_value[3]_i_1__6\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \deq_ptr_value[4]_i_1__6\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \enq_ptr_value[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \enq_ptr_value[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \enq_ptr_value[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \enq_ptr_value[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_3\ : label is "soft_lutpair30";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_extra_id_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_extra_id_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_size_reg_0_31_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_6_6 : label is "";
begin
  Q(0) <= \^q\(0);
  \deq_ptr_value_reg[0]_0\ <= \^deq_ptr_value_reg[0]_0\;
\count_7[1]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      I1 => deq_ptr_value_reg(4),
      I2 => ram_extra_id_reg_0_15_0_0_n_0,
      O => QueueCompatibility_io_deq_bits_extra_id
    );
\deq_ptr_value[0]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_4_n_0\,
      I1 => do_deq,
      I2 => resetn,
      O => \deq_ptr_value[0]_i_1__12_n_0\
    );
\deq_ptr_value[0]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_5_n_0\,
      I1 => maybe_full,
      I2 => \^deq_ptr_value_reg[0]_0\,
      I3 => \b_delay_reg[0]\,
      I4 => io_axi4_0_rid(0),
      I5 => io_axi4_0_rid(1),
      O => do_deq
    );
\deq_ptr_value[0]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      O => \_value_T_3\(0)
    );
\deq_ptr_value[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => deq_ptr_value_reg(1),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(2),
      I3 => deq_ptr_value_reg(4),
      I4 => deq_ptr_value_reg(3),
      O => \deq_ptr_value[0]_i_4_n_0\
    );
\deq_ptr_value[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => \enq_ptr_value_reg__0\(3),
      I2 => ram_tl_state_size_reg_0_31_0_3_i_6_n_0,
      I3 => \^q\(0),
      I4 => deq_ptr_value_reg(4),
      O => \deq_ptr_value[0]_i_5_n_0\
    );
\deq_ptr_value[0]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => io_axi4_0_rid(2),
      I1 => io_axi4_0_rid(3),
      I2 => io_axi4_0_rlast,
      O => \^deq_ptr_value_reg[0]_0\
    );
\deq_ptr_value[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => deq_ptr_value_reg(1),
      O => \_value_T_3\(1)
    );
\deq_ptr_value[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_value_reg(2),
      I1 => deq_ptr_value_reg(1),
      I2 => deq_ptr_value_reg(0),
      O => \_value_T_3\(2)
    );
\deq_ptr_value[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(2),
      O => \_value_T_3\(3)
    );
\deq_ptr_value[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => deq_ptr_value_reg(2),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(0),
      I4 => deq_ptr_value_reg(3),
      O => \_value_T_3\(4)
    );
\deq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(0),
      Q => deq_ptr_value_reg(0),
      R => \deq_ptr_value[0]_i_1__12_n_0\
    );
\deq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(1),
      Q => deq_ptr_value_reg(1),
      R => \deq_ptr_value[0]_i_1__12_n_0\
    );
\deq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(2),
      Q => deq_ptr_value_reg(2),
      R => \deq_ptr_value[0]_i_1__12_n_0\
    );
\deq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(3),
      Q => deq_ptr_value_reg(3),
      R => \deq_ptr_value[0]_i_1__12_n_0\
    );
\deq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(4),
      Q => deq_ptr_value_reg(4),
      R => \deq_ptr_value[0]_i_1__12_n_0\
    );
\enq_ptr_value[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1\(0)
    );
\enq_ptr_value[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      I1 => \enq_ptr_value_reg__0\(1),
      O => \_value_T_1\(1)
    );
\enq_ptr_value[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(2),
      I1 => \enq_ptr_value_reg__0\(1),
      I2 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1\(2)
    );
\enq_ptr_value[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(3),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(2),
      O => \_value_T_1\(3)
    );
\enq_ptr_value[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \enq_ptr_value[4]_i_3_n_0\,
      I1 => E(0),
      I2 => resetn,
      O => \enq_ptr_value[4]_i_1_n_0\
    );
\enq_ptr_value[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \enq_ptr_value_reg__0\(2),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(0),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \_value_T_1\(4)
    );
\enq_ptr_value[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => \^q\(0),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \enq_ptr_value[4]_i_3_n_0\
    );
\enq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \_value_T_1\(0),
      Q => \enq_ptr_value_reg__0\(0),
      R => \enq_ptr_value[4]_i_1_n_0\
    );
\enq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \_value_T_1\(1),
      Q => \enq_ptr_value_reg__0\(1),
      R => \enq_ptr_value[4]_i_1_n_0\
    );
\enq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \_value_T_1\(2),
      Q => \enq_ptr_value_reg__0\(2),
      R => \enq_ptr_value[4]_i_1_n_0\
    );
\enq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \_value_T_1\(3),
      Q => \enq_ptr_value_reg__0\(3),
      R => \enq_ptr_value[4]_i_1_n_0\
    );
\enq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \_value_T_1\(4),
      Q => \^q\(0),
      R => \enq_ptr_value[4]_i_1_n_0\
    );
\maybe_full_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => do_deq,
      I1 => E(0),
      I2 => maybe_full,
      O => \maybe_full_i_1__5_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__5_n_0\,
      Q => maybe_full,
      R => resetn_0
    );
ram_extra_id_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => ram_extra_id_reg_0_15_0_0_n_0,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => ram_extra_id_reg_0_15_0_0_n_1,
      WCLK => clk,
      WE => \enq_ptr_value_reg[4]_1\
    );
\ram_extra_id_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => \ram_extra_id_reg_0_15_0_0__0_n_1\,
      WCLK => clk,
      WE => \enq_ptr_value_reg[4]_2\
    );
ram_tl_state_size_reg_0_31_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1 downto 0) => D(1 downto 0),
      DIB(1) => '0',
      DIB(0) => D(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => QueueCompatibility_io_deq_bits_tl_state_size(1 downto 0),
      DOB(1) => ram_tl_state_size_reg_0_31_0_3_n_2,
      DOB(0) => QueueCompatibility_io_deq_bits_tl_state_size(2),
      DOC(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
ram_tl_state_size_reg_0_31_0_3_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => maybe_full,
      I1 => deq_ptr_value_reg(4),
      I2 => \^q\(0),
      I3 => ram_tl_state_size_reg_0_31_0_3_i_6_n_0,
      I4 => \enq_ptr_value_reg__0\(3),
      I5 => deq_ptr_value_reg(3),
      O => \enq_ptr_value_reg[4]_0\
    );
ram_tl_state_size_reg_0_31_0_3_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => deq_ptr_value_reg(1),
      I4 => \enq_ptr_value_reg__0\(2),
      I5 => deq_ptr_value_reg(2),
      O => ram_tl_state_size_reg_0_31_0_3_i_6_n_0
    );
ram_tl_state_source_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_enq_bits_tl_state_source(1 downto 0),
      DIB(1 downto 0) => io_enq_bits_tl_state_source(3 downto 2),
      DIC(1 downto 0) => io_enq_bits_tl_state_source(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(1 downto 0),
      DOB(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(3 downto 2),
      DOC(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
ram_tl_state_source_reg_0_31_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => io_enq_bits_tl_state_source(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED(1),
      DOA(0) => ram_tl_state_source_io_deq_bits_MPORT_data(6),
      DOB(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_119 is
  port (
    QueueCompatibility_1_io_deq_bits_tl_state_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_9_reg : out STD_LOGIC;
    \enq_ptr_value_reg[4]_0\ : out STD_LOGIC;
    ram_tl_state_source_io_deq_bits_MPORT_data : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    \enq_ptr_value_reg[4]_1\ : in STD_LOGIC;
    \enq_ptr_value_reg[4]_2\ : in STD_LOGIC;
    resetn_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    \b_delay_reg[0]\ : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_rlast : in STD_LOGIC;
    \deq_ptr_value_reg[4]_0\ : in STD_LOGIC;
    QueueCompatibility_io_deq_bits_extra_id : in STD_LOGIC;
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_119 : entity is "FPGA_QueueCompatibility_4";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_119;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_119 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_value_T_1__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_value_T_3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_7[1]_i_25_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_5__0_n_0\ : STD_LOGIC;
  signal deq_ptr_value_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal do_deq : STD_LOGIC;
  signal \enq_ptr_value[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \enq_ptr_value[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \enq_ptr_value_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_tl_state_size_reg_0_31_0_3_i_4__0_n_0\ : STD_LOGIC;
  signal ram_tl_state_size_reg_0_31_0_3_n_2 : STD_LOGIC;
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_3__7\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_4__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \deq_ptr_value[1]_i_1__7\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \deq_ptr_value[2]_i_1__7\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \deq_ptr_value[3]_i_1__7\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \deq_ptr_value[4]_i_1__7\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \enq_ptr_value[0]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \enq_ptr_value[1]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \enq_ptr_value[2]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \enq_ptr_value[3]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_2__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_3__0\ : label is "soft_lutpair36";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_extra_id_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_extra_id_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_size_reg_0_31_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_6_6 : label is "";
begin
  Q(0) <= \^q\(0);
\count_7[1]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      I1 => deq_ptr_value_reg(4),
      I2 => ram_extra_id_reg_0_15_0_0_n_0,
      I3 => io_axi4_0_rid(0),
      I4 => QueueCompatibility_io_deq_bits_extra_id,
      O => \count_7[1]_i_25_n_0\
    );
\count_7_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \count_7[1]_i_25_n_0\,
      I1 => \deq_ptr_value_reg[4]_0\,
      O => count_9_reg,
      S => io_axi4_0_rid(1)
    );
\deq_ptr_value[0]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_4__0_n_0\,
      I1 => do_deq,
      I2 => resetn,
      O => \deq_ptr_value[0]_i_1__10_n_0\
    );
\deq_ptr_value[0]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000E00"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_5__0_n_0\,
      I1 => maybe_full,
      I2 => \b_delay_reg[0]\,
      I3 => io_axi4_0_rid(0),
      I4 => io_axi4_0_rid(1),
      I5 => io_axi4_0_rlast,
      O => do_deq
    );
\deq_ptr_value[0]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      O => \_value_T_3\(0)
    );
\deq_ptr_value[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => deq_ptr_value_reg(1),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(2),
      I3 => deq_ptr_value_reg(4),
      I4 => deq_ptr_value_reg(3),
      O => \deq_ptr_value[0]_i_4__0_n_0\
    );
\deq_ptr_value[0]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => \enq_ptr_value_reg__0\(3),
      I2 => \ram_tl_state_size_reg_0_31_0_3_i_4__0_n_0\,
      I3 => \^q\(0),
      I4 => deq_ptr_value_reg(4),
      O => \deq_ptr_value[0]_i_5__0_n_0\
    );
\deq_ptr_value[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => deq_ptr_value_reg(1),
      O => \_value_T_3\(1)
    );
\deq_ptr_value[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_value_reg(2),
      I1 => deq_ptr_value_reg(1),
      I2 => deq_ptr_value_reg(0),
      O => \_value_T_3\(2)
    );
\deq_ptr_value[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(2),
      O => \_value_T_3\(3)
    );
\deq_ptr_value[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => deq_ptr_value_reg(2),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(0),
      I4 => deq_ptr_value_reg(3),
      O => \_value_T_3\(4)
    );
\deq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(0),
      Q => deq_ptr_value_reg(0),
      R => \deq_ptr_value[0]_i_1__10_n_0\
    );
\deq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(1),
      Q => deq_ptr_value_reg(1),
      R => \deq_ptr_value[0]_i_1__10_n_0\
    );
\deq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(2),
      Q => deq_ptr_value_reg(2),
      R => \deq_ptr_value[0]_i_1__10_n_0\
    );
\deq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(3),
      Q => deq_ptr_value_reg(3),
      R => \deq_ptr_value[0]_i_1__10_n_0\
    );
\deq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(4),
      Q => deq_ptr_value_reg(4),
      R => \deq_ptr_value[0]_i_1__10_n_0\
    );
\enq_ptr_value[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__0\(0)
    );
\enq_ptr_value[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      I1 => \enq_ptr_value_reg__0\(1),
      O => \_value_T_1__0\(1)
    );
\enq_ptr_value[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(2),
      I1 => \enq_ptr_value_reg__0\(1),
      I2 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__0\(2)
    );
\enq_ptr_value[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(3),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(2),
      O => \_value_T_1__0\(3)
    );
\enq_ptr_value[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \enq_ptr_value[4]_i_3__0_n_0\,
      I1 => maybe_full_reg_0,
      I2 => resetn,
      O => \enq_ptr_value[4]_i_1__0_n_0\
    );
\enq_ptr_value[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \enq_ptr_value_reg__0\(2),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(0),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \_value_T_1__0\(4)
    );
\enq_ptr_value[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => \^q\(0),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \enq_ptr_value[4]_i_3__0_n_0\
    );
\enq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0,
      D => \_value_T_1__0\(0),
      Q => \enq_ptr_value_reg__0\(0),
      R => \enq_ptr_value[4]_i_1__0_n_0\
    );
\enq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0,
      D => \_value_T_1__0\(1),
      Q => \enq_ptr_value_reg__0\(1),
      R => \enq_ptr_value[4]_i_1__0_n_0\
    );
\enq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0,
      D => \_value_T_1__0\(2),
      Q => \enq_ptr_value_reg__0\(2),
      R => \enq_ptr_value[4]_i_1__0_n_0\
    );
\enq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0,
      D => \_value_T_1__0\(3),
      Q => \enq_ptr_value_reg__0\(3),
      R => \enq_ptr_value[4]_i_1__0_n_0\
    );
\enq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0,
      D => \_value_T_1__0\(4),
      Q => \^q\(0),
      R => \enq_ptr_value[4]_i_1__0_n_0\
    );
\maybe_full_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => do_deq,
      I1 => maybe_full_reg_0,
      I2 => maybe_full,
      O => \maybe_full_i_1__6_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__6_n_0\,
      Q => maybe_full,
      R => resetn_0
    );
ram_extra_id_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => ram_extra_id_reg_0_15_0_0_n_0,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => ram_extra_id_reg_0_15_0_0_n_1,
      WCLK => clk,
      WE => \enq_ptr_value_reg[4]_1\
    );
\ram_extra_id_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => \ram_extra_id_reg_0_15_0_0__0_n_1\,
      WCLK => clk,
      WE => \enq_ptr_value_reg[4]_2\
    );
ram_tl_state_size_reg_0_31_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1 downto 0) => D(1 downto 0),
      DIB(1) => '0',
      DIB(0) => D(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => QueueCompatibility_1_io_deq_bits_tl_state_size(1 downto 0),
      DOB(1) => ram_tl_state_size_reg_0_31_0_3_n_2,
      DOB(0) => QueueCompatibility_1_io_deq_bits_tl_state_size(2),
      DOC(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => maybe_full_reg_0
    );
ram_tl_state_size_reg_0_31_0_3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => maybe_full,
      I1 => deq_ptr_value_reg(4),
      I2 => \^q\(0),
      I3 => \ram_tl_state_size_reg_0_31_0_3_i_4__0_n_0\,
      I4 => \enq_ptr_value_reg__0\(3),
      I5 => deq_ptr_value_reg(3),
      O => \enq_ptr_value_reg[4]_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => deq_ptr_value_reg(1),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => deq_ptr_value_reg(2),
      I4 => deq_ptr_value_reg(0),
      I5 => \enq_ptr_value_reg__0\(0),
      O => \ram_tl_state_size_reg_0_31_0_3_i_4__0_n_0\
    );
ram_tl_state_source_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_enq_bits_tl_state_source(1 downto 0),
      DIB(1 downto 0) => io_enq_bits_tl_state_source(3 downto 2),
      DIC(1 downto 0) => io_enq_bits_tl_state_source(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(1 downto 0),
      DOB(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(3 downto 2),
      DOC(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => maybe_full_reg_0
    );
ram_tl_state_source_reg_0_31_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => io_enq_bits_tl_state_source(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED(1),
      DOA(0) => ram_tl_state_source_io_deq_bits_MPORT_data(6),
      DOB(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => maybe_full_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_125 is
  port (
    QueueCompatibility_16_io_deq_bits_tl_state_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    QueueCompatibility_16_io_deq_bits_extra_id : out STD_LOGIC;
    \deq_ptr_value_reg[0]_0\ : out STD_LOGIC;
    \enq_ptr_value_reg[0]_0\ : out STD_LOGIC;
    ram_tl_state_source_io_deq_bits_MPORT_data : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    do_enq_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    \enq_ptr_value_reg[4]_0\ : in STD_LOGIC;
    \enq_ptr_value_reg[4]_1\ : in STD_LOGIC;
    resetn_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_delay_reg[0]\ : in STD_LOGIC;
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_125 : entity is "FPGA_QueueCompatibility_4";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_125;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_125 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_value_T_1__6\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_value_T_3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deq_ptr_value[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_5__6_n_0\ : STD_LOGIC;
  signal deq_ptr_value_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^deq_ptr_value_reg[0]_0\ : STD_LOGIC;
  signal do_deq : STD_LOGIC;
  signal \enq_ptr_value[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \enq_ptr_value[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \enq_ptr_value_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_tl_state_size_reg_0_31_0_3_i_3__5_n_0\ : STD_LOGIC;
  signal ram_tl_state_size_reg_0_31_0_3_n_2 : STD_LOGIC;
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_4__6\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \deq_ptr_value[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \deq_ptr_value[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \deq_ptr_value[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \deq_ptr_value[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \enq_ptr_value[0]_i_1__6\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \enq_ptr_value[1]_i_1__6\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \enq_ptr_value[2]_i_1__6\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \enq_ptr_value[3]_i_1__6\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_2__6\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_3__6\ : label is "soft_lutpair42";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_extra_id_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_extra_id_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_size_reg_0_31_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_6_6 : label is "";
begin
  Q(0) <= \^q\(0);
  \deq_ptr_value_reg[0]_0\ <= \^deq_ptr_value_reg[0]_0\;
\count_7[1]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      I1 => deq_ptr_value_reg(4),
      I2 => ram_extra_id_reg_0_15_0_0_n_0,
      O => QueueCompatibility_16_io_deq_bits_extra_id
    );
\deq_ptr_value[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_4__6_n_0\,
      I1 => do_deq,
      I2 => resetn,
      O => \deq_ptr_value[0]_i_1__5_n_0\
    );
\deq_ptr_value[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E0000"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_5__6_n_0\,
      I1 => maybe_full,
      I2 => io_axi4_0_bid(0),
      I3 => io_axi4_0_bid(1),
      I4 => \b_delay_reg[0]\,
      I5 => \^deq_ptr_value_reg[0]_0\,
      O => do_deq
    );
\deq_ptr_value[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      O => \_value_T_3\(0)
    );
\deq_ptr_value[0]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => deq_ptr_value_reg(1),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(2),
      I3 => deq_ptr_value_reg(4),
      I4 => deq_ptr_value_reg(3),
      O => \deq_ptr_value[0]_i_4__6_n_0\
    );
\deq_ptr_value[0]_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => \enq_ptr_value_reg__0\(3),
      I2 => \ram_tl_state_size_reg_0_31_0_3_i_3__5_n_0\,
      I3 => \^q\(0),
      I4 => deq_ptr_value_reg(4),
      O => \deq_ptr_value[0]_i_5__6_n_0\
    );
\deq_ptr_value[0]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_axi4_0_bid(3),
      I1 => io_axi4_0_bid(2),
      O => \^deq_ptr_value_reg[0]_0\
    );
\deq_ptr_value[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => deq_ptr_value_reg(1),
      O => \_value_T_3\(1)
    );
\deq_ptr_value[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_value_reg(2),
      I1 => deq_ptr_value_reg(1),
      I2 => deq_ptr_value_reg(0),
      O => \_value_T_3\(2)
    );
\deq_ptr_value[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(2),
      O => \_value_T_3\(3)
    );
\deq_ptr_value[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => deq_ptr_value_reg(2),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(0),
      I4 => deq_ptr_value_reg(3),
      O => \_value_T_3\(4)
    );
\deq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(0),
      Q => deq_ptr_value_reg(0),
      R => \deq_ptr_value[0]_i_1__5_n_0\
    );
\deq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(1),
      Q => deq_ptr_value_reg(1),
      R => \deq_ptr_value[0]_i_1__5_n_0\
    );
\deq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(2),
      Q => deq_ptr_value_reg(2),
      R => \deq_ptr_value[0]_i_1__5_n_0\
    );
\deq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(3),
      Q => deq_ptr_value_reg(3),
      R => \deq_ptr_value[0]_i_1__5_n_0\
    );
\deq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(4),
      Q => deq_ptr_value_reg(4),
      R => \deq_ptr_value[0]_i_1__5_n_0\
    );
\enq_ptr_value[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__6\(0)
    );
\enq_ptr_value[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      I1 => \enq_ptr_value_reg__0\(1),
      O => \_value_T_1__6\(1)
    );
\enq_ptr_value[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(2),
      I1 => \enq_ptr_value_reg__0\(1),
      I2 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__6\(2)
    );
\enq_ptr_value[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(3),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(2),
      O => \_value_T_1__6\(3)
    );
\enq_ptr_value[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \enq_ptr_value[4]_i_3__6_n_0\,
      I1 => do_enq_0,
      I2 => resetn,
      O => \enq_ptr_value[4]_i_1__6_n_0\
    );
\enq_ptr_value[4]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \enq_ptr_value_reg__0\(2),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(0),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \_value_T_1__6\(4)
    );
\enq_ptr_value[4]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => \enq_ptr_value_reg__0\(3),
      I4 => \^q\(0),
      O => \enq_ptr_value[4]_i_3__6_n_0\
    );
\enq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_0,
      D => \_value_T_1__6\(0),
      Q => \enq_ptr_value_reg__0\(0),
      R => \enq_ptr_value[4]_i_1__6_n_0\
    );
\enq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_0,
      D => \_value_T_1__6\(1),
      Q => \enq_ptr_value_reg__0\(1),
      R => \enq_ptr_value[4]_i_1__6_n_0\
    );
\enq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_0,
      D => \_value_T_1__6\(2),
      Q => \enq_ptr_value_reg__0\(2),
      R => \enq_ptr_value[4]_i_1__6_n_0\
    );
\enq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_0,
      D => \_value_T_1__6\(3),
      Q => \enq_ptr_value_reg__0\(3),
      R => \enq_ptr_value[4]_i_1__6_n_0\
    );
\enq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_0,
      D => \_value_T_1__6\(4),
      Q => \^q\(0),
      R => \enq_ptr_value[4]_i_1__6_n_0\
    );
\maybe_full_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => do_deq,
      I1 => do_enq_0,
      I2 => maybe_full,
      O => \maybe_full_i_1__14_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__14_n_0\,
      Q => maybe_full,
      R => resetn_0
    );
ram_extra_id_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => ram_extra_id_reg_0_15_0_0_n_0,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => ram_extra_id_reg_0_15_0_0_n_1,
      WCLK => clk,
      WE => \enq_ptr_value_reg[4]_0\
    );
\ram_extra_id_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => \ram_extra_id_reg_0_15_0_0__0_n_1\,
      WCLK => clk,
      WE => \enq_ptr_value_reg[4]_1\
    );
ram_tl_state_size_reg_0_31_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1 downto 0) => D(1 downto 0),
      DIB(1) => '0',
      DIB(0) => D(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => QueueCompatibility_16_io_deq_bits_tl_state_size(1 downto 0),
      DOB(1) => ram_tl_state_size_reg_0_31_0_3_n_2,
      DOB(0) => QueueCompatibility_16_io_deq_bits_tl_state_size(2),
      DOC(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq_0
    );
\ram_tl_state_size_reg_0_31_0_3_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => maybe_full,
      I1 => deq_ptr_value_reg(4),
      I2 => \^q\(0),
      I3 => \ram_tl_state_size_reg_0_31_0_3_i_3__5_n_0\,
      I4 => \enq_ptr_value_reg__0\(3),
      I5 => deq_ptr_value_reg(3),
      O => \enq_ptr_value_reg[0]_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => deq_ptr_value_reg(1),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => deq_ptr_value_reg(2),
      I4 => deq_ptr_value_reg(0),
      I5 => \enq_ptr_value_reg__0\(0),
      O => \ram_tl_state_size_reg_0_31_0_3_i_3__5_n_0\
    );
ram_tl_state_source_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_enq_bits_tl_state_source(1 downto 0),
      DIB(1 downto 0) => io_enq_bits_tl_state_source(3 downto 2),
      DIC(1 downto 0) => io_enq_bits_tl_state_source(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(1 downto 0),
      DOB(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(3 downto 2),
      DOC(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq_0
    );
ram_tl_state_source_reg_0_31_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => io_enq_bits_tl_state_source(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED(1),
      DOA(0) => ram_tl_state_source_io_deq_bits_MPORT_data(6),
      DOB(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_126 is
  port (
    QueueCompatibility_17_io_deq_bits_tl_state_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_9_reg : out STD_LOGIC;
    \enq_ptr_value_reg[0]_0\ : out STD_LOGIC;
    ram_tl_state_source_io_deq_bits_MPORT_data : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    do_enq_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    \enq_ptr_value_reg[4]_0\ : in STD_LOGIC;
    \enq_ptr_value_reg[4]_1\ : in STD_LOGIC;
    resetn_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    \b_delay_reg[0]\ : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \io_axi4_0_bid[2]\ : in STD_LOGIC;
    \deq_ptr_value_reg[4]_0\ : in STD_LOGIC;
    QueueCompatibility_16_io_deq_bits_extra_id : in STD_LOGIC;
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_126 : entity is "FPGA_QueueCompatibility_4";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_126;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_126 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_value_T_1__7\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_value_T_3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_7[1]_i_21_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_4__7_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_5__7_n_0\ : STD_LOGIC;
  signal deq_ptr_value_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal do_deq : STD_LOGIC;
  signal \enq_ptr_value[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \enq_ptr_value[4]_i_3__7_n_0\ : STD_LOGIC;
  signal \enq_ptr_value_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_tl_state_size_reg_0_31_0_3_i_3__6_n_0\ : STD_LOGIC;
  signal ram_tl_state_size_reg_0_31_0_3_n_2 : STD_LOGIC;
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_3__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_4__7\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \deq_ptr_value[1]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \deq_ptr_value[2]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \deq_ptr_value[3]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \deq_ptr_value[4]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \enq_ptr_value[0]_i_1__7\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \enq_ptr_value[1]_i_1__7\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \enq_ptr_value[2]_i_1__7\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \enq_ptr_value[3]_i_1__7\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_2__7\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_3__7\ : label is "soft_lutpair48";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_extra_id_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_extra_id_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_size_reg_0_31_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_6_6 : label is "";
begin
  Q(0) <= \^q\(0);
\count_7[1]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      I1 => deq_ptr_value_reg(4),
      I2 => ram_extra_id_reg_0_15_0_0_n_0,
      I3 => io_axi4_0_bid(0),
      I4 => QueueCompatibility_16_io_deq_bits_extra_id,
      O => \count_7[1]_i_21_n_0\
    );
\count_7_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \count_7[1]_i_21_n_0\,
      I1 => \deq_ptr_value_reg[4]_0\,
      O => count_9_reg,
      S => io_axi4_0_bid(1)
    );
\deq_ptr_value[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_4__7_n_0\,
      I1 => do_deq,
      I2 => resetn,
      O => \deq_ptr_value[0]_i_1__3_n_0\
    );
\deq_ptr_value[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E000"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_5__7_n_0\,
      I1 => maybe_full,
      I2 => \b_delay_reg[0]\,
      I3 => io_axi4_0_bid(0),
      I4 => io_axi4_0_bid(1),
      I5 => \io_axi4_0_bid[2]\,
      O => do_deq
    );
\deq_ptr_value[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      O => \_value_T_3\(0)
    );
\deq_ptr_value[0]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => deq_ptr_value_reg(1),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(2),
      I3 => deq_ptr_value_reg(4),
      I4 => deq_ptr_value_reg(3),
      O => \deq_ptr_value[0]_i_4__7_n_0\
    );
\deq_ptr_value[0]_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => \enq_ptr_value_reg__0\(3),
      I2 => \ram_tl_state_size_reg_0_31_0_3_i_3__6_n_0\,
      I3 => \^q\(0),
      I4 => deq_ptr_value_reg(4),
      O => \deq_ptr_value[0]_i_5__7_n_0\
    );
\deq_ptr_value[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => deq_ptr_value_reg(1),
      O => \_value_T_3\(1)
    );
\deq_ptr_value[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_value_reg(2),
      I1 => deq_ptr_value_reg(1),
      I2 => deq_ptr_value_reg(0),
      O => \_value_T_3\(2)
    );
\deq_ptr_value[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(2),
      O => \_value_T_3\(3)
    );
\deq_ptr_value[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => deq_ptr_value_reg(2),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(0),
      I4 => deq_ptr_value_reg(3),
      O => \_value_T_3\(4)
    );
\deq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(0),
      Q => deq_ptr_value_reg(0),
      R => \deq_ptr_value[0]_i_1__3_n_0\
    );
\deq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(1),
      Q => deq_ptr_value_reg(1),
      R => \deq_ptr_value[0]_i_1__3_n_0\
    );
\deq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(2),
      Q => deq_ptr_value_reg(2),
      R => \deq_ptr_value[0]_i_1__3_n_0\
    );
\deq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(3),
      Q => deq_ptr_value_reg(3),
      R => \deq_ptr_value[0]_i_1__3_n_0\
    );
\deq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(4),
      Q => deq_ptr_value_reg(4),
      R => \deq_ptr_value[0]_i_1__3_n_0\
    );
\enq_ptr_value[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__7\(0)
    );
\enq_ptr_value[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      I1 => \enq_ptr_value_reg__0\(1),
      O => \_value_T_1__7\(1)
    );
\enq_ptr_value[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(2),
      I1 => \enq_ptr_value_reg__0\(1),
      I2 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__7\(2)
    );
\enq_ptr_value[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(3),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(2),
      O => \_value_T_1__7\(3)
    );
\enq_ptr_value[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \enq_ptr_value[4]_i_3__7_n_0\,
      I1 => do_enq_1,
      I2 => resetn,
      O => \enq_ptr_value[4]_i_1__5_n_0\
    );
\enq_ptr_value[4]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \enq_ptr_value_reg__0\(2),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(0),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \_value_T_1__7\(4)
    );
\enq_ptr_value[4]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => \enq_ptr_value_reg__0\(3),
      I4 => \^q\(0),
      O => \enq_ptr_value[4]_i_3__7_n_0\
    );
\enq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_1,
      D => \_value_T_1__7\(0),
      Q => \enq_ptr_value_reg__0\(0),
      R => \enq_ptr_value[4]_i_1__5_n_0\
    );
\enq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_1,
      D => \_value_T_1__7\(1),
      Q => \enq_ptr_value_reg__0\(1),
      R => \enq_ptr_value[4]_i_1__5_n_0\
    );
\enq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_1,
      D => \_value_T_1__7\(2),
      Q => \enq_ptr_value_reg__0\(2),
      R => \enq_ptr_value[4]_i_1__5_n_0\
    );
\enq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_1,
      D => \_value_T_1__7\(3),
      Q => \enq_ptr_value_reg__0\(3),
      R => \enq_ptr_value[4]_i_1__5_n_0\
    );
\enq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_1,
      D => \_value_T_1__7\(4),
      Q => \^q\(0),
      R => \enq_ptr_value[4]_i_1__5_n_0\
    );
\maybe_full_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => do_deq,
      I1 => do_enq_1,
      I2 => maybe_full,
      O => \maybe_full_i_1__13_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__13_n_0\,
      Q => maybe_full,
      R => resetn_0
    );
ram_extra_id_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => ram_extra_id_reg_0_15_0_0_n_0,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => ram_extra_id_reg_0_15_0_0_n_1,
      WCLK => clk,
      WE => \enq_ptr_value_reg[4]_0\
    );
\ram_extra_id_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => \ram_extra_id_reg_0_15_0_0__0_n_1\,
      WCLK => clk,
      WE => \enq_ptr_value_reg[4]_1\
    );
ram_tl_state_size_reg_0_31_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1 downto 0) => D(1 downto 0),
      DIB(1) => '0',
      DIB(0) => D(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => QueueCompatibility_17_io_deq_bits_tl_state_size(1 downto 0),
      DOB(1) => ram_tl_state_size_reg_0_31_0_3_n_2,
      DOB(0) => QueueCompatibility_17_io_deq_bits_tl_state_size(2),
      DOC(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq_1
    );
\ram_tl_state_size_reg_0_31_0_3_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => maybe_full,
      I1 => deq_ptr_value_reg(4),
      I2 => \^q\(0),
      I3 => \ram_tl_state_size_reg_0_31_0_3_i_3__6_n_0\,
      I4 => \enq_ptr_value_reg__0\(3),
      I5 => deq_ptr_value_reg(3),
      O => \enq_ptr_value_reg[0]_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => deq_ptr_value_reg(1),
      I4 => \enq_ptr_value_reg__0\(2),
      I5 => deq_ptr_value_reg(2),
      O => \ram_tl_state_size_reg_0_31_0_3_i_3__6_n_0\
    );
ram_tl_state_source_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_enq_bits_tl_state_source(1 downto 0),
      DIB(1 downto 0) => io_enq_bits_tl_state_source(3 downto 2),
      DIC(1 downto 0) => io_enq_bits_tl_state_source(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(1 downto 0),
      DOB(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(3 downto 2),
      DOC(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq_1
    );
ram_tl_state_source_reg_0_31_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => io_enq_bits_tl_state_source(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED(1),
      DOA(0) => ram_tl_state_source_io_deq_bits_MPORT_data(6),
      DOB(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_127 is
  port (
    QueueCompatibility_18_io_deq_bits_tl_state_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    QueueCompatibility_18_io_deq_bits_extra_id : out STD_LOGIC;
    \enq_ptr_value_reg[0]_0\ : out STD_LOGIC;
    ram_tl_state_source_io_deq_bits_MPORT_data : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    do_enq_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    \enq_ptr_value_reg[4]_0\ : in STD_LOGIC;
    \enq_ptr_value_reg[4]_1\ : in STD_LOGIC;
    resetn_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    \b_delay_reg[0]\ : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \io_axi4_0_bid[2]\ : in STD_LOGIC;
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_127 : entity is "FPGA_QueueCompatibility_4";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_127;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_127 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_value_T_1__8\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_value_T_3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deq_ptr_value[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_4__8_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_5__8_n_0\ : STD_LOGIC;
  signal deq_ptr_value_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal do_deq : STD_LOGIC;
  signal \enq_ptr_value[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \enq_ptr_value[4]_i_3__8_n_0\ : STD_LOGIC;
  signal \enq_ptr_value_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_tl_state_size_reg_0_31_0_3_i_3__7_n_0\ : STD_LOGIC;
  signal ram_tl_state_size_reg_0_31_0_3_n_2 : STD_LOGIC;
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_3__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_4__8\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \deq_ptr_value[1]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \deq_ptr_value[2]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \deq_ptr_value[3]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \deq_ptr_value[4]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \enq_ptr_value[0]_i_1__8\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \enq_ptr_value[1]_i_1__8\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \enq_ptr_value[2]_i_1__8\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \enq_ptr_value[3]_i_1__8\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_2__8\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_3__8\ : label is "soft_lutpair54";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_extra_id_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_extra_id_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_size_reg_0_31_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_6_6 : label is "";
begin
  Q(0) <= \^q\(0);
\count_7[1]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      I1 => deq_ptr_value_reg(4),
      I2 => ram_extra_id_reg_0_15_0_0_n_0,
      O => QueueCompatibility_18_io_deq_bits_extra_id
    );
\deq_ptr_value[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_4__8_n_0\,
      I1 => do_deq,
      I2 => resetn,
      O => \deq_ptr_value[0]_i_1__1_n_0\
    );
\deq_ptr_value[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E000"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_5__8_n_0\,
      I1 => maybe_full,
      I2 => \b_delay_reg[0]\,
      I3 => io_axi4_0_bid(1),
      I4 => io_axi4_0_bid(0),
      I5 => \io_axi4_0_bid[2]\,
      O => do_deq
    );
\deq_ptr_value[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      O => \_value_T_3\(0)
    );
\deq_ptr_value[0]_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => deq_ptr_value_reg(1),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(2),
      I3 => deq_ptr_value_reg(4),
      I4 => deq_ptr_value_reg(3),
      O => \deq_ptr_value[0]_i_4__8_n_0\
    );
\deq_ptr_value[0]_i_5__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => \enq_ptr_value_reg__0\(3),
      I2 => \ram_tl_state_size_reg_0_31_0_3_i_3__7_n_0\,
      I3 => \^q\(0),
      I4 => deq_ptr_value_reg(4),
      O => \deq_ptr_value[0]_i_5__8_n_0\
    );
\deq_ptr_value[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => deq_ptr_value_reg(1),
      O => \_value_T_3\(1)
    );
\deq_ptr_value[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_value_reg(2),
      I1 => deq_ptr_value_reg(1),
      I2 => deq_ptr_value_reg(0),
      O => \_value_T_3\(2)
    );
\deq_ptr_value[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(2),
      O => \_value_T_3\(3)
    );
\deq_ptr_value[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => deq_ptr_value_reg(2),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(0),
      I4 => deq_ptr_value_reg(3),
      O => \_value_T_3\(4)
    );
\deq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(0),
      Q => deq_ptr_value_reg(0),
      R => \deq_ptr_value[0]_i_1__1_n_0\
    );
\deq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(1),
      Q => deq_ptr_value_reg(1),
      R => \deq_ptr_value[0]_i_1__1_n_0\
    );
\deq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(2),
      Q => deq_ptr_value_reg(2),
      R => \deq_ptr_value[0]_i_1__1_n_0\
    );
\deq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(3),
      Q => deq_ptr_value_reg(3),
      R => \deq_ptr_value[0]_i_1__1_n_0\
    );
\deq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(4),
      Q => deq_ptr_value_reg(4),
      R => \deq_ptr_value[0]_i_1__1_n_0\
    );
\enq_ptr_value[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__8\(0)
    );
\enq_ptr_value[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      I1 => \enq_ptr_value_reg__0\(1),
      O => \_value_T_1__8\(1)
    );
\enq_ptr_value[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(2),
      I1 => \enq_ptr_value_reg__0\(1),
      I2 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__8\(2)
    );
\enq_ptr_value[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(3),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(2),
      O => \_value_T_1__8\(3)
    );
\enq_ptr_value[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \enq_ptr_value[4]_i_3__8_n_0\,
      I1 => do_enq_2,
      I2 => resetn,
      O => \enq_ptr_value[4]_i_1__4_n_0\
    );
\enq_ptr_value[4]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \enq_ptr_value_reg__0\(2),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(0),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \_value_T_1__8\(4)
    );
\enq_ptr_value[4]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => \enq_ptr_value_reg__0\(3),
      I4 => \^q\(0),
      O => \enq_ptr_value[4]_i_3__8_n_0\
    );
\enq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_2,
      D => \_value_T_1__8\(0),
      Q => \enq_ptr_value_reg__0\(0),
      R => \enq_ptr_value[4]_i_1__4_n_0\
    );
\enq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_2,
      D => \_value_T_1__8\(1),
      Q => \enq_ptr_value_reg__0\(1),
      R => \enq_ptr_value[4]_i_1__4_n_0\
    );
\enq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_2,
      D => \_value_T_1__8\(2),
      Q => \enq_ptr_value_reg__0\(2),
      R => \enq_ptr_value[4]_i_1__4_n_0\
    );
\enq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_2,
      D => \_value_T_1__8\(3),
      Q => \enq_ptr_value_reg__0\(3),
      R => \enq_ptr_value[4]_i_1__4_n_0\
    );
\enq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_2,
      D => \_value_T_1__8\(4),
      Q => \^q\(0),
      R => \enq_ptr_value[4]_i_1__4_n_0\
    );
\maybe_full_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => do_deq,
      I1 => do_enq_2,
      I2 => maybe_full,
      O => \maybe_full_i_1__12_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__12_n_0\,
      Q => maybe_full,
      R => resetn_0
    );
ram_extra_id_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => ram_extra_id_reg_0_15_0_0_n_0,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => ram_extra_id_reg_0_15_0_0_n_1,
      WCLK => clk,
      WE => \enq_ptr_value_reg[4]_0\
    );
\ram_extra_id_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => \ram_extra_id_reg_0_15_0_0__0_n_1\,
      WCLK => clk,
      WE => \enq_ptr_value_reg[4]_1\
    );
ram_tl_state_size_reg_0_31_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1 downto 0) => D(1 downto 0),
      DIB(1) => '0',
      DIB(0) => D(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => QueueCompatibility_18_io_deq_bits_tl_state_size(1 downto 0),
      DOB(1) => ram_tl_state_size_reg_0_31_0_3_n_2,
      DOB(0) => QueueCompatibility_18_io_deq_bits_tl_state_size(2),
      DOC(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq_2
    );
\ram_tl_state_size_reg_0_31_0_3_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => maybe_full,
      I1 => deq_ptr_value_reg(4),
      I2 => \^q\(0),
      I3 => \ram_tl_state_size_reg_0_31_0_3_i_3__7_n_0\,
      I4 => \enq_ptr_value_reg__0\(3),
      I5 => deq_ptr_value_reg(3),
      O => \enq_ptr_value_reg[0]_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => deq_ptr_value_reg(1),
      I4 => \enq_ptr_value_reg__0\(2),
      I5 => deq_ptr_value_reg(2),
      O => \ram_tl_state_size_reg_0_31_0_3_i_3__7_n_0\
    );
ram_tl_state_source_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_enq_bits_tl_state_source(1 downto 0),
      DIB(1 downto 0) => io_enq_bits_tl_state_source(3 downto 2),
      DIC(1 downto 0) => io_enq_bits_tl_state_source(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(1 downto 0),
      DOB(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(3 downto 2),
      DOC(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq_2
    );
ram_tl_state_source_reg_0_31_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => io_enq_bits_tl_state_source(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED(1),
      DOA(0) => ram_tl_state_source_io_deq_bits_MPORT_data(6),
      DOB(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_128 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[63]\ : out STD_LOGIC;
    \saved_source_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \saved_source_reg[2]\ : out STD_LOGIC;
    \saved_source_reg[1]\ : out STD_LOGIC;
    \saved_source_reg[0]\ : out STD_LOGIC;
    \ram_wen_reg[0]\ : out STD_LOGIC;
    \enq_ptr_value_reg[0]_0\ : out STD_LOGIC;
    count_9_reg : out STD_LOGIC;
    axi4yank_1_auto_in_becho_tl_state_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    do_enq_3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    \enq_ptr_value_reg[4]_0\ : in STD_LOGIC;
    \enq_ptr_value_reg[4]_1\ : in STD_LOGIC;
    resetn_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    xbar_auto_out_0_d_bits_opcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi4yank_1_auto_in_recho_tl_state_source : in STD_LOGIC_VECTOR ( 0 to 0 );
    muxStateEarly_0 : in STD_LOGIC;
    \ram_source_reg[3]\ : in STD_LOGIC;
    \cam_a_0_bits_source_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_tl_state_source_reg[3]\ : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_tl_state_source_reg[3]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[2]\ : in STD_LOGIC;
    \ram_tl_state_source_reg[2]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[1]\ : in STD_LOGIC;
    \ram_tl_state_source_reg[1]_0\ : in STD_LOGIC;
    \b_delay_reg[0]\ : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \io_axi4_0_bid_2__s_port_\ : in STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC;
    \ram_id_reg[1]\ : in STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC;
    \ram_id_reg[0]\ : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    QueueCompatibility_18_io_deq_bits_extra_id : in STD_LOGIC;
    \ram_tl_state_size_reg[2]\ : in STD_LOGIC;
    \ram_tl_state_size_reg[2]_0\ : in STD_LOGIC;
    QueueCompatibility_18_io_deq_bits_tl_state_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    QueueCompatibility_17_io_deq_bits_tl_state_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    QueueCompatibility_16_io_deq_bits_tl_state_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_tl_state_size_reg[1]\ : in STD_LOGIC;
    \ram_tl_state_size_reg[1]_0\ : in STD_LOGIC;
    \ram_tl_state_size_reg[0]\ : in STD_LOGIC;
    \ram_tl_state_size_reg[0]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[6]\ : in STD_LOGIC;
    \ram_tl_state_source_reg[6]_0\ : in STD_LOGIC;
    ram_tl_state_source_io_deq_bits_MPORT_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \deq_ptr_value_reg[4]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \deq_ptr_value_reg[4]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_tl_state_source_reg[5]\ : in STD_LOGIC;
    \ram_tl_state_source_reg[5]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[4]\ : in STD_LOGIC;
    \ram_tl_state_source_reg[4]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[3]_1\ : in STD_LOGIC;
    \ram_tl_state_source_reg[3]_2\ : in STD_LOGIC;
    \ram_tl_state_source_reg[2]_1\ : in STD_LOGIC;
    \ram_tl_state_source_reg[2]_2\ : in STD_LOGIC;
    \ram_tl_state_source_reg[1]_1\ : in STD_LOGIC;
    \ram_tl_state_source_reg[1]_2\ : in STD_LOGIC;
    \ram_tl_state_source_reg[0]\ : in STD_LOGIC;
    \ram_tl_state_source_reg[0]_0\ : in STD_LOGIC;
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_128 : entity is "FPGA_QueueCompatibility_4";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_128;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_128 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal QueueCompatibility_19_io_deq_bits_tl_state_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal QueueCompatibility_19_io_deq_bits_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \_value_T_1__9\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_value_T_3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal axi4yank_1_auto_in_becho_tl_state_source : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \deq_ptr_value[0]_i_1_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_4__9_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_5__9_n_0\ : STD_LOGIC;
  signal deq_ptr_value_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal do_deq : STD_LOGIC;
  signal \enq_ptr_value[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \enq_ptr_value[4]_i_3__9_n_0\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[0]_0\ : STD_LOGIC;
  signal \enq_ptr_value_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \io_axi4_0_bid_2__s_net_1\ : STD_LOGIC;
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_opcode[2]_i_19_n_0\ : STD_LOGIC;
  signal \ram_opcode_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_0_31_0_3_i_3__8_n_0\ : STD_LOGIC;
  signal ram_tl_state_size_reg_0_31_0_3_n_2 : STD_LOGIC;
  signal \saved_size[0]_i_13_n_0\ : STD_LOGIC;
  signal \saved_size[1]_i_13_n_0\ : STD_LOGIC;
  signal \saved_size[2]_i_13_n_0\ : STD_LOGIC;
  signal \saved_size_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \saved_size_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \saved_size_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \saved_source[0]_i_12_n_0\ : STD_LOGIC;
  signal \saved_source[1]_i_12_n_0\ : STD_LOGIC;
  signal \saved_source[2]_i_12_n_0\ : STD_LOGIC;
  signal \saved_source[3]_i_12_n_0\ : STD_LOGIC;
  signal \saved_source[4]_i_12_n_0\ : STD_LOGIC;
  signal \saved_source[5]_i_12_n_0\ : STD_LOGIC;
  signal \saved_source_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \saved_source_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \saved_source_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \saved_source_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \saved_source_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \saved_source_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_3__2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_4__9\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \deq_ptr_value[1]_i_1__2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \deq_ptr_value[2]_i_1__2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \deq_ptr_value[3]_i_1__2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \deq_ptr_value[4]_i_1__2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \enq_ptr_value[0]_i_1__9\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \enq_ptr_value[1]_i_1__9\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \enq_ptr_value[2]_i_1__9\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \enq_ptr_value[3]_i_1__9\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_2__9\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_3__9\ : label is "soft_lutpair60";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_extra_id_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_extra_id_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_size_reg_0_31_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_6_6 : label is "";
begin
  Q(0) <= \^q\(0);
  \enq_ptr_value_reg[0]_0\ <= \^enq_ptr_value_reg[0]_0\;
  \io_axi4_0_bid_2__s_net_1\ <= \io_axi4_0_bid_2__s_port_\;
\cam_d_0_data[63]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE20000001DFF"
    )
        port map (
      I0 => axi4yank_1_auto_in_becho_tl_state_source(3),
      I1 => xbar_auto_out_0_d_bits_opcode(0),
      I2 => axi4yank_1_auto_in_recho_tl_state_source(0),
      I3 => muxStateEarly_0,
      I4 => \ram_source_reg[3]\,
      I5 => \cam_a_0_bits_source_reg[3]\(0),
      O => \cam_d_0_data_reg[63]\
    );
\count_7[1]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      I1 => deq_ptr_value_reg(4),
      I2 => ram_extra_id_reg_0_15_0_0_n_0,
      I3 => io_axi4_0_bid(0),
      I4 => QueueCompatibility_18_io_deq_bits_extra_id,
      O => count_9_reg
    );
\deq_ptr_value[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_4__9_n_0\,
      I1 => do_deq,
      I2 => resetn,
      O => \deq_ptr_value[0]_i_1_n_0\
    );
\deq_ptr_value[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0000000"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_5__9_n_0\,
      I1 => maybe_full,
      I2 => \b_delay_reg[0]\,
      I3 => io_axi4_0_bid(0),
      I4 => io_axi4_0_bid(1),
      I5 => \io_axi4_0_bid_2__s_net_1\,
      O => do_deq
    );
\deq_ptr_value[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      O => \_value_T_3\(0)
    );
\deq_ptr_value[0]_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => deq_ptr_value_reg(1),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(2),
      I3 => deq_ptr_value_reg(4),
      I4 => deq_ptr_value_reg(3),
      O => \deq_ptr_value[0]_i_4__9_n_0\
    );
\deq_ptr_value[0]_i_5__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => \enq_ptr_value_reg__0\(3),
      I2 => \ram_tl_state_size_reg_0_31_0_3_i_3__8_n_0\,
      I3 => \^q\(0),
      I4 => deq_ptr_value_reg(4),
      O => \deq_ptr_value[0]_i_5__9_n_0\
    );
\deq_ptr_value[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => deq_ptr_value_reg(1),
      O => \_value_T_3\(1)
    );
\deq_ptr_value[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_value_reg(2),
      I1 => deq_ptr_value_reg(1),
      I2 => deq_ptr_value_reg(0),
      O => \_value_T_3\(2)
    );
\deq_ptr_value[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(2),
      O => \_value_T_3\(3)
    );
\deq_ptr_value[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => deq_ptr_value_reg(2),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(0),
      I4 => deq_ptr_value_reg(3),
      O => \_value_T_3\(4)
    );
\deq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(0),
      Q => deq_ptr_value_reg(0),
      R => \deq_ptr_value[0]_i_1_n_0\
    );
\deq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(1),
      Q => deq_ptr_value_reg(1),
      R => \deq_ptr_value[0]_i_1_n_0\
    );
\deq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(2),
      Q => deq_ptr_value_reg(2),
      R => \deq_ptr_value[0]_i_1_n_0\
    );
\deq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(3),
      Q => deq_ptr_value_reg(3),
      R => \deq_ptr_value[0]_i_1_n_0\
    );
\deq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(4),
      Q => deq_ptr_value_reg(4),
      R => \deq_ptr_value[0]_i_1_n_0\
    );
\enq_ptr_value[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__9\(0)
    );
\enq_ptr_value[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      I1 => \enq_ptr_value_reg__0\(1),
      O => \_value_T_1__9\(1)
    );
\enq_ptr_value[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(2),
      I1 => \enq_ptr_value_reg__0\(1),
      I2 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__9\(2)
    );
\enq_ptr_value[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(3),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(2),
      O => \_value_T_1__9\(3)
    );
\enq_ptr_value[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \enq_ptr_value[4]_i_3__9_n_0\,
      I1 => do_enq_3,
      I2 => resetn,
      O => \enq_ptr_value[4]_i_1__3_n_0\
    );
\enq_ptr_value[4]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \enq_ptr_value_reg__0\(2),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(0),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \_value_T_1__9\(4)
    );
\enq_ptr_value[4]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => \enq_ptr_value_reg__0\(3),
      I4 => \^q\(0),
      O => \enq_ptr_value[4]_i_3__9_n_0\
    );
\enq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_3,
      D => \_value_T_1__9\(0),
      Q => \enq_ptr_value_reg__0\(0),
      R => \enq_ptr_value[4]_i_1__3_n_0\
    );
\enq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_3,
      D => \_value_T_1__9\(1),
      Q => \enq_ptr_value_reg__0\(1),
      R => \enq_ptr_value[4]_i_1__3_n_0\
    );
\enq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_3,
      D => \_value_T_1__9\(2),
      Q => \enq_ptr_value_reg__0\(2),
      R => \enq_ptr_value[4]_i_1__3_n_0\
    );
\enq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_3,
      D => \_value_T_1__9\(3),
      Q => \enq_ptr_value_reg__0\(3),
      R => \enq_ptr_value[4]_i_1__3_n_0\
    );
\enq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq_3,
      D => \_value_T_1__9\(4),
      Q => \^q\(0),
      R => \enq_ptr_value[4]_i_1__3_n_0\
    );
io_axi4_0_awvalid_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^enq_ptr_value_reg[0]_0\,
      I1 => maybe_full_reg_0,
      I2 => \ram_id_reg[1]\,
      I3 => maybe_full_reg_1,
      I4 => \ram_id_reg[0]\,
      I5 => maybe_full_reg_2,
      O => \ram_wen_reg[0]\
    );
\maybe_full_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => do_deq,
      I1 => do_enq_3,
      I2 => maybe_full,
      O => \maybe_full_i_1__11_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__11_n_0\,
      Q => maybe_full,
      R => resetn_0
    );
ram_extra_id_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => ram_extra_id_reg_0_15_0_0_n_0,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => ram_extra_id_reg_0_15_0_0_n_1,
      WCLK => clk,
      WE => \enq_ptr_value_reg[4]_0\
    );
\ram_extra_id_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => \ram_extra_id_reg_0_15_0_0__0_n_1\,
      WCLK => clk,
      WE => \enq_ptr_value_reg[4]_1\
    );
\ram_opcode[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_19_io_deq_bits_tl_state_source(0),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(0),
      I2 => io_axi4_0_bid(1),
      I3 => \deq_ptr_value_reg[4]_0\(0),
      I4 => io_axi4_0_bid(0),
      I5 => \deq_ptr_value_reg[4]_1\(0),
      O => \ram_opcode[2]_i_19_n_0\
    );
\ram_opcode_reg[2]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_opcode_reg[2]_i_17_n_0\,
      I1 => \ram_tl_state_source_reg[0]\,
      O => \saved_source_reg[5]\(0),
      S => io_axi4_0_bid(3)
    );
\ram_opcode_reg[2]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_opcode[2]_i_19_n_0\,
      I1 => \ram_tl_state_source_reg[0]_0\,
      O => \ram_opcode_reg[2]_i_17_n_0\,
      S => io_axi4_0_bid(2)
    );
ram_tl_state_size_reg_0_31_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1 downto 0) => D(1 downto 0),
      DIB(1) => '0',
      DIB(0) => D(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => QueueCompatibility_19_io_deq_bits_tl_state_size(1 downto 0),
      DOB(1) => ram_tl_state_size_reg_0_31_0_3_n_2,
      DOB(0) => QueueCompatibility_19_io_deq_bits_tl_state_size(2),
      DOC(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq_3
    );
\ram_tl_state_size_reg_0_31_0_3_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => maybe_full,
      I1 => deq_ptr_value_reg(4),
      I2 => \^q\(0),
      I3 => \ram_tl_state_size_reg_0_31_0_3_i_3__8_n_0\,
      I4 => \enq_ptr_value_reg__0\(3),
      I5 => deq_ptr_value_reg(3),
      O => \^enq_ptr_value_reg[0]_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => deq_ptr_value_reg(1),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => deq_ptr_value_reg(2),
      I4 => deq_ptr_value_reg(0),
      I5 => \enq_ptr_value_reg__0\(0),
      O => \ram_tl_state_size_reg_0_31_0_3_i_3__8_n_0\
    );
ram_tl_state_source_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_enq_bits_tl_state_source(1 downto 0),
      DIB(1 downto 0) => io_enq_bits_tl_state_source(3 downto 2),
      DIC(1 downto 0) => io_enq_bits_tl_state_source(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => QueueCompatibility_19_io_deq_bits_tl_state_source(1 downto 0),
      DOB(1 downto 0) => QueueCompatibility_19_io_deq_bits_tl_state_source(3 downto 2),
      DOC(1 downto 0) => QueueCompatibility_19_io_deq_bits_tl_state_source(5 downto 4),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq_3
    );
ram_tl_state_source_reg_0_31_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => io_enq_bits_tl_state_source(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED(1),
      DOA(0) => QueueCompatibility_19_io_deq_bits_tl_state_source(6),
      DOB(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq_3
    );
\saved_size[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_19_io_deq_bits_tl_state_size(0),
      I1 => QueueCompatibility_18_io_deq_bits_tl_state_size(0),
      I2 => io_axi4_0_bid(1),
      I3 => QueueCompatibility_17_io_deq_bits_tl_state_size(0),
      I4 => io_axi4_0_bid(0),
      I5 => QueueCompatibility_16_io_deq_bits_tl_state_size(0),
      O => \saved_size[0]_i_13_n_0\
    );
\saved_size[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_19_io_deq_bits_tl_state_size(1),
      I1 => QueueCompatibility_18_io_deq_bits_tl_state_size(1),
      I2 => io_axi4_0_bid(1),
      I3 => QueueCompatibility_17_io_deq_bits_tl_state_size(1),
      I4 => io_axi4_0_bid(0),
      I5 => QueueCompatibility_16_io_deq_bits_tl_state_size(1),
      O => \saved_size[1]_i_13_n_0\
    );
\saved_size[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_19_io_deq_bits_tl_state_size(2),
      I1 => QueueCompatibility_18_io_deq_bits_tl_state_size(2),
      I2 => io_axi4_0_bid(1),
      I3 => QueueCompatibility_17_io_deq_bits_tl_state_size(2),
      I4 => io_axi4_0_bid(0),
      I5 => QueueCompatibility_16_io_deq_bits_tl_state_size(2),
      O => \saved_size[2]_i_13_n_0\
    );
\saved_size_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_size[0]_i_13_n_0\,
      I1 => \ram_tl_state_size_reg[0]_0\,
      O => \saved_size_reg[0]_i_11_n_0\,
      S => io_axi4_0_bid(2)
    );
\saved_size_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \saved_size_reg[0]_i_11_n_0\,
      I1 => \ram_tl_state_size_reg[0]\,
      O => axi4yank_1_auto_in_becho_tl_state_size(0),
      S => io_axi4_0_bid(3)
    );
\saved_size_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_size[1]_i_13_n_0\,
      I1 => \ram_tl_state_size_reg[1]_0\,
      O => \saved_size_reg[1]_i_11_n_0\,
      S => io_axi4_0_bid(2)
    );
\saved_size_reg[1]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \saved_size_reg[1]_i_11_n_0\,
      I1 => \ram_tl_state_size_reg[1]\,
      O => axi4yank_1_auto_in_becho_tl_state_size(1),
      S => io_axi4_0_bid(3)
    );
\saved_size_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_size[2]_i_13_n_0\,
      I1 => \ram_tl_state_size_reg[2]_0\,
      O => \saved_size_reg[2]_i_11_n_0\,
      S => io_axi4_0_bid(2)
    );
\saved_size_reg[2]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \saved_size_reg[2]_i_11_n_0\,
      I1 => \ram_tl_state_size_reg[2]\,
      O => axi4yank_1_auto_in_becho_tl_state_size(2),
      S => io_axi4_0_bid(3)
    );
\saved_source[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_19_io_deq_bits_tl_state_source(1),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(1),
      I2 => io_axi4_0_bid(1),
      I3 => \deq_ptr_value_reg[4]_0\(1),
      I4 => io_axi4_0_bid(0),
      I5 => \deq_ptr_value_reg[4]_1\(1),
      O => \saved_source[0]_i_12_n_0\
    );
\saved_source[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => axi4yank_1_auto_in_becho_tl_state_source(1),
      I1 => xbar_auto_out_0_d_bits_opcode(0),
      I2 => \ram_tl_state_source_reg[1]\,
      I3 => io_axi4_0_rid(0),
      I4 => \ram_tl_state_source_reg[1]_0\,
      I5 => muxStateEarly_0,
      O => \saved_source_reg[0]\
    );
\saved_source[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_19_io_deq_bits_tl_state_source(2),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(2),
      I2 => io_axi4_0_bid(1),
      I3 => \deq_ptr_value_reg[4]_0\(2),
      I4 => io_axi4_0_bid(0),
      I5 => \deq_ptr_value_reg[4]_1\(2),
      O => \saved_source[1]_i_12_n_0\
    );
\saved_source[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => axi4yank_1_auto_in_becho_tl_state_source(2),
      I1 => xbar_auto_out_0_d_bits_opcode(0),
      I2 => \ram_tl_state_source_reg[2]\,
      I3 => io_axi4_0_rid(0),
      I4 => \ram_tl_state_source_reg[2]_0\,
      I5 => muxStateEarly_0,
      O => \saved_source_reg[1]\
    );
\saved_source[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_19_io_deq_bits_tl_state_source(3),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(3),
      I2 => io_axi4_0_bid(1),
      I3 => \deq_ptr_value_reg[4]_0\(3),
      I4 => io_axi4_0_bid(0),
      I5 => \deq_ptr_value_reg[4]_1\(3),
      O => \saved_source[2]_i_12_n_0\
    );
\saved_source[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => axi4yank_1_auto_in_becho_tl_state_source(3),
      I1 => xbar_auto_out_0_d_bits_opcode(0),
      I2 => \ram_tl_state_source_reg[3]\,
      I3 => io_axi4_0_rid(0),
      I4 => \ram_tl_state_source_reg[3]_0\,
      I5 => muxStateEarly_0,
      O => \saved_source_reg[2]\
    );
\saved_source[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_19_io_deq_bits_tl_state_source(4),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(4),
      I2 => io_axi4_0_bid(1),
      I3 => \deq_ptr_value_reg[4]_0\(4),
      I4 => io_axi4_0_bid(0),
      I5 => \deq_ptr_value_reg[4]_1\(4),
      O => \saved_source[3]_i_12_n_0\
    );
\saved_source[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_19_io_deq_bits_tl_state_source(5),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(5),
      I2 => io_axi4_0_bid(1),
      I3 => \deq_ptr_value_reg[4]_0\(5),
      I4 => io_axi4_0_bid(0),
      I5 => \deq_ptr_value_reg[4]_1\(5),
      O => \saved_source[4]_i_12_n_0\
    );
\saved_source[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_19_io_deq_bits_tl_state_source(6),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(6),
      I2 => io_axi4_0_bid(1),
      I3 => \deq_ptr_value_reg[4]_0\(6),
      I4 => io_axi4_0_bid(0),
      I5 => \deq_ptr_value_reg[4]_1\(6),
      O => \saved_source[5]_i_12_n_0\
    );
\saved_source_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \saved_source_reg[0]_i_6_n_0\,
      I1 => \ram_tl_state_source_reg[1]_1\,
      O => axi4yank_1_auto_in_becho_tl_state_source(1),
      S => io_axi4_0_bid(3)
    );
\saved_source_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[0]_i_12_n_0\,
      I1 => \ram_tl_state_source_reg[1]_2\,
      O => \saved_source_reg[0]_i_6_n_0\,
      S => io_axi4_0_bid(2)
    );
\saved_source_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \saved_source_reg[1]_i_6_n_0\,
      I1 => \ram_tl_state_source_reg[2]_1\,
      O => axi4yank_1_auto_in_becho_tl_state_source(2),
      S => io_axi4_0_bid(3)
    );
\saved_source_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[1]_i_12_n_0\,
      I1 => \ram_tl_state_source_reg[2]_2\,
      O => \saved_source_reg[1]_i_6_n_0\,
      S => io_axi4_0_bid(2)
    );
\saved_source_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \saved_source_reg[2]_i_6_n_0\,
      I1 => \ram_tl_state_source_reg[3]_1\,
      O => axi4yank_1_auto_in_becho_tl_state_source(3),
      S => io_axi4_0_bid(3)
    );
\saved_source_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[2]_i_12_n_0\,
      I1 => \ram_tl_state_source_reg[3]_2\,
      O => \saved_source_reg[2]_i_6_n_0\,
      S => io_axi4_0_bid(2)
    );
\saved_source_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[3]_i_12_n_0\,
      I1 => \ram_tl_state_source_reg[4]_0\,
      O => \saved_source_reg[3]_i_10_n_0\,
      S => io_axi4_0_bid(2)
    );
\saved_source_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \saved_source_reg[3]_i_10_n_0\,
      I1 => \ram_tl_state_source_reg[4]\,
      O => \saved_source_reg[5]\(1),
      S => io_axi4_0_bid(3)
    );
\saved_source_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[4]_i_12_n_0\,
      I1 => \ram_tl_state_source_reg[5]_0\,
      O => \saved_source_reg[4]_i_10_n_0\,
      S => io_axi4_0_bid(2)
    );
\saved_source_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \saved_source_reg[4]_i_10_n_0\,
      I1 => \ram_tl_state_source_reg[5]\,
      O => \saved_source_reg[5]\(2),
      S => io_axi4_0_bid(3)
    );
\saved_source_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[5]_i_12_n_0\,
      I1 => \ram_tl_state_source_reg[6]_0\,
      O => \saved_source_reg[5]_i_10_n_0\,
      S => io_axi4_0_bid(2)
    );
\saved_source_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \saved_source_reg[5]_i_10_n_0\,
      I1 => \ram_tl_state_source_reg[6]\,
      O => \saved_source_reg[5]\(3),
      S => io_axi4_0_bid(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_129 is
  port (
    QueueCompatibility_2_io_deq_bits_tl_state_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    QueueCompatibility_2_io_deq_bits_extra_id : out STD_LOGIC;
    \enq_ptr_value_reg[4]_0\ : out STD_LOGIC;
    ram_tl_state_source_io_deq_bits_MPORT_data : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    \enq_ptr_value_reg[4]_1\ : in STD_LOGIC;
    \enq_ptr_value_reg[4]_2\ : in STD_LOGIC;
    resetn_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    \b_delay_reg[0]\ : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_rlast : in STD_LOGIC;
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_129 : entity is "FPGA_QueueCompatibility_4";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_129;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_129 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_value_T_1__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_value_T_3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deq_ptr_value[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_5__1_n_0\ : STD_LOGIC;
  signal deq_ptr_value_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal do_deq : STD_LOGIC;
  signal \enq_ptr_value[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \enq_ptr_value[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \enq_ptr_value_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_tl_state_size_reg_0_31_0_3_i_4__1_n_0\ : STD_LOGIC;
  signal ram_tl_state_size_reg_0_31_0_3_n_2 : STD_LOGIC;
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_3__8\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_4__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \deq_ptr_value[1]_i_1__8\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \deq_ptr_value[2]_i_1__8\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \deq_ptr_value[3]_i_1__8\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \deq_ptr_value[4]_i_1__8\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \enq_ptr_value[0]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \enq_ptr_value[1]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \enq_ptr_value[2]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \enq_ptr_value[3]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_2__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_3__1\ : label is "soft_lutpair66";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_extra_id_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_extra_id_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_size_reg_0_31_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_6_6 : label is "";
begin
  Q(0) <= \^q\(0);
\count_7[1]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      I1 => deq_ptr_value_reg(4),
      I2 => ram_extra_id_reg_0_15_0_0_n_0,
      O => QueueCompatibility_2_io_deq_bits_extra_id
    );
\deq_ptr_value[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_4__1_n_0\,
      I1 => do_deq,
      I2 => resetn,
      O => \deq_ptr_value[0]_i_1__8_n_0\
    );
\deq_ptr_value[0]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000E00"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_5__1_n_0\,
      I1 => maybe_full,
      I2 => \b_delay_reg[0]\,
      I3 => io_axi4_0_rid(1),
      I4 => io_axi4_0_rid(0),
      I5 => io_axi4_0_rlast,
      O => do_deq
    );
\deq_ptr_value[0]_i_3__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      O => \_value_T_3\(0)
    );
\deq_ptr_value[0]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => deq_ptr_value_reg(1),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(2),
      I3 => deq_ptr_value_reg(4),
      I4 => deq_ptr_value_reg(3),
      O => \deq_ptr_value[0]_i_4__1_n_0\
    );
\deq_ptr_value[0]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => \enq_ptr_value_reg__0\(3),
      I2 => \ram_tl_state_size_reg_0_31_0_3_i_4__1_n_0\,
      I3 => \^q\(0),
      I4 => deq_ptr_value_reg(4),
      O => \deq_ptr_value[0]_i_5__1_n_0\
    );
\deq_ptr_value[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => deq_ptr_value_reg(1),
      O => \_value_T_3\(1)
    );
\deq_ptr_value[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_value_reg(2),
      I1 => deq_ptr_value_reg(1),
      I2 => deq_ptr_value_reg(0),
      O => \_value_T_3\(2)
    );
\deq_ptr_value[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(2),
      O => \_value_T_3\(3)
    );
\deq_ptr_value[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => deq_ptr_value_reg(2),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(0),
      I4 => deq_ptr_value_reg(3),
      O => \_value_T_3\(4)
    );
\deq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(0),
      Q => deq_ptr_value_reg(0),
      R => \deq_ptr_value[0]_i_1__8_n_0\
    );
\deq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(1),
      Q => deq_ptr_value_reg(1),
      R => \deq_ptr_value[0]_i_1__8_n_0\
    );
\deq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(2),
      Q => deq_ptr_value_reg(2),
      R => \deq_ptr_value[0]_i_1__8_n_0\
    );
\deq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(3),
      Q => deq_ptr_value_reg(3),
      R => \deq_ptr_value[0]_i_1__8_n_0\
    );
\deq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(4),
      Q => deq_ptr_value_reg(4),
      R => \deq_ptr_value[0]_i_1__8_n_0\
    );
\enq_ptr_value[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__1\(0)
    );
\enq_ptr_value[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      I1 => \enq_ptr_value_reg__0\(1),
      O => \_value_T_1__1\(1)
    );
\enq_ptr_value[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(2),
      I1 => \enq_ptr_value_reg__0\(1),
      I2 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__1\(2)
    );
\enq_ptr_value[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(3),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(2),
      O => \_value_T_1__1\(3)
    );
\enq_ptr_value[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \enq_ptr_value[4]_i_3__1_n_0\,
      I1 => maybe_full_reg_0(0),
      I2 => resetn,
      O => \enq_ptr_value[4]_i_1__1_n_0\
    );
\enq_ptr_value[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \enq_ptr_value_reg__0\(2),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(0),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \_value_T_1__1\(4)
    );
\enq_ptr_value[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => \enq_ptr_value_reg__0\(3),
      I4 => \^q\(0),
      O => \enq_ptr_value[4]_i_3__1_n_0\
    );
\enq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => \_value_T_1__1\(0),
      Q => \enq_ptr_value_reg__0\(0),
      R => \enq_ptr_value[4]_i_1__1_n_0\
    );
\enq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => \_value_T_1__1\(1),
      Q => \enq_ptr_value_reg__0\(1),
      R => \enq_ptr_value[4]_i_1__1_n_0\
    );
\enq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => \_value_T_1__1\(2),
      Q => \enq_ptr_value_reg__0\(2),
      R => \enq_ptr_value[4]_i_1__1_n_0\
    );
\enq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => \_value_T_1__1\(3),
      Q => \enq_ptr_value_reg__0\(3),
      R => \enq_ptr_value[4]_i_1__1_n_0\
    );
\enq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => \_value_T_1__1\(4),
      Q => \^q\(0),
      R => \enq_ptr_value[4]_i_1__1_n_0\
    );
\maybe_full_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => do_deq,
      I1 => maybe_full_reg_0(0),
      I2 => maybe_full,
      O => \maybe_full_i_1__7_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__7_n_0\,
      Q => maybe_full,
      R => resetn_0
    );
ram_extra_id_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => ram_extra_id_reg_0_15_0_0_n_0,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => ram_extra_id_reg_0_15_0_0_n_1,
      WCLK => clk,
      WE => \enq_ptr_value_reg[4]_1\
    );
\ram_extra_id_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => \ram_extra_id_reg_0_15_0_0__0_n_1\,
      WCLK => clk,
      WE => \enq_ptr_value_reg[4]_2\
    );
ram_tl_state_size_reg_0_31_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1 downto 0) => D(1 downto 0),
      DIB(1) => '0',
      DIB(0) => D(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => QueueCompatibility_2_io_deq_bits_tl_state_size(1 downto 0),
      DOB(1) => ram_tl_state_size_reg_0_31_0_3_n_2,
      DOB(0) => QueueCompatibility_2_io_deq_bits_tl_state_size(2),
      DOC(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => maybe_full_reg_0(0)
    );
\ram_tl_state_size_reg_0_31_0_3_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => maybe_full,
      I1 => deq_ptr_value_reg(4),
      I2 => \^q\(0),
      I3 => \ram_tl_state_size_reg_0_31_0_3_i_4__1_n_0\,
      I4 => \enq_ptr_value_reg__0\(3),
      I5 => deq_ptr_value_reg(3),
      O => \enq_ptr_value_reg[4]_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => deq_ptr_value_reg(1),
      I4 => \enq_ptr_value_reg__0\(2),
      I5 => deq_ptr_value_reg(2),
      O => \ram_tl_state_size_reg_0_31_0_3_i_4__1_n_0\
    );
ram_tl_state_source_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_enq_bits_tl_state_source(1 downto 0),
      DIB(1 downto 0) => io_enq_bits_tl_state_source(3 downto 2),
      DIC(1 downto 0) => io_enq_bits_tl_state_source(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(1 downto 0),
      DOB(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(3 downto 2),
      DOC(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => maybe_full_reg_0(0)
    );
ram_tl_state_source_reg_0_31_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => io_enq_bits_tl_state_source(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED(1),
      DOA(0) => ram_tl_state_source_io_deq_bits_MPORT_data(6),
      DOB(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => maybe_full_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_130 is
  port (
    QueueCompatibility_20_io_deq_bits_tl_state_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \enq_ptr_value_reg[4]_0\ : out STD_LOGIC;
    \deq_ptr_value_reg[0]_0\ : out STD_LOGIC;
    ram_tl_state_source_io_deq_bits_MPORT_data : out STD_LOGIC_VECTOR ( 6 downto 0 );
    QueueCompatibility_20_io_deq_bits_extra_id : out STD_LOGIC;
    clk : in STD_LOGIC;
    do_enq : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    resetn_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    \ram_id_reg[0]\ : in STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_delay_reg[0]\ : in STD_LOGIC;
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 );
    io_enq_bits_extra_id : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_130 : entity is "FPGA_QueueCompatibility_4";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_130;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_130 is
  signal \_value_T_1__10\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_value_T_3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deq_ptr_value[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_4__10_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_5__10_n_0\ : STD_LOGIC;
  signal deq_ptr_value_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^deq_ptr_value_reg[0]_0\ : STD_LOGIC;
  signal do_deq : STD_LOGIC;
  signal \enq_ptr_value[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \enq_ptr_value[4]_i_3__10_n_0\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[4]_0\ : STD_LOGIC;
  signal \enq_ptr_value_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__42_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0_i_1__10_n_0\ : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_tl_state_size_reg_0_31_0_3_i_4__4_n_0\ : STD_LOGIC;
  signal ram_tl_state_size_reg_0_31_0_3_n_2 : STD_LOGIC;
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_3__3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_4__10\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \deq_ptr_value[1]_i_1__3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \deq_ptr_value[2]_i_1__3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \deq_ptr_value[3]_i_1__3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \deq_ptr_value[4]_i_1__3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \enq_ptr_value[0]_i_1__10\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \enq_ptr_value[1]_i_1__10\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \enq_ptr_value[2]_i_1__10\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \enq_ptr_value[3]_i_1__10\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_2__10\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_3__10\ : label is "soft_lutpair72";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_extra_id_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_extra_id_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_size_reg_0_31_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_6_6 : label is "";
begin
  \deq_ptr_value_reg[0]_0\ <= \^deq_ptr_value_reg[0]_0\;
  \enq_ptr_value_reg[4]_0\ <= \^enq_ptr_value_reg[4]_0\;
\count_7[1]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      I1 => deq_ptr_value_reg(4),
      I2 => ram_extra_id_reg_0_15_0_0_n_0,
      O => QueueCompatibility_20_io_deq_bits_extra_id
    );
\deq_ptr_value[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_4__10_n_0\,
      I1 => do_deq,
      I2 => resetn,
      O => \deq_ptr_value[0]_i_1__4_n_0\
    );
\deq_ptr_value[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E0000"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_5__10_n_0\,
      I1 => maybe_full,
      I2 => io_axi4_0_bid(0),
      I3 => io_axi4_0_bid(1),
      I4 => \b_delay_reg[0]\,
      I5 => \^deq_ptr_value_reg[0]_0\,
      O => do_deq
    );
\deq_ptr_value[0]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      O => \_value_T_3\(0)
    );
\deq_ptr_value[0]_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => deq_ptr_value_reg(1),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(2),
      I3 => deq_ptr_value_reg(4),
      I4 => deq_ptr_value_reg(3),
      O => \deq_ptr_value[0]_i_4__10_n_0\
    );
\deq_ptr_value[0]_i_5__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(4),
      I1 => deq_ptr_value_reg(4),
      I2 => \enq_ptr_value_reg__0\(3),
      I3 => deq_ptr_value_reg(3),
      I4 => \ram_tl_state_size_reg_0_31_0_3_i_4__4_n_0\,
      O => \deq_ptr_value[0]_i_5__10_n_0\
    );
\deq_ptr_value[0]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => io_axi4_0_bid(3),
      I1 => io_axi4_0_bid(2),
      O => \^deq_ptr_value_reg[0]_0\
    );
\deq_ptr_value[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => deq_ptr_value_reg(1),
      O => \_value_T_3\(1)
    );
\deq_ptr_value[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_value_reg(2),
      I1 => deq_ptr_value_reg(1),
      I2 => deq_ptr_value_reg(0),
      O => \_value_T_3\(2)
    );
\deq_ptr_value[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(2),
      O => \_value_T_3\(3)
    );
\deq_ptr_value[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => deq_ptr_value_reg(2),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(0),
      I4 => deq_ptr_value_reg(3),
      O => \_value_T_3\(4)
    );
\deq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(0),
      Q => deq_ptr_value_reg(0),
      R => \deq_ptr_value[0]_i_1__4_n_0\
    );
\deq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(1),
      Q => deq_ptr_value_reg(1),
      R => \deq_ptr_value[0]_i_1__4_n_0\
    );
\deq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(2),
      Q => deq_ptr_value_reg(2),
      R => \deq_ptr_value[0]_i_1__4_n_0\
    );
\deq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(3),
      Q => deq_ptr_value_reg(3),
      R => \deq_ptr_value[0]_i_1__4_n_0\
    );
\deq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(4),
      Q => deq_ptr_value_reg(4),
      R => \deq_ptr_value[0]_i_1__4_n_0\
    );
\enq_ptr_value[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__10\(0)
    );
\enq_ptr_value[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      I1 => \enq_ptr_value_reg__0\(1),
      O => \_value_T_1__10\(1)
    );
\enq_ptr_value[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(2),
      I1 => \enq_ptr_value_reg__0\(1),
      I2 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__10\(2)
    );
\enq_ptr_value[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(3),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(2),
      O => \_value_T_1__10\(3)
    );
\enq_ptr_value[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008FFFF"
    )
        port map (
      I0 => \ram_id_reg[0]\,
      I1 => maybe_full_reg_0,
      I2 => \^enq_ptr_value_reg[4]_0\,
      I3 => \enq_ptr_value[4]_i_3__10_n_0\,
      I4 => resetn,
      O => \enq_ptr_value[4]_i_1__10_n_0\
    );
\enq_ptr_value[4]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(4),
      I1 => \enq_ptr_value_reg__0\(2),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(0),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \_value_T_1__10\(4)
    );
\enq_ptr_value[4]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => \enq_ptr_value_reg__0\(4),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \enq_ptr_value[4]_i_3__10_n_0\
    );
\enq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq,
      D => \_value_T_1__10\(0),
      Q => \enq_ptr_value_reg__0\(0),
      R => \enq_ptr_value[4]_i_1__10_n_0\
    );
\enq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq,
      D => \_value_T_1__10\(1),
      Q => \enq_ptr_value_reg__0\(1),
      R => \enq_ptr_value[4]_i_1__10_n_0\
    );
\enq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq,
      D => \_value_T_1__10\(2),
      Q => \enq_ptr_value_reg__0\(2),
      R => \enq_ptr_value[4]_i_1__10_n_0\
    );
\enq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq,
      D => \_value_T_1__10\(3),
      Q => \enq_ptr_value_reg__0\(3),
      R => \enq_ptr_value[4]_i_1__10_n_0\
    );
\enq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq,
      D => \_value_T_1__10\(4),
      Q => \enq_ptr_value_reg__0\(4),
      R => \enq_ptr_value[4]_i_1__10_n_0\
    );
\maybe_full_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0008"
    )
        port map (
      I0 => \ram_id_reg[0]\,
      I1 => maybe_full_reg_0,
      I2 => \^enq_ptr_value_reg[4]_0\,
      I3 => do_deq,
      I4 => maybe_full,
      O => \maybe_full_i_1__42_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__42_n_0\,
      Q => maybe_full,
      R => resetn_0
    );
ram_extra_id_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => ram_extra_id_reg_0_15_0_0_n_0,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => ram_extra_id_reg_0_15_0_0_n_1,
      WCLK => clk,
      WE => \ram_extra_id_reg_0_15_0_0_i_1__10_n_0\
    );
\ram_extra_id_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => \ram_extra_id_reg_0_15_0_0__0_n_1\,
      WCLK => clk,
      WE => \ram_extra_id_reg_0_15_0_0__0_i_1__10_n_0\
    );
\ram_extra_id_reg_0_15_0_0__0_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ram_id_reg[0]\,
      I1 => maybe_full_reg_0,
      I2 => \^enq_ptr_value_reg[4]_0\,
      I3 => \enq_ptr_value_reg__0\(4),
      O => \ram_extra_id_reg_0_15_0_0__0_i_1__10_n_0\
    );
\ram_extra_id_reg_0_15_0_0_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ram_id_reg[0]\,
      I1 => maybe_full_reg_0,
      I2 => \^enq_ptr_value_reg[4]_0\,
      I3 => \enq_ptr_value_reg__0\(4),
      O => \ram_extra_id_reg_0_15_0_0_i_1__10_n_0\
    );
ram_tl_state_size_reg_0_31_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1 downto 0) => D(1 downto 0),
      DIB(1) => '0',
      DIB(0) => D(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => QueueCompatibility_20_io_deq_bits_tl_state_size(1 downto 0),
      DOB(1) => ram_tl_state_size_reg_0_31_0_3_n_2,
      DOB(0) => QueueCompatibility_20_io_deq_bits_tl_state_size(2),
      DOC(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq
    );
\ram_tl_state_size_reg_0_31_0_3_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => maybe_full,
      I1 => \ram_tl_state_size_reg_0_31_0_3_i_4__4_n_0\,
      I2 => deq_ptr_value_reg(3),
      I3 => \enq_ptr_value_reg__0\(3),
      I4 => deq_ptr_value_reg(4),
      I5 => \enq_ptr_value_reg__0\(4),
      O => \^enq_ptr_value_reg[4]_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => deq_ptr_value_reg(1),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => deq_ptr_value_reg(2),
      I4 => deq_ptr_value_reg(0),
      I5 => \enq_ptr_value_reg__0\(0),
      O => \ram_tl_state_size_reg_0_31_0_3_i_4__4_n_0\
    );
ram_tl_state_source_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1 downto 0) => io_enq_bits_tl_state_source(1 downto 0),
      DIB(1 downto 0) => io_enq_bits_tl_state_source(3 downto 2),
      DIC(1 downto 0) => io_enq_bits_tl_state_source(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(1 downto 0),
      DOB(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(3 downto 2),
      DOC(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq
    );
ram_tl_state_source_reg_0_31_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1) => '0',
      DIA(0) => io_enq_bits_tl_state_source(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED(1),
      DOA(0) => ram_tl_state_source_io_deq_bits_MPORT_data(6),
      DOB(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_131 is
  port (
    QueueCompatibility_21_io_deq_bits_tl_state_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \enq_ptr_value_reg[4]_0\ : out STD_LOGIC;
    count_9_reg : out STD_LOGIC;
    ram_tl_state_source_io_deq_bits_MPORT_data : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    \deq_ptr_value_reg[4]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    resetn_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    \ram_id_reg[1]\ : in STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC;
    \b_delay_reg[0]\ : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \io_axi4_0_bid[2]\ : in STD_LOGIC;
    \ram_extra_id_reg[0]\ : in STD_LOGIC;
    QueueCompatibility_20_io_deq_bits_extra_id : in STD_LOGIC;
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 );
    io_enq_bits_extra_id : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_131 : entity is "FPGA_QueueCompatibility_4";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_131;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_131 is
  signal \_value_T_1__11\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_value_T_3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_7[1]_i_19_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_4__11_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_5__11_n_0\ : STD_LOGIC;
  signal deq_ptr_value_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal do_deq : STD_LOGIC;
  signal \enq_ptr_value[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \enq_ptr_value[4]_i_3__11_n_0\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[4]_0\ : STD_LOGIC;
  signal \enq_ptr_value_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__44_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0_i_1__12_n_0\ : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_tl_state_size_reg_0_31_0_3_i_3__10_n_0\ : STD_LOGIC;
  signal ram_tl_state_size_reg_0_31_0_3_n_2 : STD_LOGIC;
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_3__4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_4__11\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \deq_ptr_value[1]_i_1__4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \deq_ptr_value[2]_i_1__4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \deq_ptr_value[3]_i_1__4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \deq_ptr_value[4]_i_1__4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \enq_ptr_value[0]_i_1__11\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \enq_ptr_value[1]_i_1__11\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \enq_ptr_value[2]_i_1__11\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \enq_ptr_value[3]_i_1__11\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_2__11\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_3__11\ : label is "soft_lutpair78";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_extra_id_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_extra_id_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_size_reg_0_31_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_6_6 : label is "";
begin
  \enq_ptr_value_reg[4]_0\ <= \^enq_ptr_value_reg[4]_0\;
\count_7[1]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      I1 => deq_ptr_value_reg(4),
      I2 => ram_extra_id_reg_0_15_0_0_n_0,
      I3 => io_axi4_0_bid(0),
      I4 => QueueCompatibility_20_io_deq_bits_extra_id,
      O => \count_7[1]_i_19_n_0\
    );
\count_7_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \count_7[1]_i_19_n_0\,
      I1 => \ram_extra_id_reg[0]\,
      O => count_9_reg,
      S => io_axi4_0_bid(1)
    );
\deq_ptr_value[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_4__11_n_0\,
      I1 => do_deq,
      I2 => resetn,
      O => \deq_ptr_value[0]_i_1__2_n_0\
    );
\deq_ptr_value[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E000"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_5__11_n_0\,
      I1 => maybe_full,
      I2 => \b_delay_reg[0]\,
      I3 => io_axi4_0_bid(0),
      I4 => io_axi4_0_bid(1),
      I5 => \io_axi4_0_bid[2]\,
      O => do_deq
    );
\deq_ptr_value[0]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      O => \_value_T_3\(0)
    );
\deq_ptr_value[0]_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => deq_ptr_value_reg(1),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(2),
      I3 => deq_ptr_value_reg(4),
      I4 => deq_ptr_value_reg(3),
      O => \deq_ptr_value[0]_i_4__11_n_0\
    );
\deq_ptr_value[0]_i_5__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => \enq_ptr_value_reg__0\(3),
      I2 => \ram_tl_state_size_reg_0_31_0_3_i_3__10_n_0\,
      I3 => \enq_ptr_value_reg__0\(4),
      I4 => deq_ptr_value_reg(4),
      O => \deq_ptr_value[0]_i_5__11_n_0\
    );
\deq_ptr_value[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => deq_ptr_value_reg(1),
      O => \_value_T_3\(1)
    );
\deq_ptr_value[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_value_reg(2),
      I1 => deq_ptr_value_reg(1),
      I2 => deq_ptr_value_reg(0),
      O => \_value_T_3\(2)
    );
\deq_ptr_value[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(2),
      O => \_value_T_3\(3)
    );
\deq_ptr_value[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => deq_ptr_value_reg(2),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(0),
      I4 => deq_ptr_value_reg(3),
      O => \_value_T_3\(4)
    );
\deq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(0),
      Q => deq_ptr_value_reg(0),
      R => \deq_ptr_value[0]_i_1__2_n_0\
    );
\deq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(1),
      Q => deq_ptr_value_reg(1),
      R => \deq_ptr_value[0]_i_1__2_n_0\
    );
\deq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(2),
      Q => deq_ptr_value_reg(2),
      R => \deq_ptr_value[0]_i_1__2_n_0\
    );
\deq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(3),
      Q => deq_ptr_value_reg(3),
      R => \deq_ptr_value[0]_i_1__2_n_0\
    );
\deq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(4),
      Q => deq_ptr_value_reg(4),
      R => \deq_ptr_value[0]_i_1__2_n_0\
    );
\enq_ptr_value[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__11\(0)
    );
\enq_ptr_value[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      I1 => \enq_ptr_value_reg__0\(1),
      O => \_value_T_1__11\(1)
    );
\enq_ptr_value[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(2),
      I1 => \enq_ptr_value_reg__0\(1),
      I2 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__11\(2)
    );
\enq_ptr_value[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(3),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(2),
      O => \_value_T_1__11\(3)
    );
\enq_ptr_value[4]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
        port map (
      I0 => \^enq_ptr_value_reg[4]_0\,
      I1 => \ram_id_reg[1]\,
      I2 => maybe_full_reg_0,
      I3 => \enq_ptr_value[4]_i_3__11_n_0\,
      I4 => resetn,
      O => \enq_ptr_value[4]_i_1__12_n_0\
    );
\enq_ptr_value[4]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(4),
      I1 => \enq_ptr_value_reg__0\(2),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(0),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \_value_T_1__11\(4)
    );
\enq_ptr_value[4]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => \enq_ptr_value_reg__0\(3),
      I4 => \enq_ptr_value_reg__0\(4),
      O => \enq_ptr_value[4]_i_3__11_n_0\
    );
\enq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \deq_ptr_value_reg[4]_0\,
      D => \_value_T_1__11\(0),
      Q => \enq_ptr_value_reg__0\(0),
      R => \enq_ptr_value[4]_i_1__12_n_0\
    );
\enq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \deq_ptr_value_reg[4]_0\,
      D => \_value_T_1__11\(1),
      Q => \enq_ptr_value_reg__0\(1),
      R => \enq_ptr_value[4]_i_1__12_n_0\
    );
\enq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \deq_ptr_value_reg[4]_0\,
      D => \_value_T_1__11\(2),
      Q => \enq_ptr_value_reg__0\(2),
      R => \enq_ptr_value[4]_i_1__12_n_0\
    );
\enq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \deq_ptr_value_reg[4]_0\,
      D => \_value_T_1__11\(3),
      Q => \enq_ptr_value_reg__0\(3),
      R => \enq_ptr_value[4]_i_1__12_n_0\
    );
\enq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \deq_ptr_value_reg[4]_0\,
      D => \_value_T_1__11\(4),
      Q => \enq_ptr_value_reg__0\(4),
      R => \enq_ptr_value[4]_i_1__12_n_0\
    );
\maybe_full_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF0020"
    )
        port map (
      I0 => \^enq_ptr_value_reg[4]_0\,
      I1 => \ram_id_reg[1]\,
      I2 => maybe_full_reg_0,
      I3 => do_deq,
      I4 => maybe_full,
      O => \maybe_full_i_1__44_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__44_n_0\,
      Q => maybe_full,
      R => resetn_0
    );
ram_extra_id_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => ram_extra_id_reg_0_15_0_0_n_0,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => ram_extra_id_reg_0_15_0_0_n_1,
      WCLK => clk,
      WE => \ram_extra_id_reg_0_15_0_0_i_1__12_n_0\
    );
\ram_extra_id_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => \ram_extra_id_reg_0_15_0_0__0_n_1\,
      WCLK => clk,
      WE => \ram_extra_id_reg_0_15_0_0__0_i_1__12_n_0\
    );
\ram_extra_id_reg_0_15_0_0__0_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^enq_ptr_value_reg[4]_0\,
      I1 => \ram_id_reg[1]\,
      I2 => maybe_full_reg_0,
      I3 => \enq_ptr_value_reg__0\(4),
      O => \ram_extra_id_reg_0_15_0_0__0_i_1__12_n_0\
    );
\ram_extra_id_reg_0_15_0_0_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^enq_ptr_value_reg[4]_0\,
      I1 => \ram_id_reg[1]\,
      I2 => maybe_full_reg_0,
      I3 => \enq_ptr_value_reg__0\(4),
      O => \ram_extra_id_reg_0_15_0_0_i_1__12_n_0\
    );
ram_tl_state_size_reg_0_31_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1 downto 0) => D(1 downto 0),
      DIB(1) => '0',
      DIB(0) => D(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => QueueCompatibility_21_io_deq_bits_tl_state_size(1 downto 0),
      DOB(1) => ram_tl_state_size_reg_0_31_0_3_n_2,
      DOB(0) => QueueCompatibility_21_io_deq_bits_tl_state_size(2),
      DOC(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \deq_ptr_value_reg[4]_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFFFFFFF"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => \enq_ptr_value_reg__0\(4),
      I2 => \ram_tl_state_size_reg_0_31_0_3_i_3__10_n_0\,
      I3 => \enq_ptr_value_reg__0\(3),
      I4 => deq_ptr_value_reg(3),
      I5 => maybe_full,
      O => \^enq_ptr_value_reg[4]_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => deq_ptr_value_reg(1),
      I4 => \enq_ptr_value_reg__0\(2),
      I5 => deq_ptr_value_reg(2),
      O => \ram_tl_state_size_reg_0_31_0_3_i_3__10_n_0\
    );
ram_tl_state_source_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1 downto 0) => io_enq_bits_tl_state_source(1 downto 0),
      DIB(1 downto 0) => io_enq_bits_tl_state_source(3 downto 2),
      DIC(1 downto 0) => io_enq_bits_tl_state_source(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(1 downto 0),
      DOB(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(3 downto 2),
      DOC(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \deq_ptr_value_reg[4]_0\
    );
ram_tl_state_source_reg_0_31_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1) => '0',
      DIA(0) => io_enq_bits_tl_state_source(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED(1),
      DOA(0) => ram_tl_state_source_io_deq_bits_MPORT_data(6),
      DOB(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \deq_ptr_value_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_132 is
  port (
    QueueCompatibility_22_io_deq_bits_tl_state_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_wen_reg[0]\ : out STD_LOGIC;
    count_9_reg : out STD_LOGIC;
    ram_tl_state_source_io_deq_bits_MPORT_data : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    resetn_0 : in STD_LOGIC;
    \ram_id_reg[0]\ : in STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    \b_delay_reg[0]\ : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \io_axi4_0_bid[2]\ : in STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC;
    \ram_id_reg[1]\ : in STD_LOGIC;
    \ram_id_reg[0]_0\ : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    QueueCompatibility_21_io_enq_ready : in STD_LOGIC;
    \ram_extra_id_reg[0]\ : in STD_LOGIC;
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 );
    io_enq_bits_extra_id : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_132 : entity is "FPGA_QueueCompatibility_4";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_132;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_132 is
  signal QueueCompatibility_22_io_enq_ready : STD_LOGIC;
  signal \_value_T_1__12\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_value_T_3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deq_ptr_value[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_4__12_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_5__12_n_0\ : STD_LOGIC;
  signal deq_ptr_value_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal do_deq : STD_LOGIC;
  signal do_enq : STD_LOGIC;
  signal \enq_ptr_value[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \enq_ptr_value[4]_i_3__12_n_0\ : STD_LOGIC;
  signal \enq_ptr_value_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__43_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0_i_1__11_n_0\ : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_tl_state_size_reg_0_31_0_3_i_3__11_n_0\ : STD_LOGIC;
  signal ram_tl_state_size_reg_0_31_0_3_n_2 : STD_LOGIC;
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_3__5\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_4__12\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \deq_ptr_value[1]_i_1__5\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \deq_ptr_value[2]_i_1__5\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \deq_ptr_value[3]_i_1__5\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \deq_ptr_value[4]_i_1__5\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \enq_ptr_value[0]_i_1__12\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \enq_ptr_value[1]_i_1__12\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \enq_ptr_value[2]_i_1__12\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \enq_ptr_value[3]_i_1__12\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_2__12\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_3__12\ : label is "soft_lutpair84";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_extra_id_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_extra_id_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_size_reg_0_31_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_6_6 : label is "";
begin
\count_7[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ram_extra_id_reg[0]\,
      I1 => io_axi4_0_bid(0),
      I2 => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      I3 => deq_ptr_value_reg(4),
      I4 => ram_extra_id_reg_0_15_0_0_n_0,
      O => count_9_reg
    );
\deq_ptr_value[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_4__12_n_0\,
      I1 => do_deq,
      I2 => resetn,
      O => \deq_ptr_value[0]_i_1__0_n_0\
    );
\deq_ptr_value[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E000"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_5__12_n_0\,
      I1 => maybe_full,
      I2 => \b_delay_reg[0]\,
      I3 => io_axi4_0_bid(1),
      I4 => io_axi4_0_bid(0),
      I5 => \io_axi4_0_bid[2]\,
      O => do_deq
    );
\deq_ptr_value[0]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      O => \_value_T_3\(0)
    );
\deq_ptr_value[0]_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => deq_ptr_value_reg(1),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(2),
      I3 => deq_ptr_value_reg(4),
      I4 => deq_ptr_value_reg(3),
      O => \deq_ptr_value[0]_i_4__12_n_0\
    );
\deq_ptr_value[0]_i_5__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => \enq_ptr_value_reg__0\(3),
      I2 => \ram_tl_state_size_reg_0_31_0_3_i_3__11_n_0\,
      I3 => \enq_ptr_value_reg__0\(4),
      I4 => deq_ptr_value_reg(4),
      O => \deq_ptr_value[0]_i_5__12_n_0\
    );
\deq_ptr_value[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => deq_ptr_value_reg(1),
      O => \_value_T_3\(1)
    );
\deq_ptr_value[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_value_reg(2),
      I1 => deq_ptr_value_reg(1),
      I2 => deq_ptr_value_reg(0),
      O => \_value_T_3\(2)
    );
\deq_ptr_value[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(2),
      O => \_value_T_3\(3)
    );
\deq_ptr_value[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => deq_ptr_value_reg(2),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(0),
      I4 => deq_ptr_value_reg(3),
      O => \_value_T_3\(4)
    );
\deq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(0),
      Q => deq_ptr_value_reg(0),
      R => \deq_ptr_value[0]_i_1__0_n_0\
    );
\deq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(1),
      Q => deq_ptr_value_reg(1),
      R => \deq_ptr_value[0]_i_1__0_n_0\
    );
\deq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(2),
      Q => deq_ptr_value_reg(2),
      R => \deq_ptr_value[0]_i_1__0_n_0\
    );
\deq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(3),
      Q => deq_ptr_value_reg(3),
      R => \deq_ptr_value[0]_i_1__0_n_0\
    );
\deq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(4),
      Q => deq_ptr_value_reg(4),
      R => \deq_ptr_value[0]_i_1__0_n_0\
    );
\enq_ptr_value[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__12\(0)
    );
\enq_ptr_value[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      I1 => \enq_ptr_value_reg__0\(1),
      O => \_value_T_1__12\(1)
    );
\enq_ptr_value[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(2),
      I1 => \enq_ptr_value_reg__0\(1),
      I2 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__12\(2)
    );
\enq_ptr_value[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(3),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(2),
      O => \_value_T_1__12\(3)
    );
\enq_ptr_value[4]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
        port map (
      I0 => QueueCompatibility_22_io_enq_ready,
      I1 => \ram_id_reg[0]\,
      I2 => maybe_full_reg_0,
      I3 => \enq_ptr_value[4]_i_3__12_n_0\,
      I4 => resetn,
      O => \enq_ptr_value[4]_i_1__11_n_0\
    );
\enq_ptr_value[4]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(4),
      I1 => \enq_ptr_value_reg__0\(2),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(0),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \_value_T_1__12\(4)
    );
\enq_ptr_value[4]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => \enq_ptr_value_reg__0\(3),
      I4 => \enq_ptr_value_reg__0\(4),
      O => \enq_ptr_value[4]_i_3__12_n_0\
    );
\enq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq,
      D => \_value_T_1__12\(0),
      Q => \enq_ptr_value_reg__0\(0),
      R => \enq_ptr_value[4]_i_1__11_n_0\
    );
\enq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq,
      D => \_value_T_1__12\(1),
      Q => \enq_ptr_value_reg__0\(1),
      R => \enq_ptr_value[4]_i_1__11_n_0\
    );
\enq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq,
      D => \_value_T_1__12\(2),
      Q => \enq_ptr_value_reg__0\(2),
      R => \enq_ptr_value[4]_i_1__11_n_0\
    );
\enq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq,
      D => \_value_T_1__12\(3),
      Q => \enq_ptr_value_reg__0\(3),
      R => \enq_ptr_value[4]_i_1__11_n_0\
    );
\enq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_enq,
      D => \_value_T_1__12\(4),
      Q => \enq_ptr_value_reg__0\(4),
      R => \enq_ptr_value[4]_i_1__11_n_0\
    );
io_axi4_0_awvalid_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C05FC050CF5FCF50"
    )
        port map (
      I0 => QueueCompatibility_22_io_enq_ready,
      I1 => maybe_full_reg_1,
      I2 => \ram_id_reg[1]\,
      I3 => \ram_id_reg[0]_0\,
      I4 => maybe_full_reg_2,
      I5 => QueueCompatibility_21_io_enq_ready,
      O => \ram_wen_reg[0]\
    );
\maybe_full_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF0020"
    )
        port map (
      I0 => QueueCompatibility_22_io_enq_ready,
      I1 => \ram_id_reg[0]\,
      I2 => maybe_full_reg_0,
      I3 => do_deq,
      I4 => maybe_full,
      O => \maybe_full_i_1__43_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__43_n_0\,
      Q => maybe_full,
      R => resetn_0
    );
ram_extra_id_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => ram_extra_id_reg_0_15_0_0_n_0,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => ram_extra_id_reg_0_15_0_0_n_1,
      WCLK => clk,
      WE => \ram_extra_id_reg_0_15_0_0_i_1__11_n_0\
    );
\ram_extra_id_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => \ram_extra_id_reg_0_15_0_0__0_n_1\,
      WCLK => clk,
      WE => \ram_extra_id_reg_0_15_0_0__0_i_1__11_n_0\
    );
\ram_extra_id_reg_0_15_0_0__0_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => QueueCompatibility_22_io_enq_ready,
      I1 => \ram_id_reg[0]\,
      I2 => maybe_full_reg_0,
      I3 => \enq_ptr_value_reg__0\(4),
      O => \ram_extra_id_reg_0_15_0_0__0_i_1__11_n_0\
    );
\ram_extra_id_reg_0_15_0_0_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => QueueCompatibility_22_io_enq_ready,
      I1 => \ram_id_reg[0]\,
      I2 => maybe_full_reg_0,
      I3 => \enq_ptr_value_reg__0\(4),
      O => \ram_extra_id_reg_0_15_0_0_i_1__11_n_0\
    );
ram_tl_state_size_reg_0_31_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1 downto 0) => D(1 downto 0),
      DIB(1) => '0',
      DIB(0) => D(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => QueueCompatibility_22_io_deq_bits_tl_state_size(1 downto 0),
      DOB(1) => ram_tl_state_size_reg_0_31_0_3_n_2,
      DOB(0) => QueueCompatibility_22_io_deq_bits_tl_state_size(2),
      DOC(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq
    );
\ram_tl_state_size_reg_0_31_0_3_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => QueueCompatibility_22_io_enq_ready,
      I1 => \ram_id_reg[0]\,
      I2 => maybe_full_reg_0,
      O => do_enq
    );
\ram_tl_state_size_reg_0_31_0_3_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFFFFFFF"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => \enq_ptr_value_reg__0\(4),
      I2 => \ram_tl_state_size_reg_0_31_0_3_i_3__11_n_0\,
      I3 => \enq_ptr_value_reg__0\(3),
      I4 => deq_ptr_value_reg(3),
      I5 => maybe_full,
      O => QueueCompatibility_22_io_enq_ready
    );
\ram_tl_state_size_reg_0_31_0_3_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => deq_ptr_value_reg(1),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => deq_ptr_value_reg(2),
      I4 => deq_ptr_value_reg(0),
      I5 => \enq_ptr_value_reg__0\(0),
      O => \ram_tl_state_size_reg_0_31_0_3_i_3__11_n_0\
    );
ram_tl_state_source_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1 downto 0) => io_enq_bits_tl_state_source(1 downto 0),
      DIB(1 downto 0) => io_enq_bits_tl_state_source(3 downto 2),
      DIC(1 downto 0) => io_enq_bits_tl_state_source(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(1 downto 0),
      DOB(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(3 downto 2),
      DOC(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq
    );
ram_tl_state_source_reg_0_31_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1) => '0',
      DIA(0) => io_enq_bits_tl_state_source(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED(1),
      DOA(0) => ram_tl_state_source_io_deq_bits_MPORT_data(6),
      DOB(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => do_enq
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_140 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_wen_reg[0]\ : out STD_LOGIC;
    \enq_ptr_value_reg[4]_0\ : out STD_LOGIC;
    count_9_reg : out STD_LOGIC;
    \saved_size_reg[2]\ : out STD_LOGIC;
    \saved_size_reg[1]\ : out STD_LOGIC;
    \saved_size_reg[0]\ : out STD_LOGIC;
    \saved_source_reg[5]\ : out STD_LOGIC;
    \saved_source_reg[4]\ : out STD_LOGIC;
    \saved_source_reg[3]\ : out STD_LOGIC;
    axi4yank_1_auto_in_recho_tl_state_source : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_source_reg[2]\ : out STD_LOGIC;
    \saved_source_reg[1]\ : out STD_LOGIC;
    \saved_source_reg[0]\ : out STD_LOGIC;
    \saved_opcode_reg[1]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    \enq_ptr_value_reg[4]_1\ : in STD_LOGIC;
    \enq_ptr_value_reg[4]_2\ : in STD_LOGIC;
    resetn_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    \b_delay_reg[0]\ : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_axi4_0_rlast : in STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC;
    \ram_id_reg[1]\ : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    \ram_id_reg[0]\ : in STD_LOGIC;
    maybe_full_reg_3 : in STD_LOGIC;
    QueueCompatibility_2_io_deq_bits_extra_id : in STD_LOGIC;
    \ram_tl_state_size_reg[2]\ : in STD_LOGIC;
    QueueCompatibility_2_io_deq_bits_tl_state_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    QueueCompatibility_1_io_deq_bits_tl_state_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    QueueCompatibility_io_deq_bits_tl_state_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_tl_state_size_reg[1]\ : in STD_LOGIC;
    \ram_tl_state_size_reg[0]\ : in STD_LOGIC;
    \ram_tl_state_source_reg[6]\ : in STD_LOGIC;
    ram_tl_state_source_io_deq_bits_MPORT_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \deq_ptr_value_reg[4]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \deq_ptr_value_reg[4]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_tl_state_source_reg[5]\ : in STD_LOGIC;
    \ram_tl_state_source_reg[4]\ : in STD_LOGIC;
    \ram_tl_state_source_reg[3]\ : in STD_LOGIC;
    \ram_tl_state_source_reg[3]_0\ : in STD_LOGIC;
    \ram_tl_state_source_reg[2]\ : in STD_LOGIC;
    \ram_tl_state_source_reg[1]\ : in STD_LOGIC;
    \ram_tl_state_source_reg[0]\ : in STD_LOGIC;
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_140 : entity is "FPGA_QueueCompatibility_4";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_140;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_140 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal QueueCompatibility_3_io_deq_bits_tl_state_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal QueueCompatibility_3_io_deq_bits_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \_value_T_1__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_value_T_3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deq_ptr_value[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_5__2_n_0\ : STD_LOGIC;
  signal deq_ptr_value_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal do_deq : STD_LOGIC;
  signal \enq_ptr_value[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \enq_ptr_value[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[4]_0\ : STD_LOGIC;
  signal \enq_ptr_value_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_opcode[2]_i_15_n_0\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_0_31_0_3_i_4__2_n_0\ : STD_LOGIC;
  signal ram_tl_state_size_reg_0_31_0_3_n_2 : STD_LOGIC;
  signal \saved_size[0]_i_9_n_0\ : STD_LOGIC;
  signal \saved_size[1]_i_9_n_0\ : STD_LOGIC;
  signal \saved_size[2]_i_9_n_0\ : STD_LOGIC;
  signal \saved_source[0]_i_8_n_0\ : STD_LOGIC;
  signal \saved_source[1]_i_8_n_0\ : STD_LOGIC;
  signal \saved_source[2]_i_8_n_0\ : STD_LOGIC;
  signal \saved_source[3]_i_8_n_0\ : STD_LOGIC;
  signal \saved_source[4]_i_8_n_0\ : STD_LOGIC;
  signal \saved_source[5]_i_8_n_0\ : STD_LOGIC;
  signal \^saved_source_reg[2]\ : STD_LOGIC;
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_3__9\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_4__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \deq_ptr_value[1]_i_1__9\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \deq_ptr_value[2]_i_1__9\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \deq_ptr_value[3]_i_1__9\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \deq_ptr_value[4]_i_1__9\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \enq_ptr_value[0]_i_1__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \enq_ptr_value[1]_i_1__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \enq_ptr_value[2]_i_1__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \enq_ptr_value[3]_i_1__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_2__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_3__2\ : label is "soft_lutpair90";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_extra_id_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_extra_id_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_size_reg_0_31_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_6_6 : label is "";
begin
  Q(0) <= \^q\(0);
  \enq_ptr_value_reg[4]_0\ <= \^enq_ptr_value_reg[4]_0\;
  \saved_source_reg[2]\ <= \^saved_source_reg[2]\;
\cam_d_0_data_reg[63]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \^saved_source_reg[2]\,
      I1 => \ram_tl_state_source_reg[3]\,
      O => axi4yank_1_auto_in_recho_tl_state_source(0),
      S => io_axi4_0_rid(3)
    );
\count_7[1]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      I1 => deq_ptr_value_reg(4),
      I2 => ram_extra_id_reg_0_15_0_0_n_0,
      I3 => io_axi4_0_rid(0),
      I4 => QueueCompatibility_2_io_deq_bits_extra_id,
      O => count_9_reg
    );
\deq_ptr_value[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_4__2_n_0\,
      I1 => do_deq,
      I2 => resetn,
      O => \deq_ptr_value[0]_i_1__6_n_0\
    );
\deq_ptr_value[0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_5__2_n_0\,
      I1 => maybe_full,
      I2 => \b_delay_reg[0]\,
      I3 => io_axi4_0_rid(0),
      I4 => io_axi4_0_rid(1),
      I5 => io_axi4_0_rlast,
      O => do_deq
    );
\deq_ptr_value[0]_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      O => \_value_T_3\(0)
    );
\deq_ptr_value[0]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => deq_ptr_value_reg(1),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(2),
      I3 => deq_ptr_value_reg(4),
      I4 => deq_ptr_value_reg(3),
      O => \deq_ptr_value[0]_i_4__2_n_0\
    );
\deq_ptr_value[0]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => \enq_ptr_value_reg__0\(3),
      I2 => \ram_tl_state_size_reg_0_31_0_3_i_4__2_n_0\,
      I3 => \^q\(0),
      I4 => deq_ptr_value_reg(4),
      O => \deq_ptr_value[0]_i_5__2_n_0\
    );
\deq_ptr_value[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => deq_ptr_value_reg(1),
      O => \_value_T_3\(1)
    );
\deq_ptr_value[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_value_reg(2),
      I1 => deq_ptr_value_reg(1),
      I2 => deq_ptr_value_reg(0),
      O => \_value_T_3\(2)
    );
\deq_ptr_value[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(2),
      O => \_value_T_3\(3)
    );
\deq_ptr_value[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => deq_ptr_value_reg(2),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(0),
      I4 => deq_ptr_value_reg(3),
      O => \_value_T_3\(4)
    );
\deq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(0),
      Q => deq_ptr_value_reg(0),
      R => \deq_ptr_value[0]_i_1__6_n_0\
    );
\deq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(1),
      Q => deq_ptr_value_reg(1),
      R => \deq_ptr_value[0]_i_1__6_n_0\
    );
\deq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(2),
      Q => deq_ptr_value_reg(2),
      R => \deq_ptr_value[0]_i_1__6_n_0\
    );
\deq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(3),
      Q => deq_ptr_value_reg(3),
      R => \deq_ptr_value[0]_i_1__6_n_0\
    );
\deq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(4),
      Q => deq_ptr_value_reg(4),
      R => \deq_ptr_value[0]_i_1__6_n_0\
    );
\enq_ptr_value[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__2\(0)
    );
\enq_ptr_value[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      I1 => \enq_ptr_value_reg__0\(1),
      O => \_value_T_1__2\(1)
    );
\enq_ptr_value[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(2),
      I1 => \enq_ptr_value_reg__0\(1),
      I2 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__2\(2)
    );
\enq_ptr_value[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(3),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(2),
      O => \_value_T_1__2\(3)
    );
\enq_ptr_value[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \enq_ptr_value[4]_i_3__2_n_0\,
      I1 => maybe_full_reg_0(0),
      I2 => resetn,
      O => \enq_ptr_value[4]_i_1__2_n_0\
    );
\enq_ptr_value[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \enq_ptr_value_reg__0\(2),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(0),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \_value_T_1__2\(4)
    );
\enq_ptr_value[4]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => \enq_ptr_value_reg__0\(3),
      I4 => \^q\(0),
      O => \enq_ptr_value[4]_i_3__2_n_0\
    );
\enq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => \_value_T_1__2\(0),
      Q => \enq_ptr_value_reg__0\(0),
      R => \enq_ptr_value[4]_i_1__2_n_0\
    );
\enq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => \_value_T_1__2\(1),
      Q => \enq_ptr_value_reg__0\(1),
      R => \enq_ptr_value[4]_i_1__2_n_0\
    );
\enq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => \_value_T_1__2\(2),
      Q => \enq_ptr_value_reg__0\(2),
      R => \enq_ptr_value[4]_i_1__2_n_0\
    );
\enq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => \_value_T_1__2\(3),
      Q => \enq_ptr_value_reg__0\(3),
      R => \enq_ptr_value[4]_i_1__2_n_0\
    );
\enq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_0(0),
      D => \_value_T_1__2\(4),
      Q => \^q\(0),
      R => \enq_ptr_value[4]_i_1__2_n_0\
    );
io_axi4_0_arvalid_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^enq_ptr_value_reg[4]_0\,
      I1 => maybe_full_reg_1,
      I2 => \ram_id_reg[1]\,
      I3 => maybe_full_reg_2,
      I4 => \ram_id_reg[0]\,
      I5 => maybe_full_reg_3,
      O => \ram_wen_reg[0]\
    );
\maybe_full_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => do_deq,
      I1 => maybe_full_reg_0(0),
      I2 => maybe_full,
      O => \maybe_full_i_1__8_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__8_n_0\,
      Q => maybe_full,
      R => resetn_0
    );
ram_extra_id_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => ram_extra_id_reg_0_15_0_0_n_0,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => ram_extra_id_reg_0_15_0_0_n_1,
      WCLK => clk,
      WE => \enq_ptr_value_reg[4]_1\
    );
\ram_extra_id_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => \ram_extra_id_reg_0_15_0_0__0_n_1\,
      WCLK => clk,
      WE => \enq_ptr_value_reg[4]_2\
    );
\ram_opcode[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_3_io_deq_bits_tl_state_source(0),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(0),
      I2 => io_axi4_0_rid(1),
      I3 => \deq_ptr_value_reg[4]_0\(0),
      I4 => io_axi4_0_rid(0),
      I5 => \deq_ptr_value_reg[4]_1\(0),
      O => \ram_opcode[2]_i_15_n_0\
    );
\ram_opcode_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_opcode[2]_i_15_n_0\,
      I1 => \ram_tl_state_source_reg[0]\,
      O => \saved_opcode_reg[1]\,
      S => io_axi4_0_rid(2)
    );
ram_tl_state_size_reg_0_31_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1 downto 0) => D(1 downto 0),
      DIB(1) => '0',
      DIB(0) => D(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => QueueCompatibility_3_io_deq_bits_tl_state_size(1 downto 0),
      DOB(1) => ram_tl_state_size_reg_0_31_0_3_n_2,
      DOB(0) => QueueCompatibility_3_io_deq_bits_tl_state_size(2),
      DOC(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => maybe_full_reg_0(0)
    );
\ram_tl_state_size_reg_0_31_0_3_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => maybe_full,
      I1 => deq_ptr_value_reg(4),
      I2 => \^q\(0),
      I3 => \ram_tl_state_size_reg_0_31_0_3_i_4__2_n_0\,
      I4 => \enq_ptr_value_reg__0\(3),
      I5 => deq_ptr_value_reg(3),
      O => \^enq_ptr_value_reg[4]_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => deq_ptr_value_reg(1),
      I4 => \enq_ptr_value_reg__0\(2),
      I5 => deq_ptr_value_reg(2),
      O => \ram_tl_state_size_reg_0_31_0_3_i_4__2_n_0\
    );
ram_tl_state_source_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_enq_bits_tl_state_source(1 downto 0),
      DIB(1 downto 0) => io_enq_bits_tl_state_source(3 downto 2),
      DIC(1 downto 0) => io_enq_bits_tl_state_source(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => QueueCompatibility_3_io_deq_bits_tl_state_source(1 downto 0),
      DOB(1 downto 0) => QueueCompatibility_3_io_deq_bits_tl_state_source(3 downto 2),
      DOC(1 downto 0) => QueueCompatibility_3_io_deq_bits_tl_state_source(5 downto 4),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => maybe_full_reg_0(0)
    );
ram_tl_state_source_reg_0_31_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4) => \^q\(0),
      ADDRD(3 downto 0) => \enq_ptr_value_reg__0\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => io_enq_bits_tl_state_source(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED(1),
      DOA(0) => QueueCompatibility_3_io_deq_bits_tl_state_source(6),
      DOB(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => maybe_full_reg_0(0)
    );
\saved_size[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_3_io_deq_bits_tl_state_size(0),
      I1 => QueueCompatibility_2_io_deq_bits_tl_state_size(0),
      I2 => io_axi4_0_rid(1),
      I3 => QueueCompatibility_1_io_deq_bits_tl_state_size(0),
      I4 => io_axi4_0_rid(0),
      I5 => QueueCompatibility_io_deq_bits_tl_state_size(0),
      O => \saved_size[0]_i_9_n_0\
    );
\saved_size[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_3_io_deq_bits_tl_state_size(1),
      I1 => QueueCompatibility_2_io_deq_bits_tl_state_size(1),
      I2 => io_axi4_0_rid(1),
      I3 => QueueCompatibility_1_io_deq_bits_tl_state_size(1),
      I4 => io_axi4_0_rid(0),
      I5 => QueueCompatibility_io_deq_bits_tl_state_size(1),
      O => \saved_size[1]_i_9_n_0\
    );
\saved_size[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_3_io_deq_bits_tl_state_size(2),
      I1 => QueueCompatibility_2_io_deq_bits_tl_state_size(2),
      I2 => io_axi4_0_rid(1),
      I3 => QueueCompatibility_1_io_deq_bits_tl_state_size(2),
      I4 => io_axi4_0_rid(0),
      I5 => QueueCompatibility_io_deq_bits_tl_state_size(2),
      O => \saved_size[2]_i_9_n_0\
    );
\saved_size_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_size[0]_i_9_n_0\,
      I1 => \ram_tl_state_size_reg[0]\,
      O => \saved_size_reg[0]\,
      S => io_axi4_0_rid(2)
    );
\saved_size_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_size[1]_i_9_n_0\,
      I1 => \ram_tl_state_size_reg[1]\,
      O => \saved_size_reg[1]\,
      S => io_axi4_0_rid(2)
    );
\saved_size_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_size[2]_i_9_n_0\,
      I1 => \ram_tl_state_size_reg[2]\,
      O => \saved_size_reg[2]\,
      S => io_axi4_0_rid(2)
    );
\saved_source[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_3_io_deq_bits_tl_state_source(1),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(1),
      I2 => io_axi4_0_rid(1),
      I3 => \deq_ptr_value_reg[4]_0\(1),
      I4 => io_axi4_0_rid(0),
      I5 => \deq_ptr_value_reg[4]_1\(1),
      O => \saved_source[0]_i_8_n_0\
    );
\saved_source[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_3_io_deq_bits_tl_state_source(2),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(2),
      I2 => io_axi4_0_rid(1),
      I3 => \deq_ptr_value_reg[4]_0\(2),
      I4 => io_axi4_0_rid(0),
      I5 => \deq_ptr_value_reg[4]_1\(2),
      O => \saved_source[1]_i_8_n_0\
    );
\saved_source[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_3_io_deq_bits_tl_state_source(3),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(3),
      I2 => io_axi4_0_rid(1),
      I3 => \deq_ptr_value_reg[4]_0\(3),
      I4 => io_axi4_0_rid(0),
      I5 => \deq_ptr_value_reg[4]_1\(3),
      O => \saved_source[2]_i_8_n_0\
    );
\saved_source[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_3_io_deq_bits_tl_state_source(4),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(4),
      I2 => io_axi4_0_rid(1),
      I3 => \deq_ptr_value_reg[4]_0\(4),
      I4 => io_axi4_0_rid(0),
      I5 => \deq_ptr_value_reg[4]_1\(4),
      O => \saved_source[3]_i_8_n_0\
    );
\saved_source[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_3_io_deq_bits_tl_state_source(5),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(5),
      I2 => io_axi4_0_rid(1),
      I3 => \deq_ptr_value_reg[4]_0\(5),
      I4 => io_axi4_0_rid(0),
      I5 => \deq_ptr_value_reg[4]_1\(5),
      O => \saved_source[4]_i_8_n_0\
    );
\saved_source[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => QueueCompatibility_3_io_deq_bits_tl_state_source(6),
      I1 => ram_tl_state_source_io_deq_bits_MPORT_data(6),
      I2 => io_axi4_0_rid(1),
      I3 => \deq_ptr_value_reg[4]_0\(6),
      I4 => io_axi4_0_rid(0),
      I5 => \deq_ptr_value_reg[4]_1\(6),
      O => \saved_source[5]_i_8_n_0\
    );
\saved_source_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[0]_i_8_n_0\,
      I1 => \ram_tl_state_source_reg[1]\,
      O => \saved_source_reg[0]\,
      S => io_axi4_0_rid(2)
    );
\saved_source_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[1]_i_8_n_0\,
      I1 => \ram_tl_state_source_reg[2]\,
      O => \saved_source_reg[1]\,
      S => io_axi4_0_rid(2)
    );
\saved_source_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[2]_i_8_n_0\,
      I1 => \ram_tl_state_source_reg[3]_0\,
      O => \^saved_source_reg[2]\,
      S => io_axi4_0_rid(2)
    );
\saved_source_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[3]_i_8_n_0\,
      I1 => \ram_tl_state_source_reg[4]\,
      O => \saved_source_reg[3]\,
      S => io_axi4_0_rid(2)
    );
\saved_source_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[4]_i_8_n_0\,
      I1 => \ram_tl_state_source_reg[5]\,
      O => \saved_source_reg[4]\,
      S => io_axi4_0_rid(2)
    );
\saved_source_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \saved_source[5]_i_8_n_0\,
      I1 => \ram_tl_state_source_reg[6]\,
      O => \saved_source_reg[5]\,
      S => io_axi4_0_rid(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_143 is
  port (
    QueueCompatibility_4_io_deq_bits_tl_state_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maybe_full_reg_0 : out STD_LOGIC;
    ram_tl_state_source_io_deq_bits_MPORT_data : out STD_LOGIC_VECTOR ( 6 downto 0 );
    QueueCompatibility_4_io_deq_bits_extra_id : out STD_LOGIC;
    clk : in STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    resetn_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_axi4_0_rlast : in STD_LOGIC;
    \ram_id_reg[0]\ : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    \b_delay_reg[0]\ : in STD_LOGIC;
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 );
    io_enq_bits_extra_id : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_143 : entity is "FPGA_QueueCompatibility_4";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_143;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_143 is
  signal \_value_T_1__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_value_T_3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deq_ptr_value[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_6__4_n_0\ : STD_LOGIC;
  signal deq_ptr_value_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal do_deq : STD_LOGIC;
  signal \enq_ptr_value[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \enq_ptr_value[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \enq_ptr_value_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__39_n_0\ : STD_LOGIC;
  signal \^maybe_full_reg_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0_i_1__7_n_0\ : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_tl_state_size_reg_0_31_0_3_i_4__3_n_0\ : STD_LOGIC;
  signal ram_tl_state_size_reg_0_31_0_3_n_2 : STD_LOGIC;
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_3__10\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_4__3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \deq_ptr_value[1]_i_1__10\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \deq_ptr_value[2]_i_1__10\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \deq_ptr_value[3]_i_1__10\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \deq_ptr_value[4]_i_1__10\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \enq_ptr_value[0]_i_1__3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \enq_ptr_value[1]_i_1__3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \enq_ptr_value[2]_i_1__3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \enq_ptr_value[3]_i_1__3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_2__3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_3__3\ : label is "soft_lutpair96";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_extra_id_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_extra_id_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_size_reg_0_31_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_6_6 : label is "";
begin
  maybe_full_reg_0 <= \^maybe_full_reg_0\;
\count_7[1]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      I1 => deq_ptr_value_reg(4),
      I2 => ram_extra_id_reg_0_15_0_0_n_0,
      O => QueueCompatibility_4_io_deq_bits_extra_id
    );
\deq_ptr_value[0]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_4__3_n_0\,
      I1 => do_deq,
      I2 => resetn,
      O => \deq_ptr_value[0]_i_1__11_n_0\
    );
\deq_ptr_value[0]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_5__3_n_0\,
      I1 => maybe_full,
      I2 => \deq_ptr_value[0]_i_6__4_n_0\,
      I3 => \b_delay_reg[0]\,
      I4 => io_axi4_0_rid(0),
      I5 => io_axi4_0_rid(1),
      O => do_deq
    );
\deq_ptr_value[0]_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      O => \_value_T_3\(0)
    );
\deq_ptr_value[0]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => deq_ptr_value_reg(1),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(2),
      I3 => deq_ptr_value_reg(4),
      I4 => deq_ptr_value_reg(3),
      O => \deq_ptr_value[0]_i_4__3_n_0\
    );
\deq_ptr_value[0]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => \enq_ptr_value_reg__0\(3),
      I2 => \ram_tl_state_size_reg_0_31_0_3_i_4__3_n_0\,
      I3 => \enq_ptr_value_reg__0\(4),
      I4 => deq_ptr_value_reg(4),
      O => \deq_ptr_value[0]_i_5__3_n_0\
    );
\deq_ptr_value[0]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => io_axi4_0_rid(2),
      I1 => io_axi4_0_rid(3),
      I2 => io_axi4_0_rlast,
      O => \deq_ptr_value[0]_i_6__4_n_0\
    );
\deq_ptr_value[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => deq_ptr_value_reg(1),
      O => \_value_T_3\(1)
    );
\deq_ptr_value[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_value_reg(2),
      I1 => deq_ptr_value_reg(1),
      I2 => deq_ptr_value_reg(0),
      O => \_value_T_3\(2)
    );
\deq_ptr_value[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(2),
      O => \_value_T_3\(3)
    );
\deq_ptr_value[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => deq_ptr_value_reg(2),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(0),
      I4 => deq_ptr_value_reg(3),
      O => \_value_T_3\(4)
    );
\deq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(0),
      Q => deq_ptr_value_reg(0),
      R => \deq_ptr_value[0]_i_1__11_n_0\
    );
\deq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(1),
      Q => deq_ptr_value_reg(1),
      R => \deq_ptr_value[0]_i_1__11_n_0\
    );
\deq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(2),
      Q => deq_ptr_value_reg(2),
      R => \deq_ptr_value[0]_i_1__11_n_0\
    );
\deq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(3),
      Q => deq_ptr_value_reg(3),
      R => \deq_ptr_value[0]_i_1__11_n_0\
    );
\deq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(4),
      Q => deq_ptr_value_reg(4),
      R => \deq_ptr_value[0]_i_1__11_n_0\
    );
\enq_ptr_value[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__3\(0)
    );
\enq_ptr_value[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      I1 => \enq_ptr_value_reg__0\(1),
      O => \_value_T_1__3\(1)
    );
\enq_ptr_value[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(2),
      I1 => \enq_ptr_value_reg__0\(1),
      I2 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__3\(2)
    );
\enq_ptr_value[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(3),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(2),
      O => \_value_T_1__3\(3)
    );
\enq_ptr_value[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008FFFF"
    )
        port map (
      I0 => \ram_id_reg[0]\,
      I1 => maybe_full_reg_2,
      I2 => \^maybe_full_reg_0\,
      I3 => \enq_ptr_value[4]_i_3__3_n_0\,
      I4 => resetn,
      O => \enq_ptr_value[4]_i_1__7_n_0\
    );
\enq_ptr_value[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(4),
      I1 => \enq_ptr_value_reg__0\(2),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(0),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \_value_T_1__3\(4)
    );
\enq_ptr_value[4]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => \enq_ptr_value_reg__0\(3),
      I4 => \enq_ptr_value_reg__0\(4),
      O => \enq_ptr_value[4]_i_3__3_n_0\
    );
\enq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => \_value_T_1__3\(0),
      Q => \enq_ptr_value_reg__0\(0),
      R => \enq_ptr_value[4]_i_1__7_n_0\
    );
\enq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => \_value_T_1__3\(1),
      Q => \enq_ptr_value_reg__0\(1),
      R => \enq_ptr_value[4]_i_1__7_n_0\
    );
\enq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => \_value_T_1__3\(2),
      Q => \enq_ptr_value_reg__0\(2),
      R => \enq_ptr_value[4]_i_1__7_n_0\
    );
\enq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => \_value_T_1__3\(3),
      Q => \enq_ptr_value_reg__0\(3),
      R => \enq_ptr_value[4]_i_1__7_n_0\
    );
\enq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg_1(0),
      D => \_value_T_1__3\(4),
      Q => \enq_ptr_value_reg__0\(4),
      R => \enq_ptr_value[4]_i_1__7_n_0\
    );
\maybe_full_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0008"
    )
        port map (
      I0 => \ram_id_reg[0]\,
      I1 => maybe_full_reg_2,
      I2 => \^maybe_full_reg_0\,
      I3 => do_deq,
      I4 => maybe_full,
      O => \maybe_full_i_1__39_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__39_n_0\,
      Q => maybe_full,
      R => resetn_0
    );
ram_extra_id_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => ram_extra_id_reg_0_15_0_0_n_0,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => ram_extra_id_reg_0_15_0_0_n_1,
      WCLK => clk,
      WE => \ram_extra_id_reg_0_15_0_0_i_1__7_n_0\
    );
\ram_extra_id_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => \ram_extra_id_reg_0_15_0_0__0_n_1\,
      WCLK => clk,
      WE => \ram_extra_id_reg_0_15_0_0__0_i_1__7_n_0\
    );
\ram_extra_id_reg_0_15_0_0__0_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ram_id_reg[0]\,
      I1 => maybe_full_reg_2,
      I2 => \^maybe_full_reg_0\,
      I3 => \enq_ptr_value_reg__0\(4),
      O => \ram_extra_id_reg_0_15_0_0__0_i_1__7_n_0\
    );
\ram_extra_id_reg_0_15_0_0_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ram_id_reg[0]\,
      I1 => maybe_full_reg_2,
      I2 => \^maybe_full_reg_0\,
      I3 => \enq_ptr_value_reg__0\(4),
      O => \ram_extra_id_reg_0_15_0_0_i_1__7_n_0\
    );
ram_tl_state_size_reg_0_31_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1 downto 0) => D(1 downto 0),
      DIB(1) => '0',
      DIB(0) => D(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => QueueCompatibility_4_io_deq_bits_tl_state_size(1 downto 0),
      DOB(1) => ram_tl_state_size_reg_0_31_0_3_n_2,
      DOB(0) => QueueCompatibility_4_io_deq_bits_tl_state_size(2),
      DOC(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => maybe_full_reg_1(0)
    );
\ram_tl_state_size_reg_0_31_0_3_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => maybe_full,
      I1 => deq_ptr_value_reg(4),
      I2 => \enq_ptr_value_reg__0\(4),
      I3 => \ram_tl_state_size_reg_0_31_0_3_i_4__3_n_0\,
      I4 => \enq_ptr_value_reg__0\(3),
      I5 => deq_ptr_value_reg(3),
      O => \^maybe_full_reg_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => deq_ptr_value_reg(1),
      I4 => \enq_ptr_value_reg__0\(2),
      I5 => deq_ptr_value_reg(2),
      O => \ram_tl_state_size_reg_0_31_0_3_i_4__3_n_0\
    );
ram_tl_state_source_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1 downto 0) => io_enq_bits_tl_state_source(1 downto 0),
      DIB(1 downto 0) => io_enq_bits_tl_state_source(3 downto 2),
      DIC(1 downto 0) => io_enq_bits_tl_state_source(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(1 downto 0),
      DOB(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(3 downto 2),
      DOC(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => maybe_full_reg_1(0)
    );
ram_tl_state_source_reg_0_31_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1) => '0',
      DIA(0) => io_enq_bits_tl_state_source(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED(1),
      DOA(0) => ram_tl_state_source_io_deq_bits_MPORT_data(6),
      DOB(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => maybe_full_reg_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_144 is
  port (
    QueueCompatibility_5_io_deq_bits_tl_state_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maybe_full_reg_0 : out STD_LOGIC;
    \deq_ptr_value_reg[0]_0\ : out STD_LOGIC;
    count_9_reg : out STD_LOGIC;
    ram_tl_state_source_io_deq_bits_MPORT_data : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    \deq_ptr_value_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    resetn_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    \ram_id_reg[1]\ : in STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC;
    io_axi4_0_rlast : in STD_LOGIC;
    \b_delay_reg[0]\ : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_extra_id_reg[0]\ : in STD_LOGIC;
    QueueCompatibility_4_io_deq_bits_extra_id : in STD_LOGIC;
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 );
    io_enq_bits_extra_id : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_144 : entity is "FPGA_QueueCompatibility_4";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_144;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_144 is
  signal \_value_T_1__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_value_T_3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_7[1]_i_23_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_6__0_n_0\ : STD_LOGIC;
  signal deq_ptr_value_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^deq_ptr_value_reg[0]_0\ : STD_LOGIC;
  signal do_deq : STD_LOGIC;
  signal \enq_ptr_value[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \enq_ptr_value[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \enq_ptr_value_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal maybe_full : STD_LOGIC;
  signal \maybe_full_i_1__41_n_0\ : STD_LOGIC;
  signal \^maybe_full_reg_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_i_1__9_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0_i_1__9_n_0\ : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_tl_state_size_reg_0_31_0_3_i_3__3_n_0\ : STD_LOGIC;
  signal ram_tl_state_size_reg_0_31_0_3_n_2 : STD_LOGIC;
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_3__11\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_4__4\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \deq_ptr_value[1]_i_1__11\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \deq_ptr_value[2]_i_1__11\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \deq_ptr_value[3]_i_1__11\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \deq_ptr_value[4]_i_1__11\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \enq_ptr_value[0]_i_1__4\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \enq_ptr_value[1]_i_1__4\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \enq_ptr_value[2]_i_1__4\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \enq_ptr_value[3]_i_1__4\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_2__4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_3__4\ : label is "soft_lutpair102";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_extra_id_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_extra_id_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_size_reg_0_31_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_6_6 : label is "";
begin
  \deq_ptr_value_reg[0]_0\ <= \^deq_ptr_value_reg[0]_0\;
  maybe_full_reg_0 <= \^maybe_full_reg_0\;
\count_7[1]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      I1 => deq_ptr_value_reg(4),
      I2 => ram_extra_id_reg_0_15_0_0_n_0,
      I3 => io_axi4_0_rid(0),
      I4 => QueueCompatibility_4_io_deq_bits_extra_id,
      O => \count_7[1]_i_23_n_0\
    );
\count_7_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \count_7[1]_i_23_n_0\,
      I1 => \ram_extra_id_reg[0]\,
      O => count_9_reg,
      S => io_axi4_0_rid(1)
    );
\deq_ptr_value[0]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_4__4_n_0\,
      I1 => do_deq,
      I2 => resetn,
      O => \deq_ptr_value[0]_i_1__9_n_0\
    );
\deq_ptr_value[0]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_5__4_n_0\,
      I1 => maybe_full,
      I2 => io_axi4_0_rlast,
      I3 => \deq_ptr_value[0]_i_6__0_n_0\,
      I4 => \b_delay_reg[0]\,
      I5 => \^deq_ptr_value_reg[0]_0\,
      O => do_deq
    );
\deq_ptr_value[0]_i_3__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      O => \_value_T_3\(0)
    );
\deq_ptr_value[0]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => deq_ptr_value_reg(1),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(2),
      I3 => deq_ptr_value_reg(4),
      I4 => deq_ptr_value_reg(3),
      O => \deq_ptr_value[0]_i_4__4_n_0\
    );
\deq_ptr_value[0]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => \enq_ptr_value_reg__0\(3),
      I2 => \ram_tl_state_size_reg_0_31_0_3_i_3__3_n_0\,
      I3 => \enq_ptr_value_reg__0\(4),
      I4 => deq_ptr_value_reg(4),
      O => \deq_ptr_value[0]_i_5__4_n_0\
    );
\deq_ptr_value[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => io_axi4_0_rid(1),
      I1 => io_axi4_0_rid(0),
      O => \deq_ptr_value[0]_i_6__0_n_0\
    );
\deq_ptr_value[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => io_axi4_0_rid(3),
      I1 => io_axi4_0_rid(2),
      O => \^deq_ptr_value_reg[0]_0\
    );
\deq_ptr_value[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => deq_ptr_value_reg(1),
      O => \_value_T_3\(1)
    );
\deq_ptr_value[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_value_reg(2),
      I1 => deq_ptr_value_reg(1),
      I2 => deq_ptr_value_reg(0),
      O => \_value_T_3\(2)
    );
\deq_ptr_value[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(2),
      O => \_value_T_3\(3)
    );
\deq_ptr_value[4]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => deq_ptr_value_reg(2),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(0),
      I4 => deq_ptr_value_reg(3),
      O => \_value_T_3\(4)
    );
\deq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(0),
      Q => deq_ptr_value_reg(0),
      R => \deq_ptr_value[0]_i_1__9_n_0\
    );
\deq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(1),
      Q => deq_ptr_value_reg(1),
      R => \deq_ptr_value[0]_i_1__9_n_0\
    );
\deq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(2),
      Q => deq_ptr_value_reg(2),
      R => \deq_ptr_value[0]_i_1__9_n_0\
    );
\deq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(3),
      Q => deq_ptr_value_reg(3),
      R => \deq_ptr_value[0]_i_1__9_n_0\
    );
\deq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(4),
      Q => deq_ptr_value_reg(4),
      R => \deq_ptr_value[0]_i_1__9_n_0\
    );
\enq_ptr_value[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__4\(0)
    );
\enq_ptr_value[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      I1 => \enq_ptr_value_reg__0\(1),
      O => \_value_T_1__4\(1)
    );
\enq_ptr_value[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(2),
      I1 => \enq_ptr_value_reg__0\(1),
      I2 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__4\(2)
    );
\enq_ptr_value[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(3),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(2),
      O => \_value_T_1__4\(3)
    );
\enq_ptr_value[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => \ram_id_reg[1]\,
      I2 => maybe_full_reg_1,
      I3 => \enq_ptr_value[4]_i_3__4_n_0\,
      I4 => resetn,
      O => \enq_ptr_value[4]_i_1__9_n_0\
    );
\enq_ptr_value[4]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(4),
      I1 => \enq_ptr_value_reg__0\(2),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(0),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \_value_T_1__4\(4)
    );
\enq_ptr_value[4]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => \enq_ptr_value_reg__0\(3),
      I4 => \enq_ptr_value_reg__0\(4),
      O => \enq_ptr_value[4]_i_3__4_n_0\
    );
\enq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \deq_ptr_value_reg[4]_0\(0),
      D => \_value_T_1__4\(0),
      Q => \enq_ptr_value_reg__0\(0),
      R => \enq_ptr_value[4]_i_1__9_n_0\
    );
\enq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \deq_ptr_value_reg[4]_0\(0),
      D => \_value_T_1__4\(1),
      Q => \enq_ptr_value_reg__0\(1),
      R => \enq_ptr_value[4]_i_1__9_n_0\
    );
\enq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \deq_ptr_value_reg[4]_0\(0),
      D => \_value_T_1__4\(2),
      Q => \enq_ptr_value_reg__0\(2),
      R => \enq_ptr_value[4]_i_1__9_n_0\
    );
\enq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \deq_ptr_value_reg[4]_0\(0),
      D => \_value_T_1__4\(3),
      Q => \enq_ptr_value_reg__0\(3),
      R => \enq_ptr_value[4]_i_1__9_n_0\
    );
\enq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \deq_ptr_value_reg[4]_0\(0),
      D => \_value_T_1__4\(4),
      Q => \enq_ptr_value_reg__0\(4),
      R => \enq_ptr_value[4]_i_1__9_n_0\
    );
\maybe_full_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF0020"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => \ram_id_reg[1]\,
      I2 => maybe_full_reg_1,
      I3 => do_deq,
      I4 => maybe_full,
      O => \maybe_full_i_1__41_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__41_n_0\,
      Q => maybe_full,
      R => resetn_0
    );
ram_extra_id_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => ram_extra_id_reg_0_15_0_0_n_0,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => ram_extra_id_reg_0_15_0_0_n_1,
      WCLK => clk,
      WE => \ram_extra_id_reg_0_15_0_0_i_1__9_n_0\
    );
\ram_extra_id_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => \ram_extra_id_reg_0_15_0_0__0_n_1\,
      WCLK => clk,
      WE => \ram_extra_id_reg_0_15_0_0__0_i_1__9_n_0\
    );
\ram_extra_id_reg_0_15_0_0__0_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => \ram_id_reg[1]\,
      I2 => maybe_full_reg_1,
      I3 => \enq_ptr_value_reg__0\(4),
      O => \ram_extra_id_reg_0_15_0_0__0_i_1__9_n_0\
    );
\ram_extra_id_reg_0_15_0_0_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => \ram_id_reg[1]\,
      I2 => maybe_full_reg_1,
      I3 => \enq_ptr_value_reg__0\(4),
      O => \ram_extra_id_reg_0_15_0_0_i_1__9_n_0\
    );
ram_tl_state_size_reg_0_31_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1 downto 0) => D(1 downto 0),
      DIB(1) => '0',
      DIB(0) => D(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => QueueCompatibility_5_io_deq_bits_tl_state_size(1 downto 0),
      DOB(1) => ram_tl_state_size_reg_0_31_0_3_n_2,
      DOB(0) => QueueCompatibility_5_io_deq_bits_tl_state_size(2),
      DOC(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \deq_ptr_value_reg[4]_0\(0)
    );
\ram_tl_state_size_reg_0_31_0_3_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFFFFFFF"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => \enq_ptr_value_reg__0\(4),
      I2 => \ram_tl_state_size_reg_0_31_0_3_i_3__3_n_0\,
      I3 => \enq_ptr_value_reg__0\(3),
      I4 => deq_ptr_value_reg(3),
      I5 => maybe_full,
      O => \^maybe_full_reg_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => deq_ptr_value_reg(1),
      I4 => \enq_ptr_value_reg__0\(2),
      I5 => deq_ptr_value_reg(2),
      O => \ram_tl_state_size_reg_0_31_0_3_i_3__3_n_0\
    );
ram_tl_state_source_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1 downto 0) => io_enq_bits_tl_state_source(1 downto 0),
      DIB(1 downto 0) => io_enq_bits_tl_state_source(3 downto 2),
      DIC(1 downto 0) => io_enq_bits_tl_state_source(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(1 downto 0),
      DOB(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(3 downto 2),
      DOC(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \deq_ptr_value_reg[4]_0\(0)
    );
ram_tl_state_source_reg_0_31_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1) => '0',
      DIA(0) => io_enq_bits_tl_state_source(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED(1),
      DOA(0) => ram_tl_state_source_io_deq_bits_MPORT_data(6),
      DOB(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \deq_ptr_value_reg[4]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_145 is
  port (
    QueueCompatibility_6_io_deq_bits_tl_state_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_wen_reg[0]\ : out STD_LOGIC;
    count_9_reg : out STD_LOGIC;
    ram_tl_state_source_io_deq_bits_MPORT_data : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    resetn_0 : in STD_LOGIC;
    \ram_id_reg[0]\ : in STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    io_axi4_0_rlast : in STD_LOGIC;
    \b_delay_reg[0]\ : in STD_LOGIC;
    \io_axi4_0_rid[2]\ : in STD_LOGIC;
    maybe_full : in STD_LOGIC;
    \ram_id_reg[1]\ : in STD_LOGIC;
    \ram_id_reg[0]_0\ : in STD_LOGIC;
    maybe_full_reg_1 : in STD_LOGIC;
    QueueCompatibility_5_io_enq_ready : in STD_LOGIC;
    ram_extra_id : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 );
    io_enq_bits_extra_id : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_145 : entity is "FPGA_QueueCompatibility_4";
end meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_145;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_145 is
  signal QueueCompatibility_6_io_enq_ready : STD_LOGIC;
  signal \_value_T_1__5\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_value_T_3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deq_ptr_value[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \deq_ptr_value[0]_i_6__1_n_0\ : STD_LOGIC;
  signal deq_ptr_value_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal do_deq : STD_LOGIC;
  signal \enq_ptr_value[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \enq_ptr_value[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \enq_ptr_value_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal maybe_full_0 : STD_LOGIC;
  signal \maybe_full_i_1__40_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal \ram_extra_id_reg_0_15_0_0_i_1__8_n_0\ : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_extra_id_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_tl_state_size_reg_0_31_0_3_i_3__4_n_0\ : STD_LOGIC;
  signal ram_tl_state_size_reg_0_31_0_3_n_2 : STD_LOGIC;
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_3__12\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_4__5\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \deq_ptr_value[1]_i_1__12\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \deq_ptr_value[2]_i_1__12\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \deq_ptr_value[3]_i_1__12\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \deq_ptr_value[4]_i_1__12\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \enq_ptr_value[0]_i_1__5\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \enq_ptr_value[1]_i_1__5\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \enq_ptr_value[2]_i_1__5\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \enq_ptr_value[3]_i_1__5\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_2__5\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \enq_ptr_value[4]_i_3__5\ : label is "soft_lutpair108";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_extra_id_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_extra_id_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_size_reg_0_31_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_tl_state_source_reg_0_31_6_6 : label is "";
begin
\count_7[1]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_extra_id,
      I1 => io_axi4_0_rid(0),
      I2 => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      I3 => deq_ptr_value_reg(4),
      I4 => ram_extra_id_reg_0_15_0_0_n_0,
      O => count_9_reg
    );
\deq_ptr_value[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_4__5_n_0\,
      I1 => do_deq,
      I2 => resetn,
      O => \deq_ptr_value[0]_i_1__7_n_0\
    );
\deq_ptr_value[0]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => \deq_ptr_value[0]_i_5__5_n_0\,
      I1 => maybe_full_0,
      I2 => io_axi4_0_rlast,
      I3 => \deq_ptr_value[0]_i_6__1_n_0\,
      I4 => \b_delay_reg[0]\,
      I5 => \io_axi4_0_rid[2]\,
      O => do_deq
    );
\deq_ptr_value[0]_i_3__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      O => \_value_T_3\(0)
    );
\deq_ptr_value[0]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => deq_ptr_value_reg(1),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(2),
      I3 => deq_ptr_value_reg(4),
      I4 => deq_ptr_value_reg(3),
      O => \deq_ptr_value[0]_i_4__5_n_0\
    );
\deq_ptr_value[0]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => \enq_ptr_value_reg__0\(3),
      I2 => \ram_tl_state_size_reg_0_31_0_3_i_3__4_n_0\,
      I3 => \enq_ptr_value_reg__0\(4),
      I4 => deq_ptr_value_reg(4),
      O => \deq_ptr_value[0]_i_5__5_n_0\
    );
\deq_ptr_value[0]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => io_axi4_0_rid(0),
      I1 => io_axi4_0_rid(1),
      O => \deq_ptr_value[0]_i_6__1_n_0\
    );
\deq_ptr_value[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => deq_ptr_value_reg(1),
      O => \_value_T_3\(1)
    );
\deq_ptr_value[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => deq_ptr_value_reg(2),
      I1 => deq_ptr_value_reg(1),
      I2 => deq_ptr_value_reg(0),
      O => \_value_T_3\(2)
    );
\deq_ptr_value[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => deq_ptr_value_reg(3),
      I1 => deq_ptr_value_reg(0),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(2),
      O => \_value_T_3\(3)
    );
\deq_ptr_value[4]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => deq_ptr_value_reg(2),
      I2 => deq_ptr_value_reg(1),
      I3 => deq_ptr_value_reg(0),
      I4 => deq_ptr_value_reg(3),
      O => \_value_T_3\(4)
    );
\deq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(0),
      Q => deq_ptr_value_reg(0),
      R => \deq_ptr_value[0]_i_1__7_n_0\
    );
\deq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(1),
      Q => deq_ptr_value_reg(1),
      R => \deq_ptr_value[0]_i_1__7_n_0\
    );
\deq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(2),
      Q => deq_ptr_value_reg(2),
      R => \deq_ptr_value[0]_i_1__7_n_0\
    );
\deq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(3),
      Q => deq_ptr_value_reg(3),
      R => \deq_ptr_value[0]_i_1__7_n_0\
    );
\deq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => do_deq,
      D => \_value_T_3\(4),
      Q => deq_ptr_value_reg(4),
      R => \deq_ptr_value[0]_i_1__7_n_0\
    );
\enq_ptr_value[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__5\(0)
    );
\enq_ptr_value[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(0),
      I1 => \enq_ptr_value_reg__0\(1),
      O => \_value_T_1__5\(1)
    );
\enq_ptr_value[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(2),
      I1 => \enq_ptr_value_reg__0\(1),
      I2 => \enq_ptr_value_reg__0\(0),
      O => \_value_T_1__5\(2)
    );
\enq_ptr_value[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(3),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(2),
      O => \_value_T_1__5\(3)
    );
\enq_ptr_value[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
        port map (
      I0 => QueueCompatibility_6_io_enq_ready,
      I1 => \ram_id_reg[0]\,
      I2 => maybe_full_reg_0,
      I3 => \enq_ptr_value[4]_i_3__5_n_0\,
      I4 => resetn,
      O => \enq_ptr_value[4]_i_1__8_n_0\
    );
\enq_ptr_value[4]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(4),
      I1 => \enq_ptr_value_reg__0\(2),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => \enq_ptr_value_reg__0\(0),
      I4 => \enq_ptr_value_reg__0\(3),
      O => \_value_T_1__5\(4)
    );
\enq_ptr_value[4]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \enq_ptr_value_reg__0\(1),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(2),
      I3 => \enq_ptr_value_reg__0\(3),
      I4 => \enq_ptr_value_reg__0\(4),
      O => \enq_ptr_value[4]_i_3__5_n_0\
    );
\enq_ptr_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0\,
      D => \_value_T_1__5\(0),
      Q => \enq_ptr_value_reg__0\(0),
      R => \enq_ptr_value[4]_i_1__8_n_0\
    );
\enq_ptr_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0\,
      D => \_value_T_1__5\(1),
      Q => \enq_ptr_value_reg__0\(1),
      R => \enq_ptr_value[4]_i_1__8_n_0\
    );
\enq_ptr_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0\,
      D => \_value_T_1__5\(2),
      Q => \enq_ptr_value_reg__0\(2),
      R => \enq_ptr_value[4]_i_1__8_n_0\
    );
\enq_ptr_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0\,
      D => \_value_T_1__5\(3),
      Q => \enq_ptr_value_reg__0\(3),
      R => \enq_ptr_value[4]_i_1__8_n_0\
    );
\enq_ptr_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0\,
      D => \_value_T_1__5\(4),
      Q => \enq_ptr_value_reg__0\(4),
      R => \enq_ptr_value[4]_i_1__8_n_0\
    );
io_axi4_0_arvalid_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C05FC050CF5FCF50"
    )
        port map (
      I0 => QueueCompatibility_6_io_enq_ready,
      I1 => maybe_full,
      I2 => \ram_id_reg[1]\,
      I3 => \ram_id_reg[0]_0\,
      I4 => maybe_full_reg_1,
      I5 => QueueCompatibility_5_io_enq_ready,
      O => \ram_wen_reg[0]\
    );
\maybe_full_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF0020"
    )
        port map (
      I0 => QueueCompatibility_6_io_enq_ready,
      I1 => \ram_id_reg[0]\,
      I2 => maybe_full_reg_0,
      I3 => do_deq,
      I4 => maybe_full_0,
      O => \maybe_full_i_1__40_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__40_n_0\,
      Q => maybe_full_0,
      R => resetn_0
    );
ram_extra_id_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => ram_extra_id_reg_0_15_0_0_n_0,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => ram_extra_id_reg_0_15_0_0_n_1,
      WCLK => clk,
      WE => \ram_extra_id_reg_0_15_0_0_i_1__8_n_0\
    );
\ram_extra_id_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \enq_ptr_value_reg__0\(0),
      A1 => \enq_ptr_value_reg__0\(1),
      A2 => \enq_ptr_value_reg__0\(2),
      A3 => \enq_ptr_value_reg__0\(3),
      A4 => '0',
      D => io_enq_bits_extra_id,
      DPO => \ram_extra_id_reg_0_15_0_0__0_n_0\,
      DPRA0 => deq_ptr_value_reg(0),
      DPRA1 => deq_ptr_value_reg(1),
      DPRA2 => deq_ptr_value_reg(2),
      DPRA3 => deq_ptr_value_reg(3),
      DPRA4 => '0',
      SPO => \ram_extra_id_reg_0_15_0_0__0_n_1\,
      WCLK => clk,
      WE => \ram_extra_id_reg_0_15_0_0__0_i_1__8_n_0\
    );
\ram_extra_id_reg_0_15_0_0__0_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => QueueCompatibility_6_io_enq_ready,
      I1 => \ram_id_reg[0]\,
      I2 => maybe_full_reg_0,
      I3 => \enq_ptr_value_reg__0\(4),
      O => \ram_extra_id_reg_0_15_0_0__0_i_1__8_n_0\
    );
\ram_extra_id_reg_0_15_0_0_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => QueueCompatibility_6_io_enq_ready,
      I1 => \ram_id_reg[0]\,
      I2 => maybe_full_reg_0,
      I3 => \enq_ptr_value_reg__0\(4),
      O => \ram_extra_id_reg_0_15_0_0_i_1__8_n_0\
    );
ram_tl_state_size_reg_0_31_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1 downto 0) => D(1 downto 0),
      DIB(1) => '0',
      DIB(0) => D(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => QueueCompatibility_6_io_deq_bits_tl_state_size(1 downto 0),
      DOB(1) => ram_tl_state_size_reg_0_31_0_3_n_2,
      DOB(0) => QueueCompatibility_6_io_deq_bits_tl_state_size(2),
      DOC(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => QueueCompatibility_6_io_enq_ready,
      I1 => \ram_id_reg[0]\,
      I2 => maybe_full_reg_0,
      O => \ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFFFFFFF"
    )
        port map (
      I0 => deq_ptr_value_reg(4),
      I1 => \enq_ptr_value_reg__0\(4),
      I2 => \ram_tl_state_size_reg_0_31_0_3_i_3__4_n_0\,
      I3 => \enq_ptr_value_reg__0\(3),
      I4 => deq_ptr_value_reg(3),
      I5 => maybe_full_0,
      O => QueueCompatibility_6_io_enq_ready
    );
\ram_tl_state_size_reg_0_31_0_3_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => deq_ptr_value_reg(0),
      I1 => \enq_ptr_value_reg__0\(0),
      I2 => \enq_ptr_value_reg__0\(1),
      I3 => deq_ptr_value_reg(1),
      I4 => \enq_ptr_value_reg__0\(2),
      I5 => deq_ptr_value_reg(2),
      O => \ram_tl_state_size_reg_0_31_0_3_i_3__4_n_0\
    );
ram_tl_state_source_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1 downto 0) => io_enq_bits_tl_state_source(1 downto 0),
      DIB(1 downto 0) => io_enq_bits_tl_state_source(3 downto 2),
      DIC(1 downto 0) => io_enq_bits_tl_state_source(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(1 downto 0),
      DOB(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(3 downto 2),
      DOC(1 downto 0) => ram_tl_state_source_io_deq_bits_MPORT_data(5 downto 4),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0\
    );
ram_tl_state_source_reg_0_31_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRB(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRC(4 downto 0) => deq_ptr_value_reg(4 downto 0),
      ADDRD(4 downto 0) => \enq_ptr_value_reg__0\(4 downto 0),
      DIA(1) => '0',
      DIA(0) => io_enq_bits_tl_state_source(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED(1),
      DOA(0) => ram_tl_state_source_io_deq_bits_MPORT_data(6),
      DOB(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_Queue_11 is
  port (
    maybe_full : out STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_Queue_11 : entity is "FPGA_Queue_11";
end meisha_chiplink_master_0_1_FPGA_Queue_11;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_Queue_11 is
begin
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_0,
      Q => maybe_full,
      R => resetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_Queue_12 is
  port (
    count_reg : out STD_LOGIC;
    count_reg_0 : out STD_LOGIC;
    \b_count_0_reg[0]\ : out STD_LOGIC;
    \deq_ptr_value_reg[1]\ : out STD_LOGIC;
    \b_count_0_reg[1]\ : out STD_LOGIC;
    \b_count_0_reg[2]\ : out STD_LOGIC;
    \b_count_1_reg[0]\ : out STD_LOGIC;
    \b_count_1_reg[1]\ : out STD_LOGIC;
    \b_count_1_reg[2]\ : out STD_LOGIC;
    \deq_ptr_value_reg[0]\ : out STD_LOGIC;
    \deq_ptr_value_reg[1]_0\ : out STD_LOGIC;
    \deq_ptr_value_reg[0]_0\ : out STD_LOGIC;
    \deq_ptr_value_reg[1]_1\ : out STD_LOGIC;
    resetn_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    state_0_reg : in STD_LOGIC;
    \cdc_reg_reg[3]\ : in STD_LOGIC;
    maybe_full : in STD_LOGIC;
    count_reg_1 : in STD_LOGIC;
    axi4yank_auto_in_becho_real_last : in STD_LOGIC;
    xbar_1_auto_in_d_valid : in STD_LOGIC;
    count_reg_2 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    b_count_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    b_count_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    deq_ptr_value : in STD_LOGIC_VECTOR ( 1 downto 0 );
    deq_ptr_value_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    xbar_1_auto_in_d_bits_source : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_count_0_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_Queue_12 : entity is "FPGA_Queue_12";
end meisha_chiplink_master_0_1_FPGA_Queue_12;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_Queue_12 is
  signal \b_count_0[2]_i_2_n_0\ : STD_LOGIC;
  signal \b_count_0[2]_i_3_n_0\ : STD_LOGIC;
  signal \^count_reg\ : STD_LOGIC;
  signal \deq_ptr_value[1]_i_2_n_0\ : STD_LOGIC;
  signal \^deq_ptr_value_reg[1]\ : STD_LOGIC;
  signal \maybe_full_i_1__45_n_0\ : STD_LOGIC;
  signal maybe_full_reg_n_0 : STD_LOGIC;
  signal ram_id : STD_LOGIC;
  signal \ram_id[0]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \b_count_0[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \b_count_0[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \b_count_0[2]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \b_count_0[2]_i_4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \b_count_1[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \b_count_1[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \counter_3[3]_i_6\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ram_id[0]_i_1\ : label is "soft_lutpair27";
begin
  count_reg <= \^count_reg\;
  \deq_ptr_value_reg[1]\ <= \^deq_ptr_value_reg[1]\;
\b_count_0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB04"
    )
        port map (
      I0 => \b_count_0[2]_i_2_n_0\,
      I1 => \b_count_0[2]_i_3_n_0\,
      I2 => \^deq_ptr_value_reg[1]\,
      I3 => b_count_0(0),
      O => \b_count_0_reg[0]\
    );
\b_count_0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0400"
    )
        port map (
      I0 => \b_count_0[2]_i_2_n_0\,
      I1 => \b_count_0[2]_i_3_n_0\,
      I2 => \^deq_ptr_value_reg[1]\,
      I3 => b_count_0(0),
      I4 => b_count_0(1),
      O => \b_count_0_reg[1]\
    );
\b_count_0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF04000000"
    )
        port map (
      I0 => \b_count_0[2]_i_2_n_0\,
      I1 => \b_count_0[2]_i_3_n_0\,
      I2 => \^deq_ptr_value_reg[1]\,
      I3 => b_count_0(1),
      I4 => b_count_0(0),
      I5 => b_count_0(2),
      O => \b_count_0_reg[2]\
    );
\b_count_0[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \deq_ptr_value[1]_i_2_n_0\,
      I1 => axi4yank_auto_in_becho_real_last,
      O => \b_count_0[2]_i_2_n_0\
    );
\b_count_0[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => maybe_full_reg_n_0,
      I1 => state_0_reg,
      O => \b_count_0[2]_i_3_n_0\
    );
\b_count_0[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_id,
      I1 => maybe_full_reg_n_0,
      I2 => xbar_1_auto_in_d_bits_source(0),
      O => \^deq_ptr_value_reg[1]\
    );
\b_count_1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \b_count_0[2]_i_2_n_0\,
      I1 => \b_count_0[2]_i_3_n_0\,
      I2 => \^deq_ptr_value_reg[1]\,
      I3 => b_count_1(0),
      O => \b_count_1_reg[0]\
    );
\b_count_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \b_count_0[2]_i_2_n_0\,
      I1 => \b_count_0[2]_i_3_n_0\,
      I2 => \^deq_ptr_value_reg[1]\,
      I3 => b_count_1(0),
      I4 => b_count_1(1),
      O => \b_count_1_reg[1]\
    );
\b_count_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \b_count_0[2]_i_2_n_0\,
      I1 => \b_count_0[2]_i_3_n_0\,
      I2 => \^deq_ptr_value_reg[1]\,
      I3 => b_count_1(1),
      I4 => b_count_1(0),
      I5 => b_count_1(2),
      O => \b_count_1_reg[2]\
    );
\count_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70007800"
    )
        port map (
      I0 => \^count_reg\,
      I1 => xbar_1_auto_in_d_valid,
      I2 => count_reg_2,
      I3 => resetn,
      I4 => count_reg_1,
      O => count_reg_0
    );
\counter_3[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => maybe_full_reg_n_0,
      I1 => \cdc_reg_reg[3]\,
      I2 => maybe_full,
      I3 => count_reg_1,
      O => \^count_reg\
    );
\deq_ptr_value[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFB00040000"
    )
        port map (
      I0 => \deq_ptr_value[1]_i_2_n_0\,
      I1 => \b_count_0[2]_i_3_n_0\,
      I2 => axi4yank_auto_in_becho_real_last,
      I3 => \^deq_ptr_value_reg[1]\,
      I4 => deq_ptr_value(1),
      I5 => deq_ptr_value(0),
      O => \deq_ptr_value_reg[0]\
    );
\deq_ptr_value[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFF04000000"
    )
        port map (
      I0 => \deq_ptr_value[1]_i_2_n_0\,
      I1 => \b_count_0[2]_i_3_n_0\,
      I2 => axi4yank_auto_in_becho_real_last,
      I3 => \^deq_ptr_value_reg[1]\,
      I4 => deq_ptr_value_0(1),
      I5 => deq_ptr_value_0(0),
      O => \deq_ptr_value_reg[0]_0\
    );
\deq_ptr_value[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB0004FFFF0000"
    )
        port map (
      I0 => \deq_ptr_value[1]_i_2_n_0\,
      I1 => \b_count_0[2]_i_3_n_0\,
      I2 => axi4yank_auto_in_becho_real_last,
      I3 => \^deq_ptr_value_reg[1]\,
      I4 => deq_ptr_value(1),
      I5 => deq_ptr_value(0),
      O => \deq_ptr_value_reg[1]_0\
    );
\deq_ptr_value[1]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF0400FFFF0000"
    )
        port map (
      I0 => \deq_ptr_value[1]_i_2_n_0\,
      I1 => \b_count_0[2]_i_3_n_0\,
      I2 => axi4yank_auto_in_becho_real_last,
      I3 => \^deq_ptr_value_reg[1]\,
      I4 => deq_ptr_value_0(1),
      I5 => deq_ptr_value_0(0),
      O => \deq_ptr_value_reg[1]_1\
    );
\deq_ptr_value[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => b_count_1(1),
      I1 => b_count_1(0),
      I2 => b_count_1(2),
      I3 => \^deq_ptr_value_reg[1]\,
      I4 => \b_count_0_reg[1]_0\,
      O => \deq_ptr_value[1]_i_2_n_0\
    );
\maybe_full_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => maybe_full_reg_n_0,
      I1 => state_0_reg,
      I2 => \b_count_0[2]_i_2_n_0\,
      O => \maybe_full_i_1__45_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__45_n_0\,
      Q => maybe_full_reg_n_0,
      R => resetn_0
    );
\ram_id[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF1000"
    )
        port map (
      I0 => maybe_full_reg_n_0,
      I1 => state_0_reg,
      I2 => \b_count_0[2]_i_2_n_0\,
      I3 => xbar_1_auto_in_d_bits_source(0),
      I4 => ram_id,
      O => \ram_id[0]_i_1_n_0\
    );
\ram_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_id[0]_i_1_n_0\,
      Q => ram_id,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_Queue_15 is
  port (
    a_last : out STD_LOGIC;
    \ram_last_reg[0]_0\ : out STD_LOGIC;
    io_axi4_0_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    io_axi4_0_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    io_axi4_0_wlast : out STD_LOGIC;
    \beatsLeft_reg[0]\ : out STD_LOGIC;
    \cam_a_0_bits_source_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    xbar_auto_in_a_bits_size : in STD_LOGIC_VECTOR ( 0 to 0 );
    xbar_auto_in_a_bits_opcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_axi4_0_wready : in STD_LOGIC;
    deq_io_enq_valid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \cam_a_0_bits_size_reg[1]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    maybe_full_reg_1 : in STD_LOGIC;
    doneAW : in STD_LOGIC;
    bypass_reg_rep : in STD_LOGIC_VECTOR ( 0 to 0 );
    bypass_reg_rep_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_Queue_15 : entity is "FPGA_Queue_15";
end meisha_chiplink_master_0_1_FPGA_Queue_15;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_Queue_15 is
  signal \^a_last\ : STD_LOGIC;
  signal maybe_full : STD_LOGIC;
  signal ram_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ram_last : STD_LOGIC;
  signal \^ram_last_reg[0]_0\ : STD_LOGIC;
  signal ram_strb : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[0]_INST_0\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[10]_INST_0\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[11]_INST_0\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[12]_INST_0\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[13]_INST_0\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[14]_INST_0\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[15]_INST_0\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[16]_INST_0\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[17]_INST_0\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[18]_INST_0\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[19]_INST_0\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[1]_INST_0\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[20]_INST_0\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[21]_INST_0\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[22]_INST_0\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[23]_INST_0\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[24]_INST_0\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[25]_INST_0\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[26]_INST_0\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[27]_INST_0\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[28]_INST_0\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[29]_INST_0\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[2]_INST_0\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[30]_INST_0\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[31]_INST_0\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[32]_INST_0\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[33]_INST_0\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[34]_INST_0\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[35]_INST_0\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[36]_INST_0\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[37]_INST_0\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[38]_INST_0\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[39]_INST_0\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[3]_INST_0\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[40]_INST_0\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[41]_INST_0\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[42]_INST_0\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[43]_INST_0\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[44]_INST_0\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[45]_INST_0\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[46]_INST_0\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[47]_INST_0\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[48]_INST_0\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[49]_INST_0\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[4]_INST_0\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[50]_INST_0\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[51]_INST_0\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[52]_INST_0\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[53]_INST_0\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[54]_INST_0\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[55]_INST_0\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[56]_INST_0\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[57]_INST_0\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[58]_INST_0\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[59]_INST_0\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[5]_INST_0\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[60]_INST_0\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[61]_INST_0\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[62]_INST_0\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[63]_INST_0\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[6]_INST_0\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[7]_INST_0\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[8]_INST_0\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[9]_INST_0\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \io_axi4_0_wstrb[0]_INST_0\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \io_axi4_0_wstrb[1]_INST_0\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \io_axi4_0_wstrb[2]_INST_0\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \io_axi4_0_wstrb[3]_INST_0\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \io_axi4_0_wstrb[4]_INST_0\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \io_axi4_0_wstrb[5]_INST_0\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \io_axi4_0_wstrb[6]_INST_0\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \io_axi4_0_wstrb[7]_INST_0\ : label is "soft_lutpair631";
begin
  a_last <= \^a_last\;
  \ram_last_reg[0]_0\ <= \^ram_last_reg[0]_0\;
\beatsLeft[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1101"
    )
        port map (
      I0 => \^ram_last_reg[0]_0\,
      I1 => xbar_auto_in_a_bits_opcode(0),
      I2 => maybe_full_reg_1,
      I3 => doneAW,
      O => \beatsLeft_reg[0]\
    );
\cam_a_0_bits_source[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bypass_reg_rep(0),
      I1 => bypass_reg_rep_0(0),
      O => \cam_a_0_bits_source_reg[0]\
    );
\io_axi4_0_wdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(0),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(0),
      O => io_axi4_0_wdata(0)
    );
\io_axi4_0_wdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(10),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(10),
      O => io_axi4_0_wdata(10)
    );
\io_axi4_0_wdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(11),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(11),
      O => io_axi4_0_wdata(11)
    );
\io_axi4_0_wdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(12),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(12),
      O => io_axi4_0_wdata(12)
    );
\io_axi4_0_wdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(13),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(13),
      O => io_axi4_0_wdata(13)
    );
\io_axi4_0_wdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(14),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(14),
      O => io_axi4_0_wdata(14)
    );
\io_axi4_0_wdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(15),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(15),
      O => io_axi4_0_wdata(15)
    );
\io_axi4_0_wdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(16),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(16),
      O => io_axi4_0_wdata(16)
    );
\io_axi4_0_wdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(17),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(17),
      O => io_axi4_0_wdata(17)
    );
\io_axi4_0_wdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(18),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(18),
      O => io_axi4_0_wdata(18)
    );
\io_axi4_0_wdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(19),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(19),
      O => io_axi4_0_wdata(19)
    );
\io_axi4_0_wdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(1),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(1),
      O => io_axi4_0_wdata(1)
    );
\io_axi4_0_wdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(20),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(20),
      O => io_axi4_0_wdata(20)
    );
\io_axi4_0_wdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(21),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(21),
      O => io_axi4_0_wdata(21)
    );
\io_axi4_0_wdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(22),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(22),
      O => io_axi4_0_wdata(22)
    );
\io_axi4_0_wdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(23),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(23),
      O => io_axi4_0_wdata(23)
    );
\io_axi4_0_wdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(24),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(24),
      O => io_axi4_0_wdata(24)
    );
\io_axi4_0_wdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(25),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(25),
      O => io_axi4_0_wdata(25)
    );
\io_axi4_0_wdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(26),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(26),
      O => io_axi4_0_wdata(26)
    );
\io_axi4_0_wdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(27),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(27),
      O => io_axi4_0_wdata(27)
    );
\io_axi4_0_wdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(28),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(28),
      O => io_axi4_0_wdata(28)
    );
\io_axi4_0_wdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(29),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(29),
      O => io_axi4_0_wdata(29)
    );
\io_axi4_0_wdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(2),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(2),
      O => io_axi4_0_wdata(2)
    );
\io_axi4_0_wdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(30),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(30),
      O => io_axi4_0_wdata(30)
    );
\io_axi4_0_wdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(31),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(31),
      O => io_axi4_0_wdata(31)
    );
\io_axi4_0_wdata[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(32),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(32),
      O => io_axi4_0_wdata(32)
    );
\io_axi4_0_wdata[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(33),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(33),
      O => io_axi4_0_wdata(33)
    );
\io_axi4_0_wdata[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(34),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(34),
      O => io_axi4_0_wdata(34)
    );
\io_axi4_0_wdata[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(35),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(35),
      O => io_axi4_0_wdata(35)
    );
\io_axi4_0_wdata[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(36),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(36),
      O => io_axi4_0_wdata(36)
    );
\io_axi4_0_wdata[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(37),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(37),
      O => io_axi4_0_wdata(37)
    );
\io_axi4_0_wdata[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(38),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(38),
      O => io_axi4_0_wdata(38)
    );
\io_axi4_0_wdata[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(39),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(39),
      O => io_axi4_0_wdata(39)
    );
\io_axi4_0_wdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(3),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(3),
      O => io_axi4_0_wdata(3)
    );
\io_axi4_0_wdata[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(40),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(40),
      O => io_axi4_0_wdata(40)
    );
\io_axi4_0_wdata[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(41),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(41),
      O => io_axi4_0_wdata(41)
    );
\io_axi4_0_wdata[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(42),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(42),
      O => io_axi4_0_wdata(42)
    );
\io_axi4_0_wdata[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(43),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(43),
      O => io_axi4_0_wdata(43)
    );
\io_axi4_0_wdata[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(44),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(44),
      O => io_axi4_0_wdata(44)
    );
\io_axi4_0_wdata[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(45),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(45),
      O => io_axi4_0_wdata(45)
    );
\io_axi4_0_wdata[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(46),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(46),
      O => io_axi4_0_wdata(46)
    );
\io_axi4_0_wdata[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(47),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(47),
      O => io_axi4_0_wdata(47)
    );
\io_axi4_0_wdata[48]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(48),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(48),
      O => io_axi4_0_wdata(48)
    );
\io_axi4_0_wdata[49]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(49),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(49),
      O => io_axi4_0_wdata(49)
    );
\io_axi4_0_wdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(4),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(4),
      O => io_axi4_0_wdata(4)
    );
\io_axi4_0_wdata[50]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(50),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(50),
      O => io_axi4_0_wdata(50)
    );
\io_axi4_0_wdata[51]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(51),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(51),
      O => io_axi4_0_wdata(51)
    );
\io_axi4_0_wdata[52]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(52),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(52),
      O => io_axi4_0_wdata(52)
    );
\io_axi4_0_wdata[53]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(53),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(53),
      O => io_axi4_0_wdata(53)
    );
\io_axi4_0_wdata[54]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(54),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(54),
      O => io_axi4_0_wdata(54)
    );
\io_axi4_0_wdata[55]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(55),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(55),
      O => io_axi4_0_wdata(55)
    );
\io_axi4_0_wdata[56]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(56),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(56),
      O => io_axi4_0_wdata(56)
    );
\io_axi4_0_wdata[57]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(57),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(57),
      O => io_axi4_0_wdata(57)
    );
\io_axi4_0_wdata[58]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(58),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(58),
      O => io_axi4_0_wdata(58)
    );
\io_axi4_0_wdata[59]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(59),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(59),
      O => io_axi4_0_wdata(59)
    );
\io_axi4_0_wdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(5),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(5),
      O => io_axi4_0_wdata(5)
    );
\io_axi4_0_wdata[60]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(60),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(60),
      O => io_axi4_0_wdata(60)
    );
\io_axi4_0_wdata[61]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(61),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(61),
      O => io_axi4_0_wdata(61)
    );
\io_axi4_0_wdata[62]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(62),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(62),
      O => io_axi4_0_wdata(62)
    );
\io_axi4_0_wdata[63]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(63),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(63),
      O => io_axi4_0_wdata(63)
    );
\io_axi4_0_wdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(6),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(6),
      O => io_axi4_0_wdata(6)
    );
\io_axi4_0_wdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(7),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(7),
      O => io_axi4_0_wdata(7)
    );
\io_axi4_0_wdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(8),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(8),
      O => io_axi4_0_wdata(8)
    );
\io_axi4_0_wdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_data(9),
      I1 => \^ram_last_reg[0]_0\,
      I2 => D(9),
      O => io_axi4_0_wdata(9)
    );
io_axi4_0_wlast_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_last,
      I1 => \^ram_last_reg[0]_0\,
      I2 => \^a_last\,
      O => io_axi4_0_wlast
    );
io_axi4_0_wlast_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF10FF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => xbar_auto_in_a_bits_size(0),
      I4 => xbar_auto_in_a_bits_opcode(0),
      O => \^a_last\
    );
\io_axi4_0_wstrb[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_strb(0),
      I1 => \^ram_last_reg[0]_0\,
      I2 => \cam_a_0_bits_size_reg[1]\(0),
      O => io_axi4_0_wstrb(0)
    );
\io_axi4_0_wstrb[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_strb(1),
      I1 => \^ram_last_reg[0]_0\,
      I2 => \cam_a_0_bits_size_reg[1]\(1),
      O => io_axi4_0_wstrb(1)
    );
\io_axi4_0_wstrb[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_strb(2),
      I1 => \^ram_last_reg[0]_0\,
      I2 => \cam_a_0_bits_size_reg[1]\(2),
      O => io_axi4_0_wstrb(2)
    );
\io_axi4_0_wstrb[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_strb(3),
      I1 => \^ram_last_reg[0]_0\,
      I2 => \cam_a_0_bits_size_reg[1]\(3),
      O => io_axi4_0_wstrb(3)
    );
\io_axi4_0_wstrb[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_strb(4),
      I1 => \^ram_last_reg[0]_0\,
      I2 => \cam_a_0_bits_size_reg[1]\(4),
      O => io_axi4_0_wstrb(4)
    );
\io_axi4_0_wstrb[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_strb(5),
      I1 => \^ram_last_reg[0]_0\,
      I2 => \cam_a_0_bits_size_reg[1]\(5),
      O => io_axi4_0_wstrb(5)
    );
\io_axi4_0_wstrb[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_strb(6),
      I1 => \^ram_last_reg[0]_0\,
      I2 => \cam_a_0_bits_size_reg[1]\(6),
      O => io_axi4_0_wstrb(6)
    );
\io_axi4_0_wstrb[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_strb(7),
      I1 => \^ram_last_reg[0]_0\,
      I2 => \cam_a_0_bits_size_reg[1]\(7),
      O => io_axi4_0_wstrb(7)
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_0,
      Q => \^ram_last_reg[0]_0\,
      R => resetn
    );
\ram_data[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^ram_last_reg[0]_0\,
      I1 => io_axi4_0_wready,
      I2 => deq_io_enq_valid,
      O => maybe_full
    );
\ram_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(0),
      Q => ram_data(0),
      R => '0'
    );
\ram_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(10),
      Q => ram_data(10),
      R => '0'
    );
\ram_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(11),
      Q => ram_data(11),
      R => '0'
    );
\ram_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(12),
      Q => ram_data(12),
      R => '0'
    );
\ram_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(13),
      Q => ram_data(13),
      R => '0'
    );
\ram_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(14),
      Q => ram_data(14),
      R => '0'
    );
\ram_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(15),
      Q => ram_data(15),
      R => '0'
    );
\ram_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(16),
      Q => ram_data(16),
      R => '0'
    );
\ram_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(17),
      Q => ram_data(17),
      R => '0'
    );
\ram_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(18),
      Q => ram_data(18),
      R => '0'
    );
\ram_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(19),
      Q => ram_data(19),
      R => '0'
    );
\ram_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(1),
      Q => ram_data(1),
      R => '0'
    );
\ram_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(20),
      Q => ram_data(20),
      R => '0'
    );
\ram_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(21),
      Q => ram_data(21),
      R => '0'
    );
\ram_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(22),
      Q => ram_data(22),
      R => '0'
    );
\ram_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(23),
      Q => ram_data(23),
      R => '0'
    );
\ram_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(24),
      Q => ram_data(24),
      R => '0'
    );
\ram_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(25),
      Q => ram_data(25),
      R => '0'
    );
\ram_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(26),
      Q => ram_data(26),
      R => '0'
    );
\ram_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(27),
      Q => ram_data(27),
      R => '0'
    );
\ram_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(28),
      Q => ram_data(28),
      R => '0'
    );
\ram_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(29),
      Q => ram_data(29),
      R => '0'
    );
\ram_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(2),
      Q => ram_data(2),
      R => '0'
    );
\ram_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(30),
      Q => ram_data(30),
      R => '0'
    );
\ram_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(31),
      Q => ram_data(31),
      R => '0'
    );
\ram_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(32),
      Q => ram_data(32),
      R => '0'
    );
\ram_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(33),
      Q => ram_data(33),
      R => '0'
    );
\ram_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(34),
      Q => ram_data(34),
      R => '0'
    );
\ram_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(35),
      Q => ram_data(35),
      R => '0'
    );
\ram_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(36),
      Q => ram_data(36),
      R => '0'
    );
\ram_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(37),
      Q => ram_data(37),
      R => '0'
    );
\ram_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(38),
      Q => ram_data(38),
      R => '0'
    );
\ram_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(39),
      Q => ram_data(39),
      R => '0'
    );
\ram_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(3),
      Q => ram_data(3),
      R => '0'
    );
\ram_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(40),
      Q => ram_data(40),
      R => '0'
    );
\ram_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(41),
      Q => ram_data(41),
      R => '0'
    );
\ram_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(42),
      Q => ram_data(42),
      R => '0'
    );
\ram_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(43),
      Q => ram_data(43),
      R => '0'
    );
\ram_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(44),
      Q => ram_data(44),
      R => '0'
    );
\ram_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(45),
      Q => ram_data(45),
      R => '0'
    );
\ram_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(46),
      Q => ram_data(46),
      R => '0'
    );
\ram_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(47),
      Q => ram_data(47),
      R => '0'
    );
\ram_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(48),
      Q => ram_data(48),
      R => '0'
    );
\ram_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(49),
      Q => ram_data(49),
      R => '0'
    );
\ram_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(4),
      Q => ram_data(4),
      R => '0'
    );
\ram_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(50),
      Q => ram_data(50),
      R => '0'
    );
\ram_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(51),
      Q => ram_data(51),
      R => '0'
    );
\ram_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(52),
      Q => ram_data(52),
      R => '0'
    );
\ram_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(53),
      Q => ram_data(53),
      R => '0'
    );
\ram_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(54),
      Q => ram_data(54),
      R => '0'
    );
\ram_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(55),
      Q => ram_data(55),
      R => '0'
    );
\ram_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(56),
      Q => ram_data(56),
      R => '0'
    );
\ram_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(57),
      Q => ram_data(57),
      R => '0'
    );
\ram_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(58),
      Q => ram_data(58),
      R => '0'
    );
\ram_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(59),
      Q => ram_data(59),
      R => '0'
    );
\ram_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(5),
      Q => ram_data(5),
      R => '0'
    );
\ram_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(60),
      Q => ram_data(60),
      R => '0'
    );
\ram_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(61),
      Q => ram_data(61),
      R => '0'
    );
\ram_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(62),
      Q => ram_data(62),
      R => '0'
    );
\ram_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(63),
      Q => ram_data(63),
      R => '0'
    );
\ram_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(6),
      Q => ram_data(6),
      R => '0'
    );
\ram_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(7),
      Q => ram_data(7),
      R => '0'
    );
\ram_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(8),
      Q => ram_data(8),
      R => '0'
    );
\ram_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(9),
      Q => ram_data(9),
      R => '0'
    );
\ram_last_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \^a_last\,
      Q => ram_last,
      R => '0'
    );
\ram_strb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_size_reg[1]\(0),
      Q => ram_strb(0),
      R => '0'
    );
\ram_strb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_size_reg[1]\(1),
      Q => ram_strb(1),
      R => '0'
    );
\ram_strb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_size_reg[1]\(2),
      Q => ram_strb(2),
      R => '0'
    );
\ram_strb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_size_reg[1]\(3),
      Q => ram_strb(3),
      R => '0'
    );
\ram_strb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_size_reg[1]\(4),
      Q => ram_strb(4),
      R => '0'
    );
\ram_strb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_size_reg[1]\(5),
      Q => ram_strb(5),
      R => '0'
    );
\ram_strb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_size_reg[1]\(6),
      Q => ram_strb(6),
      R => '0'
    );
\ram_strb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_size_reg[1]\(7),
      Q => ram_strb(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_Queue_17 is
  port (
    ram_wen : out STD_LOGIC;
    \ram_tl_state_source_reg[1]\ : out STD_LOGIC;
    count_9_reg : out STD_LOGIC;
    \enq_ptr_value_reg[4]\ : out STD_LOGIC;
    \enq_ptr_value_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_value_reg[0]\ : out STD_LOGIC;
    maybe_full_reg_0 : out STD_LOGIC;
    \enq_ptr_value_reg[0]_0\ : out STD_LOGIC;
    maybe_full_reg_1 : out STD_LOGIC;
    count_9_reg_0 : out STD_LOGIC;
    do_enq : out STD_LOGIC;
    maybe_full_reg_2 : out STD_LOGIC;
    maybe_full_reg_3 : out STD_LOGIC;
    maybe_full_reg_4 : out STD_LOGIC;
    maybe_full_reg_5 : out STD_LOGIC;
    maybe_full_reg_6 : out STD_LOGIC;
    maybe_full_reg_7 : out STD_LOGIC;
    maybe_full_reg_8 : out STD_LOGIC;
    \io_axi4_0_awid[3]\ : out STD_LOGIC;
    \io_axi4_0_awid[2]\ : out STD_LOGIC;
    maybe_full_reg_9 : out STD_LOGIC;
    maybe_full_reg_10 : out STD_LOGIC;
    maybe_full_reg_11 : out STD_LOGIC;
    maybe_full_reg_12 : out STD_LOGIC;
    maybe_full_reg_13 : out STD_LOGIC;
    maybe_full_reg_14 : out STD_LOGIC;
    maybe_full_reg_15 : out STD_LOGIC;
    maybe_full_reg_16 : out STD_LOGIC;
    maybe_full_reg_17 : out STD_LOGIC;
    queue_arw_deq_io_deq_bits_wen : out STD_LOGIC;
    io_axi4_0_araddr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_arlen : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_reg[2]\ : out STD_LOGIC;
    \counter_reg[2]_0\ : out STD_LOGIC;
    io_enq_bits_tl_state_source : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \io_axi4_0_awid[1]\ : out STD_LOGIC;
    \counter_reg[2]_1\ : out STD_LOGIC;
    \counter_reg[2]_2\ : out STD_LOGIC;
    a_first : out STD_LOGIC;
    \counter_reg[2]_3\ : out STD_LOGIC;
    \counter_reg[2]_4\ : out STD_LOGIC;
    \counter_reg[2]_5\ : out STD_LOGIC;
    \counter_reg[2]_6\ : out STD_LOGIC;
    io_axi4_0_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    count_9_reg_1 : out STD_LOGIC;
    count_9_reg_2 : out STD_LOGIC;
    \ram_extra_id_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_18 : out STD_LOGIC;
    maybe_full_reg_19 : out STD_LOGIC;
    \ram_extra_id_reg[0]_17\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \io_axi4_0_awaddr[29]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \io_axi4_0_awlen[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_tl_state_source_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    a_isPut : in STD_LOGIC;
    clk : in STD_LOGIC;
    xbar_auto_in_a_bits_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    resetn : in STD_LOGIC;
    maybe_full_reg_20 : in STD_LOGIC;
    \enq_ptr_value_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    QueueCompatibility_5_io_enq_ready : in STD_LOGIC;
    QueueCompatibility_21_io_enq_ready : in STD_LOGIC;
    \enq_ptr_value_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_id_reg[0]_0\ : in STD_LOGIC;
    maybe_full_reg_21 : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \b_delay_reg[0]\ : in STD_LOGIC;
    \ram_id_reg[0]_1\ : in STD_LOGIC;
    maybe_full_reg_22 : in STD_LOGIC;
    \b_delay_reg[0]_0\ : in STD_LOGIC;
    maybe_full_reg_23 : in STD_LOGIC;
    \b_delay_reg[0]_1\ : in STD_LOGIC;
    maybe_full_reg_24 : in STD_LOGIC;
    maybe_full_reg_25 : in STD_LOGIC;
    maybe_full_reg_26 : in STD_LOGIC;
    maybe_full_0 : in STD_LOGIC;
    io_axi4_0_arready : in STD_LOGIC;
    axi4index_1_auto_in_arvalid : in STD_LOGIC;
    maybe_full_reg_27 : in STD_LOGIC;
    maybe_full_reg_28 : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \b_delay_reg[0]_2\ : in STD_LOGIC;
    maybe_full_reg_29 : in STD_LOGIC;
    \b_delay_reg[0]_3\ : in STD_LOGIC;
    maybe_full_reg_30 : in STD_LOGIC;
    \b_delay_reg[0]_4\ : in STD_LOGIC;
    \ram_id_reg[0]_2\ : in STD_LOGIC;
    maybe_full_reg_31 : in STD_LOGIC;
    \b_delay_reg[0]_5\ : in STD_LOGIC;
    maybe_full_reg_32 : in STD_LOGIC;
    maybe_full_reg_33 : in STD_LOGIC;
    maybe_full_reg_34 : in STD_LOGIC;
    maybe_full_reg_35 : in STD_LOGIC;
    maybe_full_reg_36 : in STD_LOGIC;
    io_axi4_0_awready : in STD_LOGIC;
    axi4index_1_auto_in_awvalid : in STD_LOGIC;
    maybe_full_reg_37 : in STD_LOGIC;
    xbar_auto_in_a_bits_opcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    queue_arw_deq_io_deq_ready : in STD_LOGIC;
    out_arw_valid : in STD_LOGIC;
    \cam_a_0_bits_address_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \cam_a_0_bits_source_reg[5]\ : in STD_LOGIC;
    write_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \count_3_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    write_2 : in STD_LOGIC;
    \cam_a_0_bits_source_reg[4]\ : in STD_LOGIC;
    write_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    xbar_auto_in_a_bits_source : in STD_LOGIC_VECTOR ( 6 downto 0 );
    count_21 : in STD_LOGIC;
    count_23 : in STD_LOGIC;
    count_20 : in STD_LOGIC;
    count_22 : in STD_LOGIC;
    count_13 : in STD_LOGIC;
    count_15 : in STD_LOGIC;
    count_12 : in STD_LOGIC;
    count_14 : in STD_LOGIC;
    count_17 : in STD_LOGIC;
    count_19 : in STD_LOGIC;
    count_16 : in STD_LOGIC;
    count_18 : in STD_LOGIC;
    count_9 : in STD_LOGIC;
    count_11 : in STD_LOGIC;
    count_8 : in STD_LOGIC;
    count_10 : in STD_LOGIC;
    \count_1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[2]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_4_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_6_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_5_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_7_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    maybe_full_reg_38 : in STD_LOGIC;
    maybe_full_reg_39 : in STD_LOGIC;
    \ram_id_reg[0]_3\ : in STD_LOGIC;
    io_axi4_0_rlast : in STD_LOGIC;
    \b_delay_reg[0]_6\ : in STD_LOGIC;
    \cam_a_0_bits_size_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cam_a_0_bits_size_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_Queue_17 : entity is "FPGA_Queue_17";
end meisha_chiplink_master_0_1_FPGA_Queue_17;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_Queue_17 is
  signal \^do_enq\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[0]\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[4]\ : STD_LOGIC;
  signal \^io_axi4_0_awid[1]\ : STD_LOGIC;
  signal \^io_axi4_0_awid[2]\ : STD_LOGIC;
  signal \^io_axi4_0_awid[3]\ : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_22_n_0 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_24_n_0 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_25_n_0 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_26_n_0 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_27_n_0 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_28_n_0 : STD_LOGIC;
  signal maybe_full : STD_LOGIC;
  signal \^maybe_full_reg_0\ : STD_LOGIC;
  signal \^maybe_full_reg_1\ : STD_LOGIC;
  signal ram_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \ram_echo_tl_state_size_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_echo_tl_state_size_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_echo_tl_state_source_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_echo_tl_state_source_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_echo_tl_state_source_reg_n_0_[3]\ : STD_LOGIC;
  signal \ram_echo_tl_state_source_reg_n_0_[6]\ : STD_LOGIC;
  signal \^ram_extra_id_reg[0]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_extra_id_reg[0]_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ram_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_id_reg_n_0_[3]\ : STD_LOGIC;
  signal ram_len : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ram_size_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_size_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_tl_state_size[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_tl_state_size[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_tl_state_size[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_tl_state_size[2]_i_2_n_0\ : STD_LOGIC;
  signal \^ram_tl_state_source_reg[1]\ : STD_LOGIC;
  signal \^ram_wen\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \io_axi4_0_araddr[2]_INST_0\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \io_axi4_0_araddr[30]_INST_0\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \io_axi4_0_araddr[31]_INST_0\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \io_axi4_0_arid[1]_INST_0\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \io_axi4_0_arid[2]_INST_0\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \io_axi4_0_arlen[2]_INST_0\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \io_axi4_0_arsize[1]_INST_0\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \ram_id[4]_i_4\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_1\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_1__0\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_1__1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_1__10\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_1__11\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_1__12\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_1__13\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_1__15\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_1__2\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_1__3\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_1__4\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_1__5\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_1__6\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_1__7\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_1__8\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_1__9\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_2__0\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \ram_tl_state_size[2]_i_2__1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \ram_tl_state_size_reg_0_31_0_3_i_2__11\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \ram_tl_state_size_reg_0_31_0_3_i_2__12\ : label is "soft_lutpair635";
begin
  do_enq <= \^do_enq\;
  \enq_ptr_value_reg[0]\ <= \^enq_ptr_value_reg[0]\;
  \enq_ptr_value_reg[4]\ <= \^enq_ptr_value_reg[4]\;
  \io_axi4_0_awid[1]\ <= \^io_axi4_0_awid[1]\;
  \io_axi4_0_awid[2]\ <= \^io_axi4_0_awid[2]\;
  \io_axi4_0_awid[3]\ <= \^io_axi4_0_awid[3]\;
  maybe_full_reg_0 <= \^maybe_full_reg_0\;
  maybe_full_reg_1 <= \^maybe_full_reg_1\;
  \ram_extra_id_reg[0]_2\(0) <= \^ram_extra_id_reg[0]_2\(0);
  \ram_extra_id_reg[0]_6\(0) <= \^ram_extra_id_reg[0]_6\(0);
  \ram_tl_state_source_reg[1]\ <= \^ram_tl_state_source_reg[1]\;
  ram_wen <= \^ram_wen\;
\io_axi4_0_araddr[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_addr(2),
      I1 => \^ram_tl_state_source_reg[1]\,
      I2 => \cam_a_0_bits_address_reg[31]\(2),
      O => io_axi4_0_araddr(0)
    );
\io_axi4_0_araddr[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_addr(30),
      I1 => \^ram_tl_state_source_reg[1]\,
      I2 => \cam_a_0_bits_address_reg[31]\(30),
      O => io_axi4_0_araddr(1)
    );
\io_axi4_0_araddr[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_addr(31),
      I1 => \^ram_tl_state_source_reg[1]\,
      I2 => \cam_a_0_bits_address_reg[31]\(31),
      O => io_axi4_0_araddr(2)
    );
\io_axi4_0_arid[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_id_reg_n_0_[1]\,
      I1 => \^ram_tl_state_source_reg[1]\,
      I2 => D(1),
      O => \^io_axi4_0_awid[1]\
    );
\io_axi4_0_arid[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_id_reg_n_0_[2]\,
      I1 => \^ram_tl_state_source_reg[1]\,
      I2 => D(2),
      O => \^io_axi4_0_awid[2]\
    );
\io_axi4_0_arid[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_id_reg_n_0_[3]\,
      I1 => \^ram_tl_state_source_reg[1]\,
      I2 => D(3),
      O => \^io_axi4_0_awid[3]\
    );
\io_axi4_0_arlen[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_len(0),
      I1 => \^ram_tl_state_source_reg[1]\,
      I2 => xbar_auto_in_a_bits_size(2),
      O => io_axi4_0_arlen(0)
    );
\io_axi4_0_arlen[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ram_len(2),
      I1 => \^ram_tl_state_source_reg[1]\,
      I2 => xbar_auto_in_a_bits_size(1),
      I3 => xbar_auto_in_a_bits_size(2),
      O => io_axi4_0_arlen(1)
    );
\io_axi4_0_arsize[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \ram_size_reg_n_0_[0]\,
      I1 => \^ram_tl_state_source_reg[1]\,
      I2 => xbar_auto_in_a_bits_size(2),
      I3 => xbar_auto_in_a_bits_size(0),
      O => io_axi4_0_arsize(0)
    );
\io_axi4_0_arsize[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \ram_size_reg_n_0_[1]\,
      I1 => \^ram_tl_state_source_reg[1]\,
      I2 => xbar_auto_in_a_bits_size(2),
      I3 => xbar_auto_in_a_bits_size(1),
      O => io_axi4_0_arsize(1)
    );
io_axi4_0_wvalid_INST_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82AA8200"
    )
        port map (
      I0 => \cam_a_0_bits_source_reg[5]\,
      I1 => xbar_auto_in_a_bits_opcode(0),
      I2 => write_1,
      I3 => io_axi4_0_wvalid_INST_0_i_28_n_0,
      I4 => Q(4),
      O => \counter_reg[2]\
    );
io_axi4_0_wvalid_INST_0_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \counter_reg[2]_7\(0),
      I1 => \counter_reg[2]_7\(1),
      I2 => \counter_reg[2]_7\(2),
      O => a_first
    );
io_axi4_0_wvalid_INST_0_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_3_reg[4]\(0),
      I1 => \count_3_reg[4]\(1),
      I2 => \count_3_reg[4]\(3),
      I3 => \count_3_reg[4]\(2),
      O => io_axi4_0_wvalid_INST_0_i_22_n_0
    );
io_axi4_0_wvalid_INST_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => count_13,
      I1 => count_15,
      I2 => xbar_auto_in_a_bits_source(0),
      I3 => xbar_auto_in_a_bits_source(1),
      I4 => count_12,
      I5 => count_14,
      O => io_axi4_0_wvalid_INST_0_i_24_n_0
    );
io_axi4_0_wvalid_INST_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => count_21,
      I1 => count_23,
      I2 => xbar_auto_in_a_bits_source(0),
      I3 => xbar_auto_in_a_bits_source(1),
      I4 => count_20,
      I5 => count_22,
      O => io_axi4_0_wvalid_INST_0_i_25_n_0
    );
io_axi4_0_wvalid_INST_0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => count_9,
      I1 => count_11,
      I2 => xbar_auto_in_a_bits_source(0),
      I3 => xbar_auto_in_a_bits_source(1),
      I4 => count_8,
      I5 => count_10,
      O => io_axi4_0_wvalid_INST_0_i_26_n_0
    );
io_axi4_0_wvalid_INST_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => count_17,
      I1 => count_19,
      I2 => xbar_auto_in_a_bits_source(0),
      I3 => xbar_auto_in_a_bits_source(1),
      I4 => count_16,
      I5 => count_18,
      O => io_axi4_0_wvalid_INST_0_i_27_n_0
    );
io_axi4_0_wvalid_INST_0_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      O => io_axi4_0_wvalid_INST_0_i_28_n_0
    );
io_axi4_0_wvalid_INST_0_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_5_reg[3]\(0),
      I1 => \count_5_reg[3]\(1),
      I2 => \count_5_reg[3]\(3),
      I3 => \count_5_reg[3]\(2),
      O => \counter_reg[2]_5\
    );
io_axi4_0_wvalid_INST_0_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_7_reg[3]\(0),
      I1 => \count_7_reg[3]\(1),
      I2 => \count_7_reg[3]\(3),
      I3 => \count_7_reg[3]\(2),
      O => \counter_reg[2]_6\
    );
io_axi4_0_wvalid_INST_0_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_4_reg[3]\(0),
      I1 => \count_4_reg[3]\(1),
      I2 => \count_4_reg[3]\(3),
      I3 => \count_4_reg[3]\(2),
      O => \counter_reg[2]_3\
    );
io_axi4_0_wvalid_INST_0_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_6_reg[3]\(0),
      I1 => \count_6_reg[3]\(1),
      I2 => \count_6_reg[3]\(3),
      I3 => \count_6_reg[3]\(2),
      O => \counter_reg[2]_4\
    );
io_axi4_0_wvalid_INST_0_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_1_reg[3]\(0),
      I1 => \count_1_reg[3]\(1),
      I2 => \count_1_reg[3]\(3),
      I3 => \count_1_reg[3]\(2),
      O => \counter_reg[2]_2\
    );
io_axi4_0_wvalid_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE22E0000"
    )
        port map (
      I0 => \count_3_reg[4]\(4),
      I1 => io_axi4_0_wvalid_INST_0_i_22_n_0,
      I2 => write_2,
      I3 => xbar_auto_in_a_bits_opcode(0),
      I4 => \cam_a_0_bits_source_reg[4]\,
      I5 => write_reg,
      O => \counter_reg[2]_0\
    );
io_axi4_0_wvalid_INST_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => io_axi4_0_wvalid_INST_0_i_24_n_0,
      I1 => io_axi4_0_wvalid_INST_0_i_25_n_0,
      I2 => xbar_auto_in_a_bits_source(3),
      I3 => xbar_auto_in_a_bits_source(2),
      I4 => io_axi4_0_wvalid_INST_0_i_26_n_0,
      I5 => io_axi4_0_wvalid_INST_0_i_27_n_0,
      O => \counter_reg[2]_1\
    );
\maybe_full_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFBAAFFAA"
    )
        port map (
      I0 => \^ram_extra_id_reg[0]_6\(0),
      I1 => io_axi4_0_rid(1),
      I2 => io_axi4_0_rid(0),
      I3 => maybe_full_reg_39,
      I4 => io_axi4_0_rlast,
      I5 => \b_delay_reg[0]_6\,
      O => maybe_full_reg_19
    );
\maybe_full_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02F2F2F2F2F2F2F2"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__0_n_0\,
      I1 => \ram_id_reg[0]_0\,
      I2 => maybe_full_reg_21,
      I3 => io_axi4_0_rid(0),
      I4 => io_axi4_0_rid(1),
      I5 => \b_delay_reg[0]\,
      O => maybe_full_reg_2
    );
\maybe_full_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02F2F2F2F2F2F2F2"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__0_n_0\,
      I1 => \ram_id_reg[0]_1\,
      I2 => maybe_full_reg_22,
      I3 => io_axi4_0_rid(0),
      I4 => io_axi4_0_rid(1),
      I5 => \b_delay_reg[0]_0\,
      O => maybe_full_reg_3
    );
\maybe_full_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02F2F2F2F2F2F2F2"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__0_n_0\,
      I1 => \^enq_ptr_value_reg[0]\,
      I2 => maybe_full_reg_23,
      I3 => io_axi4_0_rid(0),
      I4 => io_axi4_0_rid(1),
      I5 => \b_delay_reg[0]_1\,
      O => maybe_full_reg_4
    );
\maybe_full_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F202F2F2F2F2F2"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2_n_0\,
      I1 => \ram_id_reg[0]_0\,
      I2 => maybe_full_reg_24,
      I3 => io_axi4_0_rid(1),
      I4 => io_axi4_0_rid(0),
      I5 => \b_delay_reg[0]\,
      O => maybe_full_reg_5
    );
\maybe_full_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F202F2F2F2F2F2"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2_n_0\,
      I1 => \ram_id_reg[0]_1\,
      I2 => maybe_full_reg_25,
      I3 => io_axi4_0_rid(1),
      I4 => io_axi4_0_rid(0),
      I5 => \b_delay_reg[0]_0\,
      O => maybe_full_reg_6
    );
\maybe_full_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F202F2F2F2F2F2"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2_n_0\,
      I1 => \^enq_ptr_value_reg[0]\,
      I2 => maybe_full_reg_26,
      I3 => io_axi4_0_rid(1),
      I4 => io_axi4_0_rid(0),
      I5 => \b_delay_reg[0]_1\,
      O => maybe_full_reg_7
    );
\maybe_full_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F202F2F2F2F2F2"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => \ram_id_reg[0]_0\,
      I2 => maybe_full_0,
      I3 => io_axi4_0_rid(0),
      I4 => io_axi4_0_rid(1),
      I5 => \b_delay_reg[0]\,
      O => maybe_full_reg_8
    );
\maybe_full_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02F2F2F2F2F2F2F2"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__2_n_0\,
      I1 => \ram_id_reg[0]_0\,
      I2 => maybe_full_reg_28,
      I3 => io_axi4_0_bid(0),
      I4 => io_axi4_0_bid(1),
      I5 => \b_delay_reg[0]_2\,
      O => maybe_full_reg_9
    );
\maybe_full_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02F2F2F2F2F2F2F2"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__2_n_0\,
      I1 => \ram_id_reg[0]_1\,
      I2 => maybe_full_reg_29,
      I3 => io_axi4_0_bid(0),
      I4 => io_axi4_0_bid(1),
      I5 => \b_delay_reg[0]_3\,
      O => maybe_full_reg_10
    );
\maybe_full_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02F2F2F2F2F2F2F2"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__2_n_0\,
      I1 => \^enq_ptr_value_reg[0]\,
      I2 => maybe_full_reg_30,
      I3 => io_axi4_0_bid(0),
      I4 => io_axi4_0_bid(1),
      I5 => \b_delay_reg[0]_4\,
      O => maybe_full_reg_11
    );
\maybe_full_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F8F8F8F8F8F8F8"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__2_n_0\,
      I1 => \ram_id_reg[0]_2\,
      I2 => maybe_full_reg_31,
      I3 => io_axi4_0_bid(0),
      I4 => io_axi4_0_bid(1),
      I5 => \b_delay_reg[0]_5\,
      O => maybe_full_reg_12
    );
\maybe_full_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F202F2F2F2F2F2"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__1_n_0\,
      I1 => \ram_id_reg[0]_0\,
      I2 => maybe_full_reg_32,
      I3 => io_axi4_0_bid(1),
      I4 => io_axi4_0_bid(0),
      I5 => \b_delay_reg[0]_2\,
      O => maybe_full_reg_13
    );
\maybe_full_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F202F2F2F2F2F2"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__1_n_0\,
      I1 => \ram_id_reg[0]_1\,
      I2 => maybe_full_reg_33,
      I3 => io_axi4_0_bid(1),
      I4 => io_axi4_0_bid(0),
      I5 => \b_delay_reg[0]_3\,
      O => maybe_full_reg_14
    );
\maybe_full_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F202F2F2F2F2F2"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__1_n_0\,
      I1 => \^enq_ptr_value_reg[0]\,
      I2 => maybe_full_reg_34,
      I3 => io_axi4_0_bid(1),
      I4 => io_axi4_0_bid(0),
      I5 => \b_delay_reg[0]_4\,
      O => maybe_full_reg_15
    );
\maybe_full_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F808F8F8F8F8F8"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__1_n_0\,
      I1 => \ram_id_reg[0]_2\,
      I2 => maybe_full_reg_35,
      I3 => io_axi4_0_bid(1),
      I4 => io_axi4_0_bid(0),
      I5 => \b_delay_reg[0]_5\,
      O => maybe_full_reg_16
    );
\maybe_full_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F202F2F2F2F2F2"
    )
        port map (
      I0 => \^maybe_full_reg_1\,
      I1 => \ram_id_reg[0]_0\,
      I2 => maybe_full_reg_36,
      I3 => io_axi4_0_bid(0),
      I4 => io_axi4_0_bid(1),
      I5 => \b_delay_reg[0]_2\,
      O => maybe_full_reg_17
    );
\maybe_full_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAABFAAFFAA"
    )
        port map (
      I0 => \^ram_extra_id_reg[0]_2\(0),
      I1 => io_axi4_0_rid(0),
      I2 => io_axi4_0_rid(1),
      I3 => maybe_full_reg_38,
      I4 => io_axi4_0_rlast,
      I5 => \b_delay_reg[0]_6\,
      O => maybe_full_reg_18
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_reg_20,
      Q => \^ram_tl_state_source_reg[1]\,
      R => resetn
    );
\ram_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(0),
      Q => \io_axi4_0_awaddr[29]\(0),
      R => '0'
    );
\ram_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(10),
      Q => \io_axi4_0_awaddr[29]\(9),
      R => '0'
    );
\ram_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(11),
      Q => \io_axi4_0_awaddr[29]\(10),
      R => '0'
    );
\ram_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(12),
      Q => \io_axi4_0_awaddr[29]\(11),
      R => '0'
    );
\ram_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(13),
      Q => \io_axi4_0_awaddr[29]\(12),
      R => '0'
    );
\ram_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(14),
      Q => \io_axi4_0_awaddr[29]\(13),
      R => '0'
    );
\ram_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(15),
      Q => \io_axi4_0_awaddr[29]\(14),
      R => '0'
    );
\ram_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(16),
      Q => \io_axi4_0_awaddr[29]\(15),
      R => '0'
    );
\ram_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(17),
      Q => \io_axi4_0_awaddr[29]\(16),
      R => '0'
    );
\ram_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(18),
      Q => \io_axi4_0_awaddr[29]\(17),
      R => '0'
    );
\ram_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(19),
      Q => \io_axi4_0_awaddr[29]\(18),
      R => '0'
    );
\ram_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(1),
      Q => \io_axi4_0_awaddr[29]\(1),
      R => '0'
    );
\ram_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(20),
      Q => \io_axi4_0_awaddr[29]\(19),
      R => '0'
    );
\ram_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(21),
      Q => \io_axi4_0_awaddr[29]\(20),
      R => '0'
    );
\ram_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(22),
      Q => \io_axi4_0_awaddr[29]\(21),
      R => '0'
    );
\ram_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(23),
      Q => \io_axi4_0_awaddr[29]\(22),
      R => '0'
    );
\ram_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(24),
      Q => \io_axi4_0_awaddr[29]\(23),
      R => '0'
    );
\ram_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(25),
      Q => \io_axi4_0_awaddr[29]\(24),
      R => '0'
    );
\ram_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(26),
      Q => \io_axi4_0_awaddr[29]\(25),
      R => '0'
    );
\ram_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(27),
      Q => \io_axi4_0_awaddr[29]\(26),
      R => '0'
    );
\ram_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(28),
      Q => \io_axi4_0_awaddr[29]\(27),
      R => '0'
    );
\ram_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(29),
      Q => \io_axi4_0_awaddr[29]\(28),
      R => '0'
    );
\ram_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(2),
      Q => ram_addr(2),
      R => '0'
    );
\ram_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(30),
      Q => ram_addr(30),
      R => '0'
    );
\ram_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(31),
      Q => ram_addr(31),
      R => '0'
    );
\ram_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(3),
      Q => \io_axi4_0_awaddr[29]\(2),
      R => '0'
    );
\ram_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(4),
      Q => \io_axi4_0_awaddr[29]\(3),
      R => '0'
    );
\ram_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(5),
      Q => \io_axi4_0_awaddr[29]\(4),
      R => '0'
    );
\ram_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(6),
      Q => \io_axi4_0_awaddr[29]\(5),
      R => '0'
    );
\ram_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(7),
      Q => \io_axi4_0_awaddr[29]\(6),
      R => '0'
    );
\ram_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(8),
      Q => \io_axi4_0_awaddr[29]\(7),
      R => '0'
    );
\ram_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_address_reg[31]\(9),
      Q => \io_axi4_0_awaddr[29]\(8),
      R => '0'
    );
\ram_echo_tl_state_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => xbar_auto_in_a_bits_size(0),
      Q => \ram_echo_tl_state_size_reg_n_0_[0]\,
      R => '0'
    );
\ram_echo_tl_state_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => xbar_auto_in_a_bits_size(1),
      Q => \ram_echo_tl_state_size_reg_n_0_[1]\,
      R => '0'
    );
\ram_echo_tl_state_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => xbar_auto_in_a_bits_source(0),
      Q => \ram_tl_state_source_reg[5]\(0),
      R => '0'
    );
\ram_echo_tl_state_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => xbar_auto_in_a_bits_source(1),
      Q => \ram_echo_tl_state_source_reg_n_0_[1]\,
      R => '0'
    );
\ram_echo_tl_state_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => xbar_auto_in_a_bits_source(2),
      Q => \ram_echo_tl_state_source_reg_n_0_[2]\,
      R => '0'
    );
\ram_echo_tl_state_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => xbar_auto_in_a_bits_source(3),
      Q => \ram_echo_tl_state_source_reg_n_0_[3]\,
      R => '0'
    );
\ram_echo_tl_state_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => xbar_auto_in_a_bits_source(4),
      Q => \ram_tl_state_source_reg[5]\(1),
      R => '0'
    );
\ram_echo_tl_state_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => xbar_auto_in_a_bits_source(5),
      Q => \ram_tl_state_source_reg[5]\(2),
      R => '0'
    );
\ram_echo_tl_state_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => xbar_auto_in_a_bits_source(6),
      Q => \ram_echo_tl_state_source_reg_n_0_[6]\,
      R => '0'
    );
\ram_extra_id_reg_0_15_0_0__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^enq_ptr_value_reg[4]\,
      I1 => \enq_ptr_value_reg[4]_1\(0),
      O => count_9_reg_1
    );
\ram_extra_id_reg_0_15_0_0__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^do_enq\,
      I1 => \enq_ptr_value_reg[4]_2\(0),
      O => count_9_reg_2
    );
ram_extra_id_reg_0_15_0_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^enq_ptr_value_reg[4]\,
      I1 => \enq_ptr_value_reg[4]_1\(0),
      O => count_9_reg
    );
\ram_extra_id_reg_0_15_0_0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^do_enq\,
      I1 => \enq_ptr_value_reg[4]_2\(0),
      O => count_9_reg_0
    );
\ram_id[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^ram_tl_state_source_reg[1]\,
      I1 => queue_arw_deq_io_deq_ready,
      I2 => out_arw_valid,
      O => maybe_full
    );
\ram_id[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => xbar_auto_in_a_bits_opcode(0),
      I1 => \^ram_wen\,
      I2 => \^ram_tl_state_source_reg[1]\,
      O => queue_arw_deq_io_deq_bits_wen
    );
\ram_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(0),
      Q => \ram_extra_id_reg[0]_17\(0),
      R => '0'
    );
\ram_id_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(1),
      Q => \ram_id_reg_n_0_[1]\,
      R => '0'
    );
\ram_id_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(2),
      Q => \ram_id_reg_n_0_[2]\,
      R => '0'
    );
\ram_id_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(3),
      Q => \ram_id_reg_n_0_[3]\,
      R => '0'
    );
\ram_id_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => D(4),
      Q => \ram_extra_id_reg[0]_17\(1),
      R => '0'
    );
\ram_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => xbar_auto_in_a_bits_size(2),
      Q => ram_len(0),
      R => '0'
    );
\ram_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_size_reg[0]\(0),
      Q => \io_axi4_0_awlen[3]\(0),
      R => '0'
    );
\ram_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_size_reg[0]\(1),
      Q => ram_len(2),
      R => '0'
    );
\ram_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_size_reg[0]\(2),
      Q => \io_axi4_0_awlen[3]\(1),
      R => '0'
    );
\ram_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_size_reg[2]\(0),
      Q => \ram_size_reg_n_0_[0]\,
      R => '0'
    );
\ram_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_a_0_bits_size_reg[2]\(1),
      Q => \ram_size_reg_n_0_[1]\,
      R => '0'
    );
\ram_tl_state_size[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__0_n_0\,
      I1 => \ram_id_reg[0]_0\,
      I2 => maybe_full_reg_21,
      O => \ram_extra_id_reg[0]\(0)
    );
\ram_tl_state_size[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__0_n_0\,
      I1 => \ram_id_reg[0]_1\,
      I2 => maybe_full_reg_22,
      O => \ram_extra_id_reg[0]_0\(0)
    );
\ram_tl_state_size[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__0_n_0\,
      I1 => \^enq_ptr_value_reg[0]\,
      I2 => maybe_full_reg_23,
      O => \ram_extra_id_reg[0]_1\(0)
    );
\ram_tl_state_size[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__2_n_0\,
      I1 => \^enq_ptr_value_reg[0]\,
      I2 => maybe_full_reg_30,
      O => \ram_extra_id_reg[0]_10\(0)
    );
\ram_tl_state_size[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__2_n_0\,
      I1 => \ram_id_reg[0]_2\,
      I2 => maybe_full_reg_31,
      O => \ram_extra_id_reg[0]_11\(0)
    );
\ram_tl_state_size[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__1_n_0\,
      I1 => \ram_id_reg[0]_0\,
      I2 => maybe_full_reg_32,
      O => \ram_extra_id_reg[0]_12\(0)
    );
\ram_tl_state_size[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__1_n_0\,
      I1 => \ram_id_reg[0]_1\,
      I2 => maybe_full_reg_33,
      O => \ram_extra_id_reg[0]_13\(0)
    );
\ram_tl_state_size[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__1_n_0\,
      I1 => \^enq_ptr_value_reg[0]\,
      I2 => maybe_full_reg_34,
      O => \ram_extra_id_reg[0]_14\(0)
    );
\ram_tl_state_size[2]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__1_n_0\,
      I1 => \ram_id_reg[0]_2\,
      I2 => maybe_full_reg_35,
      O => \ram_extra_id_reg[0]_15\(0)
    );
\ram_tl_state_size[2]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^maybe_full_reg_1\,
      I1 => \ram_id_reg[0]_0\,
      I2 => maybe_full_reg_36,
      O => \ram_extra_id_reg[0]_16\(0)
    );
\ram_tl_state_size[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__0_n_0\,
      I1 => \ram_id_reg[0]_2\,
      I2 => maybe_full_reg_38,
      O => \^ram_extra_id_reg[0]_2\(0)
    );
\ram_tl_state_size[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2_n_0\,
      I1 => \ram_id_reg[0]_0\,
      I2 => maybe_full_reg_24,
      O => \ram_extra_id_reg[0]_3\(0)
    );
\ram_tl_state_size[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2_n_0\,
      I1 => \ram_id_reg[0]_1\,
      I2 => maybe_full_reg_25,
      O => \ram_extra_id_reg[0]_4\(0)
    );
\ram_tl_state_size[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2_n_0\,
      I1 => \^enq_ptr_value_reg[0]\,
      I2 => maybe_full_reg_26,
      O => \ram_extra_id_reg[0]_5\(0)
    );
\ram_tl_state_size[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2_n_0\,
      I1 => \ram_id_reg[0]_2\,
      I2 => maybe_full_reg_39,
      O => \^ram_extra_id_reg[0]_6\(0)
    );
\ram_tl_state_size[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => \ram_id_reg[0]_0\,
      I2 => maybe_full_0,
      O => \ram_extra_id_reg[0]_7\(0)
    );
\ram_tl_state_size[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__2_n_0\,
      I1 => \ram_id_reg[0]_0\,
      I2 => maybe_full_reg_28,
      O => \ram_extra_id_reg[0]_8\(0)
    );
\ram_tl_state_size[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ram_tl_state_size[2]_i_2__2_n_0\,
      I1 => \ram_id_reg[0]_1\,
      I2 => maybe_full_reg_29,
      O => \ram_extra_id_reg[0]_9\(0)
    );
\ram_tl_state_size[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => io_axi4_0_arready,
      I1 => axi4index_1_auto_in_arvalid,
      I2 => \^io_axi4_0_awid[2]\,
      I3 => \^io_axi4_0_awid[3]\,
      O => \ram_tl_state_size[2]_i_2_n_0\
    );
\ram_tl_state_size[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => io_axi4_0_arready,
      I1 => axi4index_1_auto_in_arvalid,
      I2 => \^io_axi4_0_awid[3]\,
      I3 => \^io_axi4_0_awid[2]\,
      O => \ram_tl_state_size[2]_i_2__0_n_0\
    );
\ram_tl_state_size[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => io_axi4_0_awready,
      I1 => axi4index_1_auto_in_awvalid,
      I2 => \^io_axi4_0_awid[2]\,
      I3 => \^io_axi4_0_awid[3]\,
      O => \ram_tl_state_size[2]_i_2__1_n_0\
    );
\ram_tl_state_size[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => io_axi4_0_awready,
      I1 => axi4index_1_auto_in_awvalid,
      I2 => \^io_axi4_0_awid[3]\,
      I3 => \^io_axi4_0_awid[2]\,
      O => \ram_tl_state_size[2]_i_2__2_n_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => QueueCompatibility_5_io_enq_ready,
      I1 => \^enq_ptr_value_reg[0]\,
      I2 => \^maybe_full_reg_0\,
      O => \enq_ptr_value_reg[4]_0\(0)
    );
\ram_tl_state_size_reg_0_31_0_3_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => io_axi4_0_awready,
      I1 => axi4index_1_auto_in_awvalid,
      I2 => \^io_axi4_0_awid[3]\,
      I3 => \^io_axi4_0_awid[2]\,
      I4 => \^enq_ptr_value_reg[0]\,
      I5 => maybe_full_reg_37,
      O => \^do_enq\
    );
\ram_tl_state_size_reg_0_31_0_3_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => QueueCompatibility_21_io_enq_ready,
      I1 => \^enq_ptr_value_reg[0]\,
      I2 => \^maybe_full_reg_1\,
      O => \enq_ptr_value_reg[0]_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => io_axi4_0_arready,
      I1 => axi4index_1_auto_in_arvalid,
      I2 => \^io_axi4_0_awid[3]\,
      I3 => \^io_axi4_0_awid[2]\,
      I4 => \^enq_ptr_value_reg[0]\,
      I5 => maybe_full_reg_27,
      O => \^enq_ptr_value_reg[4]\
    );
ram_tl_state_size_reg_0_31_0_3_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^io_axi4_0_awid[1]\,
      I1 => \ram_id_reg[0]_3\,
      O => \^enq_ptr_value_reg[0]\
    );
\ram_tl_state_size_reg_0_31_0_3_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_echo_tl_state_size_reg_n_0_[1]\,
      I1 => \^ram_tl_state_source_reg[1]\,
      I2 => xbar_auto_in_a_bits_size(1),
      O => DIA(1)
    );
\ram_tl_state_size_reg_0_31_0_3_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => io_axi4_0_arready,
      I1 => axi4index_1_auto_in_arvalid,
      I2 => \^io_axi4_0_awid[3]\,
      I3 => \^io_axi4_0_awid[2]\,
      O => \^maybe_full_reg_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => io_axi4_0_awready,
      I1 => axi4index_1_auto_in_awvalid,
      I2 => \^io_axi4_0_awid[3]\,
      I3 => \^io_axi4_0_awid[2]\,
      O => \^maybe_full_reg_1\
    );
\ram_tl_state_size_reg_0_31_0_3_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_echo_tl_state_size_reg_n_0_[0]\,
      I1 => \^ram_tl_state_source_reg[1]\,
      I2 => xbar_auto_in_a_bits_size(0),
      O => DIA(0)
    );
ram_tl_state_source_reg_0_31_0_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_echo_tl_state_source_reg_n_0_[1]\,
      I1 => \^ram_tl_state_source_reg[1]\,
      I2 => xbar_auto_in_a_bits_source(1),
      O => io_enq_bits_tl_state_source(0)
    );
ram_tl_state_source_reg_0_31_0_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_echo_tl_state_source_reg_n_0_[3]\,
      I1 => \^ram_tl_state_source_reg[1]\,
      I2 => xbar_auto_in_a_bits_source(3),
      O => io_enq_bits_tl_state_source(2)
    );
ram_tl_state_source_reg_0_31_0_5_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_echo_tl_state_source_reg_n_0_[2]\,
      I1 => \^ram_tl_state_source_reg[1]\,
      I2 => xbar_auto_in_a_bits_source(2),
      O => io_enq_bits_tl_state_source(1)
    );
ram_tl_state_source_reg_0_31_6_6_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_echo_tl_state_source_reg_n_0_[6]\,
      I1 => \^ram_tl_state_source_reg[1]\,
      I2 => xbar_auto_in_a_bits_source(6),
      O => io_enq_bits_tl_state_source(3)
    );
\ram_wen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => a_isPut,
      Q => \^ram_wen\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_Queue_18 is
  port (
    maybe_full_reg_0 : out STD_LOGIC;
    \beatsLeft_reg[3]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]\ : out STD_LOGIC;
    \a_last_counter_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    idle_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    xbar_auto_in_d_bits_opcode : out STD_LOGIC_VECTOR ( 0 to 0 );
    \beatsLeft_reg[0]\ : out STD_LOGIC;
    idle0 : out STD_LOGIC;
    idle_reg_0 : out STD_LOGIC;
    err_auto_in_d_bits_opcode : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[1]\ : out STD_LOGIC;
    \counter_reg[2]\ : out STD_LOGIC;
    \saved_source_reg[5]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    resetn : in STD_LOGIC;
    clk : in STD_LOGIC;
    \beatsLeft_reg[0]_0\ : in STD_LOGIC;
    beatsLeft : in STD_LOGIC_VECTOR ( 2 downto 0 );
    state_1_reg : in STD_LOGIC;
    \counter_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_last_counter_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_last_counter_reg[0]\ : in STD_LOGIC;
    full : in STD_LOGIC;
    xbar_auto_out_1_a_valid : in STD_LOGIC;
    muxStateEarly_0 : in STD_LOGIC;
    state_1_reg_0 : in STD_LOGIC;
    muxStateEarly_1 : in STD_LOGIC;
    \readys_mask_reg[0]\ : in STD_LOGIC;
    \ram_size_reg[2]_0\ : in STD_LOGIC;
    idle : in STD_LOGIC;
    \cdc_reg_reg[16]\ : in STD_LOGIC;
    \beatsLeft_reg[1]\ : in STD_LOGIC;
    err_auto_in_d_ready : in STD_LOGIC;
    \a_last_counter_reg[1]\ : in STD_LOGIC;
    full_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_opcode_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_size_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_Queue_18 : entity is "FPGA_Queue_18";
end meisha_chiplink_master_0_1_FPGA_Queue_18;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_Queue_18 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal a_io_deq_bits_opcode : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \a_last_counter[2]_i_2_n_0\ : STD_LOGIC;
  signal \a_last_counter[3]_i_3_n_0\ : STD_LOGIC;
  signal \a_last_counter[3]_i_4_n_0\ : STD_LOGIC;
  signal \a_last_counter[3]_i_6_n_0\ : STD_LOGIC;
  signal \beatsLeft[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \^counter_reg[0]\ : STD_LOGIC;
  signal \^counter_reg[1]\ : STD_LOGIC;
  signal \^counter_reg[2]\ : STD_LOGIC;
  signal \^idle_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^idle_reg_0\ : STD_LOGIC;
  signal \maybe_full_i_1__37_n_0\ : STD_LOGIC;
  signal \^maybe_full_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_last_counter[3]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \beatsLeft[1]_i_4\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of idle_i_3 : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of io_axi4_0_bready_INST_0_i_5 : label is "soft_lutpair565";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \counter_reg[0]\ <= \^counter_reg[0]\;
  \counter_reg[1]\ <= \^counter_reg[1]\;
  \counter_reg[2]\ <= \^counter_reg[2]\;
  idle_reg(1 downto 0) <= \^idle_reg\(1 downto 0);
  idle_reg_0 <= \^idle_reg_0\;
  maybe_full_reg_0 <= \^maybe_full_reg_0\;
\a_last_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515151115111511"
    )
        port map (
      I0 => \a_last_counter_reg[3]_0\(0),
      I1 => \a_last_counter_reg[0]\,
      I2 => \^idle_reg\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \a_last_counter_reg[3]\(0)
    );
\a_last_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF00FF00FF002"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^idle_reg\(1),
      I2 => \a_last_counter_reg[3]_0\(0),
      I3 => \a_last_counter_reg[3]_0\(1),
      I4 => \a_last_counter_reg[3]_0\(3),
      I5 => \a_last_counter_reg[3]_0\(2),
      O => \a_last_counter_reg[3]\(1)
    );
\a_last_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FF54FFFF545454"
    )
        port map (
      I0 => \a_last_counter[2]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \a_last_counter_reg[1]\,
      I4 => \a_last_counter_reg[3]_0\(3),
      I5 => \a_last_counter_reg[3]_0\(2),
      O => \a_last_counter_reg[3]\(2)
    );
\a_last_counter[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \a_last_counter_reg[3]_0\(2),
      I1 => \a_last_counter_reg[3]_0\(3),
      I2 => \a_last_counter_reg[3]_0\(1),
      I3 => \a_last_counter_reg[3]_0\(0),
      I4 => \^idle_reg\(1),
      I5 => \^q\(2),
      O => \a_last_counter[2]_i_2_n_0\
    );
\a_last_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => state_1_reg,
      I1 => \a_last_counter[3]_i_3_n_0\,
      I2 => \a_last_counter[3]_i_4_n_0\,
      I3 => \^maybe_full_reg_0\,
      O => E(0)
    );
\a_last_counter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FF00004000"
    )
        port map (
      I0 => \^idle_reg\(1),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \a_last_counter_reg[1]\,
      I4 => \a_last_counter_reg[3]_0\(2),
      I5 => \a_last_counter_reg[3]_0\(3),
      O => \a_last_counter_reg[3]\(3)
    );
\a_last_counter[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDD5DD"
    )
        port map (
      I0 => idle,
      I1 => \^counter_reg[0]\,
      I2 => \counter_reg[3]\(1),
      I3 => \counter_reg[3]\(0),
      I4 => \counter_reg[3]\(3),
      I5 => \counter_reg[3]\(2),
      O => \a_last_counter[3]_i_3_n_0\
    );
\a_last_counter[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => \a_last_counter[3]_i_6_n_0\,
      I1 => \a_last_counter_reg[3]_0\(2),
      I2 => \a_last_counter_reg[3]_0\(3),
      I3 => \a_last_counter_reg[3]_0\(0),
      I4 => \a_last_counter_reg[3]_0\(1),
      O => \a_last_counter[3]_i_4_n_0\
    );
\a_last_counter[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBB"
    )
        port map (
      I0 => \^idle_reg\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \a_last_counter[3]_i_6_n_0\
    );
\beatsLeft[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202800000000"
    )
        port map (
      I0 => \readys_mask_reg[0]\,
      I1 => \^idle_reg\(1),
      I2 => \^idle_reg\(0),
      I3 => a_io_deq_bits_opcode(0),
      I4 => state_1_reg_0,
      I5 => \ram_size_reg[2]_0\,
      O => \beatsLeft_reg[0]\
    );
\beatsLeft[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA000000EAEA00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^idle_reg\(1),
      I4 => \^idle_reg\(0),
      I5 => a_io_deq_bits_opcode(0),
      O => \^counter_reg[0]\
    );
\beatsLeft[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2028"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^idle_reg\(1),
      I2 => \^idle_reg\(0),
      I3 => a_io_deq_bits_opcode(0),
      O => \^counter_reg[1]\
    );
\beatsLeft[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C001C001C000000"
    )
        port map (
      I0 => a_io_deq_bits_opcode(0),
      I1 => \^idle_reg\(0),
      I2 => \^idle_reg\(1),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \^counter_reg[2]\
    );
\beatsLeft[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF444444444"
    )
        port map (
      I0 => \beatsLeft[3]_i_2__0_n_0\,
      I1 => \^q\(1),
      I2 => \beatsLeft_reg[0]_0\,
      I3 => beatsLeft(1),
      I4 => beatsLeft(0),
      I5 => beatsLeft(2),
      O => \beatsLeft_reg[3]\
    );
\beatsLeft[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE3FFFFFFFFFF"
    )
        port map (
      I0 => a_io_deq_bits_opcode(0),
      I1 => \^idle_reg\(0),
      I2 => \^idle_reg\(1),
      I3 => \^q\(2),
      I4 => \beatsLeft_reg[1]\,
      I5 => err_auto_in_d_ready,
      O => \beatsLeft[3]_i_2__0_n_0\
    );
\counter[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33333332"
    )
        port map (
      I0 => \^counter_reg[0]\,
      I1 => \counter_reg[3]\(0),
      I2 => \counter_reg[3]\(1),
      I3 => \counter_reg[3]\(3),
      I4 => \counter_reg[3]\(2),
      O => D(0)
    );
\counter[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3C3C3C2"
    )
        port map (
      I0 => \^counter_reg[1]\,
      I1 => \counter_reg[3]\(0),
      I2 => \counter_reg[3]\(1),
      I3 => \counter_reg[3]\(3),
      I4 => \counter_reg[3]\(2),
      O => D(1)
    );
\counter[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFC0302"
    )
        port map (
      I0 => \^counter_reg[2]\,
      I1 => \counter_reg[3]\(0),
      I2 => \counter_reg[3]\(1),
      I3 => \counter_reg[3]\(3),
      I4 => \counter_reg[3]\(2),
      O => D(2)
    );
\counter[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFF00008"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^counter_reg[1]\,
      I2 => \counter_reg[3]\(0),
      I3 => \counter_reg[3]\(1),
      I4 => \counter_reg[3]\(3),
      I5 => \counter_reg[3]\(2),
      O => D(3)
    );
idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7F0000"
    )
        port map (
      I0 => \^idle_reg\(0),
      I1 => \^idle_reg\(1),
      I2 => state_1_reg,
      I3 => \^idle_reg_0\,
      I4 => idle,
      I5 => \cdc_reg_reg[16]\,
      O => idle0
    );
idle_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \a_last_counter[3]_i_4_n_0\,
      I1 => idle,
      I2 => \^maybe_full_reg_0\,
      O => \^idle_reg_0\
    );
io_axi4_0_bready_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0046"
    )
        port map (
      I0 => \^idle_reg\(1),
      I1 => \^idle_reg\(0),
      I2 => a_io_deq_bits_opcode(0),
      I3 => state_1_reg_0,
      O => err_auto_in_d_bits_opcode(0)
    );
\maybe_full_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFE0E0E0EFE0EFE"
    )
        port map (
      I0 => full,
      I1 => xbar_auto_out_1_a_valid,
      I2 => \^maybe_full_reg_0\,
      I3 => \a_last_counter[3]_i_4_n_0\,
      I4 => \a_last_counter[3]_i_3_n_0\,
      I5 => state_1_reg,
      O => \maybe_full_i_1__37_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__37_n_0\,
      Q => \^maybe_full_reg_0\,
      R => resetn
    );
\ram_opcode[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEA00000000"
    )
        port map (
      I0 => muxStateEarly_0,
      I1 => \^idle_reg\(1),
      I2 => a_io_deq_bits_opcode(0),
      I3 => \^idle_reg\(0),
      I4 => state_1_reg_0,
      I5 => muxStateEarly_1,
      O => xbar_auto_in_d_bits_opcode(0)
    );
\ram_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg(0),
      D => \saved_opcode_reg[2]\(0),
      Q => a_io_deq_bits_opcode(0),
      R => '0'
    );
\ram_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg(0),
      D => \saved_opcode_reg[2]\(1),
      Q => \^idle_reg\(0),
      R => '0'
    );
\ram_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg(0),
      D => \saved_opcode_reg[2]\(2),
      Q => \^idle_reg\(1),
      R => '0'
    );
\ram_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg(0),
      D => \saved_size_reg[2]\(0),
      Q => \^q\(0),
      R => '0'
    );
\ram_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg(0),
      D => \saved_size_reg[2]\(1),
      Q => \^q\(1),
      R => '0'
    );
\ram_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg(0),
      D => \saved_size_reg[2]\(2),
      Q => \^q\(2),
      R => '0'
    );
\ram_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg(0),
      D => \saved_source_reg[6]\(0),
      Q => \saved_source_reg[5]\(0),
      R => '0'
    );
\ram_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg(0),
      D => \saved_source_reg[6]\(1),
      Q => \saved_source_reg[5]\(1),
      R => '0'
    );
\ram_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg(0),
      D => \saved_source_reg[6]\(2),
      Q => \saved_source_reg[5]\(2),
      R => '0'
    );
\ram_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg(0),
      D => \saved_source_reg[6]\(3),
      Q => \saved_source_reg[5]\(3),
      R => '0'
    );
\ram_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg(0),
      D => \saved_source_reg[6]\(4),
      Q => \saved_source_reg[5]\(4),
      R => '0'
    );
\ram_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg(0),
      D => \saved_source_reg[6]\(5),
      Q => \saved_source_reg[5]\(5),
      R => '0'
    );
\ram_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg(0),
      D => \saved_source_reg[6]\(6),
      Q => \saved_source_reg[5]\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_Queue_19 is
  port (
    maybe_full_reg_0 : out STD_LOGIC;
    \beatsLeft_reg[1]\ : out STD_LOGIC;
    \beatsLeft_reg[1]_0\ : out STD_LOGIC;
    err_auto_in_d_ready : out STD_LOGIC;
    count_reg : out STD_LOGIC;
    \saved_size_reg[2]\ : out STD_LOGIC;
    muxStateEarly_0 : out STD_LOGIC;
    state_1_reg : out STD_LOGIC;
    flight_79_reg : out STD_LOGIC;
    \saved_source_reg[1]\ : out STD_LOGIC;
    flight_77_reg : out STD_LOGIC;
    flight_71_reg : out STD_LOGIC;
    flight_69_reg : out STD_LOGIC;
    flight_78_reg : out STD_LOGIC;
    flight_76_reg : out STD_LOGIC;
    flight_70_reg : out STD_LOGIC;
    flight_68_reg : out STD_LOGIC;
    flight_111_reg : out STD_LOGIC;
    flight_109_reg : out STD_LOGIC;
    flight_103_reg : out STD_LOGIC;
    flight_101_reg : out STD_LOGIC;
    flight_47_reg : out STD_LOGIC;
    flight_45_reg : out STD_LOGIC;
    flight_39_reg : out STD_LOGIC;
    flight_37_reg : out STD_LOGIC;
    flight_110_reg : out STD_LOGIC;
    flight_108_reg : out STD_LOGIC;
    flight_102_reg : out STD_LOGIC;
    flight_100_reg : out STD_LOGIC;
    flight_46_reg : out STD_LOGIC;
    flight_44_reg : out STD_LOGIC;
    flight_38_reg : out STD_LOGIC;
    flight_36_reg : out STD_LOGIC;
    flight_64_reg : out STD_LOGIC;
    flight_74_reg : out STD_LOGIC;
    flight_72_reg : out STD_LOGIC;
    flight_66_reg : out STD_LOGIC;
    flight_75_reg : out STD_LOGIC;
    flight_73_reg : out STD_LOGIC;
    flight_67_reg : out STD_LOGIC;
    flight_65_reg : out STD_LOGIC;
    flight_96_reg : out STD_LOGIC;
    flight_106_reg : out STD_LOGIC;
    flight_104_reg : out STD_LOGIC;
    flight_98_reg : out STD_LOGIC;
    flight_32_reg : out STD_LOGIC;
    flight_42_reg : out STD_LOGIC;
    flight_40_reg : out STD_LOGIC;
    flight_34_reg : out STD_LOGIC;
    flight_107_reg : out STD_LOGIC;
    flight_105_reg : out STD_LOGIC;
    flight_99_reg : out STD_LOGIC;
    flight_97_reg : out STD_LOGIC;
    flight_43_reg : out STD_LOGIC;
    flight_41_reg : out STD_LOGIC;
    flight_35_reg : out STD_LOGIC;
    flight_33_reg : out STD_LOGIC;
    flight_95_reg : out STD_LOGIC;
    flight_93_reg : out STD_LOGIC;
    flight_87_reg : out STD_LOGIC;
    flight_85_reg : out STD_LOGIC;
    flight_31_reg : out STD_LOGIC;
    flight_29_reg : out STD_LOGIC;
    flight_23_reg : out STD_LOGIC;
    flight_21_reg : out STD_LOGIC;
    flight_94_reg : out STD_LOGIC;
    flight_92_reg : out STD_LOGIC;
    flight_86_reg : out STD_LOGIC;
    flight_84_reg : out STD_LOGIC;
    flight_30_reg : out STD_LOGIC;
    flight_28_reg : out STD_LOGIC;
    flight_22_reg : out STD_LOGIC;
    flight_20_reg : out STD_LOGIC;
    flight_63_reg : out STD_LOGIC;
    flight_61_reg : out STD_LOGIC;
    flight_55_reg : out STD_LOGIC;
    flight_53_reg : out STD_LOGIC;
    flight_127_reg : out STD_LOGIC;
    flight_125_reg : out STD_LOGIC;
    flight_119_reg : out STD_LOGIC;
    flight_117_reg : out STD_LOGIC;
    flight_62_reg : out STD_LOGIC;
    flight_60_reg : out STD_LOGIC;
    flight_54_reg : out STD_LOGIC;
    flight_52_reg : out STD_LOGIC;
    flight_126_reg : out STD_LOGIC;
    flight_124_reg : out STD_LOGIC;
    flight_118_reg : out STD_LOGIC;
    flight_116_reg : out STD_LOGIC;
    flight_80_reg : out STD_LOGIC;
    flight_90_reg : out STD_LOGIC;
    flight_88_reg : out STD_LOGIC;
    flight_82_reg : out STD_LOGIC;
    flight_16_reg : out STD_LOGIC;
    flight_26_reg : out STD_LOGIC;
    flight_24_reg : out STD_LOGIC;
    flight_18_reg : out STD_LOGIC;
    flight_91_reg : out STD_LOGIC;
    flight_89_reg : out STD_LOGIC;
    flight_83_reg : out STD_LOGIC;
    flight_81_reg : out STD_LOGIC;
    flight_27_reg : out STD_LOGIC;
    flight_25_reg : out STD_LOGIC;
    flight_19_reg : out STD_LOGIC;
    flight_17_reg : out STD_LOGIC;
    flight_48_reg : out STD_LOGIC;
    flight_58_reg : out STD_LOGIC;
    flight_56_reg : out STD_LOGIC;
    flight_50_reg : out STD_LOGIC;
    flight_112_reg : out STD_LOGIC;
    flight_122_reg : out STD_LOGIC;
    flight_120_reg : out STD_LOGIC;
    flight_114_reg : out STD_LOGIC;
    flight_59_reg : out STD_LOGIC;
    flight_57_reg : out STD_LOGIC;
    flight_51_reg : out STD_LOGIC;
    flight_49_reg : out STD_LOGIC;
    flight_123_reg : out STD_LOGIC;
    flight_121_reg : out STD_LOGIC;
    flight_115_reg : out STD_LOGIC;
    flight_113_reg : out STD_LOGIC;
    \saved_source_reg[0]\ : out STD_LOGIC;
    \saved_source_reg[2]\ : out STD_LOGIC;
    d_ackd : out STD_LOGIC;
    xbar_auto_in_d_bits_opcode : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_param_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \beatsLeft_reg[2]\ : out STD_LOGIC;
    err_auto_in_d_bits_size : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cam_d_0_data_reg[63]\ : out STD_LOGIC;
    \cam_d_0_data_reg[63]_0\ : out STD_LOGIC;
    \cam_d_0_data_reg[63]_1\ : out STD_LOGIC;
    \beatsLeft_reg[1]_1\ : out STD_LOGIC;
    flight_33_reg_0 : out STD_LOGIC;
    count_reg_0 : out STD_LOGIC;
    \beatsLeft_reg[2]_0\ : out STD_LOGIC;
    \beatsLeft_reg[0]\ : out STD_LOGIC;
    \counter_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_0\ : out STD_LOGIC;
    \c_last_counter_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    err_auto_in_d_bits_denied : out STD_LOGIC;
    \beatsLeft_reg[3]\ : out STD_LOGIC;
    \c_last_counter_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    auto_in_c_bits_opcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn_0 : in STD_LOGIC;
    beatsLeft : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_size_reg[2]_0\ : in STD_LOGIC;
    err_auto_in_d_bits_opcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    count : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    state_0 : in STD_LOGIC;
    \d_first_counter_reg[2]\ : in STD_LOGIC;
    \ram_source_reg[0]\ : in STD_LOGIC;
    flight_79_reg_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    flight_77_reg_0 : in STD_LOGIC;
    flight_71_reg_0 : in STD_LOGIC;
    flight_69_reg_0 : in STD_LOGIC;
    \ram_source_reg[0]_0\ : in STD_LOGIC;
    flight_78_reg_0 : in STD_LOGIC;
    flight_76_reg_0 : in STD_LOGIC;
    flight_70_reg_0 : in STD_LOGIC;
    flight_68_reg_0 : in STD_LOGIC;
    \ram_source_reg[0]_1\ : in STD_LOGIC;
    flight_111_reg_0 : in STD_LOGIC;
    flight_109_reg_0 : in STD_LOGIC;
    flight_103_reg_0 : in STD_LOGIC;
    flight_101_reg_0 : in STD_LOGIC;
    flight_47_reg_0 : in STD_LOGIC;
    flight_45_reg_0 : in STD_LOGIC;
    flight_39_reg_0 : in STD_LOGIC;
    flight_37_reg_0 : in STD_LOGIC;
    \ram_source_reg[5]\ : in STD_LOGIC;
    flight_110_reg_0 : in STD_LOGIC;
    flight_108_reg_0 : in STD_LOGIC;
    flight_102_reg_0 : in STD_LOGIC;
    flight_100_reg_0 : in STD_LOGIC;
    flight_46_reg_0 : in STD_LOGIC;
    flight_44_reg_0 : in STD_LOGIC;
    flight_38_reg_0 : in STD_LOGIC;
    flight_36_reg_0 : in STD_LOGIC;
    flight_64_reg_0 : in STD_LOGIC;
    flight_74_reg_0 : in STD_LOGIC;
    flight_72_reg_0 : in STD_LOGIC;
    flight_66_reg_0 : in STD_LOGIC;
    flight_75_reg_0 : in STD_LOGIC;
    flight_73_reg_0 : in STD_LOGIC;
    flight_67_reg_0 : in STD_LOGIC;
    flight_65_reg_0 : in STD_LOGIC;
    flight_96_reg_0 : in STD_LOGIC;
    flight_106_reg_0 : in STD_LOGIC;
    flight_104_reg_0 : in STD_LOGIC;
    flight_98_reg_0 : in STD_LOGIC;
    flight_32_reg_0 : in STD_LOGIC;
    flight_42_reg_0 : in STD_LOGIC;
    flight_40_reg_0 : in STD_LOGIC;
    flight_34_reg_0 : in STD_LOGIC;
    flight_107_reg_0 : in STD_LOGIC;
    flight_105_reg_0 : in STD_LOGIC;
    flight_99_reg_0 : in STD_LOGIC;
    flight_97_reg_0 : in STD_LOGIC;
    flight_43_reg_0 : in STD_LOGIC;
    flight_41_reg_0 : in STD_LOGIC;
    flight_35_reg_0 : in STD_LOGIC;
    flight_33_reg_1 : in STD_LOGIC;
    \d_first_counter_reg[2]_0\ : in STD_LOGIC;
    flight_95_reg_0 : in STD_LOGIC;
    flight_93_reg_0 : in STD_LOGIC;
    flight_87_reg_0 : in STD_LOGIC;
    flight_85_reg_0 : in STD_LOGIC;
    flight_31_reg_0 : in STD_LOGIC;
    flight_29_reg_0 : in STD_LOGIC;
    flight_23_reg_0 : in STD_LOGIC;
    flight_21_reg_0 : in STD_LOGIC;
    flight_94_reg_0 : in STD_LOGIC;
    flight_92_reg_0 : in STD_LOGIC;
    flight_86_reg_0 : in STD_LOGIC;
    flight_84_reg_0 : in STD_LOGIC;
    flight_30_reg_0 : in STD_LOGIC;
    flight_28_reg_0 : in STD_LOGIC;
    flight_22_reg_0 : in STD_LOGIC;
    flight_20_reg_0 : in STD_LOGIC;
    flight_63_reg_0 : in STD_LOGIC;
    flight_61_reg_0 : in STD_LOGIC;
    flight_55_reg_0 : in STD_LOGIC;
    flight_53_reg_0 : in STD_LOGIC;
    flight_127_reg_0 : in STD_LOGIC;
    flight_125_reg_0 : in STD_LOGIC;
    flight_119_reg_0 : in STD_LOGIC;
    flight_117_reg_0 : in STD_LOGIC;
    flight_62_reg_0 : in STD_LOGIC;
    flight_60_reg_0 : in STD_LOGIC;
    flight_54_reg_0 : in STD_LOGIC;
    flight_52_reg_0 : in STD_LOGIC;
    flight_126_reg_0 : in STD_LOGIC;
    flight_124_reg_0 : in STD_LOGIC;
    flight_118_reg_0 : in STD_LOGIC;
    flight_116_reg_0 : in STD_LOGIC;
    flight_80_reg_0 : in STD_LOGIC;
    flight_90_reg_0 : in STD_LOGIC;
    flight_88_reg_0 : in STD_LOGIC;
    flight_82_reg_0 : in STD_LOGIC;
    flight_16_reg_0 : in STD_LOGIC;
    flight_26_reg_0 : in STD_LOGIC;
    flight_24_reg_0 : in STD_LOGIC;
    flight_18_reg_0 : in STD_LOGIC;
    flight_91_reg_0 : in STD_LOGIC;
    flight_89_reg_0 : in STD_LOGIC;
    flight_83_reg_0 : in STD_LOGIC;
    flight_81_reg_0 : in STD_LOGIC;
    flight_27_reg_0 : in STD_LOGIC;
    flight_25_reg_0 : in STD_LOGIC;
    flight_19_reg_0 : in STD_LOGIC;
    flight_17_reg_0 : in STD_LOGIC;
    flight_48_reg_0 : in STD_LOGIC;
    flight_58_reg_0 : in STD_LOGIC;
    flight_56_reg_0 : in STD_LOGIC;
    flight_50_reg_0 : in STD_LOGIC;
    flight_112_reg_0 : in STD_LOGIC;
    flight_122_reg_0 : in STD_LOGIC;
    flight_120_reg_0 : in STD_LOGIC;
    flight_114_reg_0 : in STD_LOGIC;
    flight_59_reg_0 : in STD_LOGIC;
    flight_57_reg_0 : in STD_LOGIC;
    flight_51_reg_0 : in STD_LOGIC;
    flight_49_reg_0 : in STD_LOGIC;
    flight_123_reg_0 : in STD_LOGIC;
    flight_121_reg_0 : in STD_LOGIC;
    flight_115_reg_0 : in STD_LOGIC;
    flight_113_reg_0 : in STD_LOGIC;
    \ram_source_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    state_1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_opcode_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_param_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    full_0 : in STD_LOGIC;
    muxStateEarly_1 : in STD_LOGIC;
    \ram_opcode_reg[2]_0\ : in STD_LOGIC;
    xbar_auto_out_0_d_bits_size : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \readys_mask_reg[0]\ : in STD_LOGIC;
    \beatsLeft_reg[0]_0\ : in STD_LOGIC;
    \ram_source_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_delay_reg[0]\ : in STD_LOGIC;
    \b_delay_reg[0]_0\ : in STD_LOGIC;
    \b_delay_reg[0]_1\ : in STD_LOGIC;
    \ram_opcode_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    d_replace : in STD_LOGIC;
    \readys_mask_reg[1]\ : in STD_LOGIC;
    \ram_opcode_reg[0]_0\ : in STD_LOGIC;
    \ram_size_reg[2]_1\ : in STD_LOGIC;
    idle_reg : in STD_LOGIC;
    state_1 : in STD_LOGIC;
    \c_last_counter_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \c_last_counter_reg[3]_1\ : in STD_LOGIC;
    \c_last_counter_reg[1]\ : in STD_LOGIC;
    \saved_param_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \saved_size_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_Queue_19 : entity is "FPGA_Queue_19";
end meisha_chiplink_master_0_1_FPGA_Queue_19;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_Queue_19 is
  signal \beatsLeft[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \beatsLeft[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \beatsLeft[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \beatsLeft[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \^beatsleft_reg[1]_0\ : STD_LOGIC;
  signal c_io_deq_bits_opcode : STD_LOGIC;
  signal c_io_deq_bits_param : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c_io_deq_bits_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal c_io_deq_bits_source : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \c_last_counter[2]_i_2_n_0\ : STD_LOGIC;
  signal \c_last_counter[3]_i_3_n_0\ : STD_LOGIC;
  signal \count_i_2__0_n_0\ : STD_LOGIC;
  signal \^count_reg\ : STD_LOGIC;
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^err_auto_in_d_bits_size\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^err_auto_in_d_ready\ : STD_LOGIC;
  signal flight_113_i_5_n_0 : STD_LOGIC;
  signal flight_114_i_4_n_0 : STD_LOGIC;
  signal flight_120_i_3_n_0 : STD_LOGIC;
  signal flight_122_i_3_n_0 : STD_LOGIC;
  signal flight_17_i_4_n_0 : STD_LOGIC;
  signal flight_18_i_4_n_0 : STD_LOGIC;
  signal flight_24_i_3_n_0 : STD_LOGIC;
  signal flight_26_i_3_n_0 : STD_LOGIC;
  signal io_axi4_0_bready_INST_0_i_6_n_0 : STD_LOGIC;
  signal \maybe_full_i_1__38_n_0\ : STD_LOGIC;
  signal \^maybe_full_reg_0\ : STD_LOGIC;
  signal \^muxstateearly_0\ : STD_LOGIC;
  signal \^saved_size_reg[2]\ : STD_LOGIC;
  signal \^saved_source_reg[0]\ : STD_LOGIC;
  signal \^saved_source_reg[1]\ : STD_LOGIC;
  signal \^saved_source_reg[2]\ : STD_LOGIC;
  signal \state_0_i_2__0_n_0\ : STD_LOGIC;
  signal state_0_i_3_n_0 : STD_LOGIC;
  signal \^state_1_reg\ : STD_LOGIC;
  signal \^xbar_auto_in_d_bits_opcode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \beatsLeft[0]_i_3__1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \beatsLeft[1]_i_3__1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \beatsLeft[2]_i_3__0\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \beatsLeft[2]_i_4__0\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \c_last_counter[2]_i_2\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \cam_s_0_state[1]_i_2\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \count_i_2__0\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of flight_113_i_5 : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of flight_113_i_6 : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of flight_114_i_4 : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of flight_120_i_3 : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of flight_122_i_3 : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of flight_17_i_4 : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of flight_18_i_4 : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of flight_24_i_3 : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of flight_26_i_3 : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of io_axi4_0_bready_INST_0_i_2 : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \ram_opcode[2]_i_7\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \saved_param[0]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \saved_param[1]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \saved_size[2]_i_2\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \state_1_i_1__0\ : label is "soft_lutpair568";
begin
  \beatsLeft_reg[1]_0\ <= \^beatsleft_reg[1]_0\;
  count_reg <= \^count_reg\;
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  err_auto_in_d_bits_size(1 downto 0) <= \^err_auto_in_d_bits_size\(1 downto 0);
  err_auto_in_d_ready <= \^err_auto_in_d_ready\;
  maybe_full_reg_0 <= \^maybe_full_reg_0\;
  muxStateEarly_0 <= \^muxstateearly_0\;
  \saved_size_reg[2]\ <= \^saved_size_reg[2]\;
  \saved_source_reg[0]\ <= \^saved_source_reg[0]\;
  \saved_source_reg[1]\ <= \^saved_source_reg[1]\;
  \saved_source_reg[2]\ <= \^saved_source_reg[2]\;
  state_1_reg <= \^state_1_reg\;
  xbar_auto_in_d_bits_opcode(0) <= \^xbar_auto_in_d_bits_opcode\(0);
\beatsLeft[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F0F2F0020F020"
    )
        port map (
      I0 => \ram_size_reg[2]_1\,
      I1 => \beatsLeft[2]_i_3__0_n_0\,
      I2 => \^err_auto_in_d_ready\,
      I3 => \beatsLeft[1]_i_3__1_n_0\,
      I4 => \beatsLeft[0]_i_3__1_n_0\,
      I5 => beatsLeft(0),
      O => \beatsLeft_reg[0]\
    );
\beatsLeft[0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70775050"
    )
        port map (
      I0 => \state_0_i_2__0_n_0\,
      I1 => state_0,
      I2 => idle_reg,
      I3 => state_1,
      I4 => \beatsLeft[1]_i_3__1_n_0\,
      O => \beatsLeft[0]_i_3__1_n_0\
    );
\beatsLeft[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999909F999990909"
    )
        port map (
      I0 => beatsLeft(1),
      I1 => \^beatsleft_reg[1]_0\,
      I2 => \^err_auto_in_d_ready\,
      I3 => \beatsLeft[2]_i_3__0_n_0\,
      I4 => \beatsLeft[1]_i_3__1_n_0\,
      I5 => \ram_size_reg[2]_0\,
      O => \beatsLeft_reg[1]\
    );
\beatsLeft[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \count_i_2__0_n_0\,
      I1 => \readys_mask_reg[1]\,
      O => \^err_auto_in_d_ready\
    );
\beatsLeft[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => \^err_auto_in_d_bits_size\(0),
      I1 => \^err_auto_in_d_bits_size\(1),
      I2 => \ram_opcode_reg[2]_0\,
      I3 => xbar_auto_out_0_d_bits_size(0),
      I4 => xbar_auto_out_0_d_bits_size(1),
      I5 => \readys_mask_reg[0]\,
      O => \beatsLeft_reg[1]_1\
    );
\beatsLeft[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => beatsLeft(3),
      I1 => beatsLeft(0),
      I2 => beatsLeft(2),
      I3 => beatsLeft(1),
      O => \beatsLeft[1]_i_3__1_n_0\
    );
\beatsLeft[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F202020202F2"
    )
        port map (
      I0 => \ram_opcode_reg[0]_0\,
      I1 => \beatsLeft[2]_i_3__0_n_0\,
      I2 => \beatsLeft[2]_i_4__0_n_0\,
      I3 => beatsLeft(1),
      I4 => \^beatsleft_reg[1]_0\,
      I5 => beatsLeft(2),
      O => \beatsLeft_reg[2]_0\
    );
\beatsLeft[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \^err_auto_in_d_bits_size\(1),
      I1 => \ram_opcode_reg[2]_0\,
      I2 => xbar_auto_out_0_d_bits_size(1),
      I3 => \readys_mask_reg[0]\,
      I4 => \beatsLeft_reg[0]_0\,
      O => \beatsLeft_reg[2]\
    );
\beatsLeft[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_0_i_2__0_n_0\,
      I1 => idle_reg,
      O => \beatsLeft[2]_i_3__0_n_0\
    );
\beatsLeft[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => beatsLeft(1),
      I1 => beatsLeft(2),
      I2 => beatsLeft(0),
      I3 => beatsLeft(3),
      I4 => \^err_auto_in_d_ready\,
      O => \beatsLeft[2]_i_4__0_n_0\
    );
\beatsLeft[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => beatsLeft(0),
      I1 => \^err_auto_in_d_ready\,
      I2 => \beatsLeft[0]_i_3__1_n_0\,
      O => \^beatsleft_reg[1]_0\
    );
\beatsLeft[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => beatsLeft(1),
      I1 => beatsLeft(2),
      I2 => beatsLeft(0),
      I3 => beatsLeft(3),
      I4 => \beatsLeft[2]_i_3__0_n_0\,
      O => \beatsLeft_reg[3]\
    );
\c_last_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA000000EA00FFFF"
    )
        port map (
      I0 => c_io_deq_bits_size(2),
      I1 => c_io_deq_bits_size(0),
      I2 => c_io_deq_bits_size(1),
      I3 => c_io_deq_bits_opcode,
      I4 => \c_last_counter_reg[3]_1\,
      I5 => \c_last_counter_reg[3]_0\(0),
      O => \c_last_counter_reg[3]\(0)
    );
\c_last_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000000FFF8"
    )
        port map (
      I0 => c_io_deq_bits_opcode,
      I1 => c_io_deq_bits_size(2),
      I2 => \c_last_counter_reg[3]_0\(3),
      I3 => \c_last_counter_reg[3]_0\(2),
      I4 => \c_last_counter_reg[3]_0\(0),
      I5 => \c_last_counter_reg[3]_0\(1),
      O => \c_last_counter_reg[3]\(1)
    );
\c_last_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF0000FFE000"
    )
        port map (
      I0 => c_io_deq_bits_size(0),
      I1 => c_io_deq_bits_size(1),
      I2 => \c_last_counter[2]_i_2_n_0\,
      I3 => \c_last_counter_reg[1]\,
      I4 => \c_last_counter_reg[3]_0\(2),
      I5 => \c_last_counter_reg[3]_0\(3),
      O => \c_last_counter_reg[3]\(2)
    );
\c_last_counter[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c_io_deq_bits_opcode,
      I1 => c_io_deq_bits_size(2),
      O => \c_last_counter[2]_i_2_n_0\
    );
\c_last_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8088"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => \^err_auto_in_d_ready\,
      I2 => state_0,
      I3 => \beatsLeft[1]_i_3__1_n_0\,
      I4 => \c_last_counter[3]_i_3_n_0\,
      O => \c_last_counter_reg[0]\(0)
    );
\c_last_counter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FF00008000"
    )
        port map (
      I0 => c_io_deq_bits_size(2),
      I1 => c_io_deq_bits_opcode,
      I2 => c_io_deq_bits_size(1),
      I3 => \c_last_counter_reg[1]\,
      I4 => \c_last_counter_reg[3]_0\(2),
      I5 => \c_last_counter_reg[3]_0\(3),
      O => \c_last_counter_reg[3]\(3)
    );
\c_last_counter[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => state_0_i_3_n_0,
      I1 => \c_last_counter_reg[3]_0\(1),
      I2 => \c_last_counter_reg[3]_0\(0),
      I3 => \c_last_counter_reg[3]_0\(2),
      I4 => \c_last_counter_reg[3]_0\(3),
      O => \c_last_counter[3]_i_3_n_0\
    );
\cam_d_0_data[63]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F80000"
    )
        port map (
      I0 => c_io_deq_bits_source(2),
      I1 => \^muxstateearly_0\,
      I2 => \ram_source_reg[3]_0\(1),
      I3 => \^state_1_reg\,
      I4 => muxStateEarly_1,
      O => \cam_d_0_data_reg[63]_0\
    );
\cam_d_0_data[63]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F80000"
    )
        port map (
      I0 => c_io_deq_bits_source(3),
      I1 => \^muxstateearly_0\,
      I2 => \ram_source_reg[3]_0\(2),
      I3 => \^state_1_reg\,
      I4 => muxStateEarly_1,
      O => \cam_d_0_data_reg[63]\
    );
\cam_d_0_data[63]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F80000"
    )
        port map (
      I0 => c_io_deq_bits_source(1),
      I1 => \^muxstateearly_0\,
      I2 => \ram_source_reg[3]_0\(0),
      I3 => \^state_1_reg\,
      I4 => muxStateEarly_1,
      O => \cam_d_0_data_reg[63]_1\
    );
\cam_s_0_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^xbar_auto_in_d_bits_opcode\(0),
      I1 => state_1_reg_0(0),
      I2 => \ram_opcode_reg[2]\(0),
      O => d_ackd
    );
\count_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A500A600A600"
    )
        port map (
      I0 => count,
      I1 => \count_i_2__0_n_0\,
      I2 => \beatsLeft[0]_i_3__1_n_0\,
      I3 => resetn,
      I4 => \^count_reg\,
      I5 => \readys_mask_reg[1]\,
      O => count_reg_0
    );
\count_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B00"
    )
        port map (
      I0 => \^saved_size_reg[2]\,
      I1 => io_axi4_0_bready_INST_0_i_6_n_0,
      I2 => count,
      I3 => err_auto_in_d_bits_opcode(0),
      O => \count_i_2__0_n_0\
    );
\counter[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => idle_reg,
      O => \counter_reg[0]\(0)
    );
flight_100_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_100_reg_0,
      I4 => resetn,
      I5 => flight_113_i_5_n_0,
      O => flight_100_reg
    );
flight_101_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_101_reg_0,
      I4 => resetn,
      I5 => flight_113_i_5_n_0,
      O => flight_101_reg
    );
flight_102_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_102_reg_0,
      I4 => resetn,
      I5 => flight_114_i_4_n_0,
      O => flight_102_reg
    );
flight_103_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_103_reg_0,
      I4 => resetn,
      I5 => flight_114_i_4_n_0,
      O => flight_103_reg
    );
flight_104_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_104_reg_0,
      I4 => resetn,
      I5 => flight_120_i_3_n_0,
      O => flight_104_reg
    );
flight_105_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_105_reg_0,
      I4 => resetn,
      I5 => flight_120_i_3_n_0,
      O => flight_105_reg
    );
flight_106_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_106_reg_0,
      I4 => resetn,
      I5 => flight_122_i_3_n_0,
      O => flight_106_reg
    );
flight_107_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_107_reg_0,
      I4 => resetn,
      I5 => flight_122_i_3_n_0,
      O => flight_107_reg
    );
flight_108_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_108_reg_0,
      I4 => resetn,
      I5 => flight_120_i_3_n_0,
      O => flight_108_reg
    );
flight_109_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_109_reg_0,
      I4 => resetn,
      I5 => flight_120_i_3_n_0,
      O => flight_109_reg
    );
flight_110_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_110_reg_0,
      I4 => resetn,
      I5 => flight_122_i_3_n_0,
      O => flight_110_reg
    );
flight_111_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_111_reg_0,
      I4 => resetn,
      I5 => flight_122_i_3_n_0,
      O => flight_111_reg
    );
flight_112_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_112_reg_0,
      I4 => resetn,
      I5 => flight_113_i_5_n_0,
      O => flight_112_reg
    );
flight_113_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_113_reg_0,
      I4 => resetn,
      I5 => flight_113_i_5_n_0,
      O => flight_113_reg
    );
flight_113_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ram_source_reg[6]\(0),
      I1 => \^saved_source_reg[0]\,
      I2 => \^saved_source_reg[2]\,
      O => flight_113_i_5_n_0
    );
flight_113_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^xbar_auto_in_d_bits_opcode\(0),
      I1 => \ram_opcode_reg[2]\(0),
      I2 => state_1_reg_0(0),
      I3 => d_replace,
      O => flight_33_reg_0
    );
flight_114_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_114_reg_0,
      I4 => resetn,
      I5 => flight_114_i_4_n_0,
      O => flight_114_reg
    );
flight_114_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^saved_source_reg[0]\,
      I1 => \ram_source_reg[6]\(0),
      I2 => \^saved_source_reg[2]\,
      O => flight_114_i_4_n_0
    );
flight_115_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_115_reg_0,
      I4 => resetn,
      I5 => flight_114_i_4_n_0,
      O => flight_115_reg
    );
flight_116_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_116_reg_0,
      I4 => resetn,
      I5 => flight_113_i_5_n_0,
      O => flight_116_reg
    );
flight_117_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_117_reg_0,
      I4 => resetn,
      I5 => flight_113_i_5_n_0,
      O => flight_117_reg
    );
flight_118_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_118_reg_0,
      I4 => resetn,
      I5 => flight_114_i_4_n_0,
      O => flight_118_reg
    );
flight_119_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_119_reg_0,
      I4 => resetn,
      I5 => flight_114_i_4_n_0,
      O => flight_119_reg
    );
flight_120_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_120_reg_0,
      I4 => resetn,
      I5 => flight_120_i_3_n_0,
      O => flight_120_reg
    );
flight_120_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \ram_source_reg[6]\(0),
      I1 => \^saved_source_reg[0]\,
      I2 => \^saved_source_reg[2]\,
      O => flight_120_i_3_n_0
    );
flight_121_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_121_reg_0,
      I4 => resetn,
      I5 => flight_120_i_3_n_0,
      O => flight_121_reg
    );
flight_122_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_122_reg_0,
      I4 => resetn,
      I5 => flight_122_i_3_n_0,
      O => flight_122_reg
    );
flight_122_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^saved_source_reg[0]\,
      I1 => \ram_source_reg[6]\(0),
      I2 => \^saved_source_reg[2]\,
      O => flight_122_i_3_n_0
    );
flight_123_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_123_reg_0,
      I4 => resetn,
      I5 => flight_122_i_3_n_0,
      O => flight_123_reg
    );
flight_124_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_124_reg_0,
      I4 => resetn,
      I5 => flight_120_i_3_n_0,
      O => flight_124_reg
    );
flight_125_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_125_reg_0,
      I4 => resetn,
      I5 => flight_120_i_3_n_0,
      O => flight_125_reg
    );
flight_126_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_126_reg_0,
      I4 => resetn,
      I5 => flight_122_i_3_n_0,
      O => flight_126_reg
    );
flight_127_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_127_reg_0,
      I4 => resetn,
      I5 => flight_122_i_3_n_0,
      O => flight_127_reg
    );
flight_16_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]_0\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_16_reg_0,
      I4 => resetn,
      I5 => flight_17_i_4_n_0,
      O => flight_16_reg
    );
flight_17_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_17_reg_0,
      I4 => resetn,
      I5 => flight_17_i_4_n_0,
      O => flight_17_reg
    );
flight_17_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^saved_source_reg[0]\,
      I1 => \ram_source_reg[6]\(0),
      I2 => \^saved_source_reg[2]\,
      O => flight_17_i_4_n_0
    );
flight_18_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]_0\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_18_reg_0,
      I4 => resetn,
      I5 => flight_18_i_4_n_0,
      O => flight_18_reg
    );
flight_18_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^saved_source_reg[0]\,
      I1 => \ram_source_reg[6]\(0),
      I2 => \^saved_source_reg[2]\,
      O => flight_18_i_4_n_0
    );
flight_19_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_19_reg_0,
      I4 => resetn,
      I5 => flight_18_i_4_n_0,
      O => flight_19_reg
    );
flight_20_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]_0\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_20_reg_0,
      I4 => resetn,
      I5 => flight_17_i_4_n_0,
      O => flight_20_reg
    );
flight_21_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_21_reg_0,
      I4 => resetn,
      I5 => flight_17_i_4_n_0,
      O => flight_21_reg
    );
flight_22_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]_0\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_22_reg_0,
      I4 => resetn,
      I5 => flight_18_i_4_n_0,
      O => flight_22_reg
    );
flight_23_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_23_reg_0,
      I4 => resetn,
      I5 => flight_18_i_4_n_0,
      O => flight_23_reg
    );
flight_24_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]_0\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_24_reg_0,
      I4 => resetn,
      I5 => flight_24_i_3_n_0,
      O => flight_24_reg
    );
flight_24_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^saved_source_reg[0]\,
      I1 => \ram_source_reg[6]\(0),
      I2 => \^saved_source_reg[2]\,
      O => flight_24_i_3_n_0
    );
flight_25_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_25_reg_0,
      I4 => resetn,
      I5 => flight_24_i_3_n_0,
      O => flight_25_reg
    );
flight_26_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]_0\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_26_reg_0,
      I4 => resetn,
      I5 => flight_26_i_3_n_0,
      O => flight_26_reg
    );
flight_26_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^saved_source_reg[0]\,
      I1 => \ram_source_reg[6]\(0),
      I2 => \^saved_source_reg[2]\,
      O => flight_26_i_3_n_0
    );
flight_27_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_27_reg_0,
      I4 => resetn,
      I5 => flight_26_i_3_n_0,
      O => flight_27_reg
    );
flight_28_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]_0\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_28_reg_0,
      I4 => resetn,
      I5 => flight_24_i_3_n_0,
      O => flight_28_reg
    );
flight_29_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_29_reg_0,
      I4 => resetn,
      I5 => flight_24_i_3_n_0,
      O => flight_29_reg
    );
flight_30_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]_0\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_30_reg_0,
      I4 => resetn,
      I5 => flight_26_i_3_n_0,
      O => flight_30_reg
    );
flight_31_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_31_reg_0,
      I4 => resetn,
      I5 => flight_26_i_3_n_0,
      O => flight_31_reg
    );
flight_32_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_32_reg_0,
      I4 => resetn,
      I5 => flight_17_i_4_n_0,
      O => flight_32_reg
    );
flight_33_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_33_reg_1,
      I4 => resetn,
      I5 => flight_17_i_4_n_0,
      O => flight_33_reg
    );
flight_34_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_34_reg_0,
      I4 => resetn,
      I5 => flight_18_i_4_n_0,
      O => flight_34_reg
    );
flight_35_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_35_reg_0,
      I4 => resetn,
      I5 => flight_18_i_4_n_0,
      O => flight_35_reg
    );
flight_36_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_36_reg_0,
      I4 => resetn,
      I5 => flight_17_i_4_n_0,
      O => flight_36_reg
    );
flight_37_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_37_reg_0,
      I4 => resetn,
      I5 => flight_17_i_4_n_0,
      O => flight_37_reg
    );
flight_38_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_38_reg_0,
      I4 => resetn,
      I5 => flight_18_i_4_n_0,
      O => flight_38_reg
    );
flight_39_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_39_reg_0,
      I4 => resetn,
      I5 => flight_18_i_4_n_0,
      O => flight_39_reg
    );
flight_40_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_40_reg_0,
      I4 => resetn,
      I5 => flight_24_i_3_n_0,
      O => flight_40_reg
    );
flight_41_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_41_reg_0,
      I4 => resetn,
      I5 => flight_24_i_3_n_0,
      O => flight_41_reg
    );
flight_42_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_42_reg_0,
      I4 => resetn,
      I5 => flight_26_i_3_n_0,
      O => flight_42_reg
    );
flight_43_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_43_reg_0,
      I4 => resetn,
      I5 => flight_26_i_3_n_0,
      O => flight_43_reg
    );
flight_44_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_44_reg_0,
      I4 => resetn,
      I5 => flight_24_i_3_n_0,
      O => flight_44_reg
    );
flight_45_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_45_reg_0,
      I4 => resetn,
      I5 => flight_24_i_3_n_0,
      O => flight_45_reg
    );
flight_46_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_46_reg_0,
      I4 => resetn,
      I5 => flight_26_i_3_n_0,
      O => flight_46_reg
    );
flight_47_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_47_reg_0,
      I4 => resetn,
      I5 => flight_26_i_3_n_0,
      O => flight_47_reg
    );
flight_48_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_48_reg_0,
      I4 => resetn,
      I5 => flight_17_i_4_n_0,
      O => flight_48_reg
    );
flight_49_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_49_reg_0,
      I4 => resetn,
      I5 => flight_17_i_4_n_0,
      O => flight_49_reg
    );
flight_50_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_50_reg_0,
      I4 => resetn,
      I5 => flight_18_i_4_n_0,
      O => flight_50_reg
    );
flight_51_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_51_reg_0,
      I4 => resetn,
      I5 => flight_18_i_4_n_0,
      O => flight_51_reg
    );
flight_52_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_52_reg_0,
      I4 => resetn,
      I5 => flight_17_i_4_n_0,
      O => flight_52_reg
    );
flight_53_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_53_reg_0,
      I4 => resetn,
      I5 => flight_17_i_4_n_0,
      O => flight_53_reg
    );
flight_54_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_54_reg_0,
      I4 => resetn,
      I5 => flight_18_i_4_n_0,
      O => flight_54_reg
    );
flight_55_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_55_reg_0,
      I4 => resetn,
      I5 => flight_18_i_4_n_0,
      O => flight_55_reg
    );
flight_56_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_56_reg_0,
      I4 => resetn,
      I5 => flight_24_i_3_n_0,
      O => flight_56_reg
    );
flight_57_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_57_reg_0,
      I4 => resetn,
      I5 => flight_24_i_3_n_0,
      O => flight_57_reg
    );
flight_58_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_58_reg_0,
      I4 => resetn,
      I5 => flight_26_i_3_n_0,
      O => flight_58_reg
    );
flight_59_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_59_reg_0,
      I4 => resetn,
      I5 => flight_26_i_3_n_0,
      O => flight_59_reg
    );
flight_60_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_60_reg_0,
      I4 => resetn,
      I5 => flight_24_i_3_n_0,
      O => flight_60_reg
    );
flight_61_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_61_reg_0,
      I4 => resetn,
      I5 => flight_24_i_3_n_0,
      O => flight_61_reg
    );
flight_62_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_62_reg_0,
      I4 => resetn,
      I5 => flight_26_i_3_n_0,
      O => flight_62_reg
    );
flight_63_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]_0\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_63_reg_0,
      I4 => resetn,
      I5 => flight_26_i_3_n_0,
      O => flight_63_reg
    );
flight_64_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_0\,
      I3 => flight_64_reg_0,
      I4 => resetn,
      I5 => flight_113_i_5_n_0,
      O => flight_64_reg
    );
flight_65_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]\,
      I3 => flight_65_reg_0,
      I4 => resetn,
      I5 => flight_113_i_5_n_0,
      O => flight_65_reg
    );
flight_66_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_0\,
      I3 => flight_66_reg_0,
      I4 => resetn,
      I5 => flight_114_i_4_n_0,
      O => flight_66_reg
    );
flight_67_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]\,
      I3 => flight_67_reg_0,
      I4 => resetn,
      I5 => flight_114_i_4_n_0,
      O => flight_67_reg
    );
flight_68_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_0\,
      I3 => flight_68_reg_0,
      I4 => resetn,
      I5 => flight_113_i_5_n_0,
      O => flight_68_reg
    );
flight_69_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]\,
      I3 => flight_69_reg_0,
      I4 => resetn,
      I5 => flight_113_i_5_n_0,
      O => flight_69_reg
    );
flight_70_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_0\,
      I3 => flight_70_reg_0,
      I4 => resetn,
      I5 => flight_114_i_4_n_0,
      O => flight_70_reg
    );
flight_71_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]\,
      I3 => flight_71_reg_0,
      I4 => resetn,
      I5 => flight_114_i_4_n_0,
      O => flight_71_reg
    );
flight_72_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_0\,
      I3 => flight_72_reg_0,
      I4 => resetn,
      I5 => flight_120_i_3_n_0,
      O => flight_72_reg
    );
flight_73_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]\,
      I3 => flight_73_reg_0,
      I4 => resetn,
      I5 => flight_120_i_3_n_0,
      O => flight_73_reg
    );
flight_74_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_0\,
      I3 => flight_74_reg_0,
      I4 => resetn,
      I5 => flight_122_i_3_n_0,
      O => flight_74_reg
    );
flight_75_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]\,
      I3 => flight_75_reg_0,
      I4 => resetn,
      I5 => flight_122_i_3_n_0,
      O => flight_75_reg
    );
flight_76_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_0\,
      I3 => flight_76_reg_0,
      I4 => resetn,
      I5 => flight_120_i_3_n_0,
      O => flight_76_reg
    );
flight_77_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]\,
      I3 => flight_77_reg_0,
      I4 => resetn,
      I5 => flight_120_i_3_n_0,
      O => flight_77_reg
    );
flight_78_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_0\,
      I3 => flight_78_reg_0,
      I4 => resetn,
      I5 => flight_122_i_3_n_0,
      O => flight_78_reg
    );
flight_79_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]\,
      I3 => flight_79_reg_0,
      I4 => resetn,
      I5 => flight_122_i_3_n_0,
      O => flight_79_reg
    );
flight_80_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]_0\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_80_reg_0,
      I4 => resetn,
      I5 => flight_113_i_5_n_0,
      O => flight_80_reg
    );
flight_81_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_81_reg_0,
      I4 => resetn,
      I5 => flight_113_i_5_n_0,
      O => flight_81_reg
    );
flight_82_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]_0\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_82_reg_0,
      I4 => resetn,
      I5 => flight_114_i_4_n_0,
      O => flight_82_reg
    );
flight_83_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_83_reg_0,
      I4 => resetn,
      I5 => flight_114_i_4_n_0,
      O => flight_83_reg
    );
flight_84_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]_0\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_84_reg_0,
      I4 => resetn,
      I5 => flight_113_i_5_n_0,
      O => flight_84_reg
    );
flight_85_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_85_reg_0,
      I4 => resetn,
      I5 => flight_113_i_5_n_0,
      O => flight_85_reg
    );
flight_86_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]_0\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_86_reg_0,
      I4 => resetn,
      I5 => flight_114_i_4_n_0,
      O => flight_86_reg
    );
flight_87_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_87_reg_0,
      I4 => resetn,
      I5 => flight_114_i_4_n_0,
      O => flight_87_reg
    );
flight_88_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]_0\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_88_reg_0,
      I4 => resetn,
      I5 => flight_120_i_3_n_0,
      O => flight_88_reg
    );
flight_89_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_89_reg_0,
      I4 => resetn,
      I5 => flight_120_i_3_n_0,
      O => flight_89_reg
    );
flight_90_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]_0\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_90_reg_0,
      I4 => resetn,
      I5 => flight_122_i_3_n_0,
      O => flight_90_reg
    );
flight_91_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_91_reg_0,
      I4 => resetn,
      I5 => flight_122_i_3_n_0,
      O => flight_91_reg
    );
flight_92_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]_0\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_92_reg_0,
      I4 => resetn,
      I5 => flight_120_i_3_n_0,
      O => flight_92_reg
    );
flight_93_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_93_reg_0,
      I4 => resetn,
      I5 => flight_120_i_3_n_0,
      O => flight_93_reg
    );
flight_94_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]_0\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_94_reg_0,
      I4 => resetn,
      I5 => flight_122_i_3_n_0,
      O => flight_94_reg
    );
flight_95_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \ram_source_reg[0]\,
      I1 => \^saved_source_reg[1]\,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => flight_95_reg_0,
      I4 => resetn,
      I5 => flight_122_i_3_n_0,
      O => flight_95_reg
    );
flight_96_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_96_reg_0,
      I4 => resetn,
      I5 => flight_113_i_5_n_0,
      O => flight_96_reg
    );
flight_97_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_97_reg_0,
      I4 => resetn,
      I5 => flight_113_i_5_n_0,
      O => flight_97_reg
    );
flight_98_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[5]\,
      I3 => flight_98_reg_0,
      I4 => resetn,
      I5 => flight_114_i_4_n_0,
      O => flight_98_reg
    );
flight_99_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FF000000"
    )
        port map (
      I0 => \^saved_source_reg[1]\,
      I1 => \d_first_counter_reg[2]\,
      I2 => \ram_source_reg[0]_1\,
      I3 => flight_99_reg_0,
      I4 => resetn,
      I5 => flight_114_i_4_n_0,
      O => flight_99_reg
    );
idle_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"808A"
    )
        port map (
      I0 => \^err_auto_in_d_ready\,
      I1 => state_1,
      I2 => \beatsLeft[1]_i_3__1_n_0\,
      I3 => \state_0_i_2__0_n_0\,
      O => \^counter_reg[0]_0\
    );
io_axi4_0_bready_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD7D"
    )
        port map (
      I0 => err_auto_in_d_bits_opcode(0),
      I1 => count,
      I2 => io_axi4_0_bready_INST_0_i_6_n_0,
      I3 => \^saved_size_reg[2]\,
      I4 => \beatsLeft[0]_i_3__1_n_0\,
      O => \^count_reg\
    );
io_axi4_0_bready_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFF5FFF11331FFF"
    )
        port map (
      I0 => c_io_deq_bits_size(1),
      I1 => Q(1),
      I2 => c_io_deq_bits_size(0),
      I3 => \^muxstateearly_0\,
      I4 => Q(0),
      I5 => \^state_1_reg\,
      O => io_axi4_0_bready_INST_0_i_6_n_0
    );
\maybe_full_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002A22"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => \^err_auto_in_d_ready\,
      I2 => state_0,
      I3 => \beatsLeft[1]_i_3__1_n_0\,
      I4 => \c_last_counter[3]_i_3_n_0\,
      I5 => E(0),
      O => \maybe_full_i_1__38_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \maybe_full_i_1__38_n_0\,
      Q => \^maybe_full_reg_0\,
      R => resetn_0
    );
\ram_opcode[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEA0000"
    )
        port map (
      I0 => \^muxstateearly_0\,
      I1 => \ram_opcode_reg[2]_1\(0),
      I2 => \ram_opcode_reg[2]_1\(1),
      I3 => \^state_1_reg\,
      I4 => muxStateEarly_1,
      O => \^xbar_auto_in_d_bits_opcode\(0)
    );
\ram_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => auto_in_c_bits_opcode(0),
      Q => c_io_deq_bits_opcode,
      R => '0'
    );
\ram_param[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88B888888888888"
    )
        port map (
      I0 => \saved_param_reg[1]\(0),
      I1 => full_0,
      I2 => c_io_deq_bits_param(1),
      I3 => c_io_deq_bits_param(0),
      I4 => \^muxstateearly_0\,
      I5 => muxStateEarly_1,
      O => \ram_param_reg[1]_0\(0)
    );
\ram_param[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8888888888888"
    )
        port map (
      I0 => \saved_param_reg[1]\(1),
      I1 => full_0,
      I2 => c_io_deq_bits_param(1),
      I3 => c_io_deq_bits_param(0),
      I4 => \^muxstateearly_0\,
      I5 => muxStateEarly_1,
      O => \ram_param_reg[1]_0\(1)
    );
\ram_param_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \saved_param_reg[1]_0\(0),
      Q => c_io_deq_bits_param(0),
      R => '0'
    );
\ram_param_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \saved_param_reg[1]_0\(1),
      Q => c_io_deq_bits_param(1),
      R => '0'
    );
\ram_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \saved_size_reg[2]_0\(0),
      Q => c_io_deq_bits_size(0),
      R => '0'
    );
\ram_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \saved_size_reg[2]_0\(1),
      Q => c_io_deq_bits_size(1),
      R => '0'
    );
\ram_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \saved_size_reg[2]_0\(2),
      Q => c_io_deq_bits_size(2),
      R => '0'
    );
\ram_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \saved_source_reg[3]\(0),
      Q => c_io_deq_bits_source(1),
      R => '0'
    );
\ram_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \saved_source_reg[3]\(1),
      Q => c_io_deq_bits_source(2),
      R => '0'
    );
\ram_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \saved_source_reg[3]\(2),
      Q => c_io_deq_bits_source(3),
      R => '0'
    );
\saved_param[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => c_io_deq_bits_param(1),
      I1 => c_io_deq_bits_param(0),
      I2 => \^muxstateearly_0\,
      I3 => muxStateEarly_1,
      O => D(0)
    );
\saved_param[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => c_io_deq_bits_param(1),
      I1 => c_io_deq_bits_param(0),
      I2 => \^muxstateearly_0\,
      I3 => muxStateEarly_1,
      O => D(1)
    );
\saved_size[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^state_1_reg\,
      I1 => Q(0),
      I2 => \^muxstateearly_0\,
      I3 => c_io_deq_bits_size(0),
      O => \^err_auto_in_d_bits_size\(0)
    );
\saved_size[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^state_1_reg\,
      I1 => Q(1),
      I2 => \^muxstateearly_0\,
      I3 => c_io_deq_bits_size(1),
      O => \^err_auto_in_d_bits_size\(1)
    );
\saved_size[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^state_1_reg\,
      I1 => Q(2),
      I2 => \^muxstateearly_0\,
      I3 => c_io_deq_bits_size(2),
      O => \^saved_size_reg[2]\
    );
\saved_source[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA202020"
    )
        port map (
      I0 => muxStateEarly_1,
      I1 => \^state_1_reg\,
      I2 => \ram_source_reg[3]_0\(0),
      I3 => \^muxstateearly_0\,
      I4 => c_io_deq_bits_source(1),
      I5 => \b_delay_reg[0]_1\,
      O => \^saved_source_reg[0]\
    );
\saved_source[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA202020"
    )
        port map (
      I0 => muxStateEarly_1,
      I1 => \^state_1_reg\,
      I2 => \ram_source_reg[3]_0\(1),
      I3 => \^muxstateearly_0\,
      I4 => c_io_deq_bits_source(2),
      I5 => \b_delay_reg[0]_0\,
      O => \^saved_source_reg[1]\
    );
\saved_source[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA202020"
    )
        port map (
      I0 => muxStateEarly_1,
      I1 => \^state_1_reg\,
      I2 => \ram_source_reg[3]_0\(2),
      I3 => \^muxstateearly_0\,
      I4 => c_io_deq_bits_source(3),
      I5 => \b_delay_reg[0]\,
      O => \^saved_source_reg[2]\
    );
\state_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCCCCA"
    )
        port map (
      I0 => \state_0_i_2__0_n_0\,
      I1 => state_0,
      I2 => beatsLeft(3),
      I3 => beatsLeft(0),
      I4 => beatsLeft(2),
      I5 => beatsLeft(1),
      O => \^muxstateearly_0\
    );
\state_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200AAAAAAAA"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => \c_last_counter_reg[3]_0\(3),
      I2 => \c_last_counter_reg[3]_0\(2),
      I3 => \c_last_counter_reg[3]_0\(0),
      I4 => \c_last_counter_reg[3]_0\(1),
      I5 => state_0_i_3_n_0,
      O => \state_0_i_2__0_n_0\
    );
state_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => c_io_deq_bits_size(2),
      I1 => c_io_deq_bits_size(0),
      I2 => c_io_deq_bits_size(1),
      I3 => c_io_deq_bits_opcode,
      O => state_0_i_3_n_0
    );
\state_1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_1_reg\,
      O => err_auto_in_d_bits_denied
    );
\state_1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555555C"
    )
        port map (
      I0 => state_1,
      I1 => \beatsLeft[2]_i_3__0_n_0\,
      I2 => beatsLeft(3),
      I3 => beatsLeft(0),
      I4 => beatsLeft(2),
      I5 => beatsLeft(1),
      O => \^state_1_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_Queue_5 is
  port (
    ram_denied : out STD_LOGIC;
    \elts_1_data_reg[16]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \elts_1_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \free_reg[3]\ : out STD_LOGIC;
    \free_reg[1]\ : out STD_LOGIC;
    \free_reg[0]\ : out STD_LOGIC;
    \free_reg[1]_0\ : out STD_LOGIC;
    \free_reg[2]\ : out STD_LOGIC;
    \free_reg[1]_1\ : out STD_LOGIC;
    \elts_0_beats_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_3_reg[0]\ : out STD_LOGIC;
    \state_reg[1]\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    xbar_auto_in_d_ready : out STD_LOGIC;
    p_231_in : out STD_LOGIC;
    \elts_0_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \elts_1_data_reg[13]\ : out STD_LOGIC;
    \elts_1_data_reg[14]\ : out STD_LOGIC;
    \elts_1_data_reg[15]\ : out STD_LOGIC;
    \free_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \free_reg[0]_0\ : out STD_LOGIC;
    \free_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \free_reg[0]_1\ : out STD_LOGIC;
    \free_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_3\ : out STD_LOGIC;
    \free_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_5\ : out STD_LOGIC;
    \free_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_7\ : out STD_LOGIC;
    \free_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_9\ : out STD_LOGIC;
    \free_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_11\ : out STD_LOGIC;
    \free_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_13\ : out STD_LOGIC;
    \free_reg[1]_2\ : out STD_LOGIC;
    \free_reg[7]\ : out STD_LOGIC;
    \free_reg[6]\ : out STD_LOGIC;
    \free_reg[5]\ : out STD_LOGIC;
    \free_reg[4]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sinkD_io_q_bits_last : out STD_LOGIC;
    \d_last_counter_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \free_reg[7]_0\ : out STD_LOGIC;
    \free_reg[1]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \free_reg[1]_4\ : out STD_LOGIC;
    \elts_1_beats_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_auto_mbypass_out_d_bits_denied : in STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_size_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC;
    valid_1 : in STD_LOGIC;
    \cam_d_0_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    state_0_reg : in STD_LOGIC;
    full : in STD_LOGIC;
    bypass_reg_rep : in STD_LOGIC;
    valid_1_reg : in STD_LOGIC;
    resetn : in STD_LOGIC;
    d_drop : in STD_LOGIC;
    \elts_1_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    header : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[1]_1\ : in STD_LOGIC;
    d_io_deq_bits_denied : in STD_LOGIC;
    \free_reg[0]_14\ : in STD_LOGIC;
    \free_reg[3]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    a_first_reg : in STD_LOGIC;
    \free_reg[0]_15\ : in STD_LOGIC;
    \free_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cdc_reg_reg[15]\ : in STD_LOGIC;
    a_first_reg_0 : in STD_LOGIC;
    \r_4_reg[2]\ : in STD_LOGIC;
    \free_reg[0]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_first_reg_1 : in STD_LOGIC;
    \free_reg[0]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_first_reg_2 : in STD_LOGIC;
    \free_reg[0]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_first_reg_3 : in STD_LOGIC;
    \free_reg[0]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_first_reg_4 : in STD_LOGIC;
    \free_reg[0]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_first_reg_5 : in STD_LOGIC;
    \free_reg[0]_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_2\ : in STD_LOGIC;
    full_reg : in STD_LOGIC;
    sinkD_io_q_valid : in STD_LOGIC;
    \saved_opcode_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    repeat_bundleIn_0_d_bits_data_mux_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    atomics_auto_in_d_bits_data : in STD_LOGIC_VECTOR ( 29 downto 0 );
    repeat_index : in STD_LOGIC;
    \d_last_counter_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_last_counter_reg[3]_1\ : in STD_LOGIC;
    chiplink_auto_mbypass_out_d_bits_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \saved_param_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : in STD_LOGIC;
    \free_reg[1]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_Queue_5 : entity is "FPGA_Queue_5";
end meisha_chiplink_master_0_1_FPGA_Queue_5;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_Queue_5 is
  signal \_GEN_8\ : STD_LOGIC;
  signal d_io_deq_bits_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal d_io_deq_bits_param : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal d_io_deq_bits_size : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal d_last : STD_LOGIC;
  signal \d_last_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \d_last_counter[2]_i_2_n_0\ : STD_LOGIC;
  signal \d_last_counter[3]_i_4_n_0\ : STD_LOGIC;
  signal \elts_0_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[18]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[21]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[25]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[26]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[29]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[30]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \elts_0_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \elts_0_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[13]\ : STD_LOGIC;
  signal \^elts_1_data_reg[14]\ : STD_LOGIC;
  signal \^elts_1_data_reg[15]\ : STD_LOGIC;
  signal \^elts_1_data_reg[16]\ : STD_LOGIC;
  signal \^free_reg[0]\ : STD_LOGIC;
  signal \^free_reg[0]_0\ : STD_LOGIC;
  signal \^free_reg[0]_1\ : STD_LOGIC;
  signal \^free_reg[0]_11\ : STD_LOGIC;
  signal \^free_reg[0]_13\ : STD_LOGIC;
  signal \^free_reg[0]_3\ : STD_LOGIC;
  signal \^free_reg[0]_5\ : STD_LOGIC;
  signal \^free_reg[0]_7\ : STD_LOGIC;
  signal \^free_reg[0]_9\ : STD_LOGIC;
  signal \^free_reg[1]\ : STD_LOGIC;
  signal \^free_reg[1]_0\ : STD_LOGIC;
  signal \^free_reg[1]_2\ : STD_LOGIC;
  signal \^free_reg[1]_4\ : STD_LOGIC;
  signal maybe_full : STD_LOGIC;
  signal maybe_full_i_1_n_0 : STD_LOGIC;
  signal \maybe_full_i_2__7_n_0\ : STD_LOGIC;
  signal ram_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ram_opcode_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_opcode_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_opcode_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_param_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_param_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_size_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_size_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_source_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_source_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_source_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_source_reg_n_0_[3]\ : STD_LOGIC;
  signal \ram_source_reg_n_0_[4]\ : STD_LOGIC;
  signal \ram_source_reg_n_0_[5]\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_3[3]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \d_last_counter[0]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \d_last_counter[2]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \elts_1_beats[0]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \elts_1_beats[1]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \elts_1_beats[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \elts_1_beats[3]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \elts_1_beats[4]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \elts_1_data[10]_i_2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \elts_1_data[13]_i_2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \elts_1_data[15]_i_2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \elts_1_data[4]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \elts_1_data[5]_i_2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \elts_1_data[7]_i_2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \elts_1_data[9]_i_2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of elts_1_last_i_1 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of elts_1_last_i_2 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \free[1]_i_2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \free[2]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \free[3]_i_3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \free[5]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \free[5]_i_2__4\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \free[6]_i_3\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \free[7]_i_2__7\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \free[7]_i_5\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \free[7]_i_7\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of io_axi4_0_bready_INST_0_i_4 : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \ram_opcode[2]_i_3__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \ram_opcode[2]_i_4\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \state[1]_i_3\ : label is "soft_lutpair275";
begin
  \elts_1_data_reg[13]\ <= \^elts_1_data_reg[13]\;
  \elts_1_data_reg[14]\ <= \^elts_1_data_reg[14]\;
  \elts_1_data_reg[15]\ <= \^elts_1_data_reg[15]\;
  \elts_1_data_reg[16]\ <= \^elts_1_data_reg[16]\;
  \free_reg[0]\ <= \^free_reg[0]\;
  \free_reg[0]_0\ <= \^free_reg[0]_0\;
  \free_reg[0]_1\ <= \^free_reg[0]_1\;
  \free_reg[0]_11\ <= \^free_reg[0]_11\;
  \free_reg[0]_13\ <= \^free_reg[0]_13\;
  \free_reg[0]_3\ <= \^free_reg[0]_3\;
  \free_reg[0]_5\ <= \^free_reg[0]_5\;
  \free_reg[0]_7\ <= \^free_reg[0]_7\;
  \free_reg[0]_9\ <= \^free_reg[0]_9\;
  \free_reg[1]\ <= \^free_reg[1]\;
  \free_reg[1]_0\ <= \^free_reg[1]_0\;
  \free_reg[1]_2\ <= \^free_reg[1]_2\;
  \free_reg[1]_4\ <= \^free_reg[1]_4\;
\counter_3[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0E"
    )
        port map (
      I0 => state_0_reg,
      I1 => full,
      I2 => \^elts_1_data_reg[16]\,
      I3 => bypass_reg_rep,
      O => \counter_3_reg[0]\
    );
\d_first_counter[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^elts_1_data_reg[16]\,
      I1 => bypass_reg_rep,
      I2 => full,
      I3 => state_0_reg,
      O => p_231_in
    );
\d_last_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \d_last_counter[0]_i_2_n_0\,
      I1 => \d_last_counter_reg[3]_0\(3),
      I2 => \d_last_counter_reg[3]_0\(2),
      I3 => \d_last_counter_reg[3]_0\(1),
      I4 => \d_last_counter_reg[3]_0\(0),
      O => \d_last_counter_reg[3]\(0)
    );
\d_last_counter[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => d_io_deq_bits_opcode(0),
      I1 => \saved_size_reg[2]\(0),
      I2 => d_io_deq_bits_size(0),
      I3 => d_io_deq_bits_size(1),
      O => \d_last_counter[0]_i_2_n_0\
    );
\d_last_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000000FFF8"
    )
        port map (
      I0 => \saved_size_reg[2]\(0),
      I1 => d_io_deq_bits_opcode(0),
      I2 => \d_last_counter_reg[3]_0\(3),
      I3 => \d_last_counter_reg[3]_0\(2),
      I4 => \d_last_counter_reg[3]_0\(1),
      I5 => \d_last_counter_reg[3]_0\(0),
      O => \d_last_counter_reg[3]\(1)
    );
\d_last_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F00E"
    )
        port map (
      I0 => \d_last_counter[2]_i_2_n_0\,
      I1 => \d_last_counter_reg[3]_0\(3),
      I2 => \d_last_counter_reg[3]_0\(2),
      I3 => \d_last_counter_reg[3]_0\(1),
      I4 => \d_last_counter_reg[3]_0\(0),
      O => \d_last_counter_reg[3]\(2)
    );
\d_last_counter[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A080"
    )
        port map (
      I0 => d_io_deq_bits_opcode(0),
      I1 => d_io_deq_bits_size(1),
      I2 => \saved_size_reg[2]\(0),
      I3 => d_io_deq_bits_size(0),
      O => \d_last_counter[2]_i_2_n_0\
    );
\d_last_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100004100000000"
    )
        port map (
      I0 => valid_1,
      I1 => \state_reg[0]_0\,
      I2 => \_GEN_8\,
      I3 => \state_reg[1]_0\,
      I4 => d_io_deq_bits_opcode(0),
      I5 => sinkD_io_q_valid,
      O => E(0)
    );
\d_last_counter[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => \d_last_counter[3]_i_4_n_0\,
      I1 => \d_last_counter_reg[3]_0\(3),
      I2 => \d_last_counter_reg[3]_0\(2),
      I3 => \d_last_counter_reg[3]_0\(1),
      I4 => \d_last_counter_reg[3]_0\(0),
      O => \d_last_counter_reg[3]\(3)
    );
\d_last_counter[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => d_io_deq_bits_opcode(0),
      I1 => d_io_deq_bits_size(1),
      I2 => \saved_size_reg[2]\(0),
      O => \d_last_counter[3]_i_4_n_0\
    );
data_reg_0_7_0_5_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_source_reg_n_0_[0]\,
      I1 => \^elts_1_data_reg[16]\,
      I2 => \saved_source_reg[5]\(0),
      O => \^free_reg[1]_0\
    );
data_reg_0_7_0_5_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_source_reg_n_0_[2]\,
      I1 => \^elts_1_data_reg[16]\,
      I2 => \saved_source_reg[5]\(2),
      O => \^free_reg[1]\
    );
data_reg_0_7_0_5_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_source_reg_n_0_[1]\,
      I1 => \^elts_1_data_reg[16]\,
      I2 => \saved_source_reg[5]\(1),
      O => \^free_reg[0]\
    );
\elts_0_beats[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000008000800"
    )
        port map (
      I0 => \saved_size_reg[2]\(0),
      I1 => d_io_deq_bits_size(0),
      I2 => d_io_deq_bits_size(1),
      I3 => d_io_deq_bits_opcode(0),
      I4 => Q(0),
      I5 => valid_1,
      O => \elts_0_beats_reg[4]\(0)
    );
\elts_0_beats[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000008000800"
    )
        port map (
      I0 => \saved_size_reg[2]\(0),
      I1 => d_io_deq_bits_size(1),
      I2 => d_io_deq_bits_size(0),
      I3 => d_io_deq_bits_opcode(0),
      I4 => Q(1),
      I5 => valid_1,
      O => \elts_0_beats_reg[4]\(1)
    );
\elts_0_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8BB"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(0),
      I1 => valid_1,
      I2 => \elts_0_data[0]_i_2_n_0\,
      I3 => \state_reg[1]_0\,
      I4 => \state_reg[0]_0\,
      O => \elts_0_data_reg[31]\(0)
    );
\elts_0_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA88A0000088A0"
    )
        port map (
      I0 => \state_reg[1]_0\,
      I1 => repeat_bundleIn_0_d_bits_data_mux_0(0),
      I2 => atomics_auto_in_d_bits_data(0),
      I3 => repeat_index,
      I4 => \^elts_1_data_reg[16]\,
      I5 => ram_data(0),
      O => \elts_0_data[0]_i_2_n_0\
    );
\elts_0_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(10),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[10]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => d_io_deq_bits_size(1),
      O => \elts_0_data_reg[31]\(10)
    );
\elts_0_data[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(10),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(9),
      I3 => atomics_auto_in_d_bits_data(9),
      I4 => repeat_index,
      O => \elts_0_data[10]_i_2_n_0\
    );
\elts_0_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(11),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[11]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => \saved_size_reg[2]\(0),
      O => \elts_0_data_reg[31]\(11)
    );
\elts_0_data[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(11),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(10),
      I3 => atomics_auto_in_d_bits_data(10),
      I4 => repeat_index,
      O => \elts_0_data[11]_i_2_n_0\
    );
\elts_0_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BB88888888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(12),
      I1 => valid_1,
      I2 => \^elts_1_data_reg[16]\,
      I3 => ram_data(12),
      I4 => \cam_d_0_data_reg[31]\(12),
      I5 => \state_reg[1]_1\,
      O => \elts_0_data_reg[31]\(12)
    );
\elts_0_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(13),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[13]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => \^elts_1_data_reg[13]\,
      O => \elts_0_data_reg[31]\(13)
    );
\elts_0_data[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(13),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(11),
      I3 => atomics_auto_in_d_bits_data(11),
      I4 => repeat_index,
      O => \elts_0_data[13]_i_2_n_0\
    );
\elts_0_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(14),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[14]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => \^elts_1_data_reg[14]\,
      O => \elts_0_data_reg[31]\(14)
    );
\elts_0_data[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(14),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(12),
      I3 => atomics_auto_in_d_bits_data(12),
      I4 => repeat_index,
      O => \elts_0_data[14]_i_2_n_0\
    );
\elts_0_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(15),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[15]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => \^elts_1_data_reg[15]\,
      O => \elts_0_data_reg[31]\(15)
    );
\elts_0_data[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(15),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(13),
      I3 => atomics_auto_in_d_bits_data(13),
      I4 => repeat_index,
      O => \elts_0_data[15]_i_2_n_0\
    );
\elts_0_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(16),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[16]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => header(0),
      O => \elts_0_data_reg[31]\(16)
    );
\elts_0_data[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(16),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(14),
      I3 => atomics_auto_in_d_bits_data(14),
      I4 => repeat_index,
      O => \elts_0_data[16]_i_2_n_0\
    );
\elts_0_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(17),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[17]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => header(1),
      O => \elts_0_data_reg[31]\(17)
    );
\elts_0_data[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(17),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(15),
      I3 => atomics_auto_in_d_bits_data(15),
      I4 => repeat_index,
      O => \elts_0_data[17]_i_2_n_0\
    );
\elts_0_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(18),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[18]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => header(2),
      O => \elts_0_data_reg[31]\(18)
    );
\elts_0_data[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(18),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(16),
      I3 => atomics_auto_in_d_bits_data(16),
      I4 => repeat_index,
      O => \elts_0_data[18]_i_2_n_0\
    );
\elts_0_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(19),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[19]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => header(3),
      O => \elts_0_data_reg[31]\(19)
    );
\elts_0_data[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(19),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(17),
      I3 => atomics_auto_in_d_bits_data(17),
      I4 => repeat_index,
      O => \elts_0_data[19]_i_2_n_0\
    );
\elts_0_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBBBB"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(1),
      I1 => valid_1,
      I2 => \state_reg[1]_0\,
      I3 => \state_reg[0]_0\,
      I4 => \elts_0_data[1]_i_2_n_0\,
      O => \elts_0_data_reg[31]\(1)
    );
\elts_0_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5D5D7F7F5D7F7F"
    )
        port map (
      I0 => \state_reg[1]_0\,
      I1 => \^elts_1_data_reg[16]\,
      I2 => ram_data(1),
      I3 => repeat_index,
      I4 => atomics_auto_in_d_bits_data(1),
      I5 => repeat_bundleIn_0_d_bits_data_mux_0(1),
      O => \elts_0_data[1]_i_2_n_0\
    );
\elts_0_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(20),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[20]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => header(4),
      O => \elts_0_data_reg[31]\(20)
    );
\elts_0_data[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(20),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(18),
      I3 => atomics_auto_in_d_bits_data(18),
      I4 => repeat_index,
      O => \elts_0_data[20]_i_2_n_0\
    );
\elts_0_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(21),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[21]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => header(5),
      O => \elts_0_data_reg[31]\(21)
    );
\elts_0_data[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(21),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(19),
      I3 => atomics_auto_in_d_bits_data(19),
      I4 => repeat_index,
      O => \elts_0_data[21]_i_2_n_0\
    );
\elts_0_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(22),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[22]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => header(6),
      O => \elts_0_data_reg[31]\(22)
    );
\elts_0_data[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(22),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(20),
      I3 => atomics_auto_in_d_bits_data(20),
      I4 => repeat_index,
      O => \elts_0_data[22]_i_2_n_0\
    );
\elts_0_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(23),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[23]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => header(7),
      O => \elts_0_data_reg[31]\(23)
    );
\elts_0_data[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(23),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(21),
      I3 => atomics_auto_in_d_bits_data(21),
      I4 => repeat_index,
      O => \elts_0_data[23]_i_2_n_0\
    );
\elts_0_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(24),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[24]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => header(8),
      O => \elts_0_data_reg[31]\(24)
    );
\elts_0_data[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(24),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(22),
      I3 => atomics_auto_in_d_bits_data(22),
      I4 => repeat_index,
      O => \elts_0_data[24]_i_2_n_0\
    );
\elts_0_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(25),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[25]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => header(9),
      O => \elts_0_data_reg[31]\(25)
    );
\elts_0_data[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(25),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(23),
      I3 => atomics_auto_in_d_bits_data(23),
      I4 => repeat_index,
      O => \elts_0_data[25]_i_2_n_0\
    );
\elts_0_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(26),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[26]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => header(10),
      O => \elts_0_data_reg[31]\(26)
    );
\elts_0_data[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(26),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(24),
      I3 => atomics_auto_in_d_bits_data(24),
      I4 => repeat_index,
      O => \elts_0_data[26]_i_2_n_0\
    );
\elts_0_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(27),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[27]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => header(11),
      O => \elts_0_data_reg[31]\(27)
    );
\elts_0_data[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(27),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(25),
      I3 => atomics_auto_in_d_bits_data(25),
      I4 => repeat_index,
      O => \elts_0_data[27]_i_2_n_0\
    );
\elts_0_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(28),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[28]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => header(12),
      O => \elts_0_data_reg[31]\(28)
    );
\elts_0_data[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(28),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(26),
      I3 => atomics_auto_in_d_bits_data(26),
      I4 => repeat_index,
      O => \elts_0_data[28]_i_2_n_0\
    );
\elts_0_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(29),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[29]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => header(13),
      O => \elts_0_data_reg[31]\(29)
    );
\elts_0_data[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(29),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(27),
      I3 => atomics_auto_in_d_bits_data(27),
      I4 => repeat_index,
      O => \elts_0_data[29]_i_2_n_0\
    );
\elts_0_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BB88888888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(2),
      I1 => valid_1,
      I2 => \^elts_1_data_reg[16]\,
      I3 => ram_data(2),
      I4 => \cam_d_0_data_reg[31]\(2),
      I5 => \state_reg[1]_1\,
      O => \elts_0_data_reg[31]\(2)
    );
\elts_0_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(30),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[30]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => header(14),
      O => \elts_0_data_reg[31]\(30)
    );
\elts_0_data[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(30),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(28),
      I3 => atomics_auto_in_d_bits_data(28),
      I4 => repeat_index,
      O => \elts_0_data[30]_i_2_n_0\
    );
\elts_0_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(31),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[31]_i_3_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => header(15),
      O => \elts_0_data_reg[31]\(31)
    );
\elts_0_data[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(31),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(29),
      I3 => atomics_auto_in_d_bits_data(29),
      I4 => repeat_index,
      O => \elts_0_data[31]_i_3_n_0\
    );
\elts_0_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(3),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[3]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => d_io_deq_bits_opcode(0),
      O => \elts_0_data_reg[31]\(3)
    );
\elts_0_data[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(3),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(2),
      I3 => atomics_auto_in_d_bits_data(2),
      I4 => repeat_index,
      O => \elts_0_data[3]_i_2_n_0\
    );
\elts_0_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(4),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[4]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => d_io_deq_bits_opcode(1),
      O => \elts_0_data_reg[31]\(4)
    );
\elts_0_data[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(4),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(3),
      I3 => atomics_auto_in_d_bits_data(3),
      I4 => repeat_index,
      O => \elts_0_data[4]_i_2_n_0\
    );
\elts_0_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(5),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[5]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => d_io_deq_bits_opcode(2),
      O => \elts_0_data_reg[31]\(5)
    );
\elts_0_data[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(5),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(4),
      I3 => atomics_auto_in_d_bits_data(4),
      I4 => repeat_index,
      O => \elts_0_data[5]_i_2_n_0\
    );
\elts_0_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(6),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[6]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => d_io_deq_bits_param(0),
      O => \elts_0_data_reg[31]\(6)
    );
\elts_0_data[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(6),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(5),
      I3 => atomics_auto_in_d_bits_data(5),
      I4 => repeat_index,
      O => \elts_0_data[6]_i_2_n_0\
    );
\elts_0_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(7),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[7]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => d_io_deq_bits_param(1),
      O => \elts_0_data_reg[31]\(7)
    );
\elts_0_data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(7),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(6),
      I3 => atomics_auto_in_d_bits_data(6),
      I4 => repeat_index,
      O => \elts_0_data[7]_i_2_n_0\
    );
\elts_0_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(8),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[8]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => d_io_deq_bits_denied,
      O => \elts_0_data_reg[31]\(8)
    );
\elts_0_data[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(8),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(7),
      I3 => atomics_auto_in_d_bits_data(7),
      I4 => repeat_index,
      O => \elts_0_data[8]_i_2_n_0\
    );
\elts_0_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8B8B888888"
    )
        port map (
      I0 => \elts_1_data_reg[31]_0\(9),
      I1 => valid_1,
      I2 => \state_reg[0]_0\,
      I3 => \elts_0_data[9]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => d_io_deq_bits_size(0),
      O => \elts_0_data_reg[31]\(9)
    );
\elts_0_data[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_data(9),
      I1 => \^elts_1_data_reg[16]\,
      I2 => repeat_bundleIn_0_d_bits_data_mux_0(8),
      I3 => atomics_auto_in_d_bits_data(8),
      I4 => repeat_index,
      O => \elts_0_data[9]_i_2_n_0\
    );
\elts_1_beats[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0700F8FF"
    )
        port map (
      I0 => d_io_deq_bits_size(0),
      I1 => d_io_deq_bits_size(1),
      I2 => \saved_size_reg[2]\(0),
      I3 => d_io_deq_bits_opcode(0),
      I4 => \_GEN_8\,
      O => D(0)
    );
\elts_1_beats[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9BBBAAAA"
    )
        port map (
      I0 => \_GEN_8\,
      I1 => \saved_size_reg[2]\(0),
      I2 => d_io_deq_bits_size(0),
      I3 => d_io_deq_bits_size(1),
      I4 => d_io_deq_bits_opcode(0),
      O => D(1)
    );
\elts_1_beats[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200C0000"
    )
        port map (
      I0 => \_GEN_8\,
      I1 => \saved_size_reg[2]\(0),
      I2 => d_io_deq_bits_size(0),
      I3 => d_io_deq_bits_size(1),
      I4 => d_io_deq_bits_opcode(0),
      O => D(2)
    );
\elts_1_beats[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \saved_size_reg[2]\(0),
      I1 => d_io_deq_bits_size(0),
      I2 => d_io_deq_bits_size(1),
      I3 => d_io_deq_bits_opcode(0),
      O => D(3)
    );
\elts_1_beats[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \saved_size_reg[2]\(0),
      I1 => d_io_deq_bits_size(1),
      I2 => d_io_deq_bits_size(0),
      I3 => d_io_deq_bits_opcode(0),
      O => D(4)
    );
\elts_1_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8FF"
    )
        port map (
      I0 => ram_data(0),
      I1 => \^elts_1_data_reg[16]\,
      I2 => \cam_d_0_data_reg[31]\(0),
      I3 => \state_reg[1]_0\,
      I4 => \state_reg[0]_0\,
      O => \elts_1_data_reg[31]\(0)
    );
\elts_1_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(10),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(10),
      I4 => \state_reg[1]_0\,
      I5 => d_io_deq_bits_size(1),
      O => \elts_1_data_reg[31]\(10)
    );
\elts_1_data[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_size_reg_n_0_[1]\,
      I1 => \^elts_1_data_reg[16]\,
      I2 => chiplink_auto_mbypass_out_d_bits_size(1),
      O => d_io_deq_bits_size(1)
    );
\elts_1_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(11),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(11),
      I4 => \state_reg[1]_0\,
      I5 => \saved_size_reg[2]\(0),
      O => \elts_1_data_reg[31]\(11)
    );
\elts_1_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D800"
    )
        port map (
      I0 => \^elts_1_data_reg[16]\,
      I1 => ram_data(12),
      I2 => \cam_d_0_data_reg[31]\(12),
      I3 => \state_reg[1]_0\,
      I4 => \state_reg[0]_0\,
      O => \elts_1_data_reg[31]\(12)
    );
\elts_1_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(13),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(13),
      I4 => \state_reg[1]_0\,
      I5 => \^elts_1_data_reg[13]\,
      O => \elts_1_data_reg[31]\(13)
    );
\elts_1_data[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_source_reg_n_0_[3]\,
      I1 => \^elts_1_data_reg[16]\,
      I2 => \saved_source_reg[5]\(3),
      O => \^elts_1_data_reg[13]\
    );
\elts_1_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(14),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(14),
      I4 => \state_reg[1]_0\,
      I5 => \^elts_1_data_reg[14]\,
      O => \elts_1_data_reg[31]\(14)
    );
\elts_1_data[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_source_reg_n_0_[4]\,
      I1 => \^elts_1_data_reg[16]\,
      I2 => \saved_source_reg[5]\(4),
      O => \^elts_1_data_reg[14]\
    );
\elts_1_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(15),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(15),
      I4 => \state_reg[1]_0\,
      I5 => \^elts_1_data_reg[15]\,
      O => \elts_1_data_reg[31]\(15)
    );
\elts_1_data[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_source_reg_n_0_[5]\,
      I1 => \^elts_1_data_reg[16]\,
      I2 => \saved_source_reg[5]\(5),
      O => \^elts_1_data_reg[15]\
    );
\elts_1_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(16),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(16),
      I4 => \state_reg[1]_0\,
      I5 => header(0),
      O => \elts_1_data_reg[31]\(16)
    );
\elts_1_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(17),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(17),
      I4 => \state_reg[1]_0\,
      I5 => header(1),
      O => \elts_1_data_reg[31]\(17)
    );
\elts_1_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(18),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(18),
      I4 => \state_reg[1]_0\,
      I5 => header(2),
      O => \elts_1_data_reg[31]\(18)
    );
\elts_1_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(19),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(19),
      I4 => \state_reg[1]_0\,
      I5 => header(3),
      O => \elts_1_data_reg[31]\(19)
    );
\elts_1_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEE5555"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => \cam_d_0_data_reg[31]\(1),
      I2 => ram_data(1),
      I3 => \^elts_1_data_reg[16]\,
      I4 => \state_reg[1]_0\,
      O => \elts_1_data_reg[31]\(1)
    );
\elts_1_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(20),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(20),
      I4 => \state_reg[1]_0\,
      I5 => header(4),
      O => \elts_1_data_reg[31]\(20)
    );
\elts_1_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(21),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(21),
      I4 => \state_reg[1]_0\,
      I5 => header(5),
      O => \elts_1_data_reg[31]\(21)
    );
\elts_1_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(22),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(22),
      I4 => \state_reg[1]_0\,
      I5 => header(6),
      O => \elts_1_data_reg[31]\(22)
    );
\elts_1_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(23),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(23),
      I4 => \state_reg[1]_0\,
      I5 => header(7),
      O => \elts_1_data_reg[31]\(23)
    );
\elts_1_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(24),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(24),
      I4 => \state_reg[1]_0\,
      I5 => header(8),
      O => \elts_1_data_reg[31]\(24)
    );
\elts_1_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(25),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(25),
      I4 => \state_reg[1]_0\,
      I5 => header(9),
      O => \elts_1_data_reg[31]\(25)
    );
\elts_1_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(26),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(26),
      I4 => \state_reg[1]_0\,
      I5 => header(10),
      O => \elts_1_data_reg[31]\(26)
    );
\elts_1_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(27),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(27),
      I4 => \state_reg[1]_0\,
      I5 => header(11),
      O => \elts_1_data_reg[31]\(27)
    );
\elts_1_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(28),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(28),
      I4 => \state_reg[1]_0\,
      I5 => header(12),
      O => \elts_1_data_reg[31]\(28)
    );
\elts_1_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(29),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(29),
      I4 => \state_reg[1]_0\,
      I5 => header(13),
      O => \elts_1_data_reg[31]\(29)
    );
\elts_1_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D800"
    )
        port map (
      I0 => \^elts_1_data_reg[16]\,
      I1 => ram_data(2),
      I2 => \cam_d_0_data_reg[31]\(2),
      I3 => \state_reg[1]_0\,
      I4 => \state_reg[0]_0\,
      O => \elts_1_data_reg[31]\(2)
    );
\elts_1_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(30),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(30),
      I4 => \state_reg[1]_0\,
      I5 => header(14),
      O => \elts_1_data_reg[31]\(30)
    );
\elts_1_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(31),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(31),
      I4 => \state_reg[1]_0\,
      I5 => header(15),
      O => \elts_1_data_reg[31]\(31)
    );
\elts_1_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(3),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(3),
      I4 => \state_reg[1]_0\,
      I5 => d_io_deq_bits_opcode(0),
      O => \elts_1_data_reg[31]\(3)
    );
\elts_1_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(4),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(4),
      I4 => \state_reg[1]_0\,
      I5 => d_io_deq_bits_opcode(1),
      O => \elts_1_data_reg[31]\(4)
    );
\elts_1_data[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_opcode_reg_n_0_[1]\,
      I1 => \^elts_1_data_reg[16]\,
      I2 => \saved_opcode_reg[2]\(1),
      O => d_io_deq_bits_opcode(1)
    );
\elts_1_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(5),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(5),
      I4 => \state_reg[1]_0\,
      I5 => d_io_deq_bits_opcode(2),
      O => \elts_1_data_reg[31]\(5)
    );
\elts_1_data[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_opcode_reg_n_0_[2]\,
      I1 => \^elts_1_data_reg[16]\,
      I2 => \saved_opcode_reg[2]\(2),
      O => d_io_deq_bits_opcode(2)
    );
\elts_1_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(6),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(6),
      I4 => \state_reg[1]_0\,
      I5 => d_io_deq_bits_param(0),
      O => \elts_1_data_reg[31]\(6)
    );
\elts_1_data[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_param_reg_n_0_[0]\,
      I1 => \^elts_1_data_reg[16]\,
      I2 => \saved_param_reg[1]\(0),
      O => d_io_deq_bits_param(0)
    );
\elts_1_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(7),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(7),
      I4 => \state_reg[1]_0\,
      I5 => d_io_deq_bits_param(1),
      O => \elts_1_data_reg[31]\(7)
    );
\elts_1_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_param_reg_n_0_[1]\,
      I1 => \^elts_1_data_reg[16]\,
      I2 => \saved_param_reg[1]\(1),
      O => d_io_deq_bits_param(1)
    );
\elts_1_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(8),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(8),
      I4 => \state_reg[1]_0\,
      I5 => d_io_deq_bits_denied,
      O => \elts_1_data_reg[31]\(8)
    );
\elts_1_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA555545400000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => ram_data(9),
      I2 => \^elts_1_data_reg[16]\,
      I3 => \cam_d_0_data_reg[31]\(9),
      I4 => \state_reg[1]_0\,
      I5 => d_io_deq_bits_size(0),
      O => \elts_1_data_reg[31]\(9)
    );
\elts_1_data[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_size_reg_n_0_[0]\,
      I1 => \^elts_1_data_reg[16]\,
      I2 => chiplink_auto_mbypass_out_d_bits_size(0),
      O => d_io_deq_bits_size(0)
    );
elts_1_last_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02008082"
    )
        port map (
      I0 => d_last,
      I1 => d_io_deq_bits_opcode(0),
      I2 => \state_reg[1]_0\,
      I3 => \_GEN_8\,
      I4 => \state_reg[0]_0\,
      O => sinkD_io_q_bits_last
    );
elts_1_last_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFFFFF"
    )
        port map (
      I0 => \d_last_counter_reg[3]_1\,
      I1 => d_io_deq_bits_size(1),
      I2 => d_io_deq_bits_size(0),
      I3 => \saved_size_reg[2]\(0),
      I4 => d_io_deq_bits_opcode(0),
      O => d_last
    );
\free[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888F"
    )
        port map (
      I0 => a_first_reg,
      I1 => \free_reg[3]_1\(0),
      I2 => \^free_reg[0]_0\,
      I3 => \^free_reg[1]\,
      I4 => \^free_reg[0]\,
      I5 => \^free_reg[1]_0\,
      O => \free_reg[3]_0\(0)
    );
\free[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888F"
    )
        port map (
      I0 => a_first_reg_0,
      I1 => \free_reg[4]_1\(0),
      I2 => \^free_reg[0]_1\,
      I3 => \^free_reg[1]\,
      I4 => \^free_reg[0]\,
      I5 => \^free_reg[1]_0\,
      O => \free_reg[4]\(0)
    );
\free[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => \r_4_reg[2]\,
      I1 => \free_reg[0]_16\(0),
      I2 => \^free_reg[1]\,
      I3 => \^free_reg[0]\,
      I4 => \^free_reg[1]_0\,
      I5 => \^free_reg[0]_3\,
      O => \free_reg[0]_2\(0)
    );
\free[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888F"
    )
        port map (
      I0 => a_first_reg_1,
      I1 => \free_reg[0]_17\(0),
      I2 => \^free_reg[0]_5\,
      I3 => \^free_reg[1]\,
      I4 => \^free_reg[0]\,
      I5 => \^free_reg[1]_0\,
      O => \free_reg[0]_4\(0)
    );
\free[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888F"
    )
        port map (
      I0 => a_first_reg_2,
      I1 => \free_reg[0]_18\(0),
      I2 => \^free_reg[0]_7\,
      I3 => \^free_reg[1]\,
      I4 => \^free_reg[0]\,
      I5 => \^free_reg[1]_0\,
      O => \free_reg[0]_6\(0)
    );
\free[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888F"
    )
        port map (
      I0 => a_first_reg_3,
      I1 => \free_reg[0]_19\(0),
      I2 => \^free_reg[0]_9\,
      I3 => \^free_reg[1]\,
      I4 => \^free_reg[0]\,
      I5 => \^free_reg[1]_0\,
      O => \free_reg[0]_8\(0)
    );
\free[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888F"
    )
        port map (
      I0 => a_first_reg_4,
      I1 => \free_reg[0]_20\(0),
      I2 => \^free_reg[0]_11\,
      I3 => \^free_reg[1]\,
      I4 => \^free_reg[0]\,
      I5 => \^free_reg[1]_0\,
      O => \free_reg[0]_10\(0)
    );
\free[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888F"
    )
        port map (
      I0 => a_first_reg_5,
      I1 => \free_reg[0]_21\(0),
      I2 => \^free_reg[0]_13\,
      I3 => \^free_reg[1]\,
      I4 => \^free_reg[0]\,
      I5 => \^free_reg[1]_0\,
      O => \free_reg[0]_12\(0)
    );
\free[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0202"
    )
        port map (
      I0 => \^free_reg[1]_4\,
      I1 => \^free_reg[1]_0\,
      I2 => \^free_reg[1]\,
      I3 => p_0_in,
      I4 => \free_reg[1]_5\(0),
      O => \free_reg[1]_3\(0)
    );
\free[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF080808FF08FF08"
    )
        port map (
      I0 => \^free_reg[1]_4\,
      I1 => \^free_reg[1]_0\,
      I2 => \^free_reg[1]\,
      I3 => \free_reg[1]_5\(1),
      I4 => \free_reg[1]_5\(0),
      I5 => p_0_in,
      O => \free_reg[1]_3\(1)
    );
\free[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^free_reg[1]\,
      I1 => \^free_reg[1]_0\,
      I2 => \^free_reg[0]\,
      O => \free_reg[1]_1\
    );
\free[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^free_reg[1]\,
      I1 => \^free_reg[0]\,
      I2 => \^free_reg[1]_0\,
      O => \free_reg[2]\
    );
\free[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => \^free_reg[0]_0\,
      I1 => \^free_reg[1]\,
      I2 => \^free_reg[0]\,
      I3 => \^free_reg[1]_0\,
      I4 => \free_reg[0]_14\,
      I5 => \free_reg[3]_1\(1),
      O => \free_reg[3]_0\(1)
    );
\free[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => \^free_reg[0]_1\,
      I1 => \^free_reg[1]\,
      I2 => \^free_reg[0]\,
      I3 => \^free_reg[1]_0\,
      I4 => \free_reg[0]_15\,
      I5 => \free_reg[4]_1\(1),
      O => \free_reg[4]\(1)
    );
\free[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^free_reg[1]\,
      I1 => \^free_reg[0]\,
      I2 => \^free_reg[1]_0\,
      O => \free_reg[3]\
    );
\free[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444F44"
    )
        port map (
      I0 => \cdc_reg_reg[15]\,
      I1 => \free_reg[4]_1\(2),
      I2 => \^free_reg[0]_1\,
      I3 => \^free_reg[1]\,
      I4 => \^free_reg[0]\,
      I5 => \^free_reg[1]_0\,
      O => \free_reg[4]\(2)
    );
\free[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^free_reg[1]\,
      I1 => \^free_reg[0]\,
      I2 => \^free_reg[1]_0\,
      O => \free_reg[4]_0\
    );
\free[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^free_reg[1]\,
      I1 => \^free_reg[1]_0\,
      I2 => \^free_reg[0]\,
      O => \free_reg[5]\
    );
\free[5]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^free_reg[1]_2\,
      I1 => valid_1_reg,
      I2 => \state_reg[0]_0\,
      I3 => \state_reg[1]_0\,
      I4 => \^free_reg[0]\,
      O => \^free_reg[1]_4\
    );
\free[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^free_reg[1]\,
      I1 => \^free_reg[0]\,
      I2 => \^free_reg[1]_0\,
      O => \free_reg[6]\
    );
\free[7]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^free_reg[1]_2\,
      I1 => valid_1_reg,
      I2 => \state_reg[0]_0\,
      I3 => \state_reg[1]_0\,
      I4 => \^free_reg[0]\,
      O => \free_reg[7]_0\
    );
\free[7]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \state_reg[1]_2\,
      I1 => valid_1_reg,
      I2 => \^free_reg[1]_2\,
      I3 => \^elts_1_data_reg[15]\,
      I4 => \^elts_1_data_reg[13]\,
      I5 => \^elts_1_data_reg[14]\,
      O => \^free_reg[0]_0\
    );
\free[7]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => \state_reg[1]_2\,
      I1 => valid_1_reg,
      I2 => \^free_reg[1]_2\,
      I3 => \^elts_1_data_reg[15]\,
      I4 => \^elts_1_data_reg[14]\,
      I5 => \^elts_1_data_reg[13]\,
      O => \^free_reg[0]_1\
    );
\free[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^elts_1_data_reg[13]\,
      I1 => \^elts_1_data_reg[14]\,
      I2 => \^elts_1_data_reg[15]\,
      I3 => \state_reg[1]_2\,
      I4 => valid_1_reg,
      I5 => \^free_reg[1]_2\,
      O => \^free_reg[0]_7\
    );
\free[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFFFF"
    )
        port map (
      I0 => \^elts_1_data_reg[14]\,
      I1 => \^elts_1_data_reg[13]\,
      I2 => \^elts_1_data_reg[15]\,
      I3 => \state_reg[1]_2\,
      I4 => valid_1_reg,
      I5 => \^free_reg[1]_2\,
      O => \^free_reg[0]_9\
    );
\free[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFFFF"
    )
        port map (
      I0 => \^elts_1_data_reg[13]\,
      I1 => \^elts_1_data_reg[14]\,
      I2 => \^elts_1_data_reg[15]\,
      I3 => \state_reg[1]_2\,
      I4 => valid_1_reg,
      I5 => \^free_reg[1]_2\,
      O => \^free_reg[0]_11\
    );
\free[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => \^elts_1_data_reg[15]\,
      I1 => \state_reg[1]_2\,
      I2 => valid_1_reg,
      I3 => \^free_reg[1]_2\,
      I4 => \^elts_1_data_reg[13]\,
      I5 => \^elts_1_data_reg[14]\,
      O => \^free_reg[0]_13\
    );
\free[7]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => \state_reg[1]_2\,
      I1 => valid_1_reg,
      I2 => \^free_reg[1]_2\,
      I3 => \^elts_1_data_reg[15]\,
      I4 => \^elts_1_data_reg[13]\,
      I5 => \^elts_1_data_reg[14]\,
      O => \^free_reg[0]_5\
    );
\free[7]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^elts_1_data_reg[13]\,
      I1 => \^elts_1_data_reg[14]\,
      I2 => \state_reg[1]_2\,
      I3 => valid_1_reg,
      I4 => \^free_reg[1]_2\,
      I5 => \^elts_1_data_reg[15]\,
      O => \^free_reg[0]_3\
    );
\free[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^free_reg[1]\,
      I1 => \^free_reg[0]\,
      I2 => \^free_reg[1]_0\,
      O => \free_reg[7]\
    );
\free[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => d_io_deq_bits_opcode(1),
      I1 => d_io_deq_bits_opcode(2),
      I2 => d_io_deq_bits_opcode(0),
      O => \^free_reg[1]_2\
    );
io_axi4_0_bready_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF0D"
    )
        port map (
      I0 => \^elts_1_data_reg[16]\,
      I1 => bypass_reg_rep,
      I2 => full,
      I3 => d_drop,
      O => xbar_auto_in_d_ready
    );
maybe_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4C"
    )
        port map (
      I0 => sinkD_io_q_valid,
      I1 => \^elts_1_data_reg[16]\,
      I2 => \maybe_full_i_2__7_n_0\,
      I3 => maybe_full,
      O => maybe_full_i_1_n_0
    );
\maybe_full_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001089"
    )
        port map (
      I0 => d_io_deq_bits_opcode(0),
      I1 => \state_reg[1]_0\,
      I2 => \_GEN_8\,
      I3 => \state_reg[0]_0\,
      I4 => valid_1,
      O => \maybe_full_i_2__7_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => maybe_full_i_1_n_0,
      Q => \^elts_1_data_reg[16]\,
      R => SR(0)
    );
\ram_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(0),
      Q => ram_data(0),
      R => '0'
    );
\ram_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(10),
      Q => ram_data(10),
      R => '0'
    );
\ram_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(11),
      Q => ram_data(11),
      R => '0'
    );
\ram_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(12),
      Q => ram_data(12),
      R => '0'
    );
\ram_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(13),
      Q => ram_data(13),
      R => '0'
    );
\ram_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(14),
      Q => ram_data(14),
      R => '0'
    );
\ram_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(15),
      Q => ram_data(15),
      R => '0'
    );
\ram_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(16),
      Q => ram_data(16),
      R => '0'
    );
\ram_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(17),
      Q => ram_data(17),
      R => '0'
    );
\ram_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(18),
      Q => ram_data(18),
      R => '0'
    );
\ram_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(19),
      Q => ram_data(19),
      R => '0'
    );
\ram_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(1),
      Q => ram_data(1),
      R => '0'
    );
\ram_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(20),
      Q => ram_data(20),
      R => '0'
    );
\ram_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(21),
      Q => ram_data(21),
      R => '0'
    );
\ram_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(22),
      Q => ram_data(22),
      R => '0'
    );
\ram_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(23),
      Q => ram_data(23),
      R => '0'
    );
\ram_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(24),
      Q => ram_data(24),
      R => '0'
    );
\ram_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(25),
      Q => ram_data(25),
      R => '0'
    );
\ram_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(26),
      Q => ram_data(26),
      R => '0'
    );
\ram_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(27),
      Q => ram_data(27),
      R => '0'
    );
\ram_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(28),
      Q => ram_data(28),
      R => '0'
    );
\ram_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(29),
      Q => ram_data(29),
      R => '0'
    );
\ram_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(2),
      Q => ram_data(2),
      R => '0'
    );
\ram_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(30),
      Q => ram_data(30),
      R => '0'
    );
\ram_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(31),
      Q => ram_data(31),
      R => '0'
    );
\ram_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(3),
      Q => ram_data(3),
      R => '0'
    );
\ram_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(4),
      Q => ram_data(4),
      R => '0'
    );
\ram_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(5),
      Q => ram_data(5),
      R => '0'
    );
\ram_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(6),
      Q => ram_data(6),
      R => '0'
    );
\ram_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(7),
      Q => ram_data(7),
      R => '0'
    );
\ram_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(8),
      Q => ram_data(8),
      R => '0'
    );
\ram_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \cam_d_0_data_reg[31]\(9),
      Q => ram_data(9),
      R => '0'
    );
\ram_denied_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => chiplink_auto_mbypass_out_d_bits_denied,
      Q => ram_denied,
      R => '0'
    );
\ram_opcode[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEFFFFBE"
    )
        port map (
      I0 => valid_1,
      I1 => \state_reg[0]_0\,
      I2 => \_GEN_8\,
      I3 => \state_reg[1]_0\,
      I4 => d_io_deq_bits_opcode(0),
      I5 => full_reg,
      O => maybe_full
    );
\ram_opcode[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => d_io_deq_bits_opcode(2),
      I1 => d_io_deq_bits_opcode(1),
      O => \_GEN_8\
    );
\ram_opcode[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_opcode_reg_n_0_[0]\,
      I1 => \^elts_1_data_reg[16]\,
      I2 => \saved_opcode_reg[2]\(0),
      O => d_io_deq_bits_opcode(0)
    );
\ram_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \saved_opcode_reg[2]\(0),
      Q => \ram_opcode_reg_n_0_[0]\,
      R => '0'
    );
\ram_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \saved_opcode_reg[2]\(1),
      Q => \ram_opcode_reg_n_0_[1]\,
      R => '0'
    );
\ram_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \saved_opcode_reg[2]\(2),
      Q => \ram_opcode_reg_n_0_[2]\,
      R => '0'
    );
\ram_param_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \saved_param_reg[1]\(0),
      Q => \ram_param_reg_n_0_[0]\,
      R => '0'
    );
\ram_param_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \saved_param_reg[1]\(1),
      Q => \ram_param_reg_n_0_[1]\,
      R => '0'
    );
\ram_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => chiplink_auto_mbypass_out_d_bits_size(0),
      Q => \ram_size_reg_n_0_[0]\,
      R => '0'
    );
\ram_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => chiplink_auto_mbypass_out_d_bits_size(1),
      Q => \ram_size_reg_n_0_[1]\,
      R => '0'
    );
\ram_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => chiplink_auto_mbypass_out_d_bits_size(2),
      Q => \elts_1_beats_reg[0]\(0),
      R => '0'
    );
\ram_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \saved_source_reg[5]\(0),
      Q => \ram_source_reg_n_0_[0]\,
      R => '0'
    );
\ram_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \saved_source_reg[5]\(1),
      Q => \ram_source_reg_n_0_[1]\,
      R => '0'
    );
\ram_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \saved_source_reg[5]\(2),
      Q => \ram_source_reg_n_0_[2]\,
      R => '0'
    );
\ram_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \saved_source_reg[5]\(3),
      Q => \ram_source_reg_n_0_[3]\,
      R => '0'
    );
\ram_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \saved_source_reg[5]\(4),
      Q => \ram_source_reg_n_0_[4]\,
      R => '0'
    );
\ram_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full,
      D => \saved_source_reg[5]\(5),
      Q => \ram_source_reg_n_0_[5]\,
      R => '0'
    );
\state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9C008C00"
    )
        port map (
      I0 => \state_reg[1]_0\,
      I1 => \state_reg[0]_0\,
      I2 => valid_1_reg,
      I3 => resetn,
      I4 => \_GEN_8\,
      O => \state_reg[0]\
    );
\state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A00FA00"
    )
        port map (
      I0 => \state_reg[1]_0\,
      I1 => \state_reg[0]_0\,
      I2 => valid_1_reg,
      I3 => resetn,
      I4 => \state[1]_i_3_n_0\,
      O => \state_reg[1]\
    );
\state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CEFF0233"
    )
        port map (
      I0 => \_GEN_8\,
      I1 => \state_reg[1]_0\,
      I2 => \state_reg[0]_0\,
      I3 => d_io_deq_bits_opcode(0),
      I4 => d_last,
      O => \state[1]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_Queue_6 is
  port (
    maybe_full_reg_0 : out STD_LOGIC;
    hqe_io_deq_bits : out STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_1 : out STD_LOGIC;
    \deq_ptr_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_e_reg[5]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_e_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_e_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_reset : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_2 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_out_valid_reg : in STD_LOGIC;
    \rx_e_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_reg_reg : in STD_LOGIC;
    ready_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_e_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_Queue_6 : entity is "FPGA_Queue_6";
end meisha_chiplink_master_0_1_FPGA_Queue_6;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_Queue_6 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^hqe_io_deq_bits\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \maybe_full_i_1__4_n_0\ : STD_LOGIC;
  signal \^maybe_full_reg_0\ : STD_LOGIC;
  signal \^maybe_full_reg_1\ : STD_LOGIC;
  signal \ram[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \rx_e[0]_i_7_n_0\ : STD_LOGIC;
  signal \rx_e_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rx_e_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \rx_e_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \rx_e_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \rx_e_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \rx_e_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \rx_e_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \rx_e_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \rx_e_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \rx_e_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \rx_e_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \rx_e_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \rx_e_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \rx_e_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \rx_e_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \rx_e_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \rx_e_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \rx_e_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \rx_e_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \rx_e_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \rx_e_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \rx_e_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \NLW_rx_e_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rx_e_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr[4]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \deq_ptr[4]_i_3\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \maybe_full_i_1__4\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ram[16]_i_1__1\ : label is "soft_lutpair198";
begin
  CO(0) <= \^co\(0);
  hqe_io_deq_bits(0) <= \^hqe_io_deq_bits\(0);
  maybe_full_reg_0 <= \^maybe_full_reg_0\;
  maybe_full_reg_1 <= \^maybe_full_reg_1\;
\deq_ptr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^maybe_full_reg_1\,
      I1 => maybe_full_reg_2,
      O => \deq_ptr_reg[4]\(0)
    );
\deq_ptr[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => sink_valid_io_out,
      I2 => ready_reg,
      I3 => ram_out_valid_reg,
      O => \^maybe_full_reg_1\
    );
\maybe_full_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \^maybe_full_reg_1\,
      I1 => \^maybe_full_reg_0\,
      I2 => sink_valid_io_out,
      I3 => ready_reg,
      O => \maybe_full_i_1__4_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \maybe_full_i_1__4_n_0\,
      Q => \^maybe_full_reg_0\,
      R => rx_reset
    );
\ram[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(0),
      I1 => maybe_full_reg_2,
      I2 => DOBDO(0),
      I3 => \^maybe_full_reg_1\,
      I4 => \^hqe_io_deq_bits\(0),
      O => \ram[16]_i_1__1_n_0\
    );
\ram_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \ram[16]_i_1__1_n_0\,
      Q => \^hqe_io_deq_bits\(0),
      R => '0'
    );
\rx_e[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500FC00FC00FC"
    )
        port map (
      I0 => ready_reg_reg,
      I1 => \^co\(0),
      I2 => \rx_e_reg[0]_i_3_n_7\,
      I3 => rx_reset,
      I4 => ready_reg_0,
      I5 => sink_valid_io_out,
      O => D(0)
    );
\rx_e[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \rx_e_reg[0]\(0),
      I1 => \^maybe_full_reg_0\,
      I2 => sink_valid_io_out,
      I3 => ready_reg,
      O => \rx_e[0]_i_7_n_0\
    );
\rx_e[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => \rx_e_reg[7]_i_2_n_6\,
      I1 => \^co\(0),
      I2 => ready_reg_0,
      I3 => sink_valid_io_out,
      O => \rx_e_reg[5]\
    );
\rx_e_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_e_reg[19]_i_2_n_0\,
      CO(3 downto 1) => \NLW_rx_e_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rx_e_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\rx_e_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_e_reg[0]_i_3_n_0\,
      CO(2) => \rx_e_reg[0]_i_3_n_1\,
      CO(1) => \rx_e_reg[0]_i_3_n_2\,
      CO(0) => \rx_e_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rx_e_reg[0]\(0),
      O(3 downto 1) => O(2 downto 0),
      O(0) => \rx_e_reg[0]_i_3_n_7\,
      S(3 downto 1) => S(2 downto 0),
      S(0) => \rx_e[0]_i_7_n_0\
    );
\rx_e_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_e_reg[7]_i_2_n_0\,
      CO(3) => \rx_e_reg[11]_i_2_n_0\,
      CO(2) => \rx_e_reg[11]_i_2_n_1\,
      CO(1) => \rx_e_reg[11]_i_2_n_2\,
      CO(0) => \rx_e_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \rx_e_reg[11]\(3 downto 0),
      S(3 downto 0) => \rx_e_reg[11]_0\(3 downto 0)
    );
\rx_e_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_e_reg[11]_i_2_n_0\,
      CO(3) => \rx_e_reg[15]_i_2_n_0\,
      CO(2) => \rx_e_reg[15]_i_2_n_1\,
      CO(1) => \rx_e_reg[15]_i_2_n_2\,
      CO(0) => \rx_e_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \rx_e_reg[15]\(3 downto 0),
      S(3 downto 0) => \rx_e_reg[15]_0\(3 downto 0)
    );
\rx_e_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_e_reg[15]_i_2_n_0\,
      CO(3) => \rx_e_reg[19]_i_2_n_0\,
      CO(2) => \rx_e_reg[19]_i_2_n_1\,
      CO(1) => \rx_e_reg[19]_i_2_n_2\,
      CO(0) => \rx_e_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \rx_e_reg[19]\(3 downto 0),
      S(3 downto 0) => \rx_e_reg[19]_0\(3 downto 0)
    );
\rx_e_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_e_reg[0]_i_3_n_0\,
      CO(3) => \rx_e_reg[7]_i_2_n_0\,
      CO(2) => \rx_e_reg[7]_i_2_n_1\,
      CO(1) => \rx_e_reg[7]_i_2_n_2\,
      CO(0) => \rx_e_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \rx_e_reg[7]\(2 downto 1),
      O(1) => \rx_e_reg[7]_i_2_n_6\,
      O(0) => \rx_e_reg[7]\(0),
      S(3 downto 0) => \rx_e_reg[7]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_Queue_6_108 is
  port (
    \ram_reg[3]_0\ : out STD_LOGIC;
    \ram_reg[3]_1\ : out STD_LOGIC;
    \deq_ptr_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_d_reg[5]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_d_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_d_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_0_reg[15]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_reset : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    ram_out_valid_reg : in STD_LOGIC;
    \rx_d_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_0 : in STD_LOGIC;
    ready_reg_reg : in STD_LOGIC;
    ready_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_d_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \b2c_data_concat_reg[15]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_Queue_6_108 : entity is "FPGA_Queue_6";
end meisha_chiplink_master_0_1_FPGA_Queue_6_108;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_Queue_6_108 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \maybe_full_i_1__3_n_0\ : STD_LOGIC;
  signal \^ram_reg[3]_0\ : STD_LOGIC;
  signal \^ram_reg[3]_1\ : STD_LOGIC;
  signal \rx_d[0]_i_7_n_0\ : STD_LOGIC;
  signal \rx_d_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rx_d_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \rx_d_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \rx_d_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \rx_d_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \rx_d_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \rx_d_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \rx_d_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \rx_d_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \rx_d_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \rx_d_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \rx_d_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \rx_d_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \rx_d_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \rx_d_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \rx_d_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \rx_d_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \rx_d_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \rx_d_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \rx_d_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \rx_d_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \rx_d_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \NLW_rx_d_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rx_d_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr[4]_i_1__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \maybe_full_i_1__3\ : label is "soft_lutpair190";
begin
  CO(0) <= \^co\(0);
  \ram_reg[3]_0\ <= \^ram_reg[3]_0\;
  \ram_reg[3]_1\ <= \^ram_reg[3]_1\;
\deq_ptr[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ram_reg[3]_1\,
      I1 => maybe_full_reg_0,
      O => \deq_ptr_reg[4]\(0)
    );
\maybe_full_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \^ram_reg[3]_1\,
      I1 => \^ram_reg[3]_0\,
      I2 => sink_valid_io_out,
      I3 => ready_reg,
      O => \maybe_full_i_1__3_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \maybe_full_i_1__3_n_0\,
      Q => \^ram_reg[3]_0\,
      R => rx_reset
    );
\ram[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => \^ram_reg[3]_0\,
      I1 => sink_valid_io_out,
      I2 => ready_reg,
      I3 => ram_out_valid_reg,
      O => \^ram_reg[3]_1\
    );
\ram_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[15]\(4),
      Q => \mem_0_reg[15]\(4),
      R => '0'
    );
\ram_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[15]\(5),
      Q => \mem_0_reg[15]\(5),
      R => '0'
    );
\ram_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[15]\(6),
      Q => \mem_0_reg[15]\(6),
      R => '0'
    );
\ram_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[15]\(7),
      Q => \mem_0_reg[15]\(7),
      R => '0'
    );
\ram_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[15]\(8),
      Q => \mem_0_reg[15]\(8),
      R => '0'
    );
\ram_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[15]\(9),
      Q => \mem_0_reg[15]\(9),
      R => '0'
    );
\ram_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[15]\(0),
      Q => \mem_0_reg[15]\(0),
      R => '0'
    );
\ram_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[15]\(1),
      Q => \mem_0_reg[15]\(1),
      R => '0'
    );
\ram_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[15]\(2),
      Q => \mem_0_reg[15]\(2),
      R => '0'
    );
\ram_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[15]\(3),
      Q => \mem_0_reg[15]\(3),
      R => '0'
    );
\rx_d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500FC00FC00FC"
    )
        port map (
      I0 => ready_reg_reg,
      I1 => \^co\(0),
      I2 => \rx_d_reg[0]_i_3_n_7\,
      I3 => rx_reset,
      I4 => ready_reg_0,
      I5 => sink_valid_io_out,
      O => D(0)
    );
\rx_d[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \rx_d_reg[0]\(0),
      I1 => \^ram_reg[3]_0\,
      I2 => sink_valid_io_out,
      I3 => ready_reg,
      O => \rx_d[0]_i_7_n_0\
    );
\rx_d[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => \rx_d_reg[7]_i_2_n_6\,
      I1 => \^co\(0),
      I2 => ready_reg_0,
      I3 => sink_valid_io_out,
      O => \rx_d_reg[5]\
    );
\rx_d_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_d_reg[19]_i_2_n_0\,
      CO(3 downto 1) => \NLW_rx_d_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rx_d_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\rx_d_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_d_reg[0]_i_3_n_0\,
      CO(2) => \rx_d_reg[0]_i_3_n_1\,
      CO(1) => \rx_d_reg[0]_i_3_n_2\,
      CO(0) => \rx_d_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rx_d_reg[0]\(0),
      O(3 downto 1) => O(2 downto 0),
      O(0) => \rx_d_reg[0]_i_3_n_7\,
      S(3 downto 1) => S(2 downto 0),
      S(0) => \rx_d[0]_i_7_n_0\
    );
\rx_d_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_d_reg[7]_i_2_n_0\,
      CO(3) => \rx_d_reg[11]_i_2_n_0\,
      CO(2) => \rx_d_reg[11]_i_2_n_1\,
      CO(1) => \rx_d_reg[11]_i_2_n_2\,
      CO(0) => \rx_d_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \rx_d_reg[11]\(3 downto 0),
      S(3 downto 0) => \rx_d_reg[11]_0\(3 downto 0)
    );
\rx_d_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_d_reg[11]_i_2_n_0\,
      CO(3) => \rx_d_reg[15]_i_2_n_0\,
      CO(2) => \rx_d_reg[15]_i_2_n_1\,
      CO(1) => \rx_d_reg[15]_i_2_n_2\,
      CO(0) => \rx_d_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \rx_d_reg[15]\(3 downto 0),
      S(3 downto 0) => \rx_d_reg[15]_0\(3 downto 0)
    );
\rx_d_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_d_reg[15]_i_2_n_0\,
      CO(3) => \rx_d_reg[19]_i_2_n_0\,
      CO(2) => \rx_d_reg[19]_i_2_n_1\,
      CO(1) => \rx_d_reg[19]_i_2_n_2\,
      CO(0) => \rx_d_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \rx_d_reg[19]\(3 downto 0),
      S(3 downto 0) => \rx_d_reg[19]_0\(3 downto 0)
    );
\rx_d_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_d_reg[0]_i_3_n_0\,
      CO(3) => \rx_d_reg[7]_i_2_n_0\,
      CO(2) => \rx_d_reg[7]_i_2_n_1\,
      CO(1) => \rx_d_reg[7]_i_2_n_2\,
      CO(0) => \rx_d_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \rx_d_reg[7]\(2 downto 1),
      O(1) => \rx_d_reg[7]_i_2_n_6\,
      O(0) => \rx_d_reg[7]\(0),
      S(3 downto 0) => \rx_d_reg[7]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_Queue_6_110 is
  port (
    maybe_full_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_c_reg[5]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_c_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_c_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_0_reg[31]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    rx_reset : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    ram_out_valid_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_reg_reg : in STD_LOGIC;
    ready_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_c_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \b2c_data_concat_reg[31]\ : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_Queue_6_110 : entity is "FPGA_Queue_6";
end meisha_chiplink_master_0_1_FPGA_Queue_6_110;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_Queue_6_110 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \maybe_full_i_1__47_n_0\ : STD_LOGIC;
  signal \^maybe_full_reg_0\ : STD_LOGIC;
  signal \ram[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[0]_i_7_n_0\ : STD_LOGIC;
  signal \rx_c_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rx_c_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \rx_c_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \rx_c_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \rx_c_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \rx_c_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \rx_c_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \rx_c_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \rx_c_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \rx_c_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \rx_c_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \rx_c_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \rx_c_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \rx_c_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \rx_c_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \rx_c_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \rx_c_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \rx_c_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \rx_c_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \rx_c_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \rx_c_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \rx_c_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \NLW_rx_c_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rx_c_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  CO(0) <= \^co\(0);
  maybe_full_reg_0 <= \^maybe_full_reg_0\;
\maybe_full_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => sink_valid_io_out,
      I2 => ready_reg,
      I3 => ram_out_valid_reg,
      O => \maybe_full_i_1__47_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \maybe_full_i_1__47_n_0\,
      Q => \^maybe_full_reg_0\,
      R => rx_reset
    );
\ram[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => sink_valid_io_out,
      I2 => ready_reg,
      I3 => ram_out_valid_reg,
      O => \ram[31]_i_1__0_n_0\
    );
\ram_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(6),
      Q => \mem_0_reg[31]\(6),
      R => '0'
    );
\ram_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(7),
      Q => \mem_0_reg[31]\(7),
      R => '0'
    );
\ram_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(8),
      Q => \mem_0_reg[31]\(8),
      R => '0'
    );
\ram_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(9),
      Q => \mem_0_reg[31]\(9),
      R => '0'
    );
\ram_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(10),
      Q => \mem_0_reg[31]\(10),
      R => '0'
    );
\ram_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(11),
      Q => \mem_0_reg[31]\(11),
      R => '0'
    );
\ram_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(12),
      Q => \mem_0_reg[31]\(12),
      R => '0'
    );
\ram_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(13),
      Q => \mem_0_reg[31]\(13),
      R => '0'
    );
\ram_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(14),
      Q => \mem_0_reg[31]\(14),
      R => '0'
    );
\ram_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(15),
      Q => \mem_0_reg[31]\(15),
      R => '0'
    );
\ram_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(16),
      Q => \mem_0_reg[31]\(16),
      R => '0'
    );
\ram_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(17),
      Q => \mem_0_reg[31]\(17),
      R => '0'
    );
\ram_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(18),
      Q => \mem_0_reg[31]\(18),
      R => '0'
    );
\ram_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(19),
      Q => \mem_0_reg[31]\(19),
      R => '0'
    );
\ram_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(20),
      Q => \mem_0_reg[31]\(20),
      R => '0'
    );
\ram_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(21),
      Q => \mem_0_reg[31]\(21),
      R => '0'
    );
\ram_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(22),
      Q => \mem_0_reg[31]\(22),
      R => '0'
    );
\ram_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(23),
      Q => \mem_0_reg[31]\(23),
      R => '0'
    );
\ram_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(24),
      Q => \mem_0_reg[31]\(24),
      R => '0'
    );
\ram_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(0),
      Q => \mem_0_reg[31]\(0),
      R => '0'
    );
\ram_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(1),
      Q => \mem_0_reg[31]\(1),
      R => '0'
    );
\ram_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(2),
      Q => \mem_0_reg[31]\(2),
      R => '0'
    );
\ram_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(3),
      Q => \mem_0_reg[31]\(3),
      R => '0'
    );
\ram_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(4),
      Q => \mem_0_reg[31]\(4),
      R => '0'
    );
\ram_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1__0_n_0\,
      D => \b2c_data_concat_reg[31]\(5),
      Q => \mem_0_reg[31]\(5),
      R => '0'
    );
\rx_c[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500FC00FC00FC"
    )
        port map (
      I0 => ready_reg_reg,
      I1 => \^co\(0),
      I2 => \rx_c_reg[0]_i_3_n_7\,
      I3 => rx_reset,
      I4 => ready_reg_0,
      I5 => sink_valid_io_out,
      O => D(0)
    );
\rx_c[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^maybe_full_reg_0\,
      I2 => sink_valid_io_out,
      I3 => ready_reg,
      O => \rx_c[0]_i_7_n_0\
    );
\rx_c[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => \rx_c_reg[7]_i_2_n_6\,
      I1 => \^co\(0),
      I2 => ready_reg_0,
      I3 => sink_valid_io_out,
      O => \rx_c_reg[5]\
    );
\rx_c_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_c_reg[19]_i_2_n_0\,
      CO(3 downto 1) => \NLW_rx_c_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rx_c_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\rx_c_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_c_reg[0]_i_3_n_0\,
      CO(2) => \rx_c_reg[0]_i_3_n_1\,
      CO(1) => \rx_c_reg[0]_i_3_n_2\,
      CO(0) => \rx_c_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(0),
      O(3 downto 1) => O(2 downto 0),
      O(0) => \rx_c_reg[0]_i_3_n_7\,
      S(3 downto 1) => S(2 downto 0),
      S(0) => \rx_c[0]_i_7_n_0\
    );
\rx_c_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_c_reg[7]_i_2_n_0\,
      CO(3) => \rx_c_reg[11]_i_2_n_0\,
      CO(2) => \rx_c_reg[11]_i_2_n_1\,
      CO(1) => \rx_c_reg[11]_i_2_n_2\,
      CO(0) => \rx_c_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \rx_c_reg[11]\(3 downto 0),
      S(3 downto 0) => \rx_c_reg[11]_0\(3 downto 0)
    );
\rx_c_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_c_reg[11]_i_2_n_0\,
      CO(3) => \rx_c_reg[15]_i_2_n_0\,
      CO(2) => \rx_c_reg[15]_i_2_n_1\,
      CO(1) => \rx_c_reg[15]_i_2_n_2\,
      CO(0) => \rx_c_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \rx_c_reg[15]\(3 downto 0),
      S(3 downto 0) => \rx_c_reg[15]_0\(3 downto 0)
    );
\rx_c_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_c_reg[15]_i_2_n_0\,
      CO(3) => \rx_c_reg[19]_i_2_n_0\,
      CO(2) => \rx_c_reg[19]_i_2_n_1\,
      CO(1) => \rx_c_reg[19]_i_2_n_2\,
      CO(0) => \rx_c_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \rx_c_reg[19]\(3 downto 0),
      S(3 downto 0) => \rx_c_reg[19]_0\(3 downto 0)
    );
\rx_c_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_c_reg[0]_i_3_n_0\,
      CO(3) => \rx_c_reg[7]_i_2_n_0\,
      CO(2) => \rx_c_reg[7]_i_2_n_1\,
      CO(1) => \rx_c_reg[7]_i_2_n_2\,
      CO(0) => \rx_c_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \rx_c_reg[7]\(2 downto 1),
      O(1) => \rx_c_reg[7]_i_2_n_6\,
      O(0) => \rx_c_reg[7]\(0),
      S(3 downto 0) => \rx_c_reg[7]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_Queue_6_112 is
  port (
    \ram_reg[3]_0\ : out STD_LOGIC;
    \ram_reg[3]_1\ : out STD_LOGIC;
    \deq_ptr_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_b_reg[5]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_b_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_b_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_0_reg[12]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    rx_reset : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    ram_out_valid_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_0 : in STD_LOGIC;
    ready_reg_reg : in STD_LOGIC;
    ready_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_b_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \b2c_data_concat_reg[12]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_Queue_6_112 : entity is "FPGA_Queue_6";
end meisha_chiplink_master_0_1_FPGA_Queue_6_112;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_Queue_6_112 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \maybe_full_i_1__2_n_0\ : STD_LOGIC;
  signal \^ram_reg[3]_0\ : STD_LOGIC;
  signal \^ram_reg[3]_1\ : STD_LOGIC;
  signal \rx_b[0]_i_7_n_0\ : STD_LOGIC;
  signal \rx_b_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rx_b_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \rx_b_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \rx_b_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \rx_b_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \rx_b_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \rx_b_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \rx_b_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \rx_b_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \rx_b_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \rx_b_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \rx_b_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \rx_b_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \rx_b_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \rx_b_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \rx_b_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \rx_b_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \rx_b_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \rx_b_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \rx_b_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \rx_b_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \rx_b_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \NLW_rx_b_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rx_b_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deq_ptr[4]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \maybe_full_i_1__2\ : label is "soft_lutpair158";
begin
  CO(0) <= \^co\(0);
  \ram_reg[3]_0\ <= \^ram_reg[3]_0\;
  \ram_reg[3]_1\ <= \^ram_reg[3]_1\;
\deq_ptr[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ram_reg[3]_1\,
      I1 => maybe_full_reg_0,
      O => \deq_ptr_reg[4]\(0)
    );
\maybe_full_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \^ram_reg[3]_1\,
      I1 => \^ram_reg[3]_0\,
      I2 => sink_valid_io_out,
      I3 => ready_reg,
      O => \maybe_full_i_1__2_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \maybe_full_i_1__2_n_0\,
      Q => \^ram_reg[3]_0\,
      R => rx_reset
    );
\ram[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => \^ram_reg[3]_0\,
      I1 => sink_valid_io_out,
      I2 => ready_reg,
      I3 => ram_out_valid_reg,
      O => \^ram_reg[3]_1\
    );
\ram_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[12]\(4),
      Q => \mem_0_reg[12]\(4),
      R => '0'
    );
\ram_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[12]\(5),
      Q => \mem_0_reg[12]\(5),
      R => '0'
    );
\ram_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[12]\(6),
      Q => \mem_0_reg[12]\(6),
      R => '0'
    );
\ram_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[12]\(0),
      Q => \mem_0_reg[12]\(0),
      R => '0'
    );
\ram_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[12]\(1),
      Q => \mem_0_reg[12]\(1),
      R => '0'
    );
\ram_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[12]\(2),
      Q => \mem_0_reg[12]\(2),
      R => '0'
    );
\ram_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \^ram_reg[3]_1\,
      D => \b2c_data_concat_reg[12]\(3),
      Q => \mem_0_reg[12]\(3),
      R => '0'
    );
\rx_b[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500FC00FC00FC"
    )
        port map (
      I0 => ready_reg_reg,
      I1 => \^co\(0),
      I2 => \rx_b_reg[0]_i_3_n_7\,
      I3 => rx_reset,
      I4 => ready_reg_0,
      I5 => sink_valid_io_out,
      O => D(0)
    );
\rx_b[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^ram_reg[3]_0\,
      I2 => sink_valid_io_out,
      I3 => ready_reg,
      O => \rx_b[0]_i_7_n_0\
    );
\rx_b[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => \rx_b_reg[7]_i_2_n_6\,
      I1 => \^co\(0),
      I2 => ready_reg_0,
      I3 => sink_valid_io_out,
      O => \rx_b_reg[5]\
    );
\rx_b_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_b_reg[19]_i_2_n_0\,
      CO(3 downto 1) => \NLW_rx_b_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rx_b_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\rx_b_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_b_reg[0]_i_3_n_0\,
      CO(2) => \rx_b_reg[0]_i_3_n_1\,
      CO(1) => \rx_b_reg[0]_i_3_n_2\,
      CO(0) => \rx_b_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(0),
      O(3 downto 1) => O(2 downto 0),
      O(0) => \rx_b_reg[0]_i_3_n_7\,
      S(3 downto 1) => S(2 downto 0),
      S(0) => \rx_b[0]_i_7_n_0\
    );
\rx_b_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_b_reg[7]_i_2_n_0\,
      CO(3) => \rx_b_reg[11]_i_2_n_0\,
      CO(2) => \rx_b_reg[11]_i_2_n_1\,
      CO(1) => \rx_b_reg[11]_i_2_n_2\,
      CO(0) => \rx_b_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \rx_b_reg[11]\(3 downto 0),
      S(3 downto 0) => \rx_b_reg[11]_0\(3 downto 0)
    );
\rx_b_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_b_reg[11]_i_2_n_0\,
      CO(3) => \rx_b_reg[15]_i_2_n_0\,
      CO(2) => \rx_b_reg[15]_i_2_n_1\,
      CO(1) => \rx_b_reg[15]_i_2_n_2\,
      CO(0) => \rx_b_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \rx_b_reg[15]\(3 downto 0),
      S(3 downto 0) => \rx_b_reg[15]_0\(3 downto 0)
    );
\rx_b_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_b_reg[15]_i_2_n_0\,
      CO(3) => \rx_b_reg[19]_i_2_n_0\,
      CO(2) => \rx_b_reg[19]_i_2_n_1\,
      CO(1) => \rx_b_reg[19]_i_2_n_2\,
      CO(0) => \rx_b_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \rx_b_reg[19]\(3 downto 0),
      S(3 downto 0) => \rx_b_reg[19]_0\(3 downto 0)
    );
\rx_b_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_b_reg[0]_i_3_n_0\,
      CO(3) => \rx_b_reg[7]_i_2_n_0\,
      CO(2) => \rx_b_reg[7]_i_2_n_1\,
      CO(1) => \rx_b_reg[7]_i_2_n_2\,
      CO(0) => \rx_b_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \rx_b_reg[7]\(2 downto 1),
      O(1) => \rx_b_reg[7]_i_2_n_6\,
      O(0) => \rx_b_reg[7]\(0),
      S(3 downto 0) => \rx_b_reg[7]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_Queue_6_114 is
  port (
    maybe_full_reg_0 : out STD_LOGIC;
    \mem_0_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_reset : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    ram_out_valid_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_Queue_6_114 : entity is "FPGA_Queue_6";
end meisha_chiplink_master_0_1_FPGA_Queue_6_114;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_Queue_6_114 is
  signal \maybe_full_i_1__46_n_0\ : STD_LOGIC;
  signal \^maybe_full_reg_0\ : STD_LOGIC;
  signal \ram[31]_i_1_n_0\ : STD_LOGIC;
begin
  maybe_full_reg_0 <= \^maybe_full_reg_0\;
\maybe_full_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => sink_valid_io_out,
      I2 => ready_reg,
      I3 => ram_out_valid_reg,
      O => \maybe_full_i_1__46_n_0\
    );
maybe_full_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \maybe_full_i_1__46_n_0\,
      Q => \^maybe_full_reg_0\,
      R => rx_reset
    );
\ram[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => \^maybe_full_reg_0\,
      I1 => sink_valid_io_out,
      I2 => ready_reg,
      I3 => ram_out_valid_reg,
      O => \ram[31]_i_1_n_0\
    );
\ram_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(0),
      Q => \mem_0_reg[31]\(0),
      R => '0'
    );
\ram_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(10),
      Q => \mem_0_reg[31]\(10),
      R => '0'
    );
\ram_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(11),
      Q => \mem_0_reg[31]\(11),
      R => '0'
    );
\ram_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(12),
      Q => \mem_0_reg[31]\(12),
      R => '0'
    );
\ram_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(13),
      Q => \mem_0_reg[31]\(13),
      R => '0'
    );
\ram_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(14),
      Q => \mem_0_reg[31]\(14),
      R => '0'
    );
\ram_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(15),
      Q => \mem_0_reg[31]\(15),
      R => '0'
    );
\ram_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(16),
      Q => \mem_0_reg[31]\(16),
      R => '0'
    );
\ram_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(17),
      Q => \mem_0_reg[31]\(17),
      R => '0'
    );
\ram_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(18),
      Q => \mem_0_reg[31]\(18),
      R => '0'
    );
\ram_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(19),
      Q => \mem_0_reg[31]\(19),
      R => '0'
    );
\ram_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(1),
      Q => \mem_0_reg[31]\(1),
      R => '0'
    );
\ram_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(20),
      Q => \mem_0_reg[31]\(20),
      R => '0'
    );
\ram_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(21),
      Q => \mem_0_reg[31]\(21),
      R => '0'
    );
\ram_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(22),
      Q => \mem_0_reg[31]\(22),
      R => '0'
    );
\ram_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(23),
      Q => \mem_0_reg[31]\(23),
      R => '0'
    );
\ram_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(24),
      Q => \mem_0_reg[31]\(24),
      R => '0'
    );
\ram_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(25),
      Q => \mem_0_reg[31]\(25),
      R => '0'
    );
\ram_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(26),
      Q => \mem_0_reg[31]\(26),
      R => '0'
    );
\ram_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(27),
      Q => \mem_0_reg[31]\(27),
      R => '0'
    );
\ram_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(28),
      Q => \mem_0_reg[31]\(28),
      R => '0'
    );
\ram_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(29),
      Q => \mem_0_reg[31]\(29),
      R => '0'
    );
\ram_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(2),
      Q => \mem_0_reg[31]\(2),
      R => '0'
    );
\ram_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(30),
      Q => \mem_0_reg[31]\(30),
      R => '0'
    );
\ram_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(31),
      Q => \mem_0_reg[31]\(31),
      R => '0'
    );
\ram_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(3),
      Q => \mem_0_reg[31]\(3),
      R => '0'
    );
\ram_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(4),
      Q => \mem_0_reg[31]\(4),
      R => '0'
    );
\ram_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(5),
      Q => \mem_0_reg[31]\(5),
      R => '0'
    );
\ram_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(6),
      Q => \mem_0_reg[31]\(6),
      R => '0'
    );
\ram_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(7),
      Q => \mem_0_reg[31]\(7),
      R => '0'
    );
\ram_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(8),
      Q => \mem_0_reg[31]\(8),
      R => '0'
    );
\ram_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => \ram[31]_i_1_n_0\,
      D => D(9),
      Q => \mem_0_reg[31]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_Repeater_1 is
  port (
    saved_size : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \saved_size_reg[1]_0\ : out STD_LOGIC;
    saved_source : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \saved_address_reg[0]_0\ : out STD_LOGIC;
    full_reg_0 : out STD_LOGIC;
    \beatsLeft_reg[1]\ : out STD_LOGIC;
    \stalls_id_5_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    fixer_1_auto_in_a_bits_address : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \a_first_counter_reg[1]\ : out STD_LOGIC;
    flight_64_reg : out STD_LOGIC;
    \a_first_counter_reg[2]\ : out STD_LOGIC;
    flight_48_reg : out STD_LOGIC;
    flight_112_reg : out STD_LOGIC;
    \saved_opcode_reg[2]\ : out STD_LOGIC;
    flight_16_reg : out STD_LOGIC;
    flight_80_reg : out STD_LOGIC;
    flight_32_reg : out STD_LOGIC;
    flight_96_reg : out STD_LOGIC;
    \a_first_counter_reg[2]_0\ : out STD_LOGIC;
    flight_113_reg : out STD_LOGIC;
    flight_114_reg : out STD_LOGIC;
    flight_115_reg : out STD_LOGIC;
    flight_116_reg : out STD_LOGIC;
    flight_117_reg : out STD_LOGIC;
    flight_118_reg : out STD_LOGIC;
    flight_119_reg : out STD_LOGIC;
    flight_120_reg : out STD_LOGIC;
    flight_121_reg : out STD_LOGIC;
    flight_122_reg : out STD_LOGIC;
    flight_123_reg : out STD_LOGIC;
    flight_124_reg : out STD_LOGIC;
    flight_125_reg : out STD_LOGIC;
    flight_126_reg : out STD_LOGIC;
    flight_127_reg : out STD_LOGIC;
    flight_112_reg_0 : out STD_LOGIC;
    flight_17_reg : out STD_LOGIC;
    flight_18_reg : out STD_LOGIC;
    flight_19_reg : out STD_LOGIC;
    flight_20_reg : out STD_LOGIC;
    flight_21_reg : out STD_LOGIC;
    flight_22_reg : out STD_LOGIC;
    flight_23_reg : out STD_LOGIC;
    flight_24_reg : out STD_LOGIC;
    flight_25_reg : out STD_LOGIC;
    flight_26_reg : out STD_LOGIC;
    flight_27_reg : out STD_LOGIC;
    flight_28_reg : out STD_LOGIC;
    flight_29_reg : out STD_LOGIC;
    flight_30_reg : out STD_LOGIC;
    flight_31_reg : out STD_LOGIC;
    flight_16_reg_0 : out STD_LOGIC;
    flight_33_reg : out STD_LOGIC;
    flight_34_reg : out STD_LOGIC;
    flight_35_reg : out STD_LOGIC;
    flight_36_reg : out STD_LOGIC;
    flight_37_reg : out STD_LOGIC;
    flight_38_reg : out STD_LOGIC;
    flight_39_reg : out STD_LOGIC;
    flight_40_reg : out STD_LOGIC;
    flight_41_reg : out STD_LOGIC;
    flight_42_reg : out STD_LOGIC;
    flight_43_reg : out STD_LOGIC;
    flight_44_reg : out STD_LOGIC;
    flight_45_reg : out STD_LOGIC;
    flight_46_reg : out STD_LOGIC;
    flight_47_reg : out STD_LOGIC;
    flight_32_reg_0 : out STD_LOGIC;
    flight_49_reg : out STD_LOGIC;
    flight_50_reg : out STD_LOGIC;
    flight_51_reg : out STD_LOGIC;
    flight_52_reg : out STD_LOGIC;
    flight_53_reg : out STD_LOGIC;
    flight_54_reg : out STD_LOGIC;
    flight_55_reg : out STD_LOGIC;
    flight_56_reg : out STD_LOGIC;
    flight_57_reg : out STD_LOGIC;
    flight_58_reg : out STD_LOGIC;
    flight_59_reg : out STD_LOGIC;
    flight_60_reg : out STD_LOGIC;
    flight_61_reg : out STD_LOGIC;
    flight_62_reg : out STD_LOGIC;
    flight_63_reg : out STD_LOGIC;
    flight_48_reg_0 : out STD_LOGIC;
    flight_65_reg : out STD_LOGIC;
    flight_66_reg : out STD_LOGIC;
    flight_67_reg : out STD_LOGIC;
    flight_68_reg : out STD_LOGIC;
    flight_69_reg : out STD_LOGIC;
    flight_70_reg : out STD_LOGIC;
    flight_71_reg : out STD_LOGIC;
    flight_72_reg : out STD_LOGIC;
    flight_73_reg : out STD_LOGIC;
    flight_74_reg : out STD_LOGIC;
    flight_75_reg : out STD_LOGIC;
    flight_76_reg : out STD_LOGIC;
    flight_77_reg : out STD_LOGIC;
    flight_78_reg : out STD_LOGIC;
    flight_79_reg : out STD_LOGIC;
    flight_64_reg_0 : out STD_LOGIC;
    flight_81_reg : out STD_LOGIC;
    flight_82_reg : out STD_LOGIC;
    flight_83_reg : out STD_LOGIC;
    flight_84_reg : out STD_LOGIC;
    flight_85_reg : out STD_LOGIC;
    flight_86_reg : out STD_LOGIC;
    flight_87_reg : out STD_LOGIC;
    flight_88_reg : out STD_LOGIC;
    flight_89_reg : out STD_LOGIC;
    flight_90_reg : out STD_LOGIC;
    flight_91_reg : out STD_LOGIC;
    flight_92_reg : out STD_LOGIC;
    flight_93_reg : out STD_LOGIC;
    flight_94_reg : out STD_LOGIC;
    flight_95_reg : out STD_LOGIC;
    flight_80_reg_0 : out STD_LOGIC;
    flight_97_reg : out STD_LOGIC;
    flight_98_reg : out STD_LOGIC;
    flight_99_reg : out STD_LOGIC;
    flight_100_reg : out STD_LOGIC;
    flight_101_reg : out STD_LOGIC;
    flight_102_reg : out STD_LOGIC;
    flight_103_reg : out STD_LOGIC;
    flight_104_reg : out STD_LOGIC;
    flight_105_reg : out STD_LOGIC;
    flight_106_reg : out STD_LOGIC;
    flight_107_reg : out STD_LOGIC;
    flight_108_reg : out STD_LOGIC;
    flight_109_reg : out STD_LOGIC;
    flight_110_reg : out STD_LOGIC;
    flight_111_reg : out STD_LOGIC;
    flight_96_reg_0 : out STD_LOGIC;
    \a_repeater_io_repeat_counter_reg[2]\ : out STD_LOGIC;
    \cam_a_0_bits_source_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cam_a_0_bits_address_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cdc_reg_reg[11]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \cdc_reg_reg[10]\ : in STD_LOGIC;
    \cdc_reg_reg[9]\ : in STD_LOGIC;
    bypass_reg_rep : in STD_LOGIC;
    mbypass_auto_in_1_a_bits_source : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cdc_reg_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_size_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cdc_reg_reg[10]_0\ : in STD_LOGIC;
    \cdc_reg_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    full_reg_1 : in STD_LOGIC;
    full_reg_2 : in STD_LOGIC;
    full_reg_3 : in STD_LOGIC;
    full_reg_4 : in STD_LOGIC;
    fixer_1_auto_in_a_bits_source : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cdc_reg_reg[15]\ : in STD_LOGIC;
    \stalls_id_6_reg[1]\ : in STD_LOGIC;
    flight_113_reg_0 : in STD_LOGIC;
    flight_114_reg_0 : in STD_LOGIC;
    flight_115_reg_0 : in STD_LOGIC;
    flight_116_reg_0 : in STD_LOGIC;
    flight_117_reg_0 : in STD_LOGIC;
    flight_118_reg_0 : in STD_LOGIC;
    flight_119_reg_0 : in STD_LOGIC;
    flight_120_reg_0 : in STD_LOGIC;
    flight_121_reg_0 : in STD_LOGIC;
    flight_122_reg_0 : in STD_LOGIC;
    flight_123_reg_0 : in STD_LOGIC;
    flight_124_reg_0 : in STD_LOGIC;
    flight_125_reg_0 : in STD_LOGIC;
    flight_126_reg_0 : in STD_LOGIC;
    flight_127_reg_0 : in STD_LOGIC;
    flight_112_reg_1 : in STD_LOGIC;
    flight_17_reg_0 : in STD_LOGIC;
    flight_18_reg_0 : in STD_LOGIC;
    flight_19_reg_0 : in STD_LOGIC;
    flight_20_reg_0 : in STD_LOGIC;
    flight_21_reg_0 : in STD_LOGIC;
    flight_22_reg_0 : in STD_LOGIC;
    flight_23_reg_0 : in STD_LOGIC;
    flight_24_reg_0 : in STD_LOGIC;
    flight_25_reg_0 : in STD_LOGIC;
    flight_26_reg_0 : in STD_LOGIC;
    flight_27_reg_0 : in STD_LOGIC;
    flight_28_reg_0 : in STD_LOGIC;
    flight_29_reg_0 : in STD_LOGIC;
    flight_30_reg_0 : in STD_LOGIC;
    flight_31_reg_0 : in STD_LOGIC;
    flight_16_reg_1 : in STD_LOGIC;
    flight_33_reg_0 : in STD_LOGIC;
    flight_34_reg_0 : in STD_LOGIC;
    flight_35_reg_0 : in STD_LOGIC;
    flight_36_reg_0 : in STD_LOGIC;
    flight_37_reg_0 : in STD_LOGIC;
    flight_38_reg_0 : in STD_LOGIC;
    flight_39_reg_0 : in STD_LOGIC;
    flight_40_reg_0 : in STD_LOGIC;
    flight_41_reg_0 : in STD_LOGIC;
    flight_42_reg_0 : in STD_LOGIC;
    flight_43_reg_0 : in STD_LOGIC;
    flight_44_reg_0 : in STD_LOGIC;
    flight_45_reg_0 : in STD_LOGIC;
    flight_46_reg_0 : in STD_LOGIC;
    flight_47_reg_0 : in STD_LOGIC;
    flight_32_reg_1 : in STD_LOGIC;
    flight_49_reg_0 : in STD_LOGIC;
    flight_50_reg_0 : in STD_LOGIC;
    flight_51_reg_0 : in STD_LOGIC;
    flight_52_reg_0 : in STD_LOGIC;
    flight_53_reg_0 : in STD_LOGIC;
    flight_54_reg_0 : in STD_LOGIC;
    flight_55_reg_0 : in STD_LOGIC;
    flight_56_reg_0 : in STD_LOGIC;
    flight_57_reg_0 : in STD_LOGIC;
    flight_58_reg_0 : in STD_LOGIC;
    flight_59_reg_0 : in STD_LOGIC;
    flight_60_reg_0 : in STD_LOGIC;
    flight_61_reg_0 : in STD_LOGIC;
    flight_62_reg_0 : in STD_LOGIC;
    flight_63_reg_0 : in STD_LOGIC;
    flight_48_reg_1 : in STD_LOGIC;
    flight_65_reg_0 : in STD_LOGIC;
    flight_66_reg_0 : in STD_LOGIC;
    flight_67_reg_0 : in STD_LOGIC;
    flight_68_reg_0 : in STD_LOGIC;
    flight_69_reg_0 : in STD_LOGIC;
    flight_70_reg_0 : in STD_LOGIC;
    flight_71_reg_0 : in STD_LOGIC;
    flight_72_reg_0 : in STD_LOGIC;
    flight_73_reg_0 : in STD_LOGIC;
    flight_74_reg_0 : in STD_LOGIC;
    flight_75_reg_0 : in STD_LOGIC;
    flight_76_reg_0 : in STD_LOGIC;
    flight_77_reg_0 : in STD_LOGIC;
    flight_78_reg_0 : in STD_LOGIC;
    flight_79_reg_0 : in STD_LOGIC;
    flight_64_reg_1 : in STD_LOGIC;
    flight_81_reg_0 : in STD_LOGIC;
    flight_82_reg_0 : in STD_LOGIC;
    flight_83_reg_0 : in STD_LOGIC;
    flight_84_reg_0 : in STD_LOGIC;
    flight_85_reg_0 : in STD_LOGIC;
    flight_86_reg_0 : in STD_LOGIC;
    flight_87_reg_0 : in STD_LOGIC;
    flight_88_reg_0 : in STD_LOGIC;
    flight_89_reg_0 : in STD_LOGIC;
    flight_90_reg_0 : in STD_LOGIC;
    flight_91_reg_0 : in STD_LOGIC;
    flight_92_reg_0 : in STD_LOGIC;
    flight_93_reg_0 : in STD_LOGIC;
    flight_94_reg_0 : in STD_LOGIC;
    flight_95_reg_0 : in STD_LOGIC;
    flight_80_reg_1 : in STD_LOGIC;
    flight_97_reg_0 : in STD_LOGIC;
    flight_98_reg_0 : in STD_LOGIC;
    flight_99_reg_0 : in STD_LOGIC;
    flight_100_reg_0 : in STD_LOGIC;
    flight_101_reg_0 : in STD_LOGIC;
    flight_102_reg_0 : in STD_LOGIC;
    flight_103_reg_0 : in STD_LOGIC;
    flight_104_reg_0 : in STD_LOGIC;
    flight_105_reg_0 : in STD_LOGIC;
    flight_106_reg_0 : in STD_LOGIC;
    flight_107_reg_0 : in STD_LOGIC;
    flight_108_reg_0 : in STD_LOGIC;
    flight_109_reg_0 : in STD_LOGIC;
    flight_110_reg_0 : in STD_LOGIC;
    flight_111_reg_0 : in STD_LOGIC;
    flight_96_reg_1 : in STD_LOGIC;
    \saved_size_reg[1]_1\ : in STD_LOGIC;
    \cdc_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_repeater_io_repeat_counter_reg[1]\ : in STD_LOGIC;
    \_a_repeater_io_repeat_T\ : in STD_LOGIC;
    a_repeater_io_repeat_counter : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fixer_1_auto_in_a_ready : in STD_LOGIC;
    bypass_reg_rep_0 : in STD_LOGIC;
    \a_repeater_io_repeat_counter_reg[0]\ : in STD_LOGIC;
    bypass_reg_rep_1 : in STD_LOGIC;
    \cdc_reg_reg[29]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resetn : in STD_LOGIC;
    mbypass_auto_in_1_a_bits_address : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_Repeater_1 : entity is "FPGA_Repeater_1";
end meisha_chiplink_master_0_1_FPGA_Repeater_1;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_Repeater_1 is
  signal \^cam_a_0_bits_address_reg[31]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^fixer_1_auto_in_a_bits_address\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal flight_112_i_3_n_0 : STD_LOGIC;
  signal \^flight_112_reg\ : STD_LOGIC;
  signal flight_113_i_7_n_0 : STD_LOGIC;
  signal flight_114_i_5_n_0 : STD_LOGIC;
  signal flight_115_i_3_n_0 : STD_LOGIC;
  signal flight_116_i_3_n_0 : STD_LOGIC;
  signal flight_117_i_3_n_0 : STD_LOGIC;
  signal flight_118_i_3_n_0 : STD_LOGIC;
  signal flight_119_i_3_n_0 : STD_LOGIC;
  signal flight_120_i_4_n_0 : STD_LOGIC;
  signal flight_121_i_3_n_0 : STD_LOGIC;
  signal flight_122_i_4_n_0 : STD_LOGIC;
  signal flight_123_i_3_n_0 : STD_LOGIC;
  signal flight_124_i_3_n_0 : STD_LOGIC;
  signal flight_125_i_3_n_0 : STD_LOGIC;
  signal flight_126_i_3_n_0 : STD_LOGIC;
  signal flight_127_i_3_n_0 : STD_LOGIC;
  signal \^flight_16_reg\ : STD_LOGIC;
  signal \^flight_32_reg\ : STD_LOGIC;
  signal \^flight_48_reg\ : STD_LOGIC;
  signal \^flight_64_reg\ : STD_LOGIC;
  signal \^flight_80_reg\ : STD_LOGIC;
  signal \^flight_96_reg\ : STD_LOGIC;
  signal full_i_1_n_0 : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal saved_address : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \^saved_address_reg[0]_0\ : STD_LOGIC;
  signal \^saved_size\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^saved_size_reg[1]_0\ : STD_LOGIC;
  signal \^saved_source\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \saved_source[5]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cam_a_0_bits_address[2]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \cam_a_0_bits_source[2]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \cam_a_0_bits_source[3]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \io_axi4_0_araddr[29]_INST_0_i_2\ : label is "soft_lutpair596";
begin
  \cam_a_0_bits_address_reg[31]\(30 downto 0) <= \^cam_a_0_bits_address_reg[31]\(30 downto 0);
  fixer_1_auto_in_a_bits_address(1 downto 0) <= \^fixer_1_auto_in_a_bits_address\(1 downto 0);
  flight_112_reg <= \^flight_112_reg\;
  flight_16_reg <= \^flight_16_reg\;
  flight_32_reg <= \^flight_32_reg\;
  flight_48_reg <= \^flight_48_reg\;
  flight_64_reg <= \^flight_64_reg\;
  flight_80_reg <= \^flight_80_reg\;
  flight_96_reg <= \^flight_96_reg\;
  full_reg_0 <= \^full_reg_0\;
  \saved_address_reg[0]_0\ <= \^saved_address_reg[0]_0\;
  saved_size(1 downto 0) <= \^saved_size\(1 downto 0);
  \saved_size_reg[1]_0\ <= \^saved_size_reg[1]_0\;
  saved_source(5 downto 0) <= \^saved_source\(5 downto 0);
\a_first_counter[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBBFCB800000000"
    )
        port map (
      I0 => \^saved_size_reg[1]_0\,
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[10]_0\,
      I3 => \^saved_size\(0),
      I4 => \cdc_reg_reg[9]_0\(0),
      I5 => \saved_size_reg[2]_0\(0),
      O => \a_first_counter_reg[1]\
    );
\a_repeater_io_repeat_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF008A0000"
    )
        port map (
      I0 => \saved_size_reg[1]_1\,
      I1 => fixer_1_auto_in_a_bits_source(0),
      I2 => \cdc_reg_reg[5]\(0),
      I3 => \a_repeater_io_repeat_counter_reg[1]\,
      I4 => \_a_repeater_io_repeat_T\,
      I5 => a_repeater_io_repeat_counter(1),
      O => \a_repeater_io_repeat_counter_reg[2]\
    );
\beatsLeft[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF03FF44FF47FF"
    )
        port map (
      I0 => \^saved_size\(0),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[9]_0\(0),
      I3 => \saved_size_reg[2]_0\(0),
      I4 => \cdc_reg_reg[10]_0\,
      I5 => \^saved_size_reg[1]_0\,
      O => \beatsLeft_reg[1]\
    );
\cam_a_0_bits_address[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cam_a_0_bits_address_reg[31]\(2),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[29]\(0),
      O => \^fixer_1_auto_in_a_bits_address\(0)
    );
\cam_a_0_bits_source[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^saved_source\(0),
      I1 => \^full_reg_0\,
      I2 => mbypass_auto_in_1_a_bits_source(0),
      I3 => bypass_reg_rep_1,
      O => \cam_a_0_bits_source_reg[3]\(0)
    );
\cam_a_0_bits_source[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^saved_source\(1),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(0),
      O => \cam_a_0_bits_source_reg[3]\(1)
    );
\cam_a_0_bits_source[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^saved_source\(2),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(1),
      O => \cam_a_0_bits_source_reg[3]\(2)
    );
\counter[3]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \cdc_reg_reg[14]\(2),
      I1 => \^saved_source\(3),
      I2 => \cdc_reg_reg[15]\,
      I3 => \^full_reg_0\,
      I4 => \^saved_source\(5),
      O => \a_first_counter_reg[2]_0\
    );
flight_100_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_96_reg\,
      I1 => flight_116_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_100_reg_0,
      O => flight_100_reg
    );
flight_101_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_96_reg\,
      I1 => flight_117_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_101_reg_0,
      O => flight_101_reg
    );
flight_102_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_96_reg\,
      I1 => flight_118_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_102_reg_0,
      O => flight_102_reg
    );
flight_103_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_96_reg\,
      I1 => flight_119_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_103_reg_0,
      O => flight_103_reg
    );
flight_104_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_96_reg\,
      I1 => flight_120_i_4_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_104_reg_0,
      O => flight_104_reg
    );
flight_105_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_96_reg\,
      I1 => flight_121_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_105_reg_0,
      O => flight_105_reg
    );
flight_106_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_96_reg\,
      I1 => flight_122_i_4_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_106_reg_0,
      O => flight_106_reg
    );
flight_107_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_96_reg\,
      I1 => flight_123_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_107_reg_0,
      O => flight_107_reg
    );
flight_108_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_96_reg\,
      I1 => flight_124_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_108_reg_0,
      O => flight_108_reg
    );
flight_109_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_96_reg\,
      I1 => flight_125_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_109_reg_0,
      O => flight_109_reg
    );
flight_110_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_96_reg\,
      I1 => flight_126_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_110_reg_0,
      O => flight_110_reg
    );
flight_111_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_96_reg\,
      I1 => flight_127_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_111_reg_0,
      O => flight_111_reg
    );
flight_112_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_112_reg\,
      I1 => flight_112_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_112_reg_1,
      O => flight_112_reg_0
    );
flight_112_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => \^saved_source\(2),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(1),
      I3 => \^saved_source\(1),
      I4 => \cdc_reg_reg[14]\(0),
      I5 => full_reg_4,
      O => flight_112_i_3_n_0
    );
flight_113_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_112_reg\,
      I1 => flight_113_i_7_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_113_reg_0,
      O => flight_113_reg
    );
flight_113_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => \^saved_source\(2),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(1),
      I3 => \^saved_source\(1),
      I4 => \cdc_reg_reg[14]\(0),
      I5 => full_reg_1,
      O => flight_113_i_7_n_0
    );
flight_114_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_112_reg\,
      I1 => flight_114_i_5_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_114_reg_0,
      O => flight_114_reg
    );
flight_114_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => \^saved_source\(2),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(1),
      I3 => \^saved_source\(1),
      I4 => \cdc_reg_reg[14]\(0),
      I5 => full_reg_2,
      O => flight_114_i_5_n_0
    );
flight_115_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_112_reg\,
      I1 => flight_115_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_115_reg_0,
      O => flight_115_reg
    );
flight_115_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => \^saved_source\(2),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(1),
      I3 => \^saved_source\(1),
      I4 => \cdc_reg_reg[14]\(0),
      I5 => full_reg_3,
      O => flight_115_i_3_n_0
    );
flight_116_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_112_reg\,
      I1 => flight_116_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_116_reg_0,
      O => flight_116_reg
    );
flight_116_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => \^saved_source\(2),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(1),
      I3 => \^saved_source\(1),
      I4 => \cdc_reg_reg[14]\(0),
      I5 => full_reg_4,
      O => flight_116_i_3_n_0
    );
flight_117_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_112_reg\,
      I1 => flight_117_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_117_reg_0,
      O => flight_117_reg
    );
flight_117_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => \^saved_source\(2),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(1),
      I3 => \^saved_source\(1),
      I4 => \cdc_reg_reg[14]\(0),
      I5 => full_reg_1,
      O => flight_117_i_3_n_0
    );
flight_118_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_112_reg\,
      I1 => flight_118_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_118_reg_0,
      O => flight_118_reg
    );
flight_118_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => \^saved_source\(2),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(1),
      I3 => \^saved_source\(1),
      I4 => \cdc_reg_reg[14]\(0),
      I5 => full_reg_2,
      O => flight_118_i_3_n_0
    );
flight_119_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_112_reg\,
      I1 => flight_119_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_119_reg_0,
      O => flight_119_reg
    );
flight_119_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => \^saved_source\(2),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(1),
      I3 => \^saved_source\(1),
      I4 => \cdc_reg_reg[14]\(0),
      I5 => full_reg_3,
      O => flight_119_i_3_n_0
    );
flight_120_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_112_reg\,
      I1 => flight_120_i_4_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_120_reg_0,
      O => flight_120_reg
    );
flight_120_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => \^saved_source\(1),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(0),
      I3 => \^saved_source\(2),
      I4 => \cdc_reg_reg[14]\(1),
      I5 => full_reg_4,
      O => flight_120_i_4_n_0
    );
flight_121_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_112_reg\,
      I1 => flight_121_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_121_reg_0,
      O => flight_121_reg
    );
flight_121_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => \^saved_source\(1),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(0),
      I3 => \^saved_source\(2),
      I4 => \cdc_reg_reg[14]\(1),
      I5 => full_reg_1,
      O => flight_121_i_3_n_0
    );
flight_122_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_112_reg\,
      I1 => flight_122_i_4_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_122_reg_0,
      O => flight_122_reg
    );
flight_122_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => \^saved_source\(1),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(0),
      I3 => \^saved_source\(2),
      I4 => \cdc_reg_reg[14]\(1),
      I5 => full_reg_2,
      O => flight_122_i_4_n_0
    );
flight_123_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_112_reg\,
      I1 => flight_123_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_123_reg_0,
      O => flight_123_reg
    );
flight_123_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => \^saved_source\(1),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(0),
      I3 => \^saved_source\(2),
      I4 => \cdc_reg_reg[14]\(1),
      I5 => full_reg_3,
      O => flight_123_i_3_n_0
    );
flight_124_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_112_reg\,
      I1 => flight_124_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_124_reg_0,
      O => flight_124_reg
    );
flight_124_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B830880000000000"
    )
        port map (
      I0 => \^saved_source\(2),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(1),
      I3 => \^saved_source\(1),
      I4 => \cdc_reg_reg[14]\(0),
      I5 => full_reg_4,
      O => flight_124_i_3_n_0
    );
flight_125_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_112_reg\,
      I1 => flight_125_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_125_reg_0,
      O => flight_125_reg
    );
flight_125_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B830880000000000"
    )
        port map (
      I0 => \^saved_source\(2),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(1),
      I3 => \^saved_source\(1),
      I4 => \cdc_reg_reg[14]\(0),
      I5 => full_reg_1,
      O => flight_125_i_3_n_0
    );
flight_126_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_112_reg\,
      I1 => flight_126_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_126_reg_0,
      O => flight_126_reg
    );
flight_126_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B830880000000000"
    )
        port map (
      I0 => \^saved_source\(2),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(1),
      I3 => \^saved_source\(1),
      I4 => \cdc_reg_reg[14]\(0),
      I5 => full_reg_2,
      O => flight_126_i_3_n_0
    );
flight_127_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_112_reg\,
      I1 => flight_127_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_127_reg_0,
      O => flight_127_reg
    );
flight_127_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B830880000000000"
    )
        port map (
      I0 => \^saved_source\(2),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(1),
      I3 => \^saved_source\(1),
      I4 => \cdc_reg_reg[14]\(0),
      I5 => full_reg_3,
      O => flight_127_i_3_n_0
    );
flight_16_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_16_reg\,
      I1 => flight_112_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_16_reg_1,
      O => flight_16_reg_0
    );
flight_17_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_16_reg\,
      I1 => flight_113_i_7_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_17_reg_0,
      O => flight_17_reg
    );
flight_18_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_16_reg\,
      I1 => flight_114_i_5_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_18_reg_0,
      O => flight_18_reg
    );
flight_19_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_16_reg\,
      I1 => flight_115_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_19_reg_0,
      O => flight_19_reg
    );
flight_20_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_16_reg\,
      I1 => flight_116_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_20_reg_0,
      O => flight_20_reg
    );
flight_21_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_16_reg\,
      I1 => flight_117_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_21_reg_0,
      O => flight_21_reg
    );
flight_22_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_16_reg\,
      I1 => flight_118_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_22_reg_0,
      O => flight_22_reg
    );
flight_23_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_16_reg\,
      I1 => flight_119_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_23_reg_0,
      O => flight_23_reg
    );
flight_24_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_16_reg\,
      I1 => flight_120_i_4_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_24_reg_0,
      O => flight_24_reg
    );
flight_25_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_16_reg\,
      I1 => flight_121_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_25_reg_0,
      O => flight_25_reg
    );
flight_26_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_16_reg\,
      I1 => flight_122_i_4_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_26_reg_0,
      O => flight_26_reg
    );
flight_27_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_16_reg\,
      I1 => flight_123_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_27_reg_0,
      O => flight_27_reg
    );
flight_28_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_16_reg\,
      I1 => flight_124_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_28_reg_0,
      O => flight_28_reg
    );
flight_29_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_16_reg\,
      I1 => flight_125_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_29_reg_0,
      O => flight_29_reg
    );
flight_30_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_16_reg\,
      I1 => flight_126_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_30_reg_0,
      O => flight_30_reg
    );
flight_31_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_16_reg\,
      I1 => flight_127_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_31_reg_0,
      O => flight_31_reg
    );
flight_32_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_32_reg\,
      I1 => flight_112_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_32_reg_1,
      O => flight_32_reg_0
    );
flight_33_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_32_reg\,
      I1 => flight_113_i_7_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_33_reg_0,
      O => flight_33_reg
    );
flight_34_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_32_reg\,
      I1 => flight_114_i_5_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_34_reg_0,
      O => flight_34_reg
    );
flight_35_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_32_reg\,
      I1 => flight_115_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_35_reg_0,
      O => flight_35_reg
    );
flight_36_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_32_reg\,
      I1 => flight_116_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_36_reg_0,
      O => flight_36_reg
    );
flight_37_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_32_reg\,
      I1 => flight_117_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_37_reg_0,
      O => flight_37_reg
    );
flight_38_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_32_reg\,
      I1 => flight_118_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_38_reg_0,
      O => flight_38_reg
    );
flight_39_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_32_reg\,
      I1 => flight_119_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_39_reg_0,
      O => flight_39_reg
    );
flight_40_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_32_reg\,
      I1 => flight_120_i_4_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_40_reg_0,
      O => flight_40_reg
    );
flight_41_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_32_reg\,
      I1 => flight_121_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_41_reg_0,
      O => flight_41_reg
    );
flight_42_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_32_reg\,
      I1 => flight_122_i_4_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_42_reg_0,
      O => flight_42_reg
    );
flight_43_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_32_reg\,
      I1 => flight_123_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_43_reg_0,
      O => flight_43_reg
    );
flight_44_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_32_reg\,
      I1 => flight_124_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_44_reg_0,
      O => flight_44_reg
    );
flight_45_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_32_reg\,
      I1 => flight_125_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_45_reg_0,
      O => flight_45_reg
    );
flight_46_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_32_reg\,
      I1 => flight_126_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_46_reg_0,
      O => flight_46_reg
    );
flight_47_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_32_reg\,
      I1 => flight_127_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_47_reg_0,
      O => flight_47_reg
    );
flight_48_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_48_reg\,
      I1 => flight_112_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_48_reg_1,
      O => flight_48_reg_0
    );
flight_49_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_48_reg\,
      I1 => flight_113_i_7_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_49_reg_0,
      O => flight_49_reg
    );
flight_50_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_48_reg\,
      I1 => flight_114_i_5_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_50_reg_0,
      O => flight_50_reg
    );
flight_51_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_48_reg\,
      I1 => flight_115_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_51_reg_0,
      O => flight_51_reg
    );
flight_52_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_48_reg\,
      I1 => flight_116_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_52_reg_0,
      O => flight_52_reg
    );
flight_53_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_48_reg\,
      I1 => flight_117_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_53_reg_0,
      O => flight_53_reg
    );
flight_54_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_48_reg\,
      I1 => flight_118_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_54_reg_0,
      O => flight_54_reg
    );
flight_55_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_48_reg\,
      I1 => flight_119_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_55_reg_0,
      O => flight_55_reg
    );
flight_56_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_48_reg\,
      I1 => flight_120_i_4_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_56_reg_0,
      O => flight_56_reg
    );
flight_57_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_48_reg\,
      I1 => flight_121_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_57_reg_0,
      O => flight_57_reg
    );
flight_58_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_48_reg\,
      I1 => flight_122_i_4_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_58_reg_0,
      O => flight_58_reg
    );
flight_59_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_48_reg\,
      I1 => flight_123_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_59_reg_0,
      O => flight_59_reg
    );
flight_60_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_48_reg\,
      I1 => flight_124_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_60_reg_0,
      O => flight_60_reg
    );
flight_61_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_48_reg\,
      I1 => flight_125_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_61_reg_0,
      O => flight_61_reg
    );
flight_62_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_48_reg\,
      I1 => flight_126_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_62_reg_0,
      O => flight_62_reg
    );
flight_63_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_48_reg\,
      I1 => flight_127_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_63_reg_0,
      O => flight_63_reg
    );
flight_64_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_64_reg\,
      I1 => flight_112_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_64_reg_1,
      O => flight_64_reg_0
    );
flight_65_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_64_reg\,
      I1 => flight_113_i_7_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_65_reg_0,
      O => flight_65_reg
    );
flight_66_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_64_reg\,
      I1 => flight_114_i_5_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_66_reg_0,
      O => flight_66_reg
    );
flight_67_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_64_reg\,
      I1 => flight_115_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_67_reg_0,
      O => flight_67_reg
    );
flight_68_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_64_reg\,
      I1 => flight_116_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_68_reg_0,
      O => flight_68_reg
    );
flight_69_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_64_reg\,
      I1 => flight_117_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_69_reg_0,
      O => flight_69_reg
    );
flight_70_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_64_reg\,
      I1 => flight_118_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_70_reg_0,
      O => flight_70_reg
    );
flight_71_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_64_reg\,
      I1 => flight_119_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_71_reg_0,
      O => flight_71_reg
    );
flight_72_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_64_reg\,
      I1 => flight_120_i_4_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_72_reg_0,
      O => flight_72_reg
    );
flight_73_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_64_reg\,
      I1 => flight_121_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_73_reg_0,
      O => flight_73_reg
    );
flight_74_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_64_reg\,
      I1 => flight_122_i_4_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_74_reg_0,
      O => flight_74_reg
    );
flight_75_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_64_reg\,
      I1 => flight_123_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_75_reg_0,
      O => flight_75_reg
    );
flight_76_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_64_reg\,
      I1 => flight_124_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_76_reg_0,
      O => flight_76_reg
    );
flight_77_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_64_reg\,
      I1 => flight_125_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_77_reg_0,
      O => flight_77_reg
    );
flight_78_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_64_reg\,
      I1 => flight_126_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_78_reg_0,
      O => flight_78_reg
    );
flight_79_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_64_reg\,
      I1 => flight_127_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_79_reg_0,
      O => flight_79_reg
    );
flight_80_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_80_reg\,
      I1 => flight_112_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_80_reg_1,
      O => flight_80_reg_0
    );
flight_81_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_80_reg\,
      I1 => flight_113_i_7_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_81_reg_0,
      O => flight_81_reg
    );
flight_82_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_80_reg\,
      I1 => flight_114_i_5_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_82_reg_0,
      O => flight_82_reg
    );
flight_83_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_80_reg\,
      I1 => flight_115_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_83_reg_0,
      O => flight_83_reg
    );
flight_84_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_80_reg\,
      I1 => flight_116_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_84_reg_0,
      O => flight_84_reg
    );
flight_85_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_80_reg\,
      I1 => flight_117_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_85_reg_0,
      O => flight_85_reg
    );
flight_86_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_80_reg\,
      I1 => flight_118_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_86_reg_0,
      O => flight_86_reg
    );
flight_87_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_80_reg\,
      I1 => flight_119_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_87_reg_0,
      O => flight_87_reg
    );
flight_88_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_80_reg\,
      I1 => flight_120_i_4_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_88_reg_0,
      O => flight_88_reg
    );
flight_89_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_80_reg\,
      I1 => flight_121_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_89_reg_0,
      O => flight_89_reg
    );
flight_90_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_80_reg\,
      I1 => flight_122_i_4_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_90_reg_0,
      O => flight_90_reg
    );
flight_91_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_80_reg\,
      I1 => flight_123_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_91_reg_0,
      O => flight_91_reg
    );
flight_92_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_80_reg\,
      I1 => flight_124_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_92_reg_0,
      O => flight_92_reg
    );
flight_93_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_80_reg\,
      I1 => flight_125_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_93_reg_0,
      O => flight_93_reg
    );
flight_94_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_80_reg\,
      I1 => flight_126_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_94_reg_0,
      O => flight_94_reg
    );
flight_95_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_80_reg\,
      I1 => flight_127_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_95_reg_0,
      O => flight_95_reg
    );
flight_96_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_96_reg\,
      I1 => flight_112_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_96_reg_1,
      O => flight_96_reg_0
    );
flight_97_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_96_reg\,
      I1 => flight_113_i_7_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_97_reg_0,
      O => flight_97_reg
    );
flight_98_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_96_reg\,
      I1 => flight_114_i_5_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_98_reg_0,
      O => flight_98_reg
    );
flight_99_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^flight_96_reg\,
      I1 => flight_115_i_3_n_0,
      I2 => \stalls_id_6_reg[1]\,
      I3 => flight_99_reg_0,
      O => flight_99_reg
    );
full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => \^saved_address_reg[0]_0\,
      I1 => \^full_reg_0\,
      I2 => resetn,
      I3 => \_a_repeater_io_repeat_T\,
      I4 => \saved_source[5]_i_3_n_0\,
      O => full_i_1_n_0
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => full_i_1_n_0,
      Q => \^full_reg_0\,
      R => '0'
    );
\io_axi4_0_araddr[29]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_address(29),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[29]\(1),
      O => \^fixer_1_auto_in_a_bits_address\(1)
    );
\io_axi4_0_arid[0]_INST_0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \cdc_reg_reg[14]\(2),
      I1 => \^saved_source\(3),
      I2 => \cdc_reg_reg[14]\(3),
      I3 => \^full_reg_0\,
      I4 => \^saved_source\(4),
      O => \a_first_counter_reg[2]\
    );
\io_axi4_0_arid[0]_INST_0_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \cdc_reg_reg[14]\(3),
      I1 => \^saved_source\(4),
      I2 => \cdc_reg_reg[15]\,
      I3 => \^full_reg_0\,
      I4 => \^saved_source\(5),
      O => \saved_opcode_reg[2]\
    );
\saved_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(0),
      Q => \^cam_a_0_bits_address_reg[31]\(0),
      R => bypass_reg_rep
    );
\saved_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(10),
      Q => \^cam_a_0_bits_address_reg[31]\(10),
      R => bypass_reg_rep
    );
\saved_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(11),
      Q => \^cam_a_0_bits_address_reg[31]\(11),
      R => bypass_reg_rep
    );
\saved_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(12),
      Q => \^cam_a_0_bits_address_reg[31]\(12),
      R => bypass_reg_rep
    );
\saved_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(13),
      Q => \^cam_a_0_bits_address_reg[31]\(13),
      R => bypass_reg_rep
    );
\saved_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(14),
      Q => \^cam_a_0_bits_address_reg[31]\(14),
      R => bypass_reg_rep
    );
\saved_address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(15),
      Q => \^cam_a_0_bits_address_reg[31]\(15),
      R => bypass_reg_rep
    );
\saved_address_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(16),
      Q => \^cam_a_0_bits_address_reg[31]\(16),
      R => bypass_reg_rep
    );
\saved_address_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(17),
      Q => \^cam_a_0_bits_address_reg[31]\(17),
      R => bypass_reg_rep
    );
\saved_address_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(18),
      Q => \^cam_a_0_bits_address_reg[31]\(18),
      R => bypass_reg_rep
    );
\saved_address_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(19),
      Q => \^cam_a_0_bits_address_reg[31]\(19),
      R => bypass_reg_rep
    );
\saved_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(1),
      Q => \^cam_a_0_bits_address_reg[31]\(1),
      R => bypass_reg_rep
    );
\saved_address_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(20),
      Q => \^cam_a_0_bits_address_reg[31]\(20),
      R => bypass_reg_rep
    );
\saved_address_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(21),
      Q => \^cam_a_0_bits_address_reg[31]\(21),
      R => bypass_reg_rep
    );
\saved_address_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(22),
      Q => \^cam_a_0_bits_address_reg[31]\(22),
      R => bypass_reg_rep
    );
\saved_address_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(23),
      Q => \^cam_a_0_bits_address_reg[31]\(23),
      R => bypass_reg_rep
    );
\saved_address_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(24),
      Q => \^cam_a_0_bits_address_reg[31]\(24),
      R => bypass_reg_rep
    );
\saved_address_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(25),
      Q => \^cam_a_0_bits_address_reg[31]\(25),
      R => bypass_reg_rep
    );
\saved_address_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(26),
      Q => \^cam_a_0_bits_address_reg[31]\(26),
      R => bypass_reg_rep
    );
\saved_address_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(27),
      Q => \^cam_a_0_bits_address_reg[31]\(27),
      R => bypass_reg_rep
    );
\saved_address_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(28),
      Q => \^cam_a_0_bits_address_reg[31]\(28),
      R => bypass_reg_rep
    );
\saved_address_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(29),
      Q => saved_address(29),
      R => bypass_reg_rep
    );
\saved_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(2),
      Q => \^cam_a_0_bits_address_reg[31]\(2),
      R => bypass_reg_rep
    );
\saved_address_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(30),
      Q => \^cam_a_0_bits_address_reg[31]\(29),
      R => bypass_reg_rep
    );
\saved_address_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(31),
      Q => \^cam_a_0_bits_address_reg[31]\(30),
      R => bypass_reg_rep
    );
\saved_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(3),
      Q => \^cam_a_0_bits_address_reg[31]\(3),
      R => bypass_reg_rep
    );
\saved_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(4),
      Q => \^cam_a_0_bits_address_reg[31]\(4),
      R => bypass_reg_rep
    );
\saved_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(5),
      Q => \^cam_a_0_bits_address_reg[31]\(5),
      R => bypass_reg_rep
    );
\saved_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(6),
      Q => \^cam_a_0_bits_address_reg[31]\(6),
      R => bypass_reg_rep
    );
\saved_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(7),
      Q => \^cam_a_0_bits_address_reg[31]\(7),
      R => bypass_reg_rep
    );
\saved_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(8),
      Q => \^cam_a_0_bits_address_reg[31]\(8),
      R => bypass_reg_rep
    );
\saved_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_address(9),
      Q => \^cam_a_0_bits_address_reg[31]\(9),
      R => bypass_reg_rep
    );
\saved_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cdc_reg_reg[9]\,
      Q => \^saved_size\(0),
      R => '0'
    );
\saved_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cdc_reg_reg[10]\,
      Q => \^saved_size_reg[1]_0\,
      R => '0'
    );
\saved_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cdc_reg_reg[11]\,
      Q => \^saved_size\(1),
      R => '0'
    );
\saved_source[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \saved_source[5]_i_3_n_0\,
      I1 => fixer_1_auto_in_a_ready,
      I2 => \^full_reg_0\,
      I3 => bypass_reg_rep_0,
      O => \^saved_address_reg[0]_0\
    );
\saved_source[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0000"
    )
        port map (
      I0 => fixer_1_auto_in_a_bits_source(0),
      I1 => a_repeater_io_repeat_counter(1),
      I2 => \a_repeater_io_repeat_counter_reg[0]\,
      I3 => a_repeater_io_repeat_counter(0),
      I4 => \saved_size_reg[2]_0\(0),
      O => \saved_source[5]_i_3_n_0\
    );
\saved_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_source(0),
      Q => \^saved_source\(0),
      R => bypass_reg_rep
    );
\saved_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_source(1),
      Q => \^saved_source\(1),
      R => bypass_reg_rep
    );
\saved_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_source(2),
      Q => \^saved_source\(2),
      R => bypass_reg_rep
    );
\saved_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_source(3),
      Q => \^saved_source\(3),
      R => bypass_reg_rep
    );
\saved_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_source(4),
      Q => \^saved_source\(4),
      R => bypass_reg_rep
    );
\saved_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_address_reg[0]_0\,
      D => mbypass_auto_in_1_a_bits_source(5),
      Q => \^saved_source\(5),
      R => bypass_reg_rep
    );
\stalls_id[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047034400"
    )
        port map (
      I0 => \^saved_source\(4),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(3),
      I3 => \^saved_source\(3),
      I4 => \cdc_reg_reg[14]\(2),
      I5 => fixer_1_auto_in_a_bits_source(1),
      O => \^flight_16_reg\
    );
\stalls_id_1[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047034400"
    )
        port map (
      I0 => \^saved_source\(3),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(2),
      I3 => \^saved_source\(4),
      I4 => \cdc_reg_reg[14]\(3),
      I5 => fixer_1_auto_in_a_bits_source(1),
      O => \^flight_32_reg\
    );
\stalls_id_2[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8308800"
    )
        port map (
      I0 => \^saved_source\(4),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(3),
      I3 => \^saved_source\(3),
      I4 => \cdc_reg_reg[14]\(2),
      I5 => fixer_1_auto_in_a_bits_source(1),
      O => \^flight_48_reg\
    );
\stalls_id_3[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => \^saved_source\(4),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(3),
      I3 => \^saved_source\(3),
      I4 => \cdc_reg_reg[14]\(2),
      I5 => fixer_1_auto_in_a_bits_source(1),
      O => \^flight_64_reg\
    );
\stalls_id_4[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => \^saved_source\(4),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(3),
      I3 => \^saved_source\(3),
      I4 => \cdc_reg_reg[14]\(2),
      I5 => fixer_1_auto_in_a_bits_source(1),
      O => \^flight_80_reg\
    );
\stalls_id_5[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => \^saved_source\(3),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(2),
      I3 => \^saved_source\(4),
      I4 => \cdc_reg_reg[14]\(3),
      I5 => fixer_1_auto_in_a_bits_source(1),
      O => \^flight_96_reg\
    );
\stalls_id_6[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_address(29),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[29]\(1),
      O => S(0)
    );
\stalls_id_6[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fixer_1_auto_in_a_bits_address\(1),
      O => \stalls_id_5_reg[0]\(0)
    );
\stalls_id_6[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B830880000000000"
    )
        port map (
      I0 => \^saved_source\(4),
      I1 => \^full_reg_0\,
      I2 => \cdc_reg_reg[14]\(3),
      I3 => \^saved_source\(3),
      I4 => \cdc_reg_reg[14]\(2),
      I5 => fixer_1_auto_in_a_bits_source(1),
      O => \^flight_112_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_Repeater_2 is
  port (
    \ram_source_reg[0]\ : out STD_LOGIC;
    repeat_count_reg : out STD_LOGIC;
    \ram_opcode_reg[0]\ : out STD_LOGIC;
    d_io_deq_bits_denied : out STD_LOGIC;
    \elts_1_beats_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_3_reg[2]\ : out STD_LOGIC;
    \counter_3_reg[0]\ : out STD_LOGIC;
    \ram_size_reg[1]\ : out STD_LOGIC;
    \ram_size_reg[0]\ : out STD_LOGIC;
    \ram_opcode_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \ram_data_reg[31]_1\ : out STD_LOGIC;
    chiplink_auto_mbypass_out_d_bits_denied : out STD_LOGIC;
    chiplink_auto_mbypass_out_d_bits_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_source_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    repeat_count_reg_0 : out STD_LOGIC;
    \counter_3_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_param_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    atomics_auto_in_d_bits_denied : in STD_LOGIC;
    clk : in STD_LOGIC;
    full_reg_0 : in STD_LOGIC;
    bypass_reg_rep : in STD_LOGIC;
    maybe_full : in STD_LOGIC;
    state_0_reg : in STD_LOGIC;
    repeat_count_reg_1 : in STD_LOGIC;
    ram_denied : in STD_LOGIC;
    xbar_auto_in_d_bits_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_size_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    xbar_auto_in_d_bits_source : in STD_LOGIC_VECTOR ( 6 downto 0 );
    d_replace : in STD_LOGIC;
    xbar_auto_in_d_bits_opcode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cam_d_0_data_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_axi4_0_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    muxStateEarly_0 : in STD_LOGIC;
    \cam_d_0_data_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indexes_lo_7 : in STD_LOGIC;
    \cam_d_0_data_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indexes_lo_15 : in STD_LOGIC;
    \cam_d_0_data_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[20]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indexes_lo_23 : in STD_LOGIC;
    \cam_d_0_data_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[27]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indexes_lo_31 : in STD_LOGIC;
    \cam_d_0_data_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[33]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[35]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[36]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[37]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[38]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indexes_lo_39 : in STD_LOGIC;
    \cam_d_0_data_reg[40]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[41]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[42]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[43]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[44]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[45]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[46]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indexes_lo_47 : in STD_LOGIC;
    \cam_d_0_data_reg[48]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[49]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[50]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[51]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[52]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[53]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[54]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indexes_lo_55 : in STD_LOGIC;
    \cam_d_0_data_reg[56]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[57]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[58]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[59]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[61]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[62]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[63]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    repeat_sel_sel_sources_3 : in STD_LOGIC;
    repeat_sel_sel_sources_2 : in STD_LOGIC;
    repeat_sel_sel_sources_1 : in STD_LOGIC;
    repeat_sel_sel_sources_0 : in STD_LOGIC;
    repeat_sel_sel_sources_7 : in STD_LOGIC;
    repeat_sel_sel_sources_6 : in STD_LOGIC;
    repeat_sel_sel_sources_5 : in STD_LOGIC;
    repeat_sel_sel_sources_4 : in STD_LOGIC;
    repeat_sel_sel_sources_11 : in STD_LOGIC;
    repeat_sel_sel_sources_10 : in STD_LOGIC;
    repeat_sel_sel_sources_9 : in STD_LOGIC;
    repeat_sel_sel_sources_8 : in STD_LOGIC;
    repeat_sel_sel_sources_15 : in STD_LOGIC;
    repeat_sel_sel_sources_14 : in STD_LOGIC;
    repeat_sel_sel_sources_13 : in STD_LOGIC;
    repeat_sel_sel_sources_12 : in STD_LOGIC;
    repeat_sel_sel_sources_19 : in STD_LOGIC;
    repeat_sel_sel_sources_18 : in STD_LOGIC;
    repeat_sel_sel_sources_17 : in STD_LOGIC;
    repeat_sel_sel_sources_16 : in STD_LOGIC;
    repeat_sel_sel_sources_23 : in STD_LOGIC;
    repeat_sel_sel_sources_22 : in STD_LOGIC;
    repeat_sel_sel_sources_21 : in STD_LOGIC;
    repeat_sel_sel_sources_20 : in STD_LOGIC;
    repeat_sel_sel_sources_27 : in STD_LOGIC;
    repeat_sel_sel_sources_26 : in STD_LOGIC;
    repeat_sel_sel_sources_25 : in STD_LOGIC;
    repeat_sel_sel_sources_24 : in STD_LOGIC;
    repeat_sel_sel_sources_31 : in STD_LOGIC;
    repeat_sel_sel_sources_30 : in STD_LOGIC;
    repeat_sel_sel_sources_29 : in STD_LOGIC;
    repeat_sel_sel_sources_28 : in STD_LOGIC;
    repeat_sel_sel_sources_35 : in STD_LOGIC;
    repeat_sel_sel_sources_34 : in STD_LOGIC;
    repeat_sel_sel_sources_33 : in STD_LOGIC;
    repeat_sel_sel_sources_32 : in STD_LOGIC;
    repeat_sel_sel_sources_39 : in STD_LOGIC;
    repeat_sel_sel_sources_38 : in STD_LOGIC;
    repeat_sel_sel_sources_37 : in STD_LOGIC;
    repeat_sel_sel_sources_36 : in STD_LOGIC;
    repeat_sel_sel_sources_43 : in STD_LOGIC;
    repeat_sel_sel_sources_42 : in STD_LOGIC;
    repeat_sel_sel_sources_41 : in STD_LOGIC;
    repeat_sel_sel_sources_40 : in STD_LOGIC;
    repeat_sel_sel_sources_47 : in STD_LOGIC;
    repeat_sel_sel_sources_46 : in STD_LOGIC;
    repeat_sel_sel_sources_45 : in STD_LOGIC;
    repeat_sel_sel_sources_44 : in STD_LOGIC;
    repeat_sel_sel_sources_51 : in STD_LOGIC;
    repeat_sel_sel_sources_50 : in STD_LOGIC;
    repeat_sel_sel_sources_49 : in STD_LOGIC;
    repeat_sel_sel_sources_48 : in STD_LOGIC;
    repeat_sel_sel_sources_55 : in STD_LOGIC;
    repeat_sel_sel_sources_54 : in STD_LOGIC;
    repeat_sel_sel_sources_53 : in STD_LOGIC;
    repeat_sel_sel_sources_52 : in STD_LOGIC;
    repeat_sel_sel_sources_59 : in STD_LOGIC;
    repeat_sel_sel_sources_58 : in STD_LOGIC;
    repeat_sel_sel_sources_57 : in STD_LOGIC;
    repeat_sel_sel_sources_56 : in STD_LOGIC;
    repeat_sel_sel_sources_63 : in STD_LOGIC;
    repeat_sel_sel_sources_62 : in STD_LOGIC;
    repeat_sel_sel_sources_61 : in STD_LOGIC;
    repeat_sel_sel_sources_60 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    full_reg_1 : in STD_LOGIC;
    \counter_3_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_3_reg[1]\ : in STD_LOGIC;
    \ram_opcode_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_param_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cam_d_0_data_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_Repeater_2 : entity is "FPGA_Repeater_2";
end meisha_chiplink_master_0_1_FPGA_Repeater_2;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_Repeater_2 is
  signal \^counter_3_reg[2]\ : STD_LOGIC;
  signal \ram_data[31]_i_10_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_11_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_12_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_13_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_14_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_15_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_16_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_17_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_18_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_19_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_20_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_21_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_22_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_23_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_24_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_25_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_6_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_7_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_8_n_0\ : STD_LOGIC;
  signal \ram_data[31]_i_9_n_0\ : STD_LOGIC;
  signal \^ram_data_reg[31]_0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^ram_data_reg[31]_1\ : STD_LOGIC;
  signal \^ram_opcode_reg[0]\ : STD_LOGIC;
  signal \^ram_size_reg[0]\ : STD_LOGIC;
  signal \^ram_size_reg[1]\ : STD_LOGIC;
  signal \^ram_source_reg[0]\ : STD_LOGIC;
  signal \^ram_source_reg[5]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal repeat_bundleIn_0_d_bits_data_mux_0 : STD_LOGIC_VECTOR ( 44 downto 34 );
  signal \^repeat_count_reg\ : STD_LOGIC;
  signal saved_data : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal saved_denied : STD_LOGIC;
  signal saved_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \saved_opcode[2]_i_1_n_0\ : STD_LOGIC;
  signal saved_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal saved_source : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \elts_1_data[8]_i_2__0\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \ram_data[31]_i_5\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \ram_denied[0]_i_1\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \ram_size[0]_i_1__0\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \ram_size[1]_i_1__0\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \ram_size[2]_i_1\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \ram_source[0]_i_1\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \ram_source[1]_i_1\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \ram_source[2]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \ram_source[3]_i_1\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \ram_source[4]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \ram_source[5]_i_1\ : label is "soft_lutpair667";
begin
  \counter_3_reg[2]\ <= \^counter_3_reg[2]\;
  \ram_data_reg[31]_0\(29 downto 0) <= \^ram_data_reg[31]_0\(29 downto 0);
  \ram_data_reg[31]_1\ <= \^ram_data_reg[31]_1\;
  \ram_opcode_reg[0]\ <= \^ram_opcode_reg[0]\;
  \ram_size_reg[0]\ <= \^ram_size_reg[0]\;
  \ram_size_reg[1]\ <= \^ram_size_reg[1]\;
  \ram_source_reg[0]\ <= \^ram_source_reg[0]\;
  \ram_source_reg[5]\(5 downto 0) <= \^ram_source_reg[5]\(5 downto 0);
  repeat_count_reg <= \^repeat_count_reg\;
\counter_3[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88800000000"
    )
        port map (
      I0 => \^ram_size_reg[1]\,
      I1 => \^ram_size_reg[0]\,
      I2 => saved_size(2),
      I3 => \^ram_source_reg[0]\,
      I4 => xbar_auto_in_d_bits_size(2),
      I5 => \^ram_opcode_reg[0]\,
      O => \counter_3_reg[0]\
    );
\counter_3[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000000FFA8"
    )
        port map (
      I0 => \^counter_3_reg[2]\,
      I1 => \^ram_size_reg[0]\,
      I2 => \^ram_size_reg[1]\,
      I3 => \counter_3_reg[3]\(1),
      I4 => \counter_3_reg[3]\(0),
      I5 => \counter_3_reg[1]\,
      O => \counter_3_reg[2]_0\(0)
    );
\counter_3[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => saved_size(2),
      I1 => \^ram_source_reg[0]\,
      I2 => xbar_auto_in_d_bits_size(2),
      I3 => \^ram_opcode_reg[0]\,
      O => \^counter_3_reg[2]\
    );
\d_last_counter[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => saved_size(2),
      I1 => \^ram_source_reg[0]\,
      I2 => xbar_auto_in_d_bits_size(2),
      I3 => \ram_size_reg[2]\(0),
      I4 => maybe_full,
      O => \elts_1_beats_reg[0]\(0)
    );
\elts_1_data[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => saved_denied,
      I1 => \^ram_source_reg[0]\,
      I2 => atomics_auto_in_d_bits_denied,
      I3 => ram_denied,
      I4 => maybe_full,
      O => d_io_deq_bits_denied
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => full_reg_0,
      Q => \^ram_source_reg[0]\,
      R => '0'
    );
\ram_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(0),
      I1 => \cam_d_0_data_reg[0]\(0),
      I2 => io_axi4_0_rdata(0),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(0)
    );
\ram_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(32),
      I1 => \cam_d_0_data_reg[32]\(0),
      I2 => io_axi4_0_rdata(32),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(0)
    );
\ram_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(9),
      I1 => \cam_d_0_data_reg[10]\(0),
      I2 => io_axi4_0_rdata(10),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(10)
    );
\ram_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(42),
      I1 => \cam_d_0_data_reg[42]\(0),
      I2 => io_axi4_0_rdata(42),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(9)
    );
\ram_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(10),
      I1 => \cam_d_0_data_reg[11]\(0),
      I2 => io_axi4_0_rdata(11),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(11)
    );
\ram_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(43),
      I1 => \cam_d_0_data_reg[43]\(0),
      I2 => io_axi4_0_rdata(43),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(10)
    );
\ram_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => repeat_bundleIn_0_d_bits_data_mux_0(44),
      I1 => \cam_d_0_data_reg[12]\(0),
      I2 => io_axi4_0_rdata(12),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(12)
    );
\ram_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(44),
      I1 => \cam_d_0_data_reg[44]\(0),
      I2 => io_axi4_0_rdata(44),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => repeat_bundleIn_0_d_bits_data_mux_0(44)
    );
\ram_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(11),
      I1 => \cam_d_0_data_reg[13]\(0),
      I2 => io_axi4_0_rdata(13),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(13)
    );
\ram_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(45),
      I1 => \cam_d_0_data_reg[45]\(0),
      I2 => io_axi4_0_rdata(45),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(11)
    );
\ram_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(12),
      I1 => \cam_d_0_data_reg[14]\(0),
      I2 => io_axi4_0_rdata(14),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(14)
    );
\ram_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(46),
      I1 => \cam_d_0_data_reg[46]\(0),
      I2 => io_axi4_0_rdata(46),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(12)
    );
\ram_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(13),
      I1 => indexes_lo_15,
      I2 => io_axi4_0_rdata(15),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(15)
    );
\ram_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(47),
      I1 => indexes_lo_47,
      I2 => io_axi4_0_rdata(47),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(13)
    );
\ram_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(14),
      I1 => \cam_d_0_data_reg[16]\(0),
      I2 => io_axi4_0_rdata(16),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(16)
    );
\ram_data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(48),
      I1 => \cam_d_0_data_reg[48]\(0),
      I2 => io_axi4_0_rdata(48),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(14)
    );
\ram_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(15),
      I1 => \cam_d_0_data_reg[17]\(0),
      I2 => io_axi4_0_rdata(17),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(17)
    );
\ram_data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(49),
      I1 => \cam_d_0_data_reg[49]\(0),
      I2 => io_axi4_0_rdata(49),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(15)
    );
\ram_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(16),
      I1 => \cam_d_0_data_reg[18]\(0),
      I2 => io_axi4_0_rdata(18),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(18)
    );
\ram_data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(50),
      I1 => \cam_d_0_data_reg[50]\(0),
      I2 => io_axi4_0_rdata(50),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(16)
    );
\ram_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(17),
      I1 => \cam_d_0_data_reg[19]\(0),
      I2 => io_axi4_0_rdata(19),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(19)
    );
\ram_data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(51),
      I1 => \cam_d_0_data_reg[51]\(0),
      I2 => io_axi4_0_rdata(51),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(17)
    );
\ram_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(1),
      I1 => \cam_d_0_data_reg[1]\(0),
      I2 => io_axi4_0_rdata(1),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(1)
    );
\ram_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(33),
      I1 => \cam_d_0_data_reg[33]\(0),
      I2 => io_axi4_0_rdata(33),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(1)
    );
\ram_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(18),
      I1 => \cam_d_0_data_reg[20]\(0),
      I2 => io_axi4_0_rdata(20),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(20)
    );
\ram_data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(52),
      I1 => \cam_d_0_data_reg[52]\(0),
      I2 => io_axi4_0_rdata(52),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(18)
    );
\ram_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(19),
      I1 => \cam_d_0_data_reg[21]\(0),
      I2 => io_axi4_0_rdata(21),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(21)
    );
\ram_data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(53),
      I1 => \cam_d_0_data_reg[53]\(0),
      I2 => io_axi4_0_rdata(53),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(19)
    );
\ram_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(20),
      I1 => \cam_d_0_data_reg[22]\(0),
      I2 => io_axi4_0_rdata(22),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(22)
    );
\ram_data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(54),
      I1 => \cam_d_0_data_reg[54]\(0),
      I2 => io_axi4_0_rdata(54),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(20)
    );
\ram_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(21),
      I1 => indexes_lo_23,
      I2 => io_axi4_0_rdata(23),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(23)
    );
\ram_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(55),
      I1 => indexes_lo_55,
      I2 => io_axi4_0_rdata(55),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(21)
    );
\ram_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(22),
      I1 => \cam_d_0_data_reg[24]\(0),
      I2 => io_axi4_0_rdata(24),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(24)
    );
\ram_data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(56),
      I1 => \cam_d_0_data_reg[56]\(0),
      I2 => io_axi4_0_rdata(56),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(22)
    );
\ram_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(23),
      I1 => \cam_d_0_data_reg[25]\(0),
      I2 => io_axi4_0_rdata(25),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(25)
    );
\ram_data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(57),
      I1 => \cam_d_0_data_reg[57]\(0),
      I2 => io_axi4_0_rdata(57),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(23)
    );
\ram_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(24),
      I1 => \cam_d_0_data_reg[26]\(0),
      I2 => io_axi4_0_rdata(26),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(26)
    );
\ram_data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(58),
      I1 => \cam_d_0_data_reg[58]\(0),
      I2 => io_axi4_0_rdata(58),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(24)
    );
\ram_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(25),
      I1 => \cam_d_0_data_reg[27]\(0),
      I2 => io_axi4_0_rdata(27),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(27)
    );
\ram_data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(59),
      I1 => \cam_d_0_data_reg[59]\(0),
      I2 => io_axi4_0_rdata(59),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(25)
    );
\ram_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(26),
      I1 => \cam_d_0_data_reg[28]\(0),
      I2 => io_axi4_0_rdata(28),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(28)
    );
\ram_data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(60),
      I1 => \cam_d_0_data_reg[60]\(0),
      I2 => io_axi4_0_rdata(60),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(26)
    );
\ram_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(27),
      I1 => \cam_d_0_data_reg[29]\(0),
      I2 => io_axi4_0_rdata(29),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(29)
    );
\ram_data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(61),
      I1 => \cam_d_0_data_reg[61]\(0),
      I2 => io_axi4_0_rdata(61),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(27)
    );
\ram_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => repeat_bundleIn_0_d_bits_data_mux_0(34),
      I1 => \cam_d_0_data_reg[2]\(0),
      I2 => io_axi4_0_rdata(2),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(2)
    );
\ram_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(34),
      I1 => \cam_d_0_data_reg[34]\(0),
      I2 => io_axi4_0_rdata(34),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => repeat_bundleIn_0_d_bits_data_mux_0(34)
    );
\ram_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(28),
      I1 => \cam_d_0_data_reg[30]\(0),
      I2 => io_axi4_0_rdata(30),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(30)
    );
\ram_data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(62),
      I1 => \cam_d_0_data_reg[62]\(0),
      I2 => io_axi4_0_rdata(62),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(28)
    );
\ram_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(29),
      I1 => indexes_lo_31,
      I2 => io_axi4_0_rdata(31),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(31)
    );
\ram_data[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => repeat_sel_sel_sources_63,
      I1 => repeat_sel_sel_sources_62,
      I2 => \^ram_source_reg[5]\(1),
      I3 => repeat_sel_sel_sources_61,
      I4 => \^ram_source_reg[5]\(0),
      I5 => repeat_sel_sel_sources_60,
      O => \ram_data[31]_i_10_n_0\
    );
\ram_data[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => repeat_sel_sel_sources_59,
      I1 => repeat_sel_sel_sources_58,
      I2 => \^ram_source_reg[5]\(1),
      I3 => repeat_sel_sel_sources_57,
      I4 => \^ram_source_reg[5]\(0),
      I5 => repeat_sel_sel_sources_56,
      O => \ram_data[31]_i_11_n_0\
    );
\ram_data[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => repeat_sel_sel_sources_55,
      I1 => repeat_sel_sel_sources_54,
      I2 => \^ram_source_reg[5]\(1),
      I3 => repeat_sel_sel_sources_53,
      I4 => \^ram_source_reg[5]\(0),
      I5 => repeat_sel_sel_sources_52,
      O => \ram_data[31]_i_12_n_0\
    );
\ram_data[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => repeat_sel_sel_sources_51,
      I1 => repeat_sel_sel_sources_50,
      I2 => \^ram_source_reg[5]\(1),
      I3 => repeat_sel_sel_sources_49,
      I4 => \^ram_source_reg[5]\(0),
      I5 => repeat_sel_sel_sources_48,
      O => \ram_data[31]_i_13_n_0\
    );
\ram_data[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => repeat_sel_sel_sources_47,
      I1 => repeat_sel_sel_sources_46,
      I2 => \^ram_source_reg[5]\(1),
      I3 => repeat_sel_sel_sources_45,
      I4 => \^ram_source_reg[5]\(0),
      I5 => repeat_sel_sel_sources_44,
      O => \ram_data[31]_i_14_n_0\
    );
\ram_data[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => repeat_sel_sel_sources_43,
      I1 => repeat_sel_sel_sources_42,
      I2 => \^ram_source_reg[5]\(1),
      I3 => repeat_sel_sel_sources_41,
      I4 => \^ram_source_reg[5]\(0),
      I5 => repeat_sel_sel_sources_40,
      O => \ram_data[31]_i_15_n_0\
    );
\ram_data[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => repeat_sel_sel_sources_39,
      I1 => repeat_sel_sel_sources_38,
      I2 => \^ram_source_reg[5]\(1),
      I3 => repeat_sel_sel_sources_37,
      I4 => \^ram_source_reg[5]\(0),
      I5 => repeat_sel_sel_sources_36,
      O => \ram_data[31]_i_16_n_0\
    );
\ram_data[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => repeat_sel_sel_sources_35,
      I1 => repeat_sel_sel_sources_34,
      I2 => \^ram_source_reg[5]\(1),
      I3 => repeat_sel_sel_sources_33,
      I4 => \^ram_source_reg[5]\(0),
      I5 => repeat_sel_sel_sources_32,
      O => \ram_data[31]_i_17_n_0\
    );
\ram_data[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => repeat_sel_sel_sources_31,
      I1 => repeat_sel_sel_sources_30,
      I2 => \^ram_source_reg[5]\(1),
      I3 => repeat_sel_sel_sources_29,
      I4 => \^ram_source_reg[5]\(0),
      I5 => repeat_sel_sel_sources_28,
      O => \ram_data[31]_i_18_n_0\
    );
\ram_data[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => repeat_sel_sel_sources_27,
      I1 => repeat_sel_sel_sources_26,
      I2 => \^ram_source_reg[5]\(1),
      I3 => repeat_sel_sel_sources_25,
      I4 => \^ram_source_reg[5]\(0),
      I5 => repeat_sel_sel_sources_24,
      O => \ram_data[31]_i_19_n_0\
    );
\ram_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(63),
      I1 => \cam_d_0_data_reg[63]\(0),
      I2 => io_axi4_0_rdata(63),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(29)
    );
\ram_data[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => repeat_sel_sel_sources_23,
      I1 => repeat_sel_sel_sources_22,
      I2 => \^ram_source_reg[5]\(1),
      I3 => repeat_sel_sel_sources_21,
      I4 => \^ram_source_reg[5]\(0),
      I5 => repeat_sel_sel_sources_20,
      O => \ram_data[31]_i_20_n_0\
    );
\ram_data[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => repeat_sel_sel_sources_19,
      I1 => repeat_sel_sel_sources_18,
      I2 => \^ram_source_reg[5]\(1),
      I3 => repeat_sel_sel_sources_17,
      I4 => \^ram_source_reg[5]\(0),
      I5 => repeat_sel_sel_sources_16,
      O => \ram_data[31]_i_21_n_0\
    );
\ram_data[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => repeat_sel_sel_sources_15,
      I1 => repeat_sel_sel_sources_14,
      I2 => \^ram_source_reg[5]\(1),
      I3 => repeat_sel_sel_sources_13,
      I4 => \^ram_source_reg[5]\(0),
      I5 => repeat_sel_sel_sources_12,
      O => \ram_data[31]_i_22_n_0\
    );
\ram_data[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => repeat_sel_sel_sources_11,
      I1 => repeat_sel_sel_sources_10,
      I2 => \^ram_source_reg[5]\(1),
      I3 => repeat_sel_sel_sources_9,
      I4 => \^ram_source_reg[5]\(0),
      I5 => repeat_sel_sel_sources_8,
      O => \ram_data[31]_i_23_n_0\
    );
\ram_data[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => repeat_sel_sel_sources_7,
      I1 => repeat_sel_sel_sources_6,
      I2 => \^ram_source_reg[5]\(1),
      I3 => repeat_sel_sel_sources_5,
      I4 => \^ram_source_reg[5]\(0),
      I5 => repeat_sel_sel_sources_4,
      O => \ram_data[31]_i_24_n_0\
    );
\ram_data[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => repeat_sel_sel_sources_3,
      I1 => repeat_sel_sel_sources_2,
      I2 => \^ram_source_reg[5]\(1),
      I3 => repeat_sel_sel_sources_1,
      I4 => \^ram_source_reg[5]\(0),
      I5 => repeat_sel_sel_sources_0,
      O => \ram_data[31]_i_25_n_0\
    );
\ram_data[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => repeat_count_reg_1,
      I1 => \ram_data[31]_i_4_n_0\,
      I2 => \ram_data[31]_i_5_n_0\,
      O => \^ram_data_reg[31]_1\
    );
\ram_data[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_data[31]_i_6_n_0\,
      I1 => \ram_data[31]_i_7_n_0\,
      I2 => \^ram_source_reg[5]\(5),
      I3 => \ram_data[31]_i_8_n_0\,
      I4 => \^ram_source_reg[5]\(4),
      I5 => \ram_data[31]_i_9_n_0\,
      O => \ram_data[31]_i_4_n_0\
    );
\ram_data[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000777"
    )
        port map (
      I0 => \^ram_size_reg[1]\,
      I1 => \^ram_size_reg[0]\,
      I2 => saved_size(2),
      I3 => \^ram_source_reg[0]\,
      I4 => xbar_auto_in_d_bits_size(2),
      O => \ram_data[31]_i_5_n_0\
    );
\ram_data[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_data[31]_i_10_n_0\,
      I1 => \ram_data[31]_i_11_n_0\,
      I2 => \^ram_source_reg[5]\(3),
      I3 => \ram_data[31]_i_12_n_0\,
      I4 => \^ram_source_reg[5]\(2),
      I5 => \ram_data[31]_i_13_n_0\,
      O => \ram_data[31]_i_6_n_0\
    );
\ram_data[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_data[31]_i_14_n_0\,
      I1 => \ram_data[31]_i_15_n_0\,
      I2 => \^ram_source_reg[5]\(3),
      I3 => \ram_data[31]_i_16_n_0\,
      I4 => \^ram_source_reg[5]\(2),
      I5 => \ram_data[31]_i_17_n_0\,
      O => \ram_data[31]_i_7_n_0\
    );
\ram_data[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_data[31]_i_18_n_0\,
      I1 => \ram_data[31]_i_19_n_0\,
      I2 => \^ram_source_reg[5]\(3),
      I3 => \ram_data[31]_i_20_n_0\,
      I4 => \^ram_source_reg[5]\(2),
      I5 => \ram_data[31]_i_21_n_0\,
      O => \ram_data[31]_i_8_n_0\
    );
\ram_data[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ram_data[31]_i_22_n_0\,
      I1 => \ram_data[31]_i_23_n_0\,
      I2 => \^ram_source_reg[5]\(3),
      I3 => \ram_data[31]_i_24_n_0\,
      I4 => \^ram_source_reg[5]\(2),
      I5 => \ram_data[31]_i_25_n_0\,
      O => \ram_data[31]_i_9_n_0\
    );
\ram_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(2),
      I1 => \cam_d_0_data_reg[3]\(0),
      I2 => io_axi4_0_rdata(3),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(3)
    );
\ram_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(35),
      I1 => \cam_d_0_data_reg[35]\(0),
      I2 => io_axi4_0_rdata(35),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(2)
    );
\ram_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(3),
      I1 => \cam_d_0_data_reg[4]\(0),
      I2 => io_axi4_0_rdata(4),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(4)
    );
\ram_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(36),
      I1 => \cam_d_0_data_reg[36]\(0),
      I2 => io_axi4_0_rdata(36),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(3)
    );
\ram_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(4),
      I1 => \cam_d_0_data_reg[5]\(0),
      I2 => io_axi4_0_rdata(5),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(5)
    );
\ram_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(37),
      I1 => \cam_d_0_data_reg[37]\(0),
      I2 => io_axi4_0_rdata(37),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(4)
    );
\ram_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(5),
      I1 => \cam_d_0_data_reg[6]\(0),
      I2 => io_axi4_0_rdata(6),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(6)
    );
\ram_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(38),
      I1 => \cam_d_0_data_reg[38]\(0),
      I2 => io_axi4_0_rdata(38),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(5)
    );
\ram_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(6),
      I1 => indexes_lo_7,
      I2 => io_axi4_0_rdata(7),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(7)
    );
\ram_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(39),
      I1 => indexes_lo_39,
      I2 => io_axi4_0_rdata(39),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(6)
    );
\ram_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(7),
      I1 => \cam_d_0_data_reg[8]\(0),
      I2 => io_axi4_0_rdata(8),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(8)
    );
\ram_data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(40),
      I1 => \cam_d_0_data_reg[40]\(0),
      I2 => io_axi4_0_rdata(40),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(7)
    );
\ram_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => \^ram_data_reg[31]_0\(8),
      I1 => \cam_d_0_data_reg[9]\(0),
      I2 => io_axi4_0_rdata(9),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_data_reg[31]_1\,
      O => \ram_data_reg[31]\(9)
    );
\ram_data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCF000"
    )
        port map (
      I0 => saved_data(41),
      I1 => \cam_d_0_data_reg[41]\(0),
      I2 => io_axi4_0_rdata(41),
      I3 => muxStateEarly_0,
      I4 => d_replace,
      I5 => \^ram_source_reg[0]\,
      O => \^ram_data_reg[31]_0\(8)
    );
\ram_denied[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_denied,
      I1 => \^ram_source_reg[0]\,
      I2 => atomics_auto_in_d_bits_denied,
      O => chiplink_auto_mbypass_out_d_bits_denied
    );
\ram_opcode[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888BBB8"
    )
        port map (
      I0 => saved_opcode(0),
      I1 => \^ram_source_reg[0]\,
      I2 => xbar_auto_in_d_bits_opcode(0),
      I3 => d_replace,
      I4 => xbar_auto_in_d_bits_source(0),
      O => \^ram_opcode_reg[0]\
    );
\ram_opcode[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => saved_opcode(1),
      I1 => \^ram_source_reg[0]\,
      I2 => xbar_auto_in_d_bits_source(0),
      I3 => d_replace,
      I4 => xbar_auto_in_d_bits_opcode(1),
      O => \ram_opcode_reg[2]\(0)
    );
\ram_opcode[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_opcode(2),
      I1 => \^ram_source_reg[0]\,
      I2 => d_replace,
      I3 => xbar_auto_in_d_bits_opcode(2),
      I4 => xbar_auto_in_d_bits_source(0),
      O => \ram_opcode_reg[2]\(1)
    );
\ram_size[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_size(0),
      I1 => \^ram_source_reg[0]\,
      I2 => xbar_auto_in_d_bits_size(0),
      O => \^ram_size_reg[0]\
    );
\ram_size[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_size(1),
      I1 => \^ram_source_reg[0]\,
      I2 => xbar_auto_in_d_bits_size(1),
      O => \^ram_size_reg[1]\
    );
\ram_size[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_size(2),
      I1 => \^ram_source_reg[0]\,
      I2 => xbar_auto_in_d_bits_size(2),
      O => chiplink_auto_mbypass_out_d_bits_size(0)
    );
\ram_source[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_source(0),
      I1 => \^ram_source_reg[0]\,
      I2 => xbar_auto_in_d_bits_source(1),
      O => \^ram_source_reg[5]\(0)
    );
\ram_source[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_source(1),
      I1 => \^ram_source_reg[0]\,
      I2 => xbar_auto_in_d_bits_source(2),
      O => \^ram_source_reg[5]\(1)
    );
\ram_source[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_source(2),
      I1 => \^ram_source_reg[0]\,
      I2 => xbar_auto_in_d_bits_source(3),
      O => \^ram_source_reg[5]\(2)
    );
\ram_source[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_source(3),
      I1 => \^ram_source_reg[0]\,
      I2 => xbar_auto_in_d_bits_source(4),
      O => \^ram_source_reg[5]\(3)
    );
\ram_source[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_source(4),
      I1 => \^ram_source_reg[0]\,
      I2 => xbar_auto_in_d_bits_source(5),
      O => \^ram_source_reg[5]\(4)
    );
\ram_source[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_source(5),
      I1 => \^ram_source_reg[0]\,
      I2 => xbar_auto_in_d_bits_source(6),
      O => \^ram_source_reg[5]\(5)
    );
repeat_count_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8804"
    )
        port map (
      I0 => repeat_count_reg_1,
      I1 => resetn,
      I2 => \^repeat_count_reg\,
      I3 => full_reg_1,
      O => repeat_count_reg_0
    );
\saved_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(0),
      Q => saved_data(32),
      R => '0'
    );
\saved_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(1),
      Q => saved_data(33),
      R => '0'
    );
\saved_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(2),
      Q => saved_data(34),
      R => '0'
    );
\saved_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(3),
      Q => saved_data(35),
      R => '0'
    );
\saved_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(4),
      Q => saved_data(36),
      R => '0'
    );
\saved_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(5),
      Q => saved_data(37),
      R => '0'
    );
\saved_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(6),
      Q => saved_data(38),
      R => '0'
    );
\saved_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(7),
      Q => saved_data(39),
      R => '0'
    );
\saved_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(8),
      Q => saved_data(40),
      R => '0'
    );
\saved_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(9),
      Q => saved_data(41),
      R => '0'
    );
\saved_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(10),
      Q => saved_data(42),
      R => '0'
    );
\saved_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(11),
      Q => saved_data(43),
      R => '0'
    );
\saved_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(12),
      Q => saved_data(44),
      R => '0'
    );
\saved_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(13),
      Q => saved_data(45),
      R => '0'
    );
\saved_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(14),
      Q => saved_data(46),
      R => '0'
    );
\saved_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(15),
      Q => saved_data(47),
      R => '0'
    );
\saved_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(16),
      Q => saved_data(48),
      R => '0'
    );
\saved_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(17),
      Q => saved_data(49),
      R => '0'
    );
\saved_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(18),
      Q => saved_data(50),
      R => '0'
    );
\saved_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(19),
      Q => saved_data(51),
      R => '0'
    );
\saved_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(20),
      Q => saved_data(52),
      R => '0'
    );
\saved_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(21),
      Q => saved_data(53),
      R => '0'
    );
\saved_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(22),
      Q => saved_data(54),
      R => '0'
    );
\saved_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(23),
      Q => saved_data(55),
      R => '0'
    );
\saved_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(24),
      Q => saved_data(56),
      R => '0'
    );
\saved_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(25),
      Q => saved_data(57),
      R => '0'
    );
\saved_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(26),
      Q => saved_data(58),
      R => '0'
    );
\saved_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(27),
      Q => saved_data(59),
      R => '0'
    );
\saved_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(28),
      Q => saved_data(60),
      R => '0'
    );
\saved_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(29),
      Q => saved_data(61),
      R => '0'
    );
\saved_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(30),
      Q => saved_data(62),
      R => '0'
    );
\saved_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \cam_d_0_data_reg[63]_0\(31),
      Q => saved_data(63),
      R => '0'
    );
saved_denied_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => atomics_auto_in_d_bits_denied,
      Q => saved_denied,
      R => '0'
    );
\saved_opcode[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004500"
    )
        port map (
      I0 => \^ram_source_reg[0]\,
      I1 => bypass_reg_rep,
      I2 => maybe_full,
      I3 => state_0_reg,
      I4 => \^repeat_count_reg\,
      O => \saved_opcode[2]_i_1_n_0\
    );
\saved_opcode[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => repeat_count_reg_1,
      I1 => \ram_data[31]_i_5_n_0\,
      I2 => \^ram_opcode_reg[0]\,
      O => \^repeat_count_reg\
    );
\saved_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \ram_opcode_reg[1]\(0),
      Q => saved_opcode(0),
      R => '0'
    );
\saved_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \ram_opcode_reg[1]\(1),
      Q => saved_opcode(1),
      R => '0'
    );
\saved_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \ram_opcode_reg[1]\(2),
      Q => saved_opcode(2),
      R => '0'
    );
\saved_param_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \ram_param_reg[1]_0\(0),
      Q => \ram_param_reg[1]\(0),
      R => '0'
    );
\saved_param_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => \ram_param_reg[1]_0\(1),
      Q => \ram_param_reg[1]\(1),
      R => '0'
    );
\saved_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => xbar_auto_in_d_bits_size(0),
      Q => saved_size(0),
      R => '0'
    );
\saved_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => xbar_auto_in_d_bits_size(1),
      Q => saved_size(1),
      R => '0'
    );
\saved_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => xbar_auto_in_d_bits_size(2),
      Q => saved_size(2),
      R => '0'
    );
\saved_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => xbar_auto_in_d_bits_source(1),
      Q => saved_source(0),
      R => '0'
    );
\saved_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => xbar_auto_in_d_bits_source(2),
      Q => saved_source(1),
      R => '0'
    );
\saved_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => xbar_auto_in_d_bits_source(3),
      Q => saved_source(2),
      R => '0'
    );
\saved_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => xbar_auto_in_d_bits_source(4),
      Q => saved_source(3),
      R => '0'
    );
\saved_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => xbar_auto_in_d_bits_source(5),
      Q => saved_source(4),
      R => '0'
    );
\saved_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \saved_opcode[2]_i_1_n_0\,
      D => xbar_auto_in_d_bits_source(6),
      Q => saved_source(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_Repeater_4 is
  port (
    full_reg_0 : out STD_LOGIC;
    \ram_size_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_opcode_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_source_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    repeat_count_reg : out STD_LOGIC;
    \ram_source_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    repeat_count_reg_0 : in STD_LOGIC;
    maybe_full : in STD_LOGIC;
    repeat_count_reg_1 : in STD_LOGIC;
    repeat_count_reg_2 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    state_1_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cam_a_0_bits_source_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    xbar_auto_out_1_a_valid : in STD_LOGIC;
    maybe_full_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_Repeater_4 : entity is "FPGA_Repeater_4";
end meisha_chiplink_master_0_1_FPGA_Repeater_4;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_Repeater_4 is
  signal \full_i_1__1_n_0\ : STD_LOGIC;
  signal full_i_2_n_0 : STD_LOGIC;
  signal \full_i_3__0_n_0\ : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal saved_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal saved_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal saved_source : STD_LOGIC_VECTOR ( 6 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_opcode[0]_i_1__0\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \ram_opcode[1]_i_1__0\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \ram_opcode[2]_i_1__0\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \ram_opcode[2]_i_2__0\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \ram_size[0]_i_1__2\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \ram_size[1]_i_1__2\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \ram_size[2]_i_1__1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \ram_source[1]_i_1__1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \ram_source[2]_i_1__1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \ram_source[3]_i_1__1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \ram_source[6]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \repeat_count_i_1__0\ : label is "soft_lutpair672";
begin
  full_reg_0 <= \^full_reg_0\;
\full_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => repeat_count_reg_1,
      I1 => maybe_full,
      I2 => \^full_reg_0\,
      I3 => full_i_2_n_0,
      O => \full_i_1__1_n_0\
    );
full_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88FFFF"
    )
        port map (
      I0 => \full_i_3__0_n_0\,
      I1 => \^full_reg_0\,
      I2 => maybe_full,
      I3 => repeat_count_reg_2,
      I4 => resetn,
      O => full_i_2_n_0
    );
\full_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEBBB"
    )
        port map (
      I0 => saved_opcode(2),
      I1 => repeat_count_reg_0,
      I2 => saved_size(1),
      I3 => saved_size(0),
      I4 => saved_size(2),
      I5 => maybe_full,
      O => \full_i_3__0_n_0\
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \full_i_1__1_n_0\,
      Q => \^full_reg_0\,
      R => '0'
    );
\ram_opcode[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_opcode(0),
      I1 => \^full_reg_0\,
      I2 => state_1_reg(0),
      O => \ram_opcode_reg[2]\(0)
    );
\ram_opcode[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_opcode(1),
      I1 => \^full_reg_0\,
      I2 => state_1_reg(1),
      O => \ram_opcode_reg[2]\(1)
    );
\ram_opcode[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^full_reg_0\,
      I1 => xbar_auto_out_1_a_valid,
      I2 => maybe_full,
      O => \ram_source_reg[0]\(0)
    );
\ram_opcode[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_opcode(2),
      I1 => \^full_reg_0\,
      I2 => state_1_reg(2),
      O => \ram_opcode_reg[2]\(2)
    );
\ram_size[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_size(0),
      I1 => \^full_reg_0\,
      I2 => D(0),
      O => \ram_size_reg[2]\(0)
    );
\ram_size[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_size(1),
      I1 => \^full_reg_0\,
      I2 => D(1),
      O => \ram_size_reg[2]\(1)
    );
\ram_size[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_size(2),
      I1 => \^full_reg_0\,
      I2 => D(2),
      O => \ram_size_reg[2]\(2)
    );
\ram_source[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_source(1),
      I1 => \^full_reg_0\,
      I2 => \cam_a_0_bits_source_reg[6]\(1),
      O => \ram_source_reg[6]\(0)
    );
\ram_source[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_source(2),
      I1 => \^full_reg_0\,
      I2 => \cam_a_0_bits_source_reg[6]\(2),
      O => \ram_source_reg[6]\(1)
    );
\ram_source[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_source(3),
      I1 => \^full_reg_0\,
      I2 => \cam_a_0_bits_source_reg[6]\(3),
      O => \ram_source_reg[6]\(2)
    );
\ram_source[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => saved_source(6),
      I1 => \^full_reg_0\,
      I2 => \cam_a_0_bits_source_reg[6]\(6),
      O => \ram_source_reg[6]\(3)
    );
\repeat_count_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA56"
    )
        port map (
      I0 => repeat_count_reg_0,
      I1 => \^full_reg_0\,
      I2 => xbar_auto_out_1_a_valid,
      I3 => maybe_full,
      I4 => full_i_2_n_0,
      O => repeat_count_reg
    );
\saved_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg(0),
      D => state_1_reg(0),
      Q => saved_opcode(0),
      R => '0'
    );
\saved_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg(0),
      D => state_1_reg(1),
      Q => saved_opcode(1),
      R => '0'
    );
\saved_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg(0),
      D => state_1_reg(2),
      Q => saved_opcode(2),
      R => '0'
    );
\saved_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg(0),
      D => D(0),
      Q => saved_size(0),
      R => '0'
    );
\saved_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg(0),
      D => D(1),
      Q => saved_size(1),
      R => '0'
    );
\saved_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg(0),
      D => D(2),
      Q => saved_size(2),
      R => '0'
    );
\saved_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg(0),
      D => \cam_a_0_bits_source_reg[6]\(0),
      Q => Q(0),
      R => '0'
    );
\saved_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg(0),
      D => \cam_a_0_bits_source_reg[6]\(1),
      Q => saved_source(1),
      R => '0'
    );
\saved_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg(0),
      D => \cam_a_0_bits_source_reg[6]\(2),
      Q => saved_source(2),
      R => '0'
    );
\saved_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg(0),
      D => \cam_a_0_bits_source_reg[6]\(3),
      Q => saved_source(3),
      R => '0'
    );
\saved_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg(0),
      D => \cam_a_0_bits_source_reg[6]\(4),
      Q => Q(1),
      R => '0'
    );
\saved_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg(0),
      D => \cam_a_0_bits_source_reg[6]\(5),
      Q => Q(2),
      R => '0'
    );
\saved_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => maybe_full_reg(0),
      D => \cam_a_0_bits_source_reg[6]\(6),
      Q => saved_source(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_Repeater_5 is
  port (
    saved_param : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \saved_param_reg[1]_0\ : out STD_LOGIC;
    saved_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_source_reg[1]\ : out STD_LOGIC;
    saved_opcode : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    repeat_count_1_reg : out STD_LOGIC;
    saved_source : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bypass_reg_rep : in STD_LOGIC;
    mbypass_auto_in_1_c_bits_param : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \r_2_reg[0]\ : in STD_LOGIC;
    \cdc_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cdc_reg_reg[10]\ : in STD_LOGIC;
    \r_1_reg[0]\ : in STD_LOGIC;
    repeat_count_1_reg_0 : in STD_LOGIC;
    maybe_full_reg : in STD_LOGIC;
    repeat_count_1_reg_1 : in STD_LOGIC;
    hints_auto_in_c_valid : in STD_LOGIC;
    resetn : in STD_LOGIC;
    repeat_count_1 : in STD_LOGIC;
    mbypass_auto_in_1_c_bits_source : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_Repeater_5 : entity is "FPGA_Repeater_5";
end meisha_chiplink_master_0_1_FPGA_Repeater_5;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_Repeater_5 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \full_i_1__0_n_0\ : STD_LOGIC;
  signal \full_i_2__1_n_0\ : STD_LOGIC;
  signal full_i_3_n_0 : STD_LOGIC;
  signal \^ram_source_reg[1]\ : STD_LOGIC;
  signal \^saved_opcode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_param_reg[1]_0\ : STD_LOGIC;
  signal \^saved_size\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_i_1__0\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \ram_opcode[0]_i_1__1\ : label is "soft_lutpair678";
begin
  E(0) <= \^e\(0);
  \ram_source_reg[1]\ <= \^ram_source_reg[1]\;
  saved_opcode(0) <= \^saved_opcode\(0);
  \saved_param_reg[1]_0\ <= \^saved_param_reg[1]_0\;
  saved_size(2 downto 0) <= \^saved_size\(2 downto 0);
\full_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => \^ram_source_reg[1]\,
      I1 => repeat_count_1_reg_0,
      I2 => maybe_full_reg,
      I3 => \full_i_2__1_n_0\,
      O => \full_i_1__0_n_0\
    );
\full_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45404040FFFFFFFF"
    )
        port map (
      I0 => maybe_full_reg,
      I1 => full_i_3_n_0,
      I2 => \^ram_source_reg[1]\,
      I3 => repeat_count_1_reg_1,
      I4 => hints_auto_in_c_valid,
      I5 => resetn,
      O => \full_i_2__1_n_0\
    );
full_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA15FFFF"
    )
        port map (
      I0 => \^saved_size\(2),
      I1 => \^saved_size\(1),
      I2 => \^saved_size\(0),
      I3 => repeat_count_1,
      I4 => \^saved_opcode\(0),
      O => full_i_3_n_0
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \full_i_1__0_n_0\,
      Q => \^ram_source_reg[1]\,
      R => '0'
    );
\ram_opcode[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^ram_source_reg[1]\,
      I1 => hints_auto_in_c_valid,
      I2 => maybe_full_reg,
      O => \^e\(0)
    );
repeat_count_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => repeat_count_1,
      I1 => \^e\(0),
      I2 => \full_i_2__1_n_0\,
      O => repeat_count_1_reg
    );
\saved_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \r_1_reg[0]\,
      Q => \^saved_opcode\(0),
      R => '0'
    );
\saved_param[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ram_source_reg[1]\,
      I1 => repeat_count_1_reg_0,
      I2 => maybe_full_reg,
      O => \^saved_param_reg[1]_0\
    );
\saved_param_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \r_2_reg[0]\,
      Q => saved_param(0),
      R => '0'
    );
\saved_param_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_param_reg[1]_0\,
      D => mbypass_auto_in_1_c_bits_param(0),
      Q => saved_param(1),
      R => bypass_reg_rep
    );
\saved_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_param_reg[1]_0\,
      D => \cdc_reg_reg[11]\(0),
      Q => \^saved_size\(0),
      R => bypass_reg_rep
    );
\saved_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cdc_reg_reg[10]\,
      Q => \^saved_size\(1),
      R => '0'
    );
\saved_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_param_reg[1]_0\,
      D => \cdc_reg_reg[11]\(1),
      Q => \^saved_size\(2),
      R => bypass_reg_rep
    );
\saved_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_param_reg[1]_0\,
      D => mbypass_auto_in_1_c_bits_source(0),
      Q => saved_source(0),
      R => bypass_reg_rep
    );
\saved_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_param_reg[1]_0\,
      D => mbypass_auto_in_1_c_bits_source(1),
      Q => saved_source(1),
      R => bypass_reg_rep
    );
\saved_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^saved_param_reg[1]_0\,
      D => mbypass_auto_in_1_c_bits_source(2),
      Q => saved_source(2),
      R => bypass_reg_rep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ShiftQueue is
  port (
    ioX_cq_3_io_deq_valid : out STD_LOGIC;
    valid_1 : out STD_LOGIC;
    \transferDataReg_reg[6]\ : out STD_LOGIC;
    send : out STD_LOGIC;
    \state_reg[3]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    valid_1_reg_0 : out STD_LOGIC;
    \xmit_reg[0]\ : out STD_LOGIC;
    \xmit_reg[1]\ : out STD_LOGIC;
    valid_0_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    first_reg : out STD_LOGIC;
    txBusy_reg : out STD_LOGIC;
    valid_1_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \transferDataReg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \state_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \elts_1_beats_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \elts_1_beats_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \elts_1_beats_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \elts_1_beats_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    qd_q_io_deq_bits_last : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    xmit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxQ_io_deq_valid : in STD_LOGIC;
    txBusy_reg_0 : in STD_LOGIC;
    qd_q_io_deq_valid : in STD_LOGIC;
    ioX_first_3 : in STD_LOGIC;
    \tx_d_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    first : in STD_LOGIC;
    transferByteCnt : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txBusy : in STD_LOGIC;
    valid_1_0 : in STD_LOGIC;
    valid_0_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_b_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \_readys_unready_T_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \elts_0_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    valid_0_reg_2 : in STD_LOGIC;
    \_ioX_allow_T_10\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \elts_0_data_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ShiftQueue : entity is "FPGA_ShiftQueue";
end meisha_chiplink_master_0_1_FPGA_ShiftQueue;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ShiftQueue is
  signal \elts_0_last_i_1__0_n_0\ : STD_LOGIC;
  signal elts_1_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal elts_1_last : STD_LOGIC;
  signal ioX_cq_3_io_deq_bits_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ioX_cq_3_io_deq_bits_last : STD_LOGIC;
  signal \^iox_cq_3_io_deq_valid\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^send\ : STD_LOGIC;
  signal \state[5]_i_2_n_0\ : STD_LOGIC;
  signal \^state_reg[3]\ : STD_LOGIC;
  signal \valid_0_i_1__0_n_0\ : STD_LOGIC;
  signal valid_0_i_3_n_0 : STD_LOGIC;
  signal \^valid_1\ : STD_LOGIC;
  signal \valid_1_i_1__0_n_0\ : STD_LOGIC;
  signal \^valid_1_reg_0\ : STD_LOGIC;
  signal wen : STD_LOGIC;
  signal wen_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \elts_0_data[0]_i_1__0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \elts_0_data[10]_i_1__1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \elts_0_data[11]_i_1__1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \elts_0_data[12]_i_1__1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \elts_0_data[13]_i_1__1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \elts_0_data[14]_i_1__1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \elts_0_data[15]_i_1__1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \elts_0_data[16]_i_1__1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \elts_0_data[17]_i_1__1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \elts_0_data[18]_i_1__1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \elts_0_data[19]_i_1__1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \elts_0_data[1]_i_1__0\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \elts_0_data[20]_i_1__1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \elts_0_data[21]_i_1__1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \elts_0_data[22]_i_1__1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \elts_0_data[23]_i_1__1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \elts_0_data[24]_i_1__1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \elts_0_data[25]_i_1__1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \elts_0_data[26]_i_1__1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \elts_0_data[27]_i_1__1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \elts_0_data[28]_i_1__1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \elts_0_data[29]_i_1__1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \elts_0_data[30]_i_1__1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \elts_0_data[31]_i_2__1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \elts_0_data[3]_i_1__0\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \elts_0_data[4]_i_1__0\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \elts_0_data[5]_i_1__0\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \elts_0_data[6]_i_1__0\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \elts_0_data[7]_i_1__1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \elts_0_data[8]_i_1__1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \elts_0_data[9]_i_1__1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \elts_0_last_i_1__0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of first_i_1 : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \state[5]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \transferDataReg[0]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \transferDataReg[12]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \transferDataReg[29]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \transferDataReg[2]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \transferDataReg[6]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \transferDataReg[7]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \xmit[0]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \xmit[1]_i_1\ : label is "soft_lutpair449";
begin
  ioX_cq_3_io_deq_valid <= \^iox_cq_3_io_deq_valid\;
  send <= \^send\;
  \state_reg[3]\ <= \^state_reg[3]\;
  valid_1 <= \^valid_1\;
  valid_1_reg_0 <= \^valid_1_reg_0\;
\elts_0_data[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(0),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(0),
      O => p_0_in(0)
    );
\elts_0_data[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(10),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(10),
      O => p_0_in(10)
    );
\elts_0_data[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(11),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(11),
      O => p_0_in(11)
    );
\elts_0_data[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(12),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(12),
      O => p_0_in(12)
    );
\elts_0_data[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(13),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(13),
      O => p_0_in(13)
    );
\elts_0_data[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(14),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(14),
      O => p_0_in(14)
    );
\elts_0_data[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(15),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(15),
      O => p_0_in(15)
    );
\elts_0_data[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(16),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(16),
      O => p_0_in(16)
    );
\elts_0_data[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(17),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(17),
      O => p_0_in(17)
    );
\elts_0_data[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(18),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(18),
      O => p_0_in(18)
    );
\elts_0_data[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(19),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(19),
      O => p_0_in(19)
    );
\elts_0_data[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(1),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(1),
      O => p_0_in(1)
    );
\elts_0_data[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(20),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(20),
      O => p_0_in(20)
    );
\elts_0_data[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(21),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(21),
      O => p_0_in(21)
    );
\elts_0_data[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(22),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(22),
      O => p_0_in(22)
    );
\elts_0_data[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(23),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(23),
      O => p_0_in(23)
    );
\elts_0_data[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(24),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(24),
      O => p_0_in(24)
    );
\elts_0_data[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(25),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(25),
      O => p_0_in(25)
    );
\elts_0_data[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(26),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(26),
      O => p_0_in(26)
    );
\elts_0_data[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(27),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(27),
      O => p_0_in(27)
    );
\elts_0_data[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(28),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(28),
      O => p_0_in(28)
    );
\elts_0_data[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(29),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(29),
      O => p_0_in(29)
    );
\elts_0_data[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(2),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(2),
      O => p_0_in(2)
    );
\elts_0_data[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(30),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(30),
      O => p_0_in(30)
    );
\elts_0_data[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555570700070"
    )
        port map (
      I0 => txBusy_reg_0,
      I1 => \^iox_cq_3_io_deq_valid\,
      I2 => qd_q_io_deq_valid,
      I3 => ioX_first_3,
      I4 => \tx_d_reg[19]\(0),
      I5 => \^valid_1\,
      O => wen
    );
\elts_0_data[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000777F5555"
    )
        port map (
      I0 => rxQ_io_deq_valid,
      I1 => \^iox_cq_3_io_deq_valid\,
      I2 => xmit(1),
      I3 => xmit(0),
      I4 => \^valid_1_reg_0\,
      I5 => valid_0_i_3_n_0,
      O => E(0)
    );
\elts_0_data[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(31),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(31),
      O => p_0_in(31)
    );
\elts_0_data[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(3),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(3),
      O => p_0_in(3)
    );
\elts_0_data[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(4),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(4),
      O => p_0_in(4)
    );
\elts_0_data[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(5),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(5),
      O => p_0_in(5)
    );
\elts_0_data[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(6),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(6),
      O => p_0_in(6)
    );
\elts_0_data[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(7),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(7),
      O => p_0_in(7)
    );
\elts_0_data[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(8),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(8),
      O => p_0_in(8)
    );
\elts_0_data[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(9),
      I1 => \^valid_1\,
      I2 => \elts_0_data_reg[31]_1\(9),
      O => p_0_in(9)
    );
\elts_0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(0),
      Q => ioX_cq_3_io_deq_bits_data(0),
      R => '0'
    );
\elts_0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(10),
      Q => ioX_cq_3_io_deq_bits_data(10),
      R => '0'
    );
\elts_0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(11),
      Q => ioX_cq_3_io_deq_bits_data(11),
      R => '0'
    );
\elts_0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(12),
      Q => ioX_cq_3_io_deq_bits_data(12),
      R => '0'
    );
\elts_0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(13),
      Q => ioX_cq_3_io_deq_bits_data(13),
      R => '0'
    );
\elts_0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(14),
      Q => ioX_cq_3_io_deq_bits_data(14),
      R => '0'
    );
\elts_0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(15),
      Q => ioX_cq_3_io_deq_bits_data(15),
      R => '0'
    );
\elts_0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(16),
      Q => ioX_cq_3_io_deq_bits_data(16),
      R => '0'
    );
\elts_0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(17),
      Q => ioX_cq_3_io_deq_bits_data(17),
      R => '0'
    );
\elts_0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(18),
      Q => ioX_cq_3_io_deq_bits_data(18),
      R => '0'
    );
\elts_0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(19),
      Q => ioX_cq_3_io_deq_bits_data(19),
      R => '0'
    );
\elts_0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(1),
      Q => \transferDataReg_reg[6]_0\(0),
      R => '0'
    );
\elts_0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(20),
      Q => ioX_cq_3_io_deq_bits_data(20),
      R => '0'
    );
\elts_0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(21),
      Q => ioX_cq_3_io_deq_bits_data(21),
      R => '0'
    );
\elts_0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(22),
      Q => ioX_cq_3_io_deq_bits_data(22),
      R => '0'
    );
\elts_0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(23),
      Q => ioX_cq_3_io_deq_bits_data(23),
      R => '0'
    );
\elts_0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(24),
      Q => ioX_cq_3_io_deq_bits_data(24),
      R => '0'
    );
\elts_0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(25),
      Q => ioX_cq_3_io_deq_bits_data(25),
      R => '0'
    );
\elts_0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(26),
      Q => ioX_cq_3_io_deq_bits_data(26),
      R => '0'
    );
\elts_0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(27),
      Q => ioX_cq_3_io_deq_bits_data(27),
      R => '0'
    );
\elts_0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(28),
      Q => ioX_cq_3_io_deq_bits_data(28),
      R => '0'
    );
\elts_0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(29),
      Q => ioX_cq_3_io_deq_bits_data(29),
      R => '0'
    );
\elts_0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(2),
      Q => ioX_cq_3_io_deq_bits_data(2),
      R => '0'
    );
\elts_0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(30),
      Q => ioX_cq_3_io_deq_bits_data(30),
      R => '0'
    );
\elts_0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(31),
      Q => ioX_cq_3_io_deq_bits_data(31),
      R => '0'
    );
\elts_0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(3),
      Q => \transferDataReg_reg[6]_0\(1),
      R => '0'
    );
\elts_0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(4),
      Q => \transferDataReg_reg[6]_0\(2),
      R => '0'
    );
\elts_0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(5),
      Q => \transferDataReg_reg[6]_0\(3),
      R => '0'
    );
\elts_0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(6),
      Q => \transferDataReg_reg[6]_0\(4),
      R => '0'
    );
\elts_0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(7),
      Q => ioX_cq_3_io_deq_bits_data(7),
      R => '0'
    );
\elts_0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(8),
      Q => ioX_cq_3_io_deq_bits_data(8),
      R => '0'
    );
\elts_0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => p_0_in(9),
      Q => ioX_cq_3_io_deq_bits_data(9),
      R => '0'
    );
\elts_0_last_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_last,
      I1 => \^valid_1\,
      I2 => qd_q_io_deq_bits_last,
      O => \elts_0_last_i_1__0_n_0\
    );
elts_0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_0_last_i_1__0_n_0\,
      Q => ioX_cq_3_io_deq_bits_last,
      R => '0'
    );
\elts_1_data[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080800080"
    )
        port map (
      I0 => txBusy_reg_0,
      I1 => \^iox_cq_3_io_deq_valid\,
      I2 => qd_q_io_deq_valid,
      I3 => ioX_first_3,
      I4 => \tx_d_reg[19]\(0),
      I5 => \^valid_1\,
      O => wen_1
    );
\elts_1_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(0),
      Q => elts_1_data(0),
      R => '0'
    );
\elts_1_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(10),
      Q => elts_1_data(10),
      R => '0'
    );
\elts_1_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(11),
      Q => elts_1_data(11),
      R => '0'
    );
\elts_1_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(12),
      Q => elts_1_data(12),
      R => '0'
    );
\elts_1_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(13),
      Q => elts_1_data(13),
      R => '0'
    );
\elts_1_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(14),
      Q => elts_1_data(14),
      R => '0'
    );
\elts_1_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(15),
      Q => elts_1_data(15),
      R => '0'
    );
\elts_1_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(16),
      Q => elts_1_data(16),
      R => '0'
    );
\elts_1_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(17),
      Q => elts_1_data(17),
      R => '0'
    );
\elts_1_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(18),
      Q => elts_1_data(18),
      R => '0'
    );
\elts_1_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(19),
      Q => elts_1_data(19),
      R => '0'
    );
\elts_1_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(1),
      Q => elts_1_data(1),
      R => '0'
    );
\elts_1_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(20),
      Q => elts_1_data(20),
      R => '0'
    );
\elts_1_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(21),
      Q => elts_1_data(21),
      R => '0'
    );
\elts_1_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(22),
      Q => elts_1_data(22),
      R => '0'
    );
\elts_1_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(23),
      Q => elts_1_data(23),
      R => '0'
    );
\elts_1_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(24),
      Q => elts_1_data(24),
      R => '0'
    );
\elts_1_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(25),
      Q => elts_1_data(25),
      R => '0'
    );
\elts_1_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(26),
      Q => elts_1_data(26),
      R => '0'
    );
\elts_1_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(27),
      Q => elts_1_data(27),
      R => '0'
    );
\elts_1_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(28),
      Q => elts_1_data(28),
      R => '0'
    );
\elts_1_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(29),
      Q => elts_1_data(29),
      R => '0'
    );
\elts_1_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(2),
      Q => elts_1_data(2),
      R => '0'
    );
\elts_1_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(30),
      Q => elts_1_data(30),
      R => '0'
    );
\elts_1_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(31),
      Q => elts_1_data(31),
      R => '0'
    );
\elts_1_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(3),
      Q => elts_1_data(3),
      R => '0'
    );
\elts_1_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(4),
      Q => elts_1_data(4),
      R => '0'
    );
\elts_1_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(5),
      Q => elts_1_data(5),
      R => '0'
    );
\elts_1_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(6),
      Q => elts_1_data(6),
      R => '0'
    );
\elts_1_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(7),
      Q => elts_1_data(7),
      R => '0'
    );
\elts_1_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(8),
      Q => elts_1_data(8),
      R => '0'
    );
\elts_1_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \elts_0_data_reg[31]_1\(9),
      Q => elts_1_data(9),
      R => '0'
    );
elts_1_last_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => qd_q_io_deq_bits_last,
      Q => elts_1_last,
      R => '0'
    );
first_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8F00"
    )
        port map (
      I0 => \^state_reg[3]\,
      I1 => ioX_cq_3_io_deq_bits_last,
      I2 => \state[5]_i_2_n_0\,
      I3 => \^send\,
      I4 => first,
      O => first_reg
    );
\state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAFFFF08AA0000"
    )
        port map (
      I0 => \^iox_cq_3_io_deq_valid\,
      I1 => \_readys_unready_T_8\(1),
      I2 => \_readys_unready_T_8\(0),
      I3 => valid_0_reg_2,
      I4 => first,
      I5 => Q(0),
      O => \^state_reg[3]\
    );
\state[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      O => \state_reg[5]\(0)
    );
\state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C05555FFFF5555"
    )
        port map (
      I0 => Q(1),
      I1 => \^iox_cq_3_io_deq_valid\,
      I2 => \_readys_unready_T_8\(1),
      I3 => \_readys_unready_T_8\(0),
      I4 => first,
      I5 => valid_0_reg_2,
      O => \state[5]_i_2_n_0\
    );
\transferDataReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^state_reg[3]\,
      I1 => ioX_cq_3_io_deq_bits_data(0),
      I2 => \state[5]_i_2_n_0\,
      O => D(0)
    );
\transferDataReg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(3),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(10),
      O => D(5)
    );
\transferDataReg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(4),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(11),
      O => D(6)
    );
\transferDataReg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(5),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(12),
      O => D(7)
    );
\transferDataReg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(6),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(13),
      O => D(8)
    );
\transferDataReg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(7),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(14),
      O => D(9)
    );
\transferDataReg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(8),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(15),
      O => D(10)
    );
\transferDataReg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(9),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(16),
      O => D(11)
    );
\transferDataReg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(10),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(17),
      O => D(12)
    );
\transferDataReg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(11),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(18),
      O => D(13)
    );
\transferDataReg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(12),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(19),
      O => D(14)
    );
\transferDataReg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(13),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(20),
      O => D(15)
    );
\transferDataReg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(14),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(21),
      O => D(16)
    );
\transferDataReg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(15),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(22),
      O => D(17)
    );
\transferDataReg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(16),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(23),
      O => D(18)
    );
\transferDataReg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(17),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(24),
      O => D(19)
    );
\transferDataReg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(18),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(25),
      O => D(20)
    );
\transferDataReg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(19),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(26),
      O => D(21)
    );
\transferDataReg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(20),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(27),
      O => D(22)
    );
\transferDataReg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(21),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(28),
      O => D(23)
    );
\transferDataReg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(22),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(29),
      O => D(24)
    );
\transferDataReg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^state_reg[3]\,
      I1 => ioX_cq_3_io_deq_bits_data(2),
      I2 => \state[5]_i_2_n_0\,
      O => D(1)
    );
\transferDataReg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(23),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(30),
      O => D(25)
    );
\transferDataReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57000000FFAAAAAA"
    )
        port map (
      I0 => \^iox_cq_3_io_deq_valid\,
      I1 => xmit(1),
      I2 => xmit(0),
      I3 => rxQ_io_deq_valid,
      I4 => \^valid_1_reg_0\,
      I5 => txBusy_reg_0,
      O => \^send\
    );
\transferDataReg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(24),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(31),
      O => D(26)
    );
\transferDataReg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^send\,
      I1 => \^state_reg[3]\,
      O => \transferDataReg_reg[6]\
    );
\transferDataReg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(0),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(7),
      O => D(2)
    );
\transferDataReg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(1),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(8),
      O => D(3)
    );
\transferDataReg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \elts_0_data_reg[31]_0\(2),
      I2 => \^state_reg[3]\,
      I3 => ioX_cq_3_io_deq_bits_data(9),
      O => D(4)
    );
txBusy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^send\,
      I1 => transferByteCnt(1),
      I2 => transferByteCnt(0),
      I3 => txBusy,
      O => txBusy_reg
    );
valid_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \_ioX_allow_T_10\(11),
      I1 => \_ioX_allow_T_10\(10),
      O => \elts_1_beats_reg[0]_0\(3)
    );
valid_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \_ioX_allow_T_10\(9),
      I1 => \_ioX_allow_T_10\(8),
      O => \elts_1_beats_reg[0]_0\(2)
    );
valid_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \_ioX_allow_T_10\(7),
      I1 => \_ioX_allow_T_10\(6),
      O => \elts_1_beats_reg[0]_0\(1)
    );
valid_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \_ioX_allow_T_10\(5),
      I1 => \_ioX_allow_T_10\(4),
      O => \elts_1_beats_reg[0]_0\(0)
    );
valid_0_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_ioX_allow_T_10\(10),
      I1 => \_ioX_allow_T_10\(11),
      O => \elts_1_beats_reg[0]_1\(3)
    );
valid_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_ioX_allow_T_10\(8),
      I1 => \_ioX_allow_T_10\(9),
      O => \elts_1_beats_reg[0]_1\(2)
    );
valid_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_ioX_allow_T_10\(6),
      I1 => \_ioX_allow_T_10\(7),
      O => \elts_1_beats_reg[0]_1\(1)
    );
valid_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_ioX_allow_T_10\(4),
      I1 => \_ioX_allow_T_10\(5),
      O => \elts_1_beats_reg[0]_1\(0)
    );
\valid_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB8BFBFB8B8B8B8"
    )
        port map (
      I0 => \^iox_cq_3_io_deq_valid\,
      I1 => txBusy_reg_0,
      I2 => \^valid_1\,
      I3 => \tx_d_reg[19]\(0),
      I4 => ioX_first_3,
      I5 => qd_q_io_deq_valid,
      O => \valid_0_i_1__0_n_0\
    );
\valid_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAAFFFFFFFF"
    )
        port map (
      I0 => rxQ_io_deq_valid,
      I1 => \^iox_cq_3_io_deq_valid\,
      I2 => xmit(1),
      I3 => xmit(0),
      I4 => \^valid_1_reg_0\,
      I5 => valid_0_i_3_n_0,
      O => valid_0_reg_0
    );
valid_0_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \_ioX_allow_T_10\(3),
      I1 => \_ioX_allow_T_10\(2),
      O => DI(1)
    );
valid_0_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \_ioX_allow_T_10\(1),
      I1 => \_ioX_allow_T_10\(0),
      O => DI(0)
    );
valid_0_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_ioX_allow_T_10\(2),
      I1 => \_ioX_allow_T_10\(3),
      O => \elts_1_beats_reg[0]\(1)
    );
valid_0_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_ioX_allow_T_10\(0),
      I1 => \_ioX_allow_T_10\(1),
      O => \elts_1_beats_reg[0]\(0)
    );
\valid_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545404545454"
    )
        port map (
      I0 => txBusy,
      I1 => Q(1),
      I2 => first,
      I3 => \^iox_cq_3_io_deq_valid\,
      I4 => \_readys_unready_T_8\(1),
      I5 => \_readys_unready_T_8\(0),
      O => \^valid_1_reg_0\
    );
valid_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF33333AAAAAAAA"
    )
        port map (
      I0 => \rx_b_reg[3]\,
      I1 => \^valid_1_reg_0\,
      I2 => xmit(0),
      I3 => xmit(1),
      I4 => \^iox_cq_3_io_deq_valid\,
      I5 => valid_1_0,
      O => valid_0_i_3_n_0
    );
\valid_0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \_ioX_allow_T_10\(15),
      I1 => \_ioX_allow_T_10\(14),
      O => \elts_1_beats_reg[0]_2\(1)
    );
\valid_0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \_ioX_allow_T_10\(13),
      I1 => \_ioX_allow_T_10\(12),
      O => \elts_1_beats_reg[0]_2\(0)
    );
\valid_0_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      O => S(2)
    );
\valid_0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_ioX_allow_T_10\(14),
      I1 => \_ioX_allow_T_10\(15),
      O => S(1)
    );
\valid_0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_ioX_allow_T_10\(12),
      I1 => \_ioX_allow_T_10\(13),
      O => S(0)
    );
valid_0_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \valid_0_i_1__0_n_0\,
      Q => \^iox_cq_3_io_deq_valid\,
      R => SR(0)
    );
\valid_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AA888888888888"
    )
        port map (
      I0 => txBusy_reg_0,
      I1 => \^valid_1\,
      I2 => \tx_d_reg[19]\(0),
      I3 => ioX_first_3,
      I4 => qd_q_io_deq_valid,
      I5 => \^iox_cq_3_io_deq_valid\,
      O => \valid_1_i_1__0_n_0\
    );
\valid_1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD550000"
    )
        port map (
      I0 => \^valid_1_reg_0\,
      I1 => xmit(0),
      I2 => xmit(1),
      I3 => \^iox_cq_3_io_deq_valid\,
      I4 => valid_1_0,
      I5 => valid_0_reg_1(0),
      O => valid_1_reg_1
    );
valid_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \valid_1_i_1__0_n_0\,
      Q => \^valid_1\,
      R => SR(0)
    );
\xmit[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F0C0C0C"
    )
        port map (
      I0 => \^iox_cq_3_io_deq_valid\,
      I1 => xmit(1),
      I2 => xmit(0),
      I3 => rxQ_io_deq_valid,
      I4 => \^valid_1_reg_0\,
      O => \xmit_reg[0]\
    );
\xmit[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D7C0C0C0"
    )
        port map (
      I0 => \^iox_cq_3_io_deq_valid\,
      I1 => xmit(1),
      I2 => xmit(0),
      I3 => rxQ_io_deq_valid,
      I4 => \^valid_1_reg_0\,
      O => \xmit_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ShiftQueue_6 is
  port (
    qd_q_io_deq_valid : out STD_LOGIC;
    \elts_0_beats_reg[1]_0\ : out STD_LOGIC;
    qd_q_io_deq_bits_last : out STD_LOGIC;
    \elts_1_beats_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_d_reg[3]\ : out STD_LOGIC;
    ioX_first_3_reg : out STD_LOGIC;
    \elts_1_beats_reg[0]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \tx_d_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \elts_1_beats_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \elts_0_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \elts_1_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \elts_0_beats_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    sinkD_io_q_bits_last : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    valid_1_reg_0 : in STD_LOGIC;
    ioX_first_3 : in STD_LOGIC;
    valid_1 : in STD_LOGIC;
    sinkD_io_q_valid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cdc_reg_reg[25]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    valid_reg_reg : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_d_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tx_d_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tx_d_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tx_d_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tx_d_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_d_reg[7]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_d_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tx_d_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tx_d_reg[19]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_d_reg[19]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sync_0_reg : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \elts_1_data_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \elts_1_beats_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ShiftQueue_6 : entity is "FPGA_ShiftQueue";
end meisha_chiplink_master_0_1_FPGA_ShiftQueue_6;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ShiftQueue_6 is
  signal \_ioX_allow_T_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \elts_0_beats[0]_i_1_n_0\ : STD_LOGIC;
  signal \elts_0_beats[1]_i_1_n_0\ : STD_LOGIC;
  signal \elts_0_beats[2]_i_1_n_0\ : STD_LOGIC;
  signal \^elts_0_beats_reg[1]_0\ : STD_LOGIC;
  signal elts_0_last_i_1_n_0 : STD_LOGIC;
  signal elts_1_beats : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^elts_1_beats_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal elts_1_last : STD_LOGIC;
  signal qd_q_io_deq_bits_beats : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^qd_q_io_deq_bits_last\ : STD_LOGIC;
  signal \^qd_q_io_deq_valid\ : STD_LOGIC;
  signal \tx_d[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_d[3]_i_3_n_0\ : STD_LOGIC;
  signal \tx_d[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_d[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \tx_d[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \tx_d[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \tx_d[3]_i_8_n_0\ : STD_LOGIC;
  signal \tx_d[3]_i_9_n_0\ : STD_LOGIC;
  signal \tx_d[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_d[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \tx_d[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \tx_d[7]_i_9_n_0\ : STD_LOGIC;
  signal \^tx_d_reg[3]\ : STD_LOGIC;
  signal \tx_d_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_d_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tx_d_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tx_d_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tx_d_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tx_d_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tx_d_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal valid_0_i_1_n_0 : STD_LOGIC;
  signal valid_0_i_22_n_0 : STD_LOGIC;
  signal valid_0_i_23_n_0 : STD_LOGIC;
  signal valid_0_i_26_n_0 : STD_LOGIC;
  signal valid_0_i_27_n_0 : STD_LOGIC;
  signal valid_0_i_47_n_0 : STD_LOGIC;
  signal valid_0_i_48_n_0 : STD_LOGIC;
  signal valid_0_i_49_n_0 : STD_LOGIC;
  signal valid_0_i_50_n_0 : STD_LOGIC;
  signal valid_0_i_51_n_0 : STD_LOGIC;
  signal valid_0_reg_i_18_n_0 : STD_LOGIC;
  signal valid_0_reg_i_18_n_1 : STD_LOGIC;
  signal valid_0_reg_i_18_n_2 : STD_LOGIC;
  signal valid_0_reg_i_18_n_3 : STD_LOGIC;
  signal valid_0_reg_i_28_n_0 : STD_LOGIC;
  signal valid_0_reg_i_28_n_1 : STD_LOGIC;
  signal valid_0_reg_i_28_n_2 : STD_LOGIC;
  signal valid_0_reg_i_28_n_3 : STD_LOGIC;
  signal valid_0_reg_i_29_n_0 : STD_LOGIC;
  signal valid_0_reg_i_29_n_1 : STD_LOGIC;
  signal valid_0_reg_i_29_n_2 : STD_LOGIC;
  signal valid_0_reg_i_29_n_3 : STD_LOGIC;
  signal valid_0_reg_i_2_n_2 : STD_LOGIC;
  signal valid_0_reg_i_2_n_3 : STD_LOGIC;
  signal valid_0_reg_i_34_n_0 : STD_LOGIC;
  signal valid_0_reg_i_34_n_1 : STD_LOGIC;
  signal valid_0_reg_i_34_n_2 : STD_LOGIC;
  signal valid_0_reg_i_34_n_3 : STD_LOGIC;
  signal valid_0_reg_i_35_n_0 : STD_LOGIC;
  signal valid_0_reg_i_35_n_1 : STD_LOGIC;
  signal valid_0_reg_i_35_n_2 : STD_LOGIC;
  signal valid_0_reg_i_35_n_3 : STD_LOGIC;
  signal valid_0_reg_i_3_n_0 : STD_LOGIC;
  signal valid_0_reg_i_3_n_1 : STD_LOGIC;
  signal valid_0_reg_i_3_n_2 : STD_LOGIC;
  signal valid_0_reg_i_3_n_3 : STD_LOGIC;
  signal valid_0_reg_i_9_n_0 : STD_LOGIC;
  signal valid_0_reg_i_9_n_1 : STD_LOGIC;
  signal valid_0_reg_i_9_n_2 : STD_LOGIC;
  signal valid_0_reg_i_9_n_3 : STD_LOGIC;
  signal valid_1_i_1_n_0 : STD_LOGIC;
  signal wen : STD_LOGIC;
  signal wen_1 : STD_LOGIC;
  signal NLW_valid_0_reg_i_19_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_valid_0_reg_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_valid_0_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_valid_0_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_valid_0_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_valid_0_reg_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \elts_0_beats[0]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \elts_0_beats[1]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \elts_0_beats[2]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of elts_0_last_i_1 : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of ioX_first_3_i_1 : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \tx_d[11]_i_10\ : label is "soft_lutpair469";
begin
  \elts_0_beats_reg[1]_0\ <= \^elts_0_beats_reg[1]_0\;
  \elts_1_beats_reg[0]_0\(0) <= \^elts_1_beats_reg[0]_0\(0);
  qd_q_io_deq_bits_last <= \^qd_q_io_deq_bits_last\;
  qd_q_io_deq_valid <= \^qd_q_io_deq_valid\;
  \tx_d_reg[3]\ <= \^tx_d_reg[3]\;
\elts_0_beats[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_beats(0),
      I1 => \^elts_0_beats_reg[1]_0\,
      I2 => D(0),
      O => \elts_0_beats[0]_i_1_n_0\
    );
\elts_0_beats[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_beats(1),
      I1 => \^elts_0_beats_reg[1]_0\,
      I2 => D(1),
      O => \elts_0_beats[1]_i_1_n_0\
    );
\elts_0_beats[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_beats(2),
      I1 => \^elts_0_beats_reg[1]_0\,
      I2 => D(2),
      O => \elts_0_beats[2]_i_1_n_0\
    );
\elts_0_beats_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_0_beats[0]_i_1_n_0\,
      Q => qd_q_io_deq_bits_beats(0),
      R => '0'
    );
\elts_0_beats_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_0_beats[1]_i_1_n_0\,
      Q => qd_q_io_deq_bits_beats(1),
      R => '0'
    );
\elts_0_beats_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_0_beats[2]_i_1_n_0\,
      Q => qd_q_io_deq_bits_beats(2),
      R => '0'
    );
\elts_0_beats_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_beats_reg[4]_0\(0),
      Q => qd_q_io_deq_bits_beats(3),
      R => '0'
    );
\elts_0_beats_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_beats_reg[4]_0\(1),
      Q => qd_q_io_deq_bits_beats(4),
      R => '0'
    );
\elts_0_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E0E2E222E2E"
    )
        port map (
      I0 => sinkD_io_q_valid,
      I1 => \^elts_0_beats_reg[1]_0\,
      I2 => valid_1,
      I3 => \^elts_1_beats_reg[0]_0\(0),
      I4 => ioX_first_3,
      I5 => \^qd_q_io_deq_valid\,
      O => wen
    );
\elts_0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(0),
      Q => \elts_1_data_reg[31]_0\(0),
      R => '0'
    );
\elts_0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(10),
      Q => \elts_1_data_reg[31]_0\(10),
      R => '0'
    );
\elts_0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(11),
      Q => \elts_1_data_reg[31]_0\(11),
      R => '0'
    );
\elts_0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(12),
      Q => \elts_1_data_reg[31]_0\(12),
      R => '0'
    );
\elts_0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(13),
      Q => \elts_1_data_reg[31]_0\(13),
      R => '0'
    );
\elts_0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(14),
      Q => \elts_1_data_reg[31]_0\(14),
      R => '0'
    );
\elts_0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(15),
      Q => \elts_1_data_reg[31]_0\(15),
      R => '0'
    );
\elts_0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(16),
      Q => \elts_1_data_reg[31]_0\(16),
      R => '0'
    );
\elts_0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(17),
      Q => \elts_1_data_reg[31]_0\(17),
      R => '0'
    );
\elts_0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(18),
      Q => \elts_1_data_reg[31]_0\(18),
      R => '0'
    );
\elts_0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(19),
      Q => \elts_1_data_reg[31]_0\(19),
      R => '0'
    );
\elts_0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(1),
      Q => \elts_1_data_reg[31]_0\(1),
      R => '0'
    );
\elts_0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(20),
      Q => \elts_1_data_reg[31]_0\(20),
      R => '0'
    );
\elts_0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(21),
      Q => \elts_1_data_reg[31]_0\(21),
      R => '0'
    );
\elts_0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(22),
      Q => \elts_1_data_reg[31]_0\(22),
      R => '0'
    );
\elts_0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(23),
      Q => \elts_1_data_reg[31]_0\(23),
      R => '0'
    );
\elts_0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(24),
      Q => \elts_1_data_reg[31]_0\(24),
      R => '0'
    );
\elts_0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(25),
      Q => \elts_1_data_reg[31]_0\(25),
      R => '0'
    );
\elts_0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(26),
      Q => \elts_1_data_reg[31]_0\(26),
      R => '0'
    );
\elts_0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(27),
      Q => \elts_1_data_reg[31]_0\(27),
      R => '0'
    );
\elts_0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(28),
      Q => \elts_1_data_reg[31]_0\(28),
      R => '0'
    );
\elts_0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(29),
      Q => \elts_1_data_reg[31]_0\(29),
      R => '0'
    );
\elts_0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(2),
      Q => \elts_1_data_reg[31]_0\(2),
      R => '0'
    );
\elts_0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(30),
      Q => \elts_1_data_reg[31]_0\(30),
      R => '0'
    );
\elts_0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(31),
      Q => \elts_1_data_reg[31]_0\(31),
      R => '0'
    );
\elts_0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(3),
      Q => \elts_1_data_reg[31]_0\(3),
      R => '0'
    );
\elts_0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(4),
      Q => \elts_1_data_reg[31]_0\(4),
      R => '0'
    );
\elts_0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(5),
      Q => \elts_1_data_reg[31]_0\(5),
      R => '0'
    );
\elts_0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(6),
      Q => \elts_1_data_reg[31]_0\(6),
      R => '0'
    );
\elts_0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(7),
      Q => \elts_1_data_reg[31]_0\(7),
      R => '0'
    );
\elts_0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(8),
      Q => \elts_1_data_reg[31]_0\(8),
      R => '0'
    );
\elts_0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => \elts_1_data_reg[31]_1\(9),
      Q => \elts_1_data_reg[31]_0\(9),
      R => '0'
    );
elts_0_last_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_last,
      I1 => \^elts_0_beats_reg[1]_0\,
      I2 => sinkD_io_q_bits_last,
      O => elts_0_last_i_1_n_0
    );
elts_0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen,
      D => elts_0_last_i_1_n_0,
      Q => \^qd_q_io_deq_bits_last\,
      R => '0'
    );
\elts_1_beats_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => D(0),
      Q => elts_1_beats(0),
      R => '0'
    );
\elts_1_beats_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => D(1),
      Q => elts_1_beats(1),
      R => '0'
    );
\elts_1_beats_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => D(2),
      Q => elts_1_beats(2),
      R => '0'
    );
\elts_1_beats_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => D(3),
      Q => \elts_0_beats_reg[4]_0\(0),
      R => '0'
    );
\elts_1_beats_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => D(4),
      Q => \elts_0_beats_reg[4]_0\(1),
      R => '0'
    );
\elts_1_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880080"
    )
        port map (
      I0 => valid_1_reg_0,
      I1 => \^qd_q_io_deq_valid\,
      I2 => ioX_first_3,
      I3 => \^elts_1_beats_reg[0]_0\(0),
      I4 => valid_1,
      O => wen_1
    );
\elts_1_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(0),
      Q => \elts_0_data_reg[31]_0\(0),
      R => '0'
    );
\elts_1_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(10),
      Q => \elts_0_data_reg[31]_0\(10),
      R => '0'
    );
\elts_1_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(11),
      Q => \elts_0_data_reg[31]_0\(11),
      R => '0'
    );
\elts_1_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(12),
      Q => \elts_0_data_reg[31]_0\(12),
      R => '0'
    );
\elts_1_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(13),
      Q => \elts_0_data_reg[31]_0\(13),
      R => '0'
    );
\elts_1_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(14),
      Q => \elts_0_data_reg[31]_0\(14),
      R => '0'
    );
\elts_1_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(15),
      Q => \elts_0_data_reg[31]_0\(15),
      R => '0'
    );
\elts_1_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(16),
      Q => \elts_0_data_reg[31]_0\(16),
      R => '0'
    );
\elts_1_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(17),
      Q => \elts_0_data_reg[31]_0\(17),
      R => '0'
    );
\elts_1_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(18),
      Q => \elts_0_data_reg[31]_0\(18),
      R => '0'
    );
\elts_1_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(19),
      Q => \elts_0_data_reg[31]_0\(19),
      R => '0'
    );
\elts_1_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(1),
      Q => \elts_0_data_reg[31]_0\(1),
      R => '0'
    );
\elts_1_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(20),
      Q => \elts_0_data_reg[31]_0\(20),
      R => '0'
    );
\elts_1_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(21),
      Q => \elts_0_data_reg[31]_0\(21),
      R => '0'
    );
\elts_1_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(22),
      Q => \elts_0_data_reg[31]_0\(22),
      R => '0'
    );
\elts_1_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(23),
      Q => \elts_0_data_reg[31]_0\(23),
      R => '0'
    );
\elts_1_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(24),
      Q => \elts_0_data_reg[31]_0\(24),
      R => '0'
    );
\elts_1_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(25),
      Q => \elts_0_data_reg[31]_0\(25),
      R => '0'
    );
\elts_1_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(26),
      Q => \elts_0_data_reg[31]_0\(26),
      R => '0'
    );
\elts_1_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(27),
      Q => \elts_0_data_reg[31]_0\(27),
      R => '0'
    );
\elts_1_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(28),
      Q => \elts_0_data_reg[31]_0\(28),
      R => '0'
    );
\elts_1_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(29),
      Q => \elts_0_data_reg[31]_0\(29),
      R => '0'
    );
\elts_1_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(2),
      Q => \elts_0_data_reg[31]_0\(2),
      R => '0'
    );
\elts_1_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(30),
      Q => \elts_0_data_reg[31]_0\(30),
      R => '0'
    );
\elts_1_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(31),
      Q => \elts_0_data_reg[31]_0\(31),
      R => '0'
    );
\elts_1_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(3),
      Q => \elts_0_data_reg[31]_0\(3),
      R => '0'
    );
\elts_1_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(4),
      Q => \elts_0_data_reg[31]_0\(4),
      R => '0'
    );
\elts_1_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(5),
      Q => \elts_0_data_reg[31]_0\(5),
      R => '0'
    );
\elts_1_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(6),
      Q => \elts_0_data_reg[31]_0\(6),
      R => '0'
    );
\elts_1_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(7),
      Q => \elts_0_data_reg[31]_0\(7),
      R => '0'
    );
\elts_1_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(8),
      Q => \elts_0_data_reg[31]_0\(8),
      R => '0'
    );
\elts_1_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => \state_reg[0]\(9),
      Q => \elts_0_data_reg[31]_0\(9),
      R => '0'
    );
elts_1_last_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wen_1,
      D => sinkD_io_q_bits_last,
      Q => elts_1_last,
      R => '0'
    );
ioX_first_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0B8F8"
    )
        port map (
      I0 => \^qd_q_io_deq_bits_last\,
      I1 => \^qd_q_io_deq_valid\,
      I2 => ioX_first_3,
      I3 => \^elts_1_beats_reg[0]_0\(0),
      I4 => valid_1,
      O => ioX_first_3_reg
    );
\tx_d[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => valid_1,
      I1 => \^elts_1_beats_reg[0]_0\(0),
      I2 => ioX_first_3,
      I3 => \^qd_q_io_deq_valid\,
      O => \^tx_d_reg[3]\
    );
\tx_d[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA20202020202020"
    )
        port map (
      I0 => Q(2),
      I1 => qd_q_io_deq_bits_beats(2),
      I2 => \^tx_d_reg[3]\,
      I3 => \cdc_reg_reg[25]\(2),
      I4 => valid_reg_reg,
      I5 => source_valid_io_out,
      O => \tx_d[3]_i_2__0_n_0\
    );
\tx_d[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA20202020202020"
    )
        port map (
      I0 => Q(1),
      I1 => qd_q_io_deq_bits_beats(1),
      I2 => \^tx_d_reg[3]\,
      I3 => \cdc_reg_reg[25]\(1),
      I4 => valid_reg_reg,
      I5 => source_valid_io_out,
      O => \tx_d[3]_i_3_n_0\
    );
\tx_d[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => qd_q_io_deq_bits_beats(0),
      I2 => valid_1,
      I3 => \^elts_1_beats_reg[0]_0\(0),
      I4 => ioX_first_3,
      I5 => \^qd_q_io_deq_valid\,
      O => \tx_d[3]_i_4__0_n_0\
    );
\tx_d[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => qd_q_io_deq_bits_beats(0),
      I1 => valid_1,
      I2 => \^elts_1_beats_reg[0]_0\(0),
      I3 => ioX_first_3,
      I4 => \^qd_q_io_deq_valid\,
      I5 => Q(0),
      O => \tx_d[3]_i_5__0_n_0\
    );
\tx_d[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696696996966"
    )
        port map (
      I0 => \tx_d[3]_i_2__0_n_0\,
      I1 => Q(3),
      I2 => qd_q_io_deq_bits_beats(3),
      I3 => \^tx_d_reg[3]\,
      I4 => \cdc_reg_reg[25]\(3),
      I5 => sync_0_reg,
      O => \tx_d[3]_i_6__0_n_0\
    );
\tx_d[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696696996966"
    )
        port map (
      I0 => \tx_d[3]_i_3_n_0\,
      I1 => Q(2),
      I2 => qd_q_io_deq_bits_beats(2),
      I3 => \^tx_d_reg[3]\,
      I4 => \cdc_reg_reg[25]\(2),
      I5 => sync_0_reg,
      O => \tx_d[3]_i_7__0_n_0\
    );
\tx_d[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696696996966"
    )
        port map (
      I0 => \tx_d[3]_i_4__0_n_0\,
      I1 => Q(1),
      I2 => qd_q_io_deq_bits_beats(1),
      I3 => \^tx_d_reg[3]\,
      I4 => \cdc_reg_reg[25]\(1),
      I5 => sync_0_reg,
      O => \tx_d[3]_i_8_n_0\
    );
\tx_d[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A6A6A6A"
    )
        port map (
      I0 => Q(0),
      I1 => \^tx_d_reg[3]\,
      I2 => qd_q_io_deq_bits_beats(0),
      I3 => source_valid_io_out,
      I4 => valid_reg_reg,
      I5 => \cdc_reg_reg[25]\(0),
      O => \tx_d[3]_i_9_n_0\
    );
\tx_d[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA20202020202020"
    )
        port map (
      I0 => Q(4),
      I1 => qd_q_io_deq_bits_beats(4),
      I2 => \^tx_d_reg[3]\,
      I3 => \cdc_reg_reg[25]\(4),
      I4 => valid_reg_reg,
      I5 => source_valid_io_out,
      O => \tx_d[7]_i_4__0_n_0\
    );
\tx_d[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA20202020202020"
    )
        port map (
      I0 => Q(3),
      I1 => qd_q_io_deq_bits_beats(3),
      I2 => \^tx_d_reg[3]\,
      I3 => \cdc_reg_reg[25]\(3),
      I4 => valid_reg_reg,
      I5 => source_valid_io_out,
      O => \tx_d[7]_i_5__0_n_0\
    );
\tx_d[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \tx_d[7]_i_4__0_n_0\,
      I1 => Q(5),
      I2 => source_valid_io_out,
      I3 => valid_reg_reg,
      I4 => \cdc_reg_reg[25]\(5),
      I5 => \^tx_d_reg[3]\,
      O => \tx_d[7]_i_8__0_n_0\
    );
\tx_d[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696696996966"
    )
        port map (
      I0 => \tx_d[7]_i_5__0_n_0\,
      I1 => Q(4),
      I2 => qd_q_io_deq_bits_beats(4),
      I3 => \^tx_d_reg[3]\,
      I4 => \cdc_reg_reg[25]\(4),
      I5 => sync_0_reg,
      O => \tx_d[7]_i_9_n_0\
    );
\tx_d_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tx_d_reg[3]_i_1_n_0\,
      CO(2) => \tx_d_reg[3]_i_1_n_1\,
      CO(1) => \tx_d_reg[3]_i_1_n_2\,
      CO(0) => \tx_d_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tx_d[3]_i_2__0_n_0\,
      DI(2) => \tx_d[3]_i_3_n_0\,
      DI(1) => \tx_d[3]_i_4__0_n_0\,
      DI(0) => \tx_d[3]_i_5__0_n_0\,
      O(3 downto 0) => \tx_d_reg[7]\(3 downto 0),
      S(3) => \tx_d[3]_i_6__0_n_0\,
      S(2) => \tx_d[3]_i_7__0_n_0\,
      S(1) => \tx_d[3]_i_8_n_0\,
      S(0) => \tx_d[3]_i_9_n_0\
    );
\tx_d_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_d_reg[3]_i_1_n_0\,
      CO(3) => CO(0),
      CO(2) => \tx_d_reg[7]_i_1_n_1\,
      CO(1) => \tx_d_reg[7]_i_1_n_2\,
      CO(0) => \tx_d_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => \tx_d[7]_i_4__0_n_0\,
      DI(0) => \tx_d[7]_i_5__0_n_0\,
      O(3 downto 0) => \tx_d_reg[7]\(7 downto 4),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \tx_d[7]_i_8__0_n_0\,
      S(0) => \tx_d[7]_i_9_n_0\
    );
valid_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEFCFCAEFC"
    )
        port map (
      I0 => \^qd_q_io_deq_valid\,
      I1 => sinkD_io_q_valid,
      I2 => \^elts_0_beats_reg[1]_0\,
      I3 => ioX_first_3,
      I4 => \^elts_1_beats_reg[0]_0\(0),
      I5 => valid_1,
      O => valid_0_i_1_n_0
    );
valid_0_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \_ioX_allow_T_10\(3),
      I1 => \_ioX_allow_T_10\(2),
      O => valid_0_i_22_n_0
    );
valid_0_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \_ioX_allow_T_10\(1),
      I1 => \_ioX_allow_T_10\(0),
      O => valid_0_i_23_n_0
    );
valid_0_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_ioX_allow_T_10\(2),
      I1 => \_ioX_allow_T_10\(3),
      O => valid_0_i_26_n_0
    );
valid_0_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_ioX_allow_T_10\(0),
      I1 => \_ioX_allow_T_10\(1),
      O => valid_0_i_27_n_0
    );
valid_0_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => qd_q_io_deq_bits_beats(4),
      O => valid_0_i_47_n_0
    );
valid_0_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => qd_q_io_deq_bits_beats(3),
      O => valid_0_i_48_n_0
    );
valid_0_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => qd_q_io_deq_bits_beats(2),
      O => valid_0_i_49_n_0
    );
valid_0_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => qd_q_io_deq_bits_beats(1),
      O => valid_0_i_50_n_0
    );
valid_0_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => qd_q_io_deq_bits_beats(0),
      O => valid_0_i_51_n_0
    );
valid_0_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => valid_0_i_1_n_0,
      Q => \^qd_q_io_deq_valid\,
      R => SR(0)
    );
valid_0_reg_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => valid_0_reg_i_28_n_0,
      CO(3) => valid_0_reg_i_18_n_0,
      CO(2) => valid_0_reg_i_18_n_1,
      CO(1) => valid_0_reg_i_18_n_2,
      CO(0) => valid_0_reg_i_18_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => \elts_1_beats_reg[0]_1\(15 downto 12),
      S(3 downto 0) => \tx_d_reg[19]\(3 downto 0)
    );
valid_0_reg_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => valid_0_reg_i_18_n_0,
      CO(3 downto 1) => NLW_valid_0_reg_i_19_CO_UNCONNECTED(3 downto 1),
      CO(0) => \elts_1_beats_reg[0]_2\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_valid_0_reg_i_19_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
valid_0_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => valid_0_reg_i_3_n_0,
      CO(3) => NLW_valid_0_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => \^elts_1_beats_reg[0]_0\(0),
      CO(1) => valid_0_reg_i_2_n_2,
      CO(0) => valid_0_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \tx_d_reg[19]_0\(1 downto 0),
      O(3 downto 0) => NLW_valid_0_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \tx_d_reg[19]_1\(2 downto 0)
    );
valid_0_reg_i_28: unisim.vcomponents.CARRY4
     port map (
      CI => valid_0_reg_i_29_n_0,
      CO(3) => valid_0_reg_i_28_n_0,
      CO(2) => valid_0_reg_i_28_n_1,
      CO(1) => valid_0_reg_i_28_n_2,
      CO(0) => valid_0_reg_i_28_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => \elts_1_beats_reg[0]_1\(11 downto 8),
      S(3 downto 0) => \tx_d_reg[15]\(3 downto 0)
    );
valid_0_reg_i_29: unisim.vcomponents.CARRY4
     port map (
      CI => valid_0_reg_i_34_n_0,
      CO(3) => valid_0_reg_i_29_n_0,
      CO(2) => valid_0_reg_i_29_n_1,
      CO(1) => valid_0_reg_i_29_n_2,
      CO(0) => valid_0_reg_i_29_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => \elts_1_beats_reg[0]_1\(7 downto 4),
      S(3 downto 0) => \tx_d_reg[11]\(3 downto 0)
    );
valid_0_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => valid_0_reg_i_9_n_0,
      CO(3) => valid_0_reg_i_3_n_0,
      CO(2) => valid_0_reg_i_3_n_1,
      CO(1) => valid_0_reg_i_3_n_2,
      CO(0) => valid_0_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \tx_d_reg[15]_0\(3 downto 0),
      O(3 downto 0) => NLW_valid_0_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \tx_d_reg[15]_1\(3 downto 0)
    );
valid_0_reg_i_34: unisim.vcomponents.CARRY4
     port map (
      CI => valid_0_reg_i_35_n_0,
      CO(3) => valid_0_reg_i_34_n_0,
      CO(2) => valid_0_reg_i_34_n_1,
      CO(1) => valid_0_reg_i_34_n_2,
      CO(0) => valid_0_reg_i_34_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => \elts_1_beats_reg[0]_1\(3 downto 0),
      S(3 downto 1) => \tx_d_reg[7]_0\(2 downto 0),
      S(0) => valid_0_i_47_n_0
    );
valid_0_reg_i_35: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => valid_0_reg_i_35_n_0,
      CO(2) => valid_0_reg_i_35_n_1,
      CO(1) => valid_0_reg_i_35_n_2,
      CO(0) => valid_0_reg_i_35_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => \_ioX_allow_T_10\(3 downto 0),
      S(3) => valid_0_i_48_n_0,
      S(2) => valid_0_i_49_n_0,
      S(1) => valid_0_i_50_n_0,
      S(0) => valid_0_i_51_n_0
    );
valid_0_reg_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => valid_0_reg_i_9_n_0,
      CO(2) => valid_0_reg_i_9_n_1,
      CO(1) => valid_0_reg_i_9_n_2,
      CO(0) => valid_0_reg_i_9_n_3,
      CYINIT => '1',
      DI(3 downto 2) => \tx_d_reg[7]_1\(1 downto 0),
      DI(1) => valid_0_i_22_n_0,
      DI(0) => valid_0_i_23_n_0,
      O(3 downto 0) => NLW_valid_0_reg_i_9_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => \tx_d_reg[7]_2\(1 downto 0),
      S(1) => valid_0_i_26_n_0,
      S(0) => valid_0_i_27_n_0
    );
valid_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F80000F800"
    )
        port map (
      I0 => \^qd_q_io_deq_valid\,
      I1 => valid_1_reg_0,
      I2 => \^elts_0_beats_reg[1]_0\,
      I3 => ioX_first_3,
      I4 => \^elts_1_beats_reg[0]_0\(0),
      I5 => valid_1,
      O => valid_1_i_1_n_0
    );
valid_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => valid_1_i_1_n_0,
      Q => \^elts_0_beats_reg[1]_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ShiftQueue_7 is
  port (
    rxQ_io_deq_valid : out STD_LOGIC;
    valid_1 : out STD_LOGIC;
    \elts_1_data_reg[31]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    elts_1_last_reg : out STD_LOGIC;
    \readys_mask_reg[3]\ : out STD_LOGIC;
    \rx_c_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \elts_1_data_reg[20]_0\ : out STD_LOGIC;
    \elts_1_data_reg[20]_1\ : out STD_LOGIC;
    \elts_1_data_reg[20]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_b_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \elts_1_data_reg[27]_0\ : out STD_LOGIC;
    \elts_1_data_reg[30]_0\ : out STD_LOGIC;
    \elts_1_data_reg[27]_1\ : out STD_LOGIC;
    \elts_1_data_reg[27]_2\ : out STD_LOGIC;
    \elts_1_data_reg[29]_0\ : out STD_LOGIC;
    \elts_1_data_reg[27]_3\ : out STD_LOGIC;
    \elts_1_data_reg[30]_1\ : out STD_LOGIC;
    \elts_1_data_reg[27]_4\ : out STD_LOGIC;
    \elts_1_data_reg[30]_2\ : out STD_LOGIC;
    \elts_1_data_reg[22]_0\ : out STD_LOGIC;
    \elts_1_data_reg[23]_0\ : out STD_LOGIC;
    \elts_1_data_reg[22]_1\ : out STD_LOGIC;
    \elts_1_data_reg[24]_0\ : out STD_LOGIC;
    \elts_1_data_reg[22]_2\ : out STD_LOGIC;
    \elts_1_data_reg[24]_1\ : out STD_LOGIC;
    \elts_1_data_reg[25]_0\ : out STD_LOGIC;
    \elts_1_data_reg[25]_1\ : out STD_LOGIC;
    \elts_1_data_reg[22]_3\ : out STD_LOGIC;
    \elts_1_data_reg[20]_3\ : out STD_LOGIC;
    \elts_1_data_reg[18]_0\ : out STD_LOGIC;
    \elts_1_data_reg[19]_0\ : out STD_LOGIC;
    \elts_1_data_reg[17]_0\ : out STD_LOGIC;
    \elts_1_data_reg[12]_0\ : out STD_LOGIC;
    \elts_1_data_reg[13]_0\ : out STD_LOGIC;
    \elts_1_data_reg[13]_1\ : out STD_LOGIC;
    \elts_1_data_reg[14]_0\ : out STD_LOGIC;
    \elts_1_data_reg[15]_0\ : out STD_LOGIC;
    \elts_1_data_reg[13]_2\ : out STD_LOGIC;
    \elts_1_data_reg[15]_1\ : out STD_LOGIC;
    \elts_1_data_reg[15]_2\ : out STD_LOGIC;
    \elts_1_data_reg[12]_1\ : out STD_LOGIC;
    \elts_1_data_reg[15]_3\ : out STD_LOGIC;
    \elts_1_data_reg[10]_0\ : out STD_LOGIC;
    \elts_1_data_reg[8]_0\ : out STD_LOGIC;
    \elts_1_data_reg[9]_0\ : out STD_LOGIC;
    \elts_1_data_reg[7]_0\ : out STD_LOGIC;
    \elts_1_data_reg[9]_1\ : out STD_LOGIC;
    \elts_1_data_reg[7]_1\ : out STD_LOGIC;
    \elts_1_data_reg[10]_1\ : out STD_LOGIC;
    \elts_1_data_reg[7]_2\ : out STD_LOGIC;
    msb_hi_1 : out STD_LOGIC;
    \elts_1_data_reg[31]_1\ : out STD_LOGIC;
    \elts_1_data_reg[19]_1\ : out STD_LOGIC;
    \elts_1_data_reg[20]_4\ : out STD_LOGIC;
    \elts_1_data_reg[8]_1\ : out STD_LOGIC;
    \elts_1_data_reg[10]_2\ : out STD_LOGIC;
    \elts_1_data_reg[7]_3\ : out STD_LOGIC;
    \elts_1_data_reg[25]_2\ : out STD_LOGIC;
    \elts_1_data_reg[25]_3\ : out STD_LOGIC;
    \elts_1_data_reg[23]_1\ : out STD_LOGIC;
    \elts_1_data_reg[29]_1\ : out STD_LOGIC;
    \rx_e_reg[15]\ : out STD_LOGIC;
    \readys_mask_reg[5]\ : out STD_LOGIC;
    \readys_mask_reg[3]_0\ : out STD_LOGIC;
    \rx_a_reg[19]\ : out STD_LOGIC;
    \rx_a_reg[18]\ : out STD_LOGIC;
    \rx_a_reg[17]\ : out STD_LOGIC;
    \rx_a_reg[16]\ : out STD_LOGIC;
    \rx_a_reg[15]_0\ : out STD_LOGIC;
    \rx_a_reg[14]\ : out STD_LOGIC;
    \rx_a_reg[13]\ : out STD_LOGIC;
    \rx_a_reg[12]\ : out STD_LOGIC;
    \rx_a_reg[11]\ : out STD_LOGIC;
    \rx_a_reg[10]\ : out STD_LOGIC;
    \rx_a_reg[9]\ : out STD_LOGIC;
    \rx_a_reg[8]\ : out STD_LOGIC;
    \rx_a_reg[7]\ : out STD_LOGIC;
    \rx_a_reg[6]\ : out STD_LOGIC;
    \rx_a_reg[5]\ : out STD_LOGIC;
    \rx_a_reg[4]\ : out STD_LOGIC;
    \rx_a_reg[3]\ : out STD_LOGIC;
    \rx_a_reg[2]\ : out STD_LOGIC;
    \rx_a_reg[1]\ : out STD_LOGIC;
    \rx_a_reg[0]\ : out STD_LOGIC;
    \rx_b_reg[19]\ : out STD_LOGIC;
    \rx_b_reg[18]\ : out STD_LOGIC;
    \rx_b_reg[17]\ : out STD_LOGIC;
    \rx_b_reg[16]\ : out STD_LOGIC;
    \rx_b_reg[15]_0\ : out STD_LOGIC;
    \rx_b_reg[14]\ : out STD_LOGIC;
    \rx_b_reg[13]\ : out STD_LOGIC;
    \rx_b_reg[12]\ : out STD_LOGIC;
    \rx_b_reg[11]\ : out STD_LOGIC;
    \rx_b_reg[10]\ : out STD_LOGIC;
    \rx_b_reg[9]\ : out STD_LOGIC;
    \rx_b_reg[8]\ : out STD_LOGIC;
    \rx_b_reg[7]\ : out STD_LOGIC;
    \rx_b_reg[6]\ : out STD_LOGIC;
    \rx_b_reg[5]\ : out STD_LOGIC;
    \rx_b_reg[4]\ : out STD_LOGIC;
    \rx_b_reg[3]\ : out STD_LOGIC;
    \rx_b_reg[2]\ : out STD_LOGIC;
    \rx_b_reg[1]\ : out STD_LOGIC;
    \rx_b_reg[0]\ : out STD_LOGIC;
    \rx_c_reg[19]\ : out STD_LOGIC;
    \rx_c_reg[18]\ : out STD_LOGIC;
    \rx_c_reg[17]\ : out STD_LOGIC;
    \rx_c_reg[16]\ : out STD_LOGIC;
    \rx_c_reg[15]\ : out STD_LOGIC;
    \rx_c_reg[14]\ : out STD_LOGIC;
    \rx_c_reg[13]\ : out STD_LOGIC;
    \rx_c_reg[12]\ : out STD_LOGIC;
    \rx_c_reg[11]_0\ : out STD_LOGIC;
    \rx_c_reg[10]\ : out STD_LOGIC;
    \rx_c_reg[9]\ : out STD_LOGIC;
    \rx_c_reg[8]\ : out STD_LOGIC;
    \rx_c_reg[7]\ : out STD_LOGIC;
    \rx_c_reg[6]\ : out STD_LOGIC;
    \rx_c_reg[5]\ : out STD_LOGIC;
    \rx_c_reg[4]\ : out STD_LOGIC;
    \rx_c_reg[3]\ : out STD_LOGIC;
    \rx_c_reg[2]\ : out STD_LOGIC;
    \rx_c_reg[1]\ : out STD_LOGIC;
    \rx_c_reg[0]\ : out STD_LOGIC;
    \rx_d_reg[19]\ : out STD_LOGIC;
    \rx_d_reg[18]\ : out STD_LOGIC;
    \rx_d_reg[17]\ : out STD_LOGIC;
    \rx_d_reg[16]\ : out STD_LOGIC;
    \rx_d_reg[15]\ : out STD_LOGIC;
    \rx_d_reg[14]\ : out STD_LOGIC;
    \rx_d_reg[13]\ : out STD_LOGIC;
    \rx_d_reg[12]\ : out STD_LOGIC;
    \rx_d_reg[11]\ : out STD_LOGIC;
    \rx_d_reg[10]\ : out STD_LOGIC;
    \rx_d_reg[9]\ : out STD_LOGIC;
    \rx_d_reg[8]\ : out STD_LOGIC;
    \rx_d_reg[7]\ : out STD_LOGIC;
    \rx_d_reg[6]\ : out STD_LOGIC;
    \rx_d_reg[5]\ : out STD_LOGIC;
    \rx_d_reg[4]\ : out STD_LOGIC;
    \rx_d_reg[3]\ : out STD_LOGIC;
    \rx_d_reg[2]\ : out STD_LOGIC;
    \rx_d_reg[1]\ : out STD_LOGIC;
    \rx_d_reg[0]\ : out STD_LOGIC;
    \rx_e_reg[19]\ : out STD_LOGIC;
    \rx_e_reg[18]\ : out STD_LOGIC;
    \rx_e_reg[17]\ : out STD_LOGIC;
    \rx_e_reg[16]\ : out STD_LOGIC;
    \rx_e_reg[15]_0\ : out STD_LOGIC;
    \rx_e_reg[14]\ : out STD_LOGIC;
    \rx_e_reg[13]\ : out STD_LOGIC;
    \rx_e_reg[12]\ : out STD_LOGIC;
    \rx_e_reg[11]\ : out STD_LOGIC;
    \rx_e_reg[10]\ : out STD_LOGIC;
    \rx_e_reg[9]\ : out STD_LOGIC;
    \rx_e_reg[8]\ : out STD_LOGIC;
    \rx_e_reg[7]_0\ : out STD_LOGIC;
    \rx_e_reg[6]\ : out STD_LOGIC;
    \rx_e_reg[5]\ : out STD_LOGIC;
    \rx_e_reg[4]\ : out STD_LOGIC;
    \rx_e_reg[3]\ : out STD_LOGIC;
    \rx_e_reg[2]\ : out STD_LOGIC;
    \rx_e_reg[1]\ : out STD_LOGIC;
    \rx_e_reg[0]\ : out STD_LOGIC;
    \transferDataReg_reg[31]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_0_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    \xmit_reg[0]\ : in STD_LOGIC;
    rx_e : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rx_d : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rx_c : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rx_b : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rx_a : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ioX_cq_3_io_deq_valid : in STD_LOGIC;
    xmit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txBusy_reg : in STD_LOGIC;
    txBusy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    first : in STD_LOGIC;
    \_readys_unready_T_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_e_reg[4]_0\ : in STD_LOGIC;
    \rx_a_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_a_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sync_0_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_a_reg[19]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_b_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_b_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sync_0_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[19]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_c_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_c_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[15]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_c_reg[19]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_d_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[15]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_d_reg[19]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[14]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_e_reg[19]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sync_0_reg_1 : in STD_LOGIC;
    \cdc_reg_reg[97]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    valid_0_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ShiftQueue_7 : entity is "FPGA_ShiftQueue";
end meisha_chiplink_master_0_1_FPGA_ShiftQueue_7;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ShiftQueue_7 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_rx_T_1_a\ : STD_LOGIC_VECTOR ( 18 downto 1 );
  signal \_rx_T_1_b\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \_rx_T_1_c\ : STD_LOGIC_VECTOR ( 18 downto 2 );
  signal \_rx_T_1_d\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \_rx_T_1_e\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \elts_0_data[16]_i_2__0_n_0\ : STD_LOGIC;
  signal elts_1_data : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \elts_1_data[10]_i_11_n_0\ : STD_LOGIC;
  signal \elts_1_data[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[10]_i_3_n_0\ : STD_LOGIC;
  signal \elts_1_data[10]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data[10]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[10]_i_9_n_0\ : STD_LOGIC;
  signal \elts_1_data[12]_i_3_n_0\ : STD_LOGIC;
  signal \elts_1_data[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[13]_i_3_n_0\ : STD_LOGIC;
  signal \elts_1_data[13]_i_5_n_0\ : STD_LOGIC;
  signal \elts_1_data[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[14]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data[14]_i_5_n_0\ : STD_LOGIC;
  signal \elts_1_data[14]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[14]_i_7_n_0\ : STD_LOGIC;
  signal \elts_1_data[14]_i_9_n_0\ : STD_LOGIC;
  signal \elts_1_data[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \elts_1_data[15]_i_8_n_0\ : STD_LOGIC;
  signal \elts_1_data[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[18]_i_10_n_0\ : STD_LOGIC;
  signal \elts_1_data[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[18]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data[18]_i_5_n_0\ : STD_LOGIC;
  signal \elts_1_data[18]_i_6__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[18]_i_7__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[18]_i_8__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[19]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data[20]_i_10_n_0\ : STD_LOGIC;
  signal \elts_1_data[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[20]_i_5_n_0\ : STD_LOGIC;
  signal \elts_1_data[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[23]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[24]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data[24]_i_5_n_0\ : STD_LOGIC;
  signal \elts_1_data[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[25]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data[25]_i_9__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[27]_i_5_n_0\ : STD_LOGIC;
  signal \elts_1_data[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[28]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data[28]_i_5_n_0\ : STD_LOGIC;
  signal \elts_1_data[28]_i_7__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[28]_i_8__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[29]_i_3__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[29]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data[29]_i_5_n_0\ : STD_LOGIC;
  signal \elts_1_data[29]_i_6__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[29]_i_8__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[30]_i_8__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[30]_i_9__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \elts_1_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data[7]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[8]_i_3_n_0\ : STD_LOGIC;
  signal \elts_1_data[8]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data[8]_i_6_n_0\ : STD_LOGIC;
  signal \elts_1_data[8]_i_7_n_0\ : STD_LOGIC;
  signal \elts_1_data[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \elts_1_data[9]_i_4_n_0\ : STD_LOGIC;
  signal \elts_1_data[9]_i_7_n_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[10]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[10]_1\ : STD_LOGIC;
  signal \^elts_1_data_reg[10]_2\ : STD_LOGIC;
  signal \^elts_1_data_reg[12]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[12]_1\ : STD_LOGIC;
  signal \^elts_1_data_reg[13]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[13]_1\ : STD_LOGIC;
  signal \^elts_1_data_reg[13]_2\ : STD_LOGIC;
  signal \^elts_1_data_reg[14]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[15]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[15]_1\ : STD_LOGIC;
  signal \^elts_1_data_reg[15]_2\ : STD_LOGIC;
  signal \^elts_1_data_reg[15]_3\ : STD_LOGIC;
  signal \^elts_1_data_reg[17]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[18]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[19]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[19]_1\ : STD_LOGIC;
  signal \^elts_1_data_reg[20]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[20]_1\ : STD_LOGIC;
  signal \^elts_1_data_reg[20]_2\ : STD_LOGIC;
  signal \^elts_1_data_reg[20]_3\ : STD_LOGIC;
  signal \^elts_1_data_reg[20]_4\ : STD_LOGIC;
  signal \^elts_1_data_reg[22]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[22]_1\ : STD_LOGIC;
  signal \^elts_1_data_reg[22]_2\ : STD_LOGIC;
  signal \^elts_1_data_reg[22]_3\ : STD_LOGIC;
  signal \^elts_1_data_reg[23]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[23]_1\ : STD_LOGIC;
  signal \^elts_1_data_reg[24]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[24]_1\ : STD_LOGIC;
  signal \^elts_1_data_reg[25]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[25]_1\ : STD_LOGIC;
  signal \^elts_1_data_reg[25]_2\ : STD_LOGIC;
  signal \^elts_1_data_reg[25]_3\ : STD_LOGIC;
  signal \^elts_1_data_reg[27]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[27]_1\ : STD_LOGIC;
  signal \^elts_1_data_reg[27]_2\ : STD_LOGIC;
  signal \^elts_1_data_reg[27]_3\ : STD_LOGIC;
  signal \^elts_1_data_reg[27]_4\ : STD_LOGIC;
  signal \^elts_1_data_reg[29]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[29]_1\ : STD_LOGIC;
  signal \^elts_1_data_reg[30]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[30]_1\ : STD_LOGIC;
  signal \^elts_1_data_reg[30]_2\ : STD_LOGIC;
  signal \^elts_1_data_reg[31]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[31]_1\ : STD_LOGIC;
  signal \^elts_1_data_reg[7]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[7]_1\ : STD_LOGIC;
  signal \^elts_1_data_reg[7]_2\ : STD_LOGIC;
  signal \^elts_1_data_reg[7]_3\ : STD_LOGIC;
  signal \^elts_1_data_reg[8]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[8]_1\ : STD_LOGIC;
  signal \^elts_1_data_reg[9]_0\ : STD_LOGIC;
  signal \^elts_1_data_reg[9]_1\ : STD_LOGIC;
  signal \^msb_hi_1\ : STD_LOGIC;
  signal msb_hi_11 : STD_LOGIC;
  signal msb_hi_13 : STD_LOGIC;
  signal msb_hi_15 : STD_LOGIC;
  signal msb_hi_19 : STD_LOGIC;
  signal msb_hi_21 : STD_LOGIC;
  signal msb_hi_23 : STD_LOGIC;
  signal msb_hi_27 : STD_LOGIC;
  signal msb_hi_29 : STD_LOGIC;
  signal msb_hi_3 : STD_LOGIC;
  signal msb_hi_31 : STD_LOGIC;
  signal msb_hi_35 : STD_LOGIC;
  signal msb_hi_37 : STD_LOGIC;
  signal msb_hi_39 : STD_LOGIC;
  signal msb_hi_5 : STD_LOGIC;
  signal msb_hi_7 : STD_LOGIC;
  signal msb_lo_12 : STD_LOGIC;
  signal msb_lo_20 : STD_LOGIC;
  signal msb_lo_28 : STD_LOGIC;
  signal msb_lo_36 : STD_LOGIC;
  signal msb_lo_4 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \^readys_mask_reg[3]\ : STD_LOGIC;
  signal \^rxq_io_deq_valid\ : STD_LOGIC;
  signal \rx_a[15]_i_9_n_0\ : STD_LOGIC;
  signal \rx_a[19]_i_10_n_0\ : STD_LOGIC;
  signal \rx_a[19]_i_4_n_0\ : STD_LOGIC;
  signal \rx_a[3]_i_8_n_0\ : STD_LOGIC;
  signal \rx_a_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_a_reg[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_a_reg[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_a_reg[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_a_reg[11]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_a_reg[11]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_a_reg[11]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_a_reg[11]_i_2__0_n_7\ : STD_LOGIC;
  signal \^rx_a_reg[15]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rx_a_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_a_reg[15]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_a_reg[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_a_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_a_reg[15]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_a_reg[15]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_a_reg[15]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_a_reg[15]_i_2__0_n_7\ : STD_LOGIC;
  signal \rx_a_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \rx_a_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \rx_a_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \rx_a_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \rx_a_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \rx_a_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \rx_a_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \rx_a_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \rx_a_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \rx_a_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \rx_a_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \rx_a_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \rx_a_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \rx_a_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \rx_a_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \rx_a_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \rx_a_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_a_reg[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_a_reg[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_a_reg[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_a_reg[7]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_a_reg[7]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_a_reg[7]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_a_reg[7]_i_2__0_n_7\ : STD_LOGIC;
  signal \rx_b[19]_i_10_n_0\ : STD_LOGIC;
  signal \rx_b[19]_i_11_n_0\ : STD_LOGIC;
  signal \rx_b[19]_i_4_n_0\ : STD_LOGIC;
  signal \rx_b[7]_i_10_n_0\ : STD_LOGIC;
  signal \rx_b_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_b_reg[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_b_reg[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_b_reg[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_b_reg[11]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_b_reg[11]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_b_reg[11]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_b_reg[11]_i_2__0_n_7\ : STD_LOGIC;
  signal \^rx_b_reg[15]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_b_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_b_reg[15]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_b_reg[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_b_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_b_reg[15]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_b_reg[15]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_b_reg[15]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_b_reg[15]_i_2__0_n_7\ : STD_LOGIC;
  signal \rx_b_reg[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_b_reg[19]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_b_reg[19]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_b_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_b_reg[19]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_b_reg[19]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_b_reg[19]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_b_reg[19]_i_2__0_n_7\ : STD_LOGIC;
  signal \rx_b_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \rx_b_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \rx_b_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \rx_b_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \rx_b_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \rx_b_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \rx_b_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \rx_b_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \rx_b_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_b_reg[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_b_reg[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_b_reg[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_b_reg[7]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_b_reg[7]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_b_reg[7]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_b_reg[7]_i_2__0_n_7\ : STD_LOGIC;
  signal \rx_c[15]_i_9_n_0\ : STD_LOGIC;
  signal \rx_c[19]_i_10_n_0\ : STD_LOGIC;
  signal \rx_c[19]_i_11_n_0\ : STD_LOGIC;
  signal \rx_c[19]_i_4_n_0\ : STD_LOGIC;
  signal \rx_c[3]_i_8_n_0\ : STD_LOGIC;
  signal \^rx_c_reg[11]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_c_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_c_reg[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_c_reg[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_c_reg[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_c_reg[11]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_c_reg[11]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_c_reg[11]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_c_reg[11]_i_2__0_n_7\ : STD_LOGIC;
  signal \rx_c_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_c_reg[15]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_c_reg[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_c_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_c_reg[15]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_c_reg[15]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_c_reg[15]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_c_reg[15]_i_2__0_n_7\ : STD_LOGIC;
  signal \rx_c_reg[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_c_reg[19]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_c_reg[19]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_c_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_c_reg[19]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_c_reg[19]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_c_reg[19]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_c_reg[19]_i_2__0_n_7\ : STD_LOGIC;
  signal \rx_c_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \rx_c_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \rx_c_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \rx_c_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \rx_c_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \rx_c_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \rx_c_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \rx_c_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \rx_c_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_c_reg[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_c_reg[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_c_reg[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_c_reg[7]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_c_reg[7]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_c_reg[7]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_c_reg[7]_i_2__0_n_7\ : STD_LOGIC;
  signal \rx_d[15]_i_9_n_0\ : STD_LOGIC;
  signal \rx_d[19]_i_10_n_0\ : STD_LOGIC;
  signal \rx_d[19]_i_11_n_0\ : STD_LOGIC;
  signal \rx_d[19]_i_4_n_0\ : STD_LOGIC;
  signal \rx_d_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_d_reg[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_d_reg[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_d_reg[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_d_reg[11]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_d_reg[11]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_d_reg[11]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_d_reg[11]_i_2__0_n_7\ : STD_LOGIC;
  signal \rx_d_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_d_reg[15]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_d_reg[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_d_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_d_reg[15]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_d_reg[15]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_d_reg[15]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_d_reg[15]_i_2__0_n_7\ : STD_LOGIC;
  signal \rx_d_reg[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_d_reg[19]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_d_reg[19]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_d_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_d_reg[19]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_d_reg[19]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_d_reg[19]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_d_reg[19]_i_2__0_n_7\ : STD_LOGIC;
  signal \rx_d_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \rx_d_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \rx_d_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \rx_d_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \rx_d_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \rx_d_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \rx_d_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \rx_d_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \rx_d_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_d_reg[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_d_reg[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_d_reg[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_d_reg[7]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_d_reg[7]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_d_reg[7]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_d_reg[7]_i_2__0_n_7\ : STD_LOGIC;
  signal \rx_e[15]_i_7_n_0\ : STD_LOGIC;
  signal \rx_e[15]_i_9_n_0\ : STD_LOGIC;
  signal \rx_e[19]_i_10_n_0\ : STD_LOGIC;
  signal \rx_e[19]_i_4_n_0\ : STD_LOGIC;
  signal \rx_e_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_e_reg[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_e_reg[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_e_reg[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_e_reg[11]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_e_reg[11]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_e_reg[11]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_e_reg[11]_i_2__0_n_7\ : STD_LOGIC;
  signal \^rx_e_reg[15]\ : STD_LOGIC;
  signal \rx_e_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_e_reg[15]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_e_reg[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_e_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_e_reg[15]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_e_reg[15]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_e_reg[15]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_e_reg[15]_i_2__0_n_7\ : STD_LOGIC;
  signal \rx_e_reg[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_e_reg[19]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_e_reg[19]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_e_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_e_reg[19]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_e_reg[19]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_e_reg[19]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_e_reg[19]_i_2__0_n_7\ : STD_LOGIC;
  signal \rx_e_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \rx_e_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \rx_e_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \rx_e_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \rx_e_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \rx_e_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \rx_e_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \rx_e_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \^rx_e_reg[7]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_e_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_e_reg[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \rx_e_reg[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \rx_e_reg[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \rx_e_reg[7]_i_2__0_n_4\ : STD_LOGIC;
  signal \rx_e_reg[7]_i_2__0_n_5\ : STD_LOGIC;
  signal \rx_e_reg[7]_i_2__0_n_6\ : STD_LOGIC;
  signal \rx_e_reg[7]_i_2__0_n_7\ : STD_LOGIC;
  signal rx_out_2_a0 : STD_LOGIC;
  signal rx_out_2_b0 : STD_LOGIC;
  signal rx_out_2_c0 : STD_LOGIC;
  signal rx_out_2_d0 : STD_LOGIC;
  signal rx_out_2_e0 : STD_LOGIC;
  signal valid_0_i_5_n_0 : STD_LOGIC;
  signal valid_0_i_6_n_0 : STD_LOGIC;
  signal valid_0_i_7_n_0 : STD_LOGIC;
  signal valid_0_i_8_n_0 : STD_LOGIC;
  signal \^valid_1\ : STD_LOGIC;
  signal \NLW_rx_a_reg[19]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rx_a_reg[19]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_b_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rx_b_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_c_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rx_c_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_d_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rx_d_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_e_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rx_e_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \elts_0_data[10]_i_1__0\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \elts_0_data[11]_i_1__0\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \elts_0_data[12]_i_1__0\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \elts_0_data[13]_i_1__0\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \elts_0_data[14]_i_1__0\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \elts_0_data[15]_i_1__0\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \elts_0_data[16]_i_2__0\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \elts_0_data[17]_i_1__0\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \elts_0_data[18]_i_1__0\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \elts_0_data[19]_i_1__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \elts_0_data[20]_i_1__0\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \elts_0_data[21]_i_1__0\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \elts_0_data[22]_i_1__0\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \elts_0_data[23]_i_1__0\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \elts_0_data[24]_i_1__0\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \elts_0_data[25]_i_1__0\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \elts_0_data[26]_i_1__0\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \elts_0_data[27]_i_1__0\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \elts_0_data[28]_i_1__0\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \elts_0_data[29]_i_1__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \elts_0_data[30]_i_1__0\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \elts_0_data[31]_i_2__0\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \elts_0_data[7]_i_1__0\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \elts_0_data[8]_i_1__0\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \elts_0_data[9]_i_1__0\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \elts_1_data[10]_i_10\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \elts_1_data[10]_i_11\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \elts_1_data[10]_i_3\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \elts_1_data[10]_i_5\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \elts_1_data[10]_i_7\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \elts_1_data[10]_i_8\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \elts_1_data[10]_i_9\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \elts_1_data[11]_i_1__0\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \elts_1_data[13]_i_5\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \elts_1_data[14]_i_4\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \elts_1_data[14]_i_7\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \elts_1_data[14]_i_9\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \elts_1_data[15]_i_4\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \elts_1_data[15]_i_9\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \elts_1_data[16]_i_1__0\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \elts_1_data[17]_i_2__0\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \elts_1_data[18]_i_4\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \elts_1_data[18]_i_7__0\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \elts_1_data[19]_i_3__0\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \elts_1_data[19]_i_5\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \elts_1_data[20]_i_10\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \elts_1_data[20]_i_11\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \elts_1_data[20]_i_3__0\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \elts_1_data[20]_i_4\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \elts_1_data[20]_i_6__0\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \elts_1_data[20]_i_7__0\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \elts_1_data[21]_i_1__0\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \elts_1_data[23]_i_3__0\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \elts_1_data[23]_i_5\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \elts_1_data[23]_i_6__0\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \elts_1_data[24]_i_3__0\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \elts_1_data[24]_i_6__0\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \elts_1_data[24]_i_7__0\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \elts_1_data[24]_i_8__0\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \elts_1_data[25]_i_3__0\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \elts_1_data[25]_i_5\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \elts_1_data[25]_i_6__0\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \elts_1_data[25]_i_9__0\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \elts_1_data[26]_i_1__0\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \elts_1_data[27]_i_4\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \elts_1_data[27]_i_5\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \elts_1_data[28]_i_4\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \elts_1_data[28]_i_5\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \elts_1_data[28]_i_8__0\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \elts_1_data[29]_i_10\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \elts_1_data[29]_i_6__0\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \elts_1_data[29]_i_7__0\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \elts_1_data[29]_i_9__0\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \elts_1_data[30]_i_10\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \elts_1_data[30]_i_9__0\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \elts_1_data[31]_i_2__0\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \elts_1_data[7]_i_3\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \elts_1_data[8]_i_3\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \elts_1_data[8]_i_5\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \elts_1_data[8]_i_6\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \elts_1_data[8]_i_7\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \elts_1_data[8]_i_8\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \elts_1_data[9]_i_2__0\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \elts_1_data[9]_i_3\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \rx_a[0]_i_1__0\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \rx_a[10]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \rx_a[11]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \rx_a[12]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \rx_a[13]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \rx_a[14]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \rx_a[15]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \rx_a[16]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \rx_a[17]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \rx_a[18]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \rx_a[19]_i_1__0\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \rx_a[1]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \rx_a[2]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \rx_a[3]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \rx_a[4]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \rx_a[5]_i_1__0\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \rx_a[6]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \rx_a[7]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \rx_a[8]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \rx_a[9]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \rx_b[0]_i_1__0\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \rx_b[10]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \rx_b[11]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \rx_b[12]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \rx_b[13]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \rx_b[14]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \rx_b[15]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \rx_b[16]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \rx_b[17]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \rx_b[18]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \rx_b[19]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \rx_b[1]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \rx_b[2]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \rx_b[3]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \rx_b[4]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \rx_b[5]_i_1__0\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \rx_b[6]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \rx_b[7]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \rx_b[8]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \rx_b[9]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \rx_c[0]_i_1__0\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \rx_c[10]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \rx_c[11]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \rx_c[12]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \rx_c[13]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \rx_c[14]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \rx_c[15]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \rx_c[16]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \rx_c[17]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \rx_c[18]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \rx_c[19]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \rx_c[1]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \rx_c[2]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \rx_c[3]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \rx_c[4]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \rx_c[5]_i_1__0\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \rx_c[6]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \rx_c[7]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \rx_c[8]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \rx_c[9]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \rx_d[0]_i_1__0\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \rx_d[10]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \rx_d[11]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \rx_d[12]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \rx_d[13]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \rx_d[14]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \rx_d[15]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \rx_d[16]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \rx_d[17]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \rx_d[18]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \rx_d[19]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \rx_d[1]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \rx_d[2]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \rx_d[3]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \rx_d[4]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \rx_d[5]_i_1__0\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \rx_d[6]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \rx_d[7]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \rx_d[8]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \rx_d[9]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \rx_e[0]_i_1__0\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \rx_e[10]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \rx_e[11]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \rx_e[12]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \rx_e[13]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \rx_e[14]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \rx_e[15]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \rx_e[16]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \rx_e[17]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \rx_e[18]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \rx_e[19]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \rx_e[1]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \rx_e[2]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \rx_e[3]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \rx_e[4]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \rx_e[5]_i_1__0\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \rx_e[6]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \rx_e[7]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \rx_e[8]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \rx_e[9]_i_1\ : label is "soft_lutpair559";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  DI(1 downto 0) <= \^di\(1 downto 0);
  E(0) <= \^e\(0);
  \elts_1_data_reg[10]_0\ <= \^elts_1_data_reg[10]_0\;
  \elts_1_data_reg[10]_1\ <= \^elts_1_data_reg[10]_1\;
  \elts_1_data_reg[10]_2\ <= \^elts_1_data_reg[10]_2\;
  \elts_1_data_reg[12]_0\ <= \^elts_1_data_reg[12]_0\;
  \elts_1_data_reg[12]_1\ <= \^elts_1_data_reg[12]_1\;
  \elts_1_data_reg[13]_0\ <= \^elts_1_data_reg[13]_0\;
  \elts_1_data_reg[13]_1\ <= \^elts_1_data_reg[13]_1\;
  \elts_1_data_reg[13]_2\ <= \^elts_1_data_reg[13]_2\;
  \elts_1_data_reg[14]_0\ <= \^elts_1_data_reg[14]_0\;
  \elts_1_data_reg[15]_0\ <= \^elts_1_data_reg[15]_0\;
  \elts_1_data_reg[15]_1\ <= \^elts_1_data_reg[15]_1\;
  \elts_1_data_reg[15]_2\ <= \^elts_1_data_reg[15]_2\;
  \elts_1_data_reg[15]_3\ <= \^elts_1_data_reg[15]_3\;
  \elts_1_data_reg[17]_0\ <= \^elts_1_data_reg[17]_0\;
  \elts_1_data_reg[18]_0\ <= \^elts_1_data_reg[18]_0\;
  \elts_1_data_reg[19]_0\ <= \^elts_1_data_reg[19]_0\;
  \elts_1_data_reg[19]_1\ <= \^elts_1_data_reg[19]_1\;
  \elts_1_data_reg[20]_0\ <= \^elts_1_data_reg[20]_0\;
  \elts_1_data_reg[20]_1\ <= \^elts_1_data_reg[20]_1\;
  \elts_1_data_reg[20]_2\ <= \^elts_1_data_reg[20]_2\;
  \elts_1_data_reg[20]_3\ <= \^elts_1_data_reg[20]_3\;
  \elts_1_data_reg[20]_4\ <= \^elts_1_data_reg[20]_4\;
  \elts_1_data_reg[22]_0\ <= \^elts_1_data_reg[22]_0\;
  \elts_1_data_reg[22]_1\ <= \^elts_1_data_reg[22]_1\;
  \elts_1_data_reg[22]_2\ <= \^elts_1_data_reg[22]_2\;
  \elts_1_data_reg[22]_3\ <= \^elts_1_data_reg[22]_3\;
  \elts_1_data_reg[23]_0\ <= \^elts_1_data_reg[23]_0\;
  \elts_1_data_reg[23]_1\ <= \^elts_1_data_reg[23]_1\;
  \elts_1_data_reg[24]_0\ <= \^elts_1_data_reg[24]_0\;
  \elts_1_data_reg[24]_1\ <= \^elts_1_data_reg[24]_1\;
  \elts_1_data_reg[25]_0\ <= \^elts_1_data_reg[25]_0\;
  \elts_1_data_reg[25]_1\ <= \^elts_1_data_reg[25]_1\;
  \elts_1_data_reg[25]_2\ <= \^elts_1_data_reg[25]_2\;
  \elts_1_data_reg[25]_3\ <= \^elts_1_data_reg[25]_3\;
  \elts_1_data_reg[27]_0\ <= \^elts_1_data_reg[27]_0\;
  \elts_1_data_reg[27]_1\ <= \^elts_1_data_reg[27]_1\;
  \elts_1_data_reg[27]_2\ <= \^elts_1_data_reg[27]_2\;
  \elts_1_data_reg[27]_3\ <= \^elts_1_data_reg[27]_3\;
  \elts_1_data_reg[27]_4\ <= \^elts_1_data_reg[27]_4\;
  \elts_1_data_reg[29]_0\ <= \^elts_1_data_reg[29]_0\;
  \elts_1_data_reg[29]_1\ <= \^elts_1_data_reg[29]_1\;
  \elts_1_data_reg[30]_0\ <= \^elts_1_data_reg[30]_0\;
  \elts_1_data_reg[30]_1\ <= \^elts_1_data_reg[30]_1\;
  \elts_1_data_reg[30]_2\ <= \^elts_1_data_reg[30]_2\;
  \elts_1_data_reg[31]_0\ <= \^elts_1_data_reg[31]_0\;
  \elts_1_data_reg[31]_1\ <= \^elts_1_data_reg[31]_1\;
  \elts_1_data_reg[7]_0\ <= \^elts_1_data_reg[7]_0\;
  \elts_1_data_reg[7]_1\ <= \^elts_1_data_reg[7]_1\;
  \elts_1_data_reg[7]_2\ <= \^elts_1_data_reg[7]_2\;
  \elts_1_data_reg[7]_3\ <= \^elts_1_data_reg[7]_3\;
  \elts_1_data_reg[8]_0\ <= \^elts_1_data_reg[8]_0\;
  \elts_1_data_reg[8]_1\ <= \^elts_1_data_reg[8]_1\;
  \elts_1_data_reg[9]_0\ <= \^elts_1_data_reg[9]_0\;
  \elts_1_data_reg[9]_1\ <= \^elts_1_data_reg[9]_1\;
  msb_hi_1 <= \^msb_hi_1\;
  \readys_mask_reg[3]\ <= \^readys_mask_reg[3]\;
  rxQ_io_deq_valid <= \^rxq_io_deq_valid\;
  \rx_a_reg[15]\(2 downto 0) <= \^rx_a_reg[15]\(2 downto 0);
  \rx_b_reg[15]\(3 downto 0) <= \^rx_b_reg[15]\(3 downto 0);
  \rx_c_reg[11]\(3 downto 0) <= \^rx_c_reg[11]\(3 downto 0);
  \rx_e_reg[15]\ <= \^rx_e_reg[15]\;
  \rx_e_reg[7]\(1 downto 0) <= \^rx_e_reg[7]\(1 downto 0);
  valid_1 <= \^valid_1\;
\elts_0_data[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(10),
      I1 => \^valid_1\,
      I2 => msb_hi_3,
      O => p_0_in(10)
    );
\elts_0_data[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(11),
      I1 => \^valid_1\,
      I2 => \^msb_hi_1\,
      O => p_0_in(11)
    );
\elts_0_data[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(12),
      I1 => \^valid_1\,
      I2 => msb_lo_12,
      O => p_0_in(12)
    );
\elts_0_data[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(13),
      I1 => \^valid_1\,
      I2 => msb_hi_15,
      O => p_0_in(13)
    );
\elts_0_data[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(14),
      I1 => \^valid_1\,
      I2 => msb_hi_13,
      O => p_0_in(14)
    );
\elts_0_data[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(15),
      I1 => \^valid_1\,
      I2 => msb_hi_11,
      O => p_0_in(15)
    );
\elts_0_data[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => elts_1_data(16),
      I1 => \^valid_1\,
      I2 => rx_b(15),
      I3 => rx_b(16),
      I4 => rx_b(17),
      I5 => \elts_0_data[16]_i_2__0_n_0\,
      O => p_0_in(16)
    );
\elts_0_data[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_b(18),
      I1 => rx_b(19),
      O => \elts_0_data[16]_i_2__0_n_0\
    );
\elts_0_data[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(17),
      I1 => \^valid_1\,
      I2 => msb_lo_20,
      O => p_0_in(17)
    );
\elts_0_data[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(18),
      I1 => \^valid_1\,
      I2 => msb_hi_23,
      O => p_0_in(18)
    );
\elts_0_data[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(19),
      I1 => \^valid_1\,
      I2 => msb_hi_21,
      O => p_0_in(19)
    );
\elts_0_data[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(20),
      I1 => \^valid_1\,
      I2 => msb_hi_19,
      O => p_0_in(20)
    );
\elts_0_data[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(21),
      I1 => \^valid_1\,
      I2 => \^d\(1),
      O => p_0_in(21)
    );
\elts_0_data[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(22),
      I1 => \^valid_1\,
      I2 => msb_lo_28,
      O => p_0_in(22)
    );
\elts_0_data[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(23),
      I1 => \^valid_1\,
      I2 => msb_hi_31,
      O => p_0_in(23)
    );
\elts_0_data[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(24),
      I1 => \^valid_1\,
      I2 => msb_hi_29,
      O => p_0_in(24)
    );
\elts_0_data[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(25),
      I1 => \^valid_1\,
      I2 => msb_hi_27,
      O => p_0_in(25)
    );
\elts_0_data[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(26),
      I1 => \^valid_1\,
      I2 => \^d\(2),
      O => p_0_in(26)
    );
\elts_0_data[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(27),
      I1 => \^valid_1\,
      I2 => msb_lo_36,
      O => p_0_in(27)
    );
\elts_0_data[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(28),
      I1 => \^valid_1\,
      I2 => msb_hi_39,
      O => p_0_in(28)
    );
\elts_0_data[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(29),
      I1 => \^valid_1\,
      I2 => msb_hi_37,
      O => p_0_in(29)
    );
\elts_0_data[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(30),
      I1 => \^valid_1\,
      I2 => msb_hi_35,
      O => p_0_in(30)
    );
\elts_0_data[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(31),
      I1 => \^valid_1\,
      I2 => \^d\(3),
      O => p_0_in(31)
    );
\elts_0_data[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(7),
      I1 => \^valid_1\,
      I2 => msb_lo_4,
      O => p_0_in(7)
    );
\elts_0_data[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(8),
      I1 => \^valid_1\,
      I2 => msb_hi_7,
      O => p_0_in(8)
    );
\elts_0_data[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => elts_1_data(9),
      I1 => \^valid_1\,
      I2 => msb_hi_5,
      O => p_0_in(9)
    );
\elts_0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(10),
      Q => \transferDataReg_reg[31]\(3),
      R => '0'
    );
\elts_0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(11),
      Q => \transferDataReg_reg[31]\(4),
      R => '0'
    );
\elts_0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(12),
      Q => \transferDataReg_reg[31]\(5),
      R => '0'
    );
\elts_0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(13),
      Q => \transferDataReg_reg[31]\(6),
      R => '0'
    );
\elts_0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(14),
      Q => \transferDataReg_reg[31]\(7),
      R => '0'
    );
\elts_0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(15),
      Q => \transferDataReg_reg[31]\(8),
      R => '0'
    );
\elts_0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(16),
      Q => \transferDataReg_reg[31]\(9),
      R => '0'
    );
\elts_0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(17),
      Q => \transferDataReg_reg[31]\(10),
      R => '0'
    );
\elts_0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(18),
      Q => \transferDataReg_reg[31]\(11),
      R => '0'
    );
\elts_0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(19),
      Q => \transferDataReg_reg[31]\(12),
      R => '0'
    );
\elts_0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(20),
      Q => \transferDataReg_reg[31]\(13),
      R => '0'
    );
\elts_0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(21),
      Q => \transferDataReg_reg[31]\(14),
      R => '0'
    );
\elts_0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(22),
      Q => \transferDataReg_reg[31]\(15),
      R => '0'
    );
\elts_0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(23),
      Q => \transferDataReg_reg[31]\(16),
      R => '0'
    );
\elts_0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(24),
      Q => \transferDataReg_reg[31]\(17),
      R => '0'
    );
\elts_0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(25),
      Q => \transferDataReg_reg[31]\(18),
      R => '0'
    );
\elts_0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(26),
      Q => \transferDataReg_reg[31]\(19),
      R => '0'
    );
\elts_0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(27),
      Q => \transferDataReg_reg[31]\(20),
      R => '0'
    );
\elts_0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(28),
      Q => \transferDataReg_reg[31]\(21),
      R => '0'
    );
\elts_0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(29),
      Q => \transferDataReg_reg[31]\(22),
      R => '0'
    );
\elts_0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(30),
      Q => \transferDataReg_reg[31]\(23),
      R => '0'
    );
\elts_0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(31),
      Q => \transferDataReg_reg[31]\(24),
      R => '0'
    );
\elts_0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(7),
      Q => \transferDataReg_reg[31]\(0),
      R => '0'
    );
\elts_0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(8),
      Q => \transferDataReg_reg[31]\(1),
      R => '0'
    );
\elts_0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => valid_0_reg_1(0),
      D => p_0_in(9),
      Q => \transferDataReg_reg[31]\(2),
      R => '0'
    );
\elts_1_data[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[7]_2\,
      I1 => rx_a(9),
      I2 => rx_a(10),
      I3 => rx_a(11),
      I4 => rx_a(12),
      O => \^elts_1_data_reg[10]_0\
    );
\elts_1_data[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_a(19),
      I1 => rx_a(18),
      I2 => rx_a(17),
      I3 => rx_a(16),
      O => \elts_1_data[10]_i_11_n_0\
    );
\elts_1_data[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBBBA"
    )
        port map (
      I0 => \elts_1_data[10]_i_2__0_n_0\,
      I1 => \^msb_hi_1\,
      I2 => rx_a(13),
      I3 => rx_a(14),
      I4 => \elts_1_data[10]_i_3_n_0\,
      I5 => \elts_1_data[10]_i_4_n_0\,
      O => msb_hi_3
    );
\elts_1_data[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => rx_a(12),
      I1 => rx_a(14),
      I2 => rx_a(13),
      I3 => rx_a(16),
      I4 => rx_a(15),
      I5 => \^elts_1_data_reg[10]_2\,
      O => \elts_1_data[10]_i_2__0_n_0\
    );
\elts_1_data[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_a(11),
      I1 => \^elts_1_data_reg[10]_1\,
      O => \elts_1_data[10]_i_3_n_0\
    );
\elts_1_data[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FFF2FFFFFFF2"
    )
        port map (
      I0 => rx_a(7),
      I1 => \^elts_1_data_reg[9]_1\,
      I2 => \elts_1_data[10]_i_8_n_0\,
      I3 => \elts_1_data[10]_i_9_n_0\,
      I4 => rx_a(8),
      I5 => \^elts_1_data_reg[10]_0\,
      O => \elts_1_data[10]_i_4_n_0\
    );
\elts_1_data[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_a(17),
      I1 => rx_a(19),
      I2 => rx_a(18),
      O => \^elts_1_data_reg[10]_2\
    );
\elts_1_data[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \elts_1_data[10]_i_11_n_0\,
      I1 => rx_a(12),
      I2 => rx_a(15),
      I3 => rx_a(13),
      I4 => rx_a(14),
      O => \^elts_1_data_reg[10]_1\
    );
\elts_1_data[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rx_a(10),
      I1 => rx_a(11),
      I2 => rx_a(8),
      I3 => rx_a(9),
      I4 => \^elts_1_data_reg[10]_1\,
      O => \^elts_1_data_reg[9]_1\
    );
\elts_1_data[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rx_a(10),
      I1 => \^elts_1_data_reg[7]_2\,
      I2 => rx_a(11),
      I3 => rx_a(12),
      O => \elts_1_data[10]_i_8_n_0\
    );
\elts_1_data[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rx_a(9),
      I1 => \^elts_1_data_reg[10]_1\,
      I2 => rx_a(10),
      I3 => rx_a(11),
      O => \elts_1_data[10]_i_9_n_0\
    );
\elts_1_data[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rx_a(18),
      I1 => rx_a(19),
      I2 => rx_a(17),
      I3 => rx_a(16),
      I4 => rx_a(15),
      O => \^msb_hi_1\
    );
\elts_1_data[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBA"
    )
        port map (
      I0 => \elts_1_data[13]_i_2__0_n_0\,
      I1 => \^elts_1_data_reg[12]_0\,
      I2 => rx_b(0),
      I3 => \elts_1_data[12]_i_3_n_0\,
      I4 => \elts_1_data[14]_i_2__0_n_0\,
      O => msb_lo_12
    );
\elts_1_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[15]_0\,
      I1 => rx_b(1),
      I2 => rx_b(3),
      I3 => rx_b(4),
      I4 => rx_b(2),
      I5 => \elts_1_data[14]_i_7_n_0\,
      O => \^elts_1_data_reg[12]_0\
    );
\elts_1_data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => rx_b(17),
      I1 => rx_b(19),
      I2 => rx_b(18),
      I3 => rx_b(16),
      I4 => \^elts_1_data_reg[15]_0\,
      I5 => rx_b(8),
      O => \elts_1_data[12]_i_3_n_0\
    );
\elts_1_data[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFEE"
    )
        port map (
      I0 => \elts_1_data[13]_i_2__0_n_0\,
      I1 => \elts_1_data[13]_i_3_n_0\,
      I2 => \^elts_1_data_reg[13]_0\,
      I3 => rx_b(1),
      I4 => \elts_1_data[14]_i_5_n_0\,
      O => msb_hi_15
    );
\elts_1_data[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFBAFFFFFFBA"
    )
        port map (
      I0 => \elts_1_data[14]_i_6_n_0\,
      I1 => rx_b(19),
      I2 => rx_b(18),
      I3 => \elts_1_data[13]_i_5_n_0\,
      I4 => rx_b(2),
      I5 => \^elts_1_data_reg[13]_1\,
      O => \elts_1_data[13]_i_2__0_n_0\
    );
\elts_1_data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \elts_0_data[16]_i_2__0_n_0\,
      I1 => rx_b(17),
      I2 => rx_b(11),
      I3 => rx_b(10),
      I4 => \^elts_1_data_reg[15]_2\,
      I5 => rx_b(9),
      O => \elts_1_data[13]_i_3_n_0\
    );
\elts_1_data[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[13]_2\,
      I1 => rx_b(2),
      I2 => rx_b(4),
      I3 => rx_b(3),
      I4 => rx_b(5),
      O => \^elts_1_data_reg[13]_0\
    );
\elts_1_data[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rx_b(10),
      I1 => \^elts_1_data_reg[12]_1\,
      I2 => rx_b(11),
      I3 => rx_b(12),
      O => \elts_1_data[13]_i_5_n_0\
    );
\elts_1_data[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[15]_0\,
      I1 => \elts_1_data[14]_i_7_n_0\,
      I2 => rx_b(3),
      I3 => rx_b(4),
      O => \^elts_1_data_reg[13]_1\
    );
\elts_1_data[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \elts_1_data[14]_i_2__0_n_0\,
      I1 => \^elts_1_data_reg[14]_0\,
      I2 => rx_b(3),
      I3 => \elts_1_data[14]_i_4_n_0\,
      I4 => \elts_1_data[14]_i_5_n_0\,
      I5 => \elts_1_data[14]_i_6_n_0\,
      O => msb_hi_13
    );
\elts_1_data[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => \^elts_1_data_reg[12]_1\,
      I1 => rx_b(12),
      I2 => \^elts_1_data_reg[15]_0\,
      I3 => \elts_1_data[14]_i_7_n_0\,
      I4 => rx_b(4),
      O => \elts_1_data[14]_i_2__0_n_0\
    );
\elts_1_data[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^elts_1_data_reg[15]_1\,
      I1 => rx_b(4),
      I2 => rx_b(5),
      I3 => rx_b(6),
      I4 => rx_b(7),
      O => \^elts_1_data_reg[14]_0\
    );
\elts_1_data[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => rx_b(19),
      I1 => \^elts_1_data_reg[15]_3\,
      I2 => rx_b(13),
      I3 => rx_b(12),
      I4 => rx_b(11),
      O => \elts_1_data[14]_i_4_n_0\
    );
\elts_1_data[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^elts_1_data_reg[15]_3\,
      I1 => rx_b(13),
      I2 => \^elts_1_data_reg[13]_2\,
      I3 => rx_b(5),
      O => \elts_1_data[14]_i_5_n_0\
    );
\elts_1_data[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \^d\(0),
      I1 => rx_b(14),
      I2 => rx_b(8),
      I3 => rx_b(7),
      I4 => \^elts_1_data_reg[15]_0\,
      I5 => rx_b(6),
      O => \elts_1_data[14]_i_6_n_0\
    );
\elts_1_data[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_b(8),
      I1 => rx_b(7),
      I2 => rx_b(6),
      I3 => rx_b(5),
      O => \elts_1_data[14]_i_7_n_0\
    );
\elts_1_data[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[15]_3\,
      I1 => \elts_1_data[14]_i_9_n_0\,
      I2 => rx_b(11),
      I3 => rx_b(10),
      I4 => rx_b(13),
      I5 => rx_b(12),
      O => \^elts_1_data_reg[13]_2\
    );
\elts_1_data[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_b(7),
      I1 => rx_b(6),
      I2 => rx_b(9),
      I3 => rx_b(8),
      O => \elts_1_data[14]_i_9_n_0\
    );
\elts_1_data[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEEFEEEFEE"
    )
        port map (
      I0 => \elts_1_data[15]_i_2__0_n_0\,
      I1 => \elts_1_data[15]_i_3_n_0\,
      I2 => \^elts_1_data_reg[15]_0\,
      I3 => rx_b(8),
      I4 => \^elts_1_data_reg[15]_1\,
      I5 => rx_b(7),
      O => msb_hi_11
    );
\elts_1_data[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2222FF72"
    )
        port map (
      I0 => rx_b(12),
      I1 => \^elts_1_data_reg[12]_1\,
      I2 => rx_b(11),
      I3 => rx_b(13),
      I4 => \^elts_1_data_reg[15]_3\,
      I5 => \elts_1_data[15]_i_8_n_0\,
      O => \elts_1_data[15]_i_2__0_n_0\
    );
\elts_1_data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010F01000100"
    )
        port map (
      I0 => rx_b(12),
      I1 => \^elts_1_data_reg[12]_1\,
      I2 => rx_b(11),
      I3 => rx_b(10),
      I4 => \^elts_1_data_reg[15]_2\,
      I5 => rx_b(9),
      O => \elts_1_data[15]_i_3_n_0\
    );
\elts_1_data[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rx_b(11),
      I1 => rx_b(12),
      I2 => rx_b(9),
      I3 => rx_b(10),
      I4 => \^elts_1_data_reg[12]_1\,
      O => \^elts_1_data_reg[15]_0\
    );
\elts_1_data[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^elts_1_data_reg[15]_2\,
      I1 => rx_b(8),
      I2 => rx_b(9),
      I3 => rx_b(10),
      I4 => rx_b(11),
      O => \^elts_1_data_reg[15]_1\
    );
\elts_1_data[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \elts_0_data[16]_i_2__0_n_0\,
      I1 => rx_b(17),
      I2 => rx_b(13),
      I3 => rx_b(16),
      I4 => rx_b(14),
      I5 => rx_b(15),
      O => \^elts_1_data_reg[12]_1\
    );
\elts_1_data[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rx_b(19),
      I1 => rx_b(18),
      I2 => rx_b(14),
      I3 => rx_b(15),
      I4 => rx_b(16),
      I5 => rx_b(17),
      O => \^elts_1_data_reg[15]_3\
    );
\elts_1_data[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => rx_b(14),
      I1 => rx_b(19),
      I2 => rx_b(18),
      I3 => rx_b(17),
      I4 => rx_b(16),
      I5 => rx_b(15),
      O => \elts_1_data[15]_i_8_n_0\
    );
\elts_1_data[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^elts_1_data_reg[15]_3\,
      I1 => rx_b(13),
      I2 => rx_b(12),
      O => \^elts_1_data_reg[15]_2\
    );
\elts_1_data[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rx_b(15),
      I1 => rx_b(16),
      I2 => rx_b(17),
      I3 => rx_b(18),
      I4 => rx_b(19),
      O => \^d\(0)
    );
\elts_1_data[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBA"
    )
        port map (
      I0 => \elts_1_data[18]_i_2__0_n_0\,
      I1 => \elts_1_data[17]_i_2__0_n_0\,
      I2 => rx_c(0),
      I3 => \elts_1_data[17]_i_3__0_n_0\,
      I4 => \elts_1_data[19]_i_2__0_n_0\,
      O => msb_lo_20
    );
\elts_1_data[17]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[20]_3\,
      I1 => rx_c(1),
      I2 => rx_c(2),
      I3 => \elts_1_data[18]_i_8__0_n_0\,
      O => \elts_1_data[17]_i_2__0_n_0\
    );
\elts_1_data[17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => rx_c(17),
      I1 => rx_c(19),
      I2 => rx_c(18),
      I3 => rx_c(16),
      I4 => \^elts_1_data_reg[20]_3\,
      I5 => rx_c(8),
      O => \elts_1_data[17]_i_3__0_n_0\
    );
\elts_1_data[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rx_c(14),
      I1 => rx_c(19),
      I2 => rx_c(18),
      I3 => rx_c(17),
      I4 => rx_c(16),
      I5 => rx_c(15),
      O => \elts_1_data[18]_i_10_n_0\
    );
\elts_1_data[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBA"
    )
        port map (
      I0 => \elts_1_data[18]_i_2__0_n_0\,
      I1 => \elts_1_data[18]_i_3__0_n_0\,
      I2 => rx_c(1),
      I3 => \elts_1_data[18]_i_4_n_0\,
      I4 => \elts_1_data[18]_i_5_n_0\,
      O => msb_hi_23
    );
\elts_1_data[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFBAFFFFFFBA"
    )
        port map (
      I0 => \elts_1_data[18]_i_6__0_n_0\,
      I1 => rx_c(19),
      I2 => rx_c(18),
      I3 => \elts_1_data[20]_i_3__0_n_0\,
      I4 => rx_c(2),
      I5 => \elts_1_data[18]_i_7__0_n_0\,
      O => \elts_1_data[18]_i_2__0_n_0\
    );
\elts_1_data[18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^elts_1_data_reg[20]_0\,
      I1 => rx_c(10),
      I2 => rx_c(11),
      I3 => rx_c(2),
      I4 => rx_c(9),
      I5 => \elts_1_data[18]_i_8__0_n_0\,
      O => \elts_1_data[18]_i_3__0_n_0\
    );
\elts_1_data[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => rx_c(18),
      I1 => rx_c(19),
      I2 => rx_c(17),
      I3 => \^elts_1_data_reg[18]_0\,
      I4 => rx_c(9),
      O => \elts_1_data[18]_i_4_n_0\
    );
\elts_1_data[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444F444444444"
    )
        port map (
      I0 => \elts_1_data[18]_i_10_n_0\,
      I1 => rx_c(13),
      I2 => \^elts_1_data_reg[20]_1\,
      I3 => rx_c(7),
      I4 => rx_c(6),
      I5 => rx_c(5),
      O => \elts_1_data[18]_i_5_n_0\
    );
\elts_1_data[18]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \^d\(1),
      I1 => rx_c(14),
      I2 => rx_c(8),
      I3 => rx_c(7),
      I4 => \^elts_1_data_reg[20]_3\,
      I5 => rx_c(6),
      O => \elts_1_data[18]_i_6__0_n_0\
    );
\elts_1_data[18]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^elts_1_data_reg[20]_3\,
      I1 => \elts_1_data[18]_i_8__0_n_0\,
      O => \elts_1_data[18]_i_7__0_n_0\
    );
\elts_1_data[18]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rx_c(5),
      I1 => rx_c(6),
      I2 => rx_c(7),
      I3 => rx_c(8),
      I4 => rx_c(4),
      I5 => rx_c(3),
      O => \elts_1_data[18]_i_8__0_n_0\
    );
\elts_1_data[18]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => rx_c(11),
      I1 => rx_c(10),
      I2 => \^elts_1_data_reg[20]_0\,
      O => \^elts_1_data_reg[18]_0\
    );
\elts_1_data[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \elts_1_data[19]_i_2__0_n_0\,
      I1 => \^d\(1),
      I2 => rx_c(14),
      I3 => \^elts_1_data_reg[19]_1\,
      I4 => rx_c(6),
      I5 => \elts_1_data[19]_i_4_n_0\,
      O => msb_hi_21
    );
\elts_1_data[19]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^elts_1_data_reg[20]_2\,
      I1 => rx_c(12),
      I2 => \^elts_1_data_reg[17]_0\,
      I3 => rx_c(4),
      O => \elts_1_data[19]_i_2__0_n_0\
    );
\elts_1_data[19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_c(8),
      I1 => rx_c(7),
      I2 => \^elts_1_data_reg[20]_3\,
      O => \^elts_1_data_reg[19]_1\
    );
\elts_1_data[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \elts_1_data[18]_i_5_n_0\,
      I1 => rx_c(19),
      I2 => \^elts_1_data_reg[19]_0\,
      I3 => rx_c(3),
      I4 => rx_c(11),
      I5 => \^elts_1_data_reg[20]_0\,
      O => \elts_1_data[19]_i_4_n_0\
    );
\elts_1_data[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[20]_3\,
      I1 => rx_c(5),
      I2 => rx_c(6),
      I3 => rx_c(7),
      I4 => rx_c(8),
      O => \^elts_1_data_reg[17]_0\
    );
\elts_1_data[19]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^elts_1_data_reg[20]_1\,
      I1 => rx_c(4),
      I2 => rx_c(5),
      I3 => rx_c(6),
      I4 => rx_c(7),
      O => \^elts_1_data_reg[19]_0\
    );
\elts_1_data[20]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_c(18),
      I1 => rx_c(19),
      O => \elts_1_data[20]_i_10_n_0\
    );
\elts_1_data[20]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_c(19),
      I1 => rx_c(18),
      I2 => rx_c(17),
      I3 => rx_c(16),
      O => \^elts_1_data_reg[20]_4\
    );
\elts_1_data[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \elts_1_data[20]_i_2__0_n_0\,
      I1 => \elts_1_data[20]_i_3__0_n_0\,
      I2 => \^elts_1_data_reg[20]_1\,
      I3 => rx_c(7),
      I4 => \elts_1_data[20]_i_5_n_0\,
      O => msb_hi_19
    );
\elts_1_data[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FF10FFFFFF10"
    )
        port map (
      I0 => rx_c(14),
      I1 => \^d\(1),
      I2 => rx_c(13),
      I3 => \elts_1_data[20]_i_6__0_n_0\,
      I4 => rx_c(8),
      I5 => \^elts_1_data_reg[20]_3\,
      O => \elts_1_data[20]_i_2__0_n_0\
    );
\elts_1_data[20]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rx_c(10),
      I1 => rx_c(11),
      I2 => rx_c(12),
      I3 => \^elts_1_data_reg[20]_2\,
      O => \elts_1_data[20]_i_3__0_n_0\
    );
\elts_1_data[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^elts_1_data_reg[20]_0\,
      I1 => rx_c(8),
      I2 => rx_c(9),
      I3 => rx_c(10),
      I4 => rx_c(11),
      O => \^elts_1_data_reg[20]_1\
    );
\elts_1_data[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F8FFFF88F8"
    )
        port map (
      I0 => \^elts_1_data_reg[20]_0\,
      I1 => rx_c(11),
      I2 => rx_c(12),
      I3 => \^elts_1_data_reg[20]_2\,
      I4 => rx_c(14),
      I5 => \^d\(1),
      O => \elts_1_data[20]_i_5_n_0\
    );
\elts_1_data[20]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => rx_c(9),
      I1 => \^elts_1_data_reg[20]_0\,
      I2 => rx_c(10),
      I3 => rx_c(11),
      O => \elts_1_data[20]_i_6__0_n_0\
    );
\elts_1_data[20]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[20]_2\,
      I1 => rx_c(9),
      I2 => rx_c(10),
      I3 => rx_c(11),
      I4 => rx_c(12),
      O => \^elts_1_data_reg[20]_3\
    );
\elts_1_data[20]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \elts_1_data[20]_i_10_n_0\,
      I1 => rx_c(17),
      I2 => rx_c(13),
      I3 => rx_c(16),
      I4 => rx_c(14),
      I5 => rx_c(15),
      O => \^elts_1_data_reg[20]_2\
    );
\elts_1_data[20]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^elts_1_data_reg[20]_4\,
      I1 => rx_c(12),
      I2 => rx_c(13),
      I3 => rx_c(14),
      I4 => rx_c(15),
      O => \^elts_1_data_reg[20]_0\
    );
\elts_1_data[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rx_c(15),
      I1 => rx_c(16),
      I2 => rx_c(17),
      I3 => rx_c(18),
      I4 => rx_c(19),
      O => \^d\(1)
    );
\elts_1_data[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEFE"
    )
        port map (
      I0 => \elts_1_data[22]_i_2__0_n_0\,
      I1 => \elts_1_data[24]_i_5_n_0\,
      I2 => \elts_1_data[22]_i_3__0_n_0\,
      I3 => \^elts_1_data_reg[22]_0\,
      I4 => rx_d(0),
      I5 => \elts_1_data[23]_i_4_n_0\,
      O => msb_lo_28
    );
\elts_1_data[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => rx_d(17),
      I1 => rx_d(19),
      I2 => rx_d(18),
      I3 => rx_d(16),
      I4 => \^elts_1_data_reg[25]_0\,
      I5 => rx_d(8),
      O => \elts_1_data[22]_i_2__0_n_0\
    );
\elts_1_data[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \^d\(2),
      I1 => rx_d(14),
      I2 => rx_d(8),
      I3 => rx_d(7),
      I4 => \^elts_1_data_reg[25]_0\,
      I5 => rx_d(6),
      O => \elts_1_data[22]_i_3__0_n_0\
    );
\elts_1_data[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[22]_2\,
      I1 => rx_d(1),
      I2 => rx_d(2),
      I3 => rx_d(3),
      I4 => rx_d(4),
      O => \^elts_1_data_reg[22]_0\
    );
\elts_1_data[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBA"
    )
        port map (
      I0 => \elts_1_data[24]_i_2__0_n_0\,
      I1 => \^elts_1_data_reg[23]_0\,
      I2 => rx_d(1),
      I3 => \elts_1_data[23]_i_3__0_n_0\,
      I4 => \elts_1_data[23]_i_4_n_0\,
      O => msb_hi_31
    );
\elts_1_data[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[23]_1\,
      I1 => rx_d(4),
      I2 => rx_d(3),
      I3 => rx_d(9),
      I4 => rx_d(2),
      I5 => \elts_1_data[23]_i_6__0_n_0\,
      O => \^elts_1_data_reg[23]_0\
    );
\elts_1_data[23]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => rx_d(18),
      I1 => rx_d(19),
      I2 => rx_d(17),
      I3 => \^elts_1_data_reg[23]_1\,
      I4 => rx_d(9),
      O => \elts_1_data[23]_i_3__0_n_0\
    );
\elts_1_data[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^elts_1_data_reg[22]_1\,
      I1 => rx_d(2),
      I2 => rx_d(10),
      I3 => \^elts_1_data_reg[25]_2\,
      I4 => rx_d(18),
      I5 => rx_d(19),
      O => \elts_1_data[23]_i_4_n_0\
    );
\elts_1_data[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^elts_1_data_reg[25]_1\,
      I1 => rx_d(11),
      I2 => rx_d(10),
      O => \^elts_1_data_reg[23]_1\
    );
\elts_1_data[23]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_d(8),
      I1 => rx_d(7),
      I2 => rx_d(6),
      I3 => rx_d(5),
      O => \elts_1_data[23]_i_6__0_n_0\
    );
\elts_1_data[23]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[25]_2\,
      I1 => \elts_1_data[23]_i_8__0_n_0\,
      I2 => rx_d(8),
      I3 => rx_d(7),
      I4 => rx_d(10),
      I5 => rx_d(9),
      O => \^elts_1_data_reg[22]_1\
    );
\elts_1_data[23]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_d(6),
      I1 => rx_d(5),
      I2 => rx_d(4),
      I3 => rx_d(3),
      O => \elts_1_data[23]_i_8__0_n_0\
    );
\elts_1_data[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => \elts_1_data[24]_i_2__0_n_0\,
      I1 => \^elts_1_data_reg[24]_0\,
      I2 => rx_d(3),
      I3 => \elts_1_data[24]_i_4_n_0\,
      I4 => rx_d(19),
      I5 => \elts_1_data[24]_i_5_n_0\,
      O => msb_hi_29
    );
\elts_1_data[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEAEAEFFAE"
    )
        port map (
      I0 => \elts_1_data[22]_i_3__0_n_0\,
      I1 => rx_d(5),
      I2 => \elts_1_data[24]_i_6__0_n_0\,
      I3 => rx_d(13),
      I4 => \^d\(2),
      I5 => rx_d(14),
      O => \elts_1_data[24]_i_2__0_n_0\
    );
\elts_1_data[24]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[24]_1\,
      I1 => rx_d(4),
      I2 => rx_d(5),
      I3 => rx_d(6),
      I4 => rx_d(7),
      O => \^elts_1_data_reg[24]_0\
    );
\elts_1_data[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => rx_d(11),
      I1 => rx_d(14),
      I2 => rx_d(13),
      I3 => rx_d(15),
      I4 => rx_d(12),
      I5 => \^elts_1_data_reg[25]_3\,
      O => \elts_1_data[24]_i_4_n_0\
    );
\elts_1_data[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^elts_1_data_reg[22]_3\,
      I1 => rx_d(12),
      I2 => \^elts_1_data_reg[22]_2\,
      I3 => rx_d(4),
      O => \elts_1_data[24]_i_5_n_0\
    );
\elts_1_data[24]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_d(7),
      I1 => rx_d(6),
      I2 => \^elts_1_data_reg[24]_1\,
      O => \elts_1_data[24]_i_6__0_n_0\
    );
\elts_1_data[24]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[25]_1\,
      I1 => rx_d(8),
      I2 => rx_d(9),
      I3 => rx_d(10),
      I4 => rx_d(11),
      O => \^elts_1_data_reg[24]_1\
    );
\elts_1_data[24]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[25]_0\,
      I1 => rx_d(5),
      I2 => rx_d(6),
      I3 => rx_d(7),
      I4 => rx_d(8),
      O => \^elts_1_data_reg[22]_2\
    );
\elts_1_data[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \elts_1_data[25]_i_2__0_n_0\,
      I1 => rx_d(8),
      I2 => \^elts_1_data_reg[25]_0\,
      I3 => \elts_1_data[25]_i_4_n_0\,
      I4 => rx_d(10),
      I5 => \^elts_1_data_reg[25]_2\,
      O => msb_hi_27
    );
\elts_1_data[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303030303030302"
    )
        port map (
      I0 => rx_d(11),
      I1 => rx_d(15),
      I2 => \^elts_1_data_reg[25]_3\,
      I3 => rx_d(12),
      I4 => rx_d(14),
      I5 => rx_d(13),
      O => \elts_1_data[25]_i_2__0_n_0\
    );
\elts_1_data[25]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rx_d(9),
      I1 => rx_d(10),
      I2 => rx_d(11),
      I3 => rx_d(12),
      I4 => \^elts_1_data_reg[22]_3\,
      O => \^elts_1_data_reg[25]_0\
    );
\elts_1_data[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005100000050"
    )
        port map (
      I0 => \^elts_1_data_reg[25]_1\,
      I1 => rx_d(8),
      I2 => rx_d(9),
      I3 => rx_d(10),
      I4 => rx_d(11),
      I5 => rx_d(7),
      O => \elts_1_data[25]_i_4_n_0\
    );
\elts_1_data[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_d(12),
      I1 => rx_d(11),
      I2 => \^elts_1_data_reg[22]_3\,
      O => \^elts_1_data_reg[25]_2\
    );
\elts_1_data[25]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_d(19),
      I1 => rx_d(18),
      I2 => rx_d(17),
      I3 => rx_d(16),
      O => \^elts_1_data_reg[25]_3\
    );
\elts_1_data[25]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \elts_1_data[25]_i_9__0_n_0\,
      I1 => rx_d(17),
      I2 => rx_d(13),
      I3 => rx_d(14),
      I4 => rx_d(15),
      I5 => rx_d(16),
      O => \^elts_1_data_reg[22]_3\
    );
\elts_1_data[25]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[25]_3\,
      I1 => rx_d(12),
      I2 => rx_d(15),
      I3 => rx_d(13),
      I4 => rx_d(14),
      O => \^elts_1_data_reg[25]_1\
    );
\elts_1_data[25]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_d(18),
      I1 => rx_d(19),
      O => \elts_1_data[25]_i_9__0_n_0\
    );
\elts_1_data[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rx_d(15),
      I1 => rx_d(16),
      I2 => rx_d(17),
      I3 => rx_d(18),
      I4 => rx_d(19),
      O => \^d\(2)
    );
\elts_1_data[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBA"
    )
        port map (
      I0 => \elts_1_data[28]_i_2__0_n_0\,
      I1 => \^elts_1_data_reg[27]_0\,
      I2 => rx_e(0),
      I3 => \elts_1_data[27]_i_3__0_n_0\,
      I4 => \elts_1_data[29]_i_6__0_n_0\,
      O => msb_lo_36
    );
\elts_1_data[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[27]_3\,
      I1 => rx_e(3),
      I2 => rx_e(2),
      I3 => rx_e(4),
      I4 => rx_e(1),
      I5 => \elts_1_data[27]_i_5_n_0\,
      O => \^elts_1_data_reg[27]_0\
    );
\elts_1_data[27]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => rx_e(17),
      I1 => rx_e(19),
      I2 => rx_e(18),
      I3 => rx_e(16),
      I4 => \^elts_1_data_reg[27]_3\,
      I5 => rx_e(8),
      O => \elts_1_data[27]_i_3__0_n_0\
    );
\elts_1_data[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[27]_4\,
      I1 => rx_e(9),
      I2 => rx_e(10),
      I3 => rx_e(11),
      I4 => rx_e(12),
      O => \^elts_1_data_reg[27]_3\
    );
\elts_1_data[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_e(8),
      I1 => rx_e(7),
      I2 => rx_e(6),
      I3 => rx_e(5),
      O => \elts_1_data[27]_i_5_n_0\
    );
\elts_1_data[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBA"
    )
        port map (
      I0 => \elts_1_data[28]_i_2__0_n_0\,
      I1 => \elts_1_data[28]_i_3__0_n_0\,
      I2 => rx_e(1),
      I3 => \elts_1_data[28]_i_4_n_0\,
      I4 => \elts_1_data[29]_i_3__0_n_0\,
      O => msb_hi_39
    );
\elts_1_data[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFBAFFFFFFBA"
    )
        port map (
      I0 => \elts_1_data[29]_i_2__0_n_0\,
      I1 => rx_e(19),
      I2 => rx_e(18),
      I3 => \elts_1_data[28]_i_5_n_0\,
      I4 => rx_e(2),
      I5 => \^elts_1_data_reg[27]_1\,
      O => \elts_1_data[28]_i_2__0_n_0\
    );
\elts_1_data[28]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[30]_0\,
      I1 => rx_e(2),
      I2 => rx_e(3),
      I3 => \elts_1_data[28]_i_7__0_n_0\,
      O => \elts_1_data[28]_i_3__0_n_0\
    );
\elts_1_data[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => rx_e(18),
      I1 => rx_e(19),
      I2 => rx_e(17),
      I3 => \^elts_1_data_reg[30]_1\,
      I4 => rx_e(9),
      O => \elts_1_data[28]_i_4_n_0\
    );
\elts_1_data[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rx_e(10),
      I1 => \^elts_1_data_reg[27]_4\,
      I2 => rx_e(11),
      I3 => rx_e(12),
      O => \elts_1_data[28]_i_5_n_0\
    );
\elts_1_data[28]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[29]_1\,
      I1 => rx_e(6),
      I2 => rx_e(5),
      I3 => rx_e(4),
      I4 => rx_e(3),
      I5 => \elts_1_data[28]_i_8__0_n_0\,
      O => \^elts_1_data_reg[27]_1\
    );
\elts_1_data[28]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_e(7),
      I1 => rx_e(6),
      I2 => rx_e(5),
      I3 => rx_e(4),
      O => \elts_1_data[28]_i_7__0_n_0\
    );
\elts_1_data[28]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_e(10),
      I1 => rx_e(9),
      I2 => rx_e(8),
      I3 => rx_e(7),
      O => \elts_1_data[28]_i_8__0_n_0\
    );
\elts_1_data[29]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_e(12),
      I1 => rx_e(11),
      I2 => \^elts_1_data_reg[27]_4\,
      O => \^elts_1_data_reg[29]_1\
    );
\elts_1_data[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \elts_1_data[29]_i_2__0_n_0\,
      I1 => \elts_1_data[29]_i_3__0_n_0\,
      I2 => \elts_1_data[29]_i_4_n_0\,
      I3 => \elts_1_data[29]_i_5_n_0\,
      I4 => rx_e(19),
      I5 => \elts_1_data[29]_i_6__0_n_0\,
      O => msb_hi_37
    );
\elts_1_data[29]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^elts_1_data_reg[29]_0\,
      I1 => rx_e(6),
      I2 => \^d\(3),
      I3 => rx_e(14),
      O => \elts_1_data[29]_i_2__0_n_0\
    );
\elts_1_data[29]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => rx_e(7),
      I1 => rx_e(6),
      I2 => \^elts_1_data_reg[30]_0\,
      I3 => rx_e(5),
      I4 => \elts_1_data[29]_i_8__0_n_0\,
      I5 => rx_e(13),
      O => \elts_1_data[29]_i_3__0_n_0\
    );
\elts_1_data[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => rx_e(3),
      I1 => rx_e(7),
      I2 => rx_e(6),
      I3 => rx_e(5),
      I4 => rx_e(4),
      I5 => \^elts_1_data_reg[30]_0\,
      O => \elts_1_data[29]_i_4_n_0\
    );
\elts_1_data[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => rx_e(11),
      I1 => rx_e(13),
      I2 => rx_e(12),
      I3 => rx_e(15),
      I4 => rx_e(14),
      I5 => \elts_1_data[30]_i_9__0_n_0\,
      O => \elts_1_data[29]_i_5_n_0\
    );
\elts_1_data[29]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^elts_1_data_reg[27]_4\,
      I1 => rx_e(12),
      I2 => \^elts_1_data_reg[27]_2\,
      I3 => rx_e(4),
      O => \elts_1_data[29]_i_6__0_n_0\
    );
\elts_1_data[29]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rx_e(7),
      I1 => rx_e(8),
      I2 => rx_e(9),
      I3 => rx_e(10),
      I4 => \^elts_1_data_reg[29]_1\,
      O => \^elts_1_data_reg[29]_0\
    );
\elts_1_data[29]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rx_e(14),
      I1 => rx_e(15),
      I2 => rx_e(16),
      I3 => rx_e(17),
      I4 => rx_e(19),
      I5 => rx_e(18),
      O => \elts_1_data[29]_i_8__0_n_0\
    );
\elts_1_data[29]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[27]_3\,
      I1 => rx_e(5),
      I2 => rx_e(6),
      I3 => rx_e(7),
      I4 => rx_e(8),
      O => \^elts_1_data_reg[27]_2\
    );
\elts_1_data[30]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_e(17),
      I1 => rx_e(19),
      I2 => rx_e(18),
      O => \^rx_e_reg[15]\
    );
\elts_1_data[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \elts_1_data[30]_i_2__0_n_0\,
      I1 => \elts_1_data[30]_i_3__0_n_0\,
      I2 => rx_e(9),
      I3 => \^elts_1_data_reg[30]_1\,
      I4 => rx_e(7),
      I5 => \^elts_1_data_reg[30]_0\,
      O => msb_hi_35
    );
\elts_1_data[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F00000004"
    )
        port map (
      I0 => rx_e(9),
      I1 => rx_e(8),
      I2 => rx_e(12),
      I3 => rx_e(11),
      I4 => \^elts_1_data_reg[27]_4\,
      I5 => rx_e(10),
      O => \elts_1_data[30]_i_2__0_n_0\
    );
\elts_1_data[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8F8F8F8F88"
    )
        port map (
      I0 => \^elts_1_data_reg[30]_2\,
      I1 => rx_e(11),
      I2 => \^d\(3),
      I3 => rx_e(12),
      I4 => rx_e(14),
      I5 => rx_e(13),
      O => \elts_1_data[30]_i_3__0_n_0\
    );
\elts_1_data[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rx_e(12),
      I1 => rx_e(13),
      I2 => rx_e(10),
      I3 => rx_e(11),
      I4 => \^d\(3),
      I5 => rx_e(14),
      O => \^elts_1_data_reg[30]_1\
    );
\elts_1_data[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => rx_e(9),
      I1 => rx_e(8),
      I2 => rx_e(11),
      I3 => rx_e(10),
      I4 => \elts_1_data[30]_i_8__0_n_0\,
      I5 => \elts_1_data[30]_i_9__0_n_0\,
      O => \^elts_1_data_reg[30]_0\
    );
\elts_1_data[30]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^rx_e_reg[15]\,
      I1 => rx_e(13),
      I2 => rx_e(14),
      I3 => rx_e(15),
      I4 => rx_e(16),
      O => \^elts_1_data_reg[27]_4\
    );
\elts_1_data[30]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^rx_e_reg[15]\,
      I1 => rx_e(16),
      I2 => rx_e(14),
      I3 => rx_e(15),
      I4 => rx_e(12),
      I5 => rx_e(13),
      O => \^elts_1_data_reg[30]_2\
    );
\elts_1_data[30]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_e(13),
      I1 => rx_e(12),
      I2 => rx_e(15),
      I3 => rx_e(14),
      O => \elts_1_data[30]_i_8__0_n_0\
    );
\elts_1_data[30]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rx_e(16),
      I1 => rx_e(18),
      I2 => rx_e(19),
      I3 => rx_e(17),
      O => \elts_1_data[30]_i_9__0_n_0\
    );
\elts_1_data[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008880AAAA"
    )
        port map (
      I0 => \^rxq_io_deq_valid\,
      I1 => ioX_cq_3_io_deq_valid,
      I2 => xmit(1),
      I3 => xmit(0),
      I4 => txBusy_reg,
      I5 => \^elts_1_data_reg[31]_0\,
      O => \^e\(0)
    );
\elts_1_data[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rx_e(18),
      I1 => rx_e(19),
      I2 => rx_e(17),
      I3 => rx_e(16),
      I4 => rx_e(15),
      O => \^d\(3)
    );
\elts_1_data[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^valid_1\,
      I1 => \^elts_1_data_reg[31]_1\,
      O => \^elts_1_data_reg[31]_0\
    );
\elts_1_data[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => \elts_1_data[8]_i_4_n_0\,
      I1 => \elts_1_data[7]_i_2__0_n_0\,
      I2 => \elts_1_data[7]_i_3_n_0\,
      I3 => rx_a(0),
      I4 => \elts_1_data[7]_i_4_n_0\,
      I5 => \elts_1_data[9]_i_2__0_n_0\,
      O => msb_lo_4
    );
\elts_1_data[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^msb_hi_1\,
      I1 => rx_a(14),
      I2 => \^elts_1_data_reg[7]_1\,
      I3 => rx_a(6),
      O => \elts_1_data[7]_i_2__0_n_0\
    );
\elts_1_data[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[10]_0\,
      I1 => rx_a(1),
      I2 => rx_a(2),
      I3 => \elts_1_data[7]_i_6_n_0\,
      O => \elts_1_data[7]_i_3_n_0\
    );
\elts_1_data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => rx_a(17),
      I1 => rx_a(19),
      I2 => rx_a(18),
      I3 => rx_a(16),
      I4 => \^elts_1_data_reg[10]_0\,
      I5 => rx_a(8),
      O => \elts_1_data[7]_i_4_n_0\
    );
\elts_1_data[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[7]_3\,
      I1 => rx_a(7),
      I2 => rx_a(8),
      I3 => rx_a(9),
      I4 => rx_a(10),
      O => \^elts_1_data_reg[7]_1\
    );
\elts_1_data[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rx_a(5),
      I1 => rx_a(6),
      I2 => rx_a(7),
      I3 => rx_a(8),
      I4 => rx_a(4),
      I5 => rx_a(3),
      O => \elts_1_data[7]_i_6_n_0\
    );
\elts_1_data[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBA"
    )
        port map (
      I0 => \elts_1_data[9]_i_4_n_0\,
      I1 => \^elts_1_data_reg[8]_0\,
      I2 => rx_a(1),
      I3 => \elts_1_data[8]_i_3_n_0\,
      I4 => \elts_1_data[8]_i_4_n_0\,
      O => msb_hi_7
    );
\elts_1_data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[8]_1\,
      I1 => rx_a(9),
      I2 => rx_a(8),
      I3 => rx_a(3),
      I4 => rx_a(2),
      I5 => \elts_1_data[8]_i_6_n_0\,
      O => \^elts_1_data_reg[8]_0\
    );
\elts_1_data[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => rx_a(18),
      I1 => rx_a(19),
      I2 => rx_a(17),
      I3 => \^elts_1_data_reg[8]_1\,
      I4 => rx_a(9),
      O => \elts_1_data[8]_i_3_n_0\
    );
\elts_1_data[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \elts_1_data[8]_i_7_n_0\,
      I1 => rx_a(2),
      I2 => rx_a(10),
      I3 => \^elts_1_data_reg[7]_3\,
      I4 => rx_a(18),
      I5 => rx_a(19),
      O => \elts_1_data[8]_i_4_n_0\
    );
\elts_1_data[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_a(11),
      I1 => rx_a(10),
      I2 => \^elts_1_data_reg[10]_1\,
      O => \^elts_1_data_reg[8]_1\
    );
\elts_1_data[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_a(7),
      I1 => rx_a(6),
      I2 => rx_a(5),
      I3 => rx_a(4),
      O => \elts_1_data[8]_i_6_n_0\
    );
\elts_1_data[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^elts_1_data_reg[10]_0\,
      I1 => \elts_1_data[7]_i_6_n_0\,
      O => \elts_1_data[8]_i_7_n_0\
    );
\elts_1_data[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_a(12),
      I1 => rx_a(11),
      I2 => \^elts_1_data_reg[7]_2\,
      O => \^elts_1_data_reg[7]_3\
    );
\elts_1_data[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => \elts_1_data[9]_i_2__0_n_0\,
      I1 => \^elts_1_data_reg[9]_0\,
      I2 => rx_a(3),
      I3 => \elts_1_data[10]_i_3_n_0\,
      I4 => rx_a(19),
      I5 => \elts_1_data[9]_i_4_n_0\,
      O => msb_hi_5
    );
\elts_1_data[9]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^elts_1_data_reg[7]_2\,
      I1 => rx_a(12),
      I2 => \^elts_1_data_reg[7]_0\,
      I3 => rx_a(4),
      O => \elts_1_data[9]_i_2__0_n_0\
    );
\elts_1_data[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[9]_1\,
      I1 => rx_a(4),
      I2 => rx_a(5),
      I3 => rx_a(6),
      I4 => rx_a(7),
      O => \^elts_1_data_reg[9]_0\
    );
\elts_1_data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEAEAEFFAE"
    )
        port map (
      I0 => \elts_1_data[7]_i_2__0_n_0\,
      I1 => rx_a(5),
      I2 => \elts_1_data[9]_i_7_n_0\,
      I3 => rx_a(13),
      I4 => \^msb_hi_1\,
      I5 => rx_a(14),
      O => \elts_1_data[9]_i_4_n_0\
    );
\elts_1_data[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[10]_2\,
      I1 => rx_a(15),
      I2 => rx_a(16),
      I3 => rx_a(13),
      I4 => rx_a(14),
      O => \^elts_1_data_reg[7]_2\
    );
\elts_1_data[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^elts_1_data_reg[10]_0\,
      I1 => rx_a(5),
      I2 => rx_a(6),
      I3 => rx_a(7),
      I4 => rx_a(8),
      O => \^elts_1_data_reg[7]_0\
    );
\elts_1_data[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^elts_1_data_reg[9]_1\,
      I1 => rx_a(7),
      I2 => rx_a(6),
      O => \elts_1_data[9]_i_7_n_0\
    );
\elts_1_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_hi_3,
      Q => elts_1_data(10),
      R => '0'
    );
\elts_1_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \^msb_hi_1\,
      Q => elts_1_data(11),
      R => '0'
    );
\elts_1_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_lo_12,
      Q => elts_1_data(12),
      R => '0'
    );
\elts_1_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_hi_15,
      Q => elts_1_data(13),
      R => '0'
    );
\elts_1_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_hi_13,
      Q => elts_1_data(14),
      R => '0'
    );
\elts_1_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_hi_11,
      Q => elts_1_data(15),
      R => '0'
    );
\elts_1_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \^d\(0),
      Q => elts_1_data(16),
      R => '0'
    );
\elts_1_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_lo_20,
      Q => elts_1_data(17),
      R => '0'
    );
\elts_1_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_hi_23,
      Q => elts_1_data(18),
      R => '0'
    );
\elts_1_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_hi_21,
      Q => elts_1_data(19),
      R => '0'
    );
\elts_1_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_hi_19,
      Q => elts_1_data(20),
      R => '0'
    );
\elts_1_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \^d\(1),
      Q => elts_1_data(21),
      R => '0'
    );
\elts_1_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_lo_28,
      Q => elts_1_data(22),
      R => '0'
    );
\elts_1_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_hi_31,
      Q => elts_1_data(23),
      R => '0'
    );
\elts_1_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_hi_29,
      Q => elts_1_data(24),
      R => '0'
    );
\elts_1_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_hi_27,
      Q => elts_1_data(25),
      R => '0'
    );
\elts_1_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \^d\(2),
      Q => elts_1_data(26),
      R => '0'
    );
\elts_1_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_lo_36,
      Q => elts_1_data(27),
      R => '0'
    );
\elts_1_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_hi_39,
      Q => elts_1_data(28),
      R => '0'
    );
\elts_1_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_hi_37,
      Q => elts_1_data(29),
      R => '0'
    );
\elts_1_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_hi_35,
      Q => elts_1_data(30),
      R => '0'
    );
\elts_1_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \^d\(3),
      Q => elts_1_data(31),
      R => '0'
    );
\elts_1_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_lo_4,
      Q => elts_1_data(7),
      R => '0'
    );
\elts_1_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_hi_7,
      Q => elts_1_data(8),
      R => '0'
    );
\elts_1_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => msb_hi_5,
      Q => elts_1_data(9),
      R => '0'
    );
\readys_mask[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F0FFFB0B00000"
    )
        port map (
      I0 => \_readys_unready_T_8\(1),
      I1 => \^readys_mask_reg[3]\,
      I2 => first,
      I3 => \^rxq_io_deq_valid\,
      I4 => ioX_cq_3_io_deq_valid,
      I5 => \_readys_unready_T_8\(0),
      O => \readys_mask_reg[3]_0\
    );
\readys_mask[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^rxq_io_deq_valid\,
      I1 => xmit(0),
      I2 => xmit(1),
      I3 => ioX_cq_3_io_deq_valid,
      O => \^readys_mask_reg[3]\
    );
\readys_mask[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => first,
      I1 => \^rxq_io_deq_valid\,
      I2 => ioX_cq_3_io_deq_valid,
      I3 => \_readys_unready_T_8\(1),
      O => \readys_mask_reg[5]\
    );
\rx_a[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[3]_i_2_n_7\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[0]\
    );
\rx_a[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[11]_i_2__0_n_5\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[10]\
    );
\rx_a[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[11]_i_2__0_n_4\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[11]\
    );
\rx_a[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_a(11),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[10]_1\,
      O => \_rx_T_1_a\(11)
    );
\rx_a[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_a(10),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_a(12),
      I3 => rx_a(11),
      I4 => \^elts_1_data_reg[7]_2\,
      O => \_rx_T_1_a\(10)
    );
\rx_a[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_a(9),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_a(11),
      I3 => rx_a(10),
      I4 => \^elts_1_data_reg[10]_1\,
      O => \_rx_T_1_a\(9)
    );
\rx_a[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_a(8),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[10]_0\,
      O => \_rx_T_1_a\(8)
    );
\rx_a[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[15]_i_2__0_n_7\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[12]\
    );
\rx_a[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[15]_i_2__0_n_6\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[13]\
    );
\rx_a[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[15]_i_2__0_n_5\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[14]\
    );
\rx_a[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[15]_i_2__0_n_4\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[15]_0\
    );
\rx_a[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => rx_a(15),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_a(19),
      I3 => rx_a(18),
      I4 => rx_a(17),
      I5 => rx_a(16),
      O => \^rx_a_reg[15]\(2)
    );
\rx_a[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_a(14),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^msb_hi_1\,
      O => \_rx_T_1_a\(14)
    );
\rx_a[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rx_a(13),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_a(14),
      I3 => \^msb_hi_1\,
      O => \_rx_T_1_a\(13)
    );
\rx_a[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_a(12),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[7]_2\,
      O => \_rx_T_1_a\(12)
    );
\rx_a[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FFFE00FE00"
    )
        port map (
      I0 => \^msb_hi_1\,
      I1 => rx_a(14),
      I2 => \^elts_1_data_reg[31]_0\,
      I3 => rx_a(13),
      I4 => sync_0_reg_1,
      I5 => \cdc_reg_reg[97]\(14),
      O => \rx_a[15]_i_9_n_0\
    );
\rx_a[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[19]_i_2_n_7\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[16]\
    );
\rx_a[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[19]_i_2_n_6\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[17]\
    );
\rx_a[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[19]_i_2_n_5\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[18]\
    );
\rx_a[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FFFE00FE00"
    )
        port map (
      I0 => rx_a(19),
      I1 => rx_a(18),
      I2 => \^elts_1_data_reg[31]_0\,
      I3 => rx_a(17),
      I4 => sync_0_reg_1,
      I5 => \cdc_reg_reg[97]\(15),
      O => \rx_a[19]_i_10_n_0\
    );
\rx_a[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[19]_i_2_n_4\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[19]\
    );
\rx_a[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^elts_1_data_reg[31]_0\,
      I1 => rx_a(19),
      O => \rx_a[19]_i_4_n_0\
    );
\rx_a[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_a(18),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_a(19),
      O => \_rx_T_1_a\(18)
    );
\rx_a[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rx_a(17),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_a(18),
      I3 => rx_a(19),
      O => \_rx_T_1_a\(17)
    );
\rx_a[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_a(16),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_a(17),
      I3 => rx_a(19),
      I4 => rx_a(18),
      O => \_rx_T_1_a\(16)
    );
\rx_a[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[3]_i_2_n_6\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[1]\
    );
\rx_a[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[3]_i_2_n_5\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[2]\
    );
\rx_a[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[3]_i_2_n_4\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[3]\
    );
\rx_a[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_a(3),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[9]_0\,
      O => \_rx_T_1_a\(3)
    );
\rx_a[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rx_a(2),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[10]_0\,
      I3 => \elts_1_data[7]_i_6_n_0\,
      O => \_rx_T_1_a\(2)
    );
\rx_a[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_a(1),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[8]_0\,
      O => \_rx_T_1_a\(1)
    );
\rx_a[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => rx_a(0),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[10]_0\,
      I3 => rx_a(1),
      I4 => rx_a(2),
      I5 => \elts_1_data[7]_i_6_n_0\,
      O => \^rx_a_reg[15]\(0)
    );
\rx_a[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FFFE00FE00"
    )
        port map (
      I0 => \elts_1_data[7]_i_6_n_0\,
      I1 => \^elts_1_data_reg[10]_0\,
      I2 => \^elts_1_data_reg[31]_0\,
      I3 => rx_a(2),
      I4 => sync_0_reg_1,
      I5 => \cdc_reg_reg[97]\(13),
      O => \rx_a[3]_i_8_n_0\
    );
\rx_a[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[7]_i_2__0_n_7\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[4]\
    );
\rx_a[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[7]_i_2__0_n_6\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[5]\
    );
\rx_a[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[7]_i_2__0_n_5\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[6]\
    );
\rx_a[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[7]_i_2__0_n_4\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[7]\
    );
\rx_a[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_a(7),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[9]_1\,
      O => \_rx_T_1_a\(7)
    );
\rx_a[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_a(6),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[7]_1\,
      O => \_rx_T_1_a\(6)
    );
\rx_a[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_a(5),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[9]_1\,
      I3 => rx_a(7),
      I4 => rx_a(6),
      O => \^rx_a_reg[15]\(1)
    );
\rx_a[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_a(4),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[7]_0\,
      O => \_rx_T_1_a\(4)
    );
\rx_a[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[11]_i_2__0_n_7\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[8]\
    );
\rx_a[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_a_reg[11]_i_2__0_n_6\,
      I1 => rx_out_2_a0,
      O => \rx_a_reg[9]\
    );
\rx_a_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_a_reg[7]_i_2__0_n_0\,
      CO(3) => \rx_a_reg[11]_i_2__0_n_0\,
      CO(2) => \rx_a_reg[11]_i_2__0_n_1\,
      CO(1) => \rx_a_reg[11]_i_2__0_n_2\,
      CO(0) => \rx_a_reg[11]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \_rx_T_1_a\(11 downto 8),
      O(3) => \rx_a_reg[11]_i_2__0_n_4\,
      O(2) => \rx_a_reg[11]_i_2__0_n_5\,
      O(1) => \rx_a_reg[11]_i_2__0_n_6\,
      O(0) => \rx_a_reg[11]_i_2__0_n_7\,
      S(3 downto 0) => \rx_a_reg[11]_0\(3 downto 0)
    );
\rx_a_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_a_reg[11]_i_2__0_n_0\,
      CO(3) => \rx_a_reg[15]_i_2__0_n_0\,
      CO(2) => \rx_a_reg[15]_i_2__0_n_1\,
      CO(1) => \rx_a_reg[15]_i_2__0_n_2\,
      CO(0) => \rx_a_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \^rx_a_reg[15]\(2),
      DI(2 downto 0) => \_rx_T_1_a\(14 downto 12),
      O(3) => \rx_a_reg[15]_i_2__0_n_4\,
      O(2) => \rx_a_reg[15]_i_2__0_n_5\,
      O(1) => \rx_a_reg[15]_i_2__0_n_6\,
      O(0) => \rx_a_reg[15]_i_2__0_n_7\,
      S(3 downto 2) => sync_0_reg(2 downto 1),
      S(1) => \rx_a[15]_i_9_n_0\,
      S(0) => sync_0_reg(0)
    );
\rx_a_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_a_reg[15]_i_2__0_n_0\,
      CO(3) => \rx_a_reg[19]_i_2_n_0\,
      CO(2) => \rx_a_reg[19]_i_2_n_1\,
      CO(1) => \rx_a_reg[19]_i_2_n_2\,
      CO(0) => \rx_a_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \rx_a[19]_i_4_n_0\,
      DI(2 downto 0) => \_rx_T_1_a\(18 downto 16),
      O(3) => \rx_a_reg[19]_i_2_n_4\,
      O(2) => \rx_a_reg[19]_i_2_n_5\,
      O(1) => \rx_a_reg[19]_i_2_n_6\,
      O(0) => \rx_a_reg[19]_i_2_n_7\,
      S(3 downto 2) => \rx_a_reg[19]_0\(2 downto 1),
      S(1) => \rx_a[19]_i_10_n_0\,
      S(0) => \rx_a_reg[19]_0\(0)
    );
\rx_a_reg[19]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_a_reg[19]_i_2_n_0\,
      CO(3 downto 1) => \NLW_rx_a_reg[19]_i_3__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => rx_out_2_a0,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rx_a_reg[19]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\rx_a_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_a_reg[3]_i_2_n_0\,
      CO(2) => \rx_a_reg[3]_i_2_n_1\,
      CO(1) => \rx_a_reg[3]_i_2_n_2\,
      CO(0) => \rx_a_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \_rx_T_1_a\(3 downto 1),
      DI(0) => \^rx_a_reg[15]\(0),
      O(3) => \rx_a_reg[3]_i_2_n_4\,
      O(2) => \rx_a_reg[3]_i_2_n_5\,
      O(1) => \rx_a_reg[3]_i_2_n_6\,
      O(0) => \rx_a_reg[3]_i_2_n_7\,
      S(3) => \rx_a_reg[3]_0\(2),
      S(2) => \rx_a[3]_i_8_n_0\,
      S(1 downto 0) => \rx_a_reg[3]_0\(1 downto 0)
    );
\rx_a_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_a_reg[3]_i_2_n_0\,
      CO(3) => \rx_a_reg[7]_i_2__0_n_0\,
      CO(2) => \rx_a_reg[7]_i_2__0_n_1\,
      CO(1) => \rx_a_reg[7]_i_2__0_n_2\,
      CO(0) => \rx_a_reg[7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \_rx_T_1_a\(7 downto 6),
      DI(1) => \^rx_a_reg[15]\(1),
      DI(0) => \_rx_T_1_a\(4),
      O(3) => \rx_a_reg[7]_i_2__0_n_4\,
      O(2) => \rx_a_reg[7]_i_2__0_n_5\,
      O(1) => \rx_a_reg[7]_i_2__0_n_6\,
      O(0) => \rx_a_reg[7]_i_2__0_n_7\,
      S(3 downto 0) => \rx_a_reg[7]_0\(3 downto 0)
    );
\rx_b[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[3]_i_2_n_7\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[0]\
    );
\rx_b[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[11]_i_2__0_n_5\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[10]\
    );
\rx_b[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[11]_i_2__0_n_4\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[11]\
    );
\rx_b[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_b(11),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[15]_3\,
      I3 => rx_b(13),
      I4 => rx_b(12),
      O => \_rx_T_1_b\(11)
    );
\rx_b[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_b(10),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_b(12),
      I3 => rx_b(11),
      I4 => \^elts_1_data_reg[12]_1\,
      O => \^rx_b_reg[15]\(2)
    );
\rx_b[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_b(9),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_b(11),
      I3 => rx_b(10),
      I4 => \^elts_1_data_reg[15]_2\,
      O => \^rx_b_reg[15]\(1)
    );
\rx_b[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_b(8),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[15]_0\,
      O => \_rx_T_1_b\(8)
    );
\rx_b[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[15]_i_2__0_n_7\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[12]\
    );
\rx_b[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[15]_i_2__0_n_6\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[13]\
    );
\rx_b[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[15]_i_2__0_n_5\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[14]\
    );
\rx_b[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[15]_i_2__0_n_4\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[15]_0\
    );
\rx_b[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => rx_b(15),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_b(19),
      I3 => rx_b(18),
      I4 => rx_b(17),
      I5 => rx_b(16),
      O => \^rx_b_reg[15]\(3)
    );
\rx_b[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => rx_b(14),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_b(15),
      I3 => rx_b(16),
      I4 => rx_b(17),
      I5 => \elts_0_data[16]_i_2__0_n_0\,
      O => \_rx_T_1_b\(14)
    );
\rx_b[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_b(13),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[15]_3\,
      O => \_rx_T_1_b\(13)
    );
\rx_b[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_b(12),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[12]_1\,
      O => \_rx_T_1_b\(12)
    );
\rx_b[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[19]_i_2__0_n_7\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[16]\
    );
\rx_b[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[19]_i_2__0_n_6\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[17]\
    );
\rx_b[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[19]_i_2__0_n_5\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[18]\
    );
\rx_b[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[19]_i_2__0_n_4\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[19]\
    );
\rx_b[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FFFE00FE00"
    )
        port map (
      I0 => rx_b(19),
      I1 => rx_b(18),
      I2 => \^elts_1_data_reg[31]_0\,
      I3 => rx_b(17),
      I4 => sync_0_reg_1,
      I5 => \cdc_reg_reg[97]\(12),
      O => \rx_b[19]_i_10_n_0\
    );
\rx_b[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FFFE00FE00"
    )
        port map (
      I0 => \elts_0_data[16]_i_2__0_n_0\,
      I1 => rx_b(17),
      I2 => \^elts_1_data_reg[31]_0\,
      I3 => rx_b(16),
      I4 => sync_0_reg_1,
      I5 => \cdc_reg_reg[97]\(11),
      O => \rx_b[19]_i_11_n_0\
    );
\rx_b[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^elts_1_data_reg[31]_0\,
      I1 => rx_b(19),
      O => \rx_b[19]_i_4_n_0\
    );
\rx_b[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_b(18),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_b(19),
      O => \_rx_T_1_b\(18)
    );
\rx_b[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rx_b(17),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_b(18),
      I3 => rx_b(19),
      O => \_rx_T_1_b\(17)
    );
\rx_b[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_b(16),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_b(17),
      I3 => rx_b(19),
      I4 => rx_b(18),
      O => \_rx_T_1_b\(16)
    );
\rx_b[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[3]_i_2_n_6\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[1]\
    );
\rx_b[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[3]_i_2_n_5\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[2]\
    );
\rx_b[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[3]_i_2_n_4\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[3]\
    );
\rx_b[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => rx_b(3),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[14]_0\,
      O => \_rx_T_1_b\(3)
    );
\rx_b[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_b(2),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[13]_1\,
      O => \_rx_T_1_b\(2)
    );
\rx_b[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_b(1),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[13]_0\,
      O => \_rx_T_1_b\(1)
    );
\rx_b[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_b(0),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[12]_0\,
      O => \_rx_T_1_b\(0)
    );
\rx_b[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[7]_i_2__0_n_7\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[4]\
    );
\rx_b[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[7]_i_2__0_n_6\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[5]\
    );
\rx_b[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[7]_i_2__0_n_5\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[6]\
    );
\rx_b[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[7]_i_2__0_n_4\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[7]\
    );
\rx_b[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FFFE00FE00"
    )
        port map (
      I0 => \elts_1_data[14]_i_7_n_0\,
      I1 => \^elts_1_data_reg[15]_0\,
      I2 => \^elts_1_data_reg[31]_0\,
      I3 => rx_b(4),
      I4 => sync_0_reg_1,
      I5 => \cdc_reg_reg[97]\(10),
      O => \rx_b[7]_i_10_n_0\
    );
\rx_b[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => rx_b(7),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[15]_1\,
      O => \_rx_T_1_b\(7)
    );
\rx_b[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_b(6),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_b(8),
      I3 => rx_b(7),
      I4 => \^elts_1_data_reg[15]_0\,
      O => \^rx_b_reg[15]\(0)
    );
\rx_b[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_b(5),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[13]_2\,
      O => \_rx_T_1_b\(5)
    );
\rx_b[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rx_b(4),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[15]_0\,
      I3 => \elts_1_data[14]_i_7_n_0\,
      O => \_rx_T_1_b\(4)
    );
\rx_b[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[11]_i_2__0_n_7\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[8]\
    );
\rx_b[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_b_reg[11]_i_2__0_n_6\,
      I1 => rx_out_2_b0,
      O => \rx_b_reg[9]\
    );
\rx_b_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_b_reg[7]_i_2__0_n_0\,
      CO(3) => \rx_b_reg[11]_i_2__0_n_0\,
      CO(2) => \rx_b_reg[11]_i_2__0_n_1\,
      CO(1) => \rx_b_reg[11]_i_2__0_n_2\,
      CO(0) => \rx_b_reg[11]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \_rx_T_1_b\(11),
      DI(2 downto 1) => \^rx_b_reg[15]\(2 downto 1),
      DI(0) => \_rx_T_1_b\(8),
      O(3) => \rx_b_reg[11]_i_2__0_n_4\,
      O(2) => \rx_b_reg[11]_i_2__0_n_5\,
      O(1) => \rx_b_reg[11]_i_2__0_n_6\,
      O(0) => \rx_b_reg[11]_i_2__0_n_7\,
      S(3 downto 0) => \rx_b_reg[11]_0\(3 downto 0)
    );
\rx_b_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_b_reg[11]_i_2__0_n_0\,
      CO(3) => \rx_b_reg[15]_i_2__0_n_0\,
      CO(2) => \rx_b_reg[15]_i_2__0_n_1\,
      CO(1) => \rx_b_reg[15]_i_2__0_n_2\,
      CO(0) => \rx_b_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \^rx_b_reg[15]\(3),
      DI(2 downto 0) => \_rx_T_1_b\(14 downto 12),
      O(3) => \rx_b_reg[15]_i_2__0_n_4\,
      O(2) => \rx_b_reg[15]_i_2__0_n_5\,
      O(1) => \rx_b_reg[15]_i_2__0_n_6\,
      O(0) => \rx_b_reg[15]_i_2__0_n_7\,
      S(3 downto 0) => sync_0_reg_0(3 downto 0)
    );
\rx_b_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_b_reg[15]_i_2__0_n_0\,
      CO(3) => \rx_b_reg[19]_i_2__0_n_0\,
      CO(2) => \rx_b_reg[19]_i_2__0_n_1\,
      CO(1) => \rx_b_reg[19]_i_2__0_n_2\,
      CO(0) => \rx_b_reg[19]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \rx_b[19]_i_4_n_0\,
      DI(2 downto 0) => \_rx_T_1_b\(18 downto 16),
      O(3) => \rx_b_reg[19]_i_2__0_n_4\,
      O(2) => \rx_b_reg[19]_i_2__0_n_5\,
      O(1) => \rx_b_reg[19]_i_2__0_n_6\,
      O(0) => \rx_b_reg[19]_i_2__0_n_7\,
      S(3 downto 2) => \rx_b_reg[19]_0\(1 downto 0),
      S(1) => \rx_b[19]_i_10_n_0\,
      S(0) => \rx_b[19]_i_11_n_0\
    );
\rx_b_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_b_reg[19]_i_2__0_n_0\,
      CO(3 downto 1) => \NLW_rx_b_reg[19]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => rx_out_2_b0,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rx_b_reg[19]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\rx_b_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_b_reg[3]_i_2_n_0\,
      CO(2) => \rx_b_reg[3]_i_2_n_1\,
      CO(1) => \rx_b_reg[3]_i_2_n_2\,
      CO(0) => \rx_b_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \_rx_T_1_b\(3 downto 0),
      O(3) => \rx_b_reg[3]_i_2_n_4\,
      O(2) => \rx_b_reg[3]_i_2_n_5\,
      O(1) => \rx_b_reg[3]_i_2_n_6\,
      O(0) => \rx_b_reg[3]_i_2_n_7\,
      S(3 downto 0) => \rx_b_reg[3]_0\(3 downto 0)
    );
\rx_b_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_b_reg[3]_i_2_n_0\,
      CO(3) => \rx_b_reg[7]_i_2__0_n_0\,
      CO(2) => \rx_b_reg[7]_i_2__0_n_1\,
      CO(1) => \rx_b_reg[7]_i_2__0_n_2\,
      CO(0) => \rx_b_reg[7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \_rx_T_1_b\(7),
      DI(2) => \^rx_b_reg[15]\(0),
      DI(1 downto 0) => \_rx_T_1_b\(5 downto 4),
      O(3) => \rx_b_reg[7]_i_2__0_n_4\,
      O(2) => \rx_b_reg[7]_i_2__0_n_5\,
      O(1) => \rx_b_reg[7]_i_2__0_n_6\,
      O(0) => \rx_b_reg[7]_i_2__0_n_7\,
      S(3 downto 1) => \rx_b_reg[7]_0\(2 downto 0),
      S(0) => \rx_b[7]_i_10_n_0\
    );
\rx_c[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[3]_i_2_n_7\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[0]\
    );
\rx_c[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[11]_i_2__0_n_5\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[10]\
    );
\rx_c[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[11]_i_2__0_n_4\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[11]_0\
    );
\rx_c[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => rx_c(11),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[20]_0\,
      O => \_rx_T_1_c\(11)
    );
\rx_c[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_c(10),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[20]_2\,
      I3 => rx_c(12),
      I4 => rx_c(11),
      O => \^rx_c_reg[11]\(3)
    );
\rx_c[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => rx_c(9),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_c(11),
      I3 => rx_c(10),
      I4 => \^elts_1_data_reg[20]_0\,
      O => \_rx_T_1_c\(9)
    );
\rx_c[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_c(8),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[20]_3\,
      O => \_rx_T_1_c\(8)
    );
\rx_c[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[15]_i_2__0_n_7\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[12]\
    );
\rx_c[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[15]_i_2__0_n_6\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[13]\
    );
\rx_c[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[15]_i_2__0_n_5\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[14]\
    );
\rx_c[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[15]_i_2__0_n_4\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[15]\
    );
\rx_c[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => rx_c(15),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_c(19),
      I3 => rx_c(18),
      I4 => rx_c(17),
      I5 => rx_c(16),
      O => \_rx_T_1_c\(15)
    );
\rx_c[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_c(14),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^d\(1),
      O => \_rx_T_1_c\(14)
    );
\rx_c[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rx_c(13),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_c(14),
      I3 => \^d\(1),
      O => \_rx_T_1_c\(13)
    );
\rx_c[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_c(12),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[20]_2\,
      O => \_rx_T_1_c\(12)
    );
\rx_c[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FFFE00FE00"
    )
        port map (
      I0 => \^d\(1),
      I1 => rx_c(14),
      I2 => \^elts_1_data_reg[31]_0\,
      I3 => rx_c(13),
      I4 => sync_0_reg_1,
      I5 => \cdc_reg_reg[97]\(7),
      O => \rx_c[15]_i_9_n_0\
    );
\rx_c[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[19]_i_2__0_n_7\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[16]\
    );
\rx_c[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[19]_i_2__0_n_6\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[17]\
    );
\rx_c[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[19]_i_2__0_n_5\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[18]\
    );
\rx_c[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[19]_i_2__0_n_4\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[19]\
    );
\rx_c[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FFFE00FE00"
    )
        port map (
      I0 => rx_c(19),
      I1 => rx_c(18),
      I2 => \^elts_1_data_reg[31]_0\,
      I3 => rx_c(17),
      I4 => sync_0_reg_1,
      I5 => \cdc_reg_reg[97]\(9),
      O => \rx_c[19]_i_10_n_0\
    );
\rx_c[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FFFE00FE00"
    )
        port map (
      I0 => \elts_1_data[20]_i_10_n_0\,
      I1 => rx_c(17),
      I2 => \^elts_1_data_reg[31]_0\,
      I3 => rx_c(16),
      I4 => sync_0_reg_1,
      I5 => \cdc_reg_reg[97]\(8),
      O => \rx_c[19]_i_11_n_0\
    );
\rx_c[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^elts_1_data_reg[31]_0\,
      I1 => rx_c(19),
      O => \rx_c[19]_i_4_n_0\
    );
\rx_c[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_c(18),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_c(19),
      O => \_rx_T_1_c\(18)
    );
\rx_c[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rx_c(17),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_c(18),
      I3 => rx_c(19),
      O => \_rx_T_1_c\(17)
    );
\rx_c[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_c(16),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_c(17),
      I3 => rx_c(19),
      I4 => rx_c(18),
      O => \_rx_T_1_c\(16)
    );
\rx_c[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[3]_i_2_n_6\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[1]\
    );
\rx_c[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[3]_i_2_n_5\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[2]\
    );
\rx_c[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[3]_i_2_n_4\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[3]\
    );
\rx_c[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => rx_c(3),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[19]_0\,
      O => \_rx_T_1_c\(3)
    );
\rx_c[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rx_c(2),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[20]_3\,
      I3 => \elts_1_data[18]_i_8__0_n_0\,
      O => \_rx_T_1_c\(2)
    );
\rx_c[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => rx_c(1),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[18]_0\,
      I3 => rx_c(2),
      I4 => rx_c(9),
      I5 => \elts_1_data[18]_i_8__0_n_0\,
      O => \^rx_c_reg[11]\(1)
    );
\rx_c[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => rx_c(0),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[20]_3\,
      I3 => rx_c(1),
      I4 => rx_c(2),
      I5 => \elts_1_data[18]_i_8__0_n_0\,
      O => \^rx_c_reg[11]\(0)
    );
\rx_c[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FFFE00FE00"
    )
        port map (
      I0 => \elts_1_data[18]_i_8__0_n_0\,
      I1 => \^elts_1_data_reg[20]_3\,
      I2 => \^elts_1_data_reg[31]_0\,
      I3 => rx_c(2),
      I4 => sync_0_reg_1,
      I5 => \cdc_reg_reg[97]\(6),
      O => \rx_c[3]_i_8_n_0\
    );
\rx_c[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[7]_i_2__0_n_7\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[4]\
    );
\rx_c[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[7]_i_2__0_n_6\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[5]\
    );
\rx_c[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[7]_i_2__0_n_5\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[6]\
    );
\rx_c[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[7]_i_2__0_n_4\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[7]\
    );
\rx_c[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => rx_c(7),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[20]_1\,
      O => \_rx_T_1_c\(7)
    );
\rx_c[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_c(6),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_c(8),
      I3 => rx_c(7),
      I4 => \^elts_1_data_reg[20]_3\,
      O => \_rx_T_1_c\(6)
    );
\rx_c[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => rx_c(5),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[20]_1\,
      I3 => rx_c(7),
      I4 => rx_c(6),
      O => \^rx_c_reg[11]\(2)
    );
\rx_c[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_c(4),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[17]_0\,
      O => \_rx_T_1_c\(4)
    );
\rx_c[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[11]_i_2__0_n_7\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[8]\
    );
\rx_c[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_c_reg[11]_i_2__0_n_6\,
      I1 => rx_out_2_c0,
      O => \rx_c_reg[9]\
    );
\rx_c_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_c_reg[7]_i_2__0_n_0\,
      CO(3) => \rx_c_reg[11]_i_2__0_n_0\,
      CO(2) => \rx_c_reg[11]_i_2__0_n_1\,
      CO(1) => \rx_c_reg[11]_i_2__0_n_2\,
      CO(0) => \rx_c_reg[11]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \_rx_T_1_c\(11),
      DI(2) => \^rx_c_reg[11]\(3),
      DI(1 downto 0) => \_rx_T_1_c\(9 downto 8),
      O(3) => \rx_c_reg[11]_i_2__0_n_4\,
      O(2) => \rx_c_reg[11]_i_2__0_n_5\,
      O(1) => \rx_c_reg[11]_i_2__0_n_6\,
      O(0) => \rx_c_reg[11]_i_2__0_n_7\,
      S(3 downto 0) => \rx_c_reg[11]_1\(3 downto 0)
    );
\rx_c_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_c_reg[11]_i_2__0_n_0\,
      CO(3) => \rx_c_reg[15]_i_2__0_n_0\,
      CO(2) => \rx_c_reg[15]_i_2__0_n_1\,
      CO(1) => \rx_c_reg[15]_i_2__0_n_2\,
      CO(0) => \rx_c_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \_rx_T_1_c\(15 downto 12),
      O(3) => \rx_c_reg[15]_i_2__0_n_4\,
      O(2) => \rx_c_reg[15]_i_2__0_n_5\,
      O(1) => \rx_c_reg[15]_i_2__0_n_6\,
      O(0) => \rx_c_reg[15]_i_2__0_n_7\,
      S(3 downto 2) => \rx_c_reg[15]_0\(2 downto 1),
      S(1) => \rx_c[15]_i_9_n_0\,
      S(0) => \rx_c_reg[15]_0\(0)
    );
\rx_c_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_c_reg[15]_i_2__0_n_0\,
      CO(3) => \rx_c_reg[19]_i_2__0_n_0\,
      CO(2) => \rx_c_reg[19]_i_2__0_n_1\,
      CO(1) => \rx_c_reg[19]_i_2__0_n_2\,
      CO(0) => \rx_c_reg[19]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \rx_c[19]_i_4_n_0\,
      DI(2 downto 0) => \_rx_T_1_c\(18 downto 16),
      O(3) => \rx_c_reg[19]_i_2__0_n_4\,
      O(2) => \rx_c_reg[19]_i_2__0_n_5\,
      O(1) => \rx_c_reg[19]_i_2__0_n_6\,
      O(0) => \rx_c_reg[19]_i_2__0_n_7\,
      S(3 downto 2) => \rx_c_reg[19]_0\(1 downto 0),
      S(1) => \rx_c[19]_i_10_n_0\,
      S(0) => \rx_c[19]_i_11_n_0\
    );
\rx_c_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_c_reg[19]_i_2__0_n_0\,
      CO(3 downto 1) => \NLW_rx_c_reg[19]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => rx_out_2_c0,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rx_c_reg[19]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\rx_c_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_c_reg[3]_i_2_n_0\,
      CO(2) => \rx_c_reg[3]_i_2_n_1\,
      CO(1) => \rx_c_reg[3]_i_2_n_2\,
      CO(0) => \rx_c_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \_rx_T_1_c\(3 downto 2),
      DI(1 downto 0) => \^rx_c_reg[11]\(1 downto 0),
      O(3) => \rx_c_reg[3]_i_2_n_4\,
      O(2) => \rx_c_reg[3]_i_2_n_5\,
      O(1) => \rx_c_reg[3]_i_2_n_6\,
      O(0) => \rx_c_reg[3]_i_2_n_7\,
      S(3) => \rx_c_reg[3]_0\(2),
      S(2) => \rx_c[3]_i_8_n_0\,
      S(1 downto 0) => \rx_c_reg[3]_0\(1 downto 0)
    );
\rx_c_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_c_reg[3]_i_2_n_0\,
      CO(3) => \rx_c_reg[7]_i_2__0_n_0\,
      CO(2) => \rx_c_reg[7]_i_2__0_n_1\,
      CO(1) => \rx_c_reg[7]_i_2__0_n_2\,
      CO(0) => \rx_c_reg[7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \_rx_T_1_c\(7 downto 6),
      DI(1) => \^rx_c_reg[11]\(2),
      DI(0) => \_rx_T_1_c\(4),
      O(3) => \rx_c_reg[7]_i_2__0_n_4\,
      O(2) => \rx_c_reg[7]_i_2__0_n_5\,
      O(1) => \rx_c_reg[7]_i_2__0_n_6\,
      O(0) => \rx_c_reg[7]_i_2__0_n_7\,
      S(3 downto 0) => \rx_c_reg[7]_0\(3 downto 0)
    );
\rx_d[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[3]_i_2_n_7\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[0]\
    );
\rx_d[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[11]_i_2__0_n_5\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[10]\
    );
\rx_d[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[11]_i_2__0_n_4\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[11]\
    );
\rx_d[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_d(11),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[25]_1\,
      O => \_rx_T_1_d\(11)
    );
\rx_d[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_d(10),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_d(12),
      I3 => rx_d(11),
      I4 => \^elts_1_data_reg[22]_3\,
      O => \_rx_T_1_d\(10)
    );
\rx_d[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_d(9),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[25]_1\,
      I3 => rx_d(11),
      I4 => rx_d(10),
      O => \_rx_T_1_d\(9)
    );
\rx_d[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_d(8),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[25]_0\,
      O => \_rx_T_1_d\(8)
    );
\rx_d[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[15]_i_2__0_n_7\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[12]\
    );
\rx_d[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[15]_i_2__0_n_6\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[13]\
    );
\rx_d[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[15]_i_2__0_n_5\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[14]\
    );
\rx_d[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[15]_i_2__0_n_4\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[15]\
    );
\rx_d[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => rx_d(15),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_d(19),
      I3 => rx_d(18),
      I4 => rx_d(17),
      I5 => rx_d(16),
      O => \_rx_T_1_d\(15)
    );
\rx_d[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_d(14),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^d\(2),
      O => \_rx_T_1_d\(14)
    );
\rx_d[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rx_d(13),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_d(14),
      I3 => \^d\(2),
      O => \_rx_T_1_d\(13)
    );
\rx_d[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_d(12),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[22]_3\,
      O => \_rx_T_1_d\(12)
    );
\rx_d[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FFFE00FE00"
    )
        port map (
      I0 => \^d\(2),
      I1 => rx_d(14),
      I2 => \^elts_1_data_reg[31]_0\,
      I3 => rx_d(13),
      I4 => sync_0_reg_1,
      I5 => \cdc_reg_reg[97]\(3),
      O => \rx_d[15]_i_9_n_0\
    );
\rx_d[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[19]_i_2__0_n_7\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[16]\
    );
\rx_d[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[19]_i_2__0_n_6\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[17]\
    );
\rx_d[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[19]_i_2__0_n_5\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[18]\
    );
\rx_d[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[19]_i_2__0_n_4\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[19]\
    );
\rx_d[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FFFE00FE00"
    )
        port map (
      I0 => rx_d(19),
      I1 => rx_d(18),
      I2 => \^elts_1_data_reg[31]_0\,
      I3 => rx_d(17),
      I4 => sync_0_reg_1,
      I5 => \cdc_reg_reg[97]\(5),
      O => \rx_d[19]_i_10_n_0\
    );
\rx_d[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FFFE00FE00"
    )
        port map (
      I0 => \elts_1_data[25]_i_9__0_n_0\,
      I1 => rx_d(17),
      I2 => \^elts_1_data_reg[31]_0\,
      I3 => rx_d(16),
      I4 => sync_0_reg_1,
      I5 => \cdc_reg_reg[97]\(4),
      O => \rx_d[19]_i_11_n_0\
    );
\rx_d[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^elts_1_data_reg[31]_0\,
      I1 => rx_d(19),
      O => \rx_d[19]_i_4_n_0\
    );
\rx_d[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_d(18),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_d(19),
      O => \_rx_T_1_d\(18)
    );
\rx_d[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rx_d(17),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_d(18),
      I3 => rx_d(19),
      O => \_rx_T_1_d\(17)
    );
\rx_d[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_d(16),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_d(17),
      I3 => rx_d(19),
      I4 => rx_d(18),
      O => \_rx_T_1_d\(16)
    );
\rx_d[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[3]_i_2_n_6\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[1]\
    );
\rx_d[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[3]_i_2_n_5\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[2]\
    );
\rx_d[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[3]_i_2_n_4\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[3]\
    );
\rx_d[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_d(3),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[24]_0\,
      O => \_rx_T_1_d\(3)
    );
\rx_d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_d(2),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[22]_1\,
      O => \_rx_T_1_d\(2)
    );
\rx_d[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_d(1),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[23]_0\,
      O => \_rx_T_1_d\(1)
    );
\rx_d[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_d(0),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[22]_0\,
      O => \_rx_T_1_d\(0)
    );
\rx_d[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[7]_i_2__0_n_7\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[4]\
    );
\rx_d[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[7]_i_2__0_n_6\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[5]\
    );
\rx_d[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[7]_i_2__0_n_5\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[6]\
    );
\rx_d[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[7]_i_2__0_n_4\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[7]\
    );
\rx_d[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_d(7),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[24]_1\,
      O => \_rx_T_1_d\(7)
    );
\rx_d[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_d(6),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_d(8),
      I3 => rx_d(7),
      I4 => \^elts_1_data_reg[25]_0\,
      O => \^di\(1)
    );
\rx_d[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_d(5),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_d(7),
      I3 => rx_d(6),
      I4 => \^elts_1_data_reg[24]_1\,
      O => \^di\(0)
    );
\rx_d[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_d(4),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[22]_2\,
      O => \_rx_T_1_d\(4)
    );
\rx_d[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[11]_i_2__0_n_7\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[8]\
    );
\rx_d[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_d_reg[11]_i_2__0_n_6\,
      I1 => rx_out_2_d0,
      O => \rx_d_reg[9]\
    );
\rx_d_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_d_reg[7]_i_2__0_n_0\,
      CO(3) => \rx_d_reg[11]_i_2__0_n_0\,
      CO(2) => \rx_d_reg[11]_i_2__0_n_1\,
      CO(1) => \rx_d_reg[11]_i_2__0_n_2\,
      CO(0) => \rx_d_reg[11]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \_rx_T_1_d\(11 downto 8),
      O(3) => \rx_d_reg[11]_i_2__0_n_4\,
      O(2) => \rx_d_reg[11]_i_2__0_n_5\,
      O(1) => \rx_d_reg[11]_i_2__0_n_6\,
      O(0) => \rx_d_reg[11]_i_2__0_n_7\,
      S(3 downto 0) => \rx_d_reg[11]_0\(3 downto 0)
    );
\rx_d_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_d_reg[11]_i_2__0_n_0\,
      CO(3) => \rx_d_reg[15]_i_2__0_n_0\,
      CO(2) => \rx_d_reg[15]_i_2__0_n_1\,
      CO(1) => \rx_d_reg[15]_i_2__0_n_2\,
      CO(0) => \rx_d_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \_rx_T_1_d\(15 downto 12),
      O(3) => \rx_d_reg[15]_i_2__0_n_4\,
      O(2) => \rx_d_reg[15]_i_2__0_n_5\,
      O(1) => \rx_d_reg[15]_i_2__0_n_6\,
      O(0) => \rx_d_reg[15]_i_2__0_n_7\,
      S(3 downto 2) => \rx_d_reg[15]_0\(2 downto 1),
      S(1) => \rx_d[15]_i_9_n_0\,
      S(0) => \rx_d_reg[15]_0\(0)
    );
\rx_d_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_d_reg[15]_i_2__0_n_0\,
      CO(3) => \rx_d_reg[19]_i_2__0_n_0\,
      CO(2) => \rx_d_reg[19]_i_2__0_n_1\,
      CO(1) => \rx_d_reg[19]_i_2__0_n_2\,
      CO(0) => \rx_d_reg[19]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \rx_d[19]_i_4_n_0\,
      DI(2 downto 0) => \_rx_T_1_d\(18 downto 16),
      O(3) => \rx_d_reg[19]_i_2__0_n_4\,
      O(2) => \rx_d_reg[19]_i_2__0_n_5\,
      O(1) => \rx_d_reg[19]_i_2__0_n_6\,
      O(0) => \rx_d_reg[19]_i_2__0_n_7\,
      S(3 downto 2) => \rx_d_reg[19]_0\(1 downto 0),
      S(1) => \rx_d[19]_i_10_n_0\,
      S(0) => \rx_d[19]_i_11_n_0\
    );
\rx_d_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_d_reg[19]_i_2__0_n_0\,
      CO(3 downto 1) => \NLW_rx_d_reg[19]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => rx_out_2_d0,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rx_d_reg[19]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\rx_d_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_d_reg[3]_i_2_n_0\,
      CO(2) => \rx_d_reg[3]_i_2_n_1\,
      CO(1) => \rx_d_reg[3]_i_2_n_2\,
      CO(0) => \rx_d_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \_rx_T_1_d\(3 downto 0),
      O(3) => \rx_d_reg[3]_i_2_n_4\,
      O(2) => \rx_d_reg[3]_i_2_n_5\,
      O(1) => \rx_d_reg[3]_i_2_n_6\,
      O(0) => \rx_d_reg[3]_i_2_n_7\,
      S(3 downto 0) => \rx_d_reg[3]_0\(3 downto 0)
    );
\rx_d_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_d_reg[3]_i_2_n_0\,
      CO(3) => \rx_d_reg[7]_i_2__0_n_0\,
      CO(2) => \rx_d_reg[7]_i_2__0_n_1\,
      CO(1) => \rx_d_reg[7]_i_2__0_n_2\,
      CO(0) => \rx_d_reg[7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \_rx_T_1_d\(7),
      DI(2 downto 1) => \^di\(1 downto 0),
      DI(0) => \_rx_T_1_d\(4),
      O(3) => \rx_d_reg[7]_i_2__0_n_4\,
      O(2) => \rx_d_reg[7]_i_2__0_n_5\,
      O(1) => \rx_d_reg[7]_i_2__0_n_6\,
      O(0) => \rx_d_reg[7]_i_2__0_n_7\,
      S(3 downto 0) => \rx_d_reg[7]_0\(3 downto 0)
    );
\rx_e[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[3]_i_2_n_7\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[0]\
    );
\rx_e[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[11]_i_2__0_n_5\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[10]\
    );
\rx_e[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[11]_i_2__0_n_4\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[11]\
    );
\rx_e[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => rx_e(11),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[30]_2\,
      O => \_rx_T_1_e\(11)
    );
\rx_e[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_e(10),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_e(12),
      I3 => rx_e(11),
      I4 => \^elts_1_data_reg[27]_4\,
      O => \_rx_T_1_e\(10)
    );
\rx_e[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_e(9),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[30]_1\,
      O => \_rx_T_1_e\(9)
    );
\rx_e[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_e(8),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[27]_3\,
      O => \_rx_T_1_e\(8)
    );
\rx_e[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[15]_i_2__0_n_7\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[12]\
    );
\rx_e[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[15]_i_2__0_n_6\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[13]\
    );
\rx_e[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[15]_i_2__0_n_5\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[14]\
    );
\rx_e[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[15]_i_2__0_n_4\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[15]_0\
    );
\rx_e[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => rx_e(15),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_e(16),
      I3 => rx_e(18),
      I4 => rx_e(19),
      I5 => rx_e(17),
      O => \_rx_T_1_e\(15)
    );
\rx_e[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_e(14),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^d\(3),
      O => \_rx_T_1_e\(14)
    );
\rx_e[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rx_e(13),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_e(14),
      I3 => \^d\(3),
      O => \_rx_T_1_e\(13)
    );
\rx_e[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_e(12),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[27]_4\,
      O => \_rx_T_1_e\(12)
    );
\rx_e[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FFFE00FE00"
    )
        port map (
      I0 => \^rx_e_reg[15]\,
      I1 => rx_e(16),
      I2 => \^elts_1_data_reg[31]_0\,
      I3 => rx_e(15),
      I4 => sync_0_reg_1,
      I5 => \cdc_reg_reg[97]\(1),
      O => \rx_e[15]_i_7_n_0\
    );
\rx_e[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FFFE00FE00"
    )
        port map (
      I0 => \^d\(3),
      I1 => rx_e(14),
      I2 => \^elts_1_data_reg[31]_0\,
      I3 => rx_e(13),
      I4 => sync_0_reg_1,
      I5 => \cdc_reg_reg[97]\(0),
      O => \rx_e[15]_i_9_n_0\
    );
\rx_e[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[19]_i_2__0_n_7\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[16]\
    );
\rx_e[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[19]_i_2__0_n_6\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[17]\
    );
\rx_e[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[19]_i_2__0_n_5\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[18]\
    );
\rx_e[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[19]_i_2__0_n_4\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[19]\
    );
\rx_e[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FFFE00FE00"
    )
        port map (
      I0 => rx_e(19),
      I1 => rx_e(18),
      I2 => \^elts_1_data_reg[31]_0\,
      I3 => rx_e(17),
      I4 => sync_0_reg_1,
      I5 => \cdc_reg_reg[97]\(2),
      O => \rx_e[19]_i_10_n_0\
    );
\rx_e[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^elts_1_data_reg[31]_0\,
      I1 => rx_e(19),
      O => \rx_e[19]_i_4_n_0\
    );
\rx_e[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_e(18),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_e(19),
      O => \_rx_T_1_e\(18)
    );
\rx_e[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rx_e(17),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_e(18),
      I3 => rx_e(19),
      O => \_rx_T_1_e\(17)
    );
\rx_e[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_e(16),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_e(17),
      I3 => rx_e(19),
      I4 => rx_e(18),
      O => \_rx_T_1_e\(16)
    );
\rx_e[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[3]_i_2_n_6\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[1]\
    );
\rx_e[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[3]_i_2_n_5\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[2]\
    );
\rx_e[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[3]_i_2_n_4\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[3]\
    );
\rx_e[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => rx_e(3),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \rx_e_reg[4]_0\,
      O => \_rx_T_1_e\(3)
    );
\rx_e[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_e(2),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[27]_1\,
      O => \_rx_T_1_e\(2)
    );
\rx_e[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => rx_e(1),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[30]_0\,
      I3 => rx_e(2),
      I4 => rx_e(3),
      I5 => \elts_1_data[28]_i_7__0_n_0\,
      O => \^rx_e_reg[7]\(0)
    );
\rx_e[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_e(0),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[27]_0\,
      O => \_rx_T_1_e\(0)
    );
\rx_e[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[7]_i_2__0_n_7\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[4]\
    );
\rx_e[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[7]_i_2__0_n_6\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[5]\
    );
\rx_e[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[7]_i_2__0_n_5\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[6]\
    );
\rx_e[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[7]_i_2__0_n_4\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[7]_0\
    );
\rx_e[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_e(7),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[30]_0\,
      O => \_rx_T_1_e\(7)
    );
\rx_e[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_e(6),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[29]_0\,
      O => \_rx_T_1_e\(6)
    );
\rx_e[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => rx_e(5),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => rx_e(7),
      I3 => rx_e(6),
      I4 => \^elts_1_data_reg[30]_0\,
      O => \^rx_e_reg[7]\(1)
    );
\rx_e[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rx_e(4),
      I1 => \^elts_1_data_reg[31]_0\,
      I2 => \^elts_1_data_reg[27]_2\,
      O => \_rx_T_1_e\(4)
    );
\rx_e[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[11]_i_2__0_n_7\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[8]\
    );
\rx_e[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rx_e_reg[11]_i_2__0_n_6\,
      I1 => rx_out_2_e0,
      O => \rx_e_reg[9]\
    );
\rx_e_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_e_reg[7]_i_2__0_n_0\,
      CO(3) => \rx_e_reg[11]_i_2__0_n_0\,
      CO(2) => \rx_e_reg[11]_i_2__0_n_1\,
      CO(1) => \rx_e_reg[11]_i_2__0_n_2\,
      CO(0) => \rx_e_reg[11]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \_rx_T_1_e\(11 downto 8),
      O(3) => \rx_e_reg[11]_i_2__0_n_4\,
      O(2) => \rx_e_reg[11]_i_2__0_n_5\,
      O(1) => \rx_e_reg[11]_i_2__0_n_6\,
      O(0) => \rx_e_reg[11]_i_2__0_n_7\,
      S(3 downto 0) => \rx_e_reg[11]_0\(3 downto 0)
    );
\rx_e_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_e_reg[11]_i_2__0_n_0\,
      CO(3) => \rx_e_reg[15]_i_2__0_n_0\,
      CO(2) => \rx_e_reg[15]_i_2__0_n_1\,
      CO(1) => \rx_e_reg[15]_i_2__0_n_2\,
      CO(0) => \rx_e_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \_rx_T_1_e\(15 downto 12),
      O(3) => \rx_e_reg[15]_i_2__0_n_4\,
      O(2) => \rx_e_reg[15]_i_2__0_n_5\,
      O(1) => \rx_e_reg[15]_i_2__0_n_6\,
      O(0) => \rx_e_reg[15]_i_2__0_n_7\,
      S(3) => \rx_e[15]_i_7_n_0\,
      S(2) => \rx_e_reg[14]_0\(1),
      S(1) => \rx_e[15]_i_9_n_0\,
      S(0) => \rx_e_reg[14]_0\(0)
    );
\rx_e_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_e_reg[15]_i_2__0_n_0\,
      CO(3) => \rx_e_reg[19]_i_2__0_n_0\,
      CO(2) => \rx_e_reg[19]_i_2__0_n_1\,
      CO(1) => \rx_e_reg[19]_i_2__0_n_2\,
      CO(0) => \rx_e_reg[19]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \rx_e[19]_i_4_n_0\,
      DI(2 downto 0) => \_rx_T_1_e\(18 downto 16),
      O(3) => \rx_e_reg[19]_i_2__0_n_4\,
      O(2) => \rx_e_reg[19]_i_2__0_n_5\,
      O(1) => \rx_e_reg[19]_i_2__0_n_6\,
      O(0) => \rx_e_reg[19]_i_2__0_n_7\,
      S(3 downto 2) => \rx_e_reg[19]_0\(2 downto 1),
      S(1) => \rx_e[19]_i_10_n_0\,
      S(0) => \rx_e_reg[19]_0\(0)
    );
\rx_e_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_e_reg[19]_i_2__0_n_0\,
      CO(3 downto 1) => \NLW_rx_e_reg[19]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => rx_out_2_e0,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rx_e_reg[19]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\rx_e_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_e_reg[3]_i_2_n_0\,
      CO(2) => \rx_e_reg[3]_i_2_n_1\,
      CO(1) => \rx_e_reg[3]_i_2_n_2\,
      CO(0) => \rx_e_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \_rx_T_1_e\(3 downto 2),
      DI(1) => \^rx_e_reg[7]\(0),
      DI(0) => \_rx_T_1_e\(0),
      O(3) => \rx_e_reg[3]_i_2_n_4\,
      O(2) => \rx_e_reg[3]_i_2_n_5\,
      O(1) => \rx_e_reg[3]_i_2_n_6\,
      O(0) => \rx_e_reg[3]_i_2_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\rx_e_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_e_reg[3]_i_2_n_0\,
      CO(3) => \rx_e_reg[7]_i_2__0_n_0\,
      CO(2) => \rx_e_reg[7]_i_2__0_n_1\,
      CO(1) => \rx_e_reg[7]_i_2__0_n_2\,
      CO(0) => \rx_e_reg[7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \_rx_T_1_e\(7 downto 6),
      DI(1) => \^rx_e_reg[7]\(1),
      DI(0) => \_rx_T_1_e\(4),
      O(3) => \rx_e_reg[7]_i_2__0_n_4\,
      O(2) => \rx_e_reg[7]_i_2__0_n_5\,
      O(1) => \rx_e_reg[7]_i_2__0_n_6\,
      O(0) => \rx_e_reg[7]_i_2__0_n_7\,
      S(3 downto 0) => \rx_e_reg[7]_1\(3 downto 0)
    );
valid_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBABFBABABABAB"
    )
        port map (
      I0 => txBusy,
      I1 => Q(0),
      I2 => first,
      I3 => \_readys_unready_T_8\(1),
      I4 => \_readys_unready_T_8\(0),
      I5 => \^readys_mask_reg[3]\,
      O => elts_1_last_reg
    );
valid_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => valid_0_i_5_n_0,
      I1 => \^elts_1_data_reg[13]_1\,
      I2 => msb_lo_20,
      I3 => msb_hi_23,
      I4 => msb_hi_21,
      I5 => valid_0_i_6_n_0,
      O => \^elts_1_data_reg[31]_1\
    );
valid_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => valid_0_i_7_n_0,
      I1 => msb_hi_39,
      I2 => \^d\(2),
      I3 => msb_lo_36,
      I4 => \^elts_1_data_reg[27]_1\,
      O => valid_0_i_5_n_0
    );
valid_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => valid_0_i_8_n_0,
      I1 => msb_hi_15,
      I2 => msb_hi_5,
      I3 => msb_hi_3,
      I4 => msb_lo_4,
      I5 => msb_hi_7,
      O => valid_0_i_6_n_0
    );
valid_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => msb_hi_29,
      I1 => msb_hi_31,
      I2 => msb_hi_27,
      I3 => msb_lo_28,
      I4 => \^elts_1_data_reg[19]_1\,
      O => valid_0_i_7_n_0
    );
valid_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rx_a(15),
      I1 => rx_a(16),
      I2 => rx_a(17),
      I3 => rx_a(19),
      I4 => rx_a(18),
      I5 => msb_lo_12,
      O => valid_0_i_8_n_0
    );
valid_0_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => valid_0_reg_0,
      Q => \^rxq_io_deq_valid\,
      R => SR(0)
    );
valid_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \xmit_reg[0]\,
      Q => \^valid_1\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_StuckSnooper is
  port (
    divertprobes : out STD_LOGIC;
    bypass : out STD_LOGIC;
    \cam_a_0_bits_data_reg[63]\ : out STD_LOGIC;
    repeat_count_reg : out STD_LOGIC;
    valid_1_reg : out STD_LOGIC;
    sinkD_io_q_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_2_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_data_reg[0]\ : out STD_LOGIC;
    full_reg : out STD_LOGIC;
    \cam_a_0_bits_data_reg[63]_0\ : out STD_LOGIC;
    hints_auto_in_c_valid : out STD_LOGIC;
    count_1_reg : out STD_LOGIC;
    \counter_2_reg[0]_1\ : out STD_LOGIC;
    \ridx_ridx_bin_reg[1]\ : out STD_LOGIC;
    \saved_address_reg[0]\ : out STD_LOGIC;
    \counter_reg[3]_0\ : out STD_LOGIC;
    \counter_2_reg[2]_0\ : out STD_LOGIC;
    \counter_3_reg[2]_0\ : out STD_LOGIC;
    bypass_reg_0 : out STD_LOGIC;
    bypass_reg_1 : out STD_LOGIC;
    \ram_source_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_address_reg[0]_0\ : out STD_LOGIC;
    \saved_source_reg[1]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    divertprobes_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    sync_0_reg_0 : in STD_LOGIC;
    repeat_count_reg_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    valid_1 : in STD_LOGIC;
    \saved_size_reg[2]\ : in STD_LOGIC;
    \cdc_reg_reg[11]\ : in STD_LOGIC;
    \cdc_reg_reg[9]\ : in STD_LOGIC;
    full : in STD_LOGIC;
    state_0_reg : in STD_LOGIC;
    maybe_full_reg : in STD_LOGIC;
    cam_a_0_fifoId : in STD_LOGIC;
    count_1_reg_0 : in STD_LOGIC;
    count_1 : in STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC;
    full_1 : in STD_LOGIC;
    p_11_in : in STD_LOGIC;
    \saved_opcode_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    full_reg_0 : in STD_LOGIC;
    sync_0_reg_1 : in STD_LOGIC;
    \saved_size_reg[2]_0\ : in STD_LOGIC;
    chiplink_auto_mbypass_out_d_bits_size : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_1_reg[1]\ : in STD_LOGIC;
    mbypass_auto_in_1_c_valid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_3_reg[2]\ : in STD_LOGIC;
    mbypass_auto_in_1_c_bits_size : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbypass_auto_in_1_a_bits_size : in STD_LOGIC_VECTOR ( 0 to 0 );
    bypass_reg_rep_0 : in STD_LOGIC;
    \cdc_reg_reg[9]_0\ : in STD_LOGIC;
    sync_0 : in STD_LOGIC;
    sync_0_reg_2 : in STD_LOGIC;
    saved_source_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mbypass_auto_in_1_c_bits_source : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \_GEN_00\ : in STD_LOGIC;
    full_reg_1 : in STD_LOGIC;
    \counter_3_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_StuckSnooper : entity is "FPGA_StuckSnooper";
end meisha_chiplink_master_0_1_FPGA_StuckSnooper;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_StuckSnooper is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^cam_a_0_bits_data_reg[63]\ : STD_LOGIC;
  signal chiplink_auto_mbypass_out_c_valid : STD_LOGIC;
  signal \counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_2[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \^counter_2_reg[0]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^counter_2_reg[0]_1\ : STD_LOGIC;
  signal \counter_2_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \counter_3[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_3_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^counter_reg[3]_0\ : STD_LOGIC;
  signal \counter_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^divertprobes\ : STD_LOGIC;
  signal flight : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \flight[3]_i_10_n_0\ : STD_LOGIC;
  signal \flight[3]_i_11_n_0\ : STD_LOGIC;
  signal \flight[3]_i_12_n_0\ : STD_LOGIC;
  signal \flight[3]_i_13_n_0\ : STD_LOGIC;
  signal \flight[3]_i_15_n_0\ : STD_LOGIC;
  signal \flight[3]_i_16_n_0\ : STD_LOGIC;
  signal \flight[3]_i_17_n_0\ : STD_LOGIC;
  signal \flight[3]_i_18_n_0\ : STD_LOGIC;
  signal \flight[3]_i_20_n_0\ : STD_LOGIC;
  signal \flight[3]_i_2_n_0\ : STD_LOGIC;
  signal \flight[3]_i_3_n_0\ : STD_LOGIC;
  signal \flight[3]_i_4_n_0\ : STD_LOGIC;
  signal \flight[3]_i_5_n_0\ : STD_LOGIC;
  signal \flight[3]_i_6_n_0\ : STD_LOGIC;
  signal \flight[3]_i_7_n_0\ : STD_LOGIC;
  signal \flight[3]_i_8_n_0\ : STD_LOGIC;
  signal \flight[3]_i_9_n_0\ : STD_LOGIC;
  signal \flight[7]_i_2_n_0\ : STD_LOGIC;
  signal \flight[7]_i_3_n_0\ : STD_LOGIC;
  signal \flight[7]_i_4_n_0\ : STD_LOGIC;
  signal \flight[7]_i_5_n_0\ : STD_LOGIC;
  signal \flight_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \flight_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \flight_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \flight_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \flight_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \flight_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \flight_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \full_i_2__0_n_0\ : STD_LOGIC;
  signal next_flight : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal p_7_in : STD_LOGIC;
  signal \^repeat_count_reg\ : STD_LOGIC;
  signal \^sinkd_io_q_valid\ : STD_LOGIC;
  signal \stall_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \stall_counter_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_flight_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_repeater/saved_source[5]_i_1\ : label is "soft_lutpair123";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of bypass_reg : label is "bypass_reg";
  attribute ORIG_CELL_NAME of bypass_reg_rep : label is "bypass_reg";
  attribute SOFT_HLUTNM of \cam_a_0_bits_data[63]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of count_1_i_2 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \counter[0]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \counter[3]_i_11\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \counter_2[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \counter_2[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \counter_3[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \counter_3[1]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \d_last_counter[3]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of data_reg_0_7_0_5_i_22 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \flight[3]_i_12\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \flight[3]_i_15\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \flight[3]_i_17\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \flight[3]_i_18\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \flight[3]_i_20\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \flight[3]_i_8\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \flight[3]_i_9\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ram_opcode[2]_i_5__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ram_source[3]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of repeat_count_i_2 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \repeated_repeater_1/saved_param[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \ridx_ridx_bin[1]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \stall_counter[0]_i_1\ : label is "soft_lutpair117";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \cam_a_0_bits_data_reg[63]\ <= \^cam_a_0_bits_data_reg[63]\;
  \counter_2_reg[0]_0\(1 downto 0) <= \^counter_2_reg[0]_0\(1 downto 0);
  \counter_2_reg[0]_1\ <= \^counter_2_reg[0]_1\;
  \counter_reg[3]_0\ <= \^counter_reg[3]_0\;
  divertprobes <= \^divertprobes\;
  repeat_count_reg <= \^repeat_count_reg\;
  sinkD_io_q_valid <= \^sinkd_io_q_valid\;
\a_repeater/saved_source[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cam_a_0_bits_data_reg[63]\,
      I1 => \_GEN_00\,
      O => \saved_address_reg[0]_0\
    );
bypass_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => next_flight(6),
      I1 => next_flight(5),
      I2 => next_flight(2),
      I3 => next_flight(0),
      O => bypass_reg_0
    );
bypass_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => next_flight(3),
      I1 => next_flight(1),
      I2 => next_flight(7),
      I3 => next_flight(4),
      O => bypass_reg_1
    );
bypass_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sync_0_reg,
      Q => bypass,
      R => '0'
    );
bypass_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sync_0_reg_0,
      Q => \^cam_a_0_bits_data_reg[63]\,
      R => '0'
    );
\cam_a_0_bits_data[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cam_a_0_bits_data_reg[63]\,
      I1 => cam_a_0_fifoId,
      O => \cam_a_0_bits_data_reg[63]_0\
    );
count_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880848484848"
    )
        port map (
      I0 => count_1,
      I1 => resetn,
      I2 => chiplink_auto_mbypass_out_c_valid,
      I3 => maybe_full_reg_0,
      I4 => full_1,
      I5 => count_1_reg_0,
      O => count_1_reg
    );
count_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mbypass_auto_in_1_c_valid,
      I1 => \^cam_a_0_bits_data_reg[63]\,
      I2 => \^divertprobes\,
      O => chiplink_auto_mbypass_out_c_valid
    );
\counter[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => \cdc_reg_reg[9]\,
      I1 => \counter_reg__0\(3),
      I2 => \counter_reg__0\(0),
      I3 => \counter_reg__0\(1),
      I4 => \counter_reg__0\(2),
      O => \counter[0]_i_1__0_n_0\
    );
\counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FF00E"
    )
        port map (
      I0 => bypass_reg_rep_0,
      I1 => \counter_reg__0\(3),
      I2 => \counter_reg__0\(0),
      I3 => \counter_reg__0\(1),
      I4 => \counter_reg__0\(2),
      O => \p_0_in__1\(1)
    );
\counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC03FC02"
    )
        port map (
      I0 => \counter_reg__0\(3),
      I1 => \counter_reg__0\(0),
      I2 => \counter_reg__0\(1),
      I3 => \counter_reg__0\(2),
      I4 => \cdc_reg_reg[9]_0\,
      O => \p_0_in__1\(2)
    );
\counter[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \stall_counter_reg__0\(1),
      I1 => \stall_counter_reg__0\(0),
      I2 => \stall_counter_reg__0\(3),
      I3 => \stall_counter_reg__0\(2),
      O => \^counter_reg[3]_0\
    );
\counter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F008"
    )
        port map (
      I0 => mbypass_auto_in_1_a_bits_size(0),
      I1 => bypass_reg_rep_0,
      I2 => \counter_reg__0\(3),
      I3 => \counter_reg__0\(0),
      I4 => \counter_reg__0\(1),
      I5 => \counter_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\counter_2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \cdc_reg_reg[11]\,
      I1 => \^counter_2_reg[0]_0\(1),
      I2 => \^counter_2_reg[0]_0\(0),
      I3 => \counter_2_reg__0\(0),
      I4 => \counter_2_reg__0\(1),
      O => \counter_2[0]_i_1_n_0\
    );
\counter_2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0000FE"
    )
        port map (
      I0 => \r_3_reg[2]\,
      I1 => \^counter_2_reg[0]_0\(1),
      I2 => \^counter_2_reg[0]_0\(0),
      I3 => \counter_2_reg__0\(0),
      I4 => \counter_2_reg__0\(1),
      O => p_0_in(1)
    );
\counter_2[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_2_reg__0\(1),
      I1 => \counter_2_reg__0\(0),
      O => \counter_2_reg[2]_0\
    );
\counter_2[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_2[3]_i_3_n_0\,
      O => p_7_in
    );
\counter_2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC0002FFFC0000"
    )
        port map (
      I0 => mbypass_auto_in_1_c_bits_size(0),
      I1 => \counter_2_reg__0\(1),
      I2 => \counter_2_reg__0\(0),
      I3 => \^counter_2_reg[0]_0\(0),
      I4 => \^counter_2_reg[0]_0\(1),
      I5 => \r_3_reg[2]\,
      O => p_0_in(3)
    );
\counter_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^counter_2_reg[0]_1\,
      I1 => mbypass_auto_in_1_c_valid,
      O => \counter_2[3]_i_3_n_0\
    );
\counter_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_7_in,
      D => \counter_2[0]_i_1_n_0\,
      Q => \counter_2_reg__0\(0),
      R => SR(0)
    );
\counter_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_7_in,
      D => p_0_in(1),
      Q => \counter_2_reg__0\(1),
      R => SR(0)
    );
\counter_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_7_in,
      D => D(0),
      Q => \^counter_2_reg[0]_0\(0),
      R => SR(0)
    );
\counter_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_7_in,
      D => p_0_in(3),
      Q => \^counter_2_reg[0]_0\(1),
      R => SR(0)
    );
\counter_3[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \saved_size_reg[2]\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_3_reg__0\(0),
      I4 => \counter_3_reg__0\(1),
      O => \counter_3[0]_i_1_n_0\
    );
\counter_3[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0000FE"
    )
        port map (
      I0 => \saved_size_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_3_reg__0\(0),
      I4 => \counter_3_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\counter_3[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_3_reg__0\(1),
      I1 => \counter_3_reg__0\(0),
      O => \counter_3_reg[2]_0\
    );
\counter_3[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F008"
    )
        port map (
      I0 => chiplink_auto_mbypass_out_d_bits_size(0),
      I1 => \saved_size_reg[2]_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \counter_3_reg__0\(0),
      I5 => \counter_3_reg__0\(1),
      O => \p_0_in__0\(3)
    );
\counter_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg_0,
      D => \counter_3[0]_i_1_n_0\,
      Q => \counter_3_reg__0\(0),
      R => SR(0)
    );
\counter_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg_0,
      D => \p_0_in__0\(1),
      Q => \counter_3_reg__0\(1),
      R => SR(0)
    );
\counter_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg_0,
      D => \counter_3_reg[3]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\counter_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => full_reg_0,
      D => \p_0_in__0\(3),
      Q => \^q\(1),
      R => SR(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_11_in,
      D => \counter[0]_i_1__0_n_0\,
      Q => \counter_reg__0\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_11_in,
      D => \p_0_in__1\(1),
      Q => \counter_reg__0\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_11_in,
      D => \p_0_in__1\(2),
      Q => \counter_reg__0\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_11_in,
      D => \p_0_in__1\(3),
      Q => \counter_reg__0\(3),
      R => SR(0)
    );
\d_last_counter[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => \^cam_a_0_bits_data_reg[63]\,
      I1 => state_0_reg,
      I2 => full,
      I3 => maybe_full_reg,
      O => \^sinkd_io_q_valid\
    );
data_reg_0_7_0_5_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \^cam_a_0_bits_data_reg[63]\,
      I1 => \^divertprobes\,
      I2 => count_1_reg_0,
      I3 => full_1,
      I4 => maybe_full_reg_0,
      O => \^counter_2_reg[0]_1\
    );
data_reg_0_7_0_5_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBB"
    )
        port map (
      I0 => \^cam_a_0_bits_data_reg[63]\,
      I1 => \^counter_reg[3]_0\,
      I2 => sync_0,
      I3 => sync_0_reg_2,
      O => \saved_address_reg[0]\
    );
divertprobes_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => divertprobes_reg_0,
      Q => \^divertprobes\,
      S => SR(0)
    );
\flight[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \flight[3]_i_17_n_0\,
      I1 => \saved_opcode_reg[2]\(1),
      I2 => \saved_opcode_reg[2]\(0),
      I3 => full_reg_0,
      O => \flight[3]_i_10_n_0\
    );
\flight[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \flight[3]_i_18_n_0\,
      I1 => \^cam_a_0_bits_data_reg[63]\,
      I2 => \^divertprobes\,
      I3 => \r_1_reg[1]\,
      I4 => \counter_2[3]_i_3_n_0\,
      O => \flight[3]_i_11_n_0\
    );
\flight[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sync_0_reg_1,
      I1 => full_reg_0,
      I2 => \flight[3]_i_15_n_0\,
      I3 => \flight[3]_i_16_n_0\,
      O => \flight[3]_i_12_n_0\
    );
\flight[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => p_11_in,
      I1 => \counter_reg__0\(2),
      I2 => \counter_reg__0\(1),
      I3 => \counter_reg__0\(0),
      I4 => \counter_reg__0\(3),
      O => \flight[3]_i_13_n_0\
    );
\flight[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => \saved_size_reg[2]\,
      I1 => \counter_3_reg__0\(1),
      I2 => \counter_3_reg__0\(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \flight[3]_i_15_n_0\
    );
\flight[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEEEFEFEFE"
    )
        port map (
      I0 => \r_1_reg[1]\,
      I1 => \counter_2[3]_i_3_n_0\,
      I2 => \cdc_reg_reg[11]\,
      I3 => \flight[3]_i_20_n_0\,
      I4 => \counter_2_reg__0\(0),
      I5 => \counter_2_reg__0\(1),
      O => \flight[3]_i_16_n_0\
    );
\flight[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_3_reg__0\(0),
      I3 => \counter_3_reg__0\(1),
      O => \flight[3]_i_17_n_0\
    );
\flight[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^counter_2_reg[0]_0\(1),
      I1 => \^counter_2_reg[0]_0\(0),
      I2 => \counter_2_reg__0\(0),
      I3 => \counter_2_reg__0\(1),
      O => \flight[3]_i_18_n_0\
    );
\flight[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FF7510005510"
    )
        port map (
      I0 => \flight[3]_i_8_n_0\,
      I1 => \flight[3]_i_9_n_0\,
      I2 => p_11_in,
      I3 => \flight[3]_i_10_n_0\,
      I4 => \flight[3]_i_11_n_0\,
      I5 => flight(1),
      O => \flight[3]_i_2_n_0\
    );
\flight[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_2_reg[0]_0\(0),
      I1 => \^counter_2_reg[0]_0\(1),
      O => \flight[3]_i_20_n_0\
    );
\flight[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEEBEBB"
    )
        port map (
      I0 => \flight[3]_i_12_n_0\,
      I1 => \flight[3]_i_11_n_0\,
      I2 => \flight[3]_i_9_n_0\,
      I3 => p_11_in,
      I4 => \flight[3]_i_10_n_0\,
      O => \flight[3]_i_3_n_0\
    );
\flight[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => flight(2),
      I1 => flight(3),
      O => \flight[3]_i_4_n_0\
    );
\flight[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A220FBBA5DDF0445"
    )
        port map (
      I0 => flight(1),
      I1 => \flight[3]_i_11_n_0\,
      I2 => \flight[3]_i_10_n_0\,
      I3 => \flight[3]_i_13_n_0\,
      I4 => \flight[3]_i_8_n_0\,
      I5 => flight(2),
      O => \flight[3]_i_5_n_0\
    );
\flight[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2244DDB4DDBB224"
    )
        port map (
      I0 => \flight[3]_i_12_n_0\,
      I1 => \flight[3]_i_11_n_0\,
      I2 => \flight[3]_i_10_n_0\,
      I3 => \flight[3]_i_13_n_0\,
      I4 => \flight[3]_i_8_n_0\,
      I5 => flight(1),
      O => \flight[3]_i_6_n_0\
    );
\flight[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696996999696696"
    )
        port map (
      I0 => \flight[3]_i_12_n_0\,
      I1 => \flight[3]_i_10_n_0\,
      I2 => p_11_in,
      I3 => \flight[3]_i_9_n_0\,
      I4 => \flight[3]_i_11_n_0\,
      I5 => flight(0),
      O => \flight[3]_i_7_n_0\
    );
\flight[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AE"
    )
        port map (
      I0 => sync_0_reg_1,
      I1 => full_reg_0,
      I2 => \flight[3]_i_15_n_0\,
      I3 => \flight[3]_i_16_n_0\,
      O => \flight[3]_i_8_n_0\
    );
\flight[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_reg__0\(3),
      I1 => \counter_reg__0\(0),
      I2 => \counter_reg__0\(1),
      I3 => \counter_reg__0\(2),
      O => \flight[3]_i_9_n_0\
    );
\flight[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => flight(6),
      I1 => flight(7),
      O => \flight[7]_i_2_n_0\
    );
\flight[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => flight(5),
      I1 => flight(6),
      O => \flight[7]_i_3_n_0\
    );
\flight[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => flight(4),
      I1 => flight(5),
      O => \flight[7]_i_4_n_0\
    );
\flight[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => flight(3),
      I1 => flight(4),
      O => \flight[7]_i_5_n_0\
    );
\flight_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_flight(0),
      Q => flight(0),
      R => SR(0)
    );
\flight_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_flight(1),
      Q => flight(1),
      R => SR(0)
    );
\flight_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_flight(2),
      Q => flight(2),
      R => SR(0)
    );
\flight_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_flight(3),
      Q => flight(3),
      R => SR(0)
    );
\flight_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \flight_reg[3]_i_1_n_0\,
      CO(2) => \flight_reg[3]_i_1_n_1\,
      CO(1) => \flight_reg[3]_i_1_n_2\,
      CO(0) => \flight_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => flight(2),
      DI(2) => \flight[3]_i_2_n_0\,
      DI(1) => \flight[3]_i_3_n_0\,
      DI(0) => flight(0),
      O(3 downto 0) => next_flight(3 downto 0),
      S(3) => \flight[3]_i_4_n_0\,
      S(2) => \flight[3]_i_5_n_0\,
      S(1) => \flight[3]_i_6_n_0\,
      S(0) => \flight[3]_i_7_n_0\
    );
\flight_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_flight(4),
      Q => flight(4),
      R => SR(0)
    );
\flight_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_flight(5),
      Q => flight(5),
      R => SR(0)
    );
\flight_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_flight(6),
      Q => flight(6),
      R => SR(0)
    );
\flight_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_flight(7),
      Q => flight(7),
      R => SR(0)
    );
\flight_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \flight_reg[3]_i_1_n_0\,
      CO(3) => \NLW_flight_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \flight_reg[7]_i_1_n_1\,
      CO(1) => \flight_reg[7]_i_1_n_2\,
      CO(0) => \flight_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => flight(5 downto 3),
      O(3 downto 0) => next_flight(7 downto 4),
      S(3) => \flight[7]_i_2_n_0\,
      S(2) => \flight[7]_i_3_n_0\,
      S(1) => \flight[7]_i_4_n_0\,
      S(0) => \flight[7]_i_5_n_0\
    );
\full_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEFAA"
    )
        port map (
      I0 => full,
      I1 => \^cam_a_0_bits_data_reg[63]\,
      I2 => maybe_full_reg,
      I3 => state_0_reg,
      I4 => repeat_count_reg_0,
      I5 => \full_i_2__0_n_0\,
      O => full_reg
    );
\full_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^repeat_count_reg\,
      I1 => repeat_count_reg_0,
      I2 => resetn,
      O => \full_i_2__0_n_0\
    );
\ram_opcode[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => chiplink_auto_mbypass_out_c_valid,
      I1 => count_1_reg_0,
      O => hints_auto_in_c_valid
    );
\ram_opcode[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => full,
      I1 => state_0_reg,
      I2 => \^cam_a_0_bits_data_reg[63]\,
      I3 => maybe_full_reg,
      O => \ram_data_reg[0]\
    );
\ram_source[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => saved_source_2(0),
      I1 => full_1,
      I2 => mbypass_auto_in_1_c_bits_source(0),
      I3 => \^cam_a_0_bits_data_reg[63]\,
      I4 => \^divertprobes\,
      O => \ram_source_reg[3]\(0)
    );
\ram_source[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => saved_source_2(1),
      I1 => full_1,
      I2 => mbypass_auto_in_1_c_bits_source(1),
      I3 => \^cam_a_0_bits_data_reg[63]\,
      I4 => \^divertprobes\,
      O => \ram_source_reg[3]\(1)
    );
\ram_source[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => saved_source_2(2),
      I1 => full_1,
      I2 => mbypass_auto_in_1_c_bits_source(2),
      I3 => \^cam_a_0_bits_data_reg[63]\,
      I4 => \^divertprobes\,
      O => \ram_source_reg[3]\(2)
    );
repeat_count_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F11"
    )
        port map (
      I0 => state_0_reg,
      I1 => full,
      I2 => \^cam_a_0_bits_data_reg[63]\,
      I3 => maybe_full_reg,
      O => \^repeat_count_reg\
    );
\repeated_repeater_1/saved_param[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^cam_a_0_bits_data_reg[63]\,
      I1 => \^divertprobes\,
      I2 => full_reg_1,
      O => \saved_source_reg[1]\
    );
\ridx_ridx_bin[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^divertprobes\,
      I1 => \^cam_a_0_bits_data_reg[63]\,
      O => \ridx_ridx_bin_reg[1]\
    );
\stall_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => \cdc_reg_reg[9]\,
      I1 => \stall_counter_reg__0\(1),
      I2 => \stall_counter_reg__0\(0),
      I3 => \stall_counter_reg__0\(3),
      I4 => \stall_counter_reg__0\(2),
      O => \stall_counter[0]_i_1_n_0\
    );
\stall_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3C3C3C2"
    )
        port map (
      I0 => bypass_reg_rep_0,
      I1 => \stall_counter_reg__0\(1),
      I2 => \stall_counter_reg__0\(0),
      I3 => \stall_counter_reg__0\(3),
      I4 => \stall_counter_reg__0\(2),
      O => \p_0_in__2\(1)
    );
\stall_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE11EE10"
    )
        port map (
      I0 => \stall_counter_reg__0\(1),
      I1 => \stall_counter_reg__0\(0),
      I2 => \stall_counter_reg__0\(3),
      I3 => \stall_counter_reg__0\(2),
      I4 => \cdc_reg_reg[9]_0\,
      O => \p_0_in__2\(2)
    );
\stall_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E1F0E0F0E0F0E0"
    )
        port map (
      I0 => \stall_counter_reg__0\(1),
      I1 => \stall_counter_reg__0\(0),
      I2 => \stall_counter_reg__0\(3),
      I3 => \stall_counter_reg__0\(2),
      I4 => mbypass_auto_in_1_a_bits_size(0),
      I5 => bypass_reg_rep_0,
      O => \p_0_in__2\(3)
    );
\stall_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_11_in,
      D => \stall_counter[0]_i_1_n_0\,
      Q => \stall_counter_reg__0\(0),
      R => SR(0)
    );
\stall_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_11_in,
      D => \p_0_in__2\(1),
      Q => \stall_counter_reg__0\(1),
      R => SR(0)
    );
\stall_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_11_in,
      D => \p_0_in__2\(2),
      Q => \stall_counter_reg__0\(2),
      R => SR(0)
    );
\stall_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_11_in,
      D => \p_0_in__2\(3),
      Q => \stall_counter_reg__0\(3),
      R => SR(0)
    );
\state[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sinkd_io_q_valid\,
      I1 => valid_1,
      O => valid_1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_TLAtomicAutomata is
  port (
    muxStateEarly_1 : out STD_LOGIC;
    muxStateEarly_0 : out STD_LOGIC;
    \d_first_counter_reg[2]_0\ : out STD_LOGIC;
    \d_first_counter_reg[2]_1\ : out STD_LOGIC;
    \d_first_counter_reg[2]_2\ : out STD_LOGIC;
    \ram_data_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_data_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[63]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[62]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[61]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[59]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[58]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[57]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[56]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[54]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[53]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[52]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[51]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[50]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[49]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[48]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[46]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[45]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[44]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[43]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[42]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[41]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[38]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[37]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[36]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[35]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[34]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[33]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_data_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cam_d_0_denied : out STD_LOGIC;
    count_9_reg : out STD_LOGIC;
    \enq_ptr_value_reg[4]\ : out STD_LOGIC;
    count_9_reg_0 : out STD_LOGIC;
    \enq_ptr_value_reg[4]_0\ : out STD_LOGIC;
    count_9_reg_1 : out STD_LOGIC;
    \enq_ptr_value_reg[4]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_value_reg[4]_2\ : out STD_LOGIC;
    do_enq : out STD_LOGIC;
    count_9_reg_2 : out STD_LOGIC;
    do_enq_0 : out STD_LOGIC;
    count_9_reg_3 : out STD_LOGIC;
    do_enq_1 : out STD_LOGIC;
    count_9_reg_4 : out STD_LOGIC;
    do_enq_2 : out STD_LOGIC;
    \stalls_id_3_reg[1]\ : out STD_LOGIC;
    atomics_auto_in_a_ready : out STD_LOGIC;
    cam_d_0_data : out STD_LOGIC;
    \saved_opcode_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_replace : out STD_LOGIC;
    p_0_in5_in : out STD_LOGIC;
    xbar_auto_in_a_bits_address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_id_reg[3]\ : out STD_LOGIC;
    \saved_source_reg[6]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_id_reg[0]\ : out STD_LOGIC;
    \beatsLeft_reg[1]_0\ : out STD_LOGIC;
    indexes_lo_55 : out STD_LOGIC;
    indexes_lo_47 : out STD_LOGIC;
    indexes_lo_39 : out STD_LOGIC;
    indexes_lo_31 : out STD_LOGIC;
    indexes_lo_23 : out STD_LOGIC;
    indexes_lo_15 : out STD_LOGIC;
    indexes_lo_7 : out STD_LOGIC;
    \ram_data_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    axi4index_1_auto_in_arvalid : out STD_LOGIC;
    \enq_ptr_value_reg[4]_3\ : out STD_LOGIC;
    \enq_ptr_value_reg[4]_4\ : out STD_LOGIC;
    axi4index_1_auto_in_awvalid : out STD_LOGIC;
    \io_axi4_0_awid[0]\ : out STD_LOGIC;
    xbar_auto_in_a_bits_source : out STD_LOGIC_VECTOR ( 6 downto 0 );
    count_15_reg : out STD_LOGIC;
    count_14_reg : out STD_LOGIC;
    count_13_reg : out STD_LOGIC;
    count_11_reg : out STD_LOGIC;
    count_10_reg : out STD_LOGIC;
    count_12_reg : out STD_LOGIC;
    count_9_reg_5 : out STD_LOGIC;
    count_16_reg : out STD_LOGIC;
    io_enq_bits_extra_id : out STD_LOGIC;
    \ram_extra_id_reg[0]\ : out STD_LOGIC;
    \ram_id_reg[3]_0\ : out STD_LOGIC;
    maybe_full_reg : out STD_LOGIC;
    deq_io_enq_valid : out STD_LOGIC;
    maybe_full_reg_0 : out STD_LOGIC;
    out_arw_valid : out STD_LOGIC;
    \count_1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_1_reg[0]_0\ : out STD_LOGIC;
    \count_2_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_3_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_4_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_5_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_6_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_7_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    xbar_auto_in_a_bits_opcode : out STD_LOGIC_VECTOR ( 0 to 0 );
    write_6_reg : out STD_LOGIC;
    write_5_reg : out STD_LOGIC;
    write_4_reg : out STD_LOGIC;
    write_3_reg : out STD_LOGIC;
    write_2_reg : out STD_LOGIC;
    write_1_reg : out STD_LOGIC;
    write_reg : out STD_LOGIC;
    latch : out STD_LOGIC;
    io_axi4_0_araddr : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \saved_source_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_source_reg[0]_0\ : out STD_LOGIC;
    io_axi4_0_wvalid : out STD_LOGIC;
    count_901_out : out STD_LOGIC;
    count_1002_out : out STD_LOGIC;
    count_1103_out : out STD_LOGIC;
    count_1204_out : out STD_LOGIC;
    count_1305_out : out STD_LOGIC;
    count_1406_out : out STD_LOGIC;
    count_1507_out : out STD_LOGIC;
    count_1608_out : out STD_LOGIC;
    count_1709_out : out STD_LOGIC;
    count_18010_out : out STD_LOGIC;
    count_19011_out : out STD_LOGIC;
    count_20012_out : out STD_LOGIC;
    count_21013_out : out STD_LOGIC;
    count_22014_out : out STD_LOGIC;
    count_23015_out : out STD_LOGIC;
    \counter_reg[1]\ : out STD_LOGIC;
    xbar_auto_in_a_bits_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    io_axi4_0_arlen : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_len_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[2]_0\ : out STD_LOGIC;
    a_isPut : out STD_LOGIC;
    io_enq_bits_tl_state_source : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_size_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_id_reg[1]\ : out STD_LOGIC;
    p_29_in : out STD_LOGIC;
    \cam_a_0_bits_opcode_reg[0]_0\ : out STD_LOGIC;
    p_30_in : out STD_LOGIC;
    atomics_auto_in_d_bits_data : out STD_LOGIC_VECTOR ( 61 downto 0 );
    atomics_auto_in_d_bits_opcode : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_first : out STD_LOGIC;
    d_drop : out STD_LOGIC;
    \ram_strb_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_first_counter_reg[2]\ : out STD_LOGIC;
    \q_last_count_reg[4]\ : out STD_LOGIC;
    full_reg : out STD_LOGIC;
    xbar_auto_out_1_a_valid : out STD_LOGIC;
    \ram_source_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    count_9_reg_6 : out STD_LOGIC;
    count_9_reg_7 : out STD_LOGIC;
    count_9_reg_8 : out STD_LOGIC;
    count_9_reg_9 : out STD_LOGIC;
    count_9_reg_10 : out STD_LOGIC;
    count_9_reg_11 : out STD_LOGIC;
    io_axi4_0_arvalid : out STD_LOGIC;
    io_axi4_0_awvalid : out STD_LOGIC;
    resetn_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    \d_first_counter_reg[1]_0\ : in STD_LOGIC;
    \d_first_counter_reg[0]_0\ : in STD_LOGIC;
    cam_a_0_fifoId : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bypass_reg_rep : in STD_LOGIC;
    mbypass_auto_in_1_a_bits_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full_reg_0 : in STD_LOGIC;
    hints_auto_in_a_bits_mask : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fixer_1_auto_in_a_bits_opcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    cam_d_0_denied_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_value_reg[4]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_value_reg[4]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_1 : in STD_LOGIC;
    maybe_full_reg_2 : in STD_LOGIC;
    maybe_full_reg_3 : in STD_LOGIC;
    maybe_full_reg_4 : in STD_LOGIC;
    \enq_ptr_value_reg[4]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_value_reg[4]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_value_reg[4]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_reg_1 : in STD_LOGIC;
    muxStateEarly_0_3 : in STD_LOGIC;
    xbar_auto_in_d_bits_opcode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    xbar_auto_in_d_bits_source : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cam_a_0_bits_source_reg[0]_0\ : in STD_LOGIC;
    \cam_a_0_bits_source_reg[3]_0\ : in STD_LOGIC;
    \cam_a_0_bits_source_reg[6]_0\ : in STD_LOGIC;
    fixer_1_auto_in_a_bits_source : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_31_in : in STD_LOGIC;
    bypass : in STD_LOGIC;
    io_axi4_0_arready : in STD_LOGIC;
    \ram_id_reg[3]_1\ : in STD_LOGIC;
    \ram_id_reg[2]\ : in STD_LOGIC;
    maybe_full_reg_5 : in STD_LOGIC;
    maybe_full_reg_6 : in STD_LOGIC;
    maybe_full_reg_7 : in STD_LOGIC;
    io_axi4_0_awready : in STD_LOGIC;
    maybe_full_reg_8 : in STD_LOGIC;
    maybe_full_reg_9 : in STD_LOGIC;
    maybe_full_reg_10 : in STD_LOGIC;
    full_reg_2 : in STD_LOGIC;
    \ram_id_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maybe_full_reg_11 : in STD_LOGIC;
    state_1_reg_0 : in STD_LOGIC;
    \cam_a_0_bits_source_reg[2]_0\ : in STD_LOGIC;
    maybe_full : in STD_LOGIC;
    io_axi4_0_wready : in STD_LOGIC;
    queue_arw_deq_io_deq_ready : in STD_LOGIC;
    \count_1_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \b_delay_reg[0]\ : in STD_LOGIC;
    \count_2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_delay_reg[0]_0\ : in STD_LOGIC;
    \count_3_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_delay_reg[0]_1\ : in STD_LOGIC;
    \count_4_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \b_delay_reg[0]_2\ : in STD_LOGIC;
    \count_5_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \b_delay_reg[0]_3\ : in STD_LOGIC;
    \count_6_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \b_delay_reg[0]_4\ : in STD_LOGIC;
    \count_7_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \b_delay_reg[0]_5\ : in STD_LOGIC;
    doneAW : in STD_LOGIC;
    write_6 : in STD_LOGIC;
    write_5 : in STD_LOGIC;
    write_4 : in STD_LOGIC;
    write_3 : in STD_LOGIC;
    write_2 : in STD_LOGIC;
    write_1 : in STD_LOGIC;
    write : in STD_LOGIC;
    ram_wen : in STD_LOGIC;
    \saved_size_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full_reg_3 : in STD_LOGIC;
    state_0_reg_0 : in STD_LOGIC;
    d_ackd : in STD_LOGIC;
    resetn : in STD_LOGIC;
    fixer_1_auto_in_a_bits_address : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_addr_reg[29]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    maybe_full_4 : in STD_LOGIC;
    full : in STD_LOGIC;
    \b_delay_reg[0]_6\ : in STD_LOGIC;
    \b_delay_reg[0]_7\ : in STD_LOGIC;
    count_9 : in STD_LOGIC;
    \b_delay_reg[0]_8\ : in STD_LOGIC;
    count_10 : in STD_LOGIC;
    \b_delay_reg[0]_9\ : in STD_LOGIC;
    count_11 : in STD_LOGIC;
    \b_delay_reg[0]_10\ : in STD_LOGIC;
    count_12 : in STD_LOGIC;
    \b_delay_reg[0]_11\ : in STD_LOGIC;
    count_13 : in STD_LOGIC;
    \b_delay_reg[0]_12\ : in STD_LOGIC;
    count_14 : in STD_LOGIC;
    \b_delay_reg[0]_13\ : in STD_LOGIC;
    count_15 : in STD_LOGIC;
    \b_delay_reg[0]_14\ : in STD_LOGIC;
    count_16 : in STD_LOGIC;
    \b_delay_reg[0]_15\ : in STD_LOGIC;
    count_17 : in STD_LOGIC;
    count_18 : in STD_LOGIC;
    count_19 : in STD_LOGIC;
    count_20 : in STD_LOGIC;
    count_21 : in STD_LOGIC;
    count_22 : in STD_LOGIC;
    count_23 : in STD_LOGIC;
    \ram_len_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_3_reg[4]\ : in STD_LOGIC;
    count_13_reg_0 : in STD_LOGIC;
    write_1_reg_0 : in STD_LOGIC;
    \count_1_reg[0]_1\ : in STD_LOGIC;
    a_first : in STD_LOGIC;
    \count_4_reg[0]_0\ : in STD_LOGIC;
    \count_6_reg[0]_0\ : in STD_LOGIC;
    \count_5_reg[0]_0\ : in STD_LOGIC;
    \count_7_reg[0]_0\ : in STD_LOGIC;
    \ram_echo_tl_state_source_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    state_1_reg_1 : in STD_LOGIC;
    maybe_full_reg_12 : in STD_LOGIC;
    io_axi4_0_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \ram_source_reg[1]\ : in STD_LOGIC;
    \b_delay_reg[0]_16\ : in STD_LOGIC;
    \ram_source_reg[2]\ : in STD_LOGIC;
    \b_delay_reg[0]_17\ : in STD_LOGIC;
    chiplink_auto_mbypass_out_a_bits_data : in STD_LOGIC_VECTOR ( 16 downto 0 );
    saved_address : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full_reg_4 : in STD_LOGIC;
    chiplink_auto_mbypass_out_a_bits_address : in STD_LOGIC_VECTOR ( 2 downto 0 );
    saved_size : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_auto_mbypass_out_a_bits_size : in STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_size_reg[1]\ : in STD_LOGIC;
    \cdc_reg_reg[10]\ : in STD_LOGIC;
    bypass_reg_rep_0 : in STD_LOGIC;
    saved_source : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cdc_reg_reg[15]\ : in STD_LOGIC;
    chiplink_auto_mbypass_out_a_bits_source : in STD_LOGIC_VECTOR ( 1 downto 0 );
    a_isSupported : in STD_LOGIC;
    a_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_first_counter_reg[2]_0\ : in STD_LOGIC;
    repeat_count_reg : in STD_LOGIC;
    \saved_source_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    maybe_full_reg_13 : in STD_LOGIC;
    maybe_full_reg_14 : in STD_LOGIC;
    \ram_id_reg[1]_0\ : in STD_LOGIC;
    \cdc_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[0]\ : in STD_LOGIC;
    \r_2_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bypass_reg_rep_1 : in STD_LOGIC;
    fixer_1_auto_in_a_bits_param : in STD_LOGIC_VECTOR ( 0 to 0 );
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \saved_size_reg[0]\ : in STD_LOGIC;
    \saved_size_reg[1]_0\ : in STD_LOGIC;
    chiplink_auto_mbypass_out_a_bits_param : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cdc_reg_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_TLAtomicAutomata : entity is "FPGA_TLAtomicAutomata";
end meisha_chiplink_master_0_1_FPGA_TLAtomicAutomata;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_TLAtomicAutomata is
  signal \_T_38\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \_readys_T\ : STD_LOGIC;
  signal \_signext_a_T_8\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \_signext_d_T_8\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal allowed_1 : STD_LOGIC;
  signal \^atomics_auto_in_a_ready\ : STD_LOGIC;
  signal \^axi4index_1_auto_in_arvalid\ : STD_LOGIC;
  signal \^axi4index_1_auto_in_awvalid\ : STD_LOGIC;
  signal \beatsLeft[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \beatsLeft[0]_i_6_n_0\ : STD_LOGIC;
  signal \beatsLeft[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \beatsLeft[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \beatsLeft[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \beatsLeft_reg_n_0_[0]\ : STD_LOGIC;
  signal \beatsLeft_reg_n_0_[1]\ : STD_LOGIC;
  signal \beatsLeft_reg_n_0_[2]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[10]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[11]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[12]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[13]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[14]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[15]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[16]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[17]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[18]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[19]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[20]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[21]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[22]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[23]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[24]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[25]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[26]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[27]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[28]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[29]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[30]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[31]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[3]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[4]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[5]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[6]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[7]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[8]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg_n_0_[9]\ : STD_LOGIC;
  signal cam_a_0_bits_opcode : STD_LOGIC;
  signal \cam_a_0_bits_param_reg_n_0_[0]\ : STD_LOGIC;
  signal cam_a_0_bits_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cam_a_0_bits_source : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal cam_a_0_fifoId_reg_n_0 : STD_LOGIC;
  signal cam_a_0_lut : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \cam_a_0_lut[1]_i_1_n_0\ : STD_LOGIC;
  signal \cam_a_0_lut[3]_i_1_n_0\ : STD_LOGIC;
  signal \^cam_d_0_data\ : STD_LOGIC;
  signal \cam_d_0_data[63]_i_1_n_0\ : STD_LOGIC;
  signal \cam_d_0_data[63]_i_3_n_0\ : STD_LOGIC;
  signal \cam_d_0_data[63]_i_4_n_0\ : STD_LOGIC;
  signal \cam_d_0_data[63]_i_6_n_0\ : STD_LOGIC;
  signal cam_s_0_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cam_s_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \cam_s_0_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \cam_s_0_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \cam_s_0_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \^count_10_reg\ : STD_LOGIC;
  signal \^count_11_reg\ : STD_LOGIC;
  signal \^count_12_reg\ : STD_LOGIC;
  signal \^count_13_reg\ : STD_LOGIC;
  signal \^count_14_reg\ : STD_LOGIC;
  signal \^count_15_reg\ : STD_LOGIC;
  signal count_16_i_2_n_0 : STD_LOGIC;
  signal \^count_16_reg\ : STD_LOGIC;
  signal \^count_1_reg[0]_0\ : STD_LOGIC;
  signal count_23_i_2_n_0 : STD_LOGIC;
  signal \^count_9_reg_5\ : STD_LOGIC;
  signal \^d_first\ : STD_LOGIC;
  signal \d_first_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \d_first_counter[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \^d_first_counter_reg[2]_0\ : STD_LOGIC;
  signal \^d_first_counter_reg[2]_1\ : STD_LOGIC;
  signal \^d_first_counter_reg[2]_2\ : STD_LOGIC;
  signal \^d_replace\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^deq_io_enq_valid\ : STD_LOGIC;
  signal \^do_enq_0\ : STD_LOGIC;
  signal \^do_enq_1\ : STD_LOGIC;
  signal \^do_enq_2\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[4]\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[4]_0\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[4]_1\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[4]_2\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[4]_3\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[4]_4\ : STD_LOGIC;
  signal idle : STD_LOGIC;
  signal indexes_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_10 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_11 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_12 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_13 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_14 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_16 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_17 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_18 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_19 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_20 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_21 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_22 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_24 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_25 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_26 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_27 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_28 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_29 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_30 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_32 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_33 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_34 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_35 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_36 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_37 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_38 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_4 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_40 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_41 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_42 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_43 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_44 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_45 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_46 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_48 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_49 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_5 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_50 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_51 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_52 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_53 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_54 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_56 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_57 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_58 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_59 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_6 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_60 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_61 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_62 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_63 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_8 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_9 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indexes_hi_15 : STD_LOGIC;
  signal indexes_hi_23 : STD_LOGIC;
  signal indexes_hi_31 : STD_LOGIC;
  signal indexes_hi_39 : STD_LOGIC;
  signal indexes_hi_47 : STD_LOGIC;
  signal indexes_hi_55 : STD_LOGIC;
  signal indexes_hi_7 : STD_LOGIC;
  signal \^indexes_lo_15\ : STD_LOGIC;
  signal \^indexes_lo_23\ : STD_LOGIC;
  signal \^indexes_lo_31\ : STD_LOGIC;
  signal \^indexes_lo_39\ : STD_LOGIC;
  signal \^indexes_lo_47\ : STD_LOGIC;
  signal \^indexes_lo_55\ : STD_LOGIC;
  signal \^indexes_lo_7\ : STD_LOGIC;
  signal \^io_axi4_0_awid[0]\ : STD_LOGIC;
  signal \io_axi4_0_wdata[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[11]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[11]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[11]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[11]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \io_axi4_0_wdata[11]_INST_0_i_4_n_2\ : STD_LOGIC;
  signal \io_axi4_0_wdata[11]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \io_axi4_0_wdata[11]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[11]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[11]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[11]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[13]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[14]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[15]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[15]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[15]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[15]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[15]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \io_axi4_0_wdata[15]_INST_0_i_4_n_2\ : STD_LOGIC;
  signal \io_axi4_0_wdata[15]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \io_axi4_0_wdata[15]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[15]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[15]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[15]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[15]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[16]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[17]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[17]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[18]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[18]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[19]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[19]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[19]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[19]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[19]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[19]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[19]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \io_axi4_0_wdata[19]_INST_0_i_4_n_2\ : STD_LOGIC;
  signal \io_axi4_0_wdata[19]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \io_axi4_0_wdata[19]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[19]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[19]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[19]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[19]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[21]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[21]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[22]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[22]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[23]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[23]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[23]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[23]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[23]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[23]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[23]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[23]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \io_axi4_0_wdata[23]_INST_0_i_4_n_2\ : STD_LOGIC;
  signal \io_axi4_0_wdata[23]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \io_axi4_0_wdata[23]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[23]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[23]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[23]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[23]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[24]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[24]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[25]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[25]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[26]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[26]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[27]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[27]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[27]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[27]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[27]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[27]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[27]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \io_axi4_0_wdata[27]_INST_0_i_4_n_2\ : STD_LOGIC;
  signal \io_axi4_0_wdata[27]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \io_axi4_0_wdata[27]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[27]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[27]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[27]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[27]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[28]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[28]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[29]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[29]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[30]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[30]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[31]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[31]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[31]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[31]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[31]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[31]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[31]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \io_axi4_0_wdata[31]_INST_0_i_4_n_2\ : STD_LOGIC;
  signal \io_axi4_0_wdata[31]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \io_axi4_0_wdata[31]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[31]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[31]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[31]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[31]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[32]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[32]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[33]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[33]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[34]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[34]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[35]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[35]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[35]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[35]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[35]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[35]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[35]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[35]_INST_0_i_5_n_1\ : STD_LOGIC;
  signal \io_axi4_0_wdata[35]_INST_0_i_5_n_2\ : STD_LOGIC;
  signal \io_axi4_0_wdata[35]_INST_0_i_5_n_3\ : STD_LOGIC;
  signal \io_axi4_0_wdata[35]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[35]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[35]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[35]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[36]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[36]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[37]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[37]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[38]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[38]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[39]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[39]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[39]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[39]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[39]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[39]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[39]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[39]_INST_0_i_5_n_1\ : STD_LOGIC;
  signal \io_axi4_0_wdata[39]_INST_0_i_5_n_2\ : STD_LOGIC;
  signal \io_axi4_0_wdata[39]_INST_0_i_5_n_3\ : STD_LOGIC;
  signal \io_axi4_0_wdata[39]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[39]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[39]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[39]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[3]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \io_axi4_0_wdata[3]_INST_0_i_4_n_2\ : STD_LOGIC;
  signal \io_axi4_0_wdata[3]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \io_axi4_0_wdata[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[40]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[40]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[41]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[41]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[42]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[42]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[43]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[43]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[43]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[43]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[43]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[43]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[43]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \io_axi4_0_wdata[43]_INST_0_i_4_n_2\ : STD_LOGIC;
  signal \io_axi4_0_wdata[43]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \io_axi4_0_wdata[43]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[43]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[43]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[43]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[43]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[44]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[44]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[45]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[45]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[46]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[46]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[47]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[47]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[47]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[47]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[47]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[47]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[47]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[47]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[47]_INST_0_i_5_n_1\ : STD_LOGIC;
  signal \io_axi4_0_wdata[47]_INST_0_i_5_n_2\ : STD_LOGIC;
  signal \io_axi4_0_wdata[47]_INST_0_i_5_n_3\ : STD_LOGIC;
  signal \io_axi4_0_wdata[47]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[47]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[47]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[47]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[48]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[48]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[49]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[49]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[50]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[50]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[51]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[51]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[51]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[51]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[51]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[51]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[51]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[51]_INST_0_i_5_n_1\ : STD_LOGIC;
  signal \io_axi4_0_wdata[51]_INST_0_i_5_n_2\ : STD_LOGIC;
  signal \io_axi4_0_wdata[51]_INST_0_i_5_n_3\ : STD_LOGIC;
  signal \io_axi4_0_wdata[51]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[51]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[51]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[51]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[52]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[52]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[53]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[53]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[54]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[54]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[55]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[55]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[55]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[55]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[55]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[55]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[55]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[55]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \io_axi4_0_wdata[55]_INST_0_i_4_n_2\ : STD_LOGIC;
  signal \io_axi4_0_wdata[55]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \io_axi4_0_wdata[55]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[55]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[55]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[55]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[55]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[56]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[56]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[57]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[57]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[58]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[58]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[59]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[59]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[59]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[59]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[59]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[59]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[59]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \io_axi4_0_wdata[59]_INST_0_i_4_n_2\ : STD_LOGIC;
  signal \io_axi4_0_wdata[59]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \io_axi4_0_wdata[59]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[59]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[59]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[59]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[59]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[60]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[60]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[61]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[61]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[62]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[62]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[63]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[63]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[63]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[63]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[63]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[63]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[63]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \io_axi4_0_wdata[63]_INST_0_i_4_n_2\ : STD_LOGIC;
  signal \io_axi4_0_wdata[63]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \io_axi4_0_wdata[63]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[63]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[63]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[63]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[7]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \io_axi4_0_wdata[7]_INST_0_i_4_n_2\ : STD_LOGIC;
  signal \io_axi4_0_wdata[7]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \io_axi4_0_wdata[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_axi4_0_wdata[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_11_n_0 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_12_n_0 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_13_n_0 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_14_n_0 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_15_n_0 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_16_n_0 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_17_n_0 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_18_n_0 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_19_n_0 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_20_n_0 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_4_n_3 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_5_n_3 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_6_n_3 : STD_LOGIC;
  signal io_axi4_0_wvalid_INST_0_i_7_n_0 : STD_LOGIC;
  signal \^latch\ : STD_LOGIC;
  signal \^muxstateearly_0\ : STD_LOGIC;
  signal \^muxstateearly_1\ : STD_LOGIC;
  signal \^out_arw_valid\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal \^p_0_in5_in\ : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \^p_29_in\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \p_3_in__0\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal pick_a : STD_LOGIC;
  signal \q_last_count[4]_i_15_n_0\ : STD_LOGIC;
  signal \^ram_data_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[10]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[11]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[12]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[13]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[14]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[16]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[17]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[18]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[19]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[20]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[21]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[22]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[24]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[25]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[26]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[27]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[28]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[29]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[30]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[6]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_data_reg[9]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_extra_id_reg[0]\ : STD_LOGIC;
  signal \^ram_id_reg[0]\ : STD_LOGIC;
  signal \^ram_id_reg[3]\ : STD_LOGIC;
  signal \^ram_id_reg[3]_0\ : STD_LOGIC;
  signal \ram_opcode[2]_i_5_n_0\ : STD_LOGIC;
  signal \ram_opcode[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_opcode_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \^saved_data_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[33]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[34]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[35]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[36]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[37]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[38]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[40]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[41]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[42]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[43]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[44]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[45]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[46]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[48]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[49]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[50]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[51]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[52]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[53]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[54]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[56]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[57]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[58]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[59]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[60]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[61]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[62]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_data_reg[63]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_source_reg[0]_0\ : STD_LOGIC;
  signal \^saved_source_reg[6]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sel00 : STD_LOGIC;
  signal signbit_a : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal signbit_d : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal source_c_bits_a_mask : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal source_c_bits_a_mask_bit : STD_LOGIC;
  signal source_c_bits_a_mask_bit_1 : STD_LOGIC;
  signal \^stalls_id_3_reg[1]\ : STD_LOGIC;
  signal state_0 : STD_LOGIC;
  signal state_1 : STD_LOGIC;
  signal \tl2axi4/_bundleIn_0_a_ready_T\ : STD_LOGIC;
  signal \unsigned_\ : STD_LOGIC;
  signal wide_mask_hi_hi_hi : STD_LOGIC;
  signal wide_mask_hi_hi_lo : STD_LOGIC;
  signal wide_mask_hi_lo_hi : STD_LOGIC;
  signal wide_mask_hi_lo_lo : STD_LOGIC;
  signal wide_mask_lo_hi_hi : STD_LOGIC;
  signal wide_mask_lo_hi_lo : STD_LOGIC;
  signal wide_mask_lo_lo_hi : STD_LOGIC;
  signal wide_mask_lo_lo_lo : STD_LOGIC;
  signal \xbar/_requestAIO_T_24\ : STD_LOGIC;
  signal \xbar/_requestAIO_T_4\ : STD_LOGIC;
  signal \xbar/_requestAIO_T_9\ : STD_LOGIC;
  signal \xbar/requestAIO_0_0\ : STD_LOGIC;
  signal \xbar/requestAIO_0_1\ : STD_LOGIC;
  signal \^xbar_auto_in_a_bits_address\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^xbar_auto_in_a_bits_opcode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^xbar_auto_in_a_bits_size\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^xbar_auto_in_a_bits_source\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal xbar_auto_in_a_ready : STD_LOGIC;
  signal xbar_auto_in_a_valid : STD_LOGIC;
  signal xbar_auto_out_0_a_valid : STD_LOGIC;
  signal \^xbar_auto_out_1_a_valid\ : STD_LOGIC;
  signal \NLW_io_axi4_0_wdata[63]_INST_0_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_io_axi4_0_wvalid_INST_0_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_io_axi4_0_wvalid_INST_0_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_io_axi4_0_wvalid_INST_0_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_io_axi4_0_wvalid_INST_0_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_io_axi4_0_wvalid_INST_0_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_io_axi4_0_wvalid_INST_0_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_opcode_reg[2]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_opcode_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \beatsLeft[0]_i_6\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \beatsLeft[2]_i_2__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \beatsLeft[2]_i_3__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \beatsLeft[2]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \cam_a_0_bits_source[6]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of count_16_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of count_23_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \counter[1]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \d_first_counter[1]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \d_first_counter[2]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \io_axi4_0_arid[0]_INST_0_i_15\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \io_axi4_0_arid[0]_INST_0_i_6\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \io_axi4_0_arid[0]_INST_0_i_8\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \io_axi4_0_arid[0]_INST_0_i_9\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \io_axi4_0_arlen[1]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \io_axi4_0_arlen[3]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of io_axi4_0_arvalid_INST_0_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of io_axi4_0_awvalid_INST_0_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of io_axi4_0_awvalid_INST_0_i_3 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of io_axi4_0_bready_INST_0_i_7 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[15]_INST_0_i_13\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[15]_INST_0_i_14\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[23]_INST_0_i_14\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[47]_INST_0_i_14\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[63]_INST_0_i_13\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[63]_INST_0_i_14\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[63]_INST_0_i_17\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \io_axi4_0_wdata[63]_INST_0_i_19\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of io_axi4_0_wvalid_INST_0 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of io_axi4_0_wvalid_INST_0_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \maybe_full_i_1__35\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \q_last_count[4]_i_15\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ram_addr[15]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ram_addr[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ram_addr[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ram_addr[5]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ram_echo_tl_state_source[1]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ram_echo_tl_state_source[4]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ram_echo_tl_state_source[5]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ram_len[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ram_len[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ram_len[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ram_opcode[2]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ram_size[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ram_size[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ram_tl_state_size_reg_0_31_0_3_i_2__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of ram_tl_state_size_reg_0_31_0_3_i_4 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ram_wen[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \saved_data[63]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \saved_opcode[2]_i_1__0\ : label is "soft_lutpair19";
begin
  atomics_auto_in_a_ready <= \^atomics_auto_in_a_ready\;
  axi4index_1_auto_in_arvalid <= \^axi4index_1_auto_in_arvalid\;
  axi4index_1_auto_in_awvalid <= \^axi4index_1_auto_in_awvalid\;
  cam_d_0_data <= \^cam_d_0_data\;
  count_10_reg <= \^count_10_reg\;
  count_11_reg <= \^count_11_reg\;
  count_12_reg <= \^count_12_reg\;
  count_13_reg <= \^count_13_reg\;
  count_14_reg <= \^count_14_reg\;
  count_15_reg <= \^count_15_reg\;
  count_16_reg <= \^count_16_reg\;
  \count_1_reg[0]_0\ <= \^count_1_reg[0]_0\;
  count_9_reg_5 <= \^count_9_reg_5\;
  d_first <= \^d_first\;
  \d_first_counter_reg[2]_0\ <= \^d_first_counter_reg[2]_0\;
  \d_first_counter_reg[2]_1\ <= \^d_first_counter_reg[2]_1\;
  \d_first_counter_reg[2]_2\ <= \^d_first_counter_reg[2]_2\;
  d_replace <= \^d_replace\;
  deq_io_enq_valid <= \^deq_io_enq_valid\;
  do_enq_0 <= \^do_enq_0\;
  do_enq_1 <= \^do_enq_1\;
  do_enq_2 <= \^do_enq_2\;
  \enq_ptr_value_reg[4]\ <= \^enq_ptr_value_reg[4]\;
  \enq_ptr_value_reg[4]_0\ <= \^enq_ptr_value_reg[4]_0\;
  \enq_ptr_value_reg[4]_1\ <= \^enq_ptr_value_reg[4]_1\;
  \enq_ptr_value_reg[4]_2\ <= \^enq_ptr_value_reg[4]_2\;
  \enq_ptr_value_reg[4]_3\ <= \^enq_ptr_value_reg[4]_3\;
  \enq_ptr_value_reg[4]_4\ <= \^enq_ptr_value_reg[4]_4\;
  indexes_lo_15 <= \^indexes_lo_15\;
  indexes_lo_23 <= \^indexes_lo_23\;
  indexes_lo_31 <= \^indexes_lo_31\;
  indexes_lo_39 <= \^indexes_lo_39\;
  indexes_lo_47 <= \^indexes_lo_47\;
  indexes_lo_55 <= \^indexes_lo_55\;
  indexes_lo_7 <= \^indexes_lo_7\;
  \io_axi4_0_awid[0]\ <= \^io_axi4_0_awid[0]\;
  latch <= \^latch\;
  muxStateEarly_0 <= \^muxstateearly_0\;
  muxStateEarly_1 <= \^muxstateearly_1\;
  out_arw_valid <= \^out_arw_valid\;
  p_0_in5_in <= \^p_0_in5_in\;
  p_29_in <= \^p_29_in\;
  \ram_data_reg[0]\(0) <= \^ram_data_reg[0]\(0);
  \ram_data_reg[10]\(0) <= \^ram_data_reg[10]\(0);
  \ram_data_reg[11]\(0) <= \^ram_data_reg[11]\(0);
  \ram_data_reg[12]\(0) <= \^ram_data_reg[12]\(0);
  \ram_data_reg[13]\(0) <= \^ram_data_reg[13]\(0);
  \ram_data_reg[14]\(0) <= \^ram_data_reg[14]\(0);
  \ram_data_reg[16]\(0) <= \^ram_data_reg[16]\(0);
  \ram_data_reg[17]\(0) <= \^ram_data_reg[17]\(0);
  \ram_data_reg[18]\(0) <= \^ram_data_reg[18]\(0);
  \ram_data_reg[19]\(0) <= \^ram_data_reg[19]\(0);
  \ram_data_reg[1]\(0) <= \^ram_data_reg[1]\(0);
  \ram_data_reg[20]\(0) <= \^ram_data_reg[20]\(0);
  \ram_data_reg[21]\(0) <= \^ram_data_reg[21]\(0);
  \ram_data_reg[22]\(0) <= \^ram_data_reg[22]\(0);
  \ram_data_reg[24]\(0) <= \^ram_data_reg[24]\(0);
  \ram_data_reg[25]\(0) <= \^ram_data_reg[25]\(0);
  \ram_data_reg[26]\(0) <= \^ram_data_reg[26]\(0);
  \ram_data_reg[27]\(0) <= \^ram_data_reg[27]\(0);
  \ram_data_reg[28]\(0) <= \^ram_data_reg[28]\(0);
  \ram_data_reg[29]\(0) <= \^ram_data_reg[29]\(0);
  \ram_data_reg[2]\(0) <= \^ram_data_reg[2]\(0);
  \ram_data_reg[30]\(0) <= \^ram_data_reg[30]\(0);
  \ram_data_reg[3]\(0) <= \^ram_data_reg[3]\(0);
  \ram_data_reg[4]\(0) <= \^ram_data_reg[4]\(0);
  \ram_data_reg[5]\(0) <= \^ram_data_reg[5]\(0);
  \ram_data_reg[6]\(0) <= \^ram_data_reg[6]\(0);
  \ram_data_reg[8]\(0) <= \^ram_data_reg[8]\(0);
  \ram_data_reg[9]\(0) <= \^ram_data_reg[9]\(0);
  \ram_extra_id_reg[0]\ <= \^ram_extra_id_reg[0]\;
  \ram_id_reg[0]\ <= \^ram_id_reg[0]\;
  \ram_id_reg[3]\ <= \^ram_id_reg[3]\;
  \ram_id_reg[3]_0\ <= \^ram_id_reg[3]_0\;
  \saved_data_reg[32]\(0) <= \^saved_data_reg[32]\(0);
  \saved_data_reg[33]\(0) <= \^saved_data_reg[33]\(0);
  \saved_data_reg[34]\(0) <= \^saved_data_reg[34]\(0);
  \saved_data_reg[35]\(0) <= \^saved_data_reg[35]\(0);
  \saved_data_reg[36]\(0) <= \^saved_data_reg[36]\(0);
  \saved_data_reg[37]\(0) <= \^saved_data_reg[37]\(0);
  \saved_data_reg[38]\(0) <= \^saved_data_reg[38]\(0);
  \saved_data_reg[40]\(0) <= \^saved_data_reg[40]\(0);
  \saved_data_reg[41]\(0) <= \^saved_data_reg[41]\(0);
  \saved_data_reg[42]\(0) <= \^saved_data_reg[42]\(0);
  \saved_data_reg[43]\(0) <= \^saved_data_reg[43]\(0);
  \saved_data_reg[44]\(0) <= \^saved_data_reg[44]\(0);
  \saved_data_reg[45]\(0) <= \^saved_data_reg[45]\(0);
  \saved_data_reg[46]\(0) <= \^saved_data_reg[46]\(0);
  \saved_data_reg[48]\(0) <= \^saved_data_reg[48]\(0);
  \saved_data_reg[49]\(0) <= \^saved_data_reg[49]\(0);
  \saved_data_reg[50]\(0) <= \^saved_data_reg[50]\(0);
  \saved_data_reg[51]\(0) <= \^saved_data_reg[51]\(0);
  \saved_data_reg[52]\(0) <= \^saved_data_reg[52]\(0);
  \saved_data_reg[53]\(0) <= \^saved_data_reg[53]\(0);
  \saved_data_reg[54]\(0) <= \^saved_data_reg[54]\(0);
  \saved_data_reg[56]\(0) <= \^saved_data_reg[56]\(0);
  \saved_data_reg[57]\(0) <= \^saved_data_reg[57]\(0);
  \saved_data_reg[58]\(0) <= \^saved_data_reg[58]\(0);
  \saved_data_reg[59]\(0) <= \^saved_data_reg[59]\(0);
  \saved_data_reg[60]\(0) <= \^saved_data_reg[60]\(0);
  \saved_data_reg[61]\(0) <= \^saved_data_reg[61]\(0);
  \saved_data_reg[62]\(0) <= \^saved_data_reg[62]\(0);
  \saved_data_reg[63]\(0) <= \^saved_data_reg[63]\(0);
  \saved_source_reg[0]_0\ <= \^saved_source_reg[0]_0\;
  \saved_source_reg[6]\(4 downto 0) <= \^saved_source_reg[6]\(4 downto 0);
  \stalls_id_3_reg[1]\ <= \^stalls_id_3_reg[1]\;
  xbar_auto_in_a_bits_address(31 downto 0) <= \^xbar_auto_in_a_bits_address\(31 downto 0);
  xbar_auto_in_a_bits_opcode(0) <= \^xbar_auto_in_a_bits_opcode\(0);
  xbar_auto_in_a_bits_size(2 downto 0) <= \^xbar_auto_in_a_bits_size\(2 downto 0);
  xbar_auto_in_a_bits_source(6 downto 0) <= \^xbar_auto_in_a_bits_source\(6 downto 0);
  xbar_auto_out_1_a_valid <= \^xbar_auto_out_1_a_valid\;
\a_first_counter[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^stalls_id_3_reg[1]\,
      I1 => a_id(0),
      O => \a_first_counter_reg[2]\
    );
\beatsLeft[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF780078"
    )
        port map (
      I0 => xbar_auto_in_a_ready,
      I1 => xbar_auto_in_a_valid,
      I2 => \beatsLeft_reg_n_0_[0]\,
      I3 => \^latch\,
      I4 => \saved_size_reg[2]\(2),
      I5 => full_reg_3,
      O => \beatsLeft[0]_i_1__1_n_0\
    );
\beatsLeft[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0200000"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_opcode\(0),
      I1 => maybe_full_reg_11,
      I2 => \tl2axi4/_bundleIn_0_a_ready_T\,
      I3 => maybe_full_reg_12,
      I4 => \xbar/requestAIO_0_0\,
      I5 => \beatsLeft[0]_i_6_n_0\,
      O => xbar_auto_in_a_ready
    );
\beatsLeft[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0C0CFF080808"
    )
        port map (
      I0 => state_0,
      I1 => cam_s_0_state(1),
      I2 => cam_s_0_state(0),
      I3 => state_1,
      I4 => p_31_in,
      I5 => idle,
      O => xbar_auto_in_a_valid
    );
\beatsLeft[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFE"
    )
        port map (
      I0 => \xbar/_requestAIO_T_24\,
      I1 => \xbar/_requestAIO_T_4\,
      I2 => \xbar/_requestAIO_T_9\,
      I3 => \^xbar_auto_in_a_bits_address\(30),
      I4 => \^xbar_auto_in_a_bits_address\(31),
      O => \xbar/requestAIO_0_0\
    );
\beatsLeft[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \xbar/requestAIO_0_1\,
      I1 => full,
      I2 => maybe_full_4,
      O => \beatsLeft[0]_i_6_n_0\
    );
\beatsLeft[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000009F9"
    )
        port map (
      I0 => \beatsLeft_reg_n_0_[1]\,
      I1 => \beatsLeft[2]_i_2__2_n_0\,
      I2 => \^latch\,
      I3 => \saved_size_reg[0]\,
      I4 => full_reg_3,
      O => \beatsLeft[1]_i_1__0_n_0\
    );
\beatsLeft[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA900A9"
    )
        port map (
      I0 => \beatsLeft_reg_n_0_[2]\,
      I1 => \beatsLeft[2]_i_2__2_n_0\,
      I2 => \beatsLeft_reg_n_0_[1]\,
      I3 => \^latch\,
      I4 => \saved_size_reg[1]_0\,
      I5 => full_reg_3,
      O => \beatsLeft[2]_i_1__1_n_0\
    );
\beatsLeft[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => xbar_auto_in_a_ready,
      I1 => xbar_auto_in_a_valid,
      I2 => \beatsLeft_reg_n_0_[0]\,
      O => \beatsLeft[2]_i_2__2_n_0\
    );
\beatsLeft[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \beatsLeft_reg_n_0_[1]\,
      I1 => \beatsLeft_reg_n_0_[0]\,
      I2 => \beatsLeft_reg_n_0_[2]\,
      I3 => xbar_auto_in_a_ready,
      O => \^latch\
    );
\beatsLeft[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => p_31_in,
      I1 => cam_s_0_state(0),
      I2 => cam_s_0_state(1),
      O => \beatsLeft_reg[1]_0\
    );
\beatsLeft_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beatsLeft[0]_i_1__1_n_0\,
      Q => \beatsLeft_reg_n_0_[0]\,
      R => '0'
    );
\beatsLeft_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beatsLeft[1]_i_1__0_n_0\,
      Q => \beatsLeft_reg_n_0_[1]\,
      R => '0'
    );
\beatsLeft_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beatsLeft[2]_i_1__1_n_0\,
      Q => \beatsLeft_reg_n_0_[2]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(0),
      Q => \cam_a_0_bits_address_reg_n_0_[0]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(10),
      Q => \cam_a_0_bits_address_reg_n_0_[10]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(11),
      Q => \cam_a_0_bits_address_reg_n_0_[11]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(12),
      Q => \cam_a_0_bits_address_reg_n_0_[12]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(13),
      Q => \cam_a_0_bits_address_reg_n_0_[13]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(14),
      Q => \cam_a_0_bits_address_reg_n_0_[14]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(15),
      Q => \cam_a_0_bits_address_reg_n_0_[15]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(16),
      Q => \cam_a_0_bits_address_reg_n_0_[16]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(17),
      Q => \cam_a_0_bits_address_reg_n_0_[17]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(18),
      Q => \cam_a_0_bits_address_reg_n_0_[18]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(19),
      Q => \cam_a_0_bits_address_reg_n_0_[19]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(1),
      Q => source_c_bits_a_mask_bit_1,
      R => '0'
    );
\cam_a_0_bits_address_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(20),
      Q => \cam_a_0_bits_address_reg_n_0_[20]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(21),
      Q => \cam_a_0_bits_address_reg_n_0_[21]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(22),
      Q => \cam_a_0_bits_address_reg_n_0_[22]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(23),
      Q => \cam_a_0_bits_address_reg_n_0_[23]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(24),
      Q => \cam_a_0_bits_address_reg_n_0_[24]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(25),
      Q => \cam_a_0_bits_address_reg_n_0_[25]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(26),
      Q => \cam_a_0_bits_address_reg_n_0_[26]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(27),
      Q => \cam_a_0_bits_address_reg_n_0_[27]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(28),
      Q => \cam_a_0_bits_address_reg_n_0_[28]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(29),
      Q => \cam_a_0_bits_address_reg_n_0_[29]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(2),
      Q => source_c_bits_a_mask_bit,
      R => '0'
    );
\cam_a_0_bits_address_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(30),
      Q => \cam_a_0_bits_address_reg_n_0_[30]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(31),
      Q => \cam_a_0_bits_address_reg_n_0_[31]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(3),
      Q => \cam_a_0_bits_address_reg_n_0_[3]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(4),
      Q => \cam_a_0_bits_address_reg_n_0_[4]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(5),
      Q => \cam_a_0_bits_address_reg_n_0_[5]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(6),
      Q => \cam_a_0_bits_address_reg_n_0_[6]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(7),
      Q => \cam_a_0_bits_address_reg_n_0_[7]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(8),
      Q => \cam_a_0_bits_address_reg_n_0_[8]\,
      R => '0'
    );
\cam_a_0_bits_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_address(9),
      Q => \cam_a_0_bits_address_reg_n_0_[9]\,
      R => '0'
    );
\cam_a_0_bits_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(0),
      Q => indexes_0(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(10),
      Q => indexes_10(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(11),
      Q => indexes_11(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(12),
      Q => indexes_12(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(13),
      Q => indexes_13(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(14),
      Q => indexes_14(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(15),
      Q => indexes_hi_15,
      R => '0'
    );
\cam_a_0_bits_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(16),
      Q => indexes_16(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(17),
      Q => indexes_17(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(18),
      Q => indexes_18(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(19),
      Q => indexes_19(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(1),
      Q => indexes_1(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(20),
      Q => indexes_20(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(21),
      Q => indexes_21(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(22),
      Q => indexes_22(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(23),
      Q => indexes_hi_23,
      R => '0'
    );
\cam_a_0_bits_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(24),
      Q => indexes_24(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(25),
      Q => indexes_25(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(26),
      Q => indexes_26(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(27),
      Q => indexes_27(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(28),
      Q => indexes_28(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(29),
      Q => indexes_29(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(2),
      Q => indexes_2(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(30),
      Q => indexes_30(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(31),
      Q => indexes_hi_31,
      R => '0'
    );
\cam_a_0_bits_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(0),
      Q => indexes_32(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(1),
      Q => indexes_33(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(2),
      Q => indexes_34(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(3),
      Q => indexes_35(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(4),
      Q => indexes_36(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(5),
      Q => indexes_37(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(6),
      Q => indexes_38(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(7),
      Q => indexes_hi_39,
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(3),
      Q => indexes_3(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(8),
      Q => indexes_40(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(9),
      Q => indexes_41(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(10),
      Q => indexes_42(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(11),
      Q => indexes_43(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(12),
      Q => indexes_44(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(13),
      Q => indexes_45(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(14),
      Q => indexes_46(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(15),
      Q => indexes_hi_47,
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(16),
      Q => indexes_48(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(17),
      Q => indexes_49(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(4),
      Q => indexes_4(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(18),
      Q => indexes_50(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(19),
      Q => indexes_51(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(20),
      Q => indexes_52(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(21),
      Q => indexes_53(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(22),
      Q => indexes_54(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(23),
      Q => indexes_hi_55,
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(24),
      Q => indexes_56(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(25),
      Q => indexes_57(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(26),
      Q => indexes_58(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(27),
      Q => indexes_59(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(5),
      Q => indexes_5(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(28),
      Q => indexes_60(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(29),
      Q => indexes_61(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(30),
      Q => indexes_62(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => mbypass_auto_in_1_a_bits_data(31),
      Q => indexes_63(1),
      R => bypass_reg_rep
    );
\cam_a_0_bits_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(6),
      Q => indexes_6(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(7),
      Q => indexes_hi_7,
      R => '0'
    );
\cam_a_0_bits_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(8),
      Q => indexes_8(1),
      R => '0'
    );
\cam_a_0_bits_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => D(9),
      Q => indexes_9(1),
      R => '0'
    );
\cam_a_0_bits_mask_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => hints_auto_in_a_bits_mask(0),
      Q => wide_mask_lo_lo_lo,
      R => full_reg_0
    );
\cam_a_0_bits_mask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => hints_auto_in_a_bits_mask(1),
      Q => wide_mask_lo_lo_hi,
      R => full_reg_0
    );
\cam_a_0_bits_mask_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => hints_auto_in_a_bits_mask(2),
      Q => wide_mask_lo_hi_lo,
      R => full_reg_0
    );
\cam_a_0_bits_mask_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => hints_auto_in_a_bits_mask(3),
      Q => wide_mask_lo_hi_hi,
      R => full_reg_0
    );
\cam_a_0_bits_mask_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => hints_auto_in_a_bits_mask(4),
      Q => wide_mask_hi_lo_lo,
      R => full_reg_0
    );
\cam_a_0_bits_mask_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => hints_auto_in_a_bits_mask(5),
      Q => wide_mask_hi_lo_hi,
      R => full_reg_0
    );
\cam_a_0_bits_mask_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => hints_auto_in_a_bits_mask(6),
      Q => wide_mask_hi_hi_lo,
      R => full_reg_0
    );
\cam_a_0_bits_mask_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => hints_auto_in_a_bits_mask(7),
      Q => wide_mask_hi_hi_hi,
      R => full_reg_0
    );
\cam_a_0_bits_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_opcode(0),
      Q => cam_a_0_bits_opcode,
      R => '0'
    );
\cam_a_0_bits_param_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => chiplink_auto_mbypass_out_a_bits_param(0),
      Q => \cam_a_0_bits_param_reg_n_0_[0]\,
      R => full_reg_0
    );
\cam_a_0_bits_param_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => chiplink_auto_mbypass_out_a_bits_param(1),
      Q => \unsigned_\,
      R => full_reg_0
    );
\cam_a_0_bits_param_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => chiplink_auto_mbypass_out_a_bits_param(2),
      Q => sel00,
      R => full_reg_0
    );
\cam_a_0_bits_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => \saved_size_reg[2]\(0),
      Q => cam_a_0_bits_size(0),
      R => '0'
    );
\cam_a_0_bits_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => \saved_size_reg[2]\(1),
      Q => cam_a_0_bits_size(1),
      R => '0'
    );
\cam_a_0_bits_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => \saved_size_reg[2]\(2),
      Q => cam_a_0_bits_size(2),
      R => '0'
    );
\cam_a_0_bits_source[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"755575FFFFFFFFFF"
    )
        port map (
      I0 => p_31_in,
      I1 => cam_s_0_state(0),
      I2 => cam_s_0_state(1),
      I3 => idle,
      I4 => state_1,
      I5 => xbar_auto_in_a_ready,
      O => \cam_a_0_bits_opcode_reg[0]_0\
    );
\cam_a_0_bits_source[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cam_s_0_state(1),
      I1 => cam_s_0_state(0),
      O => \^p_0_in5_in\
    );
\cam_a_0_bits_source_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_source(0),
      Q => \^saved_source_reg[6]\(0),
      R => '0'
    );
\cam_a_0_bits_source_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_source(1),
      Q => cam_a_0_bits_source(1),
      R => '0'
    );
\cam_a_0_bits_source_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_source(2),
      Q => cam_a_0_bits_source(2),
      R => '0'
    );
\cam_a_0_bits_source_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_source(3),
      Q => \^saved_source_reg[6]\(1),
      R => '0'
    );
\cam_a_0_bits_source_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_source(4),
      Q => \^saved_source_reg[6]\(2),
      R => '0'
    );
\cam_a_0_bits_source_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_source(5),
      Q => \^saved_source_reg[6]\(3),
      R => '0'
    );
\cam_a_0_bits_source_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => fixer_1_auto_in_a_bits_source(6),
      Q => \^saved_source_reg[6]\(4),
      R => '0'
    );
cam_a_0_fifoId_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => CO(0),
      Q => cam_a_0_fifoId_reg_n_0,
      R => '0'
    );
\cam_a_0_lut[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAABFFFB"
    )
        port map (
      I0 => fixer_1_auto_in_a_bits_source(0),
      I1 => \cdc_reg_reg[7]\(1),
      I2 => state(1),
      I3 => state(0),
      I4 => \r_2_reg[1]\(1),
      I5 => bypass_reg_rep_1,
      O => \cam_a_0_lut[1]_i_1_n_0\
    );
\cam_a_0_lut[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00005404"
    )
        port map (
      I0 => fixer_1_auto_in_a_bits_source(0),
      I1 => \cdc_reg_reg[7]\(0),
      I2 => \state_reg[0]\,
      I3 => \r_2_reg[1]\(0),
      I4 => bypass_reg_rep_1,
      I5 => fixer_1_auto_in_a_bits_param(0),
      O => \cam_a_0_lut[3]_i_1_n_0\
    );
\cam_a_0_lut_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => \cam_a_0_lut[1]_i_1_n_0\,
      Q => cam_a_0_lut(1),
      R => '0'
    );
\cam_a_0_lut_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => \cdc_reg_reg[6]\(0),
      Q => cam_a_0_lut(2),
      R => '0'
    );
\cam_a_0_lut_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cam_a_0_fifoId,
      D => \cam_a_0_lut[3]_i_1_n_0\,
      Q => cam_a_0_lut(3),
      R => '0'
    );
\cam_d_0_data[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cam_d_0_data\,
      I1 => muxStateEarly_0_3,
      O => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => state_0_reg_0,
      I1 => \^d_first_counter_reg[2]_1\,
      I2 => \^d_first_counter_reg[2]_2\,
      I3 => \^d_first_counter_reg[2]_0\,
      I4 => d_ackd,
      I5 => \cam_d_0_data[63]_i_3_n_0\,
      O => \^cam_d_0_data\
    );
\cam_d_0_data[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \cam_d_0_data[63]_i_4_n_0\,
      I1 => \cam_a_0_bits_source_reg[0]_0\,
      I2 => \cam_d_0_data[63]_i_6_n_0\,
      I3 => \cam_a_0_bits_source_reg[3]_0\,
      I4 => \cam_a_0_bits_source_reg[6]_0\,
      I5 => \^p_0_in5_in\,
      O => \cam_d_0_data[63]_i_3_n_0\
    );
\cam_d_0_data[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900A900A90000A9"
    )
        port map (
      I0 => cam_a_0_bits_source(1),
      I1 => \ram_source_reg[1]\,
      I2 => \b_delay_reg[0]_16\,
      I3 => cam_a_0_bits_source(2),
      I4 => \ram_source_reg[2]\,
      I5 => \b_delay_reg[0]_17\,
      O => \cam_d_0_data[63]_i_4_n_0\
    );
\cam_d_0_data[63]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^saved_source_reg[6]\(2),
      I1 => xbar_auto_in_d_bits_source(1),
      I2 => \^saved_source_reg[6]\(3),
      I3 => xbar_auto_in_d_bits_source(2),
      O => \cam_d_0_data[63]_i_6_n_0\
    );
\cam_d_0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(0),
      Q => \^ram_data_reg[0]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(10),
      Q => \^ram_data_reg[10]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(11),
      Q => \^ram_data_reg[11]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(12),
      Q => \^ram_data_reg[12]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(13),
      Q => \^ram_data_reg[13]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(14),
      Q => \^ram_data_reg[14]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(15),
      Q => \^indexes_lo_15\,
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(16),
      Q => \^ram_data_reg[16]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(17),
      Q => \^ram_data_reg[17]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(18),
      Q => \^ram_data_reg[18]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(19),
      Q => \^ram_data_reg[19]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(1),
      Q => \^ram_data_reg[1]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(20),
      Q => \^ram_data_reg[20]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(21),
      Q => \^ram_data_reg[21]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(22),
      Q => \^ram_data_reg[22]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(23),
      Q => \^indexes_lo_23\,
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(24),
      Q => \^ram_data_reg[24]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(25),
      Q => \^ram_data_reg[25]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(26),
      Q => \^ram_data_reg[26]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(27),
      Q => \^ram_data_reg[27]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(28),
      Q => \^ram_data_reg[28]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(29),
      Q => \^ram_data_reg[29]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(2),
      Q => \^ram_data_reg[2]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(30),
      Q => \^ram_data_reg[30]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(31),
      Q => \^indexes_lo_31\,
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(32),
      Q => \^saved_data_reg[32]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(33),
      Q => \^saved_data_reg[33]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(34),
      Q => \^saved_data_reg[34]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(35),
      Q => \^saved_data_reg[35]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(36),
      Q => \^saved_data_reg[36]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(37),
      Q => \^saved_data_reg[37]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(38),
      Q => \^saved_data_reg[38]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(39),
      Q => \^indexes_lo_39\,
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(3),
      Q => \^ram_data_reg[3]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(40),
      Q => \^saved_data_reg[40]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(41),
      Q => \^saved_data_reg[41]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(42),
      Q => \^saved_data_reg[42]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(43),
      Q => \^saved_data_reg[43]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(44),
      Q => \^saved_data_reg[44]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(45),
      Q => \^saved_data_reg[45]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(46),
      Q => \^saved_data_reg[46]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(47),
      Q => \^indexes_lo_47\,
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(48),
      Q => \^saved_data_reg[48]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(49),
      Q => \^saved_data_reg[49]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(4),
      Q => \^ram_data_reg[4]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(50),
      Q => \^saved_data_reg[50]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(51),
      Q => \^saved_data_reg[51]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(52),
      Q => \^saved_data_reg[52]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(53),
      Q => \^saved_data_reg[53]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(54),
      Q => \^saved_data_reg[54]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(55),
      Q => \^indexes_lo_55\,
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(56),
      Q => \^saved_data_reg[56]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(57),
      Q => \^saved_data_reg[57]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(58),
      Q => \^saved_data_reg[58]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(59),
      Q => \^saved_data_reg[59]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(5),
      Q => \^ram_data_reg[5]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(60),
      Q => \^saved_data_reg[60]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(61),
      Q => \^saved_data_reg[61]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(62),
      Q => \^saved_data_reg[62]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(63),
      Q => \^saved_data_reg[63]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(6),
      Q => \^ram_data_reg[6]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(7),
      Q => \^indexes_lo_7\,
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(8),
      Q => \^ram_data_reg[8]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
\cam_d_0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cam_d_0_data\,
      D => io_axi4_0_rdata(9),
      Q => \^ram_data_reg[9]\(0),
      R => \cam_d_0_data[63]_i_1_n_0\
    );
cam_d_0_denied_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_d_0_denied_reg_0,
      Q => cam_d_0_denied,
      R => '0'
    );
\cam_s_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CEDE0000"
    )
        port map (
      I0 => cam_s_0_state(0),
      I1 => \cam_s_0_state[1]_i_4_n_0\,
      I2 => cam_a_0_fifoId,
      I3 => cam_s_0_state(1),
      I4 => resetn,
      I5 => \cam_s_0_state[1]_i_3_n_0\,
      O => \cam_s_0_state[0]_i_1_n_0\
    );
\cam_s_0_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA0FAA00AA30"
    )
        port map (
      I0 => d_ackd,
      I1 => cam_s_0_state(0),
      I2 => cam_a_0_fifoId,
      I3 => \cam_s_0_state[1]_i_3_n_0\,
      I4 => \cam_s_0_state[1]_i_4_n_0\,
      I5 => cam_s_0_state(1),
      O => \cam_s_0_state[1]_i_1_n_0\
    );
\cam_s_0_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => state_0_reg_0,
      I1 => \^d_first_counter_reg[2]_1\,
      I2 => \^d_first_counter_reg[2]_2\,
      I3 => \^d_first_counter_reg[2]_0\,
      I4 => \cam_d_0_data[63]_i_3_n_0\,
      O => \cam_s_0_state[1]_i_3_n_0\
    );
\cam_s_0_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAB000000000000"
    )
        port map (
      I0 => state_0,
      I1 => \beatsLeft_reg_n_0_[2]\,
      I2 => \beatsLeft_reg_n_0_[0]\,
      I3 => \beatsLeft_reg_n_0_[1]\,
      I4 => xbar_auto_in_a_ready,
      I5 => \_readys_T\,
      O => \cam_s_0_state[1]_i_4_n_0\
    );
\cam_s_0_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cam_s_0_state[0]_i_1_n_0\,
      Q => cam_s_0_state(0),
      R => '0'
    );
\cam_s_0_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cam_s_0_state[1]_i_1_n_0\,
      Q => cam_s_0_state(1),
      R => resetn_0
    );
count_10_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD2222D"
    )
        port map (
      I0 => count_16_i_2_n_0,
      I1 => \^count_10_reg\,
      I2 => \b_delay_reg[0]_6\,
      I3 => \b_delay_reg[0]_8\,
      I4 => count_10,
      O => count_1002_out
    );
count_11_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD2222D"
    )
        port map (
      I0 => count_16_i_2_n_0,
      I1 => \^count_11_reg\,
      I2 => \b_delay_reg[0]_6\,
      I3 => \b_delay_reg[0]_9\,
      I4 => count_11,
      O => count_1103_out
    );
count_12_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD2222D"
    )
        port map (
      I0 => count_16_i_2_n_0,
      I1 => \^count_12_reg\,
      I2 => \b_delay_reg[0]_6\,
      I3 => \b_delay_reg[0]_10\,
      I4 => count_12,
      O => count_1204_out
    );
count_13_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD2222D"
    )
        port map (
      I0 => count_16_i_2_n_0,
      I1 => \^count_13_reg\,
      I2 => \b_delay_reg[0]_6\,
      I3 => \b_delay_reg[0]_11\,
      I4 => count_13,
      O => count_1305_out
    );
count_14_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD2222D"
    )
        port map (
      I0 => count_16_i_2_n_0,
      I1 => \^count_14_reg\,
      I2 => \b_delay_reg[0]_6\,
      I3 => \b_delay_reg[0]_12\,
      I4 => count_14,
      O => count_1406_out
    );
count_15_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD2222D"
    )
        port map (
      I0 => count_16_i_2_n_0,
      I1 => \^count_15_reg\,
      I2 => \b_delay_reg[0]_6\,
      I3 => \b_delay_reg[0]_13\,
      I4 => count_15,
      O => count_1507_out
    );
count_16_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD2222D"
    )
        port map (
      I0 => count_16_i_2_n_0,
      I1 => \^count_16_reg\,
      I2 => \b_delay_reg[0]_6\,
      I3 => \b_delay_reg[0]_14\,
      I4 => count_16,
      O => count_1608_out
    );
count_16_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02220000"
    )
        port map (
      I0 => \^out_arw_valid\,
      I1 => maybe_full_reg_11,
      I2 => \^ram_extra_id_reg[0]\,
      I3 => \^xbar_auto_in_a_bits_source\(3),
      I4 => \^ram_id_reg[3]_0\,
      O => count_16_i_2_n_0
    );
count_16_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10BFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_source\(6),
      I1 => \^ram_id_reg[0]\,
      I2 => \^xbar_auto_in_a_bits_source\(0),
      I3 => full_reg_2,
      I4 => state_1_reg_0,
      I5 => \cam_a_0_bits_source_reg[2]_0\,
      O => \^count_16_reg\
    );
count_17_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD2222D"
    )
        port map (
      I0 => count_23_i_2_n_0,
      I1 => \^count_9_reg_5\,
      I2 => \b_delay_reg[0]_15\,
      I3 => \b_delay_reg[0]_7\,
      I4 => count_17,
      O => count_1709_out
    );
count_18_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD2222D"
    )
        port map (
      I0 => count_23_i_2_n_0,
      I1 => \^count_10_reg\,
      I2 => \b_delay_reg[0]_15\,
      I3 => \b_delay_reg[0]_8\,
      I4 => count_18,
      O => count_18010_out
    );
count_19_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD2222D"
    )
        port map (
      I0 => count_23_i_2_n_0,
      I1 => \^count_11_reg\,
      I2 => \b_delay_reg[0]_15\,
      I3 => \b_delay_reg[0]_9\,
      I4 => count_19,
      O => count_19011_out
    );
\count_1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^count_1_reg[0]_0\,
      I1 => \^count_9_reg_5\,
      I2 => \count_1_reg[4]\(0),
      I3 => \b_delay_reg[0]\,
      O => \count_1_reg[0]\(0)
    );
\count_1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEF40"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_source\(6),
      I1 => \^ram_id_reg[0]\,
      I2 => \^xbar_auto_in_a_bits_source\(0),
      I3 => full_reg_2,
      I4 => \cam_a_0_bits_source_reg[2]_0\,
      I5 => state_1_reg_0,
      O => \^count_9_reg_5\
    );
count_20_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD2222D"
    )
        port map (
      I0 => count_23_i_2_n_0,
      I1 => \^count_12_reg\,
      I2 => \b_delay_reg[0]_15\,
      I3 => \b_delay_reg[0]_10\,
      I4 => count_20,
      O => count_20012_out
    );
count_21_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD2222D"
    )
        port map (
      I0 => count_23_i_2_n_0,
      I1 => \^count_13_reg\,
      I2 => \b_delay_reg[0]_15\,
      I3 => \b_delay_reg[0]_11\,
      I4 => count_21,
      O => count_21013_out
    );
count_22_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD2222D"
    )
        port map (
      I0 => count_23_i_2_n_0,
      I1 => \^count_14_reg\,
      I2 => \b_delay_reg[0]_15\,
      I3 => \b_delay_reg[0]_12\,
      I4 => count_22,
      O => count_22014_out
    );
count_23_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD2222D"
    )
        port map (
      I0 => count_23_i_2_n_0,
      I1 => \^count_15_reg\,
      I2 => \b_delay_reg[0]_15\,
      I3 => \b_delay_reg[0]_13\,
      I4 => count_23,
      O => count_23015_out
    );
count_23_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^out_arw_valid\,
      I1 => maybe_full_reg_11,
      I2 => \^ram_extra_id_reg[0]\,
      I3 => \^xbar_auto_in_a_bits_source\(3),
      I4 => \^ram_id_reg[3]_0\,
      O => count_23_i_2_n_0
    );
\count_2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^count_1_reg[0]_0\,
      I1 => \^count_10_reg\,
      I2 => \count_2_reg[0]_0\(0),
      I3 => \b_delay_reg[0]_0\,
      O => \count_2_reg[0]\(0)
    );
\count_2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF10BF"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_source\(6),
      I1 => \^ram_id_reg[0]\,
      I2 => \^xbar_auto_in_a_bits_source\(0),
      I3 => full_reg_2,
      I4 => \cam_a_0_bits_source_reg[2]_0\,
      I5 => state_1_reg_0,
      O => \^count_10_reg\
    );
\count_3[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^count_1_reg[0]_0\,
      I1 => \^count_11_reg\,
      I2 => \count_3_reg[0]_0\(0),
      I3 => \b_delay_reg[0]_1\,
      O => \count_3_reg[0]\(0)
    );
\count_3[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF40FFFF"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_source\(6),
      I1 => \^ram_id_reg[0]\,
      I2 => \^xbar_auto_in_a_bits_source\(0),
      I3 => full_reg_2,
      I4 => state_1_reg_0,
      I5 => \cam_a_0_bits_source_reg[2]_0\,
      O => \^count_11_reg\
    );
\count_4[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^count_1_reg[0]_0\,
      I1 => \^count_12_reg\,
      I2 => \count_4_reg[4]\(0),
      I3 => \b_delay_reg[0]_2\,
      O => \count_4_reg[0]\(0)
    );
\count_4[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF10BFFFFFFFFF"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_source\(6),
      I1 => \^ram_id_reg[0]\,
      I2 => \^xbar_auto_in_a_bits_source\(0),
      I3 => full_reg_2,
      I4 => \cam_a_0_bits_source_reg[2]_0\,
      I5 => state_1_reg_0,
      O => \^count_12_reg\
    );
\count_5[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^count_1_reg[0]_0\,
      I1 => \^count_13_reg\,
      I2 => \count_5_reg[4]\(0),
      I3 => \b_delay_reg[0]_3\,
      O => \count_5_reg[0]\(0)
    );
\count_5[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF40FFFFFFFF"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_source\(6),
      I1 => \^ram_id_reg[0]\,
      I2 => \^xbar_auto_in_a_bits_source\(0),
      I3 => full_reg_2,
      I4 => state_1_reg_0,
      I5 => \cam_a_0_bits_source_reg[2]_0\,
      O => \^count_13_reg\
    );
\count_6[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^count_1_reg[0]_0\,
      I1 => \^count_14_reg\,
      I2 => \count_6_reg[4]\(0),
      I3 => \b_delay_reg[0]_4\,
      O => \count_6_reg[0]\(0)
    );
\count_6[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF10BFFFFFFFFF"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_source\(6),
      I1 => \^ram_id_reg[0]\,
      I2 => \^xbar_auto_in_a_bits_source\(0),
      I3 => full_reg_2,
      I4 => state_1_reg_0,
      I5 => \cam_a_0_bits_source_reg[2]_0\,
      O => \^count_14_reg\
    );
\count_7[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^count_1_reg[0]_0\,
      I1 => \^count_15_reg\,
      I2 => \count_7_reg[4]\(0),
      I3 => \b_delay_reg[0]_5\,
      O => \count_7_reg[0]\(0)
    );
\count_7[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000222"
    )
        port map (
      I0 => \^out_arw_valid\,
      I1 => maybe_full_reg_11,
      I2 => \^ram_extra_id_reg[0]\,
      I3 => \^xbar_auto_in_a_bits_source\(3),
      I4 => \^ram_id_reg[3]_0\,
      O => \^count_1_reg[0]_0\
    );
\count_7[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FFFFFFFFFFFF"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_source\(6),
      I1 => \^ram_id_reg[0]\,
      I2 => \^xbar_auto_in_a_bits_source\(0),
      I3 => full_reg_2,
      I4 => state_1_reg_0,
      I5 => \cam_a_0_bits_source_reg[2]_0\,
      O => \^count_15_reg\
    );
count_9_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD2222D"
    )
        port map (
      I0 => count_16_i_2_n_0,
      I1 => \^count_9_reg_5\,
      I2 => \b_delay_reg[0]_6\,
      I3 => \b_delay_reg[0]_7\,
      I4 => count_9,
      O => count_901_out
    );
\counter[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_size\(2),
      I1 => \^xbar_auto_in_a_bits_size\(1),
      I2 => \^xbar_auto_in_a_bits_size\(0),
      I3 => \^xbar_auto_in_a_bits_opcode\(0),
      O => \counter_reg[1]\
    );
\counter[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A200A200000000"
    )
        port map (
      I0 => \tl2axi4/_bundleIn_0_a_ready_T\,
      I1 => maybe_full,
      I2 => \^xbar_auto_in_a_bits_opcode\(0),
      I3 => maybe_full_reg_11,
      I4 => doneAW,
      I5 => xbar_auto_out_0_a_valid,
      O => \counter_reg[2]\(0)
    );
\counter[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0000000000000"
    )
        port map (
      I0 => cam_s_0_state(0),
      I1 => cam_s_0_state(1),
      I2 => idle,
      I3 => state_1,
      I4 => xbar_auto_in_a_ready,
      I5 => \^p_29_in\,
      O => \^atomics_auto_in_a_ready\
    );
\d_first_counter[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^d_first_counter_reg[2]_0\,
      I1 => \^d_first_counter_reg[2]_2\,
      I2 => \^d_first_counter_reg[2]_1\,
      O => \^d_first\
    );
\d_first_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA6AAA2"
    )
        port map (
      I0 => \^d_first_counter_reg[2]_0\,
      I1 => state_0_reg_0,
      I2 => \^d_first_counter_reg[2]_1\,
      I3 => \^d_first_counter_reg[2]_2\,
      I4 => state_1_reg_1,
      I5 => \d_first_counter[2]_i_3__0_n_0\,
      O => \d_first_counter[2]_i_1_n_0\
    );
\d_first_counter[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002FFFFFFFF"
    )
        port map (
      I0 => state_0_reg_0,
      I1 => \^d_first_counter_reg[2]_1\,
      I2 => \^d_first_counter_reg[2]_2\,
      I3 => \^d_first_counter_reg[2]_0\,
      I4 => xbar_auto_in_d_bits_opcode(0),
      I5 => resetn,
      O => \d_first_counter[2]_i_3__0_n_0\
    );
\d_first_counter[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d_replace\,
      I1 => xbar_auto_in_d_bits_opcode(0),
      O => atomics_auto_in_d_bits_opcode(0)
    );
\d_first_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d_first_counter_reg[0]_0\,
      Q => \^d_first_counter_reg[2]_2\,
      R => '0'
    );
\d_first_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d_first_counter_reg[1]_0\,
      Q => \^d_first_counter_reg[2]_1\,
      R => '0'
    );
\d_first_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d_first_counter[2]_i_1_n_0\,
      Q => \^d_first_counter_reg[2]_0\,
      R => '0'
    );
\elts_0_data[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[0]\(0),
      I1 => io_axi4_0_rdata(0),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(0)
    );
\elts_0_data[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[10]\(0),
      I1 => io_axi4_0_rdata(10),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(9)
    );
\elts_0_data[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[11]\(0),
      I1 => io_axi4_0_rdata(11),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(10)
    );
\elts_0_data[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[13]\(0),
      I1 => io_axi4_0_rdata(13),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(11)
    );
\elts_0_data[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[14]\(0),
      I1 => io_axi4_0_rdata(14),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(12)
    );
\elts_0_data[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^indexes_lo_15\,
      I1 => io_axi4_0_rdata(15),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(13)
    );
\elts_0_data[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[16]\(0),
      I1 => io_axi4_0_rdata(16),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(14)
    );
\elts_0_data[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[17]\(0),
      I1 => io_axi4_0_rdata(17),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(15)
    );
\elts_0_data[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[18]\(0),
      I1 => io_axi4_0_rdata(18),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(16)
    );
\elts_0_data[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[19]\(0),
      I1 => io_axi4_0_rdata(19),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(17)
    );
\elts_0_data[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[1]\(0),
      I1 => io_axi4_0_rdata(1),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(1)
    );
\elts_0_data[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[20]\(0),
      I1 => io_axi4_0_rdata(20),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(18)
    );
\elts_0_data[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[21]\(0),
      I1 => io_axi4_0_rdata(21),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(19)
    );
\elts_0_data[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[22]\(0),
      I1 => io_axi4_0_rdata(22),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(20)
    );
\elts_0_data[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^indexes_lo_23\,
      I1 => io_axi4_0_rdata(23),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(21)
    );
\elts_0_data[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[24]\(0),
      I1 => io_axi4_0_rdata(24),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(22)
    );
\elts_0_data[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[25]\(0),
      I1 => io_axi4_0_rdata(25),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(23)
    );
\elts_0_data[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[26]\(0),
      I1 => io_axi4_0_rdata(26),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(24)
    );
\elts_0_data[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[27]\(0),
      I1 => io_axi4_0_rdata(27),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(25)
    );
\elts_0_data[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[28]\(0),
      I1 => io_axi4_0_rdata(28),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(26)
    );
\elts_0_data[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[29]\(0),
      I1 => io_axi4_0_rdata(29),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(27)
    );
\elts_0_data[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[30]\(0),
      I1 => io_axi4_0_rdata(30),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(28)
    );
\elts_0_data[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^indexes_lo_31\,
      I1 => io_axi4_0_rdata(31),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(29)
    );
\elts_0_data[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[3]\(0),
      I1 => io_axi4_0_rdata(3),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(2)
    );
\elts_0_data[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[4]\(0),
      I1 => io_axi4_0_rdata(4),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(3)
    );
\elts_0_data[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[5]\(0),
      I1 => io_axi4_0_rdata(5),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(4)
    );
\elts_0_data[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[6]\(0),
      I1 => io_axi4_0_rdata(6),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(5)
    );
\elts_0_data[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^indexes_lo_7\,
      I1 => io_axi4_0_rdata(7),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(6)
    );
\elts_0_data[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[8]\(0),
      I1 => io_axi4_0_rdata(8),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(7)
    );
\elts_0_data[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^ram_data_reg[9]\(0),
      I1 => io_axi4_0_rdata(9),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(8)
    );
full_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEBBB00000000"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_opcode\(0),
      I1 => repeat_count_reg,
      I2 => \^xbar_auto_in_a_bits_size\(1),
      I3 => \^xbar_auto_in_a_bits_size\(0),
      I4 => \^xbar_auto_in_a_bits_size\(2),
      I5 => \^xbar_auto_out_1_a_valid\,
      O => full_reg
    );
\io_axi4_0_araddr[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(0),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[0]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(0),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(0)
    );
\io_axi4_0_araddr[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(9),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[10]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(10),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(9)
    );
\io_axi4_0_araddr[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(10),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[11]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(11),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(10)
    );
\io_axi4_0_araddr[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(11),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[12]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(12),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(11)
    );
\io_axi4_0_araddr[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(12),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[13]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(13),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(12)
    );
\io_axi4_0_araddr[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(13),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[14]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(14),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(13)
    );
\io_axi4_0_araddr[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(14),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[15]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(15),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(14)
    );
\io_axi4_0_araddr[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(15),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[16]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(16),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(15)
    );
\io_axi4_0_araddr[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(16),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[17]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(17),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(16)
    );
\io_axi4_0_araddr[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(17),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[18]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(18),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(17)
    );
\io_axi4_0_araddr[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(18),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[19]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(19),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(18)
    );
\io_axi4_0_araddr[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(1),
      I1 => maybe_full_reg_11,
      I2 => source_c_bits_a_mask_bit_1,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(1),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(1)
    );
\io_axi4_0_araddr[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(19),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[20]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(20),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(19)
    );
\io_axi4_0_araddr[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(20),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[21]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(21),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(20)
    );
\io_axi4_0_araddr[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(21),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[22]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(22),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(21)
    );
\io_axi4_0_araddr[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(22),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[23]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(23),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(22)
    );
\io_axi4_0_araddr[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(23),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[24]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(24),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(23)
    );
\io_axi4_0_araddr[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(24),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[25]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(25),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(24)
    );
\io_axi4_0_araddr[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(25),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[26]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(26),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(25)
    );
\io_axi4_0_araddr[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(26),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[27]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(27),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(26)
    );
\io_axi4_0_araddr[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F888F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[28]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(28),
      I3 => \^muxstateearly_1\,
      I4 => \ram_addr_reg[29]\(27),
      I5 => maybe_full_reg_11,
      O => io_axi4_0_araddr(27)
    );
\io_axi4_0_araddr[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F888F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[29]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(29),
      I3 => \^muxstateearly_1\,
      I4 => \ram_addr_reg[29]\(28),
      I5 => maybe_full_reg_11,
      O => io_axi4_0_araddr(28)
    );
\io_axi4_0_araddr[29]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF200000002"
    )
        port map (
      I0 => cam_s_0_state(1),
      I1 => cam_s_0_state(0),
      I2 => \beatsLeft_reg_n_0_[2]\,
      I3 => \beatsLeft_reg_n_0_[0]\,
      I4 => \beatsLeft_reg_n_0_[1]\,
      I5 => state_0,
      O => \^muxstateearly_0\
    );
\io_axi4_0_araddr[29]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF200000002"
    )
        port map (
      I0 => p_31_in,
      I1 => \_readys_T\,
      I2 => \beatsLeft_reg_n_0_[2]\,
      I3 => \beatsLeft_reg_n_0_[0]\,
      I4 => \beatsLeft_reg_n_0_[1]\,
      I5 => state_1,
      O => \^muxstateearly_1\
    );
\io_axi4_0_araddr[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => source_c_bits_a_mask_bit,
      I1 => \^muxstateearly_0\,
      I2 => saved_address(2),
      I3 => full_reg_4,
      I4 => chiplink_auto_mbypass_out_a_bits_address(2),
      I5 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(2)
    );
\io_axi4_0_araddr[30]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[30]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(30),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(30)
    );
\io_axi4_0_araddr[31]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[31]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(31),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(31)
    );
\io_axi4_0_araddr[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(2),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[3]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(3),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(2)
    );
\io_axi4_0_araddr[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(3),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[4]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(4),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(3)
    );
\io_axi4_0_araddr[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(4),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[5]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(5),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(4)
    );
\io_axi4_0_araddr[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(5),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[6]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(6),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(5)
    );
\io_axi4_0_araddr[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(6),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[7]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(7),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(6)
    );
\io_axi4_0_araddr[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(7),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[8]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(8),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(7)
    );
\io_axi4_0_araddr[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_addr_reg[29]\(8),
      I1 => maybe_full_reg_11,
      I2 => \cam_a_0_bits_address_reg_n_0_[9]\,
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_address(9),
      I5 => \^muxstateearly_1\,
      O => io_axi4_0_araddr(8)
    );
\io_axi4_0_arid[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000EF40EF40"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_source\(6),
      I1 => \^ram_id_reg[0]\,
      I2 => \^xbar_auto_in_a_bits_source\(0),
      I3 => full_reg_2,
      I4 => \ram_id_reg[4]\(0),
      I5 => maybe_full_reg_11,
      O => \^io_axi4_0_awid[0]\
    );
\io_axi4_0_arid[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \^saved_source_reg[6]\(4),
      I1 => \^muxstateearly_0\,
      I2 => saved_source(2),
      I3 => full_reg_4,
      I4 => \cdc_reg_reg[15]\,
      I5 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_source\(6)
    );
\io_axi4_0_arid[0]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FF51111"
    )
        port map (
      I0 => cam_s_0_state(1),
      I1 => cam_s_0_state(0),
      I2 => CO(0),
      I3 => cam_a_0_fifoId_reg_n_0,
      I4 => a_isSupported,
      O => \^p_29_in\
    );
\io_axi4_0_arid[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A00CEC00A0"
    )
        port map (
      I0 => fixer_1_auto_in_a_bits_source(5),
      I1 => \^saved_source_reg[6]\(3),
      I2 => \^muxstateearly_1\,
      I3 => fixer_1_auto_in_a_bits_source(4),
      I4 => \^muxstateearly_0\,
      I5 => \^saved_source_reg[6]\(2),
      O => \^ram_id_reg[0]\
    );
\io_axi4_0_arid[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEEEEAAEAAAAA"
    )
        port map (
      I0 => \_T_38\(0),
      I1 => fixer_1_auto_in_a_bits_source(0),
      I2 => p_31_in,
      I3 => \_readys_T\,
      I4 => idle,
      I5 => state_1,
      O => \^xbar_auto_in_a_bits_source\(0)
    );
\io_axi4_0_arid[0]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^muxstateearly_0\,
      I1 => \^saved_source_reg[6]\(0),
      O => \_T_38\(0)
    );
\io_axi4_0_arid[0]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cam_s_0_state(1),
      I1 => cam_s_0_state(0),
      O => \_readys_T\
    );
\io_axi4_0_arid[0]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \beatsLeft_reg_n_0_[2]\,
      I1 => \beatsLeft_reg_n_0_[0]\,
      I2 => \beatsLeft_reg_n_0_[1]\,
      O => idle
    );
\io_axi4_0_arid[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECECA000E000A000"
    )
        port map (
      I0 => fixer_1_auto_in_a_bits_source(4),
      I1 => \^saved_source_reg[6]\(2),
      I2 => \^muxstateearly_1\,
      I3 => fixer_1_auto_in_a_bits_source(5),
      I4 => \^muxstateearly_0\,
      I5 => \^saved_source_reg[6]\(3),
      O => \ram_id_reg[1]\
    );
\io_axi4_0_arid[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202020220"
    )
        port map (
      I0 => \^ram_id_reg[3]\,
      I1 => \^xbar_auto_in_a_bits_source\(6),
      I2 => \^xbar_auto_in_a_bits_source\(3),
      I3 => \^xbar_auto_in_a_bits_source\(2),
      I4 => \^xbar_auto_in_a_bits_source\(1),
      I5 => \^xbar_auto_in_a_bits_source\(0),
      O => \^ram_id_reg[3]_0\
    );
\io_axi4_0_arid[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F5F03130F5F"
    )
        port map (
      I0 => fixer_1_auto_in_a_bits_source(4),
      I1 => \^saved_source_reg[6]\(2),
      I2 => \^muxstateearly_1\,
      I3 => fixer_1_auto_in_a_bits_source(5),
      I4 => \^muxstateearly_0\,
      I5 => \^saved_source_reg[6]\(3),
      O => \^ram_id_reg[3]\
    );
\io_axi4_0_arlen[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \ram_len_reg[3]_0\(0),
      I1 => maybe_full_reg_11,
      I2 => \^xbar_auto_in_a_bits_size\(0),
      I3 => \^xbar_auto_in_a_bits_size\(1),
      I4 => \^xbar_auto_in_a_bits_size\(2),
      O => io_axi4_0_arlen(0)
    );
\io_axi4_0_arlen[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => \ram_len_reg[3]_0\(1),
      I1 => \^xbar_auto_in_a_bits_size\(2),
      I2 => \^xbar_auto_in_a_bits_size\(1),
      I3 => \^xbar_auto_in_a_bits_size\(0),
      I4 => maybe_full_reg_11,
      O => io_axi4_0_arlen(1)
    );
\io_axi4_0_arlen[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => cam_a_0_bits_size(2),
      I1 => \^muxstateearly_0\,
      I2 => \saved_size_reg[2]\(2),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_size\(2)
    );
\io_axi4_0_arlen[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => cam_a_0_bits_size(1),
      I1 => \^muxstateearly_0\,
      I2 => \saved_size_reg[1]\,
      I3 => full_reg_4,
      I4 => \cdc_reg_reg[10]\,
      I5 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_size\(1)
    );
\io_axi4_0_arlen[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => cam_a_0_bits_size(0),
      I1 => \^muxstateearly_0\,
      I2 => saved_size(0),
      I3 => full_reg_4,
      I4 => chiplink_auto_mbypass_out_a_bits_size(0),
      I5 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_size\(0)
    );
io_axi4_0_arvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi4index_1_auto_in_arvalid\,
      I1 => maybe_full_reg_13,
      O => io_axi4_0_arvalid
    );
io_axi4_0_arvalid_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_opcode\(0),
      I1 => \^out_arw_valid\,
      I2 => maybe_full_reg_11,
      I3 => ram_wen,
      O => \^axi4index_1_auto_in_arvalid\
    );
io_axi4_0_awvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi4index_1_auto_in_awvalid\,
      I1 => maybe_full_reg_14,
      O => io_axi4_0_awvalid
    );
io_axi4_0_awvalid_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_opcode\(0),
      I1 => \^out_arw_valid\,
      I2 => maybe_full_reg_11,
      I3 => ram_wen,
      O => \^axi4index_1_auto_in_awvalid\
    );
io_axi4_0_awvalid_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA020000"
    )
        port map (
      I0 => xbar_auto_out_0_a_valid,
      I1 => doneAW,
      I2 => maybe_full,
      I3 => \^xbar_auto_in_a_bits_opcode\(0),
      I4 => \tl2axi4/_bundleIn_0_a_ready_T\,
      O => \^out_arw_valid\
    );
io_axi4_0_bready_INST_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \cam_d_0_data[63]_i_3_n_0\,
      I1 => \^d_first_counter_reg[2]_0\,
      I2 => \^d_first_counter_reg[2]_2\,
      I3 => \^d_first_counter_reg[2]_1\,
      I4 => d_ackd,
      O => d_drop
    );
\io_axi4_0_wdata[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[0]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[0]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(0),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(0)
    );
\io_axi4_0_wdata[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(0),
      I1 => sel00,
      I2 => \^ram_data_reg[0]\(0),
      I3 => indexes_0(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[0]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[0]\(0),
      I3 => indexes_0(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[0]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[10]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[10]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[10]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(10),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(10)
    );
\io_axi4_0_wdata[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(10),
      I1 => sel00,
      I2 => \^ram_data_reg[10]\(0),
      I3 => indexes_10(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[10]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[10]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[10]\(0),
      I3 => indexes_10(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[10]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[11]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[11]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[11]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(11),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(11)
    );
\io_axi4_0_wdata[11]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_10(1),
      I1 => signbit_a(1),
      I2 => signbit_d(1),
      I3 => wide_mask_lo_lo_hi,
      I4 => \^ram_data_reg[10]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[11]_INST_0_i_10_n_0\
    );
\io_axi4_0_wdata[11]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_9(1),
      I1 => signbit_a(1),
      I2 => signbit_d(1),
      I3 => wide_mask_lo_lo_hi,
      I4 => \^ram_data_reg[9]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[11]_INST_0_i_11_n_0\
    );
\io_axi4_0_wdata[11]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_8(1),
      I1 => signbit_a(1),
      I2 => signbit_d(1),
      I3 => wide_mask_lo_lo_hi,
      I4 => \^ram_data_reg[8]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[11]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[11]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(11),
      I1 => sel00,
      I2 => \^ram_data_reg[11]\(0),
      I3 => indexes_11(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[11]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[11]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[11]\(0),
      I3 => indexes_11(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[11]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[11]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \io_axi4_0_wdata[7]_INST_0_i_4_n_0\,
      CO(3) => \io_axi4_0_wdata[11]_INST_0_i_4_n_0\,
      CO(2) => \io_axi4_0_wdata[11]_INST_0_i_4_n_1\,
      CO(1) => \io_axi4_0_wdata[11]_INST_0_i_4_n_2\,
      CO(0) => \io_axi4_0_wdata[11]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \io_axi4_0_wdata[11]_INST_0_i_5_n_0\,
      DI(2) => \io_axi4_0_wdata[11]_INST_0_i_6_n_0\,
      DI(1) => \io_axi4_0_wdata[11]_INST_0_i_7_n_0\,
      DI(0) => \io_axi4_0_wdata[11]_INST_0_i_8_n_0\,
      O(3 downto 0) => data1(11 downto 8),
      S(3) => \io_axi4_0_wdata[11]_INST_0_i_9_n_0\,
      S(2) => \io_axi4_0_wdata[11]_INST_0_i_10_n_0\,
      S(1) => \io_axi4_0_wdata[11]_INST_0_i_11_n_0\,
      S(0) => \io_axi4_0_wdata[11]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[11]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wide_mask_lo_lo_lo,
      I1 => indexes_hi_7,
      I2 => wide_mask_lo_lo_hi,
      I3 => indexes_11(1),
      O => \io_axi4_0_wdata[11]_INST_0_i_5_n_0\
    );
\io_axi4_0_wdata[11]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wide_mask_lo_lo_lo,
      I1 => indexes_hi_7,
      I2 => wide_mask_lo_lo_hi,
      I3 => indexes_10(1),
      O => \io_axi4_0_wdata[11]_INST_0_i_6_n_0\
    );
\io_axi4_0_wdata[11]_INST_0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wide_mask_lo_lo_lo,
      I1 => indexes_hi_7,
      I2 => wide_mask_lo_lo_hi,
      I3 => indexes_9(1),
      O => \io_axi4_0_wdata[11]_INST_0_i_7_n_0\
    );
\io_axi4_0_wdata[11]_INST_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wide_mask_lo_lo_lo,
      I1 => indexes_hi_7,
      I2 => wide_mask_lo_lo_hi,
      I3 => indexes_8(1),
      O => \io_axi4_0_wdata[11]_INST_0_i_8_n_0\
    );
\io_axi4_0_wdata[11]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_11(1),
      I1 => signbit_a(1),
      I2 => signbit_d(1),
      I3 => wide_mask_lo_lo_hi,
      I4 => \^ram_data_reg[11]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[11]_INST_0_i_9_n_0\
    );
\io_axi4_0_wdata[12]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[12]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[12]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(12),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(12)
    );
\io_axi4_0_wdata[12]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(12),
      I1 => sel00,
      I2 => \^ram_data_reg[12]\(0),
      I3 => indexes_12(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[12]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[12]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[12]\(0),
      I3 => indexes_12(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[12]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[13]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[13]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[13]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(13),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(13)
    );
\io_axi4_0_wdata[13]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(13),
      I1 => sel00,
      I2 => \^ram_data_reg[13]\(0),
      I3 => indexes_13(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[13]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[13]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[13]\(0),
      I3 => indexes_13(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[13]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[14]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[14]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[14]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(14),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(14)
    );
\io_axi4_0_wdata[14]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(14),
      I1 => sel00,
      I2 => \^ram_data_reg[14]\(0),
      I3 => indexes_14(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[14]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[14]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[14]\(0),
      I3 => indexes_14(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[14]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[15]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[15]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[15]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(15),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(15)
    );
\io_axi4_0_wdata[15]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_14(1),
      I1 => signbit_a(1),
      I2 => signbit_d(1),
      I3 => wide_mask_lo_lo_hi,
      I4 => \^ram_data_reg[14]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[15]_INST_0_i_10_n_0\
    );
\io_axi4_0_wdata[15]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_13(1),
      I1 => signbit_a(1),
      I2 => signbit_d(1),
      I3 => wide_mask_lo_lo_hi,
      I4 => \^ram_data_reg[13]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[15]_INST_0_i_11_n_0\
    );
\io_axi4_0_wdata[15]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_12(1),
      I1 => signbit_a(1),
      I2 => signbit_d(1),
      I3 => wide_mask_lo_lo_hi,
      I4 => \^ram_data_reg[12]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[15]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[15]_INST_0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => indexes_hi_7,
      I1 => wide_mask_lo_lo_hi,
      I2 => wide_mask_lo_lo_lo,
      O => signbit_a(1)
    );
\io_axi4_0_wdata[15]_INST_0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^indexes_lo_7\,
      I1 => wide_mask_lo_lo_hi,
      I2 => wide_mask_lo_lo_lo,
      O => signbit_d(1)
    );
\io_axi4_0_wdata[15]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(15),
      I1 => sel00,
      I2 => \^indexes_lo_15\,
      I3 => indexes_hi_15,
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[15]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[15]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^indexes_lo_15\,
      I3 => indexes_hi_15,
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[15]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[15]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \io_axi4_0_wdata[11]_INST_0_i_4_n_0\,
      CO(3) => \io_axi4_0_wdata[15]_INST_0_i_4_n_0\,
      CO(2) => \io_axi4_0_wdata[15]_INST_0_i_4_n_1\,
      CO(1) => \io_axi4_0_wdata[15]_INST_0_i_4_n_2\,
      CO(0) => \io_axi4_0_wdata[15]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \io_axi4_0_wdata[15]_INST_0_i_5_n_0\,
      DI(2) => \io_axi4_0_wdata[15]_INST_0_i_6_n_0\,
      DI(1) => \io_axi4_0_wdata[15]_INST_0_i_7_n_0\,
      DI(0) => \io_axi4_0_wdata[15]_INST_0_i_8_n_0\,
      O(3 downto 0) => data1(15 downto 12),
      S(3) => \io_axi4_0_wdata[15]_INST_0_i_9_n_0\,
      S(2) => \io_axi4_0_wdata[15]_INST_0_i_10_n_0\,
      S(1) => \io_axi4_0_wdata[15]_INST_0_i_11_n_0\,
      S(0) => \io_axi4_0_wdata[15]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[15]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wide_mask_lo_lo_lo,
      I1 => indexes_hi_7,
      I2 => wide_mask_lo_lo_hi,
      I3 => indexes_hi_15,
      O => \io_axi4_0_wdata[15]_INST_0_i_5_n_0\
    );
\io_axi4_0_wdata[15]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wide_mask_lo_lo_lo,
      I1 => indexes_hi_7,
      I2 => wide_mask_lo_lo_hi,
      I3 => indexes_14(1),
      O => \io_axi4_0_wdata[15]_INST_0_i_6_n_0\
    );
\io_axi4_0_wdata[15]_INST_0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wide_mask_lo_lo_lo,
      I1 => indexes_hi_7,
      I2 => wide_mask_lo_lo_hi,
      I3 => indexes_13(1),
      O => \io_axi4_0_wdata[15]_INST_0_i_7_n_0\
    );
\io_axi4_0_wdata[15]_INST_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wide_mask_lo_lo_lo,
      I1 => indexes_hi_7,
      I2 => wide_mask_lo_lo_hi,
      I3 => indexes_12(1),
      O => \io_axi4_0_wdata[15]_INST_0_i_8_n_0\
    );
\io_axi4_0_wdata[15]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_hi_15,
      I1 => signbit_a(1),
      I2 => signbit_d(1),
      I3 => wide_mask_lo_lo_hi,
      I4 => \^indexes_lo_15\,
      I5 => sel00,
      O => \io_axi4_0_wdata[15]_INST_0_i_9_n_0\
    );
\io_axi4_0_wdata[16]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[16]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[16]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(16),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(16)
    );
\io_axi4_0_wdata[16]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(16),
      I1 => sel00,
      I2 => \^ram_data_reg[16]\(0),
      I3 => indexes_16(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[16]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[16]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[16]\(0),
      I3 => indexes_16(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[16]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[17]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[17]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[17]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(17),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(17)
    );
\io_axi4_0_wdata[17]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(17),
      I1 => sel00,
      I2 => \^ram_data_reg[17]\(0),
      I3 => indexes_17(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[17]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[17]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[17]\(0),
      I3 => indexes_17(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[17]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[18]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[18]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[18]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(18),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(18)
    );
\io_axi4_0_wdata[18]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(18),
      I1 => sel00,
      I2 => \^ram_data_reg[18]\(0),
      I3 => indexes_18(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[18]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[18]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[18]\(0),
      I3 => indexes_18(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[18]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[19]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[19]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[19]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(19),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(19)
    );
\io_axi4_0_wdata[19]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_18(1),
      I1 => p_2_in(2),
      I2 => \io_axi4_0_wdata[23]_INST_0_i_14_n_0\,
      I3 => wide_mask_lo_hi_lo,
      I4 => \^ram_data_reg[18]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[19]_INST_0_i_10_n_0\
    );
\io_axi4_0_wdata[19]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_17(1),
      I1 => p_2_in(2),
      I2 => \io_axi4_0_wdata[23]_INST_0_i_14_n_0\,
      I3 => wide_mask_lo_hi_lo,
      I4 => \^ram_data_reg[17]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[19]_INST_0_i_11_n_0\
    );
\io_axi4_0_wdata[19]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_16(1),
      I1 => p_2_in(2),
      I2 => \io_axi4_0_wdata[23]_INST_0_i_14_n_0\,
      I3 => wide_mask_lo_hi_lo,
      I4 => \^ram_data_reg[16]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[19]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[19]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(19),
      I1 => sel00,
      I2 => \^ram_data_reg[19]\(0),
      I3 => indexes_19(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[19]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[19]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[19]\(0),
      I3 => indexes_19(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[19]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[19]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \io_axi4_0_wdata[15]_INST_0_i_4_n_0\,
      CO(3) => \io_axi4_0_wdata[19]_INST_0_i_4_n_0\,
      CO(2) => \io_axi4_0_wdata[19]_INST_0_i_4_n_1\,
      CO(1) => \io_axi4_0_wdata[19]_INST_0_i_4_n_2\,
      CO(0) => \io_axi4_0_wdata[19]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \io_axi4_0_wdata[19]_INST_0_i_5_n_0\,
      DI(2) => \io_axi4_0_wdata[19]_INST_0_i_6_n_0\,
      DI(1) => \io_axi4_0_wdata[19]_INST_0_i_7_n_0\,
      DI(0) => \io_axi4_0_wdata[19]_INST_0_i_8_n_0\,
      O(3 downto 0) => data1(19 downto 16),
      S(3) => \io_axi4_0_wdata[19]_INST_0_i_9_n_0\,
      S(2) => \io_axi4_0_wdata[19]_INST_0_i_10_n_0\,
      S(1) => \io_axi4_0_wdata[19]_INST_0_i_11_n_0\,
      S(0) => \io_axi4_0_wdata[19]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[19]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8883000B888"
    )
        port map (
      I0 => indexes_hi_15,
      I1 => wide_mask_lo_lo_hi,
      I2 => indexes_hi_7,
      I3 => wide_mask_lo_lo_lo,
      I4 => wide_mask_lo_hi_lo,
      I5 => indexes_19(1),
      O => \io_axi4_0_wdata[19]_INST_0_i_5_n_0\
    );
\io_axi4_0_wdata[19]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8883000B888"
    )
        port map (
      I0 => indexes_hi_15,
      I1 => wide_mask_lo_lo_hi,
      I2 => indexes_hi_7,
      I3 => wide_mask_lo_lo_lo,
      I4 => wide_mask_lo_hi_lo,
      I5 => indexes_18(1),
      O => \io_axi4_0_wdata[19]_INST_0_i_6_n_0\
    );
\io_axi4_0_wdata[19]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8883000B888"
    )
        port map (
      I0 => indexes_hi_15,
      I1 => wide_mask_lo_lo_hi,
      I2 => indexes_hi_7,
      I3 => wide_mask_lo_lo_lo,
      I4 => wide_mask_lo_hi_lo,
      I5 => indexes_17(1),
      O => \io_axi4_0_wdata[19]_INST_0_i_7_n_0\
    );
\io_axi4_0_wdata[19]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8883000B888"
    )
        port map (
      I0 => indexes_hi_15,
      I1 => wide_mask_lo_lo_hi,
      I2 => indexes_hi_7,
      I3 => wide_mask_lo_lo_lo,
      I4 => wide_mask_lo_hi_lo,
      I5 => indexes_16(1),
      O => \io_axi4_0_wdata[19]_INST_0_i_8_n_0\
    );
\io_axi4_0_wdata[19]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_19(1),
      I1 => p_2_in(2),
      I2 => \io_axi4_0_wdata[23]_INST_0_i_14_n_0\,
      I3 => wide_mask_lo_hi_lo,
      I4 => \^ram_data_reg[19]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[19]_INST_0_i_9_n_0\
    );
\io_axi4_0_wdata[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[1]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[1]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(1),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(1)
    );
\io_axi4_0_wdata[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(1),
      I1 => sel00,
      I2 => \^ram_data_reg[1]\(0),
      I3 => indexes_1(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[1]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[1]\(0),
      I3 => indexes_1(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[1]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[20]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[20]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[20]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(20),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(20)
    );
\io_axi4_0_wdata[20]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(20),
      I1 => sel00,
      I2 => \^ram_data_reg[20]\(0),
      I3 => indexes_20(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[20]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[20]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[20]\(0),
      I3 => indexes_20(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[20]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[21]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[21]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[21]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(21),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(21)
    );
\io_axi4_0_wdata[21]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(21),
      I1 => sel00,
      I2 => \^ram_data_reg[21]\(0),
      I3 => indexes_21(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[21]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[21]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[21]\(0),
      I3 => indexes_21(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[21]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[22]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[22]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[22]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(22),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(22)
    );
\io_axi4_0_wdata[22]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(22),
      I1 => sel00,
      I2 => \^ram_data_reg[22]\(0),
      I3 => indexes_22(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[22]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[22]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[22]\(0),
      I3 => indexes_22(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[22]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[23]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[23]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[23]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(23),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(23)
    );
\io_axi4_0_wdata[23]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_22(1),
      I1 => p_2_in(2),
      I2 => \io_axi4_0_wdata[23]_INST_0_i_14_n_0\,
      I3 => wide_mask_lo_hi_lo,
      I4 => \^ram_data_reg[22]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[23]_INST_0_i_10_n_0\
    );
\io_axi4_0_wdata[23]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_21(1),
      I1 => p_2_in(2),
      I2 => \io_axi4_0_wdata[23]_INST_0_i_14_n_0\,
      I3 => wide_mask_lo_hi_lo,
      I4 => \^ram_data_reg[21]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[23]_INST_0_i_11_n_0\
    );
\io_axi4_0_wdata[23]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_20(1),
      I1 => p_2_in(2),
      I2 => \io_axi4_0_wdata[23]_INST_0_i_14_n_0\,
      I3 => wide_mask_lo_hi_lo,
      I4 => \^ram_data_reg[20]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[23]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[23]_INST_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F80808"
    )
        port map (
      I0 => wide_mask_lo_lo_lo,
      I1 => indexes_hi_7,
      I2 => wide_mask_lo_lo_hi,
      I3 => wide_mask_lo_hi_lo,
      I4 => indexes_hi_15,
      O => p_2_in(2)
    );
\io_axi4_0_wdata[23]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F80808"
    )
        port map (
      I0 => wide_mask_lo_lo_lo,
      I1 => \^indexes_lo_7\,
      I2 => wide_mask_lo_lo_hi,
      I3 => wide_mask_lo_hi_lo,
      I4 => \^indexes_lo_15\,
      O => \io_axi4_0_wdata[23]_INST_0_i_14_n_0\
    );
\io_axi4_0_wdata[23]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(23),
      I1 => sel00,
      I2 => \^indexes_lo_23\,
      I3 => indexes_hi_23,
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[23]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[23]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^indexes_lo_23\,
      I3 => indexes_hi_23,
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[23]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[23]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \io_axi4_0_wdata[19]_INST_0_i_4_n_0\,
      CO(3) => \io_axi4_0_wdata[23]_INST_0_i_4_n_0\,
      CO(2) => \io_axi4_0_wdata[23]_INST_0_i_4_n_1\,
      CO(1) => \io_axi4_0_wdata[23]_INST_0_i_4_n_2\,
      CO(0) => \io_axi4_0_wdata[23]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \io_axi4_0_wdata[23]_INST_0_i_5_n_0\,
      DI(2) => \io_axi4_0_wdata[23]_INST_0_i_6_n_0\,
      DI(1) => \io_axi4_0_wdata[23]_INST_0_i_7_n_0\,
      DI(0) => \io_axi4_0_wdata[23]_INST_0_i_8_n_0\,
      O(3 downto 0) => data1(23 downto 20),
      S(3) => \io_axi4_0_wdata[23]_INST_0_i_9_n_0\,
      S(2) => \io_axi4_0_wdata[23]_INST_0_i_10_n_0\,
      S(1) => \io_axi4_0_wdata[23]_INST_0_i_11_n_0\,
      S(0) => \io_axi4_0_wdata[23]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[23]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8883000B888"
    )
        port map (
      I0 => indexes_hi_15,
      I1 => wide_mask_lo_lo_hi,
      I2 => indexes_hi_7,
      I3 => wide_mask_lo_lo_lo,
      I4 => wide_mask_lo_hi_lo,
      I5 => indexes_hi_23,
      O => \io_axi4_0_wdata[23]_INST_0_i_5_n_0\
    );
\io_axi4_0_wdata[23]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8883000B888"
    )
        port map (
      I0 => indexes_hi_15,
      I1 => wide_mask_lo_lo_hi,
      I2 => indexes_hi_7,
      I3 => wide_mask_lo_lo_lo,
      I4 => wide_mask_lo_hi_lo,
      I5 => indexes_22(1),
      O => \io_axi4_0_wdata[23]_INST_0_i_6_n_0\
    );
\io_axi4_0_wdata[23]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8883000B888"
    )
        port map (
      I0 => indexes_hi_15,
      I1 => wide_mask_lo_lo_hi,
      I2 => indexes_hi_7,
      I3 => wide_mask_lo_lo_lo,
      I4 => wide_mask_lo_hi_lo,
      I5 => indexes_21(1),
      O => \io_axi4_0_wdata[23]_INST_0_i_7_n_0\
    );
\io_axi4_0_wdata[23]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8883000B888"
    )
        port map (
      I0 => indexes_hi_15,
      I1 => wide_mask_lo_lo_hi,
      I2 => indexes_hi_7,
      I3 => wide_mask_lo_lo_lo,
      I4 => wide_mask_lo_hi_lo,
      I5 => indexes_20(1),
      O => \io_axi4_0_wdata[23]_INST_0_i_8_n_0\
    );
\io_axi4_0_wdata[23]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_hi_23,
      I1 => p_2_in(2),
      I2 => \io_axi4_0_wdata[23]_INST_0_i_14_n_0\,
      I3 => wide_mask_lo_hi_lo,
      I4 => \^indexes_lo_23\,
      I5 => sel00,
      O => \io_axi4_0_wdata[23]_INST_0_i_9_n_0\
    );
\io_axi4_0_wdata[24]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[24]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[24]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(24),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(24)
    );
\io_axi4_0_wdata[24]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(24),
      I1 => sel00,
      I2 => \^ram_data_reg[24]\(0),
      I3 => indexes_24(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[24]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[24]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[24]\(0),
      I3 => indexes_24(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[24]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[25]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[25]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[25]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(25),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(25)
    );
\io_axi4_0_wdata[25]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(25),
      I1 => sel00,
      I2 => \^ram_data_reg[25]\(0),
      I3 => indexes_25(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[25]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[25]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[25]\(0),
      I3 => indexes_25(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[25]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[26]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[26]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[26]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(26),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(26)
    );
\io_axi4_0_wdata[26]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(26),
      I1 => sel00,
      I2 => \^ram_data_reg[26]\(0),
      I3 => indexes_26(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[26]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[26]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[26]\(0),
      I3 => indexes_26(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[26]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[27]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[27]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[27]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(27),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(27)
    );
\io_axi4_0_wdata[27]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_26(1),
      I1 => \p_3_in__0\(3),
      I2 => \p_1_in__0\(3),
      I3 => wide_mask_lo_hi_hi,
      I4 => \^ram_data_reg[26]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[27]_INST_0_i_10_n_0\
    );
\io_axi4_0_wdata[27]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_25(1),
      I1 => \p_3_in__0\(3),
      I2 => \p_1_in__0\(3),
      I3 => wide_mask_lo_hi_hi,
      I4 => \^ram_data_reg[25]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[27]_INST_0_i_11_n_0\
    );
\io_axi4_0_wdata[27]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_24(1),
      I1 => \p_3_in__0\(3),
      I2 => \p_1_in__0\(3),
      I3 => wide_mask_lo_hi_hi,
      I4 => \^ram_data_reg[24]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[27]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[27]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(27),
      I1 => sel00,
      I2 => \^ram_data_reg[27]\(0),
      I3 => indexes_27(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[27]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[27]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[27]\(0),
      I3 => indexes_27(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[27]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[27]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \io_axi4_0_wdata[23]_INST_0_i_4_n_0\,
      CO(3) => \io_axi4_0_wdata[27]_INST_0_i_4_n_0\,
      CO(2) => \io_axi4_0_wdata[27]_INST_0_i_4_n_1\,
      CO(1) => \io_axi4_0_wdata[27]_INST_0_i_4_n_2\,
      CO(0) => \io_axi4_0_wdata[27]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \io_axi4_0_wdata[27]_INST_0_i_5_n_0\,
      DI(2) => \io_axi4_0_wdata[27]_INST_0_i_6_n_0\,
      DI(1) => \io_axi4_0_wdata[27]_INST_0_i_7_n_0\,
      DI(0) => \io_axi4_0_wdata[27]_INST_0_i_8_n_0\,
      O(3 downto 0) => data1(27 downto 24),
      S(3) => \io_axi4_0_wdata[27]_INST_0_i_9_n_0\,
      S(2) => \io_axi4_0_wdata[27]_INST_0_i_10_n_0\,
      S(1) => \io_axi4_0_wdata[27]_INST_0_i_11_n_0\,
      S(0) => \io_axi4_0_wdata[27]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[27]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \p_3_in__0\(3),
      I1 => wide_mask_lo_hi_hi,
      I2 => indexes_27(1),
      O => \io_axi4_0_wdata[27]_INST_0_i_5_n_0\
    );
\io_axi4_0_wdata[27]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \p_3_in__0\(3),
      I1 => wide_mask_lo_hi_hi,
      I2 => indexes_26(1),
      O => \io_axi4_0_wdata[27]_INST_0_i_6_n_0\
    );
\io_axi4_0_wdata[27]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \p_3_in__0\(3),
      I1 => wide_mask_lo_hi_hi,
      I2 => indexes_25(1),
      O => \io_axi4_0_wdata[27]_INST_0_i_7_n_0\
    );
\io_axi4_0_wdata[27]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \p_3_in__0\(3),
      I1 => wide_mask_lo_hi_hi,
      I2 => indexes_24(1),
      O => \io_axi4_0_wdata[27]_INST_0_i_8_n_0\
    );
\io_axi4_0_wdata[27]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_27(1),
      I1 => \p_3_in__0\(3),
      I2 => \p_1_in__0\(3),
      I3 => wide_mask_lo_hi_hi,
      I4 => \^ram_data_reg[27]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[27]_INST_0_i_9_n_0\
    );
\io_axi4_0_wdata[28]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[28]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[28]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(28),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(28)
    );
\io_axi4_0_wdata[28]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(28),
      I1 => sel00,
      I2 => \^ram_data_reg[28]\(0),
      I3 => indexes_28(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[28]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[28]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[28]\(0),
      I3 => indexes_28(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[28]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[29]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[29]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[29]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(29),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(29)
    );
\io_axi4_0_wdata[29]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(29),
      I1 => sel00,
      I2 => \^ram_data_reg[29]\(0),
      I3 => indexes_29(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[29]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[29]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[29]\(0),
      I3 => indexes_29(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[29]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[2]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[2]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(2),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(2)
    );
\io_axi4_0_wdata[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(2),
      I1 => sel00,
      I2 => \^ram_data_reg[2]\(0),
      I3 => indexes_2(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[2]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[2]\(0),
      I3 => indexes_2(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[2]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[30]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[30]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[30]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(30),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(30)
    );
\io_axi4_0_wdata[30]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(30),
      I1 => sel00,
      I2 => \^ram_data_reg[30]\(0),
      I3 => indexes_30(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[30]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[30]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[30]\(0),
      I3 => indexes_30(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[30]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[31]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[31]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[31]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(31),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(31)
    );
\io_axi4_0_wdata[31]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_30(1),
      I1 => \p_3_in__0\(3),
      I2 => \p_1_in__0\(3),
      I3 => wide_mask_lo_hi_hi,
      I4 => \^ram_data_reg[30]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[31]_INST_0_i_10_n_0\
    );
\io_axi4_0_wdata[31]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_29(1),
      I1 => \p_3_in__0\(3),
      I2 => \p_1_in__0\(3),
      I3 => wide_mask_lo_hi_hi,
      I4 => \^ram_data_reg[29]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[31]_INST_0_i_11_n_0\
    );
\io_axi4_0_wdata[31]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_28(1),
      I1 => \p_3_in__0\(3),
      I2 => \p_1_in__0\(3),
      I3 => wide_mask_lo_hi_hi,
      I4 => \^ram_data_reg[28]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[31]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[31]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAAAEAAAEAA"
    )
        port map (
      I0 => signbit_a(1),
      I1 => indexes_hi_23,
      I2 => wide_mask_lo_hi_hi,
      I3 => wide_mask_lo_hi_lo,
      I4 => indexes_hi_15,
      I5 => wide_mask_lo_lo_hi,
      O => \p_3_in__0\(3)
    );
\io_axi4_0_wdata[31]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAAAEAAAEAA"
    )
        port map (
      I0 => signbit_d(1),
      I1 => \^indexes_lo_23\,
      I2 => wide_mask_lo_hi_hi,
      I3 => wide_mask_lo_hi_lo,
      I4 => \^indexes_lo_15\,
      I5 => wide_mask_lo_lo_hi,
      O => \p_1_in__0\(3)
    );
\io_axi4_0_wdata[31]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(31),
      I1 => sel00,
      I2 => \^indexes_lo_31\,
      I3 => indexes_hi_31,
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[31]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[31]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^indexes_lo_31\,
      I3 => indexes_hi_31,
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[31]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[31]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \io_axi4_0_wdata[27]_INST_0_i_4_n_0\,
      CO(3) => \io_axi4_0_wdata[31]_INST_0_i_4_n_0\,
      CO(2) => \io_axi4_0_wdata[31]_INST_0_i_4_n_1\,
      CO(1) => \io_axi4_0_wdata[31]_INST_0_i_4_n_2\,
      CO(0) => \io_axi4_0_wdata[31]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \io_axi4_0_wdata[31]_INST_0_i_5_n_0\,
      DI(2) => \io_axi4_0_wdata[31]_INST_0_i_6_n_0\,
      DI(1) => \io_axi4_0_wdata[31]_INST_0_i_7_n_0\,
      DI(0) => \io_axi4_0_wdata[31]_INST_0_i_8_n_0\,
      O(3 downto 0) => data1(31 downto 28),
      S(3) => \io_axi4_0_wdata[31]_INST_0_i_9_n_0\,
      S(2) => \io_axi4_0_wdata[31]_INST_0_i_10_n_0\,
      S(1) => \io_axi4_0_wdata[31]_INST_0_i_11_n_0\,
      S(0) => \io_axi4_0_wdata[31]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[31]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \p_3_in__0\(3),
      I1 => wide_mask_lo_hi_hi,
      I2 => indexes_hi_31,
      O => \io_axi4_0_wdata[31]_INST_0_i_5_n_0\
    );
\io_axi4_0_wdata[31]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \p_3_in__0\(3),
      I1 => wide_mask_lo_hi_hi,
      I2 => indexes_30(1),
      O => \io_axi4_0_wdata[31]_INST_0_i_6_n_0\
    );
\io_axi4_0_wdata[31]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \p_3_in__0\(3),
      I1 => wide_mask_lo_hi_hi,
      I2 => indexes_29(1),
      O => \io_axi4_0_wdata[31]_INST_0_i_7_n_0\
    );
\io_axi4_0_wdata[31]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \p_3_in__0\(3),
      I1 => wide_mask_lo_hi_hi,
      I2 => indexes_28(1),
      O => \io_axi4_0_wdata[31]_INST_0_i_8_n_0\
    );
\io_axi4_0_wdata[31]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_hi_31,
      I1 => \p_3_in__0\(3),
      I2 => \p_1_in__0\(3),
      I3 => wide_mask_lo_hi_hi,
      I4 => \^indexes_lo_31\,
      I5 => sel00,
      O => \io_axi4_0_wdata[31]_INST_0_i_9_n_0\
    );
\io_axi4_0_wdata[32]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[32]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[32]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(0),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(32)
    );
\io_axi4_0_wdata[32]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(32),
      I1 => sel00,
      I2 => \^saved_data_reg[32]\(0),
      I3 => indexes_32(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[32]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[32]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[32]\(0),
      I3 => indexes_32(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[32]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[33]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[33]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[33]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(1),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(33)
    );
\io_axi4_0_wdata[33]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(33),
      I1 => sel00,
      I2 => \^saved_data_reg[33]\(0),
      I3 => indexes_33(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[33]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[33]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[33]\(0),
      I3 => indexes_33(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[33]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[34]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[34]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[34]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(2),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(34)
    );
\io_axi4_0_wdata[34]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(34),
      I1 => sel00,
      I2 => \^saved_data_reg[34]\(0),
      I3 => indexes_34(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[34]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[34]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[34]\(0),
      I3 => indexes_34(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[34]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[35]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[35]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[35]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(3),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(35)
    );
\io_axi4_0_wdata[35]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_35(1),
      I1 => \p_3_in__0\(4),
      I2 => \p_1_in__0\(4),
      I3 => wide_mask_hi_lo_lo,
      I4 => \^saved_data_reg[35]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[35]_INST_0_i_10_n_0\
    );
\io_axi4_0_wdata[35]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_34(1),
      I1 => \p_3_in__0\(4),
      I2 => \p_1_in__0\(4),
      I3 => wide_mask_hi_lo_lo,
      I4 => \^saved_data_reg[34]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[35]_INST_0_i_11_n_0\
    );
\io_axi4_0_wdata[35]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_33(1),
      I1 => \p_3_in__0\(4),
      I2 => \p_1_in__0\(4),
      I3 => wide_mask_hi_lo_lo,
      I4 => \^saved_data_reg[33]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[35]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[35]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_32(1),
      I1 => \p_3_in__0\(4),
      I2 => \p_1_in__0\(4),
      I3 => wide_mask_hi_lo_lo,
      I4 => \^saved_data_reg[32]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[35]_INST_0_i_13_n_0\
    );
\io_axi4_0_wdata[35]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(35),
      I1 => sel00,
      I2 => \^saved_data_reg[35]\(0),
      I3 => indexes_35(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[35]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[35]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[35]\(0),
      I3 => indexes_35(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[35]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[35]_INST_0_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \io_axi4_0_wdata[31]_INST_0_i_4_n_0\,
      CO(3) => \io_axi4_0_wdata[35]_INST_0_i_5_n_0\,
      CO(2) => \io_axi4_0_wdata[35]_INST_0_i_5_n_1\,
      CO(1) => \io_axi4_0_wdata[35]_INST_0_i_5_n_2\,
      CO(0) => \io_axi4_0_wdata[35]_INST_0_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \io_axi4_0_wdata[35]_INST_0_i_6_n_0\,
      DI(2) => \io_axi4_0_wdata[35]_INST_0_i_7_n_0\,
      DI(1) => \io_axi4_0_wdata[35]_INST_0_i_8_n_0\,
      DI(0) => \io_axi4_0_wdata[35]_INST_0_i_9_n_0\,
      O(3 downto 0) => data1(35 downto 32),
      S(3) => \io_axi4_0_wdata[35]_INST_0_i_10_n_0\,
      S(2) => \io_axi4_0_wdata[35]_INST_0_i_11_n_0\,
      S(1) => \io_axi4_0_wdata[35]_INST_0_i_12_n_0\,
      S(0) => \io_axi4_0_wdata[35]_INST_0_i_13_n_0\
    );
\io_axi4_0_wdata[35]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \p_3_in__0\(4),
      I1 => wide_mask_hi_lo_lo,
      I2 => indexes_35(1),
      O => \io_axi4_0_wdata[35]_INST_0_i_6_n_0\
    );
\io_axi4_0_wdata[35]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \p_3_in__0\(4),
      I1 => wide_mask_hi_lo_lo,
      I2 => indexes_34(1),
      O => \io_axi4_0_wdata[35]_INST_0_i_7_n_0\
    );
\io_axi4_0_wdata[35]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \p_3_in__0\(4),
      I1 => wide_mask_hi_lo_lo,
      I2 => indexes_33(1),
      O => \io_axi4_0_wdata[35]_INST_0_i_8_n_0\
    );
\io_axi4_0_wdata[35]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \p_3_in__0\(4),
      I1 => wide_mask_hi_lo_lo,
      I2 => indexes_32(1),
      O => \io_axi4_0_wdata[35]_INST_0_i_9_n_0\
    );
\io_axi4_0_wdata[36]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[36]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[36]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(4),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(36)
    );
\io_axi4_0_wdata[36]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(36),
      I1 => sel00,
      I2 => \^saved_data_reg[36]\(0),
      I3 => indexes_36(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[36]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[36]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[36]\(0),
      I3 => indexes_36(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[36]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[37]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[37]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[37]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(5),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(37)
    );
\io_axi4_0_wdata[37]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(37),
      I1 => sel00,
      I2 => \^saved_data_reg[37]\(0),
      I3 => indexes_37(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[37]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[37]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[37]\(0),
      I3 => indexes_37(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[37]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[38]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[38]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[38]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(6),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(38)
    );
\io_axi4_0_wdata[38]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(38),
      I1 => sel00,
      I2 => \^saved_data_reg[38]\(0),
      I3 => indexes_38(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[38]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[38]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[38]\(0),
      I3 => indexes_38(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[38]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[39]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[39]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[39]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(7),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(39)
    );
\io_axi4_0_wdata[39]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_hi_39,
      I1 => \p_3_in__0\(4),
      I2 => \p_1_in__0\(4),
      I3 => wide_mask_hi_lo_lo,
      I4 => \^indexes_lo_39\,
      I5 => sel00,
      O => \io_axi4_0_wdata[39]_INST_0_i_10_n_0\
    );
\io_axi4_0_wdata[39]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_38(1),
      I1 => \p_3_in__0\(4),
      I2 => \p_1_in__0\(4),
      I3 => wide_mask_hi_lo_lo,
      I4 => \^saved_data_reg[38]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[39]_INST_0_i_11_n_0\
    );
\io_axi4_0_wdata[39]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_37(1),
      I1 => \p_3_in__0\(4),
      I2 => \p_1_in__0\(4),
      I3 => wide_mask_hi_lo_lo,
      I4 => \^saved_data_reg[37]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[39]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[39]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_36(1),
      I1 => \p_3_in__0\(4),
      I2 => \p_1_in__0\(4),
      I3 => wide_mask_hi_lo_lo,
      I4 => \^saved_data_reg[36]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[39]_INST_0_i_13_n_0\
    );
\io_axi4_0_wdata[39]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAAAEAAAEAA"
    )
        port map (
      I0 => p_2_in(2),
      I1 => indexes_hi_31,
      I2 => wide_mask_hi_lo_lo,
      I3 => wide_mask_lo_hi_hi,
      I4 => indexes_hi_23,
      I5 => wide_mask_lo_hi_lo,
      O => \p_3_in__0\(4)
    );
\io_axi4_0_wdata[39]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAAAEAAAEAA"
    )
        port map (
      I0 => \io_axi4_0_wdata[23]_INST_0_i_14_n_0\,
      I1 => \^indexes_lo_31\,
      I2 => wide_mask_hi_lo_lo,
      I3 => wide_mask_lo_hi_hi,
      I4 => \^indexes_lo_23\,
      I5 => wide_mask_lo_hi_lo,
      O => \p_1_in__0\(4)
    );
\io_axi4_0_wdata[39]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(39),
      I1 => sel00,
      I2 => \^indexes_lo_39\,
      I3 => indexes_hi_39,
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[39]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[39]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^indexes_lo_39\,
      I3 => indexes_hi_39,
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[39]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[39]_INST_0_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \io_axi4_0_wdata[35]_INST_0_i_5_n_0\,
      CO(3) => \io_axi4_0_wdata[39]_INST_0_i_5_n_0\,
      CO(2) => \io_axi4_0_wdata[39]_INST_0_i_5_n_1\,
      CO(1) => \io_axi4_0_wdata[39]_INST_0_i_5_n_2\,
      CO(0) => \io_axi4_0_wdata[39]_INST_0_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \io_axi4_0_wdata[39]_INST_0_i_6_n_0\,
      DI(2) => \io_axi4_0_wdata[39]_INST_0_i_7_n_0\,
      DI(1) => \io_axi4_0_wdata[39]_INST_0_i_8_n_0\,
      DI(0) => \io_axi4_0_wdata[39]_INST_0_i_9_n_0\,
      O(3 downto 0) => data1(39 downto 36),
      S(3) => \io_axi4_0_wdata[39]_INST_0_i_10_n_0\,
      S(2) => \io_axi4_0_wdata[39]_INST_0_i_11_n_0\,
      S(1) => \io_axi4_0_wdata[39]_INST_0_i_12_n_0\,
      S(0) => \io_axi4_0_wdata[39]_INST_0_i_13_n_0\
    );
\io_axi4_0_wdata[39]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \p_3_in__0\(4),
      I1 => wide_mask_hi_lo_lo,
      I2 => indexes_hi_39,
      O => \io_axi4_0_wdata[39]_INST_0_i_6_n_0\
    );
\io_axi4_0_wdata[39]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \p_3_in__0\(4),
      I1 => wide_mask_hi_lo_lo,
      I2 => indexes_38(1),
      O => \io_axi4_0_wdata[39]_INST_0_i_7_n_0\
    );
\io_axi4_0_wdata[39]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \p_3_in__0\(4),
      I1 => wide_mask_hi_lo_lo,
      I2 => indexes_37(1),
      O => \io_axi4_0_wdata[39]_INST_0_i_8_n_0\
    );
\io_axi4_0_wdata[39]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \p_3_in__0\(4),
      I1 => wide_mask_hi_lo_lo,
      I2 => indexes_36(1),
      O => \io_axi4_0_wdata[39]_INST_0_i_9_n_0\
    );
\io_axi4_0_wdata[3]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[3]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[3]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(3),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(3)
    );
\io_axi4_0_wdata[3]_INST_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"609F"
    )
        port map (
      I0 => indexes_2(1),
      I1 => \^ram_data_reg[2]\(0),
      I2 => wide_mask_lo_lo_lo,
      I3 => sel00,
      O => \io_axi4_0_wdata[3]_INST_0_i_10_n_0\
    );
\io_axi4_0_wdata[3]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"609F"
    )
        port map (
      I0 => indexes_1(1),
      I1 => \^ram_data_reg[1]\(0),
      I2 => wide_mask_lo_lo_lo,
      I3 => sel00,
      O => \io_axi4_0_wdata[3]_INST_0_i_11_n_0\
    );
\io_axi4_0_wdata[3]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"609F"
    )
        port map (
      I0 => indexes_0(1),
      I1 => \^ram_data_reg[0]\(0),
      I2 => wide_mask_lo_lo_lo,
      I3 => sel00,
      O => \io_axi4_0_wdata[3]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(3),
      I1 => sel00,
      I2 => \^ram_data_reg[3]\(0),
      I3 => indexes_3(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[3]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[3]\(0),
      I3 => indexes_3(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[3]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[3]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \io_axi4_0_wdata[3]_INST_0_i_4_n_0\,
      CO(2) => \io_axi4_0_wdata[3]_INST_0_i_4_n_1\,
      CO(1) => \io_axi4_0_wdata[3]_INST_0_i_4_n_2\,
      CO(0) => \io_axi4_0_wdata[3]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \io_axi4_0_wdata[3]_INST_0_i_5_n_0\,
      DI(2) => \io_axi4_0_wdata[3]_INST_0_i_6_n_0\,
      DI(1) => \io_axi4_0_wdata[3]_INST_0_i_7_n_0\,
      DI(0) => \io_axi4_0_wdata[3]_INST_0_i_8_n_0\,
      O(3 downto 0) => data1(3 downto 0),
      S(3) => \io_axi4_0_wdata[3]_INST_0_i_9_n_0\,
      S(2) => \io_axi4_0_wdata[3]_INST_0_i_10_n_0\,
      S(1) => \io_axi4_0_wdata[3]_INST_0_i_11_n_0\,
      S(0) => \io_axi4_0_wdata[3]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[3]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => indexes_3(1),
      I1 => wide_mask_lo_lo_lo,
      O => \io_axi4_0_wdata[3]_INST_0_i_5_n_0\
    );
\io_axi4_0_wdata[3]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => indexes_2(1),
      I1 => wide_mask_lo_lo_lo,
      O => \io_axi4_0_wdata[3]_INST_0_i_6_n_0\
    );
\io_axi4_0_wdata[3]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => indexes_1(1),
      I1 => wide_mask_lo_lo_lo,
      O => \io_axi4_0_wdata[3]_INST_0_i_7_n_0\
    );
\io_axi4_0_wdata[3]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => indexes_0(1),
      I1 => wide_mask_lo_lo_lo,
      O => \io_axi4_0_wdata[3]_INST_0_i_8_n_0\
    );
\io_axi4_0_wdata[3]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"609F"
    )
        port map (
      I0 => indexes_3(1),
      I1 => \^ram_data_reg[3]\(0),
      I2 => wide_mask_lo_lo_lo,
      I3 => sel00,
      O => \io_axi4_0_wdata[3]_INST_0_i_9_n_0\
    );
\io_axi4_0_wdata[40]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[40]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[40]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(8),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(40)
    );
\io_axi4_0_wdata[40]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(40),
      I1 => sel00,
      I2 => \^saved_data_reg[40]\(0),
      I3 => indexes_40(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[40]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[40]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[40]\(0),
      I3 => indexes_40(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[40]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[41]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[41]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[41]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(9),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(41)
    );
\io_axi4_0_wdata[41]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(41),
      I1 => sel00,
      I2 => \^saved_data_reg[41]\(0),
      I3 => indexes_41(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[41]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[41]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[41]\(0),
      I3 => indexes_41(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[41]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[42]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0FFE0E0E0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[42]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[42]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => mbypass_auto_in_1_a_bits_data(10),
      I4 => bypass,
      I5 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(42)
    );
\io_axi4_0_wdata[42]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(42),
      I1 => sel00,
      I2 => \^saved_data_reg[42]\(0),
      I3 => indexes_42(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[42]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[42]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[42]\(0),
      I3 => indexes_42(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[42]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[43]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0FFE0E0E0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[43]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[43]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => mbypass_auto_in_1_a_bits_data(11),
      I4 => bypass,
      I5 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(43)
    );
\io_axi4_0_wdata[43]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_42(1),
      I1 => \_signext_a_T_8\(5),
      I2 => \_signext_d_T_8\(5),
      I3 => wide_mask_hi_lo_hi,
      I4 => \^saved_data_reg[42]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[43]_INST_0_i_10_n_0\
    );
\io_axi4_0_wdata[43]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_41(1),
      I1 => \_signext_a_T_8\(5),
      I2 => \_signext_d_T_8\(5),
      I3 => wide_mask_hi_lo_hi,
      I4 => \^saved_data_reg[41]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[43]_INST_0_i_11_n_0\
    );
\io_axi4_0_wdata[43]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_40(1),
      I1 => \_signext_a_T_8\(5),
      I2 => \_signext_d_T_8\(5),
      I3 => wide_mask_hi_lo_hi,
      I4 => \^saved_data_reg[40]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[43]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[43]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(43),
      I1 => sel00,
      I2 => \^saved_data_reg[43]\(0),
      I3 => indexes_43(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[43]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[43]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[43]\(0),
      I3 => indexes_43(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[43]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[43]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \io_axi4_0_wdata[39]_INST_0_i_5_n_0\,
      CO(3) => \io_axi4_0_wdata[43]_INST_0_i_4_n_0\,
      CO(2) => \io_axi4_0_wdata[43]_INST_0_i_4_n_1\,
      CO(1) => \io_axi4_0_wdata[43]_INST_0_i_4_n_2\,
      CO(0) => \io_axi4_0_wdata[43]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \io_axi4_0_wdata[43]_INST_0_i_5_n_0\,
      DI(2) => \io_axi4_0_wdata[43]_INST_0_i_6_n_0\,
      DI(1) => \io_axi4_0_wdata[43]_INST_0_i_7_n_0\,
      DI(0) => \io_axi4_0_wdata[43]_INST_0_i_8_n_0\,
      O(3 downto 0) => data1(43 downto 40),
      S(3) => \io_axi4_0_wdata[43]_INST_0_i_9_n_0\,
      S(2) => \io_axi4_0_wdata[43]_INST_0_i_10_n_0\,
      S(1) => \io_axi4_0_wdata[43]_INST_0_i_11_n_0\,
      S(0) => \io_axi4_0_wdata[43]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[43]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(5),
      I1 => wide_mask_hi_lo_hi,
      I2 => indexes_43(1),
      O => \io_axi4_0_wdata[43]_INST_0_i_5_n_0\
    );
\io_axi4_0_wdata[43]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(5),
      I1 => wide_mask_hi_lo_hi,
      I2 => indexes_42(1),
      O => \io_axi4_0_wdata[43]_INST_0_i_6_n_0\
    );
\io_axi4_0_wdata[43]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(5),
      I1 => wide_mask_hi_lo_hi,
      I2 => indexes_41(1),
      O => \io_axi4_0_wdata[43]_INST_0_i_7_n_0\
    );
\io_axi4_0_wdata[43]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(5),
      I1 => wide_mask_hi_lo_hi,
      I2 => indexes_40(1),
      O => \io_axi4_0_wdata[43]_INST_0_i_8_n_0\
    );
\io_axi4_0_wdata[43]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_43(1),
      I1 => \_signext_a_T_8\(5),
      I2 => \_signext_d_T_8\(5),
      I3 => wide_mask_hi_lo_hi,
      I4 => \^saved_data_reg[43]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[43]_INST_0_i_9_n_0\
    );
\io_axi4_0_wdata[44]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0FFE0E0E0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[44]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[44]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => mbypass_auto_in_1_a_bits_data(12),
      I4 => bypass,
      I5 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(44)
    );
\io_axi4_0_wdata[44]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(44),
      I1 => sel00,
      I2 => \^saved_data_reg[44]\(0),
      I3 => indexes_44(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[44]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[44]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[44]\(0),
      I3 => indexes_44(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[44]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[45]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0FFE0E0E0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[45]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[45]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => mbypass_auto_in_1_a_bits_data(13),
      I4 => bypass,
      I5 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(45)
    );
\io_axi4_0_wdata[45]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(45),
      I1 => sel00,
      I2 => \^saved_data_reg[45]\(0),
      I3 => indexes_45(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[45]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[45]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[45]\(0),
      I3 => indexes_45(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[45]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[46]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[46]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[46]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(10),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(46)
    );
\io_axi4_0_wdata[46]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(46),
      I1 => sel00,
      I2 => \^saved_data_reg[46]\(0),
      I3 => indexes_46(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[46]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[46]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[46]\(0),
      I3 => indexes_46(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[46]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[47]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[47]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[47]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(11),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(47)
    );
\io_axi4_0_wdata[47]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_hi_47,
      I1 => \_signext_a_T_8\(5),
      I2 => \_signext_d_T_8\(5),
      I3 => wide_mask_hi_lo_hi,
      I4 => \^indexes_lo_47\,
      I5 => sel00,
      O => \io_axi4_0_wdata[47]_INST_0_i_10_n_0\
    );
\io_axi4_0_wdata[47]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_46(1),
      I1 => \_signext_a_T_8\(5),
      I2 => \_signext_d_T_8\(5),
      I3 => wide_mask_hi_lo_hi,
      I4 => \^saved_data_reg[46]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[47]_INST_0_i_11_n_0\
    );
\io_axi4_0_wdata[47]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_45(1),
      I1 => \_signext_a_T_8\(5),
      I2 => \_signext_d_T_8\(5),
      I3 => wide_mask_hi_lo_hi,
      I4 => \^saved_data_reg[45]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[47]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[47]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_44(1),
      I1 => \_signext_a_T_8\(5),
      I2 => \_signext_d_T_8\(5),
      I3 => wide_mask_hi_lo_hi,
      I4 => \^saved_data_reg[44]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[47]_INST_0_i_13_n_0\
    );
\io_axi4_0_wdata[47]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF20"
    )
        port map (
      I0 => wide_mask_lo_lo_lo,
      I1 => wide_mask_lo_lo_hi,
      I2 => indexes_hi_7,
      I3 => p_2_in(5),
      I4 => p_2_in(3),
      O => \_signext_a_T_8\(5)
    );
\io_axi4_0_wdata[47]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF20"
    )
        port map (
      I0 => wide_mask_lo_lo_lo,
      I1 => wide_mask_lo_lo_hi,
      I2 => \^indexes_lo_7\,
      I3 => \io_axi4_0_wdata[63]_INST_0_i_20_n_0\,
      I4 => \io_axi4_0_wdata[47]_INST_0_i_17_n_0\,
      O => \_signext_d_T_8\(5)
    );
\io_axi4_0_wdata[47]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F80808"
    )
        port map (
      I0 => wide_mask_lo_lo_hi,
      I1 => indexes_hi_15,
      I2 => wide_mask_lo_hi_lo,
      I3 => wide_mask_lo_hi_hi,
      I4 => indexes_hi_23,
      O => p_2_in(3)
    );
\io_axi4_0_wdata[47]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F80808"
    )
        port map (
      I0 => wide_mask_lo_lo_hi,
      I1 => \^indexes_lo_15\,
      I2 => wide_mask_lo_hi_lo,
      I3 => wide_mask_lo_hi_hi,
      I4 => \^indexes_lo_23\,
      O => \io_axi4_0_wdata[47]_INST_0_i_17_n_0\
    );
\io_axi4_0_wdata[47]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(47),
      I1 => sel00,
      I2 => \^indexes_lo_47\,
      I3 => indexes_hi_47,
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[47]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[47]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^indexes_lo_47\,
      I3 => indexes_hi_47,
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[47]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[47]_INST_0_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \io_axi4_0_wdata[43]_INST_0_i_4_n_0\,
      CO(3) => \io_axi4_0_wdata[47]_INST_0_i_5_n_0\,
      CO(2) => \io_axi4_0_wdata[47]_INST_0_i_5_n_1\,
      CO(1) => \io_axi4_0_wdata[47]_INST_0_i_5_n_2\,
      CO(0) => \io_axi4_0_wdata[47]_INST_0_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \io_axi4_0_wdata[47]_INST_0_i_6_n_0\,
      DI(2) => \io_axi4_0_wdata[47]_INST_0_i_7_n_0\,
      DI(1) => \io_axi4_0_wdata[47]_INST_0_i_8_n_0\,
      DI(0) => \io_axi4_0_wdata[47]_INST_0_i_9_n_0\,
      O(3 downto 0) => data1(47 downto 44),
      S(3) => \io_axi4_0_wdata[47]_INST_0_i_10_n_0\,
      S(2) => \io_axi4_0_wdata[47]_INST_0_i_11_n_0\,
      S(1) => \io_axi4_0_wdata[47]_INST_0_i_12_n_0\,
      S(0) => \io_axi4_0_wdata[47]_INST_0_i_13_n_0\
    );
\io_axi4_0_wdata[47]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(5),
      I1 => wide_mask_hi_lo_hi,
      I2 => indexes_hi_47,
      O => \io_axi4_0_wdata[47]_INST_0_i_6_n_0\
    );
\io_axi4_0_wdata[47]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(5),
      I1 => wide_mask_hi_lo_hi,
      I2 => indexes_46(1),
      O => \io_axi4_0_wdata[47]_INST_0_i_7_n_0\
    );
\io_axi4_0_wdata[47]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(5),
      I1 => wide_mask_hi_lo_hi,
      I2 => indexes_45(1),
      O => \io_axi4_0_wdata[47]_INST_0_i_8_n_0\
    );
\io_axi4_0_wdata[47]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(5),
      I1 => wide_mask_hi_lo_hi,
      I2 => indexes_44(1),
      O => \io_axi4_0_wdata[47]_INST_0_i_9_n_0\
    );
\io_axi4_0_wdata[48]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[48]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[48]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(12),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(48)
    );
\io_axi4_0_wdata[48]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(48),
      I1 => sel00,
      I2 => \^saved_data_reg[48]\(0),
      I3 => indexes_48(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[48]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[48]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[48]\(0),
      I3 => indexes_48(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[48]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[49]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[49]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[49]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(13),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(49)
    );
\io_axi4_0_wdata[49]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(49),
      I1 => sel00,
      I2 => \^saved_data_reg[49]\(0),
      I3 => indexes_49(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[49]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[49]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[49]\(0),
      I3 => indexes_49(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[49]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[4]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[4]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(4),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(4)
    );
\io_axi4_0_wdata[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(4),
      I1 => sel00,
      I2 => \^ram_data_reg[4]\(0),
      I3 => indexes_4(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[4]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[4]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[4]\(0),
      I3 => indexes_4(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[4]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[50]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[50]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[50]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(14),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(50)
    );
\io_axi4_0_wdata[50]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(50),
      I1 => sel00,
      I2 => \^saved_data_reg[50]\(0),
      I3 => indexes_50(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[50]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[50]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[50]\(0),
      I3 => indexes_50(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[50]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[51]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[51]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[51]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(15),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(51)
    );
\io_axi4_0_wdata[51]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_51(1),
      I1 => \_signext_a_T_8\(6),
      I2 => \_signext_d_T_8\(6),
      I3 => wide_mask_hi_hi_lo,
      I4 => \^saved_data_reg[51]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[51]_INST_0_i_10_n_0\
    );
\io_axi4_0_wdata[51]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_50(1),
      I1 => \_signext_a_T_8\(6),
      I2 => \_signext_d_T_8\(6),
      I3 => wide_mask_hi_hi_lo,
      I4 => \^saved_data_reg[50]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[51]_INST_0_i_11_n_0\
    );
\io_axi4_0_wdata[51]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_49(1),
      I1 => \_signext_a_T_8\(6),
      I2 => \_signext_d_T_8\(6),
      I3 => wide_mask_hi_hi_lo,
      I4 => \^saved_data_reg[49]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[51]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[51]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_48(1),
      I1 => \_signext_a_T_8\(6),
      I2 => \_signext_d_T_8\(6),
      I3 => wide_mask_hi_hi_lo,
      I4 => \^saved_data_reg[48]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[51]_INST_0_i_13_n_0\
    );
\io_axi4_0_wdata[51]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(51),
      I1 => sel00,
      I2 => \^saved_data_reg[51]\(0),
      I3 => indexes_51(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[51]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[51]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[51]\(0),
      I3 => indexes_51(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[51]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[51]_INST_0_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \io_axi4_0_wdata[47]_INST_0_i_5_n_0\,
      CO(3) => \io_axi4_0_wdata[51]_INST_0_i_5_n_0\,
      CO(2) => \io_axi4_0_wdata[51]_INST_0_i_5_n_1\,
      CO(1) => \io_axi4_0_wdata[51]_INST_0_i_5_n_2\,
      CO(0) => \io_axi4_0_wdata[51]_INST_0_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \io_axi4_0_wdata[51]_INST_0_i_6_n_0\,
      DI(2) => \io_axi4_0_wdata[51]_INST_0_i_7_n_0\,
      DI(1) => \io_axi4_0_wdata[51]_INST_0_i_8_n_0\,
      DI(0) => \io_axi4_0_wdata[51]_INST_0_i_9_n_0\,
      O(3 downto 0) => data1(51 downto 48),
      S(3) => \io_axi4_0_wdata[51]_INST_0_i_10_n_0\,
      S(2) => \io_axi4_0_wdata[51]_INST_0_i_11_n_0\,
      S(1) => \io_axi4_0_wdata[51]_INST_0_i_12_n_0\,
      S(0) => \io_axi4_0_wdata[51]_INST_0_i_13_n_0\
    );
\io_axi4_0_wdata[51]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(6),
      I1 => wide_mask_hi_hi_lo,
      I2 => indexes_51(1),
      O => \io_axi4_0_wdata[51]_INST_0_i_6_n_0\
    );
\io_axi4_0_wdata[51]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(6),
      I1 => wide_mask_hi_hi_lo,
      I2 => indexes_50(1),
      O => \io_axi4_0_wdata[51]_INST_0_i_7_n_0\
    );
\io_axi4_0_wdata[51]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(6),
      I1 => wide_mask_hi_hi_lo,
      I2 => indexes_49(1),
      O => \io_axi4_0_wdata[51]_INST_0_i_8_n_0\
    );
\io_axi4_0_wdata[51]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(6),
      I1 => wide_mask_hi_hi_lo,
      I2 => indexes_48(1),
      O => \io_axi4_0_wdata[51]_INST_0_i_9_n_0\
    );
\io_axi4_0_wdata[52]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[52]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[52]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(16),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(52)
    );
\io_axi4_0_wdata[52]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(52),
      I1 => sel00,
      I2 => \^saved_data_reg[52]\(0),
      I3 => indexes_52(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[52]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[52]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[52]\(0),
      I3 => indexes_52(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[52]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[53]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF22222FFF00000"
    )
        port map (
      I0 => mbypass_auto_in_1_a_bits_data(21),
      I1 => bypass,
      I2 => \io_axi4_0_wdata[53]_INST_0_i_2_n_0\,
      I3 => \io_axi4_0_wdata[53]_INST_0_i_3_n_0\,
      I4 => \^muxstateearly_0\,
      I5 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(53)
    );
\io_axi4_0_wdata[53]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(53),
      I1 => sel00,
      I2 => \^saved_data_reg[53]\(0),
      I3 => indexes_53(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[53]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[53]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[53]\(0),
      I3 => indexes_53(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[53]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[54]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF22222FFF00000"
    )
        port map (
      I0 => mbypass_auto_in_1_a_bits_data(22),
      I1 => bypass,
      I2 => \io_axi4_0_wdata[54]_INST_0_i_2_n_0\,
      I3 => \io_axi4_0_wdata[54]_INST_0_i_3_n_0\,
      I4 => \^muxstateearly_0\,
      I5 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(54)
    );
\io_axi4_0_wdata[54]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(54),
      I1 => sel00,
      I2 => \^saved_data_reg[54]\(0),
      I3 => indexes_54(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[54]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[54]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[54]\(0),
      I3 => indexes_54(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[54]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[55]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF22222FFF00000"
    )
        port map (
      I0 => mbypass_auto_in_1_a_bits_data(23),
      I1 => bypass,
      I2 => \io_axi4_0_wdata[55]_INST_0_i_2_n_0\,
      I3 => \io_axi4_0_wdata[55]_INST_0_i_3_n_0\,
      I4 => \^muxstateearly_0\,
      I5 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(55)
    );
\io_axi4_0_wdata[55]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_54(1),
      I1 => \_signext_a_T_8\(6),
      I2 => \_signext_d_T_8\(6),
      I3 => wide_mask_hi_hi_lo,
      I4 => \^saved_data_reg[54]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[55]_INST_0_i_10_n_0\
    );
\io_axi4_0_wdata[55]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_53(1),
      I1 => \_signext_a_T_8\(6),
      I2 => \_signext_d_T_8\(6),
      I3 => wide_mask_hi_hi_lo,
      I4 => \^saved_data_reg[53]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[55]_INST_0_i_11_n_0\
    );
\io_axi4_0_wdata[55]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_52(1),
      I1 => \_signext_a_T_8\(6),
      I2 => \_signext_d_T_8\(6),
      I3 => wide_mask_hi_hi_lo,
      I4 => \^saved_data_reg[52]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[55]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[55]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAEAA"
    )
        port map (
      I0 => p_2_in(2),
      I1 => wide_mask_hi_lo_lo,
      I2 => wide_mask_hi_lo_hi,
      I3 => indexes_hi_39,
      I4 => signbit_a(6),
      I5 => p_2_in(4),
      O => \_signext_a_T_8\(6)
    );
\io_axi4_0_wdata[55]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAEAA"
    )
        port map (
      I0 => \io_axi4_0_wdata[23]_INST_0_i_14_n_0\,
      I1 => wide_mask_hi_lo_lo,
      I2 => wide_mask_hi_lo_hi,
      I3 => \^indexes_lo_39\,
      I4 => signbit_d(6),
      I5 => \io_axi4_0_wdata[55]_INST_0_i_16_n_0\,
      O => \_signext_d_T_8\(6)
    );
\io_axi4_0_wdata[55]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F80808"
    )
        port map (
      I0 => wide_mask_lo_hi_lo,
      I1 => indexes_hi_23,
      I2 => wide_mask_lo_hi_hi,
      I3 => wide_mask_hi_lo_lo,
      I4 => indexes_hi_31,
      O => p_2_in(4)
    );
\io_axi4_0_wdata[55]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F80808"
    )
        port map (
      I0 => wide_mask_lo_hi_lo,
      I1 => \^indexes_lo_23\,
      I2 => wide_mask_lo_hi_hi,
      I3 => wide_mask_hi_lo_lo,
      I4 => \^indexes_lo_31\,
      O => \io_axi4_0_wdata[55]_INST_0_i_16_n_0\
    );
\io_axi4_0_wdata[55]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(55),
      I1 => sel00,
      I2 => \^indexes_lo_55\,
      I3 => indexes_hi_55,
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[55]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[55]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^indexes_lo_55\,
      I3 => indexes_hi_55,
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[55]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[55]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \io_axi4_0_wdata[51]_INST_0_i_5_n_0\,
      CO(3) => \io_axi4_0_wdata[55]_INST_0_i_4_n_0\,
      CO(2) => \io_axi4_0_wdata[55]_INST_0_i_4_n_1\,
      CO(1) => \io_axi4_0_wdata[55]_INST_0_i_4_n_2\,
      CO(0) => \io_axi4_0_wdata[55]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \io_axi4_0_wdata[55]_INST_0_i_5_n_0\,
      DI(2) => \io_axi4_0_wdata[55]_INST_0_i_6_n_0\,
      DI(1) => \io_axi4_0_wdata[55]_INST_0_i_7_n_0\,
      DI(0) => \io_axi4_0_wdata[55]_INST_0_i_8_n_0\,
      O(3 downto 0) => data1(55 downto 52),
      S(3) => \io_axi4_0_wdata[55]_INST_0_i_9_n_0\,
      S(2) => \io_axi4_0_wdata[55]_INST_0_i_10_n_0\,
      S(1) => \io_axi4_0_wdata[55]_INST_0_i_11_n_0\,
      S(0) => \io_axi4_0_wdata[55]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[55]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(6),
      I1 => wide_mask_hi_hi_lo,
      I2 => indexes_hi_55,
      O => \io_axi4_0_wdata[55]_INST_0_i_5_n_0\
    );
\io_axi4_0_wdata[55]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(6),
      I1 => wide_mask_hi_hi_lo,
      I2 => indexes_54(1),
      O => \io_axi4_0_wdata[55]_INST_0_i_6_n_0\
    );
\io_axi4_0_wdata[55]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(6),
      I1 => wide_mask_hi_hi_lo,
      I2 => indexes_53(1),
      O => \io_axi4_0_wdata[55]_INST_0_i_7_n_0\
    );
\io_axi4_0_wdata[55]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(6),
      I1 => wide_mask_hi_hi_lo,
      I2 => indexes_52(1),
      O => \io_axi4_0_wdata[55]_INST_0_i_8_n_0\
    );
\io_axi4_0_wdata[55]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_hi_55,
      I1 => \_signext_a_T_8\(6),
      I2 => \_signext_d_T_8\(6),
      I3 => wide_mask_hi_hi_lo,
      I4 => \^indexes_lo_55\,
      I5 => sel00,
      O => \io_axi4_0_wdata[55]_INST_0_i_9_n_0\
    );
\io_axi4_0_wdata[56]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF22222FFF00000"
    )
        port map (
      I0 => mbypass_auto_in_1_a_bits_data(24),
      I1 => bypass,
      I2 => \io_axi4_0_wdata[56]_INST_0_i_2_n_0\,
      I3 => \io_axi4_0_wdata[56]_INST_0_i_3_n_0\,
      I4 => \^muxstateearly_0\,
      I5 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(56)
    );
\io_axi4_0_wdata[56]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(56),
      I1 => sel00,
      I2 => \^saved_data_reg[56]\(0),
      I3 => indexes_56(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[56]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[56]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[56]\(0),
      I3 => indexes_56(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[56]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[57]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF22222FFF00000"
    )
        port map (
      I0 => mbypass_auto_in_1_a_bits_data(25),
      I1 => bypass,
      I2 => \io_axi4_0_wdata[57]_INST_0_i_2_n_0\,
      I3 => \io_axi4_0_wdata[57]_INST_0_i_3_n_0\,
      I4 => \^muxstateearly_0\,
      I5 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(57)
    );
\io_axi4_0_wdata[57]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(57),
      I1 => sel00,
      I2 => \^saved_data_reg[57]\(0),
      I3 => indexes_57(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[57]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[57]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[57]\(0),
      I3 => indexes_57(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[57]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[58]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF22222FFF00000"
    )
        port map (
      I0 => mbypass_auto_in_1_a_bits_data(26),
      I1 => bypass,
      I2 => \io_axi4_0_wdata[58]_INST_0_i_2_n_0\,
      I3 => \io_axi4_0_wdata[58]_INST_0_i_3_n_0\,
      I4 => \^muxstateearly_0\,
      I5 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(58)
    );
\io_axi4_0_wdata[58]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(58),
      I1 => sel00,
      I2 => \^saved_data_reg[58]\(0),
      I3 => indexes_58(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[58]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[58]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[58]\(0),
      I3 => indexes_58(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[58]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[59]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF22222FFF00000"
    )
        port map (
      I0 => mbypass_auto_in_1_a_bits_data(27),
      I1 => bypass,
      I2 => \io_axi4_0_wdata[59]_INST_0_i_2_n_0\,
      I3 => \io_axi4_0_wdata[59]_INST_0_i_3_n_0\,
      I4 => \^muxstateearly_0\,
      I5 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(59)
    );
\io_axi4_0_wdata[59]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_58(1),
      I1 => \_signext_a_T_8\(7),
      I2 => \_signext_d_T_8\(7),
      I3 => wide_mask_hi_hi_hi,
      I4 => \^saved_data_reg[58]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[59]_INST_0_i_10_n_0\
    );
\io_axi4_0_wdata[59]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_57(1),
      I1 => \_signext_a_T_8\(7),
      I2 => \_signext_d_T_8\(7),
      I3 => wide_mask_hi_hi_hi,
      I4 => \^saved_data_reg[57]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[59]_INST_0_i_11_n_0\
    );
\io_axi4_0_wdata[59]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_56(1),
      I1 => \_signext_a_T_8\(7),
      I2 => \_signext_d_T_8\(7),
      I3 => wide_mask_hi_hi_hi,
      I4 => \^saved_data_reg[56]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[59]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[59]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(59),
      I1 => sel00,
      I2 => \^saved_data_reg[59]\(0),
      I3 => indexes_59(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[59]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[59]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[59]\(0),
      I3 => indexes_59(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[59]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[59]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \io_axi4_0_wdata[55]_INST_0_i_4_n_0\,
      CO(3) => \io_axi4_0_wdata[59]_INST_0_i_4_n_0\,
      CO(2) => \io_axi4_0_wdata[59]_INST_0_i_4_n_1\,
      CO(1) => \io_axi4_0_wdata[59]_INST_0_i_4_n_2\,
      CO(0) => \io_axi4_0_wdata[59]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \io_axi4_0_wdata[59]_INST_0_i_5_n_0\,
      DI(2) => \io_axi4_0_wdata[59]_INST_0_i_6_n_0\,
      DI(1) => \io_axi4_0_wdata[59]_INST_0_i_7_n_0\,
      DI(0) => \io_axi4_0_wdata[59]_INST_0_i_8_n_0\,
      O(3 downto 0) => data1(59 downto 56),
      S(3) => \io_axi4_0_wdata[59]_INST_0_i_9_n_0\,
      S(2) => \io_axi4_0_wdata[59]_INST_0_i_10_n_0\,
      S(1) => \io_axi4_0_wdata[59]_INST_0_i_11_n_0\,
      S(0) => \io_axi4_0_wdata[59]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[59]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(7),
      I1 => wide_mask_hi_hi_hi,
      I2 => indexes_59(1),
      O => \io_axi4_0_wdata[59]_INST_0_i_5_n_0\
    );
\io_axi4_0_wdata[59]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(7),
      I1 => wide_mask_hi_hi_hi,
      I2 => indexes_58(1),
      O => \io_axi4_0_wdata[59]_INST_0_i_6_n_0\
    );
\io_axi4_0_wdata[59]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(7),
      I1 => wide_mask_hi_hi_hi,
      I2 => indexes_57(1),
      O => \io_axi4_0_wdata[59]_INST_0_i_7_n_0\
    );
\io_axi4_0_wdata[59]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(7),
      I1 => wide_mask_hi_hi_hi,
      I2 => indexes_56(1),
      O => \io_axi4_0_wdata[59]_INST_0_i_8_n_0\
    );
\io_axi4_0_wdata[59]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_59(1),
      I1 => \_signext_a_T_8\(7),
      I2 => \_signext_d_T_8\(7),
      I3 => wide_mask_hi_hi_hi,
      I4 => \^saved_data_reg[59]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[59]_INST_0_i_9_n_0\
    );
\io_axi4_0_wdata[5]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[5]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[5]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(5),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(5)
    );
\io_axi4_0_wdata[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(5),
      I1 => sel00,
      I2 => \^ram_data_reg[5]\(0),
      I3 => indexes_5(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[5]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[5]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[5]\(0),
      I3 => indexes_5(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[5]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[60]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF22222FFF00000"
    )
        port map (
      I0 => mbypass_auto_in_1_a_bits_data(28),
      I1 => bypass,
      I2 => \io_axi4_0_wdata[60]_INST_0_i_2_n_0\,
      I3 => \io_axi4_0_wdata[60]_INST_0_i_3_n_0\,
      I4 => \^muxstateearly_0\,
      I5 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(60)
    );
\io_axi4_0_wdata[60]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(60),
      I1 => sel00,
      I2 => \^saved_data_reg[60]\(0),
      I3 => indexes_60(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[60]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[60]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[60]\(0),
      I3 => indexes_60(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[60]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[61]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF22222FFF00000"
    )
        port map (
      I0 => mbypass_auto_in_1_a_bits_data(29),
      I1 => bypass,
      I2 => \io_axi4_0_wdata[61]_INST_0_i_2_n_0\,
      I3 => \io_axi4_0_wdata[61]_INST_0_i_3_n_0\,
      I4 => \^muxstateearly_0\,
      I5 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(61)
    );
\io_axi4_0_wdata[61]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(61),
      I1 => sel00,
      I2 => \^saved_data_reg[61]\(0),
      I3 => indexes_61(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[61]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[61]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[61]\(0),
      I3 => indexes_61(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[61]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[62]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF22222FFF00000"
    )
        port map (
      I0 => mbypass_auto_in_1_a_bits_data(30),
      I1 => bypass,
      I2 => \io_axi4_0_wdata[62]_INST_0_i_2_n_0\,
      I3 => \io_axi4_0_wdata[62]_INST_0_i_3_n_0\,
      I4 => \^muxstateearly_0\,
      I5 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(62)
    );
\io_axi4_0_wdata[62]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(62),
      I1 => sel00,
      I2 => \^saved_data_reg[62]\(0),
      I3 => indexes_62(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[62]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[62]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[62]\(0),
      I3 => indexes_62(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[62]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[63]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF22222FFF00000"
    )
        port map (
      I0 => mbypass_auto_in_1_a_bits_data(31),
      I1 => bypass,
      I2 => \io_axi4_0_wdata[63]_INST_0_i_2_n_0\,
      I3 => \io_axi4_0_wdata[63]_INST_0_i_3_n_0\,
      I4 => \^muxstateearly_0\,
      I5 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(63)
    );
\io_axi4_0_wdata[63]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_62(1),
      I1 => \_signext_a_T_8\(7),
      I2 => \_signext_d_T_8\(7),
      I3 => wide_mask_hi_hi_hi,
      I4 => \^saved_data_reg[62]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[63]_INST_0_i_10_n_0\
    );
\io_axi4_0_wdata[63]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_61(1),
      I1 => \_signext_a_T_8\(7),
      I2 => \_signext_d_T_8\(7),
      I3 => wide_mask_hi_hi_hi,
      I4 => \^saved_data_reg[61]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[63]_INST_0_i_11_n_0\
    );
\io_axi4_0_wdata[63]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_60(1),
      I1 => \_signext_a_T_8\(7),
      I2 => \_signext_d_T_8\(7),
      I3 => wide_mask_hi_hi_hi,
      I4 => \^saved_data_reg[60]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[63]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[63]_INST_0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(7),
      I1 => wide_mask_hi_hi_hi,
      I2 => indexes_63(1),
      O => p_0_in
    );
\io_axi4_0_wdata[63]_INST_0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_d_T_8\(7),
      I1 => wide_mask_hi_hi_hi,
      I2 => \^saved_data_reg[63]\(0),
      O => p_0_in0_in
    );
\io_axi4_0_wdata[63]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEFEEEEE"
    )
        port map (
      I0 => \p_3_in__0\(3),
      I1 => signbit_a(6),
      I2 => wide_mask_hi_hi_lo,
      I3 => wide_mask_hi_hi_hi,
      I4 => indexes_hi_55,
      I5 => p_2_in(5),
      O => \_signext_a_T_8\(7)
    );
\io_axi4_0_wdata[63]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEFEEEEE"
    )
        port map (
      I0 => \p_1_in__0\(3),
      I1 => signbit_d(6),
      I2 => wide_mask_hi_hi_lo,
      I3 => wide_mask_hi_hi_hi,
      I4 => \^indexes_lo_55\,
      I5 => \io_axi4_0_wdata[63]_INST_0_i_20_n_0\,
      O => \_signext_d_T_8\(7)
    );
\io_axi4_0_wdata[63]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => indexes_hi_47,
      I1 => wide_mask_hi_hi_lo,
      I2 => wide_mask_hi_lo_hi,
      O => signbit_a(6)
    );
\io_axi4_0_wdata[63]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F80808"
    )
        port map (
      I0 => wide_mask_lo_hi_hi,
      I1 => indexes_hi_31,
      I2 => wide_mask_hi_lo_lo,
      I3 => wide_mask_hi_lo_hi,
      I4 => indexes_hi_39,
      O => p_2_in(5)
    );
\io_axi4_0_wdata[63]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^indexes_lo_47\,
      I1 => wide_mask_hi_hi_lo,
      I2 => wide_mask_hi_lo_hi,
      O => signbit_d(6)
    );
\io_axi4_0_wdata[63]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(63),
      I1 => sel00,
      I2 => \^saved_data_reg[63]\(0),
      I3 => indexes_63(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[63]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[63]_INST_0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F80808"
    )
        port map (
      I0 => wide_mask_lo_hi_hi,
      I1 => \^indexes_lo_31\,
      I2 => wide_mask_hi_lo_lo,
      I3 => wide_mask_hi_lo_hi,
      I4 => \^indexes_lo_39\,
      O => \io_axi4_0_wdata[63]_INST_0_i_20_n_0\
    );
\io_axi4_0_wdata[63]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^saved_data_reg[63]\(0),
      I3 => indexes_63(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[63]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[63]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \io_axi4_0_wdata[59]_INST_0_i_4_n_0\,
      CO(3) => \NLW_io_axi4_0_wdata[63]_INST_0_i_4_CO_UNCONNECTED\(3),
      CO(2) => \io_axi4_0_wdata[63]_INST_0_i_4_n_1\,
      CO(1) => \io_axi4_0_wdata[63]_INST_0_i_4_n_2\,
      CO(0) => \io_axi4_0_wdata[63]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \io_axi4_0_wdata[63]_INST_0_i_6_n_0\,
      DI(1) => \io_axi4_0_wdata[63]_INST_0_i_7_n_0\,
      DI(0) => \io_axi4_0_wdata[63]_INST_0_i_8_n_0\,
      O(3 downto 0) => data1(63 downto 60),
      S(3) => \io_axi4_0_wdata[63]_INST_0_i_9_n_0\,
      S(2) => \io_axi4_0_wdata[63]_INST_0_i_10_n_0\,
      S(1) => \io_axi4_0_wdata[63]_INST_0_i_11_n_0\,
      S(0) => \io_axi4_0_wdata[63]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[63]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18DBE724"
    )
        port map (
      I0 => \unsigned_\,
      I1 => p_0_in,
      I2 => p_0_in0_in,
      I3 => data1(63),
      I4 => \cam_a_0_bits_param_reg_n_0_[0]\,
      O => pick_a
    );
\io_axi4_0_wdata[63]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(7),
      I1 => wide_mask_hi_hi_hi,
      I2 => indexes_62(1),
      O => \io_axi4_0_wdata[63]_INST_0_i_6_n_0\
    );
\io_axi4_0_wdata[63]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(7),
      I1 => wide_mask_hi_hi_hi,
      I2 => indexes_61(1),
      O => \io_axi4_0_wdata[63]_INST_0_i_7_n_0\
    );
\io_axi4_0_wdata[63]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_signext_a_T_8\(7),
      I1 => wide_mask_hi_hi_hi,
      I2 => indexes_60(1),
      O => \io_axi4_0_wdata[63]_INST_0_i_8_n_0\
    );
\io_axi4_0_wdata[63]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"113C1E3CEEC3E1C3"
    )
        port map (
      I0 => indexes_63(1),
      I1 => \_signext_a_T_8\(7),
      I2 => \_signext_d_T_8\(7),
      I3 => wide_mask_hi_hi_hi,
      I4 => \^saved_data_reg[63]\(0),
      I5 => sel00,
      O => \io_axi4_0_wdata[63]_INST_0_i_9_n_0\
    );
\io_axi4_0_wdata[6]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[6]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[6]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(6),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(6)
    );
\io_axi4_0_wdata[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(6),
      I1 => sel00,
      I2 => \^ram_data_reg[6]\(0),
      I3 => indexes_6(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[6]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[6]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[6]\(0),
      I3 => indexes_6(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[6]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[7]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[7]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[7]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(7),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(7)
    );
\io_axi4_0_wdata[7]_INST_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"609F"
    )
        port map (
      I0 => indexes_6(1),
      I1 => \^ram_data_reg[6]\(0),
      I2 => wide_mask_lo_lo_lo,
      I3 => sel00,
      O => \io_axi4_0_wdata[7]_INST_0_i_10_n_0\
    );
\io_axi4_0_wdata[7]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"609F"
    )
        port map (
      I0 => indexes_5(1),
      I1 => \^ram_data_reg[5]\(0),
      I2 => wide_mask_lo_lo_lo,
      I3 => sel00,
      O => \io_axi4_0_wdata[7]_INST_0_i_11_n_0\
    );
\io_axi4_0_wdata[7]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"609F"
    )
        port map (
      I0 => indexes_4(1),
      I1 => \^ram_data_reg[4]\(0),
      I2 => wide_mask_lo_lo_lo,
      I3 => sel00,
      O => \io_axi4_0_wdata[7]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(7),
      I1 => sel00,
      I2 => \^indexes_lo_7\,
      I3 => indexes_hi_7,
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[7]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^indexes_lo_7\,
      I3 => indexes_hi_7,
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[7]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[7]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \io_axi4_0_wdata[3]_INST_0_i_4_n_0\,
      CO(3) => \io_axi4_0_wdata[7]_INST_0_i_4_n_0\,
      CO(2) => \io_axi4_0_wdata[7]_INST_0_i_4_n_1\,
      CO(1) => \io_axi4_0_wdata[7]_INST_0_i_4_n_2\,
      CO(0) => \io_axi4_0_wdata[7]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \io_axi4_0_wdata[7]_INST_0_i_5_n_0\,
      DI(2) => \io_axi4_0_wdata[7]_INST_0_i_6_n_0\,
      DI(1) => \io_axi4_0_wdata[7]_INST_0_i_7_n_0\,
      DI(0) => \io_axi4_0_wdata[7]_INST_0_i_8_n_0\,
      O(3 downto 0) => data1(7 downto 4),
      S(3) => \io_axi4_0_wdata[7]_INST_0_i_9_n_0\,
      S(2) => \io_axi4_0_wdata[7]_INST_0_i_10_n_0\,
      S(1) => \io_axi4_0_wdata[7]_INST_0_i_11_n_0\,
      S(0) => \io_axi4_0_wdata[7]_INST_0_i_12_n_0\
    );
\io_axi4_0_wdata[7]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => indexes_hi_7,
      I1 => wide_mask_lo_lo_lo,
      O => \io_axi4_0_wdata[7]_INST_0_i_5_n_0\
    );
\io_axi4_0_wdata[7]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => indexes_6(1),
      I1 => wide_mask_lo_lo_lo,
      O => \io_axi4_0_wdata[7]_INST_0_i_6_n_0\
    );
\io_axi4_0_wdata[7]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => indexes_5(1),
      I1 => wide_mask_lo_lo_lo,
      O => \io_axi4_0_wdata[7]_INST_0_i_7_n_0\
    );
\io_axi4_0_wdata[7]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => indexes_4(1),
      I1 => wide_mask_lo_lo_lo,
      O => \io_axi4_0_wdata[7]_INST_0_i_8_n_0\
    );
\io_axi4_0_wdata[7]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"609F"
    )
        port map (
      I0 => indexes_hi_7,
      I1 => \^indexes_lo_7\,
      I2 => wide_mask_lo_lo_lo,
      I3 => sel00,
      O => \io_axi4_0_wdata[7]_INST_0_i_9_n_0\
    );
\io_axi4_0_wdata[8]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[8]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[8]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(8),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(8)
    );
\io_axi4_0_wdata[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(8),
      I1 => sel00,
      I2 => \^ram_data_reg[8]\(0),
      I3 => indexes_8(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[8]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[8]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[8]\(0),
      I3 => indexes_8(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[8]_INST_0_i_3_n_0\
    );
\io_axi4_0_wdata[9]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \io_axi4_0_wdata[9]_INST_0_i_2_n_0\,
      I1 => \io_axi4_0_wdata[9]_INST_0_i_3_n_0\,
      I2 => \^muxstateearly_0\,
      I3 => D(9),
      I4 => \^muxstateearly_1\,
      O => \ram_data_reg[63]\(9)
    );
\io_axi4_0_wdata[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data1(9),
      I1 => sel00,
      I2 => \^ram_data_reg[9]\(0),
      I3 => indexes_9(1),
      I4 => pick_a,
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[9]_INST_0_i_2_n_0\
    );
\io_axi4_0_wdata[9]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => cam_a_0_lut(3),
      I1 => cam_a_0_lut(1),
      I2 => \^ram_data_reg[9]\(0),
      I3 => indexes_9(1),
      I4 => cam_a_0_lut(2),
      I5 => cam_a_0_bits_opcode,
      O => \io_axi4_0_wdata[9]_INST_0_i_3_n_0\
    );
\io_axi4_0_wstrb[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88888"
    )
        port map (
      I0 => source_c_bits_a_mask(0),
      I1 => \^muxstateearly_0\,
      I2 => hints_auto_in_a_bits_mask(0),
      I3 => fixer_1_auto_in_a_bits_source(0),
      I4 => \^muxstateearly_1\,
      O => \ram_strb_reg[7]\(0)
    );
\io_axi4_0_wstrb[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8FAFAF8F8FEFF"
    )
        port map (
      I0 => cam_a_0_bits_size(1),
      I1 => cam_a_0_bits_size(0),
      I2 => cam_a_0_bits_size(2),
      I3 => \cam_a_0_bits_address_reg_n_0_[0]\,
      I4 => source_c_bits_a_mask_bit,
      I5 => source_c_bits_a_mask_bit_1,
      O => source_c_bits_a_mask(0)
    );
\io_axi4_0_wstrb[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88888"
    )
        port map (
      I0 => source_c_bits_a_mask(1),
      I1 => \^muxstateearly_0\,
      I2 => hints_auto_in_a_bits_mask(1),
      I3 => fixer_1_auto_in_a_bits_source(0),
      I4 => \^muxstateearly_1\,
      O => \ram_strb_reg[7]\(1)
    );
\io_axi4_0_wstrb[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8FAFAF8F8FFFE"
    )
        port map (
      I0 => cam_a_0_bits_size(1),
      I1 => cam_a_0_bits_size(0),
      I2 => cam_a_0_bits_size(2),
      I3 => \cam_a_0_bits_address_reg_n_0_[0]\,
      I4 => source_c_bits_a_mask_bit,
      I5 => source_c_bits_a_mask_bit_1,
      O => source_c_bits_a_mask(1)
    );
\io_axi4_0_wstrb[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88888"
    )
        port map (
      I0 => source_c_bits_a_mask(2),
      I1 => \^muxstateearly_0\,
      I2 => hints_auto_in_a_bits_mask(2),
      I3 => fixer_1_auto_in_a_bits_source(0),
      I4 => \^muxstateearly_1\,
      O => \ram_strb_reg[7]\(2)
    );
\io_axi4_0_wstrb[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8FEFFFAFA"
    )
        port map (
      I0 => cam_a_0_bits_size(1),
      I1 => cam_a_0_bits_size(0),
      I2 => cam_a_0_bits_size(2),
      I3 => \cam_a_0_bits_address_reg_n_0_[0]\,
      I4 => source_c_bits_a_mask_bit_1,
      I5 => source_c_bits_a_mask_bit,
      O => source_c_bits_a_mask(2)
    );
\io_axi4_0_wstrb[3]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88888"
    )
        port map (
      I0 => source_c_bits_a_mask(3),
      I1 => \^muxstateearly_0\,
      I2 => hints_auto_in_a_bits_mask(3),
      I3 => fixer_1_auto_in_a_bits_source(0),
      I4 => \^muxstateearly_1\,
      O => \ram_strb_reg[7]\(3)
    );
\io_axi4_0_wstrb[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8FFFEFAFA"
    )
        port map (
      I0 => cam_a_0_bits_size(1),
      I1 => cam_a_0_bits_size(0),
      I2 => cam_a_0_bits_size(2),
      I3 => \cam_a_0_bits_address_reg_n_0_[0]\,
      I4 => source_c_bits_a_mask_bit_1,
      I5 => source_c_bits_a_mask_bit,
      O => source_c_bits_a_mask(3)
    );
\io_axi4_0_wstrb[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88888"
    )
        port map (
      I0 => source_c_bits_a_mask(4),
      I1 => \^muxstateearly_0\,
      I2 => hints_auto_in_a_bits_mask(4),
      I3 => fixer_1_auto_in_a_bits_source(0),
      I4 => \^muxstateearly_1\,
      O => \ram_strb_reg[7]\(4)
    );
\io_axi4_0_wstrb[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAF8F8FEFFF8F8"
    )
        port map (
      I0 => cam_a_0_bits_size(1),
      I1 => cam_a_0_bits_size(0),
      I2 => cam_a_0_bits_size(2),
      I3 => \cam_a_0_bits_address_reg_n_0_[0]\,
      I4 => source_c_bits_a_mask_bit,
      I5 => source_c_bits_a_mask_bit_1,
      O => source_c_bits_a_mask(4)
    );
\io_axi4_0_wstrb[5]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88888"
    )
        port map (
      I0 => source_c_bits_a_mask(5),
      I1 => \^muxstateearly_0\,
      I2 => hints_auto_in_a_bits_mask(5),
      I3 => fixer_1_auto_in_a_bits_source(0),
      I4 => \^muxstateearly_1\,
      O => \ram_strb_reg[7]\(5)
    );
\io_axi4_0_wstrb[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAF8F8FFFEF8F8"
    )
        port map (
      I0 => cam_a_0_bits_size(1),
      I1 => cam_a_0_bits_size(0),
      I2 => cam_a_0_bits_size(2),
      I3 => \cam_a_0_bits_address_reg_n_0_[0]\,
      I4 => source_c_bits_a_mask_bit,
      I5 => source_c_bits_a_mask_bit_1,
      O => source_c_bits_a_mask(5)
    );
\io_axi4_0_wstrb[6]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88888"
    )
        port map (
      I0 => source_c_bits_a_mask(6),
      I1 => \^muxstateearly_0\,
      I2 => hints_auto_in_a_bits_mask(6),
      I3 => fixer_1_auto_in_a_bits_source(0),
      I4 => \^muxstateearly_1\,
      O => \ram_strb_reg[7]\(6)
    );
\io_axi4_0_wstrb[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFF8F8FAFAF8F8"
    )
        port map (
      I0 => cam_a_0_bits_size(1),
      I1 => cam_a_0_bits_size(0),
      I2 => cam_a_0_bits_size(2),
      I3 => \cam_a_0_bits_address_reg_n_0_[0]\,
      I4 => source_c_bits_a_mask_bit,
      I5 => source_c_bits_a_mask_bit_1,
      O => source_c_bits_a_mask(6)
    );
\io_axi4_0_wstrb[7]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88888"
    )
        port map (
      I0 => source_c_bits_a_mask(7),
      I1 => \^muxstateearly_0\,
      I2 => hints_auto_in_a_bits_mask(7),
      I3 => fixer_1_auto_in_a_bits_source(0),
      I4 => \^muxstateearly_1\,
      O => \ram_strb_reg[7]\(7)
    );
\io_axi4_0_wstrb[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF8F8FAFAF8F8"
    )
        port map (
      I0 => cam_a_0_bits_size(1),
      I1 => cam_a_0_bits_size(0),
      I2 => cam_a_0_bits_size(2),
      I3 => \cam_a_0_bits_address_reg_n_0_[0]\,
      I4 => source_c_bits_a_mask_bit,
      I5 => source_c_bits_a_mask_bit_1,
      O => source_c_bits_a_mask(7)
    );
io_axi4_0_wvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^deq_io_enq_valid\,
      I1 => maybe_full,
      O => io_axi4_0_wvalid
    );
io_axi4_0_wvalid_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00000"
    )
        port map (
      I0 => doneAW,
      I1 => maybe_full_reg_11,
      I2 => xbar_auto_out_0_a_valid,
      I3 => \^xbar_auto_in_a_bits_opcode\(0),
      I4 => \tl2axi4/_bundleIn_0_a_ready_T\,
      O => \^deq_io_enq_valid\
    );
io_axi4_0_wvalid_INST_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_address\(30),
      I1 => \^xbar_auto_in_a_bits_address\(31),
      O => io_axi4_0_wvalid_INST_0_i_11_n_0
    );
io_axi4_0_wvalid_INST_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[29]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(29),
      I3 => \^muxstateearly_1\,
      O => io_axi4_0_wvalid_INST_0_i_12_n_0
    );
io_axi4_0_wvalid_INST_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_address\(30),
      I1 => \^xbar_auto_in_a_bits_address\(31),
      O => io_axi4_0_wvalid_INST_0_i_13_n_0
    );
io_axi4_0_wvalid_INST_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0744070004440000"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[29]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(29),
      I3 => \^muxstateearly_1\,
      I4 => \cam_a_0_bits_address_reg_n_0_[28]\,
      I5 => fixer_1_auto_in_a_bits_address(28),
      O => io_axi4_0_wvalid_INST_0_i_14_n_0
    );
io_axi4_0_wvalid_INST_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_address\(30),
      I1 => \^xbar_auto_in_a_bits_address\(31),
      O => io_axi4_0_wvalid_INST_0_i_15_n_0
    );
io_axi4_0_wvalid_INST_0_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[29]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(29),
      I3 => \^muxstateearly_1\,
      O => io_axi4_0_wvalid_INST_0_i_16_n_0
    );
io_axi4_0_wvalid_INST_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004444440040000"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_source\(5),
      I1 => \^xbar_auto_in_a_bits_source\(4),
      I2 => \^xbar_auto_in_a_bits_opcode\(0),
      I3 => write_4,
      I4 => \count_5_reg[0]_0\,
      I5 => \count_5_reg[4]\(1),
      O => io_axi4_0_wvalid_INST_0_i_17_n_0
    );
io_axi4_0_wvalid_INST_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008888880080000"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_source\(5),
      I1 => \^xbar_auto_in_a_bits_source\(4),
      I2 => \^xbar_auto_in_a_bits_opcode\(0),
      I3 => write_6,
      I4 => \count_7_reg[0]_0\,
      I5 => \count_7_reg[4]\(1),
      O => io_axi4_0_wvalid_INST_0_i_18_n_0
    );
io_axi4_0_wvalid_INST_0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001111110010000"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_source\(5),
      I1 => \^xbar_auto_in_a_bits_source\(4),
      I2 => \^xbar_auto_in_a_bits_opcode\(0),
      I3 => write_3,
      I4 => \count_4_reg[0]_0\,
      I5 => \count_4_reg[4]\(1),
      O => io_axi4_0_wvalid_INST_0_i_19_n_0
    );
io_axi4_0_wvalid_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA28"
    )
        port map (
      I0 => xbar_auto_in_a_valid,
      I1 => \^xbar_auto_in_a_bits_address\(31),
      I2 => \^xbar_auto_in_a_bits_address\(30),
      I3 => \xbar/_requestAIO_T_9\,
      I4 => \xbar/_requestAIO_T_4\,
      I5 => \xbar/_requestAIO_T_24\,
      O => xbar_auto_out_0_a_valid
    );
io_axi4_0_wvalid_INST_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004444440040000"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_source\(4),
      I1 => \^xbar_auto_in_a_bits_source\(5),
      I2 => \^xbar_auto_in_a_bits_opcode\(0),
      I3 => write_5,
      I4 => \count_6_reg[0]_0\,
      I5 => \count_6_reg[4]\(1),
      O => io_axi4_0_wvalid_INST_0_i_20_n_0
    );
io_axi4_0_wvalid_INST_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004444440040000"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_source\(5),
      I1 => \^xbar_auto_in_a_bits_source\(4),
      I2 => \^xbar_auto_in_a_bits_opcode\(0),
      I3 => write,
      I4 => \count_1_reg[0]_1\,
      I5 => \count_1_reg[4]\(1),
      O => \counter_reg[2]_0\
    );
io_axi4_0_wvalid_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABABAB"
    )
        port map (
      I0 => io_axi4_0_wvalid_INST_0_i_7_n_0,
      I1 => \^xbar_auto_in_a_bits_source\(6),
      I2 => \count_3_reg[4]\,
      I3 => \^ram_id_reg[3]\,
      I4 => count_13_reg_0,
      I5 => write_1_reg_0,
      O => \tl2axi4/_bundleIn_0_a_ready_T\
    );
io_axi4_0_wvalid_INST_0_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_io_axi4_0_wvalid_INST_0_i_4_CO_UNCONNECTED(3 downto 2),
      CO(1) => \xbar/_requestAIO_T_9\,
      CO(0) => io_axi4_0_wvalid_INST_0_i_4_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_io_axi4_0_wvalid_INST_0_i_4_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => io_axi4_0_wvalid_INST_0_i_11_n_0,
      S(0) => io_axi4_0_wvalid_INST_0_i_12_n_0
    );
io_axi4_0_wvalid_INST_0_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_io_axi4_0_wvalid_INST_0_i_5_CO_UNCONNECTED(3 downto 2),
      CO(1) => \xbar/_requestAIO_T_4\,
      CO(0) => io_axi4_0_wvalid_INST_0_i_5_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_io_axi4_0_wvalid_INST_0_i_5_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => io_axi4_0_wvalid_INST_0_i_13_n_0,
      S(0) => io_axi4_0_wvalid_INST_0_i_14_n_0
    );
io_axi4_0_wvalid_INST_0_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_io_axi4_0_wvalid_INST_0_i_6_CO_UNCONNECTED(3 downto 2),
      CO(1) => \xbar/_requestAIO_T_24\,
      CO(0) => io_axi4_0_wvalid_INST_0_i_6_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_io_axi4_0_wvalid_INST_0_i_6_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => io_axi4_0_wvalid_INST_0_i_15_n_0,
      S(0) => io_axi4_0_wvalid_INST_0_i_16_n_0
    );
io_axi4_0_wvalid_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => io_axi4_0_wvalid_INST_0_i_17_n_0,
      I1 => io_axi4_0_wvalid_INST_0_i_18_n_0,
      I2 => io_axi4_0_wvalid_INST_0_i_19_n_0,
      I3 => io_axi4_0_wvalid_INST_0_i_20_n_0,
      I4 => \^xbar_auto_in_a_bits_source\(6),
      I5 => a_first,
      O => io_axi4_0_wvalid_INST_0_i_7_n_0
    );
\maybe_full_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^deq_io_enq_valid\,
      I1 => maybe_full,
      I2 => io_axi4_0_wready,
      O => maybe_full_reg
    );
\maybe_full_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^out_arw_valid\,
      I1 => maybe_full_reg_11,
      I2 => queue_arw_deq_io_deq_ready,
      O => maybe_full_reg_0
    );
\q_last_count[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAEAAA00000000"
    )
        port map (
      I0 => \beatsLeft[0]_i_6_n_0\,
      I1 => \xbar/requestAIO_0_0\,
      I2 => maybe_full_reg_12,
      I3 => \tl2axi4/_bundleIn_0_a_ready_T\,
      I4 => \q_last_count[4]_i_15_n_0\,
      I5 => allowed_1,
      O => p_30_in
    );
\q_last_count[4]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_opcode\(0),
      I1 => maybe_full_reg_11,
      O => \q_last_count[4]_i_15_n_0\
    );
\q_last_count[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB0000000B"
    )
        port map (
      I0 => cam_s_0_state(0),
      I1 => cam_s_0_state(1),
      I2 => \beatsLeft_reg_n_0_[2]\,
      I3 => \beatsLeft_reg_n_0_[0]\,
      I4 => \beatsLeft_reg_n_0_[1]\,
      I5 => state_1,
      O => allowed_1
    );
\q_last_count[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080808000"
    )
        port map (
      I0 => \a_first_counter_reg[2]_0\,
      I1 => \^p_29_in\,
      I2 => xbar_auto_in_a_ready,
      I3 => state_1,
      I4 => idle,
      I5 => \_readys_T\,
      O => \q_last_count_reg[4]\
    );
\ram_addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[0]\,
      I1 => \^muxstateearly_0\,
      I2 => saved_address(0),
      I3 => full_reg_4,
      I4 => chiplink_auto_mbypass_out_a_bits_address(0),
      I5 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(0)
    );
\ram_addr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[10]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(10),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(10)
    );
\ram_addr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[11]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(11),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(11)
    );
\ram_addr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[12]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(12),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(12)
    );
\ram_addr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[13]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(13),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(13)
    );
\ram_addr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[14]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(14),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(14)
    );
\ram_addr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[15]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(15),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(15)
    );
\ram_addr[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[16]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(16),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(16)
    );
\ram_addr[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[17]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(17),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(17)
    );
\ram_addr[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[18]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(18),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(18)
    );
\ram_addr[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[19]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(19),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(19)
    );
\ram_addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => source_c_bits_a_mask_bit_1,
      I1 => \^muxstateearly_0\,
      I2 => saved_address(1),
      I3 => full_reg_4,
      I4 => chiplink_auto_mbypass_out_a_bits_address(1),
      I5 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(1)
    );
\ram_addr[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[20]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(20),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(20)
    );
\ram_addr[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[21]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(21),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(21)
    );
\ram_addr[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[22]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(22),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(22)
    );
\ram_addr[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[23]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(23),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(23)
    );
\ram_addr[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[24]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(24),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(24)
    );
\ram_addr[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[25]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(25),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(25)
    );
\ram_addr[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[26]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(26),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(26)
    );
\ram_addr[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[27]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(27),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(27)
    );
\ram_addr[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[28]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(28),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(28)
    );
\ram_addr[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[29]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(29),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(29)
    );
\ram_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[3]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(3),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(3)
    );
\ram_addr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[4]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(4),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(4)
    );
\ram_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[5]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(5),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(5)
    );
\ram_addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[6]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(6),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(6)
    );
\ram_addr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[7]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(7),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(7)
    );
\ram_addr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[8]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(8),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(8)
    );
\ram_addr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[9]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(9),
      I3 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_address\(9)
    );
\ram_echo_tl_state_source[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEEEEAAEAAAAA"
    )
        port map (
      I0 => \_T_38\(1),
      I1 => fixer_1_auto_in_a_bits_source(1),
      I2 => p_31_in,
      I3 => \_readys_T\,
      I4 => idle,
      I5 => state_1,
      O => \^xbar_auto_in_a_bits_source\(1)
    );
\ram_echo_tl_state_source[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^muxstateearly_0\,
      I1 => cam_a_0_bits_source(1),
      O => \_T_38\(1)
    );
\ram_echo_tl_state_source[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => cam_a_0_bits_source(2),
      I1 => \^muxstateearly_0\,
      I2 => saved_source(0),
      I3 => full_reg_4,
      I4 => chiplink_auto_mbypass_out_a_bits_source(0),
      I5 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_source\(2)
    );
\ram_echo_tl_state_source[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \^saved_source_reg[6]\(1),
      I1 => \^muxstateearly_0\,
      I2 => saved_source(1),
      I3 => full_reg_4,
      I4 => chiplink_auto_mbypass_out_a_bits_source(1),
      I5 => \^muxstateearly_1\,
      O => \^xbar_auto_in_a_bits_source\(3)
    );
\ram_echo_tl_state_source[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEEEEAAEAAAAA"
    )
        port map (
      I0 => \_T_38\(4),
      I1 => fixer_1_auto_in_a_bits_source(4),
      I2 => p_31_in,
      I3 => \_readys_T\,
      I4 => idle,
      I5 => state_1,
      O => \^xbar_auto_in_a_bits_source\(4)
    );
\ram_echo_tl_state_source[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^muxstateearly_0\,
      I1 => \^saved_source_reg[6]\(2),
      O => \_T_38\(4)
    );
\ram_echo_tl_state_source[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEEEEAAEAAAAA"
    )
        port map (
      I0 => \_T_38\(5),
      I1 => fixer_1_auto_in_a_bits_source(5),
      I2 => p_31_in,
      I3 => \_readys_T\,
      I4 => idle,
      I5 => state_1,
      O => \^xbar_auto_in_a_bits_source\(5)
    );
\ram_echo_tl_state_source[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^muxstateearly_0\,
      I1 => \^saved_source_reg[6]\(3),
      O => \_T_38\(5)
    );
\ram_extra_id_reg_0_15_0_0__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^enq_ptr_value_reg[4]\,
      I1 => Q(0),
      O => count_9_reg_6
    );
\ram_extra_id_reg_0_15_0_0__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^enq_ptr_value_reg[4]_0\,
      I1 => \enq_ptr_value_reg[4]_5\(0),
      O => count_9_reg_7
    );
\ram_extra_id_reg_0_15_0_0__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^enq_ptr_value_reg[4]_1\,
      I1 => \enq_ptr_value_reg[4]_6\(0),
      O => count_9_reg_8
    );
\ram_extra_id_reg_0_15_0_0__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^do_enq_2\,
      I1 => \enq_ptr_value_reg[4]_9\(0),
      O => count_9_reg_9
    );
\ram_extra_id_reg_0_15_0_0__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^do_enq_1\,
      I1 => \enq_ptr_value_reg[4]_8\(0),
      O => count_9_reg_10
    );
\ram_extra_id_reg_0_15_0_0__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^do_enq_0\,
      I1 => \enq_ptr_value_reg[4]_7\(0),
      O => count_9_reg_11
    );
\ram_extra_id_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^enq_ptr_value_reg[4]_0\,
      I1 => \enq_ptr_value_reg[4]_5\(0),
      O => count_9_reg_0
    );
\ram_extra_id_reg_0_15_0_0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^enq_ptr_value_reg[4]_1\,
      I1 => \enq_ptr_value_reg[4]_6\(0),
      O => count_9_reg_1
    );
\ram_extra_id_reg_0_15_0_0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^do_enq_0\,
      I1 => \enq_ptr_value_reg[4]_7\(0),
      O => count_9_reg_2
    );
\ram_extra_id_reg_0_15_0_0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^do_enq_1\,
      I1 => \enq_ptr_value_reg[4]_8\(0),
      O => count_9_reg_3
    );
\ram_extra_id_reg_0_15_0_0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^do_enq_2\,
      I1 => \enq_ptr_value_reg[4]_9\(0),
      O => count_9_reg_4
    );
\ram_extra_id_reg_0_15_0_0_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => \^ram_extra_id_reg[0]\,
      I1 => \^xbar_auto_in_a_bits_source\(3),
      I2 => \ram_id_reg[4]\(1),
      I3 => maybe_full_reg_11,
      O => io_enq_bits_extra_id
    );
ram_extra_id_reg_0_15_0_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^enq_ptr_value_reg[4]\,
      I1 => Q(0),
      O => count_9_reg
    );
ram_extra_id_reg_0_15_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222220"
    )
        port map (
      I0 => \^ram_id_reg[3]\,
      I1 => \^xbar_auto_in_a_bits_source\(6),
      I2 => \^xbar_auto_in_a_bits_source\(2),
      I3 => \^xbar_auto_in_a_bits_source\(1),
      I4 => \^xbar_auto_in_a_bits_source\(0),
      O => \^ram_extra_id_reg[0]\
    );
\ram_len[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_size\(0),
      I1 => \^xbar_auto_in_a_bits_size\(1),
      I2 => \^xbar_auto_in_a_bits_size\(2),
      O => \ram_len_reg[3]\(0)
    );
\ram_len[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_size\(1),
      I1 => \^xbar_auto_in_a_bits_size\(2),
      O => \ram_len_reg[3]\(1)
    );
\ram_len[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_size\(0),
      I1 => \^xbar_auto_in_a_bits_size\(1),
      I2 => \^xbar_auto_in_a_bits_size\(2),
      O => \ram_len_reg[3]\(2)
    );
\ram_opcode[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xbar_auto_in_a_valid,
      I1 => \xbar/requestAIO_0_1\,
      O => \^xbar_auto_out_1_a_valid\
    );
\ram_opcode[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_address\(30),
      I1 => \^xbar_auto_in_a_bits_address\(31),
      O => \ram_opcode[2]_i_5_n_0\
    );
\ram_opcode[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^d_first\,
      I1 => xbar_auto_in_d_bits_opcode(0),
      I2 => \cam_d_0_data[63]_i_3_n_0\,
      I3 => xbar_auto_in_d_bits_opcode(1),
      I4 => xbar_auto_in_d_bits_opcode(2),
      O => \^d_replace\
    );
\ram_opcode[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033007703330777"
    )
        port map (
      I0 => \cam_a_0_bits_address_reg_n_0_[29]\,
      I1 => \^muxstateearly_0\,
      I2 => fixer_1_auto_in_a_bits_address(29),
      I3 => \^muxstateearly_1\,
      I4 => \cam_a_0_bits_address_reg_n_0_[28]\,
      I5 => fixer_1_auto_in_a_bits_address(28),
      O => \ram_opcode[2]_i_6__0_n_0\
    );
\ram_opcode_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_ram_opcode_reg[2]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \xbar/requestAIO_0_1\,
      CO(0) => \ram_opcode_reg[2]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ram_opcode_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ram_opcode[2]_i_5_n_0\,
      S(0) => \ram_opcode[2]_i_6__0_n_0\
    );
\ram_size[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_size\(2),
      I1 => \^xbar_auto_in_a_bits_size\(0),
      O => \ram_size_reg[1]\(0)
    );
\ram_size[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_size\(2),
      I1 => \^xbar_auto_in_a_bits_size\(1),
      O => \ram_size_reg[1]\(1)
    );
\ram_source[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \saved_source_reg[5]\(0),
      I1 => full,
      I2 => \^saved_source_reg[6]\(0),
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_source(0),
      I5 => \^muxstateearly_1\,
      O => \ram_source_reg[5]\(0)
    );
\ram_source[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \saved_source_reg[5]\(1),
      I1 => full,
      I2 => \^saved_source_reg[6]\(2),
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_source(4),
      I5 => \^muxstateearly_1\,
      O => \ram_source_reg[5]\(1)
    );
\ram_source[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \saved_source_reg[5]\(2),
      I1 => full,
      I2 => \^saved_source_reg[6]\(3),
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_source(5),
      I5 => \^muxstateearly_1\,
      O => \ram_source_reg[5]\(2)
    );
ram_tl_state_size_reg_0_31_0_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^enq_ptr_value_reg[4]_2\,
      I1 => maybe_full_reg_1,
      I2 => maybe_full_reg_2,
      O => E(0)
    );
\ram_tl_state_size_reg_0_31_0_3_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => io_axi4_0_awready,
      I1 => \^axi4index_1_auto_in_awvalid\,
      I2 => \ram_id_reg[3]_1\,
      I3 => \ram_id_reg[2]\,
      I4 => \^enq_ptr_value_reg[4]_4\,
      I5 => maybe_full_reg_9,
      O => \^do_enq_1\
    );
\ram_tl_state_size_reg_0_31_0_3_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => io_axi4_0_awready,
      I1 => \^axi4index_1_auto_in_awvalid\,
      I2 => \ram_id_reg[3]_1\,
      I3 => \ram_id_reg[2]\,
      I4 => \^enq_ptr_value_reg[4]_3\,
      I5 => maybe_full_reg_10,
      O => \^do_enq_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^enq_ptr_value_reg[4]_2\,
      I1 => maybe_full_reg_3,
      I2 => maybe_full_reg_4,
      O => do_enq
    );
\ram_tl_state_size_reg_0_31_0_3_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => io_axi4_0_arready,
      I1 => \^axi4index_1_auto_in_arvalid\,
      I2 => \ram_id_reg[3]_1\,
      I3 => \ram_id_reg[2]\,
      I4 => \^enq_ptr_value_reg[4]_3\,
      I5 => maybe_full_reg_5,
      O => \^enq_ptr_value_reg[4]_1\
    );
\ram_tl_state_size_reg_0_31_0_3_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => io_axi4_0_arready,
      I1 => \^axi4index_1_auto_in_arvalid\,
      I2 => \ram_id_reg[3]_1\,
      I3 => \ram_id_reg[2]\,
      I4 => \^enq_ptr_value_reg[4]_4\,
      I5 => maybe_full_reg_6,
      O => \^enq_ptr_value_reg[4]_0\
    );
\ram_tl_state_size_reg_0_31_0_3_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => io_axi4_0_arready,
      I1 => \^axi4index_1_auto_in_arvalid\,
      I2 => \^enq_ptr_value_reg[4]_2\,
      I3 => \ram_id_reg[3]_1\,
      I4 => \ram_id_reg[2]\,
      I5 => maybe_full_reg_7,
      O => \^enq_ptr_value_reg[4]\
    );
\ram_tl_state_size_reg_0_31_0_3_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => io_axi4_0_awready,
      I1 => \^axi4index_1_auto_in_awvalid\,
      I2 => \^enq_ptr_value_reg[4]_2\,
      I3 => \ram_id_reg[3]_1\,
      I4 => \ram_id_reg[2]\,
      I5 => maybe_full_reg_8,
      O => \^do_enq_2\
    );
\ram_tl_state_size_reg_0_31_0_3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^io_axi4_0_awid[0]\,
      I1 => \ram_id_reg[1]_0\,
      O => \^enq_ptr_value_reg[4]_4\
    );
\ram_tl_state_size_reg_0_31_0_3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^io_axi4_0_awid[0]\,
      I1 => \ram_id_reg[1]_0\,
      O => \^enq_ptr_value_reg[4]_3\
    );
ram_tl_state_size_reg_0_31_0_3_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^io_axi4_0_awid[0]\,
      I1 => \ram_id_reg[1]_0\,
      O => \^enq_ptr_value_reg[4]_2\
    );
ram_tl_state_source_reg_0_31_0_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_echo_tl_state_source_reg[5]\(0),
      I1 => maybe_full_reg_11,
      I2 => \^saved_source_reg[6]\(0),
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_source(0),
      I5 => \^muxstateearly_1\,
      O => io_enq_bits_tl_state_source(0)
    );
ram_tl_state_source_reg_0_31_0_5_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_echo_tl_state_source_reg[5]\(2),
      I1 => maybe_full_reg_11,
      I2 => \^saved_source_reg[6]\(3),
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_source(5),
      I5 => \^muxstateearly_1\,
      O => io_enq_bits_tl_state_source(2)
    );
ram_tl_state_source_reg_0_31_0_5_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ram_echo_tl_state_source_reg[5]\(1),
      I1 => maybe_full_reg_11,
      I2 => \^saved_source_reg[6]\(2),
      I3 => \^muxstateearly_0\,
      I4 => fixer_1_auto_in_a_bits_source(4),
      I5 => \^muxstateearly_1\,
      O => io_enq_bits_tl_state_source(1)
    );
\ram_wen[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_opcode\(0),
      O => a_isPut
    );
\saved_data[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[32]\(0),
      I1 => io_axi4_0_rdata(32),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(30)
    );
\saved_data[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[33]\(0),
      I1 => io_axi4_0_rdata(33),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(31)
    );
\saved_data[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[34]\(0),
      I1 => io_axi4_0_rdata(34),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(32)
    );
\saved_data[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[35]\(0),
      I1 => io_axi4_0_rdata(35),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(33)
    );
\saved_data[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[36]\(0),
      I1 => io_axi4_0_rdata(36),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(34)
    );
\saved_data[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[37]\(0),
      I1 => io_axi4_0_rdata(37),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(35)
    );
\saved_data[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[38]\(0),
      I1 => io_axi4_0_rdata(38),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(36)
    );
\saved_data[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^indexes_lo_39\,
      I1 => io_axi4_0_rdata(39),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(37)
    );
\saved_data[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[40]\(0),
      I1 => io_axi4_0_rdata(40),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(38)
    );
\saved_data[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[41]\(0),
      I1 => io_axi4_0_rdata(41),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(39)
    );
\saved_data[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[42]\(0),
      I1 => io_axi4_0_rdata(42),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(40)
    );
\saved_data[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[43]\(0),
      I1 => io_axi4_0_rdata(43),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(41)
    );
\saved_data[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[44]\(0),
      I1 => io_axi4_0_rdata(44),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(42)
    );
\saved_data[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[45]\(0),
      I1 => io_axi4_0_rdata(45),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(43)
    );
\saved_data[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[46]\(0),
      I1 => io_axi4_0_rdata(46),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(44)
    );
\saved_data[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^indexes_lo_47\,
      I1 => io_axi4_0_rdata(47),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(45)
    );
\saved_data[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[48]\(0),
      I1 => io_axi4_0_rdata(48),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(46)
    );
\saved_data[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[49]\(0),
      I1 => io_axi4_0_rdata(49),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(47)
    );
\saved_data[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[50]\(0),
      I1 => io_axi4_0_rdata(50),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(48)
    );
\saved_data[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[51]\(0),
      I1 => io_axi4_0_rdata(51),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(49)
    );
\saved_data[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[52]\(0),
      I1 => io_axi4_0_rdata(52),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(50)
    );
\saved_data[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[53]\(0),
      I1 => io_axi4_0_rdata(53),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(51)
    );
\saved_data[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[54]\(0),
      I1 => io_axi4_0_rdata(54),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(52)
    );
\saved_data[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^indexes_lo_55\,
      I1 => io_axi4_0_rdata(55),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(53)
    );
\saved_data[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[56]\(0),
      I1 => io_axi4_0_rdata(56),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(54)
    );
\saved_data[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[57]\(0),
      I1 => io_axi4_0_rdata(57),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(55)
    );
\saved_data[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[58]\(0),
      I1 => io_axi4_0_rdata(58),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(56)
    );
\saved_data[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[59]\(0),
      I1 => io_axi4_0_rdata(59),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(57)
    );
\saved_data[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[60]\(0),
      I1 => io_axi4_0_rdata(60),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(58)
    );
\saved_data[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[61]\(0),
      I1 => io_axi4_0_rdata(61),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(59)
    );
\saved_data[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[62]\(0),
      I1 => io_axi4_0_rdata(62),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(60)
    );
\saved_data[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^saved_data_reg[63]\(0),
      I1 => io_axi4_0_rdata(63),
      I2 => muxStateEarly_0_3,
      I3 => \^d_replace\,
      O => atomics_auto_in_d_bits_data(61)
    );
\saved_opcode[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^saved_source_reg[0]_0\,
      I1 => maybe_full_4,
      I2 => full,
      O => \saved_source_reg[0]\(0)
    );
\saved_opcode[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE2E222200000000"
    )
        port map (
      I0 => state_1,
      I1 => idle,
      I2 => cam_s_0_state(1),
      I3 => cam_s_0_state(0),
      I4 => p_31_in,
      I5 => bypass_reg_rep_0,
      O => \^xbar_auto_in_a_bits_opcode\(0)
    );
\saved_opcode[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^d_replace\,
      I1 => xbar_auto_in_d_bits_opcode(2),
      I2 => xbar_auto_in_d_bits_source(0),
      O => \saved_opcode_reg[2]\(0)
    );
\saved_opcode[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111144400000000"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_opcode\(0),
      I1 => repeat_count_reg,
      I2 => \^xbar_auto_in_a_bits_size\(1),
      I3 => \^xbar_auto_in_a_bits_size\(0),
      I4 => \^xbar_auto_in_a_bits_size\(2),
      I5 => \^xbar_auto_out_1_a_valid\,
      O => \^saved_source_reg[0]_0\
    );
\stalls_id_3[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^atomics_auto_in_a_ready\,
      I1 => full_reg_1,
      O => \^stalls_id_3_reg[1]\
    );
state_0_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^muxstateearly_0\,
      Q => state_0,
      R => resetn_0
    );
state_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^muxstateearly_1\,
      Q => state_1,
      R => resetn_0
    );
write_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_opcode\(0),
      I1 => \^count_1_reg[0]_0\,
      I2 => \^count_10_reg\,
      I3 => write_1,
      O => write_1_reg
    );
write_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_opcode\(0),
      I1 => \^count_1_reg[0]_0\,
      I2 => \^count_11_reg\,
      I3 => write_2,
      O => write_2_reg
    );
write_3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_opcode\(0),
      I1 => \^count_1_reg[0]_0\,
      I2 => \^count_12_reg\,
      I3 => write_3,
      O => write_3_reg
    );
write_4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_opcode\(0),
      I1 => \^count_1_reg[0]_0\,
      I2 => \^count_13_reg\,
      I3 => write_4,
      O => write_4_reg
    );
write_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_opcode\(0),
      I1 => \^count_1_reg[0]_0\,
      I2 => \^count_14_reg\,
      I3 => write_5,
      O => write_5_reg
    );
write_6_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_opcode\(0),
      I1 => \^count_1_reg[0]_0\,
      I2 => \^count_15_reg\,
      I3 => write_6,
      O => write_6_reg
    );
write_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \^xbar_auto_in_a_bits_opcode\(0),
      I1 => \^count_1_reg[0]_0\,
      I2 => \^count_9_reg_5\,
      I3 => write,
      O => write_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_TLBusBypassBar is
  port (
    xbar_1_auto_out_0_d_valid : out STD_LOGIC;
    \beatsLeft_reg[0]\ : out STD_LOGIC;
    \beatsLeft_reg[0]_0\ : out STD_LOGIC;
    \counter_3_reg[0]_0\ : out STD_LOGIC;
    \flight_reg[3]_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    state_0_reg : in STD_LOGIC;
    \cdc_reg_reg[11]\ : in STD_LOGIC;
    d_first_reg : in STD_LOGIC;
    valid_reg_reg : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    sync_0 : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    maybe_full_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_1_reg[0]\ : in STD_LOGIC;
    sbypass_auto_node_out_out_d_bits_size : in STD_LOGIC_VECTOR ( 0 to 0 );
    xbar_1_auto_out_0_d_bits_size : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sync_0_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_TLBusBypassBar : entity is "FPGA_TLBusBypassBar";
end meisha_chiplink_master_0_1_FPGA_TLBusBypassBar;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_TLBusBypassBar is
  signal \^beatsleft_reg[0]_0\ : STD_LOGIC;
  signal bypass_reg : STD_LOGIC;
  signal bypass_reg_i_1_n_0 : STD_LOGIC;
  signal bypass_reg_i_3_n_0 : STD_LOGIC;
  signal bypass_reg_i_4_n_0 : STD_LOGIC;
  signal \counter_3[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_3[2]_i_2_n_0\ : STD_LOGIC;
  signal \counter_3_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal flight : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal in_reset : STD_LOGIC;
  signal \next_flight_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \next_flight_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \next_flight_carry__0_n_3\ : STD_LOGIC;
  signal \next_flight_carry__0_n_6\ : STD_LOGIC;
  signal \next_flight_carry__0_n_7\ : STD_LOGIC;
  signal next_flight_carry_i_1_n_0 : STD_LOGIC;
  signal next_flight_carry_i_2_n_0 : STD_LOGIC;
  signal next_flight_carry_i_3_n_0 : STD_LOGIC;
  signal next_flight_carry_i_4_n_0 : STD_LOGIC;
  signal next_flight_carry_i_5_n_0 : STD_LOGIC;
  signal next_flight_carry_i_6_n_0 : STD_LOGIC;
  signal next_flight_carry_i_8_n_0 : STD_LOGIC;
  signal next_flight_carry_i_9_n_0 : STD_LOGIC;
  signal next_flight_carry_n_0 : STD_LOGIC;
  signal next_flight_carry_n_1 : STD_LOGIC;
  signal next_flight_carry_n_2 : STD_LOGIC;
  signal next_flight_carry_n_3 : STD_LOGIC;
  signal next_flight_carry_n_4 : STD_LOGIC;
  signal next_flight_carry_n_5 : STD_LOGIC;
  signal next_flight_carry_n_6 : STD_LOGIC;
  signal next_flight_carry_n_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^xbar_1_auto_out_0_d_valid\ : STD_LOGIC;
  signal \NLW_next_flight_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_next_flight_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of bypass_reg_i_4 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \counter_3[0]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \counter_3[1]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \counter_3[2]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of next_flight_carry_i_10 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of next_flight_carry_i_8 : label is "soft_lutpair274";
begin
  \beatsLeft_reg[0]_0\ <= \^beatsleft_reg[0]_0\;
  xbar_1_auto_out_0_d_valid <= \^xbar_1_auto_out_0_d_valid\;
\beatsLeft[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^beatsleft_reg[0]_0\,
      I1 => state_0,
      O => \beatsLeft_reg[0]\
    );
\beatsLeft[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^xbar_1_auto_out_0_d_valid\,
      I1 => maybe_full_reg,
      O => \^beatsleft_reg[0]_0\
    );
bypass_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBAAB88888AA8"
    )
        port map (
      I0 => sync_0_reg_0,
      I1 => in_reset,
      I2 => next_flight_carry_i_8_n_0,
      I3 => next_flight_carry_i_9_n_0,
      I4 => bypass_reg_i_3_n_0,
      I5 => bypass_reg,
      O => bypass_reg_i_1_n_0
    );
bypass_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => bypass_reg_i_4_n_0,
      I1 => flight(5),
      I2 => flight(4),
      I3 => flight(1),
      I4 => flight(2),
      I5 => flight(3),
      O => bypass_reg_i_3_n_0
    );
bypass_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => flight(0),
      I1 => state_0_reg,
      O => bypass_reg_i_4_n_0
    );
bypass_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => bypass_reg_i_1_n_0,
      Q => bypass_reg,
      R => '0'
    );
\counter_3[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E0F0F"
    )
        port map (
      I0 => \counter_3_reg__0\(3),
      I1 => \counter_3_reg__0\(2),
      I2 => \counter_3_reg__0\(0),
      I3 => \counter_3_reg__0\(1),
      I4 => \cdc_reg_reg[11]\,
      O => \counter_3[0]_i_1__0_n_0\
    );
\counter_3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FF00E"
    )
        port map (
      I0 => \counter_3_reg__0\(3),
      I1 => \counter_3_reg__0\(2),
      I2 => \counter_3_reg__0\(0),
      I3 => \counter_3_reg__0\(1),
      I4 => \r_1_reg[0]\,
      O => p_0_in(1)
    );
\counter_3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C2C3C2C3C2C2C2"
    )
        port map (
      I0 => \counter_3_reg__0\(3),
      I1 => \counter_3_reg__0\(2),
      I2 => \counter_3[2]_i_2_n_0\,
      I3 => \r_1_reg[0]\,
      I4 => xbar_1_auto_out_0_d_bits_size(1),
      I5 => xbar_1_auto_out_0_d_bits_size(0),
      O => p_0_in(2)
    );
\counter_3[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_3_reg__0\(1),
      I1 => \counter_3_reg__0\(0),
      O => \counter_3[2]_i_2_n_0\
    );
\counter_3[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF000000008"
    )
        port map (
      I0 => \r_1_reg[0]\,
      I1 => sbypass_auto_node_out_out_d_bits_size(0),
      I2 => \counter_3_reg__0\(2),
      I3 => \counter_3_reg__0\(0),
      I4 => \counter_3_reg__0\(1),
      I5 => \counter_3_reg__0\(3),
      O => p_0_in(3)
    );
\counter_3[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
        port map (
      I0 => sync_0,
      I1 => sync_0_reg,
      I2 => in_reset,
      I3 => bypass_reg,
      O => \counter_3_reg[0]_0\
    );
\counter_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \counter_3[0]_i_1__0_n_0\,
      Q => \counter_3_reg__0\(0),
      R => SR(0)
    );
\counter_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(1),
      Q => \counter_3_reg__0\(1),
      R => SR(0)
    );
\counter_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(2),
      Q => \counter_3_reg__0\(2),
      R => SR(0)
    );
\counter_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(3),
      Q => \counter_3_reg__0\(3),
      R => SR(0)
    );
\flight_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_flight_carry_n_7,
      Q => flight(0),
      R => SR(0)
    );
\flight_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_flight_carry_n_6,
      Q => flight(1),
      R => SR(0)
    );
\flight_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_flight_carry_n_5,
      Q => flight(2),
      R => SR(0)
    );
\flight_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_flight_carry_n_4,
      Q => flight(3),
      R => SR(0)
    );
\flight_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \next_flight_carry__0_n_7\,
      Q => flight(4),
      R => SR(0)
    );
\flight_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \next_flight_carry__0_n_6\,
      Q => flight(5),
      R => SR(0)
    );
in_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => SR(0),
      Q => in_reset,
      R => '0'
    );
next_flight_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => next_flight_carry_n_0,
      CO(2) => next_flight_carry_n_1,
      CO(1) => next_flight_carry_n_2,
      CO(0) => next_flight_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => flight(2 downto 1),
      DI(1) => next_flight_carry_i_1_n_0,
      DI(0) => next_flight_carry_i_2_n_0,
      O(3) => next_flight_carry_n_4,
      O(2) => next_flight_carry_n_5,
      O(1) => next_flight_carry_n_6,
      O(0) => next_flight_carry_n_7,
      S(3) => next_flight_carry_i_3_n_0,
      S(2) => next_flight_carry_i_4_n_0,
      S(1) => next_flight_carry_i_5_n_0,
      S(0) => next_flight_carry_i_6_n_0
    );
\next_flight_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => next_flight_carry_n_0,
      CO(3 downto 1) => \NLW_next_flight_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \next_flight_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => flight(3),
      O(3 downto 2) => \NLW_next_flight_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \next_flight_carry__0_n_6\,
      O(0) => \next_flight_carry__0_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \next_flight_carry__0_i_1_n_0\,
      S(0) => \next_flight_carry__0_i_2_n_0\
    );
\next_flight_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => flight(4),
      I1 => flight(5),
      O => \next_flight_carry__0_i_1_n_0\
    );
\next_flight_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => flight(3),
      I1 => flight(4),
      O => \next_flight_carry__0_i_2_n_0\
    );
next_flight_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => flight(1),
      O => next_flight_carry_i_1_n_0
    );
next_flight_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_3_reg__0\(3),
      I1 => \counter_3_reg__0\(2),
      I2 => \counter_3_reg__0\(0),
      I3 => \counter_3_reg__0\(1),
      O => \flight_reg[3]_0\
    );
next_flight_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => flight(0),
      I1 => state_0_reg,
      O => next_flight_carry_i_2_n_0
    );
next_flight_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => flight(2),
      I1 => flight(3),
      O => next_flight_carry_i_3_n_0
    );
next_flight_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => flight(1),
      I1 => flight(2),
      O => next_flight_carry_i_4_n_0
    );
next_flight_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => state_0_reg,
      I1 => flight(0),
      I2 => flight(1),
      O => next_flight_carry_i_5_n_0
    );
next_flight_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => next_flight_carry_i_8_n_0,
      I1 => next_flight_carry_i_9_n_0,
      O => next_flight_carry_i_6_n_0
    );
next_flight_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => flight(0),
      I1 => state_0_reg,
      O => next_flight_carry_i_8_n_0
    );
next_flight_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888A8888"
    )
        port map (
      I0 => E(0),
      I1 => \cdc_reg_reg[11]\,
      I2 => \counter_3_reg__0\(3),
      I3 => \counter_3_reg__0\(2),
      I4 => \counter_3_reg__0\(0),
      I5 => \counter_3_reg__0\(1),
      O => next_flight_carry_i_9_n_0
    );
\state_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101000100010001"
    )
        port map (
      I0 => d_first_reg,
      I1 => valid_reg_reg,
      I2 => bypass_reg,
      I3 => in_reset,
      I4 => sync_0_reg,
      I5 => sync_0,
      O => \^xbar_1_auto_out_0_d_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_TLFIFOFixer_1 is
  port (
    flight_113_reg_0 : out STD_LOGIC;
    flight_114_reg_0 : out STD_LOGIC;
    flight_115_reg_0 : out STD_LOGIC;
    flight_116_reg_0 : out STD_LOGIC;
    flight_117_reg_0 : out STD_LOGIC;
    flight_118_reg_0 : out STD_LOGIC;
    flight_119_reg_0 : out STD_LOGIC;
    flight_120_reg_0 : out STD_LOGIC;
    flight_121_reg_0 : out STD_LOGIC;
    flight_122_reg_0 : out STD_LOGIC;
    flight_123_reg_0 : out STD_LOGIC;
    flight_124_reg_0 : out STD_LOGIC;
    flight_125_reg_0 : out STD_LOGIC;
    flight_126_reg_0 : out STD_LOGIC;
    flight_127_reg_0 : out STD_LOGIC;
    flight_112_reg_0 : out STD_LOGIC;
    flight_17_reg_0 : out STD_LOGIC;
    flight_18_reg_0 : out STD_LOGIC;
    flight_19_reg_0 : out STD_LOGIC;
    flight_20_reg_0 : out STD_LOGIC;
    flight_21_reg_0 : out STD_LOGIC;
    flight_22_reg_0 : out STD_LOGIC;
    flight_23_reg_0 : out STD_LOGIC;
    flight_24_reg_0 : out STD_LOGIC;
    flight_25_reg_0 : out STD_LOGIC;
    flight_26_reg_0 : out STD_LOGIC;
    flight_27_reg_0 : out STD_LOGIC;
    flight_28_reg_0 : out STD_LOGIC;
    flight_29_reg_0 : out STD_LOGIC;
    flight_30_reg_0 : out STD_LOGIC;
    flight_31_reg_0 : out STD_LOGIC;
    flight_16_reg_0 : out STD_LOGIC;
    flight_33_reg_0 : out STD_LOGIC;
    flight_34_reg_0 : out STD_LOGIC;
    flight_35_reg_0 : out STD_LOGIC;
    flight_36_reg_0 : out STD_LOGIC;
    flight_37_reg_0 : out STD_LOGIC;
    flight_38_reg_0 : out STD_LOGIC;
    flight_39_reg_0 : out STD_LOGIC;
    flight_40_reg_0 : out STD_LOGIC;
    flight_41_reg_0 : out STD_LOGIC;
    flight_42_reg_0 : out STD_LOGIC;
    flight_43_reg_0 : out STD_LOGIC;
    flight_44_reg_0 : out STD_LOGIC;
    flight_45_reg_0 : out STD_LOGIC;
    flight_46_reg_0 : out STD_LOGIC;
    flight_47_reg_0 : out STD_LOGIC;
    flight_32_reg_0 : out STD_LOGIC;
    flight_49_reg_0 : out STD_LOGIC;
    flight_50_reg_0 : out STD_LOGIC;
    flight_51_reg_0 : out STD_LOGIC;
    flight_52_reg_0 : out STD_LOGIC;
    flight_53_reg_0 : out STD_LOGIC;
    flight_54_reg_0 : out STD_LOGIC;
    flight_55_reg_0 : out STD_LOGIC;
    flight_56_reg_0 : out STD_LOGIC;
    flight_57_reg_0 : out STD_LOGIC;
    flight_58_reg_0 : out STD_LOGIC;
    flight_59_reg_0 : out STD_LOGIC;
    flight_60_reg_0 : out STD_LOGIC;
    flight_61_reg_0 : out STD_LOGIC;
    flight_62_reg_0 : out STD_LOGIC;
    flight_63_reg_0 : out STD_LOGIC;
    flight_48_reg_0 : out STD_LOGIC;
    flight_65_reg_0 : out STD_LOGIC;
    flight_66_reg_0 : out STD_LOGIC;
    flight_67_reg_0 : out STD_LOGIC;
    flight_68_reg_0 : out STD_LOGIC;
    flight_69_reg_0 : out STD_LOGIC;
    flight_70_reg_0 : out STD_LOGIC;
    flight_71_reg_0 : out STD_LOGIC;
    flight_72_reg_0 : out STD_LOGIC;
    flight_73_reg_0 : out STD_LOGIC;
    flight_74_reg_0 : out STD_LOGIC;
    flight_75_reg_0 : out STD_LOGIC;
    flight_76_reg_0 : out STD_LOGIC;
    flight_77_reg_0 : out STD_LOGIC;
    flight_78_reg_0 : out STD_LOGIC;
    flight_79_reg_0 : out STD_LOGIC;
    flight_64_reg_0 : out STD_LOGIC;
    flight_81_reg_0 : out STD_LOGIC;
    flight_82_reg_0 : out STD_LOGIC;
    flight_83_reg_0 : out STD_LOGIC;
    flight_84_reg_0 : out STD_LOGIC;
    flight_85_reg_0 : out STD_LOGIC;
    flight_86_reg_0 : out STD_LOGIC;
    flight_87_reg_0 : out STD_LOGIC;
    flight_88_reg_0 : out STD_LOGIC;
    flight_89_reg_0 : out STD_LOGIC;
    flight_90_reg_0 : out STD_LOGIC;
    flight_91_reg_0 : out STD_LOGIC;
    flight_92_reg_0 : out STD_LOGIC;
    flight_93_reg_0 : out STD_LOGIC;
    flight_94_reg_0 : out STD_LOGIC;
    flight_95_reg_0 : out STD_LOGIC;
    flight_80_reg_0 : out STD_LOGIC;
    flight_97_reg_0 : out STD_LOGIC;
    flight_98_reg_0 : out STD_LOGIC;
    flight_99_reg_0 : out STD_LOGIC;
    flight_100_reg_0 : out STD_LOGIC;
    flight_101_reg_0 : out STD_LOGIC;
    flight_102_reg_0 : out STD_LOGIC;
    flight_103_reg_0 : out STD_LOGIC;
    flight_104_reg_0 : out STD_LOGIC;
    flight_105_reg_0 : out STD_LOGIC;
    flight_106_reg_0 : out STD_LOGIC;
    flight_107_reg_0 : out STD_LOGIC;
    flight_108_reg_0 : out STD_LOGIC;
    flight_109_reg_0 : out STD_LOGIC;
    flight_110_reg_0 : out STD_LOGIC;
    flight_111_reg_0 : out STD_LOGIC;
    flight_96_reg_0 : out STD_LOGIC;
    \d_first_counter_reg[0]_0\ : out STD_LOGIC;
    \d_first_counter_reg[0]_1\ : out STD_LOGIC;
    \d_first_counter_reg[0]_2\ : out STD_LOGIC;
    p_31_in : out STD_LOGIC;
    \stalls_id_3_reg[1]_0\ : out STD_LOGIC;
    \a_first_counter_reg[2]_0\ : out STD_LOGIC;
    \a_first_counter_reg[2]_1\ : out STD_LOGIC;
    \stalls_id_1_reg[1]_0\ : out STD_LOGIC;
    flight_96_reg_1 : out STD_LOGIC;
    fixer_1_auto_in_a_ready : out STD_LOGIC;
    \saved_address_reg[0]\ : out STD_LOGIC;
    flight_33_reg_1 : out STD_LOGIC;
    flight_113_reg_1 : out STD_LOGIC;
    \saved_opcode_reg[2]\ : out STD_LOGIC;
    \saved_opcode_reg[2]_0\ : out STD_LOGIC;
    stalls_id_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_a_repeater_io_repeat_T\ : out STD_LOGIC;
    \ram_source_reg[2]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \ram_source_reg[2]_0\ : in STD_LOGIC;
    \ram_source_reg[2]_1\ : in STD_LOGIC;
    \ram_source_reg[2]_2\ : in STD_LOGIC;
    \ram_source_reg[2]_3\ : in STD_LOGIC;
    \ram_source_reg[2]_4\ : in STD_LOGIC;
    \ram_source_reg[2]_5\ : in STD_LOGIC;
    \ram_source_reg[2]_6\ : in STD_LOGIC;
    \ram_source_reg[2]_7\ : in STD_LOGIC;
    \ram_source_reg[2]_8\ : in STD_LOGIC;
    \ram_source_reg[2]_9\ : in STD_LOGIC;
    \ram_source_reg[2]_10\ : in STD_LOGIC;
    \ram_source_reg[2]_11\ : in STD_LOGIC;
    \ram_source_reg[2]_12\ : in STD_LOGIC;
    \ram_source_reg[2]_13\ : in STD_LOGIC;
    \ram_source_reg[2]_14\ : in STD_LOGIC;
    \ram_source_reg[2]_15\ : in STD_LOGIC;
    \ram_source_reg[2]_16\ : in STD_LOGIC;
    \ram_source_reg[2]_17\ : in STD_LOGIC;
    \ram_source_reg[2]_18\ : in STD_LOGIC;
    \ram_source_reg[2]_19\ : in STD_LOGIC;
    \ram_source_reg[2]_20\ : in STD_LOGIC;
    \ram_source_reg[2]_21\ : in STD_LOGIC;
    \ram_source_reg[2]_22\ : in STD_LOGIC;
    \ram_source_reg[2]_23\ : in STD_LOGIC;
    \ram_source_reg[2]_24\ : in STD_LOGIC;
    \ram_source_reg[2]_25\ : in STD_LOGIC;
    \ram_source_reg[2]_26\ : in STD_LOGIC;
    \ram_source_reg[2]_27\ : in STD_LOGIC;
    \ram_source_reg[2]_28\ : in STD_LOGIC;
    \ram_source_reg[2]_29\ : in STD_LOGIC;
    \ram_source_reg[2]_30\ : in STD_LOGIC;
    \ram_source_reg[2]_31\ : in STD_LOGIC;
    \ram_source_reg[2]_32\ : in STD_LOGIC;
    \ram_source_reg[2]_33\ : in STD_LOGIC;
    \ram_source_reg[2]_34\ : in STD_LOGIC;
    \ram_source_reg[2]_35\ : in STD_LOGIC;
    \ram_source_reg[2]_36\ : in STD_LOGIC;
    \ram_source_reg[2]_37\ : in STD_LOGIC;
    \ram_source_reg[2]_38\ : in STD_LOGIC;
    \ram_source_reg[2]_39\ : in STD_LOGIC;
    \ram_source_reg[2]_40\ : in STD_LOGIC;
    \ram_source_reg[2]_41\ : in STD_LOGIC;
    \ram_source_reg[2]_42\ : in STD_LOGIC;
    \ram_source_reg[2]_43\ : in STD_LOGIC;
    \ram_source_reg[2]_44\ : in STD_LOGIC;
    \ram_source_reg[2]_45\ : in STD_LOGIC;
    \ram_source_reg[2]_46\ : in STD_LOGIC;
    \ram_source_reg[2]_47\ : in STD_LOGIC;
    \ram_source_reg[2]_48\ : in STD_LOGIC;
    \ram_source_reg[2]_49\ : in STD_LOGIC;
    \ram_source_reg[2]_50\ : in STD_LOGIC;
    \ram_source_reg[2]_51\ : in STD_LOGIC;
    \ram_source_reg[2]_52\ : in STD_LOGIC;
    \ram_source_reg[2]_53\ : in STD_LOGIC;
    \ram_source_reg[2]_54\ : in STD_LOGIC;
    \ram_source_reg[2]_55\ : in STD_LOGIC;
    \ram_source_reg[2]_56\ : in STD_LOGIC;
    \ram_source_reg[2]_57\ : in STD_LOGIC;
    \ram_source_reg[2]_58\ : in STD_LOGIC;
    \ram_source_reg[2]_59\ : in STD_LOGIC;
    \ram_source_reg[2]_60\ : in STD_LOGIC;
    \ram_source_reg[2]_61\ : in STD_LOGIC;
    \ram_source_reg[2]_62\ : in STD_LOGIC;
    \ram_source_reg[2]_63\ : in STD_LOGIC;
    \ram_source_reg[2]_64\ : in STD_LOGIC;
    \ram_source_reg[2]_65\ : in STD_LOGIC;
    \ram_source_reg[2]_66\ : in STD_LOGIC;
    \ram_source_reg[2]_67\ : in STD_LOGIC;
    \ram_source_reg[2]_68\ : in STD_LOGIC;
    \ram_source_reg[2]_69\ : in STD_LOGIC;
    \ram_source_reg[2]_70\ : in STD_LOGIC;
    \ram_source_reg[2]_71\ : in STD_LOGIC;
    \ram_source_reg[2]_72\ : in STD_LOGIC;
    \ram_source_reg[2]_73\ : in STD_LOGIC;
    \ram_source_reg[2]_74\ : in STD_LOGIC;
    \ram_source_reg[2]_75\ : in STD_LOGIC;
    \ram_source_reg[2]_76\ : in STD_LOGIC;
    \ram_source_reg[2]_77\ : in STD_LOGIC;
    \ram_source_reg[2]_78\ : in STD_LOGIC;
    \ram_source_reg[2]_79\ : in STD_LOGIC;
    \ram_source_reg[2]_80\ : in STD_LOGIC;
    \ram_source_reg[2]_81\ : in STD_LOGIC;
    \ram_source_reg[2]_82\ : in STD_LOGIC;
    \ram_source_reg[2]_83\ : in STD_LOGIC;
    \ram_source_reg[2]_84\ : in STD_LOGIC;
    \ram_source_reg[2]_85\ : in STD_LOGIC;
    \ram_source_reg[2]_86\ : in STD_LOGIC;
    \ram_source_reg[2]_87\ : in STD_LOGIC;
    \ram_source_reg[2]_88\ : in STD_LOGIC;
    \ram_source_reg[2]_89\ : in STD_LOGIC;
    \ram_source_reg[2]_90\ : in STD_LOGIC;
    \ram_source_reg[2]_91\ : in STD_LOGIC;
    \ram_source_reg[2]_92\ : in STD_LOGIC;
    \ram_source_reg[2]_93\ : in STD_LOGIC;
    \ram_source_reg[2]_94\ : in STD_LOGIC;
    \ram_source_reg[2]_95\ : in STD_LOGIC;
    \ram_source_reg[2]_96\ : in STD_LOGIC;
    \ram_source_reg[2]_97\ : in STD_LOGIC;
    \ram_source_reg[2]_98\ : in STD_LOGIC;
    \ram_source_reg[2]_99\ : in STD_LOGIC;
    \ram_source_reg[2]_100\ : in STD_LOGIC;
    \ram_source_reg[2]_101\ : in STD_LOGIC;
    \ram_source_reg[2]_102\ : in STD_LOGIC;
    \ram_source_reg[2]_103\ : in STD_LOGIC;
    \ram_source_reg[2]_104\ : in STD_LOGIC;
    \ram_source_reg[2]_105\ : in STD_LOGIC;
    \ram_source_reg[2]_106\ : in STD_LOGIC;
    \ram_source_reg[2]_107\ : in STD_LOGIC;
    \ram_source_reg[2]_108\ : in STD_LOGIC;
    \ram_source_reg[2]_109\ : in STD_LOGIC;
    \ram_source_reg[2]_110\ : in STD_LOGIC;
    resetn : in STD_LOGIC;
    atomics_auto_in_d_bits_opcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_231_in : in STD_LOGIC;
    full_reg : in STD_LOGIC;
    \stalls_id_6_reg[1]_0\ : in STD_LOGIC;
    p_29_in : in STD_LOGIC;
    \saved_address_reg[31]\ : in STD_LOGIC;
    \saved_source_reg[3]\ : in STD_LOGIC;
    \saved_source_reg[4]\ : in STD_LOGIC;
    \stalls_id_3_reg[0]_0\ : in STD_LOGIC;
    \cam_s_0_state_reg[0]\ : in STD_LOGIC;
    \saved_source_reg[4]_0\ : in STD_LOGIC;
    \saved_source_reg[4]_1\ : in STD_LOGIC;
    \saved_source_reg[3]_0\ : in STD_LOGIC;
    \saved_source_reg[4]_2\ : in STD_LOGIC;
    \saved_source_reg[4]_3\ : in STD_LOGIC;
    \stalls_id_3_reg[0]_1\ : in STD_LOGIC;
    \cam_s_0_state_reg[0]_0\ : in STD_LOGIC;
    a_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    bypass_reg_rep : in STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_source_reg[3]_1\ : in STD_LOGIC;
    fixer_1_auto_in_a_bits_source : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cdc_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    atomics_auto_in_a_ready : in STD_LOGIC;
    \ram_opcode_reg[1]\ : in STD_LOGIC;
    xbar_auto_in_d_bits_source : in STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_address_reg[31]_0\ : in STD_LOGIC;
    \saved_address_reg[30]\ : in STD_LOGIC;
    \saved_source_reg[5]\ : in STD_LOGIC;
    \saved_source_reg[4]_4\ : in STD_LOGIC;
    \saved_source_reg[3]_2\ : in STD_LOGIC;
    bypass_reg_rep_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    bypass_reg_rep_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    xbar_auto_in_d_bits_size : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_first_counter_reg[2]_0\ : in STD_LOGIC;
    state_1_reg : in STD_LOGIC;
    \saved_size_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_size_reg[1]\ : in STD_LOGIC;
    \saved_size_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_TLFIFOFixer_1 : entity is "FPGA_TLFIFOFixer_1";
end meisha_chiplink_master_0_1_FPGA_TLFIFOFixer_1;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_TLFIFOFixer_1 is
  signal \_a_first_T\ : STD_LOGIC;
  signal \_stalls_id_T_1\ : STD_LOGIC;
  signal \_stalls_id_T_13\ : STD_LOGIC;
  signal \_stalls_id_T_17\ : STD_LOGIC;
  signal \_stalls_id_T_21\ : STD_LOGIC;
  signal \_stalls_id_T_25\ : STD_LOGIC;
  signal \_stalls_id_T_5\ : STD_LOGIC;
  signal \_stalls_id_T_9\ : STD_LOGIC;
  signal \a_first_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \a_first_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \a_first_counter[2]_i_10_n_0\ : STD_LOGIC;
  signal \a_first_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \a_first_counter[2]_i_3_n_0\ : STD_LOGIC;
  signal \a_first_counter[2]_i_4_n_0\ : STD_LOGIC;
  signal \a_first_counter[2]_i_8_n_0\ : STD_LOGIC;
  signal \a_first_counter[2]_i_9_n_0\ : STD_LOGIC;
  signal \^a_first_counter_reg[2]_0\ : STD_LOGIC;
  signal \^a_first_counter_reg[2]_1\ : STD_LOGIC;
  signal \a_first_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_first_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_first_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter[3]_i_13_n_0\ : STD_LOGIC;
  signal \counter[3]_i_14_n_0\ : STD_LOGIC;
  signal \counter[3]_i_15_n_0\ : STD_LOGIC;
  signal \counter[3]_i_16_n_0\ : STD_LOGIC;
  signal \counter[3]_i_17_n_0\ : STD_LOGIC;
  signal \counter[3]_i_18_n_0\ : STD_LOGIC;
  signal \counter[3]_i_19_n_0\ : STD_LOGIC;
  signal \counter[3]_i_20_n_0\ : STD_LOGIC;
  signal \counter[3]_i_21_n_0\ : STD_LOGIC;
  signal \d_first_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_first_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_first_counter[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_first_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_first_counter[2]_i_3_n_0\ : STD_LOGIC;
  signal \^d_first_counter_reg[0]_0\ : STD_LOGIC;
  signal \^d_first_counter_reg[0]_1\ : STD_LOGIC;
  signal \^d_first_counter_reg[0]_2\ : STD_LOGIC;
  signal \^fixer_1_auto_in_a_ready\ : STD_LOGIC;
  signal \^flight_100_reg_0\ : STD_LOGIC;
  signal \^flight_101_reg_0\ : STD_LOGIC;
  signal \^flight_102_reg_0\ : STD_LOGIC;
  signal \^flight_103_reg_0\ : STD_LOGIC;
  signal \^flight_104_reg_0\ : STD_LOGIC;
  signal \^flight_105_reg_0\ : STD_LOGIC;
  signal \^flight_106_reg_0\ : STD_LOGIC;
  signal \^flight_107_reg_0\ : STD_LOGIC;
  signal \^flight_108_reg_0\ : STD_LOGIC;
  signal \^flight_109_reg_0\ : STD_LOGIC;
  signal \^flight_110_reg_0\ : STD_LOGIC;
  signal \^flight_111_reg_0\ : STD_LOGIC;
  signal \^flight_112_reg_0\ : STD_LOGIC;
  signal flight_113_i_10_n_0 : STD_LOGIC;
  signal \^flight_113_reg_0\ : STD_LOGIC;
  signal \^flight_114_reg_0\ : STD_LOGIC;
  signal \^flight_115_reg_0\ : STD_LOGIC;
  signal \^flight_116_reg_0\ : STD_LOGIC;
  signal \^flight_117_reg_0\ : STD_LOGIC;
  signal \^flight_118_reg_0\ : STD_LOGIC;
  signal \^flight_119_reg_0\ : STD_LOGIC;
  signal \^flight_120_reg_0\ : STD_LOGIC;
  signal \^flight_121_reg_0\ : STD_LOGIC;
  signal \^flight_122_reg_0\ : STD_LOGIC;
  signal \^flight_123_reg_0\ : STD_LOGIC;
  signal \^flight_124_reg_0\ : STD_LOGIC;
  signal \^flight_125_reg_0\ : STD_LOGIC;
  signal \^flight_126_reg_0\ : STD_LOGIC;
  signal \^flight_127_reg_0\ : STD_LOGIC;
  signal \^flight_16_reg_0\ : STD_LOGIC;
  signal \^flight_17_reg_0\ : STD_LOGIC;
  signal \^flight_18_reg_0\ : STD_LOGIC;
  signal \^flight_19_reg_0\ : STD_LOGIC;
  signal \^flight_20_reg_0\ : STD_LOGIC;
  signal \^flight_21_reg_0\ : STD_LOGIC;
  signal \^flight_22_reg_0\ : STD_LOGIC;
  signal \^flight_23_reg_0\ : STD_LOGIC;
  signal \^flight_24_reg_0\ : STD_LOGIC;
  signal \^flight_25_reg_0\ : STD_LOGIC;
  signal \^flight_26_reg_0\ : STD_LOGIC;
  signal \^flight_27_reg_0\ : STD_LOGIC;
  signal \^flight_28_reg_0\ : STD_LOGIC;
  signal \^flight_29_reg_0\ : STD_LOGIC;
  signal \^flight_30_reg_0\ : STD_LOGIC;
  signal \^flight_31_reg_0\ : STD_LOGIC;
  signal \^flight_32_reg_0\ : STD_LOGIC;
  signal \^flight_33_reg_0\ : STD_LOGIC;
  signal \^flight_34_reg_0\ : STD_LOGIC;
  signal \^flight_35_reg_0\ : STD_LOGIC;
  signal \^flight_36_reg_0\ : STD_LOGIC;
  signal \^flight_37_reg_0\ : STD_LOGIC;
  signal \^flight_38_reg_0\ : STD_LOGIC;
  signal \^flight_39_reg_0\ : STD_LOGIC;
  signal \^flight_40_reg_0\ : STD_LOGIC;
  signal \^flight_41_reg_0\ : STD_LOGIC;
  signal \^flight_42_reg_0\ : STD_LOGIC;
  signal \^flight_43_reg_0\ : STD_LOGIC;
  signal \^flight_44_reg_0\ : STD_LOGIC;
  signal \^flight_45_reg_0\ : STD_LOGIC;
  signal \^flight_46_reg_0\ : STD_LOGIC;
  signal \^flight_47_reg_0\ : STD_LOGIC;
  signal \^flight_48_reg_0\ : STD_LOGIC;
  signal \^flight_49_reg_0\ : STD_LOGIC;
  signal \^flight_50_reg_0\ : STD_LOGIC;
  signal \^flight_51_reg_0\ : STD_LOGIC;
  signal \^flight_52_reg_0\ : STD_LOGIC;
  signal \^flight_53_reg_0\ : STD_LOGIC;
  signal \^flight_54_reg_0\ : STD_LOGIC;
  signal \^flight_55_reg_0\ : STD_LOGIC;
  signal \^flight_56_reg_0\ : STD_LOGIC;
  signal \^flight_57_reg_0\ : STD_LOGIC;
  signal \^flight_58_reg_0\ : STD_LOGIC;
  signal \^flight_59_reg_0\ : STD_LOGIC;
  signal \^flight_60_reg_0\ : STD_LOGIC;
  signal \^flight_61_reg_0\ : STD_LOGIC;
  signal \^flight_62_reg_0\ : STD_LOGIC;
  signal \^flight_63_reg_0\ : STD_LOGIC;
  signal \^flight_64_reg_0\ : STD_LOGIC;
  signal \^flight_65_reg_0\ : STD_LOGIC;
  signal \^flight_66_reg_0\ : STD_LOGIC;
  signal \^flight_67_reg_0\ : STD_LOGIC;
  signal \^flight_68_reg_0\ : STD_LOGIC;
  signal \^flight_69_reg_0\ : STD_LOGIC;
  signal \^flight_70_reg_0\ : STD_LOGIC;
  signal \^flight_71_reg_0\ : STD_LOGIC;
  signal \^flight_72_reg_0\ : STD_LOGIC;
  signal \^flight_73_reg_0\ : STD_LOGIC;
  signal \^flight_74_reg_0\ : STD_LOGIC;
  signal \^flight_75_reg_0\ : STD_LOGIC;
  signal \^flight_76_reg_0\ : STD_LOGIC;
  signal \^flight_77_reg_0\ : STD_LOGIC;
  signal \^flight_78_reg_0\ : STD_LOGIC;
  signal \^flight_79_reg_0\ : STD_LOGIC;
  signal \^flight_80_reg_0\ : STD_LOGIC;
  signal \^flight_81_reg_0\ : STD_LOGIC;
  signal \^flight_82_reg_0\ : STD_LOGIC;
  signal \^flight_83_reg_0\ : STD_LOGIC;
  signal \^flight_84_reg_0\ : STD_LOGIC;
  signal \^flight_85_reg_0\ : STD_LOGIC;
  signal \^flight_86_reg_0\ : STD_LOGIC;
  signal \^flight_87_reg_0\ : STD_LOGIC;
  signal \^flight_88_reg_0\ : STD_LOGIC;
  signal \^flight_89_reg_0\ : STD_LOGIC;
  signal \^flight_90_reg_0\ : STD_LOGIC;
  signal \^flight_91_reg_0\ : STD_LOGIC;
  signal \^flight_92_reg_0\ : STD_LOGIC;
  signal \^flight_93_reg_0\ : STD_LOGIC;
  signal \^flight_94_reg_0\ : STD_LOGIC;
  signal \^flight_95_reg_0\ : STD_LOGIC;
  signal \^flight_96_reg_0\ : STD_LOGIC;
  signal \^flight_97_reg_0\ : STD_LOGIC;
  signal \^flight_98_reg_0\ : STD_LOGIC;
  signal \^flight_99_reg_0\ : STD_LOGIC;
  signal \io_axi4_0_arid[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_axi4_0_arid[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_axi4_0_arid[0]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \io_axi4_0_arid[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \io_axi4_0_arid[0]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \io_axi4_0_arid[0]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \io_axi4_0_arid[0]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \io_axi4_0_arid[0]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \io_axi4_0_arid[0]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \^saved_address_reg[0]\ : STD_LOGIC;
  signal stalls_id : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \stalls_id[0]_i_1_n_0\ : STD_LOGIC;
  signal \stalls_id[1]_i_1_n_0\ : STD_LOGIC;
  signal \stalls_id[1]_i_3_n_0\ : STD_LOGIC;
  signal \stalls_id[1]_i_5_n_0\ : STD_LOGIC;
  signal \stalls_id[1]_i_6_n_0\ : STD_LOGIC;
  signal \stalls_id[1]_i_7_n_0\ : STD_LOGIC;
  signal \stalls_id[1]_i_8_n_0\ : STD_LOGIC;
  signal \stalls_id[1]_i_9_n_0\ : STD_LOGIC;
  signal stalls_id_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \stalls_id_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \stalls_id_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \stalls_id_1[1]_i_3_n_0\ : STD_LOGIC;
  signal \stalls_id_1[1]_i_6_n_0\ : STD_LOGIC;
  signal \stalls_id_1[1]_i_7_n_0\ : STD_LOGIC;
  signal \stalls_id_1[1]_i_8_n_0\ : STD_LOGIC;
  signal \stalls_id_1[1]_i_9_n_0\ : STD_LOGIC;
  signal \^stalls_id_1_reg[1]_0\ : STD_LOGIC;
  signal stalls_id_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \stalls_id_2[0]_i_1_n_0\ : STD_LOGIC;
  signal \stalls_id_2[1]_i_1_n_0\ : STD_LOGIC;
  signal \stalls_id_2[1]_i_3_n_0\ : STD_LOGIC;
  signal \stalls_id_2[1]_i_5_n_0\ : STD_LOGIC;
  signal \stalls_id_2[1]_i_6_n_0\ : STD_LOGIC;
  signal \stalls_id_2[1]_i_7_n_0\ : STD_LOGIC;
  signal \stalls_id_2[1]_i_8_n_0\ : STD_LOGIC;
  signal \stalls_id_2[1]_i_9_n_0\ : STD_LOGIC;
  signal \^stalls_id_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \stalls_id_3[0]_i_1_n_0\ : STD_LOGIC;
  signal \stalls_id_3[1]_i_1_n_0\ : STD_LOGIC;
  signal \stalls_id_3[1]_i_7_n_0\ : STD_LOGIC;
  signal \stalls_id_3[1]_i_8_n_0\ : STD_LOGIC;
  signal \stalls_id_3[1]_i_9_n_0\ : STD_LOGIC;
  signal \^stalls_id_3_reg[1]_0\ : STD_LOGIC;
  signal stalls_id_4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \stalls_id_4[0]_i_1_n_0\ : STD_LOGIC;
  signal \stalls_id_4[1]_i_1_n_0\ : STD_LOGIC;
  signal \stalls_id_4[1]_i_3_n_0\ : STD_LOGIC;
  signal \stalls_id_4[1]_i_5_n_0\ : STD_LOGIC;
  signal \stalls_id_4[1]_i_6_n_0\ : STD_LOGIC;
  signal \stalls_id_4[1]_i_7_n_0\ : STD_LOGIC;
  signal \stalls_id_4[1]_i_8_n_0\ : STD_LOGIC;
  signal \stalls_id_4[1]_i_9_n_0\ : STD_LOGIC;
  signal stalls_id_5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \stalls_id_5[0]_i_1_n_0\ : STD_LOGIC;
  signal \stalls_id_5[1]_i_1_n_0\ : STD_LOGIC;
  signal \stalls_id_5[1]_i_3_n_0\ : STD_LOGIC;
  signal \stalls_id_5[1]_i_5_n_0\ : STD_LOGIC;
  signal \stalls_id_5[1]_i_6_n_0\ : STD_LOGIC;
  signal \stalls_id_5[1]_i_7_n_0\ : STD_LOGIC;
  signal \stalls_id_5[1]_i_8_n_0\ : STD_LOGIC;
  signal \stalls_id_5[1]_i_9_n_0\ : STD_LOGIC;
  signal stalls_id_6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \stalls_id_6[0]_i_1_n_0\ : STD_LOGIC;
  signal \stalls_id_6[1]_i_1_n_0\ : STD_LOGIC;
  signal \stalls_id_6[1]_i_6_n_0\ : STD_LOGIC;
  signal \stalls_id_6[1]_i_8_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_first_counter[2]_i_9\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \counter[3]_i_10\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \counter[3]_i_13\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \counter[3]_i_14\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \counter[3]_i_15\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \counter[3]_i_16\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \counter[3]_i_17\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \counter[3]_i_18\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \counter[3]_i_20\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \d_first_counter[1]_i_1__0\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \d_first_counter[2]_i_3\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of flight_113_i_10 : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \io_axi4_0_arid[0]_INST_0_i_11\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \io_axi4_0_arid[0]_INST_0_i_19\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \io_axi4_0_arid[0]_INST_0_i_27\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \stalls_id[0]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \stalls_id[1]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \stalls_id[1]_i_6\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \stalls_id_1[0]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \stalls_id_1[1]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \stalls_id_1[1]_i_6\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \stalls_id_2[0]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \stalls_id_2[1]_i_3\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \stalls_id_3[0]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \stalls_id_3[1]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \stalls_id_4[0]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \stalls_id_4[1]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \stalls_id_5[0]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \stalls_id_5[1]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \stalls_id_6[0]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \stalls_id_6[1]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \stalls_id_6[1]_i_8\ : label is "soft_lutpair585";
begin
  \a_first_counter_reg[2]_0\ <= \^a_first_counter_reg[2]_0\;
  \a_first_counter_reg[2]_1\ <= \^a_first_counter_reg[2]_1\;
  \d_first_counter_reg[0]_0\ <= \^d_first_counter_reg[0]_0\;
  \d_first_counter_reg[0]_1\ <= \^d_first_counter_reg[0]_1\;
  \d_first_counter_reg[0]_2\ <= \^d_first_counter_reg[0]_2\;
  fixer_1_auto_in_a_ready <= \^fixer_1_auto_in_a_ready\;
  flight_100_reg_0 <= \^flight_100_reg_0\;
  flight_101_reg_0 <= \^flight_101_reg_0\;
  flight_102_reg_0 <= \^flight_102_reg_0\;
  flight_103_reg_0 <= \^flight_103_reg_0\;
  flight_104_reg_0 <= \^flight_104_reg_0\;
  flight_105_reg_0 <= \^flight_105_reg_0\;
  flight_106_reg_0 <= \^flight_106_reg_0\;
  flight_107_reg_0 <= \^flight_107_reg_0\;
  flight_108_reg_0 <= \^flight_108_reg_0\;
  flight_109_reg_0 <= \^flight_109_reg_0\;
  flight_110_reg_0 <= \^flight_110_reg_0\;
  flight_111_reg_0 <= \^flight_111_reg_0\;
  flight_112_reg_0 <= \^flight_112_reg_0\;
  flight_113_reg_0 <= \^flight_113_reg_0\;
  flight_114_reg_0 <= \^flight_114_reg_0\;
  flight_115_reg_0 <= \^flight_115_reg_0\;
  flight_116_reg_0 <= \^flight_116_reg_0\;
  flight_117_reg_0 <= \^flight_117_reg_0\;
  flight_118_reg_0 <= \^flight_118_reg_0\;
  flight_119_reg_0 <= \^flight_119_reg_0\;
  flight_120_reg_0 <= \^flight_120_reg_0\;
  flight_121_reg_0 <= \^flight_121_reg_0\;
  flight_122_reg_0 <= \^flight_122_reg_0\;
  flight_123_reg_0 <= \^flight_123_reg_0\;
  flight_124_reg_0 <= \^flight_124_reg_0\;
  flight_125_reg_0 <= \^flight_125_reg_0\;
  flight_126_reg_0 <= \^flight_126_reg_0\;
  flight_127_reg_0 <= \^flight_127_reg_0\;
  flight_16_reg_0 <= \^flight_16_reg_0\;
  flight_17_reg_0 <= \^flight_17_reg_0\;
  flight_18_reg_0 <= \^flight_18_reg_0\;
  flight_19_reg_0 <= \^flight_19_reg_0\;
  flight_20_reg_0 <= \^flight_20_reg_0\;
  flight_21_reg_0 <= \^flight_21_reg_0\;
  flight_22_reg_0 <= \^flight_22_reg_0\;
  flight_23_reg_0 <= \^flight_23_reg_0\;
  flight_24_reg_0 <= \^flight_24_reg_0\;
  flight_25_reg_0 <= \^flight_25_reg_0\;
  flight_26_reg_0 <= \^flight_26_reg_0\;
  flight_27_reg_0 <= \^flight_27_reg_0\;
  flight_28_reg_0 <= \^flight_28_reg_0\;
  flight_29_reg_0 <= \^flight_29_reg_0\;
  flight_30_reg_0 <= \^flight_30_reg_0\;
  flight_31_reg_0 <= \^flight_31_reg_0\;
  flight_32_reg_0 <= \^flight_32_reg_0\;
  flight_33_reg_0 <= \^flight_33_reg_0\;
  flight_34_reg_0 <= \^flight_34_reg_0\;
  flight_35_reg_0 <= \^flight_35_reg_0\;
  flight_36_reg_0 <= \^flight_36_reg_0\;
  flight_37_reg_0 <= \^flight_37_reg_0\;
  flight_38_reg_0 <= \^flight_38_reg_0\;
  flight_39_reg_0 <= \^flight_39_reg_0\;
  flight_40_reg_0 <= \^flight_40_reg_0\;
  flight_41_reg_0 <= \^flight_41_reg_0\;
  flight_42_reg_0 <= \^flight_42_reg_0\;
  flight_43_reg_0 <= \^flight_43_reg_0\;
  flight_44_reg_0 <= \^flight_44_reg_0\;
  flight_45_reg_0 <= \^flight_45_reg_0\;
  flight_46_reg_0 <= \^flight_46_reg_0\;
  flight_47_reg_0 <= \^flight_47_reg_0\;
  flight_48_reg_0 <= \^flight_48_reg_0\;
  flight_49_reg_0 <= \^flight_49_reg_0\;
  flight_50_reg_0 <= \^flight_50_reg_0\;
  flight_51_reg_0 <= \^flight_51_reg_0\;
  flight_52_reg_0 <= \^flight_52_reg_0\;
  flight_53_reg_0 <= \^flight_53_reg_0\;
  flight_54_reg_0 <= \^flight_54_reg_0\;
  flight_55_reg_0 <= \^flight_55_reg_0\;
  flight_56_reg_0 <= \^flight_56_reg_0\;
  flight_57_reg_0 <= \^flight_57_reg_0\;
  flight_58_reg_0 <= \^flight_58_reg_0\;
  flight_59_reg_0 <= \^flight_59_reg_0\;
  flight_60_reg_0 <= \^flight_60_reg_0\;
  flight_61_reg_0 <= \^flight_61_reg_0\;
  flight_62_reg_0 <= \^flight_62_reg_0\;
  flight_63_reg_0 <= \^flight_63_reg_0\;
  flight_64_reg_0 <= \^flight_64_reg_0\;
  flight_65_reg_0 <= \^flight_65_reg_0\;
  flight_66_reg_0 <= \^flight_66_reg_0\;
  flight_67_reg_0 <= \^flight_67_reg_0\;
  flight_68_reg_0 <= \^flight_68_reg_0\;
  flight_69_reg_0 <= \^flight_69_reg_0\;
  flight_70_reg_0 <= \^flight_70_reg_0\;
  flight_71_reg_0 <= \^flight_71_reg_0\;
  flight_72_reg_0 <= \^flight_72_reg_0\;
  flight_73_reg_0 <= \^flight_73_reg_0\;
  flight_74_reg_0 <= \^flight_74_reg_0\;
  flight_75_reg_0 <= \^flight_75_reg_0\;
  flight_76_reg_0 <= \^flight_76_reg_0\;
  flight_77_reg_0 <= \^flight_77_reg_0\;
  flight_78_reg_0 <= \^flight_78_reg_0\;
  flight_79_reg_0 <= \^flight_79_reg_0\;
  flight_80_reg_0 <= \^flight_80_reg_0\;
  flight_81_reg_0 <= \^flight_81_reg_0\;
  flight_82_reg_0 <= \^flight_82_reg_0\;
  flight_83_reg_0 <= \^flight_83_reg_0\;
  flight_84_reg_0 <= \^flight_84_reg_0\;
  flight_85_reg_0 <= \^flight_85_reg_0\;
  flight_86_reg_0 <= \^flight_86_reg_0\;
  flight_87_reg_0 <= \^flight_87_reg_0\;
  flight_88_reg_0 <= \^flight_88_reg_0\;
  flight_89_reg_0 <= \^flight_89_reg_0\;
  flight_90_reg_0 <= \^flight_90_reg_0\;
  flight_91_reg_0 <= \^flight_91_reg_0\;
  flight_92_reg_0 <= \^flight_92_reg_0\;
  flight_93_reg_0 <= \^flight_93_reg_0\;
  flight_94_reg_0 <= \^flight_94_reg_0\;
  flight_95_reg_0 <= \^flight_95_reg_0\;
  flight_96_reg_0 <= \^flight_96_reg_0\;
  flight_97_reg_0 <= \^flight_97_reg_0\;
  flight_98_reg_0 <= \^flight_98_reg_0\;
  flight_99_reg_0 <= \^flight_99_reg_0\;
  \saved_address_reg[0]\ <= \^saved_address_reg[0]\;
  \stalls_id_1_reg[1]_0\ <= \^stalls_id_1_reg[1]_0\;
  stalls_id_3(1 downto 0) <= \^stalls_id_3\(1 downto 0);
  \stalls_id_3_reg[1]_0\ <= \^stalls_id_3_reg[1]_0\;
\a_first_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000066666662"
    )
        port map (
      I0 => \a_first_counter_reg_n_0_[0]\,
      I1 => \_a_first_T\,
      I2 => \a_first_counter_reg_n_0_[1]\,
      I3 => \a_first_counter_reg_n_0_[2]\,
      I4 => \saved_size_reg[2]\(0),
      I5 => \a_first_counter[2]_i_3_n_0\,
      O => \a_first_counter[0]_i_1_n_0\
    );
\a_first_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A6A6A6A2"
    )
        port map (
      I0 => \a_first_counter_reg_n_0_[1]\,
      I1 => \_a_first_T\,
      I2 => \a_first_counter_reg_n_0_[0]\,
      I3 => \a_first_counter_reg_n_0_[2]\,
      I4 => \saved_size_reg[1]\,
      I5 => \a_first_counter[2]_i_3_n_0\,
      O => \a_first_counter[1]_i_1_n_0\
    );
\a_first_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAA62"
    )
        port map (
      I0 => \a_first_counter_reg_n_0_[2]\,
      I1 => \_a_first_T\,
      I2 => \saved_size_reg[1]_0\,
      I3 => \a_first_counter_reg_n_0_[0]\,
      I4 => \a_first_counter_reg_n_0_[1]\,
      I5 => \a_first_counter[2]_i_3_n_0\,
      O => \a_first_counter[2]_i_1_n_0\
    );
\a_first_counter[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \a_first_counter_reg_n_0_[1]\,
      I1 => \a_first_counter_reg_n_0_[0]\,
      I2 => \a_first_counter_reg_n_0_[2]\,
      I3 => \cam_s_0_state_reg[0]\,
      I4 => fixer_1_auto_in_a_bits_source(0),
      I5 => \cdc_reg_reg[5]\(0),
      O => \a_first_counter[2]_i_10_n_0\
    );
\a_first_counter[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \a_first_counter[2]_i_4_n_0\,
      I1 => \^a_first_counter_reg[2]_0\,
      I2 => \saved_address_reg[31]\,
      I3 => \stalls_id_3_reg[0]_1\,
      I4 => \^a_first_counter_reg[2]_1\,
      I5 => \cam_s_0_state_reg[0]_0\,
      O => \_a_first_T\
    );
\a_first_counter[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \a_first_counter[2]_i_8_n_0\,
      I1 => resetn,
      O => \a_first_counter[2]_i_3_n_0\
    );
\a_first_counter[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAAFFAEFFAA"
    )
        port map (
      I0 => \a_first_counter[2]_i_9_n_0\,
      I1 => \saved_source_reg[3]_1\,
      I2 => fixer_1_auto_in_a_bits_source(3),
      I3 => \stalls_id_6[1]_i_8_n_0\,
      I4 => \cam_s_0_state_reg[0]\,
      I5 => \io_axi4_0_arid[0]_INST_0_i_16_n_0\,
      O => \a_first_counter[2]_i_4_n_0\
    );
\a_first_counter[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B8880000"
    )
        port map (
      I0 => \^a_first_counter_reg[2]_1\,
      I1 => a_id(0),
      I2 => \^a_first_counter_reg[2]_0\,
      I3 => bypass_reg_rep(0),
      I4 => \a_first_counter[2]_i_10_n_0\,
      I5 => \io_axi4_0_arid[0]_INST_0_i_12_n_0\,
      O => \a_first_counter[2]_i_8_n_0\
    );
\a_first_counter[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \io_axi4_0_arid[0]_INST_0_i_17_n_0\,
      I1 => \cam_s_0_state_reg[0]\,
      O => \a_first_counter[2]_i_9_n_0\
    );
\a_first_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \a_first_counter[0]_i_1_n_0\,
      Q => \a_first_counter_reg_n_0_[0]\,
      R => '0'
    );
\a_first_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \a_first_counter[1]_i_1_n_0\,
      Q => \a_first_counter_reg_n_0_[1]\,
      R => '0'
    );
\a_first_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \a_first_counter[2]_i_1_n_0\,
      Q => \a_first_counter_reg_n_0_[2]\,
      R => '0'
    );
\a_repeater_io_repeat_counter[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fixer_1_auto_in_a_ready\,
      I1 => full_reg,
      O => \_a_repeater_io_repeat_T\
    );
\counter[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \io_axi4_0_arid[0]_INST_0_i_12_n_0\,
      I1 => \a_first_counter_reg_n_0_[2]\,
      I2 => \a_first_counter_reg_n_0_[0]\,
      I3 => \a_first_counter_reg_n_0_[1]\,
      O => \^saved_address_reg[0]\
    );
\counter[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => stalls_id_5(0),
      I1 => \saved_source_reg[3]\,
      I2 => bypass_reg_rep(0),
      I3 => stalls_id_5(1),
      O => \counter[3]_i_13_n_0\
    );
\counter[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => stalls_id_4(0),
      I1 => \saved_source_reg[4]\,
      I2 => bypass_reg_rep(0),
      I3 => stalls_id_4(1),
      O => \counter[3]_i_14_n_0\
    );
\counter[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000082"
    )
        port map (
      I0 => stalls_id_1(0),
      I1 => stalls_id_1(1),
      I2 => bypass_reg_rep(0),
      I3 => fixer_1_auto_in_a_bits_source(3),
      I4 => fixer_1_auto_in_a_bits_source(1),
      O => \counter[3]_i_15_n_0\
    );
\counter[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => stalls_id_2(0),
      I1 => \saved_source_reg[4]_1\,
      I2 => bypass_reg_rep(0),
      I3 => stalls_id_2(1),
      O => \counter[3]_i_16_n_0\
    );
\counter[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => stalls_id_6(0),
      I1 => \saved_source_reg[4]_3\,
      I2 => bypass_reg_rep(0),
      I3 => stalls_id_6(1),
      O => \counter[3]_i_17_n_0\
    );
\counter[3]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000082"
    )
        port map (
      I0 => stalls_id(0),
      I1 => stalls_id(1),
      I2 => bypass_reg_rep(0),
      I3 => fixer_1_auto_in_a_bits_source(3),
      I4 => fixer_1_auto_in_a_bits_source(2),
      O => \counter[3]_i_18_n_0\
    );
\counter[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \saved_source_reg[4]_4\,
      I1 => stalls_id(1),
      I2 => stalls_id(0),
      I3 => \saved_source_reg[3]_2\,
      I4 => stalls_id_1(1),
      I5 => stalls_id_1(0),
      O => \counter[3]_i_19_n_0\
    );
\counter[3]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => stalls_id_2(0),
      I1 => stalls_id_2(1),
      I2 => \saved_source_reg[4]_1\,
      O => \counter[3]_i_20_n_0\
    );
\counter[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \saved_source_reg[4]\,
      I1 => stalls_id_4(1),
      I2 => stalls_id_4(0),
      I3 => \saved_source_reg[3]\,
      I4 => stalls_id_5(1),
      I5 => stalls_id_5(0),
      O => \counter[3]_i_21_n_0\
    );
\counter[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B8880000"
    )
        port map (
      I0 => \^a_first_counter_reg[2]_1\,
      I1 => a_id(0),
      I2 => \^a_first_counter_reg[2]_0\,
      I3 => bypass_reg_rep(0),
      I4 => atomics_auto_in_a_ready,
      I5 => \^saved_address_reg[0]\,
      O => \^fixer_1_auto_in_a_ready\
    );
\counter[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \counter[3]_i_13_n_0\,
      I1 => \counter[3]_i_14_n_0\,
      I2 => \counter[3]_i_15_n_0\,
      I3 => \counter[3]_i_16_n_0\,
      I4 => \counter[3]_i_17_n_0\,
      I5 => \counter[3]_i_18_n_0\,
      O => \^a_first_counter_reg[2]_1\
    );
\counter[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEA"
    )
        port map (
      I0 => \counter[3]_i_19_n_0\,
      I1 => \saved_source_reg[4]_3\,
      I2 => stalls_id_6(1),
      I3 => stalls_id_6(0),
      I4 => \counter[3]_i_20_n_0\,
      I5 => \counter[3]_i_21_n_0\,
      O => \^a_first_counter_reg[2]_0\
    );
\d_first_counter[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000066666662"
    )
        port map (
      I0 => \^d_first_counter_reg[0]_1\,
      I1 => p_231_in,
      I2 => \^d_first_counter_reg[0]_2\,
      I3 => \^d_first_counter_reg[0]_0\,
      I4 => xbar_auto_in_d_bits_size(0),
      I5 => \d_first_counter[1]_i_3__0_n_0\,
      O => \d_first_counter[0]_i_1__0_n_0\
    );
\d_first_counter[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^d_first_counter_reg[0]_2\,
      I1 => p_231_in,
      I2 => \d_first_counter_reg[2]_0\,
      I3 => \d_first_counter[1]_i_3__0_n_0\,
      O => \d_first_counter[1]_i_1__0_n_0\
    );
\d_first_counter[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => atomics_auto_in_d_bits_opcode(0),
      I1 => \^d_first_counter_reg[0]_0\,
      I2 => \^d_first_counter_reg[0]_1\,
      I3 => \^d_first_counter_reg[0]_2\,
      I4 => p_231_in,
      I5 => resetn,
      O => \d_first_counter[1]_i_3__0_n_0\
    );
\d_first_counter[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0C0080CC0C0000"
    )
        port map (
      I0 => state_1_reg,
      I1 => resetn,
      I2 => p_231_in,
      I3 => \d_first_counter[2]_i_3_n_0\,
      I4 => \^d_first_counter_reg[0]_0\,
      I5 => atomics_auto_in_d_bits_opcode(0),
      O => \d_first_counter[2]_i_1__0_n_0\
    );
\d_first_counter[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d_first_counter_reg[0]_1\,
      I1 => \^d_first_counter_reg[0]_2\,
      O => \d_first_counter[2]_i_3_n_0\
    );
\d_first_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d_first_counter[0]_i_1__0_n_0\,
      Q => \^d_first_counter_reg[0]_1\,
      R => '0'
    );
\d_first_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d_first_counter[1]_i_1__0_n_0\,
      Q => \^d_first_counter_reg[0]_2\,
      R => '0'
    );
\d_first_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d_first_counter[2]_i_1__0_n_0\,
      Q => \^d_first_counter_reg[0]_0\,
      R => '0'
    );
flight_100_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_98\,
      Q => \^flight_100_reg_0\,
      R => '0'
    );
flight_101_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_99\,
      Q => \^flight_101_reg_0\,
      R => '0'
    );
flight_102_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_100\,
      Q => \^flight_102_reg_0\,
      R => '0'
    );
flight_103_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_101\,
      Q => \^flight_103_reg_0\,
      R => '0'
    );
flight_104_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_102\,
      Q => \^flight_104_reg_0\,
      R => '0'
    );
flight_105_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_103\,
      Q => \^flight_105_reg_0\,
      R => '0'
    );
flight_106_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_104\,
      Q => \^flight_106_reg_0\,
      R => '0'
    );
flight_107_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_105\,
      Q => \^flight_107_reg_0\,
      R => '0'
    );
flight_108_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_106\,
      Q => \^flight_108_reg_0\,
      R => '0'
    );
flight_109_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_107\,
      Q => \^flight_109_reg_0\,
      R => '0'
    );
flight_110_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_108\,
      Q => \^flight_110_reg_0\,
      R => '0'
    );
flight_111_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_109\,
      Q => \^flight_111_reg_0\,
      R => '0'
    );
flight_112_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_14\,
      Q => \^flight_112_reg_0\,
      R => '0'
    );
flight_113_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \cam_s_0_state_reg[0]\,
      I1 => \a_first_counter_reg_n_0_[2]\,
      I2 => \a_first_counter_reg_n_0_[0]\,
      I3 => \a_first_counter_reg_n_0_[1]\,
      O => flight_113_i_10_n_0
    );
flight_113_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \ram_opcode_reg[1]\,
      I1 => \^d_first_counter_reg[0]_0\,
      I2 => \^d_first_counter_reg[0]_1\,
      I3 => \^d_first_counter_reg[0]_2\,
      I4 => p_231_in,
      I5 => xbar_auto_in_d_bits_source(0),
      O => flight_113_reg_1
    );
flight_113_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B8880000"
    )
        port map (
      I0 => \^a_first_counter_reg[2]_1\,
      I1 => a_id(0),
      I2 => \^a_first_counter_reg[2]_0\,
      I3 => bypass_reg_rep(0),
      I4 => flight_113_i_10_n_0,
      I5 => \io_axi4_0_arid[0]_INST_0_i_12_n_0\,
      O => flight_96_reg_1
    );
flight_113_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]\,
      Q => \^flight_113_reg_0\,
      R => '0'
    );
flight_114_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_0\,
      Q => \^flight_114_reg_0\,
      R => '0'
    );
flight_115_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_1\,
      Q => \^flight_115_reg_0\,
      R => '0'
    );
flight_116_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_2\,
      Q => \^flight_116_reg_0\,
      R => '0'
    );
flight_117_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_3\,
      Q => \^flight_117_reg_0\,
      R => '0'
    );
flight_118_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_4\,
      Q => \^flight_118_reg_0\,
      R => '0'
    );
flight_119_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_5\,
      Q => \^flight_119_reg_0\,
      R => '0'
    );
flight_120_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_6\,
      Q => \^flight_120_reg_0\,
      R => '0'
    );
flight_121_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_7\,
      Q => \^flight_121_reg_0\,
      R => '0'
    );
flight_122_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_8\,
      Q => \^flight_122_reg_0\,
      R => '0'
    );
flight_123_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_9\,
      Q => \^flight_123_reg_0\,
      R => '0'
    );
flight_124_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_10\,
      Q => \^flight_124_reg_0\,
      R => '0'
    );
flight_125_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_11\,
      Q => \^flight_125_reg_0\,
      R => '0'
    );
flight_126_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_12\,
      Q => \^flight_126_reg_0\,
      R => '0'
    );
flight_127_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_13\,
      Q => \^flight_127_reg_0\,
      R => '0'
    );
flight_16_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_30\,
      Q => \^flight_16_reg_0\,
      R => '0'
    );
flight_17_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_15\,
      Q => \^flight_17_reg_0\,
      R => '0'
    );
flight_18_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_16\,
      Q => \^flight_18_reg_0\,
      R => '0'
    );
flight_19_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_17\,
      Q => \^flight_19_reg_0\,
      R => '0'
    );
flight_20_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_18\,
      Q => \^flight_20_reg_0\,
      R => '0'
    );
flight_21_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_19\,
      Q => \^flight_21_reg_0\,
      R => '0'
    );
flight_22_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_20\,
      Q => \^flight_22_reg_0\,
      R => '0'
    );
flight_23_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_21\,
      Q => \^flight_23_reg_0\,
      R => '0'
    );
flight_24_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_22\,
      Q => \^flight_24_reg_0\,
      R => '0'
    );
flight_25_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_23\,
      Q => \^flight_25_reg_0\,
      R => '0'
    );
flight_26_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_24\,
      Q => \^flight_26_reg_0\,
      R => '0'
    );
flight_27_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_25\,
      Q => \^flight_27_reg_0\,
      R => '0'
    );
flight_28_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_26\,
      Q => \^flight_28_reg_0\,
      R => '0'
    );
flight_29_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_27\,
      Q => \^flight_29_reg_0\,
      R => '0'
    );
flight_30_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_28\,
      Q => \^flight_30_reg_0\,
      R => '0'
    );
flight_31_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_29\,
      Q => \^flight_31_reg_0\,
      R => '0'
    );
flight_32_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_46\,
      Q => \^flight_32_reg_0\,
      R => '0'
    );
flight_33_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \ram_opcode_reg[1]\,
      I1 => \^d_first_counter_reg[0]_0\,
      I2 => \^d_first_counter_reg[0]_1\,
      I3 => \^d_first_counter_reg[0]_2\,
      I4 => p_231_in,
      I5 => xbar_auto_in_d_bits_source(0),
      O => flight_33_reg_1
    );
flight_33_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_31\,
      Q => \^flight_33_reg_0\,
      R => '0'
    );
flight_34_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_32\,
      Q => \^flight_34_reg_0\,
      R => '0'
    );
flight_35_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_33\,
      Q => \^flight_35_reg_0\,
      R => '0'
    );
flight_36_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_34\,
      Q => \^flight_36_reg_0\,
      R => '0'
    );
flight_37_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_35\,
      Q => \^flight_37_reg_0\,
      R => '0'
    );
flight_38_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_36\,
      Q => \^flight_38_reg_0\,
      R => '0'
    );
flight_39_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_37\,
      Q => \^flight_39_reg_0\,
      R => '0'
    );
flight_40_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_38\,
      Q => \^flight_40_reg_0\,
      R => '0'
    );
flight_41_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_39\,
      Q => \^flight_41_reg_0\,
      R => '0'
    );
flight_42_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_40\,
      Q => \^flight_42_reg_0\,
      R => '0'
    );
flight_43_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_41\,
      Q => \^flight_43_reg_0\,
      R => '0'
    );
flight_44_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_42\,
      Q => \^flight_44_reg_0\,
      R => '0'
    );
flight_45_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_43\,
      Q => \^flight_45_reg_0\,
      R => '0'
    );
flight_46_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_44\,
      Q => \^flight_46_reg_0\,
      R => '0'
    );
flight_47_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_45\,
      Q => \^flight_47_reg_0\,
      R => '0'
    );
flight_48_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_62\,
      Q => \^flight_48_reg_0\,
      R => '0'
    );
flight_49_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_47\,
      Q => \^flight_49_reg_0\,
      R => '0'
    );
flight_50_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_48\,
      Q => \^flight_50_reg_0\,
      R => '0'
    );
flight_51_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_49\,
      Q => \^flight_51_reg_0\,
      R => '0'
    );
flight_52_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_50\,
      Q => \^flight_52_reg_0\,
      R => '0'
    );
flight_53_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_51\,
      Q => \^flight_53_reg_0\,
      R => '0'
    );
flight_54_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_52\,
      Q => \^flight_54_reg_0\,
      R => '0'
    );
flight_55_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_53\,
      Q => \^flight_55_reg_0\,
      R => '0'
    );
flight_56_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_54\,
      Q => \^flight_56_reg_0\,
      R => '0'
    );
flight_57_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_55\,
      Q => \^flight_57_reg_0\,
      R => '0'
    );
flight_58_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_56\,
      Q => \^flight_58_reg_0\,
      R => '0'
    );
flight_59_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_57\,
      Q => \^flight_59_reg_0\,
      R => '0'
    );
flight_60_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_58\,
      Q => \^flight_60_reg_0\,
      R => '0'
    );
flight_61_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_59\,
      Q => \^flight_61_reg_0\,
      R => '0'
    );
flight_62_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_60\,
      Q => \^flight_62_reg_0\,
      R => '0'
    );
flight_63_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_61\,
      Q => \^flight_63_reg_0\,
      R => '0'
    );
flight_64_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_78\,
      Q => \^flight_64_reg_0\,
      R => '0'
    );
flight_65_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_63\,
      Q => \^flight_65_reg_0\,
      R => '0'
    );
flight_66_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_64\,
      Q => \^flight_66_reg_0\,
      R => '0'
    );
flight_67_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_65\,
      Q => \^flight_67_reg_0\,
      R => '0'
    );
flight_68_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_66\,
      Q => \^flight_68_reg_0\,
      R => '0'
    );
flight_69_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_67\,
      Q => \^flight_69_reg_0\,
      R => '0'
    );
flight_70_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_68\,
      Q => \^flight_70_reg_0\,
      R => '0'
    );
flight_71_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_69\,
      Q => \^flight_71_reg_0\,
      R => '0'
    );
flight_72_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_70\,
      Q => \^flight_72_reg_0\,
      R => '0'
    );
flight_73_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_71\,
      Q => \^flight_73_reg_0\,
      R => '0'
    );
flight_74_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_72\,
      Q => \^flight_74_reg_0\,
      R => '0'
    );
flight_75_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_73\,
      Q => \^flight_75_reg_0\,
      R => '0'
    );
flight_76_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_74\,
      Q => \^flight_76_reg_0\,
      R => '0'
    );
flight_77_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_75\,
      Q => \^flight_77_reg_0\,
      R => '0'
    );
flight_78_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_76\,
      Q => \^flight_78_reg_0\,
      R => '0'
    );
flight_79_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_77\,
      Q => \^flight_79_reg_0\,
      R => '0'
    );
flight_80_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_94\,
      Q => \^flight_80_reg_0\,
      R => '0'
    );
flight_81_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_79\,
      Q => \^flight_81_reg_0\,
      R => '0'
    );
flight_82_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_80\,
      Q => \^flight_82_reg_0\,
      R => '0'
    );
flight_83_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_81\,
      Q => \^flight_83_reg_0\,
      R => '0'
    );
flight_84_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_82\,
      Q => \^flight_84_reg_0\,
      R => '0'
    );
flight_85_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_83\,
      Q => \^flight_85_reg_0\,
      R => '0'
    );
flight_86_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_84\,
      Q => \^flight_86_reg_0\,
      R => '0'
    );
flight_87_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_85\,
      Q => \^flight_87_reg_0\,
      R => '0'
    );
flight_88_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_86\,
      Q => \^flight_88_reg_0\,
      R => '0'
    );
flight_89_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_87\,
      Q => \^flight_89_reg_0\,
      R => '0'
    );
flight_90_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_88\,
      Q => \^flight_90_reg_0\,
      R => '0'
    );
flight_91_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_89\,
      Q => \^flight_91_reg_0\,
      R => '0'
    );
flight_92_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_90\,
      Q => \^flight_92_reg_0\,
      R => '0'
    );
flight_93_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_91\,
      Q => \^flight_93_reg_0\,
      R => '0'
    );
flight_94_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_92\,
      Q => \^flight_94_reg_0\,
      R => '0'
    );
flight_95_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_93\,
      Q => \^flight_95_reg_0\,
      R => '0'
    );
flight_96_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_110\,
      Q => \^flight_96_reg_0\,
      R => '0'
    );
flight_97_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_95\,
      Q => \^flight_97_reg_0\,
      R => '0'
    );
flight_98_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_96\,
      Q => \^flight_98_reg_0\,
      R => '0'
    );
flight_99_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ram_source_reg[2]_97\,
      Q => \^flight_99_reg_0\,
      R => '0'
    );
\io_axi4_0_arid[0]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \a_first_counter_reg_n_0_[1]\,
      I1 => \a_first_counter_reg_n_0_[0]\,
      I2 => \a_first_counter_reg_n_0_[2]\,
      O => \io_axi4_0_arid[0]_INST_0_i_11_n_0\
    );
\io_axi4_0_arid[0]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEEEEEEEEE"
    )
        port map (
      I0 => \io_axi4_0_arid[0]_INST_0_i_16_n_0\,
      I1 => \io_axi4_0_arid[0]_INST_0_i_17_n_0\,
      I2 => \saved_address_reg[31]_0\,
      I3 => \io_axi4_0_arid[0]_INST_0_i_19_n_0\,
      I4 => \saved_address_reg[30]\,
      I5 => \saved_source_reg[3]_1\,
      O => \io_axi4_0_arid[0]_INST_0_i_12_n_0\
    );
\io_axi4_0_arid[0]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \saved_source_reg[5]\,
      I1 => \saved_source_reg[4]_4\,
      I2 => \stalls_id[1]_i_5_n_0\,
      I3 => \stalls_id_2[1]_i_5_n_0\,
      I4 => \stalls_id_5[1]_i_5_n_0\,
      I5 => \stalls_id_4[1]_i_5_n_0\,
      O => \io_axi4_0_arid[0]_INST_0_i_16_n_0\
    );
\io_axi4_0_arid[0]_INST_0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \io_axi4_0_arid[0]_INST_0_i_25_n_0\,
      I1 => \saved_source_reg[4]_3\,
      O => \io_axi4_0_arid[0]_INST_0_i_17_n_0\
    );
\io_axi4_0_arid[0]_INST_0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^stalls_id_3\(1),
      I1 => \^stalls_id_3\(0),
      O => \io_axi4_0_arid[0]_INST_0_i_19_n_0\
    );
\io_axi4_0_arid[0]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \io_axi4_0_arid[0]_INST_0_i_29_n_0\,
      I1 => \^flight_117_reg_0\,
      I2 => \^flight_118_reg_0\,
      I3 => \^flight_119_reg_0\,
      I4 => \^flight_120_reg_0\,
      I5 => \io_axi4_0_arid[0]_INST_0_i_30_n_0\,
      O => \io_axi4_0_arid[0]_INST_0_i_25_n_0\
    );
\io_axi4_0_arid[0]_INST_0_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bypass_reg_rep_0(0),
      I1 => bypass_reg_rep_1(0),
      O => \saved_opcode_reg[2]\
    );
\io_axi4_0_arid[0]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => bypass_reg_rep(0),
      I1 => \^stalls_id_3\(1),
      I2 => \^stalls_id_3\(0),
      O => \saved_opcode_reg[2]_0\
    );
\io_axi4_0_arid[0]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^flight_113_reg_0\,
      I1 => \^flight_114_reg_0\,
      I2 => \^flight_115_reg_0\,
      I3 => \^flight_116_reg_0\,
      O => \io_axi4_0_arid[0]_INST_0_i_29_n_0\
    );
\io_axi4_0_arid[0]_INST_0_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^flight_112_reg_0\,
      I1 => \^flight_127_reg_0\,
      I2 => \^flight_126_reg_0\,
      I3 => \^flight_125_reg_0\,
      I4 => \io_axi4_0_arid[0]_INST_0_i_31_n_0\,
      O => \io_axi4_0_arid[0]_INST_0_i_30_n_0\
    );
\io_axi4_0_arid[0]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^flight_121_reg_0\,
      I1 => \^flight_122_reg_0\,
      I2 => \^flight_123_reg_0\,
      I3 => \^flight_124_reg_0\,
      O => \io_axi4_0_arid[0]_INST_0_i_31_n_0\
    );
\io_axi4_0_arid[0]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0E0000"
    )
        port map (
      I0 => \io_axi4_0_arid[0]_INST_0_i_11_n_0\,
      I1 => \io_axi4_0_arid[0]_INST_0_i_12_n_0\,
      I2 => full_reg,
      I3 => \stalls_id_6_reg[1]_0\,
      I4 => p_29_in,
      O => p_31_in
    );
\stalls_id[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a_id(0),
      I1 => \_stalls_id_T_1\,
      I2 => stalls_id(0),
      O => \stalls_id[0]_i_1_n_0\
    );
\stalls_id[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bypass_reg_rep(0),
      I1 => \_stalls_id_T_1\,
      I2 => stalls_id(1),
      O => \stalls_id[1]_i_1_n_0\
    );
\stalls_id[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAAEAAAAAA"
    )
        port map (
      I0 => \stalls_id[1]_i_3_n_0\,
      I1 => stalls_id(1),
      I2 => stalls_id(0),
      I3 => \saved_address_reg[31]\,
      I4 => \saved_source_reg[4]_2\,
      I5 => \stalls_id_6[1]_i_8_n_0\,
      O => \_stalls_id_T_1\
    );
\stalls_id[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8880000"
    )
        port map (
      I0 => \stalls_id[1]_i_5_n_0\,
      I1 => \cam_s_0_state_reg[0]\,
      I2 => a_id(0),
      I3 => \stalls_id[1]_i_6_n_0\,
      I4 => \saved_source_reg[4]_2\,
      O => \stalls_id[1]_i_3_n_0\
    );
\stalls_id[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \stalls_id[1]_i_7_n_0\,
      I1 => \^flight_21_reg_0\,
      I2 => \^flight_22_reg_0\,
      I3 => \^flight_23_reg_0\,
      I4 => \^flight_24_reg_0\,
      I5 => \stalls_id[1]_i_8_n_0\,
      O => \stalls_id[1]_i_5_n_0\
    );
\stalls_id[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => bypass_reg_rep(0),
      I1 => stalls_id(1),
      I2 => stalls_id(0),
      O => \stalls_id[1]_i_6_n_0\
    );
\stalls_id[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^flight_17_reg_0\,
      I1 => \^flight_18_reg_0\,
      I2 => \^flight_19_reg_0\,
      I3 => \^flight_20_reg_0\,
      O => \stalls_id[1]_i_7_n_0\
    );
\stalls_id[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^flight_16_reg_0\,
      I1 => \^flight_31_reg_0\,
      I2 => \^flight_30_reg_0\,
      I3 => \^flight_29_reg_0\,
      I4 => \stalls_id[1]_i_9_n_0\,
      O => \stalls_id[1]_i_8_n_0\
    );
\stalls_id[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^flight_25_reg_0\,
      I1 => \^flight_26_reg_0\,
      I2 => \^flight_27_reg_0\,
      I3 => \^flight_28_reg_0\,
      O => \stalls_id[1]_i_9_n_0\
    );
\stalls_id_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a_id(0),
      I1 => \_stalls_id_T_5\,
      I2 => stalls_id_1(0),
      O => \stalls_id_1[0]_i_1_n_0\
    );
\stalls_id_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bypass_reg_rep(0),
      I1 => \_stalls_id_T_5\,
      I2 => stalls_id_1(1),
      O => \stalls_id_1[1]_i_1_n_0\
    );
\stalls_id_1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAAEAAAAAA"
    )
        port map (
      I0 => \stalls_id_1[1]_i_3_n_0\,
      I1 => stalls_id_1(1),
      I2 => stalls_id_1(0),
      I3 => \saved_address_reg[31]\,
      I4 => \saved_source_reg[3]_0\,
      I5 => \stalls_id_6[1]_i_8_n_0\,
      O => \_stalls_id_T_5\
    );
\stalls_id_1[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8880000"
    )
        port map (
      I0 => \^stalls_id_1_reg[1]_0\,
      I1 => \cam_s_0_state_reg[0]\,
      I2 => a_id(0),
      I3 => \stalls_id_1[1]_i_6_n_0\,
      I4 => \saved_source_reg[3]_0\,
      O => \stalls_id_1[1]_i_3_n_0\
    );
\stalls_id_1[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \stalls_id_1[1]_i_7_n_0\,
      I1 => \^flight_37_reg_0\,
      I2 => \^flight_38_reg_0\,
      I3 => \^flight_39_reg_0\,
      I4 => \^flight_40_reg_0\,
      I5 => \stalls_id_1[1]_i_8_n_0\,
      O => \^stalls_id_1_reg[1]_0\
    );
\stalls_id_1[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => bypass_reg_rep(0),
      I1 => stalls_id_1(1),
      I2 => stalls_id_1(0),
      O => \stalls_id_1[1]_i_6_n_0\
    );
\stalls_id_1[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^flight_33_reg_0\,
      I1 => \^flight_34_reg_0\,
      I2 => \^flight_35_reg_0\,
      I3 => \^flight_36_reg_0\,
      O => \stalls_id_1[1]_i_7_n_0\
    );
\stalls_id_1[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^flight_32_reg_0\,
      I1 => \^flight_47_reg_0\,
      I2 => \^flight_46_reg_0\,
      I3 => \^flight_45_reg_0\,
      I4 => \stalls_id_1[1]_i_9_n_0\,
      O => \stalls_id_1[1]_i_8_n_0\
    );
\stalls_id_1[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^flight_41_reg_0\,
      I1 => \^flight_42_reg_0\,
      I2 => \^flight_43_reg_0\,
      I3 => \^flight_44_reg_0\,
      O => \stalls_id_1[1]_i_9_n_0\
    );
\stalls_id_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stalls_id_1[0]_i_1_n_0\,
      Q => stalls_id_1(0),
      R => '0'
    );
\stalls_id_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stalls_id_1[1]_i_1_n_0\,
      Q => stalls_id_1(1),
      R => '0'
    );
\stalls_id_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a_id(0),
      I1 => \_stalls_id_T_9\,
      I2 => stalls_id_2(0),
      O => \stalls_id_2[0]_i_1_n_0\
    );
\stalls_id_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bypass_reg_rep(0),
      I1 => \_stalls_id_T_9\,
      I2 => stalls_id_2(1),
      O => \stalls_id_2[1]_i_1_n_0\
    );
\stalls_id_2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAAEAAAAAA"
    )
        port map (
      I0 => \stalls_id_2[1]_i_3_n_0\,
      I1 => stalls_id_2(1),
      I2 => stalls_id_2(0),
      I3 => \saved_address_reg[31]\,
      I4 => \saved_source_reg[4]_1\,
      I5 => \stalls_id_6[1]_i_8_n_0\,
      O => \_stalls_id_T_9\
    );
\stalls_id_2[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => \stalls_id_2[1]_i_5_n_0\,
      I1 => \cam_s_0_state_reg[0]\,
      I2 => a_id(0),
      I3 => \counter[3]_i_16_n_0\,
      O => \stalls_id_2[1]_i_3_n_0\
    );
\stalls_id_2[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stalls_id_2[1]_i_6_n_0\,
      I1 => \saved_source_reg[4]_1\,
      O => \stalls_id_2[1]_i_5_n_0\
    );
\stalls_id_2[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \stalls_id_2[1]_i_7_n_0\,
      I1 => \^flight_53_reg_0\,
      I2 => \^flight_54_reg_0\,
      I3 => \^flight_55_reg_0\,
      I4 => \^flight_56_reg_0\,
      I5 => \stalls_id_2[1]_i_8_n_0\,
      O => \stalls_id_2[1]_i_6_n_0\
    );
\stalls_id_2[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^flight_49_reg_0\,
      I1 => \^flight_50_reg_0\,
      I2 => \^flight_51_reg_0\,
      I3 => \^flight_52_reg_0\,
      O => \stalls_id_2[1]_i_7_n_0\
    );
\stalls_id_2[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^flight_48_reg_0\,
      I1 => \^flight_63_reg_0\,
      I2 => \^flight_62_reg_0\,
      I3 => \^flight_61_reg_0\,
      I4 => \stalls_id_2[1]_i_9_n_0\,
      O => \stalls_id_2[1]_i_8_n_0\
    );
\stalls_id_2[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^flight_57_reg_0\,
      I1 => \^flight_58_reg_0\,
      I2 => \^flight_59_reg_0\,
      I3 => \^flight_60_reg_0\,
      O => \stalls_id_2[1]_i_9_n_0\
    );
\stalls_id_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stalls_id_2[0]_i_1_n_0\,
      Q => stalls_id_2(0),
      R => '0'
    );
\stalls_id_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stalls_id_2[1]_i_1_n_0\,
      Q => stalls_id_2(1),
      R => '0'
    );
\stalls_id_3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a_id(0),
      I1 => \_stalls_id_T_13\,
      I2 => \^stalls_id_3\(0),
      O => \stalls_id_3[0]_i_1_n_0\
    );
\stalls_id_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bypass_reg_rep(0),
      I1 => \_stalls_id_T_13\,
      I2 => \^stalls_id_3\(1),
      O => \stalls_id_3[1]_i_1_n_0\
    );
\stalls_id_3[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAEAAA"
    )
        port map (
      I0 => \stalls_id_3_reg[0]_0\,
      I1 => \cam_s_0_state_reg[0]\,
      I2 => \^stalls_id_3_reg[1]_0\,
      I3 => \saved_source_reg[4]_0\,
      I4 => \stalls_id_6[1]_i_8_n_0\,
      O => \_stalls_id_T_13\
    );
\stalls_id_3[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \stalls_id_3[1]_i_7_n_0\,
      I1 => \^flight_69_reg_0\,
      I2 => \^flight_70_reg_0\,
      I3 => \^flight_71_reg_0\,
      I4 => \^flight_72_reg_0\,
      I5 => \stalls_id_3[1]_i_8_n_0\,
      O => \^stalls_id_3_reg[1]_0\
    );
\stalls_id_3[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^flight_65_reg_0\,
      I1 => \^flight_66_reg_0\,
      I2 => \^flight_67_reg_0\,
      I3 => \^flight_68_reg_0\,
      O => \stalls_id_3[1]_i_7_n_0\
    );
\stalls_id_3[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^flight_64_reg_0\,
      I1 => \^flight_79_reg_0\,
      I2 => \^flight_78_reg_0\,
      I3 => \^flight_77_reg_0\,
      I4 => \stalls_id_3[1]_i_9_n_0\,
      O => \stalls_id_3[1]_i_8_n_0\
    );
\stalls_id_3[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^flight_73_reg_0\,
      I1 => \^flight_74_reg_0\,
      I2 => \^flight_75_reg_0\,
      I3 => \^flight_76_reg_0\,
      O => \stalls_id_3[1]_i_9_n_0\
    );
\stalls_id_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stalls_id_3[0]_i_1_n_0\,
      Q => \^stalls_id_3\(0),
      R => '0'
    );
\stalls_id_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stalls_id_3[1]_i_1_n_0\,
      Q => \^stalls_id_3\(1),
      R => '0'
    );
\stalls_id_4[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a_id(0),
      I1 => \_stalls_id_T_17\,
      I2 => stalls_id_4(0),
      O => \stalls_id_4[0]_i_1_n_0\
    );
\stalls_id_4[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bypass_reg_rep(0),
      I1 => \_stalls_id_T_17\,
      I2 => stalls_id_4(1),
      O => \stalls_id_4[1]_i_1_n_0\
    );
\stalls_id_4[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAAEAAAAAA"
    )
        port map (
      I0 => \stalls_id_4[1]_i_3_n_0\,
      I1 => stalls_id_4(1),
      I2 => stalls_id_4(0),
      I3 => \saved_address_reg[31]\,
      I4 => \saved_source_reg[4]\,
      I5 => \stalls_id_6[1]_i_8_n_0\,
      O => \_stalls_id_T_17\
    );
\stalls_id_4[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => \stalls_id_4[1]_i_5_n_0\,
      I1 => \cam_s_0_state_reg[0]\,
      I2 => a_id(0),
      I3 => \counter[3]_i_14_n_0\,
      O => \stalls_id_4[1]_i_3_n_0\
    );
\stalls_id_4[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stalls_id_4[1]_i_6_n_0\,
      I1 => \saved_source_reg[4]\,
      O => \stalls_id_4[1]_i_5_n_0\
    );
\stalls_id_4[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \stalls_id_4[1]_i_7_n_0\,
      I1 => \^flight_85_reg_0\,
      I2 => \^flight_86_reg_0\,
      I3 => \^flight_87_reg_0\,
      I4 => \^flight_88_reg_0\,
      I5 => \stalls_id_4[1]_i_8_n_0\,
      O => \stalls_id_4[1]_i_6_n_0\
    );
\stalls_id_4[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^flight_81_reg_0\,
      I1 => \^flight_82_reg_0\,
      I2 => \^flight_83_reg_0\,
      I3 => \^flight_84_reg_0\,
      O => \stalls_id_4[1]_i_7_n_0\
    );
\stalls_id_4[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^flight_80_reg_0\,
      I1 => \^flight_95_reg_0\,
      I2 => \^flight_94_reg_0\,
      I3 => \^flight_93_reg_0\,
      I4 => \stalls_id_4[1]_i_9_n_0\,
      O => \stalls_id_4[1]_i_8_n_0\
    );
\stalls_id_4[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^flight_89_reg_0\,
      I1 => \^flight_90_reg_0\,
      I2 => \^flight_91_reg_0\,
      I3 => \^flight_92_reg_0\,
      O => \stalls_id_4[1]_i_9_n_0\
    );
\stalls_id_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stalls_id_4[0]_i_1_n_0\,
      Q => stalls_id_4(0),
      R => '0'
    );
\stalls_id_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stalls_id_4[1]_i_1_n_0\,
      Q => stalls_id_4(1),
      R => '0'
    );
\stalls_id_5[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a_id(0),
      I1 => \_stalls_id_T_21\,
      I2 => stalls_id_5(0),
      O => \stalls_id_5[0]_i_1_n_0\
    );
\stalls_id_5[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bypass_reg_rep(0),
      I1 => \_stalls_id_T_21\,
      I2 => stalls_id_5(1),
      O => \stalls_id_5[1]_i_1_n_0\
    );
\stalls_id_5[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAAEAAAAAA"
    )
        port map (
      I0 => \stalls_id_5[1]_i_3_n_0\,
      I1 => stalls_id_5(1),
      I2 => stalls_id_5(0),
      I3 => \saved_address_reg[31]\,
      I4 => \saved_source_reg[3]\,
      I5 => \stalls_id_6[1]_i_8_n_0\,
      O => \_stalls_id_T_21\
    );
\stalls_id_5[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => \stalls_id_5[1]_i_5_n_0\,
      I1 => \cam_s_0_state_reg[0]\,
      I2 => a_id(0),
      I3 => \counter[3]_i_13_n_0\,
      O => \stalls_id_5[1]_i_3_n_0\
    );
\stalls_id_5[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stalls_id_5[1]_i_6_n_0\,
      I1 => \saved_source_reg[3]\,
      O => \stalls_id_5[1]_i_5_n_0\
    );
\stalls_id_5[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \stalls_id_5[1]_i_7_n_0\,
      I1 => \^flight_101_reg_0\,
      I2 => \^flight_102_reg_0\,
      I3 => \^flight_103_reg_0\,
      I4 => \^flight_104_reg_0\,
      I5 => \stalls_id_5[1]_i_8_n_0\,
      O => \stalls_id_5[1]_i_6_n_0\
    );
\stalls_id_5[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^flight_97_reg_0\,
      I1 => \^flight_98_reg_0\,
      I2 => \^flight_99_reg_0\,
      I3 => \^flight_100_reg_0\,
      O => \stalls_id_5[1]_i_7_n_0\
    );
\stalls_id_5[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^flight_96_reg_0\,
      I1 => \^flight_111_reg_0\,
      I2 => \^flight_110_reg_0\,
      I3 => \^flight_109_reg_0\,
      I4 => \stalls_id_5[1]_i_9_n_0\,
      O => \stalls_id_5[1]_i_8_n_0\
    );
\stalls_id_5[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^flight_105_reg_0\,
      I1 => \^flight_106_reg_0\,
      I2 => \^flight_107_reg_0\,
      I3 => \^flight_108_reg_0\,
      O => \stalls_id_5[1]_i_9_n_0\
    );
\stalls_id_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stalls_id_5[0]_i_1_n_0\,
      Q => stalls_id_5(0),
      R => '0'
    );
\stalls_id_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stalls_id_5[1]_i_1_n_0\,
      Q => stalls_id_5(1),
      R => '0'
    );
\stalls_id_6[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a_id(0),
      I1 => \_stalls_id_T_25\,
      I2 => stalls_id_6(0),
      O => \stalls_id_6[0]_i_1_n_0\
    );
\stalls_id_6[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bypass_reg_rep(0),
      I1 => \_stalls_id_T_25\,
      I2 => stalls_id_6(1),
      O => \stalls_id_6[1]_i_1_n_0\
    );
\stalls_id_6[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAAEAAAAAA"
    )
        port map (
      I0 => \stalls_id_6[1]_i_6_n_0\,
      I1 => stalls_id_6(1),
      I2 => stalls_id_6(0),
      I3 => \saved_address_reg[31]\,
      I4 => \saved_source_reg[4]_3\,
      I5 => \stalls_id_6[1]_i_8_n_0\,
      O => \_stalls_id_T_25\
    );
\stalls_id_6[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \a_first_counter[2]_i_9_n_0\,
      I1 => \cam_s_0_state_reg[0]_0\,
      I2 => stalls_id_6(0),
      I3 => \saved_source_reg[4]_3\,
      I4 => bypass_reg_rep(0),
      I5 => stalls_id_6(1),
      O => \stalls_id_6[1]_i_6_n_0\
    );
\stalls_id_6[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \a_first_counter_reg_n_0_[2]\,
      I1 => \a_first_counter_reg_n_0_[0]\,
      I2 => \a_first_counter_reg_n_0_[1]\,
      I3 => \cam_s_0_state_reg[0]\,
      O => \stalls_id_6[1]_i_8_n_0\
    );
\stalls_id_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stalls_id_6[0]_i_1_n_0\,
      Q => stalls_id_6(0),
      R => '0'
    );
\stalls_id_6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stalls_id_6[1]_i_1_n_0\,
      Q => stalls_id_6(1),
      R => '0'
    );
\stalls_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stalls_id[0]_i_1_n_0\,
      Q => stalls_id(0),
      R => '0'
    );
\stalls_id_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stalls_id[1]_i_1_n_0\,
      Q => stalls_id(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_TLWidthWidget is
  port (
    count_reg_0 : out STD_LOGIC;
    count_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_TLWidthWidget : entity is "FPGA_TLWidthWidget";
end meisha_chiplink_master_0_1_FPGA_TLWidthWidget;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_TLWidthWidget is
begin
count_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_reg_1,
      Q => count_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_TLXbar is
  port (
    muxStateEarly_1 : out STD_LOGIC;
    muxStateEarly_0 : out STD_LOGIC;
    \saved_opcode_reg[2]\ : out STD_LOGIC;
    \d_first_counter_reg[0]\ : out STD_LOGIC;
    \readys_mask_reg[0]_0\ : out STD_LOGIC;
    \count_7_reg[1]\ : out STD_LOGIC;
    count_reg : out STD_LOGIC;
    \saved_opcode_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    xbar_auto_in_d_bits_opcode : out STD_LOGIC_VECTOR ( 0 to 0 );
    xbar_auto_in_d_bits_source : out STD_LOGIC_VECTOR ( 3 downto 0 );
    atomics_auto_in_d_bits_denied : out STD_LOGIC;
    cam_d_0_denied_reg : out STD_LOGIC;
    \d_first_counter_reg[2]\ : out STD_LOGIC;
    xbar_auto_in_d_bits_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \beatsLeft_reg[0]_0\ : out STD_LOGIC;
    count_9_reg : out STD_LOGIC;
    count_17_reg : out STD_LOGIC;
    \d_first_counter_reg[0]_0\ : out STD_LOGIC;
    \d_first_counter_reg[1]\ : out STD_LOGIC;
    \cam_d_0_data_reg[63]\ : out STD_LOGIC;
    \cam_d_0_data_reg[63]_0\ : out STD_LOGIC;
    state_1_reg_0 : out STD_LOGIC;
    \d_first_counter_reg[1]_0\ : out STD_LOGIC;
    flight_113_reg : out STD_LOGIC;
    flight_114_reg : out STD_LOGIC;
    flight_17_reg : out STD_LOGIC;
    flight_18_reg : out STD_LOGIC;
    resetn_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    d_drop : in STD_LOGIC;
    count_reg_0 : in STD_LOGIC;
    xbar_auto_out_0_d_valid : in STD_LOGIC;
    xbar_auto_in_d_ready : in STD_LOGIC;
    d_replace : in STD_LOGIC;
    io_axi4_0_bvalid : in STD_LOGIC;
    xbar_auto_out_0_d_bits_opcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_axi4_0_rvalid : in STD_LOGIC;
    state_1_reg_1 : in STD_LOGIC;
    xbar_auto_out_0_d_bits_denied : in STD_LOGIC;
    cam_d_0_denied : in STD_LOGIC;
    cam_d_0_data : in STD_LOGIC;
    \ram_size_reg[0]\ : in STD_LOGIC;
    \ram_opcode_reg[2]\ : in STD_LOGIC;
    \ram_size_reg[1]\ : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    d_sel_shiftAmount : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_axi4_0_rlast : in STD_LOGIC;
    \d_first_counter_reg[0]_1\ : in STD_LOGIC;
    resetn : in STD_LOGIC;
    d_first : in STD_LOGIC;
    \d_first_counter_reg[1]_1\ : in STD_LOGIC;
    \d_first_counter_reg[2]_0\ : in STD_LOGIC;
    \cam_a_0_bits_source_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    err_auto_in_d_bits_opcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    err_auto_in_d_bits_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    xbar_auto_out_0_d_bits_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_source_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    xbar_auto_out_0_d_bits_source : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_first_counter_reg[2]_1\ : in STD_LOGIC;
    \d_first_counter_reg[1]_2\ : in STD_LOGIC;
    \d_first_counter_reg[0]_2\ : in STD_LOGIC;
    \ram_opcode_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_TLXbar : entity is "FPGA_TLXbar";
end meisha_chiplink_master_0_1_FPGA_TLXbar;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_TLXbar is
  signal \_readys_mask_T\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal beatsLeft : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \beatsLeft[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \beatsLeft[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \beatsLeft[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \^beatsleft_reg[0]_0\ : STD_LOGIC;
  signal count_23_i_4_n_0 : STD_LOGIC;
  signal \^count_7_reg[1]\ : STD_LOGIC;
  signal \d_first_counter[1]_i_2_n_0\ : STD_LOGIC;
  signal \^d_first_counter_reg[0]\ : STD_LOGIC;
  signal io_axi4_0_bready_INST_0_i_3_n_0 : STD_LOGIC;
  signal \^muxstateearly_0\ : STD_LOGIC;
  signal \^muxstateearly_1\ : STD_LOGIC;
  signal readys_mask : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \readys_mask[0]_i_1_n_0\ : STD_LOGIC;
  signal \readys_mask[1]_i_1_n_0\ : STD_LOGIC;
  signal \^readys_mask_reg[0]_0\ : STD_LOGIC;
  signal state_0 : STD_LOGIC;
  signal state_1 : STD_LOGIC;
  signal \^state_1_reg_0\ : STD_LOGIC;
  signal \^xbar_auto_in_d_bits_opcode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^xbar_auto_in_d_bits_size\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^xbar_auto_in_d_bits_source\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \beatsLeft[2]_i_1__2\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of count_16_i_4 : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of count_23_i_3 : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of flight_113_i_3 : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of flight_114_i_2 : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of flight_17_i_2 : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of flight_18_i_2 : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of io_axi4_0_bready_INST_0_i_3 : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \saved_opcode[0]_i_1__1\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \saved_opcode[1]_i_1__0\ : label is "soft_lutpair681";
begin
  \beatsLeft_reg[0]_0\ <= \^beatsleft_reg[0]_0\;
  \count_7_reg[1]\ <= \^count_7_reg[1]\;
  \d_first_counter_reg[0]\ <= \^d_first_counter_reg[0]\;
  muxStateEarly_0 <= \^muxstateearly_0\;
  muxStateEarly_1 <= \^muxstateearly_1\;
  \readys_mask_reg[0]_0\ <= \^readys_mask_reg[0]_0\;
  state_1_reg_0 <= \^state_1_reg_0\;
  xbar_auto_in_d_bits_opcode(0) <= \^xbar_auto_in_d_bits_opcode\(0);
  xbar_auto_in_d_bits_size(2 downto 0) <= \^xbar_auto_in_d_bits_size\(2 downto 0);
  xbar_auto_in_d_bits_source(3 downto 0) <= \^xbar_auto_in_d_bits_source\(3 downto 0);
\beatsLeft[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F6F6F60"
    )
        port map (
      I0 => \^d_first_counter_reg[0]\,
      I1 => beatsLeft(0),
      I2 => \^readys_mask_reg[0]_0\,
      I3 => \ram_opcode_reg[2]\,
      I4 => \^beatsleft_reg[0]_0\,
      O => \beatsLeft[0]_i_1__2_n_0\
    );
\beatsLeft[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \_readys_mask_T\(0),
      I1 => xbar_auto_out_0_d_bits_size(2),
      I2 => xbar_auto_out_0_d_bits_opcode(0),
      O => \^beatsleft_reg[0]_0\
    );
\beatsLeft[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C6FFC600"
    )
        port map (
      I0 => \^d_first_counter_reg[0]\,
      I1 => beatsLeft(1),
      I2 => beatsLeft(0),
      I3 => \^readys_mask_reg[0]_0\,
      I4 => \ram_size_reg[0]\,
      O => \beatsLeft[1]_i_1__2_n_0\
    );
\beatsLeft[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => beatsLeft(0),
      I1 => beatsLeft(1),
      I2 => beatsLeft(2),
      I3 => xbar_auto_in_d_ready,
      O => \^readys_mask_reg[0]_0\
    );
\beatsLeft[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDCCCC"
    )
        port map (
      I0 => \^d_first_counter_reg[0]\,
      I1 => \ram_size_reg[1]\,
      I2 => beatsLeft(1),
      I3 => beatsLeft(0),
      I4 => beatsLeft(2),
      O => \beatsLeft[2]_i_1__2_n_0\
    );
\beatsLeft[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A888A8A0A800A8"
    )
        port map (
      I0 => xbar_auto_in_d_ready,
      I1 => count_reg_0,
      I2 => xbar_auto_out_0_d_valid,
      I3 => io_axi4_0_bready_INST_0_i_3_n_0,
      I4 => state_0,
      I5 => state_1,
      O => \^d_first_counter_reg[0]\
    );
\beatsLeft_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beatsLeft[0]_i_1__2_n_0\,
      Q => beatsLeft(0),
      R => resetn_0
    );
\beatsLeft_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beatsLeft[1]_i_1__2_n_0\,
      Q => beatsLeft(1),
      R => resetn_0
    );
\beatsLeft_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beatsLeft[2]_i_1__2_n_0\,
      Q => beatsLeft(2),
      R => resetn_0
    );
\cam_d_0_data[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^xbar_auto_in_d_bits_source\(0),
      I1 => \cam_a_0_bits_source_reg[6]\(0),
      O => \cam_d_0_data_reg[63]_0\
    );
\cam_d_0_data[63]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^xbar_auto_in_d_bits_source\(3),
      I1 => \cam_a_0_bits_source_reg[6]\(1),
      O => \cam_d_0_data_reg[63]\
    );
cam_d_0_denied_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => state_1_reg_1,
      I1 => \^muxstateearly_1\,
      I2 => \^muxstateearly_0\,
      I3 => xbar_auto_out_0_d_bits_denied,
      I4 => cam_d_0_data,
      I5 => cam_d_0_denied,
      O => cam_d_0_denied_reg
    );
count_16_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBABF"
    )
        port map (
      I0 => count_23_i_4_n_0,
      I1 => io_axi4_0_rid(0),
      I2 => xbar_auto_out_0_d_bits_opcode(0),
      I3 => io_axi4_0_bid(0),
      I4 => d_sel_shiftAmount(0),
      O => count_9_reg
    );
count_23_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFBBB"
    )
        port map (
      I0 => count_23_i_4_n_0,
      I1 => d_sel_shiftAmount(0),
      I2 => io_axi4_0_rid(0),
      I3 => xbar_auto_out_0_d_bits_opcode(0),
      I4 => io_axi4_0_bid(0),
      O => count_17_reg
    );
count_23_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F3FFF3F"
    )
        port map (
      I0 => io_axi4_0_rvalid,
      I1 => io_axi4_0_bvalid,
      I2 => \^count_7_reg[1]\,
      I3 => xbar_auto_out_0_d_bits_opcode(0),
      I4 => io_axi4_0_rlast,
      O => count_23_i_4_n_0
    );
count_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF700F700000000"
    )
        port map (
      I0 => xbar_auto_out_0_d_valid,
      I1 => readys_mask(1),
      I2 => readys_mask(0),
      I3 => io_axi4_0_bready_INST_0_i_3_n_0,
      I4 => state_1,
      I5 => xbar_auto_in_d_ready,
      O => count_reg
    );
\counter_3[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454445450540054"
    )
        port map (
      I0 => d_drop,
      I1 => count_reg_0,
      I2 => xbar_auto_out_0_d_valid,
      I3 => io_axi4_0_bready_INST_0_i_3_n_0,
      I4 => state_0,
      I5 => state_1,
      O => \saved_opcode_reg[2]\
    );
\d_first_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C050A0A00050A0A0"
    )
        port map (
      I0 => \d_first_counter_reg[0]_1\,
      I1 => \^xbar_auto_in_d_bits_size\(2),
      I2 => resetn,
      I3 => d_first,
      I4 => \^d_first_counter_reg[0]\,
      I5 => \^xbar_auto_in_d_bits_opcode\(0),
      O => \d_first_counter_reg[0]_0\
    );
\d_first_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A0A000C0A0A0"
    )
        port map (
      I0 => \d_first_counter_reg[1]_1\,
      I1 => \d_first_counter[1]_i_2_n_0\,
      I2 => resetn,
      I3 => d_first,
      I4 => \^d_first_counter_reg[0]\,
      I5 => \^xbar_auto_in_d_bits_opcode\(0),
      O => \d_first_counter_reg[1]\
    );
\d_first_counter[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000000FFC8"
    )
        port map (
      I0 => \^xbar_auto_in_d_bits_size\(1),
      I1 => \^xbar_auto_in_d_bits_size\(2),
      I2 => \^xbar_auto_in_d_bits_size\(0),
      I3 => \d_first_counter_reg[2]_0\,
      I4 => \d_first_counter_reg[0]_1\,
      I5 => \d_first_counter_reg[1]_1\,
      O => \d_first_counter[1]_i_2_n_0\
    );
\d_first_counter[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000000FFA8"
    )
        port map (
      I0 => \^xbar_auto_in_d_bits_size\(2),
      I1 => \^xbar_auto_in_d_bits_size\(0),
      I2 => \^xbar_auto_in_d_bits_size\(1),
      I3 => \d_first_counter_reg[2]_1\,
      I4 => \d_first_counter_reg[1]_2\,
      I5 => \d_first_counter_reg[0]_2\,
      O => \d_first_counter_reg[1]_0\
    );
\d_first_counter[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^xbar_auto_in_d_bits_size\(2),
      I1 => \^xbar_auto_in_d_bits_size\(1),
      O => \d_first_counter_reg[2]\
    );
flight_113_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^xbar_auto_in_d_bits_source\(0),
      I1 => \^xbar_auto_in_d_bits_source\(2),
      O => flight_113_reg
    );
flight_114_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^xbar_auto_in_d_bits_source\(2),
      I1 => \^xbar_auto_in_d_bits_source\(0),
      O => flight_114_reg
    );
flight_17_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^xbar_auto_in_d_bits_source\(0),
      I1 => \^xbar_auto_in_d_bits_source\(2),
      O => flight_17_reg
    );
flight_18_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^xbar_auto_in_d_bits_source\(0),
      I1 => \^xbar_auto_in_d_bits_source\(2),
      O => flight_18_reg
    );
io_axi4_0_bready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F002F00000000"
    )
        port map (
      I0 => readys_mask(1),
      I1 => readys_mask(0),
      I2 => count_reg_0,
      I3 => io_axi4_0_bready_INST_0_i_3_n_0,
      I4 => state_0,
      I5 => xbar_auto_in_d_ready,
      O => \^count_7_reg[1]\
    );
io_axi4_0_bready_INST_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => beatsLeft(2),
      I1 => beatsLeft(1),
      I2 => beatsLeft(0),
      O => io_axi4_0_bready_INST_0_i_3_n_0
    );
\ram_opcode[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^muxstateearly_1\,
      I1 => err_auto_in_d_bits_opcode(0),
      I2 => \^muxstateearly_0\,
      I3 => xbar_auto_out_0_d_bits_opcode(0),
      O => \^xbar_auto_in_d_bits_opcode\(0)
    );
\ram_opcode[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => \^muxstateearly_1\,
      I1 => \ram_source_reg[6]\(0),
      I2 => state_1_reg_1,
      I3 => \^muxstateearly_0\,
      I4 => xbar_auto_out_0_d_bits_source(0),
      O => \^xbar_auto_in_d_bits_source\(0)
    );
\readys_mask[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F008C"
    )
        port map (
      I0 => readys_mask(1),
      I1 => xbar_auto_out_0_d_valid,
      I2 => count_reg_0,
      I3 => \^readys_mask_reg[0]_0\,
      I4 => readys_mask(0),
      O => \readys_mask[0]_i_1_n_0\
    );
\readys_mask[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FEAE"
    )
        port map (
      I0 => count_reg_0,
      I1 => io_axi4_0_bvalid,
      I2 => xbar_auto_out_0_d_bits_opcode(0),
      I3 => io_axi4_0_rvalid,
      I4 => \^readys_mask_reg[0]_0\,
      I5 => readys_mask(1),
      O => \readys_mask[1]_i_1_n_0\
    );
\readys_mask_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \readys_mask[0]_i_1_n_0\,
      Q => readys_mask(0),
      S => resetn_0
    );
\readys_mask_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \readys_mask[1]_i_1_n_0\,
      Q => readys_mask(1),
      S => resetn_0
    );
saved_denied_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => state_1_reg_1,
      I1 => \^muxstateearly_1\,
      I2 => \^muxstateearly_0\,
      I3 => xbar_auto_out_0_d_bits_denied,
      I4 => cam_d_0_denied,
      I5 => d_replace,
      O => atomics_auto_in_d_bits_denied
    );
\saved_opcode[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^xbar_auto_in_d_bits_opcode\(0),
      I1 => d_replace,
      I2 => \^xbar_auto_in_d_bits_source\(0),
      O => \saved_opcode_reg[1]\(0)
    );
\saved_opcode[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^xbar_auto_in_d_bits_source\(0),
      I1 => d_replace,
      I2 => \ram_opcode_reg[2]_0\(0),
      O => \saved_opcode_reg[1]\(1)
    );
\saved_size[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^muxstateearly_1\,
      I1 => err_auto_in_d_bits_size(0),
      I2 => \^muxstateearly_0\,
      I3 => xbar_auto_out_0_d_bits_size(0),
      O => \^xbar_auto_in_d_bits_size\(0)
    );
\saved_size[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^muxstateearly_1\,
      I1 => err_auto_in_d_bits_size(1),
      I2 => \^muxstateearly_0\,
      I3 => xbar_auto_out_0_d_bits_size(1),
      O => \^xbar_auto_in_d_bits_size\(1)
    );
\saved_size[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^muxstateearly_1\,
      I1 => err_auto_in_d_bits_size(2),
      I2 => \^muxstateearly_0\,
      I3 => xbar_auto_out_0_d_bits_size(2),
      O => \^xbar_auto_in_d_bits_size\(2)
    );
\saved_source[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => \^muxstateearly_1\,
      I1 => \ram_source_reg[6]\(1),
      I2 => state_1_reg_1,
      I3 => \^muxstateearly_0\,
      I4 => xbar_auto_out_0_d_bits_source(1),
      O => \^xbar_auto_in_d_bits_source\(1)
    );
\saved_source[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => \^muxstateearly_1\,
      I1 => \ram_source_reg[6]\(2),
      I2 => state_1_reg_1,
      I3 => \^muxstateearly_0\,
      I4 => xbar_auto_out_0_d_bits_source(2),
      O => \^xbar_auto_in_d_bits_source\(2)
    );
\saved_source[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => \^muxstateearly_1\,
      I1 => \ram_source_reg[6]\(3),
      I2 => state_1_reg_1,
      I3 => \^muxstateearly_0\,
      I4 => xbar_auto_out_0_d_bits_source(3),
      O => \^xbar_auto_in_d_bits_source\(3)
    );
state_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => state_0,
      I1 => beatsLeft(2),
      I2 => beatsLeft(1),
      I3 => beatsLeft(0),
      I4 => \_readys_mask_T\(0),
      O => \^muxstateearly_0\
    );
state_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E2E200E200E2"
    )
        port map (
      I0 => io_axi4_0_bvalid,
      I1 => xbar_auto_out_0_d_bits_opcode(0),
      I2 => io_axi4_0_rvalid,
      I3 => count_reg_0,
      I4 => readys_mask(0),
      I5 => readys_mask(1),
      O => \_readys_mask_T\(0)
    );
state_0_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^muxstateearly_0\,
      Q => state_0,
      R => resetn_0
    );
state_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => state_1,
      I1 => beatsLeft(2),
      I2 => beatsLeft(1),
      I3 => beatsLeft(0),
      I4 => \^state_1_reg_0\,
      O => \^muxstateearly_1\
    );
state_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8A8A8AAAAAAA"
    )
        port map (
      I0 => count_reg_0,
      I1 => readys_mask(0),
      I2 => readys_mask(1),
      I3 => io_axi4_0_rvalid,
      I4 => xbar_auto_out_0_d_bits_opcode(0),
      I5 => io_axi4_0_bvalid,
      O => \^state_1_reg_0\
    );
state_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^muxstateearly_1\,
      Q => state_1,
      R => resetn_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_TLXbar_1 is
  port (
    state_0 : out STD_LOGIC;
    muxStateEarly_0 : out STD_LOGIC;
    \beatsLeft_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \beatsLeft_reg[3]_0\ : out STD_LOGIC;
    xbar_1_auto_in_d_valid : out STD_LOGIC;
    \counter_3_reg[0]\ : out STD_LOGIC;
    \beatsLeft_reg[0]_0\ : out STD_LOGIC;
    \q_last_count_reg[0]\ : out STD_LOGIC;
    resetn : in STD_LOGIC;
    clk : in STD_LOGIC;
    bypass_reg_reg : in STD_LOGIC;
    \r_1_reg[0]\ : in STD_LOGIC;
    \cdc_reg_reg[11]\ : in STD_LOGIC;
    state_0_reg_0 : in STD_LOGIC;
    \cdc_reg_reg[10]\ : in STD_LOGIC;
    xbar_1_auto_out_0_d_valid : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    maybe_full_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_TLXbar_1 : entity is "FPGA_TLXbar_1";
end meisha_chiplink_master_0_1_FPGA_TLXbar_1;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_TLXbar_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \beatsLeft[1]_i_1_n_0\ : STD_LOGIC;
  signal \beatsLeft[3]_i_1_n_0\ : STD_LOGIC;
  signal \^beatsleft_reg[3]_0\ : STD_LOGIC;
  signal \^counter_3_reg[0]\ : STD_LOGIC;
  signal \^muxstateearly_0\ : STD_LOGIC;
  signal \^state_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \beatsLeft[0]_i_2__1\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \beatsLeft[3]_i_1\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \beatsLeft[3]_i_2\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \counter_3[3]_i_5\ : label is "soft_lutpair685";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \beatsLeft_reg[3]_0\ <= \^beatsleft_reg[3]_0\;
  \counter_3_reg[0]\ <= \^counter_3_reg[0]\;
  muxStateEarly_0 <= \^muxstateearly_0\;
  state_0 <= \^state_0\;
\beatsLeft[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \beatsLeft_reg[0]_0\
    );
\beatsLeft[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAAAAFE"
    )
        port map (
      I0 => \cdc_reg_reg[11]\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => state_0_reg_0,
      I5 => \^q\(0),
      O => \beatsLeft[1]_i_1_n_0\
    );
\beatsLeft[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => bypass_reg_reg,
      I5 => \r_1_reg[0]\,
      O => \beatsLeft_reg[2]_0\
    );
\beatsLeft[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^beatsleft_reg[3]_0\,
      I2 => \^q\(2),
      I3 => \cdc_reg_reg[10]\,
      O => \beatsLeft[3]_i_1_n_0\
    );
\beatsLeft[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => state_0_reg_0,
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \^beatsleft_reg[3]_0\
    );
\beatsLeft_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => resetn
    );
\beatsLeft_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beatsLeft[1]_i_1_n_0\,
      Q => \^q\(1),
      R => resetn
    );
\beatsLeft_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => resetn
    );
\beatsLeft_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \beatsLeft[3]_i_1_n_0\,
      Q => \^q\(3),
      R => resetn
    );
count_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAB00000000"
    )
        port map (
      I0 => \^state_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => xbar_1_auto_out_0_d_valid,
      O => xbar_1_auto_in_d_valid
    );
\counter_3[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \^counter_3_reg[0]\
    );
\free[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAF"
    )
        port map (
      I0 => sync_0_reg,
      I1 => \^state_0\,
      I2 => maybe_full_reg,
      I3 => \^counter_3_reg[0]\,
      O => \q_last_count_reg[0]\
    );
\state_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \^state_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => xbar_1_auto_out_0_d_valid,
      O => \^muxstateearly_0\
    );
state_0_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^muxstateearly_0\,
      Q => \^state_0\,
      R => resetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AXI4ToTL is
  port (
    count_reg : out STD_LOGIC;
    maybe_full : out STD_LOGIC;
    count_reg_0 : out STD_LOGIC;
    \deq_ptr_value_reg[1]\ : out STD_LOGIC;
    \deq_ptr_value_reg[0]\ : out STD_LOGIC;
    \deq_ptr_value_reg[1]_0\ : out STD_LOGIC;
    \deq_ptr_value_reg[0]_0\ : out STD_LOGIC;
    \deq_ptr_value_reg[1]_1\ : out STD_LOGIC;
    state_0_reg : in STD_LOGIC;
    \cdc_reg_reg[3]\ : in STD_LOGIC;
    count_reg_1 : in STD_LOGIC;
    axi4yank_auto_in_becho_real_last : in STD_LOGIC;
    xbar_1_auto_in_d_valid : in STD_LOGIC;
    count_reg_2 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    deq_ptr_value : in STD_LOGIC_VECTOR ( 1 downto 0 );
    deq_ptr_value_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    xbar_1_auto_in_d_bits_source : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetn_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    maybe_full_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AXI4ToTL : entity is "FPGA_AXI4ToTL";
end meisha_chiplink_master_0_1_FPGA_AXI4ToTL;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AXI4ToTL is
  signal b_count_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal b_count_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \deq_ptr_value[1]_i_4_n_0\ : STD_LOGIC;
  signal \^maybe_full\ : STD_LOGIC;
  signal q_bdeq_n_2 : STD_LOGIC;
  signal q_bdeq_n_4 : STD_LOGIC;
  signal q_bdeq_n_5 : STD_LOGIC;
  signal q_bdeq_n_6 : STD_LOGIC;
  signal q_bdeq_n_7 : STD_LOGIC;
  signal q_bdeq_n_8 : STD_LOGIC;
begin
  maybe_full <= \^maybe_full\;
\b_count_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => q_bdeq_n_2,
      Q => b_count_0(0),
      R => resetn_0
    );
\b_count_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => q_bdeq_n_4,
      Q => b_count_0(1),
      R => resetn_0
    );
\b_count_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => q_bdeq_n_5,
      Q => b_count_0(2),
      R => resetn_0
    );
\b_count_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => q_bdeq_n_6,
      Q => b_count_1(0),
      R => resetn_0
    );
\b_count_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => q_bdeq_n_7,
      Q => b_count_1(1),
      R => resetn_0
    );
\b_count_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => q_bdeq_n_8,
      Q => b_count_1(2),
      R => resetn_0
    );
deq: entity work.meisha_chiplink_master_0_1_FPGA_Queue_11
     port map (
      clk => clk,
      maybe_full => \^maybe_full\,
      maybe_full_reg_0 => maybe_full_reg,
      resetn => resetn_0
    );
\deq_ptr_value[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => b_count_0(1),
      I1 => b_count_0(0),
      I2 => b_count_0(2),
      O => \deq_ptr_value[1]_i_4_n_0\
    );
q_bdeq: entity work.meisha_chiplink_master_0_1_FPGA_Queue_12
     port map (
      axi4yank_auto_in_becho_real_last => axi4yank_auto_in_becho_real_last,
      b_count_0(2 downto 0) => b_count_0(2 downto 0),
      \b_count_0_reg[0]\ => q_bdeq_n_2,
      \b_count_0_reg[1]\ => q_bdeq_n_4,
      \b_count_0_reg[1]_0\ => \deq_ptr_value[1]_i_4_n_0\,
      \b_count_0_reg[2]\ => q_bdeq_n_5,
      b_count_1(2 downto 0) => b_count_1(2 downto 0),
      \b_count_1_reg[0]\ => q_bdeq_n_6,
      \b_count_1_reg[1]\ => q_bdeq_n_7,
      \b_count_1_reg[2]\ => q_bdeq_n_8,
      \cdc_reg_reg[3]\ => \cdc_reg_reg[3]\,
      clk => clk,
      count_reg => count_reg,
      count_reg_0 => count_reg_0,
      count_reg_1 => count_reg_1,
      count_reg_2 => count_reg_2,
      deq_ptr_value(1 downto 0) => deq_ptr_value(1 downto 0),
      deq_ptr_value_0(1 downto 0) => deq_ptr_value_0(1 downto 0),
      \deq_ptr_value_reg[0]\ => \deq_ptr_value_reg[0]\,
      \deq_ptr_value_reg[0]_0\ => \deq_ptr_value_reg[0]_0\,
      \deq_ptr_value_reg[1]\ => \deq_ptr_value_reg[1]\,
      \deq_ptr_value_reg[1]_0\ => \deq_ptr_value_reg[1]_0\,
      \deq_ptr_value_reg[1]_1\ => \deq_ptr_value_reg[1]_1\,
      maybe_full => \^maybe_full\,
      resetn => resetn,
      resetn_0 => resetn_0,
      state_0_reg => state_0_reg,
      xbar_1_auto_in_d_bits_source(0) => xbar_1_auto_in_d_bits_source(0),
      xbar_1_auto_in_d_valid => xbar_1_auto_in_d_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AXI4UserYanker is
  port (
    deq_ptr_value : out STD_LOGIC_VECTOR ( 1 downto 0 );
    deq_ptr_value_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi4yank_auto_in_becho_real_last : out STD_LOGIC;
    resetn : in STD_LOGIC;
    \deq_ptr_value_reg[1]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \deq_ptr_value_reg[1]_0\ : in STD_LOGIC;
    \deq_ptr_value_reg[1]_1\ : in STD_LOGIC;
    \deq_ptr_value_reg[1]_2\ : in STD_LOGIC;
    \ram_id_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AXI4UserYanker : entity is "FPGA_AXI4UserYanker";
end meisha_chiplink_master_0_1_FPGA_AXI4UserYanker;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AXI4UserYanker is
  signal QueueCompatibility_2_n_3 : STD_LOGIC;
  signal ram_real_last_io_deq_bits_MPORT_data : STD_LOGIC;
begin
QueueCompatibility_2: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility
     port map (
      clk => clk,
      deq_ptr_value(1 downto 0) => deq_ptr_value(1 downto 0),
      \deq_ptr_value_reg[1]_0\ => QueueCompatibility_2_n_3,
      \deq_ptr_value_reg[1]_1\ => \deq_ptr_value_reg[1]\,
      \deq_ptr_value_reg[1]_2\ => \deq_ptr_value_reg[1]_0\,
      ram_real_last_io_deq_bits_MPORT_data => ram_real_last_io_deq_bits_MPORT_data,
      resetn => resetn
    );
QueueCompatibility_3: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_149
     port map (
      axi4yank_auto_in_becho_real_last => axi4yank_auto_in_becho_real_last,
      clk => clk,
      deq_ptr_value_0(1 downto 0) => deq_ptr_value_0(1 downto 0),
      \deq_ptr_value_reg[0]_0\ => QueueCompatibility_2_n_3,
      \deq_ptr_value_reg[1]_0\ => \deq_ptr_value_reg[1]_1\,
      \deq_ptr_value_reg[1]_1\ => \deq_ptr_value_reg[1]_2\,
      \ram_id_reg[0]\ => \ram_id_reg[0]\,
      ram_real_last_io_deq_bits_MPORT_data => ram_real_last_io_deq_bits_MPORT_data,
      resetn => resetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AXI4UserYanker_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_value_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_value_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_value_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_value_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_value_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_value_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_value_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full : out STD_LOGIC;
    \ram_extra_id_reg[0]\ : out STD_LOGIC;
    maybe_full_reg : out STD_LOGIC;
    maybe_full_reg_0 : out STD_LOGIC;
    maybe_full_reg_1 : out STD_LOGIC;
    \ram_extra_id_reg[0]_0\ : out STD_LOGIC;
    maybe_full_reg_2 : out STD_LOGIC;
    maybe_full_reg_3 : out STD_LOGIC;
    maybe_full_reg_4 : out STD_LOGIC;
    maybe_full_reg_5 : out STD_LOGIC;
    maybe_full_reg_6 : out STD_LOGIC;
    maybe_full_reg_7 : out STD_LOGIC;
    maybe_full_reg_8 : out STD_LOGIC;
    maybe_full_reg_9 : out STD_LOGIC;
    maybe_full_reg_10 : out STD_LOGIC;
    maybe_full_reg_11 : out STD_LOGIC;
    maybe_full_reg_12 : out STD_LOGIC;
    maybe_full_reg_13 : out STD_LOGIC;
    maybe_full_reg_14 : out STD_LOGIC;
    QueueCompatibility_5_io_enq_ready : out STD_LOGIC;
    \enq_ptr_value_reg[4]_6\ : out STD_LOGIC;
    QueueCompatibility_21_io_enq_ready : out STD_LOGIC;
    queue_arw_deq_io_deq_ready : out STD_LOGIC;
    \ram_wen_reg[0]\ : out STD_LOGIC;
    \ram_wen_reg[0]_0\ : out STD_LOGIC;
    d_sel_shiftAmount : out STD_LOGIC_VECTOR ( 0 to 0 );
    xbar_auto_out_0_d_bits_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    xbar_auto_out_0_d_bits_source : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cam_d_0_data_reg[63]\ : out STD_LOGIC;
    \saved_source_reg[2]\ : out STD_LOGIC;
    \saved_source_reg[1]\ : out STD_LOGIC;
    \saved_source_reg[0]\ : out STD_LOGIC;
    \enq_ptr_value_reg[0]\ : out STD_LOGIC;
    \enq_ptr_value_reg[0]_0\ : out STD_LOGIC;
    \enq_ptr_value_reg[0]_1\ : out STD_LOGIC;
    \enq_ptr_value_reg[0]_2\ : out STD_LOGIC;
    \enq_ptr_value_reg[4]_7\ : out STD_LOGIC;
    \enq_ptr_value_reg[4]_8\ : out STD_LOGIC;
    \enq_ptr_value_reg[4]_9\ : out STD_LOGIC;
    \enq_ptr_value_reg[4]_10\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIB : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_enq_bits_extra_id : in STD_LOGIC;
    \enq_ptr_value_reg[4]_11\ : in STD_LOGIC;
    \enq_ptr_value_reg[4]_12\ : in STD_LOGIC;
    maybe_full_reg_15 : in STD_LOGIC;
    \enq_ptr_value_reg[4]_13\ : in STD_LOGIC;
    \enq_ptr_value_reg[4]_14\ : in STD_LOGIC;
    maybe_full_reg_16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_value_reg[4]_15\ : in STD_LOGIC;
    \enq_ptr_value_reg[4]_16\ : in STD_LOGIC;
    maybe_full_reg_17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_value_reg[4]_17\ : in STD_LOGIC;
    \enq_ptr_value_reg[4]_18\ : in STD_LOGIC;
    maybe_full_reg_18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \deq_ptr_value_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    do_enq_0 : in STD_LOGIC;
    \enq_ptr_value_reg[4]_19\ : in STD_LOGIC;
    \enq_ptr_value_reg[4]_20\ : in STD_LOGIC;
    do_enq_1 : in STD_LOGIC;
    \enq_ptr_value_reg[4]_21\ : in STD_LOGIC;
    \enq_ptr_value_reg[4]_22\ : in STD_LOGIC;
    do_enq_2 : in STD_LOGIC;
    \enq_ptr_value_reg[4]_23\ : in STD_LOGIC;
    \enq_ptr_value_reg[4]_24\ : in STD_LOGIC;
    do_enq_3 : in STD_LOGIC;
    \enq_ptr_value_reg[4]_25\ : in STD_LOGIC;
    \enq_ptr_value_reg[4]_26\ : in STD_LOGIC;
    do_enq : in STD_LOGIC;
    \deq_ptr_value_reg[4]_0\ : in STD_LOGIC;
    maybe_full_reg_19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_32 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_33 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_35 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_36 : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetn_0 : in STD_LOGIC;
    maybe_full_reg_37 : in STD_LOGIC;
    maybe_full_reg_38 : in STD_LOGIC;
    maybe_full_reg_39 : in STD_LOGIC;
    maybe_full_reg_40 : in STD_LOGIC;
    maybe_full_reg_41 : in STD_LOGIC;
    maybe_full_reg_42 : in STD_LOGIC;
    maybe_full_reg_43 : in STD_LOGIC;
    maybe_full_reg_44 : in STD_LOGIC;
    maybe_full_reg_45 : in STD_LOGIC;
    maybe_full_reg_46 : in STD_LOGIC;
    maybe_full_reg_47 : in STD_LOGIC;
    maybe_full_reg_48 : in STD_LOGIC;
    maybe_full_reg_49 : in STD_LOGIC;
    maybe_full_reg_50 : in STD_LOGIC;
    maybe_full_reg_51 : in STD_LOGIC;
    maybe_full_reg_52 : in STD_LOGIC;
    maybe_full_reg_53 : in STD_LOGIC;
    maybe_full_reg_54 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    \ram_id_reg[0]\ : in STD_LOGIC;
    maybe_full_reg_55 : in STD_LOGIC;
    maybe_full_reg_56 : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_axi4_0_rlast : in STD_LOGIC;
    \ram_id_reg[0]_0\ : in STD_LOGIC;
    \ram_id_reg[1]\ : in STD_LOGIC;
    io_axi4_0_awready : in STD_LOGIC;
    queue_arw_deq_io_deq_bits_wen : in STD_LOGIC;
    io_axi4_0_arready : in STD_LOGIC;
    xbar_auto_out_0_d_bits_opcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    muxStateEarly_0 : in STD_LOGIC;
    \ram_source_reg[3]\ : in STD_LOGIC;
    \cam_a_0_bits_source_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_delay_reg[0]\ : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_delay_reg[0]_0\ : in STD_LOGIC;
    \ram_id_reg[3]\ : in STD_LOGIC;
    \ram_id_reg[2]\ : in STD_LOGIC;
    \ram_id_reg[1]_0\ : in STD_LOGIC;
    \ram_id_reg[0]_1\ : in STD_LOGIC;
    io_enq_bits_tl_state_source : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AXI4UserYanker_1 : entity is "FPGA_AXI4UserYanker_1";
end meisha_chiplink_master_0_1_FPGA_AXI4UserYanker_1;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AXI4UserYanker_1 is
  signal QueueCompatibility_10_n_0 : STD_LOGIC;
  signal QueueCompatibility_10_n_10 : STD_LOGIC;
  signal QueueCompatibility_10_n_11 : STD_LOGIC;
  signal QueueCompatibility_10_n_2 : STD_LOGIC;
  signal QueueCompatibility_10_n_3 : STD_LOGIC;
  signal QueueCompatibility_10_n_4 : STD_LOGIC;
  signal QueueCompatibility_10_n_5 : STD_LOGIC;
  signal QueueCompatibility_10_n_6 : STD_LOGIC;
  signal QueueCompatibility_10_n_7 : STD_LOGIC;
  signal QueueCompatibility_10_n_8 : STD_LOGIC;
  signal QueueCompatibility_10_n_9 : STD_LOGIC;
  signal QueueCompatibility_11_n_10 : STD_LOGIC;
  signal QueueCompatibility_11_n_11 : STD_LOGIC;
  signal QueueCompatibility_11_n_12 : STD_LOGIC;
  signal QueueCompatibility_11_n_8 : STD_LOGIC;
  signal QueueCompatibility_11_n_9 : STD_LOGIC;
  signal QueueCompatibility_12_n_0 : STD_LOGIC;
  signal QueueCompatibility_12_n_10 : STD_LOGIC;
  signal QueueCompatibility_12_n_11 : STD_LOGIC;
  signal QueueCompatibility_12_n_2 : STD_LOGIC;
  signal QueueCompatibility_12_n_3 : STD_LOGIC;
  signal QueueCompatibility_12_n_4 : STD_LOGIC;
  signal QueueCompatibility_12_n_5 : STD_LOGIC;
  signal QueueCompatibility_12_n_6 : STD_LOGIC;
  signal QueueCompatibility_12_n_7 : STD_LOGIC;
  signal QueueCompatibility_12_n_8 : STD_LOGIC;
  signal QueueCompatibility_12_n_9 : STD_LOGIC;
  signal QueueCompatibility_13_n_0 : STD_LOGIC;
  signal QueueCompatibility_13_n_10 : STD_LOGIC;
  signal QueueCompatibility_13_n_11 : STD_LOGIC;
  signal QueueCompatibility_13_n_2 : STD_LOGIC;
  signal QueueCompatibility_13_n_3 : STD_LOGIC;
  signal QueueCompatibility_13_n_4 : STD_LOGIC;
  signal QueueCompatibility_13_n_5 : STD_LOGIC;
  signal QueueCompatibility_13_n_6 : STD_LOGIC;
  signal QueueCompatibility_13_n_7 : STD_LOGIC;
  signal QueueCompatibility_13_n_8 : STD_LOGIC;
  signal QueueCompatibility_13_n_9 : STD_LOGIC;
  signal QueueCompatibility_14_n_0 : STD_LOGIC;
  signal QueueCompatibility_14_n_10 : STD_LOGIC;
  signal QueueCompatibility_14_n_11 : STD_LOGIC;
  signal QueueCompatibility_14_n_2 : STD_LOGIC;
  signal QueueCompatibility_14_n_3 : STD_LOGIC;
  signal QueueCompatibility_14_n_4 : STD_LOGIC;
  signal QueueCompatibility_14_n_5 : STD_LOGIC;
  signal QueueCompatibility_14_n_6 : STD_LOGIC;
  signal QueueCompatibility_14_n_7 : STD_LOGIC;
  signal QueueCompatibility_14_n_8 : STD_LOGIC;
  signal QueueCompatibility_14_n_9 : STD_LOGIC;
  signal QueueCompatibility_15_n_10 : STD_LOGIC;
  signal QueueCompatibility_15_n_11 : STD_LOGIC;
  signal QueueCompatibility_15_n_12 : STD_LOGIC;
  signal QueueCompatibility_15_n_3 : STD_LOGIC;
  signal QueueCompatibility_15_n_4 : STD_LOGIC;
  signal QueueCompatibility_15_n_5 : STD_LOGIC;
  signal QueueCompatibility_15_n_6 : STD_LOGIC;
  signal QueueCompatibility_15_n_7 : STD_LOGIC;
  signal QueueCompatibility_15_n_8 : STD_LOGIC;
  signal QueueCompatibility_15_n_9 : STD_LOGIC;
  signal QueueCompatibility_16_io_deq_bits_extra_id : STD_LOGIC;
  signal QueueCompatibility_16_io_deq_bits_tl_state_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal QueueCompatibility_16_io_deq_bits_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal QueueCompatibility_16_n_5 : STD_LOGIC;
  signal QueueCompatibility_17_io_deq_bits_tl_state_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal QueueCompatibility_17_io_deq_bits_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal QueueCompatibility_17_n_4 : STD_LOGIC;
  signal QueueCompatibility_18_io_deq_bits_extra_id : STD_LOGIC;
  signal QueueCompatibility_18_io_deq_bits_tl_state_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal QueueCompatibility_18_io_deq_bits_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal QueueCompatibility_19_n_11 : STD_LOGIC;
  signal QueueCompatibility_19_n_9 : STD_LOGIC;
  signal QueueCompatibility_1_io_deq_bits_tl_state_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal QueueCompatibility_1_io_deq_bits_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal QueueCompatibility_1_n_4 : STD_LOGIC;
  signal QueueCompatibility_20_io_deq_bits_extra_id : STD_LOGIC;
  signal QueueCompatibility_20_io_deq_bits_tl_state_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal QueueCompatibility_20_io_deq_bits_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal QueueCompatibility_20_n_4 : STD_LOGIC;
  signal QueueCompatibility_21_io_deq_bits_tl_state_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal QueueCompatibility_21_io_deq_bits_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^queuecompatibility_21_io_enq_ready\ : STD_LOGIC;
  signal QueueCompatibility_21_n_4 : STD_LOGIC;
  signal QueueCompatibility_22_io_deq_bits_tl_state_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal QueueCompatibility_22_io_deq_bits_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal QueueCompatibility_22_n_3 : STD_LOGIC;
  signal QueueCompatibility_22_n_4 : STD_LOGIC;
  signal QueueCompatibility_23_n_0 : STD_LOGIC;
  signal QueueCompatibility_23_n_10 : STD_LOGIC;
  signal QueueCompatibility_23_n_11 : STD_LOGIC;
  signal QueueCompatibility_23_n_2 : STD_LOGIC;
  signal QueueCompatibility_23_n_3 : STD_LOGIC;
  signal QueueCompatibility_23_n_4 : STD_LOGIC;
  signal QueueCompatibility_23_n_5 : STD_LOGIC;
  signal QueueCompatibility_23_n_6 : STD_LOGIC;
  signal QueueCompatibility_23_n_7 : STD_LOGIC;
  signal QueueCompatibility_23_n_8 : STD_LOGIC;
  signal QueueCompatibility_23_n_9 : STD_LOGIC;
  signal QueueCompatibility_24_n_0 : STD_LOGIC;
  signal QueueCompatibility_24_n_10 : STD_LOGIC;
  signal QueueCompatibility_24_n_11 : STD_LOGIC;
  signal QueueCompatibility_24_n_2 : STD_LOGIC;
  signal QueueCompatibility_24_n_3 : STD_LOGIC;
  signal QueueCompatibility_24_n_4 : STD_LOGIC;
  signal QueueCompatibility_24_n_5 : STD_LOGIC;
  signal QueueCompatibility_24_n_6 : STD_LOGIC;
  signal QueueCompatibility_24_n_7 : STD_LOGIC;
  signal QueueCompatibility_24_n_8 : STD_LOGIC;
  signal QueueCompatibility_24_n_9 : STD_LOGIC;
  signal QueueCompatibility_25_n_0 : STD_LOGIC;
  signal QueueCompatibility_25_n_10 : STD_LOGIC;
  signal QueueCompatibility_25_n_11 : STD_LOGIC;
  signal QueueCompatibility_25_n_2 : STD_LOGIC;
  signal QueueCompatibility_25_n_3 : STD_LOGIC;
  signal QueueCompatibility_25_n_4 : STD_LOGIC;
  signal QueueCompatibility_25_n_5 : STD_LOGIC;
  signal QueueCompatibility_25_n_6 : STD_LOGIC;
  signal QueueCompatibility_25_n_7 : STD_LOGIC;
  signal QueueCompatibility_25_n_8 : STD_LOGIC;
  signal QueueCompatibility_25_n_9 : STD_LOGIC;
  signal QueueCompatibility_26_n_0 : STD_LOGIC;
  signal QueueCompatibility_26_n_10 : STD_LOGIC;
  signal QueueCompatibility_26_n_11 : STD_LOGIC;
  signal QueueCompatibility_26_n_2 : STD_LOGIC;
  signal QueueCompatibility_26_n_3 : STD_LOGIC;
  signal QueueCompatibility_26_n_4 : STD_LOGIC;
  signal QueueCompatibility_26_n_5 : STD_LOGIC;
  signal QueueCompatibility_26_n_6 : STD_LOGIC;
  signal QueueCompatibility_26_n_7 : STD_LOGIC;
  signal QueueCompatibility_26_n_8 : STD_LOGIC;
  signal QueueCompatibility_26_n_9 : STD_LOGIC;
  signal QueueCompatibility_27_n_1 : STD_LOGIC;
  signal QueueCompatibility_27_n_10 : STD_LOGIC;
  signal QueueCompatibility_27_n_11 : STD_LOGIC;
  signal QueueCompatibility_27_n_12 : STD_LOGIC;
  signal QueueCompatibility_27_n_2 : STD_LOGIC;
  signal QueueCompatibility_27_n_3 : STD_LOGIC;
  signal QueueCompatibility_27_n_4 : STD_LOGIC;
  signal QueueCompatibility_27_n_5 : STD_LOGIC;
  signal QueueCompatibility_27_n_6 : STD_LOGIC;
  signal QueueCompatibility_27_n_7 : STD_LOGIC;
  signal QueueCompatibility_27_n_8 : STD_LOGIC;
  signal QueueCompatibility_27_n_9 : STD_LOGIC;
  signal QueueCompatibility_28_n_0 : STD_LOGIC;
  signal QueueCompatibility_28_n_10 : STD_LOGIC;
  signal QueueCompatibility_28_n_11 : STD_LOGIC;
  signal QueueCompatibility_28_n_2 : STD_LOGIC;
  signal QueueCompatibility_28_n_3 : STD_LOGIC;
  signal QueueCompatibility_28_n_4 : STD_LOGIC;
  signal QueueCompatibility_28_n_5 : STD_LOGIC;
  signal QueueCompatibility_28_n_6 : STD_LOGIC;
  signal QueueCompatibility_28_n_7 : STD_LOGIC;
  signal QueueCompatibility_28_n_8 : STD_LOGIC;
  signal QueueCompatibility_28_n_9 : STD_LOGIC;
  signal QueueCompatibility_29_n_0 : STD_LOGIC;
  signal QueueCompatibility_29_n_10 : STD_LOGIC;
  signal QueueCompatibility_29_n_11 : STD_LOGIC;
  signal QueueCompatibility_29_n_2 : STD_LOGIC;
  signal QueueCompatibility_29_n_3 : STD_LOGIC;
  signal QueueCompatibility_29_n_4 : STD_LOGIC;
  signal QueueCompatibility_29_n_5 : STD_LOGIC;
  signal QueueCompatibility_29_n_6 : STD_LOGIC;
  signal QueueCompatibility_29_n_7 : STD_LOGIC;
  signal QueueCompatibility_29_n_8 : STD_LOGIC;
  signal QueueCompatibility_29_n_9 : STD_LOGIC;
  signal QueueCompatibility_2_io_deq_bits_extra_id : STD_LOGIC;
  signal QueueCompatibility_2_io_deq_bits_tl_state_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal QueueCompatibility_2_io_deq_bits_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal QueueCompatibility_30_n_0 : STD_LOGIC;
  signal QueueCompatibility_30_n_10 : STD_LOGIC;
  signal QueueCompatibility_30_n_11 : STD_LOGIC;
  signal QueueCompatibility_30_n_2 : STD_LOGIC;
  signal QueueCompatibility_30_n_3 : STD_LOGIC;
  signal QueueCompatibility_30_n_4 : STD_LOGIC;
  signal QueueCompatibility_30_n_5 : STD_LOGIC;
  signal QueueCompatibility_30_n_6 : STD_LOGIC;
  signal QueueCompatibility_30_n_7 : STD_LOGIC;
  signal QueueCompatibility_30_n_8 : STD_LOGIC;
  signal QueueCompatibility_30_n_9 : STD_LOGIC;
  signal QueueCompatibility_31_n_10 : STD_LOGIC;
  signal QueueCompatibility_31_n_11 : STD_LOGIC;
  signal QueueCompatibility_31_n_12 : STD_LOGIC;
  signal QueueCompatibility_31_n_13 : STD_LOGIC;
  signal QueueCompatibility_31_n_4 : STD_LOGIC;
  signal QueueCompatibility_31_n_5 : STD_LOGIC;
  signal QueueCompatibility_31_n_6 : STD_LOGIC;
  signal QueueCompatibility_31_n_7 : STD_LOGIC;
  signal QueueCompatibility_31_n_8 : STD_LOGIC;
  signal QueueCompatibility_31_n_9 : STD_LOGIC;
  signal QueueCompatibility_3_n_1 : STD_LOGIC;
  signal QueueCompatibility_3_n_11 : STD_LOGIC;
  signal QueueCompatibility_3_n_12 : STD_LOGIC;
  signal QueueCompatibility_3_n_13 : STD_LOGIC;
  signal QueueCompatibility_3_n_14 : STD_LOGIC;
  signal QueueCompatibility_3_n_3 : STD_LOGIC;
  signal QueueCompatibility_3_n_4 : STD_LOGIC;
  signal QueueCompatibility_3_n_5 : STD_LOGIC;
  signal QueueCompatibility_3_n_6 : STD_LOGIC;
  signal QueueCompatibility_3_n_7 : STD_LOGIC;
  signal QueueCompatibility_3_n_8 : STD_LOGIC;
  signal QueueCompatibility_3_n_9 : STD_LOGIC;
  signal QueueCompatibility_4_io_deq_bits_extra_id : STD_LOGIC;
  signal QueueCompatibility_4_io_deq_bits_tl_state_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal QueueCompatibility_4_io_deq_bits_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal QueueCompatibility_5_io_deq_bits_tl_state_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal QueueCompatibility_5_io_deq_bits_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^queuecompatibility_5_io_enq_ready\ : STD_LOGIC;
  signal QueueCompatibility_5_n_4 : STD_LOGIC;
  signal QueueCompatibility_5_n_5 : STD_LOGIC;
  signal QueueCompatibility_6_io_deq_bits_tl_state_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal QueueCompatibility_6_io_deq_bits_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal QueueCompatibility_6_n_3 : STD_LOGIC;
  signal QueueCompatibility_6_n_4 : STD_LOGIC;
  signal QueueCompatibility_7_n_10 : STD_LOGIC;
  signal QueueCompatibility_7_n_11 : STD_LOGIC;
  signal QueueCompatibility_7_n_2 : STD_LOGIC;
  signal QueueCompatibility_7_n_3 : STD_LOGIC;
  signal QueueCompatibility_7_n_4 : STD_LOGIC;
  signal QueueCompatibility_7_n_5 : STD_LOGIC;
  signal QueueCompatibility_7_n_6 : STD_LOGIC;
  signal QueueCompatibility_7_n_7 : STD_LOGIC;
  signal QueueCompatibility_7_n_8 : STD_LOGIC;
  signal QueueCompatibility_7_n_9 : STD_LOGIC;
  signal QueueCompatibility_8_n_0 : STD_LOGIC;
  signal QueueCompatibility_8_n_10 : STD_LOGIC;
  signal QueueCompatibility_8_n_11 : STD_LOGIC;
  signal QueueCompatibility_8_n_2 : STD_LOGIC;
  signal QueueCompatibility_8_n_3 : STD_LOGIC;
  signal QueueCompatibility_8_n_4 : STD_LOGIC;
  signal QueueCompatibility_8_n_5 : STD_LOGIC;
  signal QueueCompatibility_8_n_6 : STD_LOGIC;
  signal QueueCompatibility_8_n_7 : STD_LOGIC;
  signal QueueCompatibility_8_n_8 : STD_LOGIC;
  signal QueueCompatibility_8_n_9 : STD_LOGIC;
  signal QueueCompatibility_9_n_0 : STD_LOGIC;
  signal QueueCompatibility_9_n_10 : STD_LOGIC;
  signal QueueCompatibility_9_n_11 : STD_LOGIC;
  signal QueueCompatibility_9_n_2 : STD_LOGIC;
  signal QueueCompatibility_9_n_3 : STD_LOGIC;
  signal QueueCompatibility_9_n_4 : STD_LOGIC;
  signal QueueCompatibility_9_n_5 : STD_LOGIC;
  signal QueueCompatibility_9_n_6 : STD_LOGIC;
  signal QueueCompatibility_9_n_7 : STD_LOGIC;
  signal QueueCompatibility_9_n_8 : STD_LOGIC;
  signal QueueCompatibility_9_n_9 : STD_LOGIC;
  signal QueueCompatibility_io_deq_bits_extra_id : STD_LOGIC;
  signal QueueCompatibility_io_deq_bits_tl_state_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal QueueCompatibility_io_deq_bits_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal QueueCompatibility_n_4 : STD_LOGIC;
  signal axi4yank_1_auto_in_becho_tl_state_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi4yank_1_auto_in_becho_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal axi4yank_1_auto_in_recho_extra_id : STD_LOGIC;
  signal axi4yank_1_auto_in_recho_tl_state_source : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^enq_ptr_value_reg[0]_0\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[0]_1\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[0]_2\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[4]_10\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[4]_6\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[4]_8\ : STD_LOGIC;
  signal \^enq_ptr_value_reg[4]_9\ : STD_LOGIC;
  signal \^maybe_full\ : STD_LOGIC;
  signal \^maybe_full_reg\ : STD_LOGIC;
  signal \^maybe_full_reg_0\ : STD_LOGIC;
  signal \^maybe_full_reg_10\ : STD_LOGIC;
  signal \^maybe_full_reg_11\ : STD_LOGIC;
  signal \^maybe_full_reg_12\ : STD_LOGIC;
  signal \^maybe_full_reg_14\ : STD_LOGIC;
  signal \^maybe_full_reg_2\ : STD_LOGIC;
  signal \^maybe_full_reg_3\ : STD_LOGIC;
  signal \^maybe_full_reg_5\ : STD_LOGIC;
  signal \^maybe_full_reg_6\ : STD_LOGIC;
  signal \^maybe_full_reg_7\ : STD_LOGIC;
  signal \^maybe_full_reg_8\ : STD_LOGIC;
  signal ram_extra_id : STD_LOGIC;
  signal \^ram_extra_id_reg[0]\ : STD_LOGIC;
  signal \^ram_extra_id_reg[0]_0\ : STD_LOGIC;
  signal \^ram_wen_reg[0]_0\ : STD_LOGIC;
begin
  QueueCompatibility_21_io_enq_ready <= \^queuecompatibility_21_io_enq_ready\;
  QueueCompatibility_5_io_enq_ready <= \^queuecompatibility_5_io_enq_ready\;
  \enq_ptr_value_reg[0]_0\ <= \^enq_ptr_value_reg[0]_0\;
  \enq_ptr_value_reg[0]_1\ <= \^enq_ptr_value_reg[0]_1\;
  \enq_ptr_value_reg[0]_2\ <= \^enq_ptr_value_reg[0]_2\;
  \enq_ptr_value_reg[4]_10\ <= \^enq_ptr_value_reg[4]_10\;
  \enq_ptr_value_reg[4]_6\ <= \^enq_ptr_value_reg[4]_6\;
  \enq_ptr_value_reg[4]_8\ <= \^enq_ptr_value_reg[4]_8\;
  \enq_ptr_value_reg[4]_9\ <= \^enq_ptr_value_reg[4]_9\;
  maybe_full <= \^maybe_full\;
  maybe_full_reg <= \^maybe_full_reg\;
  maybe_full_reg_0 <= \^maybe_full_reg_0\;
  maybe_full_reg_10 <= \^maybe_full_reg_10\;
  maybe_full_reg_11 <= \^maybe_full_reg_11\;
  maybe_full_reg_12 <= \^maybe_full_reg_12\;
  maybe_full_reg_14 <= \^maybe_full_reg_14\;
  maybe_full_reg_2 <= \^maybe_full_reg_2\;
  maybe_full_reg_3 <= \^maybe_full_reg_3\;
  maybe_full_reg_5 <= \^maybe_full_reg_5\;
  maybe_full_reg_6 <= \^maybe_full_reg_6\;
  maybe_full_reg_7 <= \^maybe_full_reg_7\;
  maybe_full_reg_8 <= \^maybe_full_reg_8\;
  \ram_extra_id_reg[0]\ <= \^ram_extra_id_reg[0]\;
  \ram_extra_id_reg[0]_0\ <= \^ram_extra_id_reg[0]_0\;
  \ram_wen_reg[0]_0\ <= \^ram_wen_reg[0]_0\;
QueueCompatibility: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      QueueCompatibility_io_deq_bits_extra_id => QueueCompatibility_io_deq_bits_extra_id,
      QueueCompatibility_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_io_deq_bits_tl_state_size(2 downto 0),
      \b_delay_reg[0]\ => \b_delay_reg[0]_0\,
      clk => clk,
      \deq_ptr_value_reg[0]_0\ => QueueCompatibility_n_4,
      \enq_ptr_value_reg[4]_0\ => \^enq_ptr_value_reg[4]_10\,
      \enq_ptr_value_reg[4]_1\ => \enq_ptr_value_reg[4]_11\,
      \enq_ptr_value_reg[4]_2\ => \enq_ptr_value_reg[4]_12\,
      io_axi4_0_rid(3 downto 0) => io_axi4_0_rid(3 downto 0),
      io_axi4_0_rlast => io_axi4_0_rlast,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      ram_tl_state_source_io_deq_bits_MPORT_data(6 downto 0) => QueueCompatibility_io_deq_bits_tl_state_source(6 downto 0),
      resetn => resetn,
      resetn_0 => resetn_0
    );
QueueCompatibility_1: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_119
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(0) => \enq_ptr_value_reg[4]\(0),
      QueueCompatibility_1_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_1_io_deq_bits_tl_state_size(2 downto 0),
      QueueCompatibility_io_deq_bits_extra_id => QueueCompatibility_io_deq_bits_extra_id,
      \b_delay_reg[0]\ => \b_delay_reg[0]_0\,
      clk => clk,
      count_9_reg => QueueCompatibility_1_n_4,
      \deq_ptr_value_reg[4]_0\ => QueueCompatibility_3_n_3,
      \enq_ptr_value_reg[4]_0\ => \^enq_ptr_value_reg[4]_9\,
      \enq_ptr_value_reg[4]_1\ => \enq_ptr_value_reg[4]_13\,
      \enq_ptr_value_reg[4]_2\ => \enq_ptr_value_reg[4]_14\,
      io_axi4_0_rid(1 downto 0) => io_axi4_0_rid(1 downto 0),
      io_axi4_0_rlast => QueueCompatibility_n_4,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => maybe_full_reg_15,
      ram_tl_state_source_io_deq_bits_MPORT_data(6 downto 0) => QueueCompatibility_1_io_deq_bits_tl_state_source(6 downto 0),
      resetn => resetn,
      resetn_0 => resetn_0
    );
QueueCompatibility_10: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(2) => QueueCompatibility_10_n_2,
      Q(1) => QueueCompatibility_10_n_3,
      Q(0) => QueueCompatibility_10_n_4,
      clk => clk,
      count_9_reg => QueueCompatibility_10_n_0,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => \^maybe_full_reg_0\,
      maybe_full_reg_1(0) => maybe_full_reg_33(0),
      maybe_full_reg_2 => maybe_full_reg_40,
      resetn => resetn_0,
      \saved_source_reg[5]\(6) => QueueCompatibility_10_n_5,
      \saved_source_reg[5]\(5) => QueueCompatibility_10_n_6,
      \saved_source_reg[5]\(4) => QueueCompatibility_10_n_7,
      \saved_source_reg[5]\(3) => QueueCompatibility_10_n_8,
      \saved_source_reg[5]\(2) => QueueCompatibility_10_n_9,
      \saved_source_reg[5]\(1) => QueueCompatibility_10_n_10,
      \saved_source_reg[5]\(0) => QueueCompatibility_10_n_11
    );
QueueCompatibility_11: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_120
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(2) => QueueCompatibility_10_n_2,
      Q(1) => QueueCompatibility_10_n_3,
      Q(0) => QueueCompatibility_10_n_4,
      axi4yank_1_auto_in_becho_tl_state_size(2 downto 0) => axi4yank_1_auto_in_becho_tl_state_size(2 downto 0),
      axi4yank_1_auto_in_becho_tl_state_source(3 downto 1) => axi4yank_1_auto_in_becho_tl_state_source(6 downto 4),
      axi4yank_1_auto_in_becho_tl_state_source(0) => axi4yank_1_auto_in_becho_tl_state_source(0),
      clk => clk,
      count_9_reg => QueueCompatibility_11_n_12,
      io_axi4_0_rid(3 downto 0) => io_axi4_0_rid(3 downto 0),
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => maybe_full_reg_1,
      maybe_full_reg_1(0) => maybe_full_reg_32(0),
      maybe_full_reg_2 => maybe_full_reg_41,
      maybe_full_reg_3 => \^ram_extra_id_reg[0]\,
      maybe_full_reg_4 => \^maybe_full_reg_0\,
      maybe_full_reg_5 => \^maybe_full_reg\,
      \ram_extra_id_reg[0]_0\ => QueueCompatibility_10_n_0,
      \ram_extra_id_reg[0]_1\ => QueueCompatibility_9_n_0,
      \ram_extra_id_reg[0]_2\ => QueueCompatibility_8_n_0,
      \ram_id_reg[0]\ => \ram_id_reg[0]_1\,
      \ram_id_reg[1]\ => \ram_id_reg[1]_0\,
      \ram_tl_state_size_reg[0]_0\ => QueueCompatibility_3_n_6,
      \ram_tl_state_size_reg[0]_1\ => QueueCompatibility_15_n_5,
      \ram_tl_state_size_reg[1]_0\ => QueueCompatibility_3_n_5,
      \ram_tl_state_size_reg[1]_1\ => QueueCompatibility_15_n_4,
      \ram_tl_state_size_reg[2]_0\ => QueueCompatibility_3_n_4,
      \ram_tl_state_size_reg[2]_1\ => QueueCompatibility_15_n_3,
      \ram_tl_state_size_reg[2]_2\(2) => QueueCompatibility_9_n_2,
      \ram_tl_state_size_reg[2]_2\(1) => QueueCompatibility_9_n_3,
      \ram_tl_state_size_reg[2]_2\(0) => QueueCompatibility_9_n_4,
      \ram_tl_state_size_reg[2]_3\(2) => QueueCompatibility_8_n_2,
      \ram_tl_state_size_reg[2]_3\(1) => QueueCompatibility_8_n_3,
      \ram_tl_state_size_reg[2]_3\(0) => QueueCompatibility_8_n_4,
      \ram_tl_state_source_reg[0]_0\ => QueueCompatibility_3_n_14,
      \ram_tl_state_source_reg[0]_1\ => QueueCompatibility_15_n_12,
      \ram_tl_state_source_reg[1]_0\ => QueueCompatibility_15_n_11,
      \ram_tl_state_source_reg[2]_0\ => QueueCompatibility_15_n_10,
      \ram_tl_state_source_reg[3]_0\ => QueueCompatibility_15_n_9,
      \ram_tl_state_source_reg[4]_0\ => QueueCompatibility_3_n_9,
      \ram_tl_state_source_reg[4]_1\ => QueueCompatibility_15_n_8,
      \ram_tl_state_source_reg[5]_0\ => QueueCompatibility_3_n_8,
      \ram_tl_state_source_reg[5]_1\ => QueueCompatibility_15_n_7,
      \ram_tl_state_source_reg[6]_0\ => QueueCompatibility_3_n_7,
      \ram_tl_state_source_reg[6]_1\ => QueueCompatibility_15_n_6,
      \ram_tl_state_source_reg[6]_2\(6) => QueueCompatibility_10_n_5,
      \ram_tl_state_source_reg[6]_2\(5) => QueueCompatibility_10_n_6,
      \ram_tl_state_source_reg[6]_2\(4) => QueueCompatibility_10_n_7,
      \ram_tl_state_source_reg[6]_2\(3) => QueueCompatibility_10_n_8,
      \ram_tl_state_source_reg[6]_2\(2) => QueueCompatibility_10_n_9,
      \ram_tl_state_source_reg[6]_2\(1) => QueueCompatibility_10_n_10,
      \ram_tl_state_source_reg[6]_2\(0) => QueueCompatibility_10_n_11,
      \ram_tl_state_source_reg[6]_3\(6) => QueueCompatibility_9_n_5,
      \ram_tl_state_source_reg[6]_3\(5) => QueueCompatibility_9_n_6,
      \ram_tl_state_source_reg[6]_3\(4) => QueueCompatibility_9_n_7,
      \ram_tl_state_source_reg[6]_3\(3) => QueueCompatibility_9_n_8,
      \ram_tl_state_source_reg[6]_3\(2) => QueueCompatibility_9_n_9,
      \ram_tl_state_source_reg[6]_3\(1) => QueueCompatibility_9_n_10,
      \ram_tl_state_source_reg[6]_3\(0) => QueueCompatibility_9_n_11,
      \ram_tl_state_source_reg[6]_4\(6) => QueueCompatibility_8_n_5,
      \ram_tl_state_source_reg[6]_4\(5) => QueueCompatibility_8_n_6,
      \ram_tl_state_source_reg[6]_4\(4) => QueueCompatibility_8_n_7,
      \ram_tl_state_source_reg[6]_4\(3) => QueueCompatibility_8_n_8,
      \ram_tl_state_source_reg[6]_4\(2) => QueueCompatibility_8_n_9,
      \ram_tl_state_source_reg[6]_4\(1) => QueueCompatibility_8_n_10,
      \ram_tl_state_source_reg[6]_4\(0) => QueueCompatibility_8_n_11,
      \ram_wen_reg[0]\ => QueueCompatibility_11_n_8,
      resetn => resetn_0,
      \saved_source_reg[0]\ => QueueCompatibility_11_n_11,
      \saved_source_reg[1]\ => QueueCompatibility_11_n_10,
      \saved_source_reg[2]\ => QueueCompatibility_11_n_9,
      xbar_auto_out_0_d_bits_opcode(0) => xbar_auto_out_0_d_bits_opcode(0),
      xbar_auto_out_0_d_bits_size(2 downto 0) => xbar_auto_out_0_d_bits_size(2 downto 0),
      xbar_auto_out_0_d_bits_source(3 downto 0) => xbar_auto_out_0_d_bits_source(3 downto 0)
    );
QueueCompatibility_12: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_121
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(2) => QueueCompatibility_12_n_2,
      Q(1) => QueueCompatibility_12_n_3,
      Q(0) => QueueCompatibility_12_n_4,
      clk => clk,
      count_9_reg => QueueCompatibility_12_n_0,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0(0) => maybe_full_reg_31(0),
      maybe_full_reg_1 => maybe_full_reg_42,
      \ram_extra_id_reg[0]_0\ => \^ram_extra_id_reg[0]_0\,
      resetn => resetn_0,
      \saved_source_reg[5]\(6) => QueueCompatibility_12_n_5,
      \saved_source_reg[5]\(5) => QueueCompatibility_12_n_6,
      \saved_source_reg[5]\(4) => QueueCompatibility_12_n_7,
      \saved_source_reg[5]\(3) => QueueCompatibility_12_n_8,
      \saved_source_reg[5]\(2) => QueueCompatibility_12_n_9,
      \saved_source_reg[5]\(1) => QueueCompatibility_12_n_10,
      \saved_source_reg[5]\(0) => QueueCompatibility_12_n_11
    );
QueueCompatibility_13: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_122
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(2) => QueueCompatibility_13_n_2,
      Q(1) => QueueCompatibility_13_n_3,
      Q(0) => QueueCompatibility_13_n_4,
      clk => clk,
      count_9_reg => QueueCompatibility_13_n_0,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => \^maybe_full_reg_2\,
      maybe_full_reg_1(0) => maybe_full_reg_30(0),
      maybe_full_reg_2 => maybe_full_reg_43,
      resetn => resetn_0,
      \saved_source_reg[5]\(6) => QueueCompatibility_13_n_5,
      \saved_source_reg[5]\(5) => QueueCompatibility_13_n_6,
      \saved_source_reg[5]\(4) => QueueCompatibility_13_n_7,
      \saved_source_reg[5]\(3) => QueueCompatibility_13_n_8,
      \saved_source_reg[5]\(2) => QueueCompatibility_13_n_9,
      \saved_source_reg[5]\(1) => QueueCompatibility_13_n_10,
      \saved_source_reg[5]\(0) => QueueCompatibility_13_n_11
    );
QueueCompatibility_14: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_123
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(2) => QueueCompatibility_14_n_2,
      Q(1) => QueueCompatibility_14_n_3,
      Q(0) => QueueCompatibility_14_n_4,
      clk => clk,
      count_9_reg => QueueCompatibility_14_n_0,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => \^maybe_full_reg_3\,
      maybe_full_reg_1(0) => maybe_full_reg_29(0),
      maybe_full_reg_2 => maybe_full_reg_44,
      resetn => resetn_0,
      \saved_source_reg[5]\(6) => QueueCompatibility_14_n_5,
      \saved_source_reg[5]\(5) => QueueCompatibility_14_n_6,
      \saved_source_reg[5]\(4) => QueueCompatibility_14_n_7,
      \saved_source_reg[5]\(3) => QueueCompatibility_14_n_8,
      \saved_source_reg[5]\(2) => QueueCompatibility_14_n_9,
      \saved_source_reg[5]\(1) => QueueCompatibility_14_n_10,
      \saved_source_reg[5]\(0) => QueueCompatibility_14_n_11
    );
QueueCompatibility_15: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_124
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(2) => QueueCompatibility_14_n_2,
      Q(1) => QueueCompatibility_14_n_3,
      Q(0) => QueueCompatibility_14_n_4,
      axi4yank_1_auto_in_recho_extra_id => axi4yank_1_auto_in_recho_extra_id,
      clk => clk,
      \deq_ptr_value_reg[4]\ => QueueCompatibility_5_n_5,
      \deq_ptr_value_reg[4]_0\ => QueueCompatibility_1_n_4,
      io_axi4_0_rid(3 downto 0) => io_axi4_0_rid(3 downto 0),
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => maybe_full_reg_4,
      maybe_full_reg_1(0) => maybe_full_reg_28(0),
      maybe_full_reg_2 => maybe_full_reg_45,
      maybe_full_reg_3 => QueueCompatibility_11_n_8,
      maybe_full_reg_4 => QueueCompatibility_6_n_3,
      maybe_full_reg_5 => QueueCompatibility_3_n_1,
      maybe_full_reg_6 => \^ram_extra_id_reg[0]_0\,
      maybe_full_reg_7 => \^maybe_full_reg_3\,
      maybe_full_reg_8 => \^maybe_full_reg_2\,
      \ram_extra_id_reg[0]_0\ => QueueCompatibility_11_n_12,
      \ram_extra_id_reg[0]_1\ => QueueCompatibility_14_n_0,
      \ram_extra_id_reg[0]_2\ => QueueCompatibility_13_n_0,
      \ram_extra_id_reg[0]_3\ => QueueCompatibility_12_n_0,
      \ram_id_reg[0]\ => \ram_id_reg[0]_1\,
      \ram_id_reg[1]\ => \ram_id_reg[1]_0\,
      \ram_id_reg[2]\ => \ram_id_reg[2]\,
      \ram_id_reg[3]\ => \ram_id_reg[3]\,
      \ram_tl_state_size_reg[2]_0\(2) => QueueCompatibility_13_n_2,
      \ram_tl_state_size_reg[2]_0\(1) => QueueCompatibility_13_n_3,
      \ram_tl_state_size_reg[2]_0\(0) => QueueCompatibility_13_n_4,
      \ram_tl_state_size_reg[2]_1\(2) => QueueCompatibility_12_n_2,
      \ram_tl_state_size_reg[2]_1\(1) => QueueCompatibility_12_n_3,
      \ram_tl_state_size_reg[2]_1\(0) => QueueCompatibility_12_n_4,
      \ram_tl_state_source_reg[6]_0\(6) => QueueCompatibility_14_n_5,
      \ram_tl_state_source_reg[6]_0\(5) => QueueCompatibility_14_n_6,
      \ram_tl_state_source_reg[6]_0\(4) => QueueCompatibility_14_n_7,
      \ram_tl_state_source_reg[6]_0\(3) => QueueCompatibility_14_n_8,
      \ram_tl_state_source_reg[6]_0\(2) => QueueCompatibility_14_n_9,
      \ram_tl_state_source_reg[6]_0\(1) => QueueCompatibility_14_n_10,
      \ram_tl_state_source_reg[6]_0\(0) => QueueCompatibility_14_n_11,
      \ram_tl_state_source_reg[6]_1\(6) => QueueCompatibility_13_n_5,
      \ram_tl_state_source_reg[6]_1\(5) => QueueCompatibility_13_n_6,
      \ram_tl_state_source_reg[6]_1\(4) => QueueCompatibility_13_n_7,
      \ram_tl_state_source_reg[6]_1\(3) => QueueCompatibility_13_n_8,
      \ram_tl_state_source_reg[6]_1\(2) => QueueCompatibility_13_n_9,
      \ram_tl_state_source_reg[6]_1\(1) => QueueCompatibility_13_n_10,
      \ram_tl_state_source_reg[6]_1\(0) => QueueCompatibility_13_n_11,
      \ram_tl_state_source_reg[6]_2\(6) => QueueCompatibility_12_n_5,
      \ram_tl_state_source_reg[6]_2\(5) => QueueCompatibility_12_n_6,
      \ram_tl_state_source_reg[6]_2\(4) => QueueCompatibility_12_n_7,
      \ram_tl_state_source_reg[6]_2\(3) => QueueCompatibility_12_n_8,
      \ram_tl_state_source_reg[6]_2\(2) => QueueCompatibility_12_n_9,
      \ram_tl_state_source_reg[6]_2\(1) => QueueCompatibility_12_n_10,
      \ram_tl_state_source_reg[6]_2\(0) => QueueCompatibility_12_n_11,
      \ram_wen_reg[0]\ => \^ram_wen_reg[0]_0\,
      resetn => resetn_0,
      \saved_opcode_reg[1]\ => QueueCompatibility_15_n_12,
      \saved_size_reg[0]\ => QueueCompatibility_15_n_5,
      \saved_size_reg[1]\ => QueueCompatibility_15_n_4,
      \saved_size_reg[2]\ => QueueCompatibility_15_n_3,
      \saved_source_reg[0]\ => QueueCompatibility_15_n_11,
      \saved_source_reg[1]\ => QueueCompatibility_15_n_10,
      \saved_source_reg[2]\ => QueueCompatibility_15_n_9,
      \saved_source_reg[3]\ => QueueCompatibility_15_n_8,
      \saved_source_reg[4]\ => QueueCompatibility_15_n_7,
      \saved_source_reg[5]\ => QueueCompatibility_15_n_6
    );
QueueCompatibility_16: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_125
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(0) => \enq_ptr_value_reg[4]_2\(0),
      QueueCompatibility_16_io_deq_bits_extra_id => QueueCompatibility_16_io_deq_bits_extra_id,
      QueueCompatibility_16_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_16_io_deq_bits_tl_state_size(2 downto 0),
      \b_delay_reg[0]\ => \b_delay_reg[0]\,
      clk => clk,
      \deq_ptr_value_reg[0]_0\ => QueueCompatibility_16_n_5,
      do_enq_0 => do_enq_0,
      \enq_ptr_value_reg[0]_0\ => \^enq_ptr_value_reg[0]_2\,
      \enq_ptr_value_reg[4]_0\ => \enq_ptr_value_reg[4]_19\,
      \enq_ptr_value_reg[4]_1\ => \enq_ptr_value_reg[4]_20\,
      io_axi4_0_bid(3 downto 0) => io_axi4_0_bid(3 downto 0),
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      ram_tl_state_source_io_deq_bits_MPORT_data(6 downto 0) => QueueCompatibility_16_io_deq_bits_tl_state_source(6 downto 0),
      resetn => resetn,
      resetn_0 => resetn_0
    );
QueueCompatibility_17: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_126
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(0) => \enq_ptr_value_reg[4]_3\(0),
      QueueCompatibility_16_io_deq_bits_extra_id => QueueCompatibility_16_io_deq_bits_extra_id,
      QueueCompatibility_17_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_17_io_deq_bits_tl_state_size(2 downto 0),
      \b_delay_reg[0]\ => \b_delay_reg[0]\,
      clk => clk,
      count_9_reg => QueueCompatibility_17_n_4,
      \deq_ptr_value_reg[4]_0\ => QueueCompatibility_19_n_11,
      do_enq_1 => do_enq_1,
      \enq_ptr_value_reg[0]_0\ => \^enq_ptr_value_reg[0]_1\,
      \enq_ptr_value_reg[4]_0\ => \enq_ptr_value_reg[4]_21\,
      \enq_ptr_value_reg[4]_1\ => \enq_ptr_value_reg[4]_22\,
      io_axi4_0_bid(1 downto 0) => io_axi4_0_bid(1 downto 0),
      \io_axi4_0_bid[2]\ => QueueCompatibility_16_n_5,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      ram_tl_state_source_io_deq_bits_MPORT_data(6 downto 0) => QueueCompatibility_17_io_deq_bits_tl_state_source(6 downto 0),
      resetn => resetn,
      resetn_0 => resetn_0
    );
QueueCompatibility_18: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_127
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(0) => \enq_ptr_value_reg[4]_4\(0),
      QueueCompatibility_18_io_deq_bits_extra_id => QueueCompatibility_18_io_deq_bits_extra_id,
      QueueCompatibility_18_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_18_io_deq_bits_tl_state_size(2 downto 0),
      \b_delay_reg[0]\ => \b_delay_reg[0]\,
      clk => clk,
      do_enq_2 => do_enq_2,
      \enq_ptr_value_reg[0]_0\ => \^enq_ptr_value_reg[0]_0\,
      \enq_ptr_value_reg[4]_0\ => \enq_ptr_value_reg[4]_23\,
      \enq_ptr_value_reg[4]_1\ => \enq_ptr_value_reg[4]_24\,
      io_axi4_0_bid(1 downto 0) => io_axi4_0_bid(1 downto 0),
      \io_axi4_0_bid[2]\ => QueueCompatibility_16_n_5,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      ram_tl_state_source_io_deq_bits_MPORT_data(6 downto 0) => QueueCompatibility_18_io_deq_bits_tl_state_source(6 downto 0),
      resetn => resetn,
      resetn_0 => resetn_0
    );
QueueCompatibility_19: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_128
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(0) => \enq_ptr_value_reg[4]_5\(0),
      QueueCompatibility_16_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_16_io_deq_bits_tl_state_size(2 downto 0),
      QueueCompatibility_17_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_17_io_deq_bits_tl_state_size(2 downto 0),
      QueueCompatibility_18_io_deq_bits_extra_id => QueueCompatibility_18_io_deq_bits_extra_id,
      QueueCompatibility_18_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_18_io_deq_bits_tl_state_size(2 downto 0),
      axi4yank_1_auto_in_becho_tl_state_size(2 downto 0) => axi4yank_1_auto_in_becho_tl_state_size(2 downto 0),
      axi4yank_1_auto_in_recho_tl_state_source(0) => axi4yank_1_auto_in_recho_tl_state_source(3),
      \b_delay_reg[0]\ => \b_delay_reg[0]\,
      \cam_a_0_bits_source_reg[3]\(0) => \cam_a_0_bits_source_reg[3]\(0),
      \cam_d_0_data_reg[63]\ => \cam_d_0_data_reg[63]\,
      clk => clk,
      count_9_reg => QueueCompatibility_19_n_11,
      \deq_ptr_value_reg[4]_0\(6 downto 0) => QueueCompatibility_17_io_deq_bits_tl_state_source(6 downto 0),
      \deq_ptr_value_reg[4]_1\(6 downto 0) => QueueCompatibility_16_io_deq_bits_tl_state_source(6 downto 0),
      do_enq_3 => do_enq_3,
      \enq_ptr_value_reg[0]_0\ => \enq_ptr_value_reg[0]\,
      \enq_ptr_value_reg[4]_0\ => \enq_ptr_value_reg[4]_25\,
      \enq_ptr_value_reg[4]_1\ => \enq_ptr_value_reg[4]_26\,
      io_axi4_0_bid(3 downto 0) => io_axi4_0_bid(3 downto 0),
      \io_axi4_0_bid_2__s_port_\ => QueueCompatibility_16_n_5,
      io_axi4_0_rid(0) => io_axi4_0_rid(3),
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => \^enq_ptr_value_reg[0]_0\,
      maybe_full_reg_1 => \^enq_ptr_value_reg[0]_1\,
      maybe_full_reg_2 => \^enq_ptr_value_reg[0]_2\,
      muxStateEarly_0 => muxStateEarly_0,
      \ram_id_reg[0]\ => \ram_id_reg[0]_1\,
      \ram_id_reg[1]\ => \ram_id_reg[1]_0\,
      \ram_source_reg[3]\ => \ram_source_reg[3]\,
      \ram_tl_state_size_reg[0]\ => QueueCompatibility_27_n_4,
      \ram_tl_state_size_reg[0]_0\ => QueueCompatibility_23_n_4,
      \ram_tl_state_size_reg[1]\ => QueueCompatibility_27_n_3,
      \ram_tl_state_size_reg[1]_0\ => QueueCompatibility_23_n_3,
      \ram_tl_state_size_reg[2]\ => QueueCompatibility_27_n_2,
      \ram_tl_state_size_reg[2]_0\ => QueueCompatibility_23_n_2,
      ram_tl_state_source_io_deq_bits_MPORT_data(6 downto 0) => QueueCompatibility_18_io_deq_bits_tl_state_source(6 downto 0),
      \ram_tl_state_source_reg[0]\ => QueueCompatibility_27_n_11,
      \ram_tl_state_source_reg[0]_0\ => QueueCompatibility_23_n_11,
      \ram_tl_state_source_reg[1]\ => QueueCompatibility_3_n_13,
      \ram_tl_state_source_reg[1]_0\ => QueueCompatibility_11_n_11,
      \ram_tl_state_source_reg[1]_1\ => QueueCompatibility_27_n_10,
      \ram_tl_state_source_reg[1]_2\ => QueueCompatibility_23_n_10,
      \ram_tl_state_source_reg[2]\ => QueueCompatibility_3_n_12,
      \ram_tl_state_source_reg[2]_0\ => QueueCompatibility_11_n_10,
      \ram_tl_state_source_reg[2]_1\ => QueueCompatibility_27_n_9,
      \ram_tl_state_source_reg[2]_2\ => QueueCompatibility_23_n_9,
      \ram_tl_state_source_reg[3]\ => QueueCompatibility_3_n_11,
      \ram_tl_state_source_reg[3]_0\ => QueueCompatibility_11_n_9,
      \ram_tl_state_source_reg[3]_1\ => QueueCompatibility_27_n_8,
      \ram_tl_state_source_reg[3]_2\ => QueueCompatibility_23_n_8,
      \ram_tl_state_source_reg[4]\ => QueueCompatibility_27_n_7,
      \ram_tl_state_source_reg[4]_0\ => QueueCompatibility_23_n_7,
      \ram_tl_state_source_reg[5]\ => QueueCompatibility_27_n_6,
      \ram_tl_state_source_reg[5]_0\ => QueueCompatibility_23_n_6,
      \ram_tl_state_source_reg[6]\ => QueueCompatibility_27_n_5,
      \ram_tl_state_source_reg[6]_0\ => QueueCompatibility_23_n_5,
      \ram_wen_reg[0]\ => QueueCompatibility_19_n_9,
      resetn => resetn,
      resetn_0 => resetn_0,
      \saved_source_reg[0]\ => \saved_source_reg[0]\,
      \saved_source_reg[1]\ => \saved_source_reg[1]\,
      \saved_source_reg[2]\ => \saved_source_reg[2]\,
      \saved_source_reg[5]\(3 downto 1) => axi4yank_1_auto_in_becho_tl_state_source(6 downto 4),
      \saved_source_reg[5]\(0) => axi4yank_1_auto_in_becho_tl_state_source(0),
      xbar_auto_out_0_d_bits_opcode(0) => xbar_auto_out_0_d_bits_opcode(0)
    );
QueueCompatibility_2: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_129
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(0) => \enq_ptr_value_reg[4]_0\(0),
      QueueCompatibility_2_io_deq_bits_extra_id => QueueCompatibility_2_io_deq_bits_extra_id,
      QueueCompatibility_2_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_2_io_deq_bits_tl_state_size(2 downto 0),
      \b_delay_reg[0]\ => \b_delay_reg[0]_0\,
      clk => clk,
      \enq_ptr_value_reg[4]_0\ => \^enq_ptr_value_reg[4]_8\,
      \enq_ptr_value_reg[4]_1\ => \enq_ptr_value_reg[4]_15\,
      \enq_ptr_value_reg[4]_2\ => \enq_ptr_value_reg[4]_16\,
      io_axi4_0_rid(1 downto 0) => io_axi4_0_rid(1 downto 0),
      io_axi4_0_rlast => QueueCompatibility_n_4,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0(0) => maybe_full_reg_16(0),
      ram_tl_state_source_io_deq_bits_MPORT_data(6 downto 0) => QueueCompatibility_2_io_deq_bits_tl_state_source(6 downto 0),
      resetn => resetn,
      resetn_0 => resetn_0
    );
QueueCompatibility_20: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_130
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      QueueCompatibility_20_io_deq_bits_extra_id => QueueCompatibility_20_io_deq_bits_extra_id,
      QueueCompatibility_20_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_20_io_deq_bits_tl_state_size(2 downto 0),
      \b_delay_reg[0]\ => \b_delay_reg[0]\,
      clk => clk,
      \deq_ptr_value_reg[0]_0\ => QueueCompatibility_20_n_4,
      do_enq => do_enq,
      \enq_ptr_value_reg[4]_0\ => \^enq_ptr_value_reg[4]_6\,
      io_axi4_0_bid(3 downto 0) => io_axi4_0_bid(3 downto 0),
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => maybe_full_reg_56,
      \ram_id_reg[0]\ => \ram_id_reg[0]_0\,
      ram_tl_state_source_io_deq_bits_MPORT_data(6 downto 0) => QueueCompatibility_20_io_deq_bits_tl_state_source(6 downto 0),
      resetn => resetn,
      resetn_0 => resetn_0
    );
QueueCompatibility_21: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_131
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      QueueCompatibility_20_io_deq_bits_extra_id => QueueCompatibility_20_io_deq_bits_extra_id,
      QueueCompatibility_21_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_21_io_deq_bits_tl_state_size(2 downto 0),
      \b_delay_reg[0]\ => \b_delay_reg[0]\,
      clk => clk,
      count_9_reg => QueueCompatibility_21_n_4,
      \deq_ptr_value_reg[4]_0\ => \deq_ptr_value_reg[4]_0\,
      \enq_ptr_value_reg[4]_0\ => \^queuecompatibility_21_io_enq_ready\,
      io_axi4_0_bid(1 downto 0) => io_axi4_0_bid(1 downto 0),
      \io_axi4_0_bid[2]\ => QueueCompatibility_20_n_4,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => maybe_full_reg_56,
      \ram_extra_id_reg[0]\ => QueueCompatibility_22_n_4,
      \ram_id_reg[1]\ => \ram_id_reg[1]\,
      ram_tl_state_source_io_deq_bits_MPORT_data(6 downto 0) => QueueCompatibility_21_io_deq_bits_tl_state_source(6 downto 0),
      resetn => resetn,
      resetn_0 => resetn_0
    );
QueueCompatibility_22: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_132
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      QueueCompatibility_21_io_enq_ready => \^queuecompatibility_21_io_enq_ready\,
      QueueCompatibility_22_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_22_io_deq_bits_tl_state_size(2 downto 0),
      \b_delay_reg[0]\ => \b_delay_reg[0]\,
      clk => clk,
      count_9_reg => QueueCompatibility_22_n_4,
      io_axi4_0_bid(1 downto 0) => io_axi4_0_bid(1 downto 0),
      \io_axi4_0_bid[2]\ => QueueCompatibility_20_n_4,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => maybe_full_reg_56,
      maybe_full_reg_1 => \^maybe_full_reg_5\,
      maybe_full_reg_2 => \^enq_ptr_value_reg[4]_6\,
      \ram_extra_id_reg[0]\ => QueueCompatibility_23_n_0,
      \ram_id_reg[0]\ => \ram_id_reg[0]\,
      \ram_id_reg[0]_0\ => \ram_id_reg[0]_1\,
      \ram_id_reg[1]\ => \ram_id_reg[1]_0\,
      ram_tl_state_source_io_deq_bits_MPORT_data(6 downto 0) => QueueCompatibility_22_io_deq_bits_tl_state_source(6 downto 0),
      \ram_wen_reg[0]\ => QueueCompatibility_22_n_3,
      resetn => resetn,
      resetn_0 => resetn_0
    );
QueueCompatibility_23: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_133
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      QueueCompatibility_20_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_20_io_deq_bits_tl_state_size(2 downto 0),
      QueueCompatibility_21_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_21_io_deq_bits_tl_state_size(2 downto 0),
      QueueCompatibility_22_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_22_io_deq_bits_tl_state_size(2 downto 0),
      clk => clk,
      count_9_reg => QueueCompatibility_23_n_0,
      \deq_ptr_value_reg[4]\(6 downto 0) => QueueCompatibility_21_io_deq_bits_tl_state_source(6 downto 0),
      \deq_ptr_value_reg[4]_0\(6 downto 0) => QueueCompatibility_20_io_deq_bits_tl_state_source(6 downto 0),
      io_axi4_0_bid(1 downto 0) => io_axi4_0_bid(1 downto 0),
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => \^maybe_full_reg_5\,
      maybe_full_reg_1(0) => maybe_full_reg_27(0),
      maybe_full_reg_2 => maybe_full_reg_46,
      ram_tl_state_source_io_deq_bits_MPORT_data(6 downto 0) => QueueCompatibility_22_io_deq_bits_tl_state_source(6 downto 0),
      resetn => resetn_0,
      \saved_opcode_reg[1]\ => QueueCompatibility_23_n_11,
      \saved_size_reg[0]\ => QueueCompatibility_23_n_4,
      \saved_size_reg[1]\ => QueueCompatibility_23_n_3,
      \saved_size_reg[2]\ => QueueCompatibility_23_n_2,
      \saved_source_reg[0]\ => QueueCompatibility_23_n_10,
      \saved_source_reg[1]\ => QueueCompatibility_23_n_9,
      \saved_source_reg[2]\ => QueueCompatibility_23_n_8,
      \saved_source_reg[3]\ => QueueCompatibility_23_n_7,
      \saved_source_reg[4]\ => QueueCompatibility_23_n_6,
      \saved_source_reg[5]\ => QueueCompatibility_23_n_5
    );
QueueCompatibility_24: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_134
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(2) => QueueCompatibility_24_n_2,
      Q(1) => QueueCompatibility_24_n_3,
      Q(0) => QueueCompatibility_24_n_4,
      clk => clk,
      count_9_reg => QueueCompatibility_24_n_0,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => \^maybe_full_reg_6\,
      maybe_full_reg_1(0) => maybe_full_reg_26(0),
      maybe_full_reg_2 => maybe_full_reg_47,
      resetn => resetn_0,
      \saved_source_reg[5]\(6) => QueueCompatibility_24_n_5,
      \saved_source_reg[5]\(5) => QueueCompatibility_24_n_6,
      \saved_source_reg[5]\(4) => QueueCompatibility_24_n_7,
      \saved_source_reg[5]\(3) => QueueCompatibility_24_n_8,
      \saved_source_reg[5]\(2) => QueueCompatibility_24_n_9,
      \saved_source_reg[5]\(1) => QueueCompatibility_24_n_10,
      \saved_source_reg[5]\(0) => QueueCompatibility_24_n_11
    );
QueueCompatibility_25: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_135
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(2) => QueueCompatibility_25_n_2,
      Q(1) => QueueCompatibility_25_n_3,
      Q(0) => QueueCompatibility_25_n_4,
      clk => clk,
      count_9_reg => QueueCompatibility_25_n_0,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => \^maybe_full_reg_7\,
      maybe_full_reg_1(0) => maybe_full_reg_25(0),
      maybe_full_reg_2 => maybe_full_reg_48,
      resetn => resetn_0,
      \saved_source_reg[5]\(6) => QueueCompatibility_25_n_5,
      \saved_source_reg[5]\(5) => QueueCompatibility_25_n_6,
      \saved_source_reg[5]\(4) => QueueCompatibility_25_n_7,
      \saved_source_reg[5]\(3) => QueueCompatibility_25_n_8,
      \saved_source_reg[5]\(2) => QueueCompatibility_25_n_9,
      \saved_source_reg[5]\(1) => QueueCompatibility_25_n_10,
      \saved_source_reg[5]\(0) => QueueCompatibility_25_n_11
    );
QueueCompatibility_26: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_136
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(2) => QueueCompatibility_26_n_2,
      Q(1) => QueueCompatibility_26_n_3,
      Q(0) => QueueCompatibility_26_n_4,
      clk => clk,
      count_9_reg => QueueCompatibility_26_n_0,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => \^maybe_full_reg_8\,
      maybe_full_reg_1(0) => maybe_full_reg_24(0),
      maybe_full_reg_2 => maybe_full_reg_49,
      resetn => resetn_0,
      \saved_source_reg[5]\(6) => QueueCompatibility_26_n_5,
      \saved_source_reg[5]\(5) => QueueCompatibility_26_n_6,
      \saved_source_reg[5]\(4) => QueueCompatibility_26_n_7,
      \saved_source_reg[5]\(3) => QueueCompatibility_26_n_8,
      \saved_source_reg[5]\(2) => QueueCompatibility_26_n_9,
      \saved_source_reg[5]\(1) => QueueCompatibility_26_n_10,
      \saved_source_reg[5]\(0) => QueueCompatibility_26_n_11
    );
QueueCompatibility_27: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_137
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(2) => QueueCompatibility_26_n_2,
      Q(1) => QueueCompatibility_26_n_3,
      Q(0) => QueueCompatibility_26_n_4,
      clk => clk,
      count_9_reg => QueueCompatibility_27_n_12,
      io_axi4_0_bid(2 downto 0) => io_axi4_0_bid(2 downto 0),
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => maybe_full_reg_9,
      maybe_full_reg_1(0) => maybe_full_reg_23(0),
      maybe_full_reg_2 => maybe_full_reg_50,
      maybe_full_reg_3 => \^maybe_full_reg_6\,
      maybe_full_reg_4 => \^maybe_full_reg_8\,
      maybe_full_reg_5 => \^maybe_full_reg_7\,
      \ram_extra_id_reg[0]_0\ => QueueCompatibility_26_n_0,
      \ram_extra_id_reg[0]_1\ => QueueCompatibility_25_n_0,
      \ram_extra_id_reg[0]_2\ => QueueCompatibility_24_n_0,
      \ram_id_reg[0]\ => \ram_id_reg[0]_1\,
      \ram_id_reg[1]\ => \ram_id_reg[1]_0\,
      \ram_tl_state_size_reg[0]_0\ => QueueCompatibility_31_n_6,
      \ram_tl_state_size_reg[1]_0\ => QueueCompatibility_31_n_5,
      \ram_tl_state_size_reg[2]_0\ => QueueCompatibility_31_n_4,
      \ram_tl_state_size_reg[2]_1\(2) => QueueCompatibility_25_n_2,
      \ram_tl_state_size_reg[2]_1\(1) => QueueCompatibility_25_n_3,
      \ram_tl_state_size_reg[2]_1\(0) => QueueCompatibility_25_n_4,
      \ram_tl_state_size_reg[2]_2\(2) => QueueCompatibility_24_n_2,
      \ram_tl_state_size_reg[2]_2\(1) => QueueCompatibility_24_n_3,
      \ram_tl_state_size_reg[2]_2\(0) => QueueCompatibility_24_n_4,
      \ram_tl_state_source_reg[0]_0\ => QueueCompatibility_31_n_13,
      \ram_tl_state_source_reg[1]_0\ => QueueCompatibility_31_n_12,
      \ram_tl_state_source_reg[2]_0\ => QueueCompatibility_31_n_11,
      \ram_tl_state_source_reg[3]_0\ => QueueCompatibility_31_n_10,
      \ram_tl_state_source_reg[4]_0\ => QueueCompatibility_31_n_9,
      \ram_tl_state_source_reg[5]_0\ => QueueCompatibility_31_n_8,
      \ram_tl_state_source_reg[6]_0\ => QueueCompatibility_31_n_7,
      \ram_tl_state_source_reg[6]_1\(6) => QueueCompatibility_26_n_5,
      \ram_tl_state_source_reg[6]_1\(5) => QueueCompatibility_26_n_6,
      \ram_tl_state_source_reg[6]_1\(4) => QueueCompatibility_26_n_7,
      \ram_tl_state_source_reg[6]_1\(3) => QueueCompatibility_26_n_8,
      \ram_tl_state_source_reg[6]_1\(2) => QueueCompatibility_26_n_9,
      \ram_tl_state_source_reg[6]_1\(1) => QueueCompatibility_26_n_10,
      \ram_tl_state_source_reg[6]_1\(0) => QueueCompatibility_26_n_11,
      \ram_tl_state_source_reg[6]_2\(6) => QueueCompatibility_25_n_5,
      \ram_tl_state_source_reg[6]_2\(5) => QueueCompatibility_25_n_6,
      \ram_tl_state_source_reg[6]_2\(4) => QueueCompatibility_25_n_7,
      \ram_tl_state_source_reg[6]_2\(3) => QueueCompatibility_25_n_8,
      \ram_tl_state_source_reg[6]_2\(2) => QueueCompatibility_25_n_9,
      \ram_tl_state_source_reg[6]_2\(1) => QueueCompatibility_25_n_10,
      \ram_tl_state_source_reg[6]_2\(0) => QueueCompatibility_25_n_11,
      \ram_tl_state_source_reg[6]_3\(6) => QueueCompatibility_24_n_5,
      \ram_tl_state_source_reg[6]_3\(5) => QueueCompatibility_24_n_6,
      \ram_tl_state_source_reg[6]_3\(4) => QueueCompatibility_24_n_7,
      \ram_tl_state_source_reg[6]_3\(3) => QueueCompatibility_24_n_8,
      \ram_tl_state_source_reg[6]_3\(2) => QueueCompatibility_24_n_9,
      \ram_tl_state_source_reg[6]_3\(1) => QueueCompatibility_24_n_10,
      \ram_tl_state_source_reg[6]_3\(0) => QueueCompatibility_24_n_11,
      \ram_wen_reg[0]\ => QueueCompatibility_27_n_1,
      resetn => resetn_0,
      \saved_opcode_reg[1]\ => QueueCompatibility_27_n_11,
      \saved_size_reg[0]\ => QueueCompatibility_27_n_4,
      \saved_size_reg[1]\ => QueueCompatibility_27_n_3,
      \saved_size_reg[2]\ => QueueCompatibility_27_n_2,
      \saved_source_reg[0]\ => QueueCompatibility_27_n_10,
      \saved_source_reg[1]\ => QueueCompatibility_27_n_9,
      \saved_source_reg[2]\ => QueueCompatibility_27_n_8,
      \saved_source_reg[3]\ => QueueCompatibility_27_n_7,
      \saved_source_reg[4]\ => QueueCompatibility_27_n_6,
      \saved_source_reg[5]\ => QueueCompatibility_27_n_5
    );
QueueCompatibility_28: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_138
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(2) => QueueCompatibility_28_n_2,
      Q(1) => QueueCompatibility_28_n_3,
      Q(0) => QueueCompatibility_28_n_4,
      clk => clk,
      count_9_reg => QueueCompatibility_28_n_0,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => \^maybe_full_reg_10\,
      maybe_full_reg_1(0) => maybe_full_reg_22(0),
      maybe_full_reg_2 => maybe_full_reg_51,
      resetn => resetn_0,
      \saved_source_reg[5]\(6) => QueueCompatibility_28_n_5,
      \saved_source_reg[5]\(5) => QueueCompatibility_28_n_6,
      \saved_source_reg[5]\(4) => QueueCompatibility_28_n_7,
      \saved_source_reg[5]\(3) => QueueCompatibility_28_n_8,
      \saved_source_reg[5]\(2) => QueueCompatibility_28_n_9,
      \saved_source_reg[5]\(1) => QueueCompatibility_28_n_10,
      \saved_source_reg[5]\(0) => QueueCompatibility_28_n_11
    );
QueueCompatibility_29: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_139
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(2) => QueueCompatibility_29_n_2,
      Q(1) => QueueCompatibility_29_n_3,
      Q(0) => QueueCompatibility_29_n_4,
      clk => clk,
      count_9_reg => QueueCompatibility_29_n_0,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => \^maybe_full_reg_11\,
      maybe_full_reg_1(0) => maybe_full_reg_21(0),
      maybe_full_reg_2 => maybe_full_reg_52,
      resetn => resetn_0,
      \saved_source_reg[5]\(6) => QueueCompatibility_29_n_5,
      \saved_source_reg[5]\(5) => QueueCompatibility_29_n_6,
      \saved_source_reg[5]\(4) => QueueCompatibility_29_n_7,
      \saved_source_reg[5]\(3) => QueueCompatibility_29_n_8,
      \saved_source_reg[5]\(2) => QueueCompatibility_29_n_9,
      \saved_source_reg[5]\(1) => QueueCompatibility_29_n_10,
      \saved_source_reg[5]\(0) => QueueCompatibility_29_n_11
    );
QueueCompatibility_3: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_140
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(0) => \enq_ptr_value_reg[4]_1\(0),
      QueueCompatibility_1_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_1_io_deq_bits_tl_state_size(2 downto 0),
      QueueCompatibility_2_io_deq_bits_extra_id => QueueCompatibility_2_io_deq_bits_extra_id,
      QueueCompatibility_2_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_2_io_deq_bits_tl_state_size(2 downto 0),
      QueueCompatibility_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_io_deq_bits_tl_state_size(2 downto 0),
      axi4yank_1_auto_in_recho_tl_state_source(0) => axi4yank_1_auto_in_recho_tl_state_source(3),
      \b_delay_reg[0]\ => \b_delay_reg[0]_0\,
      clk => clk,
      count_9_reg => QueueCompatibility_3_n_3,
      \deq_ptr_value_reg[4]_0\(6 downto 0) => QueueCompatibility_1_io_deq_bits_tl_state_source(6 downto 0),
      \deq_ptr_value_reg[4]_1\(6 downto 0) => QueueCompatibility_io_deq_bits_tl_state_source(6 downto 0),
      \enq_ptr_value_reg[4]_0\ => \enq_ptr_value_reg[4]_7\,
      \enq_ptr_value_reg[4]_1\ => \enq_ptr_value_reg[4]_17\,
      \enq_ptr_value_reg[4]_2\ => \enq_ptr_value_reg[4]_18\,
      io_axi4_0_rid(3 downto 0) => io_axi4_0_rid(3 downto 0),
      io_axi4_0_rlast => QueueCompatibility_n_4,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0(0) => maybe_full_reg_17(0),
      maybe_full_reg_1 => \^enq_ptr_value_reg[4]_8\,
      maybe_full_reg_2 => \^enq_ptr_value_reg[4]_9\,
      maybe_full_reg_3 => \^enq_ptr_value_reg[4]_10\,
      \ram_id_reg[0]\ => \ram_id_reg[0]_1\,
      \ram_id_reg[1]\ => \ram_id_reg[1]_0\,
      \ram_tl_state_size_reg[0]\ => QueueCompatibility_7_n_4,
      \ram_tl_state_size_reg[1]\ => QueueCompatibility_7_n_3,
      \ram_tl_state_size_reg[2]\ => QueueCompatibility_7_n_2,
      ram_tl_state_source_io_deq_bits_MPORT_data(6 downto 0) => QueueCompatibility_2_io_deq_bits_tl_state_source(6 downto 0),
      \ram_tl_state_source_reg[0]\ => QueueCompatibility_7_n_11,
      \ram_tl_state_source_reg[1]\ => QueueCompatibility_7_n_10,
      \ram_tl_state_source_reg[2]\ => QueueCompatibility_7_n_9,
      \ram_tl_state_source_reg[3]\ => QueueCompatibility_11_n_9,
      \ram_tl_state_source_reg[3]_0\ => QueueCompatibility_7_n_8,
      \ram_tl_state_source_reg[4]\ => QueueCompatibility_7_n_7,
      \ram_tl_state_source_reg[5]\ => QueueCompatibility_7_n_6,
      \ram_tl_state_source_reg[6]\ => QueueCompatibility_7_n_5,
      \ram_wen_reg[0]\ => QueueCompatibility_3_n_1,
      resetn => resetn,
      resetn_0 => resetn_0,
      \saved_opcode_reg[1]\ => QueueCompatibility_3_n_14,
      \saved_size_reg[0]\ => QueueCompatibility_3_n_6,
      \saved_size_reg[1]\ => QueueCompatibility_3_n_5,
      \saved_size_reg[2]\ => QueueCompatibility_3_n_4,
      \saved_source_reg[0]\ => QueueCompatibility_3_n_13,
      \saved_source_reg[1]\ => QueueCompatibility_3_n_12,
      \saved_source_reg[2]\ => QueueCompatibility_3_n_11,
      \saved_source_reg[3]\ => QueueCompatibility_3_n_9,
      \saved_source_reg[4]\ => QueueCompatibility_3_n_8,
      \saved_source_reg[5]\ => QueueCompatibility_3_n_7
    );
QueueCompatibility_30: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_141
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(2) => QueueCompatibility_30_n_2,
      Q(1) => QueueCompatibility_30_n_3,
      Q(0) => QueueCompatibility_30_n_4,
      clk => clk,
      count_9_reg => QueueCompatibility_30_n_0,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => \^maybe_full_reg_12\,
      maybe_full_reg_1(0) => maybe_full_reg_20(0),
      maybe_full_reg_2 => maybe_full_reg_53,
      resetn => resetn_0,
      \saved_source_reg[5]\(6) => QueueCompatibility_30_n_5,
      \saved_source_reg[5]\(5) => QueueCompatibility_30_n_6,
      \saved_source_reg[5]\(4) => QueueCompatibility_30_n_7,
      \saved_source_reg[5]\(3) => QueueCompatibility_30_n_8,
      \saved_source_reg[5]\(2) => QueueCompatibility_30_n_9,
      \saved_source_reg[5]\(1) => QueueCompatibility_30_n_10,
      \saved_source_reg[5]\(0) => QueueCompatibility_30_n_11
    );
QueueCompatibility_31: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_142
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(2) => QueueCompatibility_30_n_2,
      Q(1) => QueueCompatibility_30_n_3,
      Q(0) => QueueCompatibility_30_n_4,
      axi4yank_1_auto_in_recho_extra_id => axi4yank_1_auto_in_recho_extra_id,
      clk => clk,
      d_sel_shiftAmount(0) => d_sel_shiftAmount(0),
      \deq_ptr_value_reg[4]\ => QueueCompatibility_21_n_4,
      \deq_ptr_value_reg[4]_0\ => QueueCompatibility_17_n_4,
      io_axi4_0_arready => io_axi4_0_arready,
      io_axi4_0_awready => io_axi4_0_awready,
      io_axi4_0_bid(3 downto 0) => io_axi4_0_bid(3 downto 0),
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => maybe_full_reg_13,
      maybe_full_reg_1(0) => maybe_full_reg_19(0),
      maybe_full_reg_2 => maybe_full_reg_54,
      maybe_full_reg_3 => \^ram_wen_reg[0]_0\,
      maybe_full_reg_4 => QueueCompatibility_27_n_1,
      maybe_full_reg_5 => QueueCompatibility_22_n_3,
      maybe_full_reg_6 => QueueCompatibility_19_n_9,
      maybe_full_reg_7 => \^maybe_full_reg_10\,
      maybe_full_reg_8 => \^maybe_full_reg_12\,
      maybe_full_reg_9 => \^maybe_full_reg_11\,
      queue_arw_deq_io_deq_bits_wen => queue_arw_deq_io_deq_bits_wen,
      queue_arw_deq_io_deq_ready => queue_arw_deq_io_deq_ready,
      \ram_extra_id_reg[0]_0\ => QueueCompatibility_27_n_12,
      \ram_extra_id_reg[0]_1\ => QueueCompatibility_30_n_0,
      \ram_extra_id_reg[0]_2\ => QueueCompatibility_29_n_0,
      \ram_extra_id_reg[0]_3\ => QueueCompatibility_28_n_0,
      \ram_id_reg[0]\ => \ram_id_reg[0]_1\,
      \ram_id_reg[1]\ => \ram_id_reg[1]_0\,
      \ram_id_reg[2]\ => \ram_id_reg[2]\,
      \ram_id_reg[3]\ => \ram_id_reg[3]\,
      \ram_tl_state_size_reg[2]_0\(2) => QueueCompatibility_29_n_2,
      \ram_tl_state_size_reg[2]_0\(1) => QueueCompatibility_29_n_3,
      \ram_tl_state_size_reg[2]_0\(0) => QueueCompatibility_29_n_4,
      \ram_tl_state_size_reg[2]_1\(2) => QueueCompatibility_28_n_2,
      \ram_tl_state_size_reg[2]_1\(1) => QueueCompatibility_28_n_3,
      \ram_tl_state_size_reg[2]_1\(0) => QueueCompatibility_28_n_4,
      \ram_tl_state_source_reg[6]_0\(6) => QueueCompatibility_30_n_5,
      \ram_tl_state_source_reg[6]_0\(5) => QueueCompatibility_30_n_6,
      \ram_tl_state_source_reg[6]_0\(4) => QueueCompatibility_30_n_7,
      \ram_tl_state_source_reg[6]_0\(3) => QueueCompatibility_30_n_8,
      \ram_tl_state_source_reg[6]_0\(2) => QueueCompatibility_30_n_9,
      \ram_tl_state_source_reg[6]_0\(1) => QueueCompatibility_30_n_10,
      \ram_tl_state_source_reg[6]_0\(0) => QueueCompatibility_30_n_11,
      \ram_tl_state_source_reg[6]_1\(6) => QueueCompatibility_29_n_5,
      \ram_tl_state_source_reg[6]_1\(5) => QueueCompatibility_29_n_6,
      \ram_tl_state_source_reg[6]_1\(4) => QueueCompatibility_29_n_7,
      \ram_tl_state_source_reg[6]_1\(3) => QueueCompatibility_29_n_8,
      \ram_tl_state_source_reg[6]_1\(2) => QueueCompatibility_29_n_9,
      \ram_tl_state_source_reg[6]_1\(1) => QueueCompatibility_29_n_10,
      \ram_tl_state_source_reg[6]_1\(0) => QueueCompatibility_29_n_11,
      \ram_tl_state_source_reg[6]_2\(6) => QueueCompatibility_28_n_5,
      \ram_tl_state_source_reg[6]_2\(5) => QueueCompatibility_28_n_6,
      \ram_tl_state_source_reg[6]_2\(4) => QueueCompatibility_28_n_7,
      \ram_tl_state_source_reg[6]_2\(3) => QueueCompatibility_28_n_8,
      \ram_tl_state_source_reg[6]_2\(2) => QueueCompatibility_28_n_9,
      \ram_tl_state_source_reg[6]_2\(1) => QueueCompatibility_28_n_10,
      \ram_tl_state_source_reg[6]_2\(0) => QueueCompatibility_28_n_11,
      \ram_wen_reg[0]\ => \ram_wen_reg[0]\,
      resetn => resetn_0,
      \saved_opcode_reg[1]\ => QueueCompatibility_31_n_13,
      \saved_size_reg[0]\ => QueueCompatibility_31_n_6,
      \saved_size_reg[1]\ => QueueCompatibility_31_n_5,
      \saved_size_reg[2]\ => QueueCompatibility_31_n_4,
      \saved_source_reg[0]\ => QueueCompatibility_31_n_12,
      \saved_source_reg[1]\ => QueueCompatibility_31_n_11,
      \saved_source_reg[2]\ => QueueCompatibility_31_n_10,
      \saved_source_reg[3]\ => QueueCompatibility_31_n_9,
      \saved_source_reg[4]\ => QueueCompatibility_31_n_8,
      \saved_source_reg[5]\ => QueueCompatibility_31_n_7,
      xbar_auto_out_0_d_bits_opcode(0) => xbar_auto_out_0_d_bits_opcode(0)
    );
QueueCompatibility_4: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_143
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      QueueCompatibility_4_io_deq_bits_extra_id => QueueCompatibility_4_io_deq_bits_extra_id,
      QueueCompatibility_4_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_4_io_deq_bits_tl_state_size(2 downto 0),
      \b_delay_reg[0]\ => \b_delay_reg[0]_0\,
      clk => clk,
      io_axi4_0_rid(3 downto 0) => io_axi4_0_rid(3 downto 0),
      io_axi4_0_rlast => io_axi4_0_rlast,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => \^maybe_full_reg_14\,
      maybe_full_reg_1(0) => maybe_full_reg_18(0),
      maybe_full_reg_2 => maybe_full_reg_55,
      \ram_id_reg[0]\ => \ram_id_reg[0]_0\,
      ram_tl_state_source_io_deq_bits_MPORT_data(6 downto 0) => QueueCompatibility_4_io_deq_bits_tl_state_source(6 downto 0),
      resetn => resetn,
      resetn_0 => resetn_0
    );
QueueCompatibility_5: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_144
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      QueueCompatibility_4_io_deq_bits_extra_id => QueueCompatibility_4_io_deq_bits_extra_id,
      QueueCompatibility_5_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_5_io_deq_bits_tl_state_size(2 downto 0),
      \b_delay_reg[0]\ => \b_delay_reg[0]_0\,
      clk => clk,
      count_9_reg => QueueCompatibility_5_n_5,
      \deq_ptr_value_reg[0]_0\ => QueueCompatibility_5_n_4,
      \deq_ptr_value_reg[4]_0\(0) => \deq_ptr_value_reg[4]\(0),
      io_axi4_0_rid(3 downto 0) => io_axi4_0_rid(3 downto 0),
      io_axi4_0_rlast => io_axi4_0_rlast,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => \^queuecompatibility_5_io_enq_ready\,
      maybe_full_reg_1 => maybe_full_reg_55,
      \ram_extra_id_reg[0]\ => QueueCompatibility_6_n_4,
      \ram_id_reg[1]\ => \ram_id_reg[1]\,
      ram_tl_state_source_io_deq_bits_MPORT_data(6 downto 0) => QueueCompatibility_5_io_deq_bits_tl_state_source(6 downto 0),
      resetn => resetn,
      resetn_0 => resetn_0
    );
QueueCompatibility_6: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_4_145
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      QueueCompatibility_5_io_enq_ready => \^queuecompatibility_5_io_enq_ready\,
      QueueCompatibility_6_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_6_io_deq_bits_tl_state_size(2 downto 0),
      \b_delay_reg[0]\ => \b_delay_reg[0]_0\,
      clk => clk,
      count_9_reg => QueueCompatibility_6_n_4,
      io_axi4_0_rid(1 downto 0) => io_axi4_0_rid(1 downto 0),
      \io_axi4_0_rid[2]\ => QueueCompatibility_5_n_4,
      io_axi4_0_rlast => io_axi4_0_rlast,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full => \^maybe_full\,
      maybe_full_reg_0 => maybe_full_reg_55,
      maybe_full_reg_1 => \^maybe_full_reg_14\,
      ram_extra_id => ram_extra_id,
      \ram_id_reg[0]\ => \ram_id_reg[0]\,
      \ram_id_reg[0]_0\ => \ram_id_reg[0]_1\,
      \ram_id_reg[1]\ => \ram_id_reg[1]_0\,
      ram_tl_state_source_io_deq_bits_MPORT_data(6 downto 0) => QueueCompatibility_6_io_deq_bits_tl_state_source(6 downto 0),
      \ram_wen_reg[0]\ => QueueCompatibility_6_n_3,
      resetn => resetn,
      resetn_0 => resetn_0
    );
QueueCompatibility_7: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_146
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      QueueCompatibility_4_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_4_io_deq_bits_tl_state_size(2 downto 0),
      QueueCompatibility_5_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_5_io_deq_bits_tl_state_size(2 downto 0),
      QueueCompatibility_6_io_deq_bits_tl_state_size(2 downto 0) => QueueCompatibility_6_io_deq_bits_tl_state_size(2 downto 0),
      clk => clk,
      \deq_ptr_value_reg[4]\(6 downto 0) => QueueCompatibility_5_io_deq_bits_tl_state_source(6 downto 0),
      \deq_ptr_value_reg[4]_0\(6 downto 0) => QueueCompatibility_4_io_deq_bits_tl_state_source(6 downto 0),
      io_axi4_0_rid(1 downto 0) => io_axi4_0_rid(1 downto 0),
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full => \^maybe_full\,
      maybe_full_reg_0(0) => maybe_full_reg_36(0),
      maybe_full_reg_1 => maybe_full_reg_37,
      ram_extra_id => ram_extra_id,
      ram_tl_state_source_io_deq_bits_MPORT_data(6 downto 0) => QueueCompatibility_6_io_deq_bits_tl_state_source(6 downto 0),
      resetn => resetn_0,
      \saved_opcode_reg[1]\ => QueueCompatibility_7_n_11,
      \saved_size_reg[0]\ => QueueCompatibility_7_n_4,
      \saved_size_reg[1]\ => QueueCompatibility_7_n_3,
      \saved_size_reg[2]\ => QueueCompatibility_7_n_2,
      \saved_source_reg[0]\ => QueueCompatibility_7_n_10,
      \saved_source_reg[1]\ => QueueCompatibility_7_n_9,
      \saved_source_reg[2]\ => QueueCompatibility_7_n_8,
      \saved_source_reg[3]\ => QueueCompatibility_7_n_7,
      \saved_source_reg[4]\ => QueueCompatibility_7_n_6,
      \saved_source_reg[5]\ => QueueCompatibility_7_n_5
    );
QueueCompatibility_8: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_147
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(2) => QueueCompatibility_8_n_2,
      Q(1) => QueueCompatibility_8_n_3,
      Q(0) => QueueCompatibility_8_n_4,
      clk => clk,
      count_9_reg => QueueCompatibility_8_n_0,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0(0) => maybe_full_reg_35(0),
      maybe_full_reg_1 => maybe_full_reg_38,
      \ram_extra_id_reg[0]_0\ => \^ram_extra_id_reg[0]\,
      resetn => resetn_0,
      \saved_source_reg[5]\(6) => QueueCompatibility_8_n_5,
      \saved_source_reg[5]\(5) => QueueCompatibility_8_n_6,
      \saved_source_reg[5]\(4) => QueueCompatibility_8_n_7,
      \saved_source_reg[5]\(3) => QueueCompatibility_8_n_8,
      \saved_source_reg[5]\(2) => QueueCompatibility_8_n_9,
      \saved_source_reg[5]\(1) => QueueCompatibility_8_n_10,
      \saved_source_reg[5]\(0) => QueueCompatibility_8_n_11
    );
QueueCompatibility_9: entity work.meisha_chiplink_master_0_1_FPGA_QueueCompatibility_11_148
     port map (
      D(2) => DIB(0),
      D(1 downto 0) => DIA(1 downto 0),
      Q(2) => QueueCompatibility_9_n_2,
      Q(1) => QueueCompatibility_9_n_3,
      Q(0) => QueueCompatibility_9_n_4,
      clk => clk,
      count_9_reg => QueueCompatibility_9_n_0,
      io_enq_bits_extra_id => io_enq_bits_extra_id,
      io_enq_bits_tl_state_source(6 downto 0) => io_enq_bits_tl_state_source(6 downto 0),
      maybe_full_reg_0 => \^maybe_full_reg\,
      maybe_full_reg_1(0) => maybe_full_reg_34(0),
      maybe_full_reg_2 => maybe_full_reg_39,
      resetn => resetn_0,
      \saved_source_reg[5]\(6) => QueueCompatibility_9_n_5,
      \saved_source_reg[5]\(5) => QueueCompatibility_9_n_6,
      \saved_source_reg[5]\(4) => QueueCompatibility_9_n_7,
      \saved_source_reg[5]\(3) => QueueCompatibility_9_n_8,
      \saved_source_reg[5]\(2) => QueueCompatibility_9_n_9,
      \saved_source_reg[5]\(1) => QueueCompatibility_9_n_10,
      \saved_source_reg[5]\(0) => QueueCompatibility_9_n_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0 is
  port (
    \ridx_ridx_bin_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ridx_gray_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ridx_gray_reg[1]\ : out STD_LOGIC;
    \ridx_gray_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_gray_reg[3]\ : out STD_LOGIC;
    \ridx_ridx_bin_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : out STD_LOGIC;
    \ridx_ridx_bin_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[5]\ : out STD_LOGIC;
    \ridx_ridx_bin_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_d_reg[7]\ : out STD_LOGIC;
    \rx_e_reg[19]\ : out STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    valid_reg_reg : in STD_LOGIC;
    rx_io_a_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    widx : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sync_0 : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_0 : in STD_LOGIC;
    valid_reg_reg_0 : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_1 : in STD_LOGIC;
    valid_reg_reg_1 : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_2 : in STD_LOGIC;
    valid_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_43
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \free_reg[5]\ => \free_reg[5]\,
      \ridx_gray_reg[0]\ => \ridx_gray_reg[0]\,
      \ridx_gray_reg[1]\ => \ridx_gray_reg[1]\,
      \ridx_gray_reg[2]\(2 downto 0) => \ridx_gray_reg[2]\(2 downto 0),
      \ridx_gray_reg[3]\ => \ridx_gray_reg[3]\,
      \ridx_ridx_bin_reg[0]\(0) => \ridx_ridx_bin_reg[0]\(0),
      \ridx_ridx_bin_reg[0]_0\(0) => \ridx_ridx_bin_reg[0]_0\(0),
      \ridx_ridx_bin_reg[0]_1\(0) => \ridx_ridx_bin_reg[0]_1\(0),
      \ridx_ridx_bin_reg[0]_2\(0) => \ridx_ridx_bin_reg[0]_2\(0),
      \ridx_ridx_bin_reg[0]_3\(0) => \ridx_ridx_bin_reg[0]_3\(0),
      \ridx_ridx_bin_reg[0]_4\(0) => \ridx_ridx_bin_reg[0]_4\(0),
      \ridx_ridx_bin_reg[1]\ => \ridx_ridx_bin_reg[1]\,
      \rx_e_reg[19]\ => \rx_e_reg[19]\,
      rx_io_a_ridx(0) => rx_io_a_ridx(0),
      \state_reg[1]\ => \state_reg[1]\,
      \state_reg[1]_0\ => \state_reg[1]_0\,
      sync_0 => sync_0,
      sync_0_reg_0 => sync_0_reg,
      \tx_d_reg[7]\ => \tx_d_reg[7]\,
      valid_reg_0 => valid_reg_0,
      valid_reg_1 => valid_reg_1,
      valid_reg_2 => valid_reg_2,
      valid_reg_3 => valid_reg_3,
      valid_reg_reg => valid_reg_reg,
      valid_reg_reg_0 => valid_reg_reg_0,
      valid_reg_reg_1 => valid_reg_reg_1,
      widx(2 downto 0) => widx(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_101 is
  port (
    sync_2_reg : out STD_LOGIC;
    rx_io_a_safe_ridx_valid : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_101 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_101;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_101 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_102
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      \reg__reg\ => \reg__reg\,
      rx_io_a_safe_ridx_valid => rx_io_a_safe_ridx_valid,
      sync_2_reg_0 => sync_2_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20 is
  port (
    sync_0_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_txc_widx : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    io_txc_ridx : in STD_LOGIC;
    valid_reg_reg : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0
     port map (
      E(0) => E(0),
      clk => clk,
      io_txc_ridx => io_txc_ridx,
      io_txc_widx => io_txc_widx,
      resetn => resetn,
      source_valid_io_out => source_valid_io_out,
      sync_0_reg_0 => sync_0_reg,
      valid_reg_reg => valid_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_10 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_rxc_widx : in STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_rxc_ridx : in STD_LOGIC;
    valid_reg_reg : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_10 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_10;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_10 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_11
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      clk => clk,
      io_rxc_ridx => io_rxc_ridx,
      io_rxc_widx => io_rxc_widx,
      source_valid_io_out => source_valid_io_out,
      valid_reg_reg => valid_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_115 is
  port (
    bypass_reg : out STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_115 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_115;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_115 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_116
     port map (
      SR(0) => SR(0),
      bypass_reg => bypass_reg,
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_117 is
  port (
    bypass_reg : out STD_LOGIC;
    bypass_reg_reg : out STD_LOGIC;
    bypass_reg_0 : out STD_LOGIC;
    bypass_reg_rep : out STD_LOGIC;
    clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    \flight_reg[5]\ : in STD_LOGIC;
    \flight_reg[2]\ : in STD_LOGIC;
    resetn : in STD_LOGIC;
    bypass_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_117 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_117;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_117 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_118
     port map (
      bypass_reg => bypass_reg,
      bypass_reg_0 => bypass_reg_0,
      bypass_reg_1 => bypass_reg_1,
      bypass_reg_reg => bypass_reg_reg,
      bypass_reg_rep => bypass_reg_rep,
      clk => clk,
      \flight_reg[2]\ => \flight_reg[2]\,
      \flight_reg[5]\ => \flight_reg[5]\,
      resetn => resetn,
      rx_reset => rx_reset,
      sync_0_reg_0 => sync_0_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_66 is
  port (
    ready_reg0 : out STD_LOGIC;
    io_txc_ridx : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    io_txc_widx : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_66 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_66;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_66 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_67
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      io_txc_ridx => io_txc_ridx,
      io_txc_widx => io_txc_widx,
      ready_reg => ready_reg,
      ready_reg0 => ready_reg0,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_68 is
  port (
    ready_reg0 : out STD_LOGIC;
    io_rxc_ridx : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    io_rxc_widx : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_68 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_68;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_68 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_69
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      io_rxc_ridx => io_rxc_ridx,
      io_rxc_widx => io_rxc_widx,
      ready_reg => ready_reg,
      ready_reg0 => ready_reg0,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_44 is
  port (
    sync_2_reg : out STD_LOGIC;
    rx_io_a_safe_widx_valid : in STD_LOGIC;
    clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_44 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_44;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_44 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_45
     port map (
      clk => clk,
      \reg__reg\ => \reg__reg\,
      rx_io_a_safe_widx_valid => rx_io_a_safe_widx_valid,
      sync_2_reg_0 => sync_2_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_46 is
  port (
    rx_io_a_safe_ridx_valid : out STD_LOGIC;
    sync_0_reg_c : in STD_LOGIC;
    clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_46 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_46;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_46 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_47
     port map (
      clk => clk,
      \reg__reg\ => \reg__reg\,
      rx_io_a_safe_ridx_valid => rx_io_a_safe_ridx_valid,
      sync_0_reg_c => sync_0_reg_c
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_48 is
  port (
    sync_2_reg_c : out STD_LOGIC;
    clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_48 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_48;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_48 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_49
     port map (
      clk => clk,
      \reg__reg\ => \reg__reg\,
      sync_2_reg_c_0 => sync_2_reg_c
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_95 is
  port (
    rx_io_a_safe_widx_valid : out STD_LOGIC;
    sync_0_reg_c : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_95 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_95;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_95 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_96
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      \reg__reg\ => \reg__reg\,
      rx_io_a_safe_widx_valid => rx_io_a_safe_widx_valid,
      sync_0_reg_c => sync_0_reg_c
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_97 is
  port (
    sync_2_reg_c : out STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_97 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_97;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_97 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_98
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      \reg__reg\ => \reg__reg\,
      sync_2_reg_c_0 => sync_2_reg_c
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_99 is
  port (
    \rx_e_reg[1]\ : out STD_LOGIC;
    ram_out_valid_reg : out STD_LOGIC;
    \rx_e_reg[1]_0\ : out STD_LOGIC;
    \tx_d_reg[19]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \widx_widx_bin_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ready_reg0 : out STD_LOGIC;
    \widx_gray_reg[3]\ : out STD_LOGIC;
    \widx_gray_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_5_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_4_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_0_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_7_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_6_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_3_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_2_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_a_reg[5]\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \rx_a_reg[5]_0\ : out STD_LOGIC;
    \mem_0_a_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_0_reg : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    ready_reg_reg : in STD_LOGIC;
    maybe_full : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_reg_0 : in STD_LOGIC;
    \b2c_data_concat_reg[25]\ : in STD_LOGIC;
    ready_reg_1 : in STD_LOGIC;
    tx_z_3 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \b2c_data_concat_reg[25]_0\ : in STD_LOGIC;
    \b2c_data_concat_reg[25]_1\ : in STD_LOGIC;
    \b2c_data_concat_reg[25]_2\ : in STD_LOGIC;
    \b2c_data_concat_reg[25]_3\ : in STD_LOGIC;
    \b2c_data_concat_reg[25]_4\ : in STD_LOGIC;
    tx_d : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \b2c_data_concat_reg[26]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \widx_widx_bin_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sync_0_reg_0 : in STD_LOGIC;
    \widx_gray_reg[3]_0\ : in STD_LOGIC;
    sync_0_reg_1 : in STD_LOGIC;
    sync_0 : in STD_LOGIC;
    sync_0_reg_2 : in STD_LOGIC;
    \widx_gray_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_a_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_99 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_99;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_99 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_100
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \b2c_data_concat_reg[25]\ => \b2c_data_concat_reg[25]\,
      \b2c_data_concat_reg[25]_0\ => \b2c_data_concat_reg[25]_0\,
      \b2c_data_concat_reg[25]_1\ => \b2c_data_concat_reg[25]_1\,
      \b2c_data_concat_reg[25]_2\ => \b2c_data_concat_reg[25]_2\,
      \b2c_data_concat_reg[25]_3\ => \b2c_data_concat_reg[25]_3\,
      \b2c_data_concat_reg[25]_4\ => \b2c_data_concat_reg[25]_4\,
      \b2c_data_concat_reg[26]\ => \b2c_data_concat_reg[26]\,
      chiplink_rx_clk => chiplink_rx_clk,
      maybe_full => maybe_full,
      \mem_0_a_reg[19]\(0) => \mem_0_a_reg[19]\(0),
      \mem_0_reg[0]\(0) => \mem_0_reg[0]\(0),
      \mem_1_reg[0]\(0) => \mem_1_reg[0]\(0),
      \mem_2_reg[0]\(0) => \mem_2_reg[0]\(0),
      \mem_3_reg[0]\(0) => \mem_3_reg[0]\(0),
      \mem_4_reg[0]\(0) => \mem_4_reg[0]\(0),
      \mem_5_reg[0]\(0) => \mem_5_reg[0]\(0),
      \mem_6_reg[0]\(0) => \mem_6_reg[0]\(0),
      \mem_7_reg[0]\(0) => \mem_7_reg[0]\(0),
      ram_out_valid_reg => ram_out_valid_reg,
      ready_reg0 => ready_reg0,
      ready_reg_0 => ready_reg_0,
      ready_reg_1 => ready_reg_1,
      ready_reg_reg => ready_reg_reg,
      rx_a(0) => rx_a(0),
      \rx_a_reg[11]\(3 downto 0) => \rx_a_reg[11]\(3 downto 0),
      \rx_a_reg[15]\(3 downto 0) => \rx_a_reg[15]\(3 downto 0),
      \rx_a_reg[19]\(3 downto 0) => \rx_a_reg[19]\(3 downto 0),
      \rx_a_reg[5]\(18 downto 0) => \rx_a_reg[5]\(18 downto 0),
      \rx_a_reg[5]_0\ => \rx_a_reg[5]_0\,
      \rx_a_reg[7]\(3 downto 0) => \rx_a_reg[7]\(3 downto 0),
      \rx_e_reg[1]\ => \rx_e_reg[1]\,
      \rx_e_reg[1]_0\ => \rx_e_reg[1]_0\,
      rx_reset => rx_reset,
      sync_0 => sync_0,
      sync_0_reg_0 => sync_0_reg,
      sync_0_reg_1 => sync_0_reg_0,
      sync_0_reg_2 => sync_0_reg_1,
      sync_0_reg_3 => sync_0_reg_2,
      tx_d(12 downto 0) => tx_d(12 downto 0),
      \tx_d_reg[19]\(19 downto 0) => \tx_d_reg[19]\(19 downto 0),
      tx_z_3(20 downto 0) => tx_z_3(20 downto 0),
      \widx_gray_reg[2]\(2 downto 0) => \widx_gray_reg[2]\(2 downto 0),
      \widx_gray_reg[2]_0\(2 downto 0) => \widx_gray_reg[2]_0\(2 downto 0),
      \widx_gray_reg[3]\ => \widx_gray_reg[3]\,
      \widx_gray_reg[3]_0\ => \widx_gray_reg[3]_0\,
      \widx_widx_bin_reg[2]\(2 downto 0) => \widx_widx_bin_reg[2]\(2 downto 0),
      \widx_widx_bin_reg[2]_0\(2 downto 0) => \widx_widx_bin_reg[2]_0\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0 is
  port (
    sync_0 : out STD_LOGIC;
    widx : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_io_e_widx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_12
     port map (
      SR(0) => SR(0),
      clk => clk,
      rx_io_e_widx(0) => rx_io_e_widx(0),
      sync_0 => sync_0
    );
output_chain_1: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_13
     port map (
      SR(0) => SR(0),
      clk => clk,
      rx_io_e_widx(0) => rx_io_e_widx(1),
      widx(0) => widx(0)
    );
output_chain_2: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_14
     port map (
      SR(0) => SR(0),
      clk => clk,
      rx_io_e_widx(0) => rx_io_e_widx(2),
      widx(0) => widx(1)
    );
output_chain_3: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_15
     port map (
      SR(0) => SR(0),
      clk => clk,
      rx_io_e_widx(0) => rx_io_e_widx(3),
      widx(0) => widx(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_17 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_d_widx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    source_valid_io_out : in STD_LOGIC;
    \ridx_ridx_bin_reg[2]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_ridx_bin_reg[1]\ : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_17 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_17;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_17 is
  signal output_chain_n_0 : STD_LOGIC;
  signal widx : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_18
     port map (
      SR(0) => SR(0),
      \cdc_reg_reg[15]\ => output_chain_n_0,
      clk => clk,
      \ridx_ridx_bin_reg[1]\ => \ridx_ridx_bin_reg[1]\,
      rx_io_d_widx(0) => rx_io_d_widx(0),
      sync_0_reg_0 => sync_0_reg,
      widx(0) => widx(3)
    );
output_chain_1: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_19
     port map (
      D(0) => D(0),
      E(0) => E(0),
      SR(0) => SR(0),
      clk => clk,
      \ridx_ridx_bin_reg[2]\ => \ridx_ridx_bin_reg[2]\,
      rx_io_d_widx(0) => rx_io_d_widx(1),
      source_valid_io_out => source_valid_io_out,
      sync_0_reg_0(0) => widx(2),
      sync_0_reg_1 => output_chain_n_0
    );
output_chain_2: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_20
     port map (
      SR(0) => SR(0),
      \cdc_reg_reg[15]\(0) => widx(2),
      clk => clk,
      rx_io_d_widx(0) => rx_io_d_widx(2)
    );
output_chain_3: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_21
     port map (
      SR(0) => SR(0),
      clk => clk,
      rx_io_d_widx(0) => rx_io_d_widx(3),
      widx(0) => widx(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_23 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_c_widx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    source_valid_io_out : in STD_LOGIC;
    \ridx_ridx_bin_reg[2]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_ridx_bin_reg[1]\ : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_23 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_23;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_23 is
  signal output_chain_n_0 : STD_LOGIC;
  signal widx : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24
     port map (
      SR(0) => SR(0),
      \cdc_reg_reg[31]\ => output_chain_n_0,
      clk => clk,
      \ridx_ridx_bin_reg[1]\ => \ridx_ridx_bin_reg[1]\,
      rx_io_c_widx(0) => rx_io_c_widx(0),
      sync_0_reg_0 => sync_0_reg,
      widx(0) => widx(3)
    );
output_chain_1: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25
     port map (
      D(0) => D(0),
      E(0) => E(0),
      SR(0) => SR(0),
      clk => clk,
      \ridx_ridx_bin_reg[2]\ => \ridx_ridx_bin_reg[2]\,
      rx_io_c_widx(0) => rx_io_c_widx(1),
      source_valid_io_out => source_valid_io_out,
      sync_0_reg_0(0) => widx(2),
      sync_0_reg_1 => output_chain_n_0
    );
output_chain_2: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26
     port map (
      SR(0) => SR(0),
      \cdc_reg_reg[31]\(0) => widx(2),
      clk => clk,
      rx_io_c_widx(0) => rx_io_c_widx(2)
    );
output_chain_3: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27
     port map (
      SR(0) => SR(0),
      clk => clk,
      rx_io_c_widx(0) => rx_io_c_widx(3),
      widx(0) => widx(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_29 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_bwidx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    source_valid_io_out : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_ridx_bin_reg[1]\ : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_29 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_29;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_29 is
  signal output_chain_n_0 : STD_LOGIC;
  signal widx : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30
     port map (
      SR(0) => SR(0),
      \cdc_reg_reg[12]\ => output_chain_n_0,
      clk => clk,
      \ridx_ridx_bin_reg[1]\ => \ridx_ridx_bin_reg[1]\,
      rx_io_bwidx(0) => rx_io_bwidx(0),
      sync_0_reg_0 => sync_0_reg,
      widx(0) => widx(3)
    );
output_chain_1: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31
     port map (
      D(0) => D(0),
      E(0) => E(0),
      SR(0) => SR(0),
      clk => clk,
      \ridx_ridx_bin_reg[0]\ => \ridx_ridx_bin_reg[0]\,
      rx_io_bwidx(0) => rx_io_bwidx(1),
      source_valid_io_out => source_valid_io_out,
      sync_0_reg_0(0) => widx(2),
      sync_0_reg_1 => output_chain_n_0
    );
output_chain_2: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32
     port map (
      SR(0) => SR(0),
      \cdc_reg_reg[12]\(0) => widx(2),
      clk => clk,
      rx_io_bwidx(0) => rx_io_bwidx(2)
    );
output_chain_3: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33
     port map (
      SR(0) => SR(0),
      clk => clk,
      rx_io_bwidx(0) => rx_io_bwidx(3),
      widx(0) => widx(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_38 is
  port (
    sync_0 : out STD_LOGIC;
    widx : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_io_a_widx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_38 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_38;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_38 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39
     port map (
      SR(0) => SR(0),
      clk => clk,
      rx_io_a_widx(0) => rx_io_a_widx(0),
      sync_0 => sync_0
    );
output_chain_1: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40
     port map (
      SR(0) => SR(0),
      clk => clk,
      rx_io_a_widx(0) => rx_io_a_widx(1),
      widx(0) => widx(0)
    );
output_chain_2: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41
     port map (
      SR(0) => SR(0),
      clk => clk,
      rx_io_a_widx(0) => rx_io_a_widx(2),
      widx(0) => widx(1)
    );
output_chain_3: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42
     port map (
      SR(0) => SR(0),
      clk => clk,
      rx_io_a_widx(0) => rx_io_a_widx(3),
      widx(0) => widx(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_70 is
  port (
    ready_reg0 : out STD_LOGIC;
    rx_io_e_ridx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    \widx_widx_bin_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \widx_gray_reg[3]\ : in STD_LOGIC;
    \widx_widx_bin_reg[2]\ : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    \widx_widx_bin_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_70 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_70;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_70 is
  signal output_chain_2_n_0 : STD_LOGIC;
  signal output_chain_3_n_0 : STD_LOGIC;
  signal sync_0 : STD_LOGIC;
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_71
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      rx_io_e_ridx(0) => rx_io_e_ridx(0),
      rx_reset => rx_reset,
      sync_0 => sync_0
    );
output_chain_1: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_72
     port map (
      Q(0) => Q(0),
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg0 => ready_reg0,
      rx_io_e_ridx(0) => rx_io_e_ridx(1),
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out,
      sync_0 => sync_0,
      sync_0_reg_0 => output_chain_2_n_0,
      sync_0_reg_1 => output_chain_3_n_0,
      sync_0_reg_2 => sync_0_reg,
      \widx_gray_reg[3]\ => \widx_gray_reg[3]\,
      \widx_widx_bin_reg[0]\ => \widx_widx_bin_reg[0]\,
      \widx_widx_bin_reg[1]\ => \widx_widx_bin_reg[1]\,
      \widx_widx_bin_reg[2]\ => \widx_widx_bin_reg[2]\
    );
output_chain_2: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_73
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg_reg => output_chain_2_n_0,
      rx_io_e_ridx(0) => rx_io_e_ridx(2),
      rx_reset => rx_reset
    );
output_chain_3: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_74
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg_reg => output_chain_3_n_0,
      rx_io_e_ridx(0) => rx_io_e_ridx(3),
      rx_reset => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_75 is
  port (
    ready_reg0 : out STD_LOGIC;
    rx_io_d_ridx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    \widx_widx_bin_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \widx_gray_reg[3]\ : in STD_LOGIC;
    \widx_widx_bin_reg[2]\ : in STD_LOGIC;
    \widx_widx_bin_reg[1]\ : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_75 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_75;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_75 is
  signal output_chain_2_n_0 : STD_LOGIC;
  signal output_chain_3_n_0 : STD_LOGIC;
  signal sync_0 : STD_LOGIC;
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_76
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      rx_io_d_ridx(0) => rx_io_d_ridx(0),
      rx_reset => rx_reset,
      sync_0 => sync_0
    );
output_chain_1: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_77
     port map (
      Q(0) => Q(0),
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg0 => ready_reg0,
      rx_io_d_ridx(0) => rx_io_d_ridx(1),
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out,
      sync_0 => sync_0,
      sync_0_reg_0 => output_chain_2_n_0,
      sync_0_reg_1 => output_chain_3_n_0,
      sync_0_reg_2 => sync_0_reg,
      \widx_gray_reg[3]\ => \widx_gray_reg[3]\,
      \widx_widx_bin_reg[0]\ => \widx_widx_bin_reg[0]\,
      \widx_widx_bin_reg[1]\ => \widx_widx_bin_reg[1]\,
      \widx_widx_bin_reg[2]\ => \widx_widx_bin_reg[2]\
    );
output_chain_2: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_78
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg_reg => output_chain_2_n_0,
      rx_io_d_ridx(0) => rx_io_d_ridx(2),
      rx_reset => rx_reset
    );
output_chain_3: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_79
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg_reg => output_chain_3_n_0,
      rx_io_d_ridx(0) => rx_io_d_ridx(3),
      rx_reset => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_80 is
  port (
    ready_reg0 : out STD_LOGIC;
    rx_io_c_ridx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    \widx_widx_bin_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \widx_gray_reg[3]\ : in STD_LOGIC;
    \widx_widx_bin_reg[2]\ : in STD_LOGIC;
    \widx_widx_bin_reg[1]\ : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_80 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_80;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_80 is
  signal output_chain_2_n_0 : STD_LOGIC;
  signal output_chain_3_n_0 : STD_LOGIC;
  signal sync_0 : STD_LOGIC;
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_81
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      rx_io_c_ridx(0) => rx_io_c_ridx(0),
      rx_reset => rx_reset,
      sync_0 => sync_0
    );
output_chain_1: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_82
     port map (
      Q(0) => Q(0),
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg0 => ready_reg0,
      rx_io_c_ridx(0) => rx_io_c_ridx(1),
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out,
      sync_0 => sync_0,
      sync_0_reg_0 => output_chain_2_n_0,
      sync_0_reg_1 => output_chain_3_n_0,
      sync_0_reg_2 => sync_0_reg,
      \widx_gray_reg[3]\ => \widx_gray_reg[3]\,
      \widx_widx_bin_reg[0]\ => \widx_widx_bin_reg[0]\,
      \widx_widx_bin_reg[1]\ => \widx_widx_bin_reg[1]\,
      \widx_widx_bin_reg[2]\ => \widx_widx_bin_reg[2]\
    );
output_chain_2: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_83
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg_reg => output_chain_2_n_0,
      rx_io_c_ridx(0) => rx_io_c_ridx(2),
      rx_reset => rx_reset
    );
output_chain_3: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_84
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg_reg => output_chain_3_n_0,
      rx_io_c_ridx(0) => rx_io_c_ridx(3),
      rx_reset => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_85 is
  port (
    ready_reg0 : out STD_LOGIC;
    rx_io_bridx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    \widx_widx_bin_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \widx_widx_bin_reg[3]\ : in STD_LOGIC;
    \widx_widx_bin_reg[2]\ : in STD_LOGIC;
    \widx_widx_bin_reg[1]\ : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_85 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_85;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_85 is
  signal output_chain_2_n_0 : STD_LOGIC;
  signal output_chain_3_n_0 : STD_LOGIC;
  signal sync_0 : STD_LOGIC;
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_86
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      rx_io_bridx(0) => rx_io_bridx(0),
      rx_reset => rx_reset,
      sync_0 => sync_0
    );
output_chain_1: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_87
     port map (
      Q(0) => Q(0),
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg0 => ready_reg0,
      rx_io_bridx(0) => rx_io_bridx(1),
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out,
      sync_0 => sync_0,
      sync_0_reg_0 => output_chain_2_n_0,
      sync_0_reg_1 => output_chain_3_n_0,
      sync_0_reg_2 => sync_0_reg,
      \widx_widx_bin_reg[0]\ => \widx_widx_bin_reg[0]\,
      \widx_widx_bin_reg[1]\ => \widx_widx_bin_reg[1]\,
      \widx_widx_bin_reg[2]\ => \widx_widx_bin_reg[2]\,
      \widx_widx_bin_reg[3]\ => \widx_widx_bin_reg[3]\
    );
output_chain_2: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_88
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg_reg => output_chain_2_n_0,
      rx_io_bridx(0) => rx_io_bridx(2),
      rx_reset => rx_reset
    );
output_chain_3: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_89
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg_reg => output_chain_3_n_0,
      rx_io_bridx(0) => rx_io_bridx(3),
      rx_reset => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_90 is
  port (
    sync_0 : out STD_LOGIC;
    ready_reg_reg : out STD_LOGIC;
    ready_reg_reg_0 : out STD_LOGIC;
    ready_reg_reg_1 : out STD_LOGIC;
    rx_io_a_ridx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_90 : entity is "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0";
end meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_90;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_90 is
begin
output_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_103
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      rx_io_a_ridx(0) => rx_io_a_ridx(0),
      rx_reset => rx_reset,
      sync_0 => sync_0
    );
output_chain_1: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_104
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg_reg => ready_reg_reg,
      rx_io_a_ridx(0) => rx_io_a_ridx(1),
      rx_reset => rx_reset
    );
output_chain_2: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_105
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg_reg => ready_reg_reg_0,
      rx_io_a_ridx(0) => rx_io_a_ridx(2),
      rx_reset => rx_reset
    );
output_chain_3: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_106
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg_reg => ready_reg_reg_1,
      rx_io_a_ridx(0) => rx_io_a_ridx(3),
      rx_reset => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_HellaQueue is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    maybe_full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \mem_0_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    ready_reg_reg : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    \_GEN_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \format_r_reg[2]\ : in STD_LOGIC;
    \b2c_data_concat_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_R0_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b2c_data_valid_reg : in STD_LOGIC;
    \format_r_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_HellaQueue : entity is "FPGA_HellaQueue";
end meisha_chiplink_master_0_1_FPGA_HellaQueue;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_HellaQueue is
  signal fq_io_deq_bits : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal fq_n_5 : STD_LOGIC;
  signal \^maybe_full\ : STD_LOGIC;
begin
  maybe_full <= \^maybe_full\;
fq: entity work.meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_113
     port map (
      ADDRARDADDR(4 downto 0) => ADDRARDADDR(4 downto 0),
      D(31 downto 0) => fq_io_deq_bits(31 downto 0),
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      \_GEN_9\(1 downto 0) => \_GEN_9\(1 downto 0),
      \b2c_data_concat_reg[31]\(31 downto 0) => \b2c_data_concat_reg[31]\(31 downto 0),
      b2c_data_valid_reg => b2c_data_valid_reg,
      chiplink_rx_clk => chiplink_rx_clk,
      \format_r_reg[1]\(1 downto 0) => \format_r_reg[1]\(1 downto 0),
      \format_r_reg[2]\ => \format_r_reg[2]\,
      \hqa/fq/ram/ram_ext/ram_reg\ => fq_n_5,
      maybe_full_reg_0 => \^maybe_full\,
      ram_R0_data(31 downto 0) => ram_R0_data(31 downto 0),
      ready_reg => ready_reg,
      ready_reg_reg => ready_reg_reg,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
io_deq_q: entity work.meisha_chiplink_master_0_1_FPGA_Queue_6_114
     port map (
      D(31 downto 0) => fq_io_deq_bits(31 downto 0),
      chiplink_rx_clk => chiplink_rx_clk,
      maybe_full_reg_0 => \^maybe_full\,
      \mem_0_reg[31]\(31 downto 0) => \mem_0_reg[31]\(31 downto 0),
      ram_out_valid_reg => fq_n_5,
      ready_reg => ready_reg,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_HellaQueue_57 is
  port (
    \hqb/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hqb/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_b_reg[5]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_b_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_b_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_0_reg[12]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    ready_reg_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \format_r_reg[2]\ : in STD_LOGIC;
    \_GEN_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \b2c_data_concat_reg[12]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    b2c_data_valid_reg : in STD_LOGIC;
    \format_r_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ready_reg_reg_0 : in STD_LOGIC;
    ready_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_b_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_HellaQueue_57 : entity is "FPGA_HellaQueue";
end meisha_chiplink_master_0_1_FPGA_HellaQueue_57;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_HellaQueue_57 is
  signal fq_io_deq_bits : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal fq_n_5 : STD_LOGIC;
  signal fq_n_6 : STD_LOGIC;
  signal io_deq_q_n_1 : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal \^ram_reg[3]\ : STD_LOGIC;
begin
  \ram_reg[3]\ <= \^ram_reg[3]\;
fq: entity work.meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_111
     port map (
      D(6 downto 3) => fq_io_deq_bits(12 downto 9),
      D(2 downto 0) => fq_io_deq_bits(5 downto 3),
      DOADO(6 downto 0) => DOADO(6 downto 0),
      E(0) => E(0),
      Q(4 downto 0) => \hqb/fq/ram/ram_ext/ram_reg_0\(4 downto 0),
      \_GEN_9\(1 downto 0) => \_GEN_9\(1 downto 0),
      \b2c_data_concat_reg[12]\(8 downto 0) => \b2c_data_concat_reg[12]\(8 downto 0),
      b2c_data_valid_reg => b2c_data_valid_reg,
      chiplink_rx_clk => chiplink_rx_clk,
      \format_r_reg[1]\(1 downto 0) => \format_r_reg[1]\(1 downto 0),
      \format_r_reg[2]\ => \format_r_reg[2]\,
      \hqb/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqb/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqb/fq/ram/ram_ext/ram_reg_0\ => fq_n_5,
      maybe_full_reg_0 => io_deq_q_n_1,
      maybe_full_reg_1 => \^ram_reg[3]\,
      maybe_full_reg_2(0) => p_2_in,
      ram_out_valid_reg_0 => fq_n_6,
      ready_reg => ready_reg,
      ready_reg_reg => ready_reg_reg,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
io_deq_q: entity work.meisha_chiplink_master_0_1_FPGA_Queue_6_112
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      O(2 downto 0) => O(2 downto 0),
      Q(0) => Q(0),
      S(2 downto 0) => S(2 downto 0),
      \b2c_data_concat_reg[12]\(6 downto 3) => fq_io_deq_bits(12 downto 9),
      \b2c_data_concat_reg[12]\(2 downto 0) => fq_io_deq_bits(5 downto 3),
      chiplink_rx_clk => chiplink_rx_clk,
      \deq_ptr_reg[4]\(0) => p_2_in,
      maybe_full_reg_0 => fq_n_6,
      \mem_0_reg[12]\(6 downto 0) => \mem_0_reg[12]\(6 downto 0),
      ram_out_valid_reg => fq_n_5,
      \ram_reg[3]_0\ => \^ram_reg[3]\,
      \ram_reg[3]_1\ => io_deq_q_n_1,
      ready_reg => ready_reg,
      ready_reg_0 => ready_reg_0,
      ready_reg_reg => ready_reg_reg_0,
      \rx_b_reg[11]\(3 downto 0) => \rx_b_reg[11]\(3 downto 0),
      \rx_b_reg[11]_0\(3 downto 0) => \rx_b_reg[11]_0\(3 downto 0),
      \rx_b_reg[15]\(3 downto 0) => \rx_b_reg[15]\(3 downto 0),
      \rx_b_reg[15]_0\(3 downto 0) => \rx_b_reg[15]_0\(3 downto 0),
      \rx_b_reg[19]\(3 downto 0) => \rx_b_reg[19]\(3 downto 0),
      \rx_b_reg[19]_0\(3 downto 0) => \rx_b_reg[19]_0\(3 downto 0),
      \rx_b_reg[5]\ => \rx_b_reg[5]\,
      \rx_b_reg[7]\(2 downto 0) => \rx_b_reg[7]\(2 downto 0),
      \rx_b_reg[7]_0\(3 downto 0) => \rx_b_reg[7]_0\(3 downto 0),
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_HellaQueue_58 is
  port (
    \hqc/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    maybe_full_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]\ : out STD_LOGIC;
    \_GEN_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \format_r_reg[1]\ : out STD_LOGIC;
    \hqc/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_c_reg[5]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_c_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_c_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_0_reg[31]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    ready_reg_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b2c_data_concat_reg[31]\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    b2c_data_valid_reg : in STD_LOGIC;
    \format_r_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    b2c_data_valid : in STD_LOGIC;
    \first_count_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_R0_data_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ready_reg_reg_0 : in STD_LOGIC;
    ready_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_c_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_HellaQueue_58 : entity is "FPGA_HellaQueue";
end meisha_chiplink_master_0_1_FPGA_HellaQueue_58;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_HellaQueue_58 is
  signal fq_io_deq_bits : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal fq_n_5 : STD_LOGIC;
  signal \^maybe_full_reg\ : STD_LOGIC;
begin
  maybe_full_reg <= \^maybe_full_reg\;
fq: entity work.meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_109
     port map (
      D(24 downto 9) => fq_io_deq_bits(31 downto 16),
      D(8 downto 5) => fq_io_deq_bits(12 downto 9),
      D(4 downto 0) => fq_io_deq_bits(7 downto 3),
      E(0) => E(0),
      Q(4 downto 0) => \hqc/fq/ram/ram_ext/ram_reg_0\(4 downto 0),
      \_GEN_9\(1 downto 0) => \_GEN_9\(1 downto 0),
      \b2c_data_concat_reg[31]\(27 downto 0) => \b2c_data_concat_reg[31]\(27 downto 0),
      b2c_data_valid => b2c_data_valid,
      b2c_data_valid_reg => b2c_data_valid_reg,
      chiplink_rx_clk => chiplink_rx_clk,
      \enq_ptr_reg[0]_0\ => \enq_ptr_reg[0]\,
      \first_count_reg[4]\(4 downto 0) => \first_count_reg[4]\(4 downto 0),
      \format_r_reg[1]\ => \format_r_reg[1]\,
      \format_r_reg[2]\(2 downto 0) => \format_r_reg[2]\(2 downto 0),
      \hqc/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqc/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqc/fq/ram/ram_ext/ram_reg_0\ => fq_n_5,
      maybe_full_reg_0 => \^maybe_full_reg\,
      ram_R0_data_0(24 downto 0) => ram_R0_data_0(24 downto 0),
      ready_reg => ready_reg,
      ready_reg_reg => ready_reg_reg,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
io_deq_q: entity work.meisha_chiplink_master_0_1_FPGA_Queue_6_110
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      O(2 downto 0) => O(2 downto 0),
      Q(0) => Q(0),
      S(2 downto 0) => S(2 downto 0),
      \b2c_data_concat_reg[31]\(24 downto 9) => fq_io_deq_bits(31 downto 16),
      \b2c_data_concat_reg[31]\(8 downto 5) => fq_io_deq_bits(12 downto 9),
      \b2c_data_concat_reg[31]\(4 downto 0) => fq_io_deq_bits(7 downto 3),
      chiplink_rx_clk => chiplink_rx_clk,
      maybe_full_reg_0 => \^maybe_full_reg\,
      \mem_0_reg[31]\(24 downto 0) => \mem_0_reg[31]\(24 downto 0),
      ram_out_valid_reg => fq_n_5,
      ready_reg => ready_reg,
      ready_reg_0 => ready_reg_0,
      ready_reg_reg => ready_reg_reg_0,
      \rx_c_reg[11]\(3 downto 0) => \rx_c_reg[11]\(3 downto 0),
      \rx_c_reg[11]_0\(3 downto 0) => \rx_c_reg[11]_0\(3 downto 0),
      \rx_c_reg[15]\(3 downto 0) => \rx_c_reg[15]\(3 downto 0),
      \rx_c_reg[15]_0\(3 downto 0) => \rx_c_reg[15]_0\(3 downto 0),
      \rx_c_reg[19]\(3 downto 0) => \rx_c_reg[19]\(3 downto 0),
      \rx_c_reg[19]_0\(3 downto 0) => \rx_c_reg[19]_0\(3 downto 0),
      \rx_c_reg[5]\ => \rx_c_reg[5]\,
      \rx_c_reg[7]\(2 downto 0) => \rx_c_reg[7]\(2 downto 0),
      \rx_c_reg[7]_0\(3 downto 0) => \rx_c_reg[7]_0\(3 downto 0),
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_HellaQueue_59 is
  port (
    \hqd/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg[3]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_d_reg[5]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_d_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_d_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_0_reg[15]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    ready_reg_reg : in STD_LOGIC;
    \rx_d_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \format_r_reg[2]\ : in STD_LOGIC;
    \_GEN_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \b2c_data_concat_reg[15]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \format_r_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    b2c_data_valid : in STD_LOGIC;
    \first_count_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ready_reg_reg_0 : in STD_LOGIC;
    ready_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_d_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_HellaQueue_59 : entity is "FPGA_HellaQueue";
end meisha_chiplink_master_0_1_FPGA_HellaQueue_59;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_HellaQueue_59 is
  signal fq_io_deq_bits : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal fq_n_11 : STD_LOGIC;
  signal fq_n_5 : STD_LOGIC;
  signal io_deq_q_n_1 : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal \^ram_reg[3]\ : STD_LOGIC;
begin
  \ram_reg[3]\ <= \^ram_reg[3]\;
fq: entity work.meisha_chiplink_master_0_1_FPGA_HellaFlowQueue_107
     port map (
      D(9 downto 3) => fq_io_deq_bits(15 downto 9),
      D(2 downto 0) => fq_io_deq_bits(5 downto 3),
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      \_GEN_9\(1 downto 0) => \_GEN_9\(1 downto 0),
      \b2c_data_concat_reg[15]\(11 downto 0) => \b2c_data_concat_reg[15]\(11 downto 0),
      b2c_data_valid => b2c_data_valid,
      chiplink_rx_clk => chiplink_rx_clk,
      \enq_ptr_reg[0]_0\ => \enq_ptr_reg[0]\,
      \first_count_reg[4]\(4 downto 0) => \first_count_reg[4]\(4 downto 0),
      \format_r_reg[1]\(1 downto 0) => \format_r_reg[1]\(1 downto 0),
      \format_r_reg[2]\ => \format_r_reg[2]\,
      \hqd/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqd/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqd/fq/ram/ram_ext/ram_reg_0\ => fq_n_5,
      \hqd/fq/ram/ram_ext/ram_reg_1\(9 downto 0) => \hqd/fq/ram/ram_ext/ram_reg_0\(9 downto 0),
      maybe_full_reg_0 => io_deq_q_n_1,
      maybe_full_reg_1 => \^ram_reg[3]\,
      maybe_full_reg_2(0) => p_2_in,
      \ram_reg[3]\ => fq_n_11,
      ready_reg => ready_reg,
      ready_reg_reg => ready_reg_reg,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
io_deq_q: entity work.meisha_chiplink_master_0_1_FPGA_Queue_6_108
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      O(2 downto 0) => O(2 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \b2c_data_concat_reg[15]\(9 downto 3) => fq_io_deq_bits(15 downto 9),
      \b2c_data_concat_reg[15]\(2 downto 0) => fq_io_deq_bits(5 downto 3),
      chiplink_rx_clk => chiplink_rx_clk,
      \deq_ptr_reg[4]\(0) => p_2_in,
      maybe_full_reg_0 => fq_n_11,
      \mem_0_reg[15]\(9 downto 0) => \mem_0_reg[15]\(9 downto 0),
      ram_out_valid_reg => fq_n_5,
      \ram_reg[3]_0\ => \^ram_reg[3]\,
      \ram_reg[3]_1\ => io_deq_q_n_1,
      ready_reg => ready_reg,
      ready_reg_0 => ready_reg_0,
      ready_reg_reg => ready_reg_reg_0,
      \rx_d_reg[0]\(0) => \rx_d_reg[0]\(0),
      \rx_d_reg[11]\(3 downto 0) => \rx_d_reg[11]\(3 downto 0),
      \rx_d_reg[11]_0\(3 downto 0) => \rx_d_reg[11]_0\(3 downto 0),
      \rx_d_reg[15]\(3 downto 0) => \rx_d_reg[15]\(3 downto 0),
      \rx_d_reg[15]_0\(3 downto 0) => \rx_d_reg[15]_0\(3 downto 0),
      \rx_d_reg[19]\(3 downto 0) => \rx_d_reg[19]\(3 downto 0),
      \rx_d_reg[19]_0\(3 downto 0) => \rx_d_reg[19]_0\(3 downto 0),
      \rx_d_reg[5]\ => \rx_d_reg[5]\,
      \rx_d_reg[7]\(2 downto 0) => \rx_d_reg[7]\(2 downto 0),
      \rx_d_reg[7]_0\(3 downto 0) => \rx_d_reg[7]_0\(3 downto 0),
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_HellaQueue_60 is
  port (
    \hqe/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    maybe_full_reg : out STD_LOGIC;
    hqe_io_deq_bits : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hqe/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_e_reg[5]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_e_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_e_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    ready_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_reg_reg : in STD_LOGIC;
    \rx_e_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_GEN_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    b2c_data_valid : in STD_LOGIC;
    \first_count_reg[0]\ : in STD_LOGIC;
    \format_r_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_reg_reg_0 : in STD_LOGIC;
    ready_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_e_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_HellaQueue_60 : entity is "FPGA_HellaQueue";
end meisha_chiplink_master_0_1_FPGA_HellaQueue_60;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_HellaQueue_60 is
  signal fq_n_11 : STD_LOGIC;
  signal fq_n_5 : STD_LOGIC;
  signal io_deq_q_n_2 : STD_LOGIC;
  signal \^maybe_full_reg\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
begin
  maybe_full_reg <= \^maybe_full_reg\;
fq: entity work.meisha_chiplink_master_0_1_FPGA_HellaFlowQueue
     port map (
      E(0) => E(0),
      Q(4 downto 0) => \hqe/fq/ram/ram_ext/ram_reg_0\(4 downto 0),
      \_GEN_9\(1 downto 0) => \_GEN_9\(1 downto 0),
      \b2c_data_concat_reg[2]\(0) => Q(0),
      b2c_data_valid => b2c_data_valid,
      chiplink_rx_clk => chiplink_rx_clk,
      \first_count_reg[0]\ => \first_count_reg[0]\,
      \format_r_reg[2]\(0) => \format_r_reg[2]\(0),
      \hqe/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqe/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqe/fq/ram/ram_ext/ram_reg_0\ => fq_n_5,
      maybe_full_reg_0 => fq_n_11,
      maybe_full_reg_1 => io_deq_q_n_2,
      maybe_full_reg_2 => \^maybe_full_reg\,
      maybe_full_reg_3(0) => p_2_in,
      ready_reg => ready_reg,
      ready_reg_reg => ready_reg_reg,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
io_deq_q: entity work.meisha_chiplink_master_0_1_FPGA_Queue_6
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DOBDO(0) => DOBDO(0),
      O(2 downto 0) => O(2 downto 0),
      Q(0) => Q(1),
      S(2 downto 0) => S(2 downto 0),
      chiplink_rx_clk => chiplink_rx_clk,
      \deq_ptr_reg[4]\(0) => p_2_in,
      hqe_io_deq_bits(0) => hqe_io_deq_bits(0),
      maybe_full_reg_0 => \^maybe_full_reg\,
      maybe_full_reg_1 => io_deq_q_n_2,
      maybe_full_reg_2 => fq_n_11,
      ram_out_valid_reg => fq_n_5,
      ready_reg => ready_reg,
      ready_reg_0 => ready_reg_0,
      ready_reg_reg => ready_reg_reg_0,
      \rx_e_reg[0]\(0) => \rx_e_reg[0]\(0),
      \rx_e_reg[11]\(3 downto 0) => \rx_e_reg[11]\(3 downto 0),
      \rx_e_reg[11]_0\(3 downto 0) => \rx_e_reg[11]_0\(3 downto 0),
      \rx_e_reg[15]\(3 downto 0) => \rx_e_reg[15]\(3 downto 0),
      \rx_e_reg[15]_0\(3 downto 0) => \rx_e_reg[15]_0\(3 downto 0),
      \rx_e_reg[19]\(3 downto 0) => \rx_e_reg[19]\(3 downto 0),
      \rx_e_reg[19]_0\(3 downto 0) => \rx_e_reg[19]_0\(3 downto 0),
      \rx_e_reg[5]\ => \rx_e_reg[5]\,
      \rx_e_reg[7]\(2 downto 0) => \rx_e_reg[7]\(2 downto 0),
      \rx_e_reg[7]_0\(3 downto 0) => \rx_e_reg[7]_0\(3 downto 0),
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_SinkD is
  port (
    ram_denied : out STD_LOGIC;
    \elts_1_data_reg[16]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \elts_1_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \free_reg[3]\ : out STD_LOGIC;
    sinkD_io_a_tlSource_bits : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \free_reg[2]\ : out STD_LOGIC;
    \free_reg[1]\ : out STD_LOGIC;
    \elts_0_beats_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_3_reg[0]\ : out STD_LOGIC;
    xbar_auto_in_d_ready : out STD_LOGIC;
    p_231_in : out STD_LOGIC;
    \elts_0_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \free_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \free_reg[0]\ : out STD_LOGIC;
    \free_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \free_reg[0]_0\ : out STD_LOGIC;
    \free_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_2\ : out STD_LOGIC;
    \free_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_4\ : out STD_LOGIC;
    \free_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_6\ : out STD_LOGIC;
    \free_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_8\ : out STD_LOGIC;
    \free_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_10\ : out STD_LOGIC;
    \free_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[0]_12\ : out STD_LOGIC;
    relack : out STD_LOGIC;
    \free_reg[7]\ : out STD_LOGIC;
    \free_reg[6]\ : out STD_LOGIC;
    \free_reg[5]\ : out STD_LOGIC;
    \free_reg[4]_0\ : out STD_LOGIC;
    sinkD_io_q_bits_last : out STD_LOGIC;
    \free_reg[7]_0\ : out STD_LOGIC;
    \free_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \free_reg[1]_1\ : out STD_LOGIC;
    \elts_1_beats_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_auto_mbypass_out_d_bits_denied : in STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_size_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_1 : in STD_LOGIC;
    \cam_d_0_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    state_0_reg : in STD_LOGIC;
    full : in STD_LOGIC;
    bypass_reg_rep : in STD_LOGIC;
    valid_1_reg : in STD_LOGIC;
    resetn : in STD_LOGIC;
    d_drop : in STD_LOGIC;
    \elts_1_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    header : in STD_LOGIC_VECTOR ( 15 downto 0 );
    d_io_deq_bits_denied : in STD_LOGIC;
    \free_reg[0]_13\ : in STD_LOGIC;
    \free_reg[3]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    a_first_reg : in STD_LOGIC;
    \free_reg[0]_14\ : in STD_LOGIC;
    \free_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cdc_reg_reg[15]\ : in STD_LOGIC;
    a_first_reg_0 : in STD_LOGIC;
    \r_4_reg[2]\ : in STD_LOGIC;
    \free_reg[0]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_first_reg_1 : in STD_LOGIC;
    \free_reg[0]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_first_reg_2 : in STD_LOGIC;
    \free_reg[0]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_first_reg_3 : in STD_LOGIC;
    \free_reg[0]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_first_reg_4 : in STD_LOGIC;
    \free_reg[0]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_first_reg_5 : in STD_LOGIC;
    \free_reg[0]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_reg : in STD_LOGIC;
    sinkD_io_q_valid : in STD_LOGIC;
    \saved_opcode_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    repeat_bundleIn_0_d_bits_data_mux_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    atomics_auto_in_d_bits_data : in STD_LOGIC_VECTOR ( 29 downto 0 );
    repeat_index : in STD_LOGIC;
    chiplink_auto_mbypass_out_d_bits_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \saved_param_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : in STD_LOGIC;
    \free_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_SinkD : entity is "FPGA_SinkD";
end meisha_chiplink_master_0_1_FPGA_SinkD;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_SinkD is
  signal \_d_last_T\ : STD_LOGIC;
  signal \d_last_counter_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal d_n_48 : STD_LOGIC;
  signal d_n_49 : STD_LOGIC;
  signal \elts_0_data[12]_i_2_n_0\ : STD_LOGIC;
  signal elts_1_last_i_3_n_0 : STD_LOGIC;
  signal \free[7]_i_6_n_0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \elts_0_data[12]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \free[7]_i_6\ : label is "soft_lutpair290";
begin
d_RnM: entity work.meisha_chiplink_master_0_1_FPGA_Queue_5
     port map (
      D(4 downto 0) => D(4 downto 0),
      E(0) => \_d_last_T\,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      a_first_reg => a_first_reg,
      a_first_reg_0 => a_first_reg_0,
      a_first_reg_1 => a_first_reg_1,
      a_first_reg_2 => a_first_reg_2,
      a_first_reg_3 => a_first_reg_3,
      a_first_reg_4 => a_first_reg_4,
      a_first_reg_5 => a_first_reg_5,
      atomics_auto_in_d_bits_data(29 downto 0) => atomics_auto_in_d_bits_data(29 downto 0),
      bypass_reg_rep => bypass_reg_rep,
      \cam_d_0_data_reg[31]\(31 downto 0) => \cam_d_0_data_reg[31]\(31 downto 0),
      \cdc_reg_reg[15]\ => \cdc_reg_reg[15]\,
      chiplink_auto_mbypass_out_d_bits_denied => chiplink_auto_mbypass_out_d_bits_denied,
      chiplink_auto_mbypass_out_d_bits_size(2 downto 0) => chiplink_auto_mbypass_out_d_bits_size(2 downto 0),
      clk => clk,
      \counter_3_reg[0]\ => \counter_3_reg[0]\,
      d_drop => d_drop,
      d_io_deq_bits_denied => d_io_deq_bits_denied,
      \d_last_counter_reg[3]\(3 downto 0) => p_0_in_0(3 downto 0),
      \d_last_counter_reg[3]_0\(3 downto 0) => \d_last_counter_reg__0\(3 downto 0),
      \d_last_counter_reg[3]_1\ => elts_1_last_i_3_n_0,
      \elts_0_beats_reg[4]\(1 downto 0) => \elts_0_beats_reg[4]\(1 downto 0),
      \elts_0_data_reg[31]\(31 downto 0) => \elts_0_data_reg[31]\(31 downto 0),
      \elts_1_beats_reg[0]\(0) => \elts_1_beats_reg[0]\(0),
      \elts_1_data_reg[13]\ => sinkD_io_a_tlSource_bits(3),
      \elts_1_data_reg[14]\ => sinkD_io_a_tlSource_bits(4),
      \elts_1_data_reg[15]\ => sinkD_io_a_tlSource_bits(5),
      \elts_1_data_reg[16]\ => \elts_1_data_reg[16]\,
      \elts_1_data_reg[31]\(31 downto 0) => \elts_1_data_reg[31]\(31 downto 0),
      \elts_1_data_reg[31]_0\(31 downto 0) => \elts_1_data_reg[31]_0\(31 downto 0),
      \free_reg[0]\ => sinkD_io_a_tlSource_bits(1),
      \free_reg[0]_0\ => \free_reg[0]\,
      \free_reg[0]_1\ => \free_reg[0]_0\,
      \free_reg[0]_10\(0) => \free_reg[0]_9\(0),
      \free_reg[0]_11\ => \free_reg[0]_10\,
      \free_reg[0]_12\(0) => \free_reg[0]_11\(0),
      \free_reg[0]_13\ => \free_reg[0]_12\,
      \free_reg[0]_14\ => \free_reg[0]_13\,
      \free_reg[0]_15\ => \free_reg[0]_14\,
      \free_reg[0]_16\(0) => \free_reg[0]_15\(0),
      \free_reg[0]_17\(0) => \free_reg[0]_16\(0),
      \free_reg[0]_18\(0) => \free_reg[0]_17\(0),
      \free_reg[0]_19\(0) => \free_reg[0]_18\(0),
      \free_reg[0]_2\(0) => \free_reg[0]_1\(0),
      \free_reg[0]_20\(0) => \free_reg[0]_19\(0),
      \free_reg[0]_21\(0) => \free_reg[0]_20\(0),
      \free_reg[0]_3\ => \free_reg[0]_2\,
      \free_reg[0]_4\(0) => \free_reg[0]_3\(0),
      \free_reg[0]_5\ => \free_reg[0]_4\,
      \free_reg[0]_6\(0) => \free_reg[0]_5\(0),
      \free_reg[0]_7\ => \free_reg[0]_6\,
      \free_reg[0]_8\(0) => \free_reg[0]_7\(0),
      \free_reg[0]_9\ => \free_reg[0]_8\,
      \free_reg[1]\ => sinkD_io_a_tlSource_bits(2),
      \free_reg[1]_0\ => sinkD_io_a_tlSource_bits(0),
      \free_reg[1]_1\ => \free_reg[1]\,
      \free_reg[1]_2\ => relack,
      \free_reg[1]_3\(1 downto 0) => \free_reg[1]_0\(1 downto 0),
      \free_reg[1]_4\ => \free_reg[1]_1\,
      \free_reg[1]_5\(1 downto 0) => \free_reg[1]_2\(1 downto 0),
      \free_reg[2]\ => \free_reg[2]\,
      \free_reg[3]\ => \free_reg[3]\,
      \free_reg[3]_0\(1 downto 0) => \free_reg[3]_0\(1 downto 0),
      \free_reg[3]_1\(1 downto 0) => \free_reg[3]_1\(1 downto 0),
      \free_reg[4]\(2 downto 0) => \free_reg[4]\(2 downto 0),
      \free_reg[4]_0\ => \free_reg[4]_0\,
      \free_reg[4]_1\(2 downto 0) => \free_reg[4]_1\(2 downto 0),
      \free_reg[5]\ => \free_reg[5]\,
      \free_reg[6]\ => \free_reg[6]\,
      \free_reg[7]\ => \free_reg[7]\,
      \free_reg[7]_0\ => \free_reg[7]_0\,
      full => full,
      full_reg => full_reg,
      header(15 downto 0) => header(15 downto 0),
      p_0_in => p_0_in,
      p_231_in => p_231_in,
      \r_4_reg[2]\ => \r_4_reg[2]\,
      ram_denied => ram_denied,
      repeat_bundleIn_0_d_bits_data_mux_0(29 downto 0) => repeat_bundleIn_0_d_bits_data_mux_0(29 downto 0),
      repeat_index => repeat_index,
      resetn => resetn,
      \saved_opcode_reg[2]\(2 downto 0) => \saved_opcode_reg[2]\(2 downto 0),
      \saved_param_reg[1]\(1 downto 0) => \saved_param_reg[1]\(1 downto 0),
      \saved_size_reg[2]\(0) => \saved_size_reg[2]\(0),
      \saved_source_reg[5]\(5 downto 0) => \saved_source_reg[5]\(5 downto 0),
      sinkD_io_q_bits_last => sinkD_io_q_bits_last,
      sinkD_io_q_valid => sinkD_io_q_valid,
      state_0_reg => state_0_reg,
      \state_reg[0]\ => d_n_49,
      \state_reg[0]_0\ => \state_reg_n_0_[0]\,
      \state_reg[1]\ => d_n_48,
      \state_reg[1]_0\ => \state_reg_n_0_[1]\,
      \state_reg[1]_1\ => \elts_0_data[12]_i_2_n_0\,
      \state_reg[1]_2\ => \free[7]_i_6_n_0\,
      valid_1 => valid_1,
      valid_1_reg => valid_1_reg,
      xbar_auto_in_d_ready => xbar_auto_in_d_ready
    );
\d_last_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_d_last_T\,
      D => p_0_in_0(0),
      Q => \d_last_counter_reg__0\(0),
      R => SR(0)
    );
\d_last_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_d_last_T\,
      D => p_0_in_0(1),
      Q => \d_last_counter_reg__0\(1),
      R => SR(0)
    );
\d_last_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_d_last_T\,
      D => p_0_in_0(2),
      Q => \d_last_counter_reg__0\(2),
      R => SR(0)
    );
\d_last_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_d_last_T\,
      D => p_0_in_0(3),
      Q => \d_last_counter_reg__0\(3),
      R => SR(0)
    );
\elts_0_data[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      O => \elts_0_data[12]_i_2_n_0\
    );
elts_1_last_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \d_last_counter_reg__0\(3),
      I1 => \d_last_counter_reg__0\(2),
      I2 => \d_last_counter_reg__0\(0),
      I3 => \d_last_counter_reg__0\(1),
      O => elts_1_last_i_3_n_0
    );
\free[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      O => \free[7]_i_6_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_n_49,
      Q => \state_reg_n_0_[0]\,
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_n_48,
      Q => \state_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_SourceA is
  port (
    \beatsLeft_reg[1]\ : out STD_LOGIC;
    \cam_a_0_bits_source_reg[0]\ : out STD_LOGIC;
    \cam_a_0_bits_mask_reg[2]\ : out STD_LOGIC;
    \q_last_count_reg[4]_0\ : out STD_LOGIC;
    \free_reg[7]\ : out STD_LOGIC;
    \free_reg[1]\ : out STD_LOGIC;
    a_first_reg_0 : out STD_LOGIC;
    a_first_reg_1 : out STD_LOGIC;
    divertprobes_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bundleOut_0_a_bits_data_rdata_0_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_in : out STD_LOGIC;
    \saved_address_reg[0]\ : out STD_LOGIC;
    \shift_reg[23]\ : out STD_LOGIC;
    \cam_a_0_bits_data_reg[34]\ : out STD_LOGIC;
    \bundleOut_0_a_bits_data_rdata_0_reg[21]\ : out STD_LOGIC;
    \saved_size_reg[0]\ : out STD_LOGIC;
    \saved_size_reg[1]\ : out STD_LOGIC;
    \saved_opcode_reg[2]\ : out STD_LOGIC;
    \cam_a_0_lut_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_2_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    fixer_1_auto_in_a_bits_param : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_a_0_bits_source_reg[2]\ : out STD_LOGIC;
    repeat_sel_sel_sources_59_reg : out STD_LOGIC;
    \cam_a_0_bits_address_reg[31]\ : out STD_LOGIC;
    \cam_a_0_bits_address_reg[28]\ : out STD_LOGIC;
    repeat_sel_sel_sources_31_reg : out STD_LOGIC;
    \_wide_T\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \_GEN_4\ : out STD_LOGIC;
    \_GEN_6\ : out STD_LOGIC;
    \cam_a_0_bits_mask_reg[7]\ : out STD_LOGIC;
    cam_a_0_fifoId : out STD_LOGIC;
    \saved_opcode_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    a_isSupported : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    hints_auto_in_a_bits_mask : out STD_LOGIC_VECTOR ( 7 downto 0 );
    chiplink_auto_mbypass_out_a_bits_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cam_a_0_bits_mask_reg[6]\ : out STD_LOGIC;
    \cam_a_0_bits_mask_reg[6]_0\ : out STD_LOGIC;
    \cam_a_0_bits_mask_reg[6]_1\ : out STD_LOGIC;
    repeat_sel_sel_sources_39_reg : out STD_LOGIC;
    repeat_sel_sel_sources_1_reg : out STD_LOGIC;
    repeat_sel_sel_sources_3_reg : out STD_LOGIC;
    repeat_sel_sel_sources_5_reg : out STD_LOGIC;
    repeat_sel_sel_sources_7_reg : out STD_LOGIC;
    repeat_sel_sel_sources_9_reg : out STD_LOGIC;
    repeat_sel_sel_sources_11_reg : out STD_LOGIC;
    repeat_sel_sel_sources_13_reg : out STD_LOGIC;
    repeat_sel_sel_sources_15_reg : out STD_LOGIC;
    repeat_sel_sel_sources_17_reg : out STD_LOGIC;
    repeat_sel_sel_sources_19_reg : out STD_LOGIC;
    repeat_sel_sel_sources_21_reg : out STD_LOGIC;
    repeat_sel_sel_sources_23_reg : out STD_LOGIC;
    repeat_sel_sel_sources_25_reg : out STD_LOGIC;
    repeat_sel_sel_sources_27_reg : out STD_LOGIC;
    repeat_sel_sel_sources_29_reg : out STD_LOGIC;
    repeat_sel_sel_sources_31_reg_0 : out STD_LOGIC;
    repeat_sel_sel_sources_31_reg_1 : out STD_LOGIC;
    repeat_sel_sel_sources_33_reg : out STD_LOGIC;
    repeat_sel_sel_sources_35_reg : out STD_LOGIC;
    repeat_sel_sel_sources_37_reg : out STD_LOGIC;
    repeat_sel_sel_sources_39_reg_0 : out STD_LOGIC;
    repeat_sel_sel_sources_41_reg : out STD_LOGIC;
    repeat_sel_sel_sources_43_reg : out STD_LOGIC;
    repeat_sel_sel_sources_45_reg : out STD_LOGIC;
    repeat_sel_sel_sources_47_reg : out STD_LOGIC;
    repeat_sel_sel_sources_49_reg : out STD_LOGIC;
    repeat_sel_sel_sources_51_reg : out STD_LOGIC;
    repeat_sel_sel_sources_53_reg : out STD_LOGIC;
    repeat_sel_sel_sources_55_reg : out STD_LOGIC;
    repeat_sel_sel_sources_57_reg : out STD_LOGIC;
    repeat_sel_sel_sources_59_reg_0 : out STD_LOGIC;
    repeat_sel_sel_sources_61_reg : out STD_LOGIC;
    repeat_sel_sel_sources_63_reg : out STD_LOGIC;
    count_reg : out STD_LOGIC;
    repeat_sel_sel_sources_62_reg : out STD_LOGIC;
    repeat_sel_sel_sources_60_reg : out STD_LOGIC;
    repeat_sel_sel_sources_58_reg : out STD_LOGIC;
    repeat_sel_sel_sources_56_reg : out STD_LOGIC;
    repeat_sel_sel_sources_54_reg : out STD_LOGIC;
    repeat_sel_sel_sources_52_reg : out STD_LOGIC;
    repeat_sel_sel_sources_50_reg : out STD_LOGIC;
    repeat_sel_sel_sources_48_reg : out STD_LOGIC;
    repeat_sel_sel_sources_46_reg : out STD_LOGIC;
    repeat_sel_sel_sources_44_reg : out STD_LOGIC;
    repeat_sel_sel_sources_42_reg : out STD_LOGIC;
    repeat_sel_sel_sources_40_reg : out STD_LOGIC;
    repeat_sel_sel_sources_38_reg : out STD_LOGIC;
    repeat_sel_sel_sources_36_reg : out STD_LOGIC;
    repeat_sel_sel_sources_34_reg : out STD_LOGIC;
    repeat_sel_sel_sources_32_reg : out STD_LOGIC;
    repeat_sel_sel_sources_30_reg : out STD_LOGIC;
    repeat_sel_sel_sources_28_reg : out STD_LOGIC;
    repeat_sel_sel_sources_26_reg : out STD_LOGIC;
    repeat_sel_sel_sources_24_reg : out STD_LOGIC;
    repeat_sel_sel_sources_22_reg : out STD_LOGIC;
    repeat_sel_sel_sources_20_reg : out STD_LOGIC;
    repeat_sel_sel_sources_18_reg : out STD_LOGIC;
    repeat_sel_sel_sources_16_reg : out STD_LOGIC;
    repeat_sel_sel_sources_14_reg : out STD_LOGIC;
    repeat_sel_sel_sources_12_reg : out STD_LOGIC;
    repeat_sel_sel_sources_10_reg : out STD_LOGIC;
    repeat_sel_sel_sources_8_reg : out STD_LOGIC;
    repeat_sel_sel_sources_6_reg : out STD_LOGIC;
    repeat_sel_sel_sources_4_reg : out STD_LOGIC;
    repeat_sel_sel_sources_2_reg : out STD_LOGIC;
    repeat_sel_sel_sources_0_reg : out STD_LOGIC;
    divertprobes_reg_0 : out STD_LOGIC;
    \stall_counter_reg[2]\ : out STD_LOGIC;
    \stall_counter_reg[3]\ : out STD_LOGIC;
    \stall_counter_reg[0]\ : out STD_LOGIC;
    chiplink_auto_mbypass_out_a_bits_param : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mbypass_auto_in_1_a_bits_source : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cam_a_0_bits_address_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_auto_mbypass_out_a_bits_data : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \stalls_id_3_reg[1]\ : out STD_LOGIC;
    \stalls_id_5_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \stalls_id_5_reg[1]_0\ : out STD_LOGIC;
    \a_first_counter_reg[2]\ : out STD_LOGIC;
    \stalls_id_5_reg[0]\ : out STD_LOGIC;
    \saved_opcode_reg[2]_0\ : out STD_LOGIC;
    full_reg : out STD_LOGIC;
    flight_97_reg : out STD_LOGIC;
    flight_98_reg : out STD_LOGIC;
    flight_99_reg : out STD_LOGIC;
    flight_100_reg : out STD_LOGIC;
    \saved_opcode_reg[2]_1\ : out STD_LOGIC;
    fixer_1_auto_in_a_bits_source : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_opcode_reg[2]_2\ : out STD_LOGIC;
    \cam_a_0_bits_address_reg[30]\ : out STD_LOGIC;
    \stalls_id_5_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \stalls_id_5_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_opcode_reg[2]_3\ : out STD_LOGIC;
    \a_repeater_io_repeat_counter_reg[0]\ : out STD_LOGIC;
    \cam_a_0_bits_size_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_repeater_io_repeat_counter_reg[1]\ : out STD_LOGIC;
    fixer_1_auto_in_a_bits_opcode : out STD_LOGIC_VECTOR ( 0 to 0 );
    fixer_1_auto_in_a_bits_address : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \cam_a_0_bits_source_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_a_0_bits_source_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[3]\ : out STD_LOGIC;
    \free_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \free_reg[3]_1\ : out STD_LOGIC;
    \free_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \free_reg[4]\ : out STD_LOGIC;
    \free_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[7]_0\ : out STD_LOGIC;
    \free_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[7]_1\ : out STD_LOGIC;
    \free_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[7]_2\ : out STD_LOGIC;
    \free_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[7]_3\ : out STD_LOGIC;
    \free_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[7]_4\ : out STD_LOGIC;
    \free_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[7]_5\ : out STD_LOGIC;
    mbypass_auto_in_1_a_bits_address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_3_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mbypass_auto_in_1_a_bits_data : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \state_reg[3]\ : out STD_LOGIC;
    \q_last_count_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_last_count_reg[0]_0\ : out STD_LOGIC;
    header : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \saved_size_reg[0]_0\ : out STD_LOGIC;
    \saved_size_reg[1]_0\ : out STD_LOGIC;
    \saved_size_reg[2]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \cam_s_0_state_reg[0]\ : in STD_LOGIC;
    latch : in STD_LOGIC;
    resetn : in STD_LOGIC;
    valid_reg : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    fixer_1_auto_in_a_ready : in STD_LOGIC;
    full_reg_0 : in STD_LOGIC;
    bypass_reg_rep : in STD_LOGIC;
    bypass_reg_rep_0 : in STD_LOGIC;
    saved_address : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \saved_address_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bundleOut_0_a_bits_data_rdata_written_once : in STD_LOGIC;
    bundleOut_0_a_bits_mask_rdata_written_once : in STD_LOGIC;
    \cam_s_0_state_reg[0]_0\ : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    muxStateEarly_1 : in STD_LOGIC;
    bundleOut_0_a_bits_mask_rdata_written_once_reg : in STD_LOGIC;
    \bundleOut_0_a_bits_mask_rdata_0_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_1 : in STD_LOGIC;
    repeat_sel_sel_sources_3 : in STD_LOGIC;
    repeat_sel_sel_sources_5 : in STD_LOGIC;
    repeat_sel_sel_sources_7 : in STD_LOGIC;
    repeat_sel_sel_sources_9 : in STD_LOGIC;
    repeat_sel_sel_sources_11 : in STD_LOGIC;
    repeat_sel_sel_sources_13 : in STD_LOGIC;
    repeat_sel_sel_sources_15 : in STD_LOGIC;
    repeat_sel_sel_sources_17 : in STD_LOGIC;
    repeat_sel_sel_sources_19 : in STD_LOGIC;
    repeat_sel_sel_sources_21 : in STD_LOGIC;
    repeat_sel_sel_sources_23 : in STD_LOGIC;
    repeat_sel_sel_sources_25 : in STD_LOGIC;
    repeat_sel_sel_sources_27 : in STD_LOGIC;
    repeat_sel_sel_sources_29 : in STD_LOGIC;
    repeat_sel_sel_sources_31 : in STD_LOGIC;
    repeat_sel_sel_sources_33 : in STD_LOGIC;
    repeat_sel_sel_sources_35 : in STD_LOGIC;
    repeat_sel_sel_sources_37 : in STD_LOGIC;
    repeat_sel_sel_sources_39 : in STD_LOGIC;
    repeat_sel_sel_sources_41 : in STD_LOGIC;
    repeat_sel_sel_sources_43 : in STD_LOGIC;
    repeat_sel_sel_sources_45 : in STD_LOGIC;
    repeat_sel_sel_sources_47 : in STD_LOGIC;
    repeat_sel_sel_sources_49 : in STD_LOGIC;
    repeat_sel_sel_sources_51 : in STD_LOGIC;
    repeat_sel_sel_sources_53 : in STD_LOGIC;
    repeat_sel_sel_sources_55 : in STD_LOGIC;
    repeat_sel_sel_sources_57 : in STD_LOGIC;
    repeat_sel_sel_sources_59 : in STD_LOGIC;
    repeat_sel_sel_sources_61 : in STD_LOGIC;
    repeat_sel_sel_sources_63 : in STD_LOGIC;
    repeat_sel_sel_sources_62 : in STD_LOGIC;
    repeat_sel_sel_sources_60 : in STD_LOGIC;
    repeat_sel_sel_sources_58 : in STD_LOGIC;
    repeat_sel_sel_sources_56 : in STD_LOGIC;
    repeat_sel_sel_sources_54 : in STD_LOGIC;
    repeat_sel_sel_sources_52 : in STD_LOGIC;
    repeat_sel_sel_sources_50 : in STD_LOGIC;
    repeat_sel_sel_sources_48 : in STD_LOGIC;
    repeat_sel_sel_sources_46 : in STD_LOGIC;
    repeat_sel_sel_sources_44 : in STD_LOGIC;
    repeat_sel_sel_sources_42 : in STD_LOGIC;
    repeat_sel_sel_sources_40 : in STD_LOGIC;
    repeat_sel_sel_sources_38 : in STD_LOGIC;
    repeat_sel_sel_sources_36 : in STD_LOGIC;
    repeat_sel_sel_sources_34 : in STD_LOGIC;
    repeat_sel_sel_sources_32 : in STD_LOGIC;
    repeat_sel_sel_sources_30 : in STD_LOGIC;
    repeat_sel_sel_sources_28 : in STD_LOGIC;
    repeat_sel_sel_sources_26 : in STD_LOGIC;
    repeat_sel_sel_sources_24 : in STD_LOGIC;
    repeat_sel_sel_sources_22 : in STD_LOGIC;
    repeat_sel_sel_sources_20 : in STD_LOGIC;
    repeat_sel_sel_sources_18 : in STD_LOGIC;
    repeat_sel_sel_sources_16 : in STD_LOGIC;
    repeat_sel_sel_sources_14 : in STD_LOGIC;
    repeat_sel_sel_sources_12 : in STD_LOGIC;
    repeat_sel_sel_sources_10 : in STD_LOGIC;
    repeat_sel_sel_sources_8 : in STD_LOGIC;
    repeat_sel_sel_sources_6 : in STD_LOGIC;
    repeat_sel_sel_sources_4 : in STD_LOGIC;
    repeat_sel_sel_sources_2 : in STD_LOGIC;
    repeat_sel_sel_sources_0 : in STD_LOGIC;
    divertprobes : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    \stall_counter_reg[1]\ : in STD_LOGIC;
    \state_reg[2]\ : in STD_LOGIC;
    \cdc_reg_reg[7]\ : in STD_LOGIC;
    \cdc_reg_reg[6]\ : in STD_LOGIC;
    \cdc_reg_reg[5]\ : in STD_LOGIC;
    \cdc_reg_reg[4]\ : in STD_LOGIC;
    \cam_s_0_state_reg[0]_1\ : in STD_LOGIC;
    stalls_id_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \saved_source_reg[4]\ : in STD_LOGIC;
    \saved_source_reg[3]\ : in STD_LOGIC;
    \cam_s_0_state_reg[0]_2\ : in STD_LOGIC;
    \stalls_id_6_reg[1]\ : in STD_LOGIC;
    p_29_in : in STD_LOGIC;
    p_30_in : in STD_LOGIC;
    \stalls_id_5_reg[0]_2\ : in STD_LOGIC;
    saved_source : in STD_LOGIC_VECTOR ( 3 downto 0 );
    flight_37_reg : in STD_LOGIC;
    flight_69_reg : in STD_LOGIC;
    bypass_reg_rep_1 : in STD_LOGIC;
    \stalls_id_3_reg[1]_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_address_reg[29]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_repeater_io_repeat_counter_reg[2]\ : in STD_LOGIC;
    \_a_repeater_io_repeat_T\ : in STD_LOGIC;
    a_repeater_io_repeat_counter : in STD_LOGIC_VECTOR ( 0 to 0 );
    saved_size : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \saved_size_reg[1]_1\ : in STD_LOGIC;
    bypass_reg_rep_2 : in STD_LOGIC;
    sinkD_io_a_tlSource_bits : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \free_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    \ram_source_reg[2]\ : in STD_LOGIC;
    \ram_source_reg[2]_0\ : in STD_LOGIC;
    \ram_source_reg[2]_1\ : in STD_LOGIC;
    \ram_source_reg[2]_2\ : in STD_LOGIC;
    \ram_source_reg[2]_3\ : in STD_LOGIC;
    \free_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[1]_1\ : in STD_LOGIC;
    \free_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_2\ : in STD_LOGIC;
    \ram_source_reg[2]_4\ : in STD_LOGIC;
    \free_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_source_reg[3]\ : in STD_LOGIC;
    \ram_source_reg[2]_5\ : in STD_LOGIC;
    \free_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_source_reg[3]_0\ : in STD_LOGIC;
    \free_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_source_reg[4]\ : in STD_LOGIC;
    \free_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_source_reg[3]_1\ : in STD_LOGIC;
    \free_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_source_reg[5]\ : in STD_LOGIC;
    state_1_reg : in STD_LOGIC;
    \state_reg[2]_0\ : in STD_LOGIC;
    \state_reg[2]_1\ : in STD_LOGIC;
    \state_reg[2]_2\ : in STD_LOGIC;
    \state_reg[2]_3\ : in STD_LOGIC;
    \state_reg[2]_4\ : in STD_LOGIC;
    \state_reg[2]_5\ : in STD_LOGIC;
    \state_reg[2]_6\ : in STD_LOGIC;
    \cdc_reg_reg[3]\ : in STD_LOGIC;
    \cdc_reg_reg[2]\ : in STD_LOGIC;
    \cdc_reg_reg[1]\ : in STD_LOGIC;
    \cdc_reg_reg[0]\ : in STD_LOGIC;
    \cdc_reg_reg[19]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cdc_reg_reg[20]\ : in STD_LOGIC;
    \cdc_reg_reg[4]_0\ : in STD_LOGIC;
    \cdc_reg_reg[21]\ : in STD_LOGIC;
    \cdc_reg_reg[5]_0\ : in STD_LOGIC;
    \cdc_reg_reg[23]\ : in STD_LOGIC;
    \cdc_reg_reg[7]_0\ : in STD_LOGIC;
    \cdc_reg_reg[22]\ : in STD_LOGIC;
    \cdc_reg_reg[6]_0\ : in STD_LOGIC;
    \cdc_reg_reg[15]\ : in STD_LOGIC;
    \cdc_reg_reg[14]\ : in STD_LOGIC;
    \cdc_reg_reg[13]\ : in STD_LOGIC;
    \cdc_reg_reg[12]\ : in STD_LOGIC;
    \cdc_reg_reg[31]\ : in STD_LOGIC;
    \cdc_reg_reg[11]\ : in STD_LOGIC;
    \cdc_reg_reg[30]\ : in STD_LOGIC;
    \cdc_reg_reg[10]\ : in STD_LOGIC;
    \cdc_reg_reg[29]\ : in STD_LOGIC;
    \cdc_reg_reg[9]\ : in STD_LOGIC;
    \cdc_reg_reg[28]\ : in STD_LOGIC;
    \cdc_reg_reg[8]\ : in STD_LOGIC;
    \state_reg[2]_7\ : in STD_LOGIC;
    \state_reg[2]_8\ : in STD_LOGIC;
    \state_reg[2]_9\ : in STD_LOGIC;
    \state_reg[2]_10\ : in STD_LOGIC;
    \cdc_reg_reg[10]_0\ : in STD_LOGIC;
    \cdc_reg_reg[12]_0\ : in STD_LOGIC;
    \cdc_reg_reg[5]_1\ : in STD_LOGIC;
    \cdc_reg_reg[11]_0\ : in STD_LOGIC;
    sinkD_io_c_clSource : in STD_LOGIC_VECTOR ( 15 downto 0 );
    relack : in STD_LOGIC;
    \_GEN_00\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_last_count_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_SourceA : entity is "FPGA_SourceA";
end meisha_chiplink_master_0_1_FPGA_SourceA;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_SourceA is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \_exists_T_14\ : STD_LOGIC;
  signal \_exists_T_19\ : STD_LOGIC;
  signal \_exists_T_24\ : STD_LOGIC;
  signal \_exists_T_33\ : STD_LOGIC;
  signal \_exists_T_4\ : STD_LOGIC;
  signal \_exists_T_9\ : STD_LOGIC;
  signal a_first : STD_LOGIC;
  signal \^a_first_reg_0\ : STD_LOGIC;
  signal \^a_first_reg_1\ : STD_LOGIC;
  signal acquireOk : STD_LOGIC;
  signal \^bundleout_0_a_bits_data_rdata_0_reg[21]\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_101_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_102_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_103_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_104_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_105_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_106_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_107_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_108_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_11_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_13_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_14_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_15_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_16_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_18_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_20_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_21_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_22_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_23_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_25_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_27_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_28_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_2_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_30_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_31_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_32_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_33_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_35_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_36_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_37_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_38_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_39_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_3_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_41_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_42_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_43_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_44_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_46_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_47_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_48_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_49_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_51_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_52_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_53_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_54_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_56_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_57_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_58_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_59_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_61_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_62_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_63_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_64_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_65_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_66_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_67_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_68_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_70_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_71_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_72_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_73_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_74_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_75_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_76_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_77_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_79_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_80_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_81_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_82_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_84_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_85_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_86_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_87_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_88_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_89_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_90_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_91_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_92_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_93_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_94_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_95_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_96_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_97_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_98_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address[31]_i_99_n_0\ : STD_LOGIC;
  signal \^cam_a_0_bits_address_reg[28]\ : STD_LOGIC;
  signal \^cam_a_0_bits_address_reg[30]\ : STD_LOGIC;
  signal \^cam_a_0_bits_address_reg[31]\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_100_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_100_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_100_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_100_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_17_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_17_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_17_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_17_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_19_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_19_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_19_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_19_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_24_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_24_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_24_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_24_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_26_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_26_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_26_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_26_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_29_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_29_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_29_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_29_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_34_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_34_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_34_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_34_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_40_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_40_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_40_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_40_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_45_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_45_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_45_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_45_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_50_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_50_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_50_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_50_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_55_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_55_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_55_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_55_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_60_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_60_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_60_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_60_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_69_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_69_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_69_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_69_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_78_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_78_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_78_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_78_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_7_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_83_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_83_n_1\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_83_n_2\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_83_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_address_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \^cam_a_0_bits_data_reg[34]\ : STD_LOGIC;
  signal \cam_a_0_bits_mask[0]_i_2_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_mask[1]_i_2_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_mask[2]_i_2_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_mask[3]_i_3_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_mask[4]_i_3_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_mask[5]_i_4_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_mask[6]_i_3_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_mask[7]_i_5_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_mask[7]_i_6_n_0\ : STD_LOGIC;
  signal \^cam_a_0_bits_mask_reg[2]\ : STD_LOGIC;
  signal \^cam_a_0_bits_mask_reg[6]\ : STD_LOGIC;
  signal \^cam_a_0_bits_mask_reg[6]_0\ : STD_LOGIC;
  signal \^cam_a_0_bits_mask_reg[6]_1\ : STD_LOGIC;
  signal \^cam_a_0_bits_size_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cam_a_0_bits_source[0]_i_11_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_source[0]_i_12_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_source[0]_i_13_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_source[0]_i_14_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_source[0]_i_2_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_source[0]_i_7_n_0\ : STD_LOGIC;
  signal \cam_a_0_bits_source[0]_i_8_n_0\ : STD_LOGIC;
  signal \^cam_a_0_bits_source_reg[0]\ : STD_LOGIC;
  signal \cam_a_0_bits_source_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_source_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \cam_a_0_bits_source_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \^cam_a_0_bits_source_reg[2]\ : STD_LOGIC;
  signal \^cam_a_0_fifoid\ : STD_LOGIC;
  signal cams_0_io_alloc_bits : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cams_0_io_alloc_ready : STD_LOGIC;
  signal cams_0_io_key : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cams_0_n_5 : STD_LOGIC;
  signal cams_0_n_74 : STD_LOGIC;
  signal cams_0_n_78 : STD_LOGIC;
  signal cams_0_n_81 : STD_LOGIC;
  signal cams_0_n_82 : STD_LOGIC;
  signal cams_1_io_alloc_ready : STD_LOGIC;
  signal cams_1_io_key : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cams_1_n_0 : STD_LOGIC;
  signal cams_1_n_1 : STD_LOGIC;
  signal cams_1_n_10 : STD_LOGIC;
  signal cams_1_n_11 : STD_LOGIC;
  signal cams_1_n_12 : STD_LOGIC;
  signal cams_1_n_13 : STD_LOGIC;
  signal cams_1_n_14 : STD_LOGIC;
  signal cams_1_n_15 : STD_LOGIC;
  signal cams_1_n_19 : STD_LOGIC;
  signal cams_1_n_2 : STD_LOGIC;
  signal cams_1_n_21 : STD_LOGIC;
  signal cams_1_n_3 : STD_LOGIC;
  signal cams_1_n_4 : STD_LOGIC;
  signal cams_1_n_5 : STD_LOGIC;
  signal cams_1_n_6 : STD_LOGIC;
  signal cams_1_n_7 : STD_LOGIC;
  signal cams_1_n_8 : STD_LOGIC;
  signal cams_1_n_9 : STD_LOGIC;
  signal cams_2_io_key : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cams_2_n_1 : STD_LOGIC;
  signal cams_2_n_10 : STD_LOGIC;
  signal cams_2_n_11 : STD_LOGIC;
  signal cams_2_n_12 : STD_LOGIC;
  signal cams_2_n_16 : STD_LOGIC;
  signal cams_2_n_17 : STD_LOGIC;
  signal cams_2_n_18 : STD_LOGIC;
  signal cams_2_n_19 : STD_LOGIC;
  signal cams_2_n_2 : STD_LOGIC;
  signal cams_2_n_24 : STD_LOGIC;
  signal cams_2_n_3 : STD_LOGIC;
  signal cams_2_n_5 : STD_LOGIC;
  signal cams_2_n_6 : STD_LOGIC;
  signal cams_2_n_7 : STD_LOGIC;
  signal cams_2_n_8 : STD_LOGIC;
  signal cams_2_n_9 : STD_LOGIC;
  signal cams_3_io_alloc_ready : STD_LOGIC;
  signal cams_3_io_key : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal cams_3_n_0 : STD_LOGIC;
  signal cams_3_n_11 : STD_LOGIC;
  signal cams_3_n_18 : STD_LOGIC;
  signal cams_3_n_2 : STD_LOGIC;
  signal cams_3_n_21 : STD_LOGIC;
  signal cams_3_n_22 : STD_LOGIC;
  signal cams_3_n_23 : STD_LOGIC;
  signal cams_3_n_24 : STD_LOGIC;
  signal cams_3_n_25 : STD_LOGIC;
  signal cams_3_n_26 : STD_LOGIC;
  signal cams_3_n_27 : STD_LOGIC;
  signal cams_3_n_28 : STD_LOGIC;
  signal cams_3_n_29 : STD_LOGIC;
  signal cams_3_n_3 : STD_LOGIC;
  signal cams_3_n_30 : STD_LOGIC;
  signal cams_3_n_31 : STD_LOGIC;
  signal cams_3_n_32 : STD_LOGIC;
  signal cams_3_n_33 : STD_LOGIC;
  signal cams_3_n_34 : STD_LOGIC;
  signal cams_3_n_35 : STD_LOGIC;
  signal cams_3_n_36 : STD_LOGIC;
  signal cams_3_n_4 : STD_LOGIC;
  signal cams_3_n_5 : STD_LOGIC;
  signal cams_3_n_6 : STD_LOGIC;
  signal cams_3_n_7 : STD_LOGIC;
  signal cams_3_n_8 : STD_LOGIC;
  signal cams_4_io_alloc_ready : STD_LOGIC;
  signal cams_4_io_key : STD_LOGIC_VECTOR ( 1 to 1 );
  signal cams_4_n_1 : STD_LOGIC;
  signal cams_4_n_3 : STD_LOGIC;
  signal cams_4_n_4 : STD_LOGIC;
  signal cams_4_n_6 : STD_LOGIC;
  signal cams_4_n_7 : STD_LOGIC;
  signal cams_5_io_key : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal cams_5_n_2 : STD_LOGIC;
  signal cams_5_n_4 : STD_LOGIC;
  signal cams_5_n_5 : STD_LOGIC;
  signal cams_5_n_6 : STD_LOGIC;
  signal cams_6_io_alloc_ready : STD_LOGIC;
  signal cams_6_io_key : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal cams_6_n_0 : STD_LOGIC;
  signal cams_6_n_1 : STD_LOGIC;
  signal cams_7_io_alloc_ready : STD_LOGIC;
  signal cams_7_io_key : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cams_7_n_1 : STD_LOGIC;
  signal cams_7_n_2 : STD_LOGIC;
  signal cams_7_n_23 : STD_LOGIC;
  signal cams_7_n_24 : STD_LOGIC;
  signal cams_7_n_25 : STD_LOGIC;
  signal cams_7_n_26 : STD_LOGIC;
  signal cams_7_n_27 : STD_LOGIC;
  signal cams_7_n_28 : STD_LOGIC;
  signal cams_7_n_29 : STD_LOGIC;
  signal cams_7_n_30 : STD_LOGIC;
  signal cams_7_n_31 : STD_LOGIC;
  signal cams_7_n_32 : STD_LOGIC;
  signal cams_7_n_33 : STD_LOGIC;
  signal cams_7_n_34 : STD_LOGIC;
  signal cams_7_n_35 : STD_LOGIC;
  signal cams_7_n_36 : STD_LOGIC;
  signal cams_7_n_37 : STD_LOGIC;
  signal cams_7_n_38 : STD_LOGIC;
  signal cams_7_n_5 : STD_LOGIC;
  signal cams_7_n_6 : STD_LOGIC;
  signal chiplink_auto_mbypass_out_a_bits_address : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal chiplink_auto_mbypass_out_a_bits_size : STD_LOGIC_VECTOR ( 2 to 2 );
  signal chiplink_auto_mbypass_out_a_bits_source : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data_io_data_MPORT_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_io_data_MPORT_data_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_io_data_MPORT_data_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_io_data_MPORT_data_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_reg_0_7_0_5_i_20__0_n_0\ : STD_LOGIC;
  signal \^divertprobes_reg\ : STD_LOGIC;
  signal extract_io_i_bits_address_lo : STD_LOGIC_VECTOR ( 63 downto 12 );
  signal extract_n_1 : STD_LOGIC;
  signal extract_n_2 : STD_LOGIC;
  signal extract_n_4 : STD_LOGIC;
  signal extract_n_44 : STD_LOGIC;
  signal extract_n_5 : STD_LOGIC;
  signal extract_n_52 : STD_LOGIC;
  signal extract_n_6 : STD_LOGIC;
  signal extract_n_7 : STD_LOGIC;
  signal extract_n_8 : STD_LOGIC;
  signal extract_n_82 : STD_LOGIC;
  signal extract_n_83 : STD_LOGIC;
  signal extract_n_84 : STD_LOGIC;
  signal \fixer_1/_a_id_T_9\ : STD_LOGIC;
  signal \^fixer_1_auto_in_a_bits_param\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fixer_1_auto_in_a_bits_source\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^free_reg[7]\ : STD_LOGIC;
  signal \^free_reg[7]_0\ : STD_LOGIC;
  signal \^free_reg[7]_1\ : STD_LOGIC;
  signal \^free_reg[7]_2\ : STD_LOGIC;
  signal \^free_reg[7]_3\ : STD_LOGIC;
  signal \^free_reg[7]_4\ : STD_LOGIC;
  signal \^free_reg[7]_5\ : STD_LOGIC;
  signal \hints/_helpPP_T_9\ : STD_LOGIC;
  signal \io_axi4_0_araddr[28]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \^mbypass_auto_in_1_a_bits_address\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mbypass_auto_in_1_a_bits_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mbypass_auto_in_1_a_bits_param : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mbypass_auto_in_1_a_bits_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^mbypass_auto_in_1_a_bits_source\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal q_address0_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q_address0_r[11]_i_1_n_0\ : STD_LOGIC;
  signal q_address1_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q_last_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \q_last_count[4]_i_7_n_0\ : STD_LOGIC;
  signal \^q_last_count_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_last_count_reg[4]_0\ : STD_LOGIC;
  signal \q_last_count_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal r_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^r_2_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal r_3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \r_3[3]_i_1_n_0\ : STD_LOGIC;
  signal \^r_3_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal r_4 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal repeat_sel_sel_sources_15_i_2_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_23_i_2_n_0 : STD_LOGIC;
  signal \^repeat_sel_sel_sources_31_reg\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_31_reg_1\ : STD_LOGIC;
  signal repeat_sel_sel_sources_38_i_2_n_0 : STD_LOGIC;
  signal \^repeat_sel_sel_sources_39_reg\ : STD_LOGIC;
  signal repeat_sel_sel_sources_43_i_2_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_51_i_2_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_55_i_4_n_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_58_i_2_n_0 : STD_LOGIC;
  signal \^repeat_sel_sel_sources_59_reg\ : STD_LOGIC;
  signal repeat_sel_sel_sources_60_i_3_n_0 : STD_LOGIC;
  signal \saved_address[31]_i_3_n_0\ : STD_LOGIC;
  signal \saved_address[31]_i_4_n_0\ : STD_LOGIC;
  signal \saved_address[31]_i_5_n_0\ : STD_LOGIC;
  signal \saved_address_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \^saved_size_reg[0]\ : STD_LOGIC;
  signal \^saved_size_reg[1]\ : STD_LOGIC;
  signal \^shift_reg[23]\ : STD_LOGIC;
  signal source_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^stall_counter_reg[3]\ : STD_LOGIC;
  signal \^stalls_id_5_reg[0]\ : STD_LOGIC;
  signal \^stalls_id_5_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^stalls_id_5_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^stalls_id_5_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^stalls_id_5_reg[1]_0\ : STD_LOGIC;
  signal \stalls_id_6[0]_i_10_n_0\ : STD_LOGIC;
  signal \stalls_id_6[0]_i_6_n_0\ : STD_LOGIC;
  signal \stalls_id_6[0]_i_8_n_0\ : STD_LOGIC;
  signal \stalls_id_6[0]_i_9_n_0\ : STD_LOGIC;
  signal \stalls_id_6[1]_i_4_n_0\ : STD_LOGIC;
  signal \stalls_id_6[1]_i_5_n_0\ : STD_LOGIC;
  signal \stalls_id_6_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \stalls_id_6_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \stalls_id_6_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \stalls_id_6_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal state : STD_LOGIC;
  signal \widget_1/last\ : STD_LOGIC;
  signal \widget_1/p_11_in\ : STD_LOGIC;
  signal \widget_1/p_9_in\ : STD_LOGIC;
  signal \widget_1/repeat_sel_sel_sources_14__0\ : STD_LOGIC;
  signal \widget_1/repeat_sel_sel_sources_1__0\ : STD_LOGIC;
  signal \widget_1/repeat_sel_sel_sources_2__0\ : STD_LOGIC;
  signal \widget_1/repeat_sel_sel_sources_4__0\ : STD_LOGIC;
  signal \widget_1/repeat_sel_sel_sources_9__0\ : STD_LOGIC;
  signal \NLW_cam_a_0_bits_address_reg[31]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_100_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_55_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_83_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cam_a_0_bits_address_reg[31]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_source_reg[0]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cam_a_0_bits_source_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_source_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cam_a_0_bits_source_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cam_a_0_bits_source_reg[0]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cam_a_0_bits_source_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_saved_address_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_saved_address_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stalls_id_6_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_stalls_id_6_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stalls_id_6_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_stalls_id_6_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stalls_id_6_reg[0]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_stalls_id_6_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stalls_id_6_reg[1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_stalls_id_6_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cam_a_0_bits_mask[4]_i_3\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \cam_a_0_bits_mask[5]_i_3\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \cam_a_0_bits_mask[5]_i_4\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \cam_a_0_bits_mask[6]_i_3\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \cam_a_0_bits_mask[7]_i_4\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \cam_a_0_bits_mask[7]_i_5\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \cam_a_0_bits_param[0]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \cam_a_0_bits_param[1]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \cam_a_0_bits_param[2]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \cam_a_0_bits_source[6]_i_4\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \counter[0]_i_3\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \io_axi4_0_araddr[2]_INST_0_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \io_axi4_0_arid[0]_INST_0_i_10\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \io_axi4_0_arid[0]_INST_0_i_5\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \io_axi4_0_arlen[3]_INST_0_i_4\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \io_axi4_0_arlen[3]_INST_0_i_5\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \q_address0_r[0]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \q_address0_r[12]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \q_address0_r[13]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \q_address0_r[14]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \q_address0_r[15]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \q_address0_r[16]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \q_address0_r[17]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \q_address0_r[18]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \q_address0_r[19]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \q_address0_r[1]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \q_address0_r[20]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \q_address0_r[21]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \q_address0_r[22]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \q_address0_r[23]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \q_address0_r[24]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \q_address0_r[25]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \q_address0_r[26]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \q_address0_r[27]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \q_address0_r[28]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \q_address0_r[29]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \q_address0_r[30]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \q_address0_r[31]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \q_address1_r[10]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \q_address1_r[11]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \q_address1_r[12]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \q_address1_r[2]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \q_address1_r[30]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \q_address1_r[31]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \q_address1_r[5]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \q_address1_r[6]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \q_address1_r[7]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \q_address1_r[8]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \q_address1_r[9]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \q_last_count[0]_i_4\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \q_last_count[4]_i_5\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \q_last_count[4]_i_7\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \r_1[0]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \r_1[1]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \r_1[2]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \r_2[0]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \r_2[1]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \r_2[2]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \r_3[0]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \r_3[1]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \r_3[2]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \r_3[3]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \r_4[0]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \r_4[1]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \r_4[2]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \ram_addr[0]_i_2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \ram_addr[1]_i_2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of repeat_sel_sel_sources_63_i_3 : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \saved_address[10]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \saved_address[11]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \saved_address[12]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \saved_address[13]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \saved_address[14]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \saved_address[15]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \saved_address[16]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \saved_address[17]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \saved_address[18]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \saved_address[19]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \saved_address[20]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \saved_address[21]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \saved_address[22]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \saved_address[23]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \saved_address[24]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \saved_address[25]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \saved_address[26]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \saved_address[27]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \saved_address[28]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \saved_address[29]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \saved_address[2]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \saved_address[3]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \saved_address[4]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \saved_address[5]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \saved_address[6]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \saved_address[7]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \saved_address[8]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \saved_address[9]_i_1\ : label is "soft_lutpair376";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  a_first_reg_0 <= \^a_first_reg_0\;
  a_first_reg_1 <= \^a_first_reg_1\;
  \bundleOut_0_a_bits_data_rdata_0_reg[21]\ <= \^bundleout_0_a_bits_data_rdata_0_reg[21]\;
  \cam_a_0_bits_address_reg[28]\ <= \^cam_a_0_bits_address_reg[28]\;
  \cam_a_0_bits_address_reg[30]\ <= \^cam_a_0_bits_address_reg[30]\;
  \cam_a_0_bits_address_reg[31]\ <= \^cam_a_0_bits_address_reg[31]\;
  \cam_a_0_bits_data_reg[34]\ <= \^cam_a_0_bits_data_reg[34]\;
  \cam_a_0_bits_mask_reg[2]\ <= \^cam_a_0_bits_mask_reg[2]\;
  \cam_a_0_bits_mask_reg[6]\ <= \^cam_a_0_bits_mask_reg[6]\;
  \cam_a_0_bits_mask_reg[6]_0\ <= \^cam_a_0_bits_mask_reg[6]_0\;
  \cam_a_0_bits_mask_reg[6]_1\ <= \^cam_a_0_bits_mask_reg[6]_1\;
  \cam_a_0_bits_size_reg[2]\(2 downto 0) <= \^cam_a_0_bits_size_reg[2]\(2 downto 0);
  \cam_a_0_bits_source_reg[0]\ <= \^cam_a_0_bits_source_reg[0]\;
  \cam_a_0_bits_source_reg[2]\ <= \^cam_a_0_bits_source_reg[2]\;
  cam_a_0_fifoId <= \^cam_a_0_fifoid\;
  divertprobes_reg <= \^divertprobes_reg\;
  fixer_1_auto_in_a_bits_param(0) <= \^fixer_1_auto_in_a_bits_param\(0);
  fixer_1_auto_in_a_bits_source(2 downto 0) <= \^fixer_1_auto_in_a_bits_source\(2 downto 0);
  \free_reg[7]\ <= \^free_reg[7]\;
  \free_reg[7]_0\ <= \^free_reg[7]_0\;
  \free_reg[7]_1\ <= \^free_reg[7]_1\;
  \free_reg[7]_2\ <= \^free_reg[7]_2\;
  \free_reg[7]_3\ <= \^free_reg[7]_3\;
  \free_reg[7]_4\ <= \^free_reg[7]_4\;
  \free_reg[7]_5\ <= \^free_reg[7]_5\;
  mbypass_auto_in_1_a_bits_address(31 downto 0) <= \^mbypass_auto_in_1_a_bits_address\(31 downto 0);
  mbypass_auto_in_1_a_bits_source(2 downto 0) <= \^mbypass_auto_in_1_a_bits_source\(2 downto 0);
  \q_last_count_reg[1]_0\(0) <= \^q_last_count_reg[1]_0\(0);
  \q_last_count_reg[4]_0\ <= \^q_last_count_reg[4]_0\;
  \r_2_reg[1]_0\(1 downto 0) <= \^r_2_reg[1]_0\(1 downto 0);
  \r_3_reg[1]_0\(0) <= \^r_3_reg[1]_0\(0);
  repeat_sel_sel_sources_31_reg <= \^repeat_sel_sel_sources_31_reg\;
  repeat_sel_sel_sources_31_reg_1 <= \^repeat_sel_sel_sources_31_reg_1\;
  repeat_sel_sel_sources_39_reg <= \^repeat_sel_sel_sources_39_reg\;
  repeat_sel_sel_sources_59_reg <= \^repeat_sel_sel_sources_59_reg\;
  \saved_size_reg[0]\ <= \^saved_size_reg[0]\;
  \saved_size_reg[1]\ <= \^saved_size_reg[1]\;
  \shift_reg[23]\ <= \^shift_reg[23]\;
  \stall_counter_reg[3]\ <= \^stall_counter_reg[3]\;
  \stalls_id_5_reg[0]\ <= \^stalls_id_5_reg[0]\;
  \stalls_id_5_reg[0]_0\(0) <= \^stalls_id_5_reg[0]_0\(0);
  \stalls_id_5_reg[0]_1\(0) <= \^stalls_id_5_reg[0]_1\(0);
  \stalls_id_5_reg[1]\(0) <= \^stalls_id_5_reg[1]\(0);
  \stalls_id_5_reg[1]_0\ <= \^stalls_id_5_reg[1]_0\;
\a_first_counter[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stalls_id_5_reg[0]\,
      I1 => \^stalls_id_5_reg[1]\(0),
      I2 => \cam_s_0_state_reg[0]_2\,
      O => \^stalls_id_5_reg[1]_0\
    );
\a_first_counter[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F0220000000000"
    )
        port map (
      I0 => \cam_s_0_state_reg[0]_1\,
      I1 => \^stalls_id_5_reg[1]\(0),
      I2 => \^stalls_id_5_reg[1]_0\,
      I3 => stalls_id_3(0),
      I4 => stalls_id_3(1),
      I5 => \saved_source_reg[3]\,
      O => \a_first_counter_reg[2]\
    );
a_first_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_n_82,
      Q => a_first,
      R => '0'
    );
\a_repeater/saved_size[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(9),
      I1 => \^divertprobes_reg\,
      I2 => r_3(0),
      I3 => bypass_reg_rep_0,
      I4 => \_GEN_00\,
      I5 => saved_size(0),
      O => \saved_size_reg[0]_0\
    );
\a_repeater/saved_size[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(10),
      I1 => \^divertprobes_reg\,
      I2 => r_3(1),
      I3 => bypass_reg_rep_0,
      I4 => \_GEN_00\,
      I5 => \saved_size_reg[1]_1\,
      O => \saved_size_reg[1]_0\
    );
\a_repeater/saved_size[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(11),
      I1 => \^divertprobes_reg\,
      I2 => r_3(2),
      I3 => bypass_reg_rep_0,
      I4 => \_GEN_00\,
      I5 => saved_size(1),
      O => \saved_size_reg[2]\
    );
\a_repeater_io_repeat_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00FFFF8AFF0000"
    )
        port map (
      I0 => \^cam_a_0_bits_size_reg[2]\(2),
      I1 => \^cam_a_0_bits_source_reg[0]\,
      I2 => \^cam_a_0_bits_mask_reg[2]\,
      I3 => \a_repeater_io_repeat_counter_reg[2]\,
      I4 => \_a_repeater_io_repeat_T\,
      I5 => a_repeater_io_repeat_counter(0),
      O => \a_repeater_io_repeat_counter_reg[0]\
    );
\a_repeater_io_repeat_counter[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A800A8A8"
    )
        port map (
      I0 => \^cam_a_0_bits_size_reg[2]\(2),
      I1 => \^cam_a_0_bits_size_reg[2]\(1),
      I2 => \^cam_a_0_bits_size_reg[2]\(0),
      I3 => \^cam_a_0_bits_source_reg[0]\,
      I4 => \^cam_a_0_bits_mask_reg[2]\,
      O => \a_repeater_io_repeat_counter_reg[1]\
    );
\beatsLeft[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F00FFFF"
    )
        port map (
      I0 => \^cam_a_0_bits_source_reg[0]\,
      I1 => \^cam_a_0_bits_mask_reg[2]\,
      I2 => \cam_s_0_state_reg[0]\,
      I3 => latch,
      I4 => resetn,
      O => \beatsLeft_reg[1]\
    );
\cam_a_0_bits_address[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => saved_address(28),
      I1 => full_reg_0,
      I2 => \cam_a_0_bits_address[31]_i_2_n_0\,
      I3 => \cam_a_0_bits_address[31]_i_3_n_0\,
      I4 => extract_io_i_bits_address_lo(30),
      I5 => bypass_reg_rep_0,
      O => \^cam_a_0_bits_address_reg[30]\
    );
\cam_a_0_bits_address[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => saved_address(29),
      I1 => full_reg_0,
      I2 => \cam_a_0_bits_address[31]_i_2_n_0\,
      I3 => \cam_a_0_bits_address[31]_i_3_n_0\,
      I4 => extract_io_i_bits_address_lo(31),
      I5 => bypass_reg_rep_0,
      O => \^cam_a_0_bits_address_reg[31]\
    );
\cam_a_0_bits_address[31]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(1),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(1),
      I3 => Q(3),
      I4 => q_address1_r(3),
      I5 => extract_io_i_bits_address_lo(34),
      O => \cam_a_0_bits_address[31]_i_101_n_0\
    );
\cam_a_0_bits_address[31]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010011110111"
    )
        port map (
      I0 => extract_io_i_bits_address_lo(30),
      I1 => extract_io_i_bits_address_lo(31),
      I2 => Q(0),
      I3 => \^a_first_reg_1\,
      I4 => \^a_first_reg_0\,
      I5 => q_address1_r(0),
      O => \cam_a_0_bits_address[31]_i_102_n_0\
    );
\cam_a_0_bits_address[31]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000305050003"
    )
        port map (
      I0 => Q(28),
      I1 => q_address0_r(28),
      I2 => extract_io_i_bits_address_lo(29),
      I3 => q_address0_r(27),
      I4 => \q_address0_r[11]_i_1_n_0\,
      I5 => Q(27),
      O => \cam_a_0_bits_address[31]_i_103_n_0\
    );
\cam_a_0_bits_address[31]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(24),
      I1 => \q_address0_r[11]_i_1_n_0\,
      I2 => q_address0_r(24),
      I3 => Q(26),
      I4 => q_address0_r(26),
      I5 => extract_io_i_bits_address_lo(25),
      O => \cam_a_0_bits_address[31]_i_104_n_0\
    );
\cam_a_0_bits_address[31]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(21),
      I1 => \q_address0_r[11]_i_1_n_0\,
      I2 => q_address0_r(21),
      I3 => Q(23),
      I4 => q_address0_r(23),
      I5 => extract_io_i_bits_address_lo(22),
      O => \cam_a_0_bits_address[31]_i_105_n_0\
    );
\cam_a_0_bits_address[31]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(18),
      I1 => \q_address0_r[11]_i_1_n_0\,
      I2 => q_address0_r(18),
      I3 => Q(20),
      I4 => q_address0_r(20),
      I5 => extract_io_i_bits_address_lo(19),
      O => \cam_a_0_bits_address[31]_i_106_n_0\
    );
\cam_a_0_bits_address[31]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(15),
      I1 => \q_address0_r[11]_i_1_n_0\,
      I2 => q_address0_r(15),
      I3 => Q(17),
      I4 => q_address0_r(17),
      I5 => extract_io_i_bits_address_lo(16),
      O => \cam_a_0_bits_address[31]_i_107_n_0\
    );
\cam_a_0_bits_address[31]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047034400"
    )
        port map (
      I0 => Q(13),
      I1 => \q_address0_r[11]_i_1_n_0\,
      I2 => q_address0_r(13),
      I3 => Q(12),
      I4 => q_address0_r(12),
      I5 => extract_io_i_bits_address_lo(14),
      O => \cam_a_0_bits_address[31]_i_108_n_0\
    );
\cam_a_0_bits_address[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => q_address1_r(31),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(31),
      O => \cam_a_0_bits_address[31]_i_11_n_0\
    );
\cam_a_0_bits_address[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => q_address1_r(31),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(31),
      O => \cam_a_0_bits_address[31]_i_13_n_0\
    );
\cam_a_0_bits_address[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(28),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(28),
      I3 => Q(30),
      I4 => q_address1_r(30),
      I5 => extract_io_i_bits_address_lo(61),
      O => \cam_a_0_bits_address[31]_i_14_n_0\
    );
\cam_a_0_bits_address[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(25),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(25),
      I3 => Q(27),
      I4 => q_address1_r(27),
      I5 => extract_io_i_bits_address_lo(58),
      O => \cam_a_0_bits_address[31]_i_15_n_0\
    );
\cam_a_0_bits_address[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(22),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(22),
      I3 => Q(24),
      I4 => q_address1_r(24),
      I5 => extract_io_i_bits_address_lo(55),
      O => \cam_a_0_bits_address[31]_i_16_n_0\
    );
\cam_a_0_bits_address[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => q_address1_r(31),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(31),
      O => \cam_a_0_bits_address[31]_i_18_n_0\
    );
\cam_a_0_bits_address[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540004000400040"
    )
        port map (
      I0 => acquireOk,
      I1 => Q(5),
      I2 => Q(4),
      I3 => \^divertprobes_reg\,
      I4 => r_1(2),
      I5 => r_1(1),
      O => \cam_a_0_bits_address[31]_i_2_n_0\
    );
\cam_a_0_bits_address[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => q_address1_r(31),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(31),
      O => \cam_a_0_bits_address[31]_i_20_n_0\
    );
\cam_a_0_bits_address[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(28),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(28),
      I3 => Q(30),
      I4 => q_address1_r(30),
      I5 => extract_io_i_bits_address_lo(61),
      O => \cam_a_0_bits_address[31]_i_21_n_0\
    );
\cam_a_0_bits_address[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(25),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(25),
      I3 => Q(27),
      I4 => q_address1_r(27),
      I5 => extract_io_i_bits_address_lo(58),
      O => \cam_a_0_bits_address[31]_i_22_n_0\
    );
\cam_a_0_bits_address[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(22),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(22),
      I3 => Q(24),
      I4 => q_address1_r(24),
      I5 => extract_io_i_bits_address_lo(55),
      O => \cam_a_0_bits_address[31]_i_23_n_0\
    );
\cam_a_0_bits_address[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => q_address1_r(31),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(31),
      O => \cam_a_0_bits_address[31]_i_25_n_0\
    );
\cam_a_0_bits_address[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => q_address1_r(31),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(31),
      O => \cam_a_0_bits_address[31]_i_27_n_0\
    );
\cam_a_0_bits_address[31]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(28),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(28),
      I3 => Q(30),
      I4 => q_address1_r(30),
      I5 => extract_io_i_bits_address_lo(61),
      O => \cam_a_0_bits_address[31]_i_28_n_0\
    );
\cam_a_0_bits_address[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \_exists_T_9\,
      I1 => \_exists_T_19\,
      I2 => \_exists_T_24\,
      I3 => \_exists_T_14\,
      I4 => \_exists_T_4\,
      I5 => \_exists_T_33\,
      O => \cam_a_0_bits_address[31]_i_3_n_0\
    );
\cam_a_0_bits_address[31]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(28),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(28),
      I3 => Q(30),
      I4 => q_address1_r(30),
      I5 => extract_io_i_bits_address_lo(61),
      O => \cam_a_0_bits_address[31]_i_30_n_0\
    );
\cam_a_0_bits_address[31]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(25),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(25),
      I3 => Q(27),
      I4 => q_address1_r(27),
      I5 => extract_io_i_bits_address_lo(58),
      O => \cam_a_0_bits_address[31]_i_31_n_0\
    );
\cam_a_0_bits_address[31]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(22),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(22),
      I3 => Q(24),
      I4 => q_address1_r(24),
      I5 => extract_io_i_bits_address_lo(55),
      O => \cam_a_0_bits_address[31]_i_32_n_0\
    );
\cam_a_0_bits_address[31]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(19),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(19),
      I3 => Q(21),
      I4 => q_address1_r(21),
      I5 => extract_io_i_bits_address_lo(52),
      O => \cam_a_0_bits_address[31]_i_33_n_0\
    );
\cam_a_0_bits_address[31]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(19),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(19),
      I3 => Q(21),
      I4 => q_address1_r(21),
      I5 => extract_io_i_bits_address_lo(52),
      O => \cam_a_0_bits_address[31]_i_35_n_0\
    );
\cam_a_0_bits_address[31]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(16),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(16),
      I3 => Q(18),
      I4 => q_address1_r(18),
      I5 => extract_io_i_bits_address_lo(49),
      O => \cam_a_0_bits_address[31]_i_36_n_0\
    );
\cam_a_0_bits_address[31]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(13),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(13),
      I3 => Q(15),
      I4 => q_address1_r(15),
      I5 => extract_io_i_bits_address_lo(46),
      O => \cam_a_0_bits_address[31]_i_37_n_0\
    );
\cam_a_0_bits_address[31]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(10),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(10),
      I3 => Q(12),
      I4 => q_address1_r(12),
      I5 => extract_io_i_bits_address_lo(43),
      O => \cam_a_0_bits_address[31]_i_38_n_0\
    );
\cam_a_0_bits_address[31]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^a_first_reg_1\,
      I1 => \^a_first_reg_0\,
      O => \cam_a_0_bits_address[31]_i_39_n_0\
    );
\cam_a_0_bits_address[31]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(28),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(28),
      I3 => Q(30),
      I4 => q_address1_r(30),
      I5 => extract_io_i_bits_address_lo(61),
      O => \cam_a_0_bits_address[31]_i_41_n_0\
    );
\cam_a_0_bits_address[31]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(25),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(25),
      I3 => Q(27),
      I4 => q_address1_r(27),
      I5 => extract_io_i_bits_address_lo(58),
      O => \cam_a_0_bits_address[31]_i_42_n_0\
    );
\cam_a_0_bits_address[31]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(22),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(22),
      I3 => Q(24),
      I4 => q_address1_r(24),
      I5 => extract_io_i_bits_address_lo(55),
      O => \cam_a_0_bits_address[31]_i_43_n_0\
    );
\cam_a_0_bits_address[31]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(19),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(19),
      I3 => Q(21),
      I4 => q_address1_r(21),
      I5 => extract_io_i_bits_address_lo(52),
      O => \cam_a_0_bits_address[31]_i_44_n_0\
    );
\cam_a_0_bits_address[31]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(19),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(19),
      I3 => Q(21),
      I4 => q_address1_r(21),
      I5 => extract_io_i_bits_address_lo(52),
      O => \cam_a_0_bits_address[31]_i_46_n_0\
    );
\cam_a_0_bits_address[31]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(16),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(16),
      I3 => Q(18),
      I4 => q_address1_r(18),
      I5 => extract_io_i_bits_address_lo(49),
      O => \cam_a_0_bits_address[31]_i_47_n_0\
    );
\cam_a_0_bits_address[31]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(13),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(13),
      I3 => Q(15),
      I4 => q_address1_r(15),
      I5 => extract_io_i_bits_address_lo(46),
      O => \cam_a_0_bits_address[31]_i_48_n_0\
    );
\cam_a_0_bits_address[31]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(10),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(10),
      I3 => Q(12),
      I4 => q_address1_r(12),
      I5 => extract_io_i_bits_address_lo(43),
      O => \cam_a_0_bits_address[31]_i_49_n_0\
    );
\cam_a_0_bits_address[31]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(28),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(28),
      I3 => Q(30),
      I4 => q_address1_r(30),
      I5 => extract_io_i_bits_address_lo(61),
      O => \cam_a_0_bits_address[31]_i_51_n_0\
    );
\cam_a_0_bits_address[31]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(25),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(25),
      I3 => Q(27),
      I4 => q_address1_r(27),
      I5 => extract_io_i_bits_address_lo(58),
      O => \cam_a_0_bits_address[31]_i_52_n_0\
    );
\cam_a_0_bits_address[31]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(22),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(22),
      I3 => Q(24),
      I4 => q_address1_r(24),
      I5 => extract_io_i_bits_address_lo(55),
      O => \cam_a_0_bits_address[31]_i_53_n_0\
    );
\cam_a_0_bits_address[31]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(19),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(19),
      I3 => Q(21),
      I4 => q_address1_r(21),
      I5 => extract_io_i_bits_address_lo(52),
      O => \cam_a_0_bits_address[31]_i_54_n_0\
    );
\cam_a_0_bits_address[31]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(25),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(25),
      I3 => Q(27),
      I4 => q_address1_r(27),
      I5 => extract_io_i_bits_address_lo(58),
      O => \cam_a_0_bits_address[31]_i_56_n_0\
    );
\cam_a_0_bits_address[31]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(22),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(22),
      I3 => Q(24),
      I4 => q_address1_r(24),
      I5 => extract_io_i_bits_address_lo(55),
      O => \cam_a_0_bits_address[31]_i_57_n_0\
    );
\cam_a_0_bits_address[31]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(19),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(19),
      I3 => Q(21),
      I4 => q_address1_r(21),
      I5 => extract_io_i_bits_address_lo(52),
      O => \cam_a_0_bits_address[31]_i_58_n_0\
    );
\cam_a_0_bits_address[31]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(16),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(16),
      I3 => Q(18),
      I4 => q_address1_r(18),
      I5 => extract_io_i_bits_address_lo(49),
      O => \cam_a_0_bits_address[31]_i_59_n_0\
    );
\cam_a_0_bits_address[31]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(16),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(16),
      I3 => Q(18),
      I4 => q_address1_r(18),
      I5 => extract_io_i_bits_address_lo(49),
      O => \cam_a_0_bits_address[31]_i_61_n_0\
    );
\cam_a_0_bits_address[31]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(13),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(13),
      I3 => Q(15),
      I4 => q_address1_r(15),
      I5 => extract_io_i_bits_address_lo(46),
      O => \cam_a_0_bits_address[31]_i_62_n_0\
    );
\cam_a_0_bits_address[31]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(10),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(10),
      I3 => Q(12),
      I4 => q_address1_r(12),
      I5 => extract_io_i_bits_address_lo(43),
      O => \cam_a_0_bits_address[31]_i_63_n_0\
    );
\cam_a_0_bits_address[31]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(7),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(7),
      I3 => Q(9),
      I4 => q_address1_r(9),
      I5 => extract_io_i_bits_address_lo(40),
      O => \cam_a_0_bits_address[31]_i_64_n_0\
    );
\cam_a_0_bits_address[31]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(7),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(7),
      I3 => Q(9),
      I4 => q_address1_r(9),
      I5 => extract_io_i_bits_address_lo(40),
      O => \cam_a_0_bits_address[31]_i_65_n_0\
    );
\cam_a_0_bits_address[31]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(4),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(4),
      I3 => Q(6),
      I4 => q_address1_r(6),
      I5 => extract_io_i_bits_address_lo(37),
      O => \cam_a_0_bits_address[31]_i_66_n_0\
    );
\cam_a_0_bits_address[31]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(1),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(1),
      I3 => Q(3),
      I4 => q_address1_r(3),
      I5 => extract_io_i_bits_address_lo(34),
      O => \cam_a_0_bits_address[31]_i_67_n_0\
    );
\cam_a_0_bits_address[31]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040044440444"
    )
        port map (
      I0 => extract_io_i_bits_address_lo(30),
      I1 => extract_io_i_bits_address_lo(31),
      I2 => Q(0),
      I3 => \^a_first_reg_1\,
      I4 => \^a_first_reg_0\,
      I5 => q_address1_r(0),
      O => \cam_a_0_bits_address[31]_i_68_n_0\
    );
\cam_a_0_bits_address[31]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(16),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(16),
      I3 => Q(18),
      I4 => q_address1_r(18),
      I5 => extract_io_i_bits_address_lo(49),
      O => \cam_a_0_bits_address[31]_i_70_n_0\
    );
\cam_a_0_bits_address[31]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(13),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(13),
      I3 => Q(15),
      I4 => q_address1_r(15),
      I5 => extract_io_i_bits_address_lo(46),
      O => \cam_a_0_bits_address[31]_i_71_n_0\
    );
\cam_a_0_bits_address[31]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(10),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(10),
      I3 => Q(12),
      I4 => q_address1_r(12),
      I5 => extract_io_i_bits_address_lo(43),
      O => \cam_a_0_bits_address[31]_i_72_n_0\
    );
\cam_a_0_bits_address[31]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(7),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(7),
      I3 => Q(9),
      I4 => q_address1_r(9),
      I5 => extract_io_i_bits_address_lo(40),
      O => \cam_a_0_bits_address[31]_i_73_n_0\
    );
\cam_a_0_bits_address[31]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(7),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(7),
      I3 => Q(9),
      I4 => q_address1_r(9),
      I5 => extract_io_i_bits_address_lo(40),
      O => \cam_a_0_bits_address[31]_i_74_n_0\
    );
\cam_a_0_bits_address[31]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(4),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(4),
      I3 => Q(6),
      I4 => q_address1_r(6),
      I5 => extract_io_i_bits_address_lo(37),
      O => \cam_a_0_bits_address[31]_i_75_n_0\
    );
\cam_a_0_bits_address[31]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(1),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(1),
      I3 => Q(3),
      I4 => q_address1_r(3),
      I5 => extract_io_i_bits_address_lo(34),
      O => \cam_a_0_bits_address[31]_i_76_n_0\
    );
\cam_a_0_bits_address[31]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020022220222"
    )
        port map (
      I0 => extract_io_i_bits_address_lo(30),
      I1 => extract_io_i_bits_address_lo(31),
      I2 => Q(0),
      I3 => \^a_first_reg_1\,
      I4 => \^a_first_reg_0\,
      I5 => q_address1_r(0),
      O => \cam_a_0_bits_address[31]_i_77_n_0\
    );
\cam_a_0_bits_address[31]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(16),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(16),
      I3 => Q(18),
      I4 => q_address1_r(18),
      I5 => extract_io_i_bits_address_lo(49),
      O => \cam_a_0_bits_address[31]_i_79_n_0\
    );
\cam_a_0_bits_address[31]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(13),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(13),
      I3 => Q(15),
      I4 => q_address1_r(15),
      I5 => extract_io_i_bits_address_lo(46),
      O => \cam_a_0_bits_address[31]_i_80_n_0\
    );
\cam_a_0_bits_address[31]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(10),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(10),
      I3 => Q(12),
      I4 => q_address1_r(12),
      I5 => extract_io_i_bits_address_lo(43),
      O => \cam_a_0_bits_address[31]_i_81_n_0\
    );
\cam_a_0_bits_address[31]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(7),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(7),
      I3 => Q(9),
      I4 => q_address1_r(9),
      I5 => extract_io_i_bits_address_lo(40),
      O => \cam_a_0_bits_address[31]_i_82_n_0\
    );
\cam_a_0_bits_address[31]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(13),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(13),
      I3 => Q(15),
      I4 => q_address1_r(15),
      I5 => extract_io_i_bits_address_lo(46),
      O => \cam_a_0_bits_address[31]_i_84_n_0\
    );
\cam_a_0_bits_address[31]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(10),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(10),
      I3 => Q(12),
      I4 => q_address1_r(12),
      I5 => extract_io_i_bits_address_lo(43),
      O => \cam_a_0_bits_address[31]_i_85_n_0\
    );
\cam_a_0_bits_address[31]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(7),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(7),
      I3 => Q(9),
      I4 => q_address1_r(9),
      I5 => extract_io_i_bits_address_lo(40),
      O => \cam_a_0_bits_address[31]_i_86_n_0\
    );
\cam_a_0_bits_address[31]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(4),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(4),
      I3 => Q(6),
      I4 => q_address1_r(6),
      I5 => extract_io_i_bits_address_lo(37),
      O => \cam_a_0_bits_address[31]_i_87_n_0\
    );
\cam_a_0_bits_address[31]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(4),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(4),
      I3 => Q(6),
      I4 => q_address1_r(6),
      I5 => extract_io_i_bits_address_lo(37),
      O => \cam_a_0_bits_address[31]_i_88_n_0\
    );
\cam_a_0_bits_address[31]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(1),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(1),
      I3 => Q(3),
      I4 => q_address1_r(3),
      I5 => extract_io_i_bits_address_lo(34),
      O => \cam_a_0_bits_address[31]_i_89_n_0\
    );
\cam_a_0_bits_address[31]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010011110111"
    )
        port map (
      I0 => extract_io_i_bits_address_lo(30),
      I1 => extract_io_i_bits_address_lo(31),
      I2 => Q(0),
      I3 => \^a_first_reg_1\,
      I4 => \^a_first_reg_0\,
      I5 => q_address1_r(0),
      O => \cam_a_0_bits_address[31]_i_90_n_0\
    );
\cam_a_0_bits_address[31]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(29),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(29),
      O => \cam_a_0_bits_address[31]_i_91_n_0\
    );
\cam_a_0_bits_address[31]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(4),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(4),
      I3 => Q(6),
      I4 => q_address1_r(6),
      I5 => extract_io_i_bits_address_lo(37),
      O => \cam_a_0_bits_address[31]_i_92_n_0\
    );
\cam_a_0_bits_address[31]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(1),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(1),
      I3 => Q(3),
      I4 => q_address1_r(3),
      I5 => extract_io_i_bits_address_lo(34),
      O => \cam_a_0_bits_address[31]_i_93_n_0\
    );
\cam_a_0_bits_address[31]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080088880888"
    )
        port map (
      I0 => extract_io_i_bits_address_lo(30),
      I1 => extract_io_i_bits_address_lo(31),
      I2 => Q(0),
      I3 => \^a_first_reg_1\,
      I4 => \^a_first_reg_0\,
      I5 => q_address1_r(0),
      O => \cam_a_0_bits_address[31]_i_94_n_0\
    );
\cam_a_0_bits_address[31]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => q_address0_r(29),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(29),
      O => \cam_a_0_bits_address[31]_i_95_n_0\
    );
\cam_a_0_bits_address[31]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(4),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(4),
      I3 => Q(6),
      I4 => q_address1_r(6),
      I5 => extract_io_i_bits_address_lo(37),
      O => \cam_a_0_bits_address[31]_i_96_n_0\
    );
\cam_a_0_bits_address[31]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => Q(1),
      I1 => \cam_a_0_bits_address[31]_i_39_n_0\,
      I2 => q_address1_r(1),
      I3 => Q(3),
      I4 => q_address1_r(3),
      I5 => extract_io_i_bits_address_lo(34),
      O => \cam_a_0_bits_address[31]_i_97_n_0\
    );
\cam_a_0_bits_address[31]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010011110111"
    )
        port map (
      I0 => extract_io_i_bits_address_lo(30),
      I1 => extract_io_i_bits_address_lo(31),
      I2 => Q(0),
      I3 => \^a_first_reg_1\,
      I4 => \^a_first_reg_0\,
      I5 => q_address1_r(0),
      O => \cam_a_0_bits_address[31]_i_98_n_0\
    );
\cam_a_0_bits_address[31]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000A0A0ACC0A0A"
    )
        port map (
      I0 => q_address0_r(28),
      I1 => Q(28),
      I2 => q_address0_r(29),
      I3 => \^a_first_reg_1\,
      I4 => \^a_first_reg_0\,
      I5 => Q(29),
      O => \cam_a_0_bits_address[31]_i_99_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_29_n_0\,
      CO(3) => \cam_a_0_bits_address_reg[31]_i_10_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_10_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_10_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_30_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_31_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_32_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_33_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_100\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cam_a_0_bits_address_reg[31]_i_100_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_100_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_100_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_100_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_100_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_105_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_106_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_107_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_108_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_34_n_0\,
      CO(3) => \cam_a_0_bits_address_reg[31]_i_12_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_12_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_12_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_35_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_36_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_37_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_38_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_40_n_0\,
      CO(3) => \cam_a_0_bits_address_reg[31]_i_17_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_17_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_17_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_41_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_42_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_43_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_44_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_45_n_0\,
      CO(3) => \cam_a_0_bits_address_reg[31]_i_19_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_19_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_19_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_46_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_47_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_48_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_49_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_50_n_0\,
      CO(3) => \cam_a_0_bits_address_reg[31]_i_24_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_24_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_24_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_51_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_52_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_53_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_54_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_55_n_0\,
      CO(3) => \cam_a_0_bits_address_reg[31]_i_26_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_26_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_26_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_56_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_57_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_58_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_59_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_60_n_0\,
      CO(3) => \cam_a_0_bits_address_reg[31]_i_29_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_29_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_29_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_61_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_62_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_63_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_64_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cam_a_0_bits_address_reg[31]_i_34_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_34_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_34_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_34_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_65_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_66_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_67_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_68_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_10_n_0\,
      CO(3 downto 1) => \NLW_cam_a_0_bits_address_reg[31]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_exists_T_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \cam_a_0_bits_address[31]_i_11_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_69_n_0\,
      CO(3) => \cam_a_0_bits_address_reg[31]_i_40_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_40_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_40_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_40_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_70_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_71_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_72_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_73_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cam_a_0_bits_address_reg[31]_i_45_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_45_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_45_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_45_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_74_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_75_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_76_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_77_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_12_n_0\,
      CO(3) => \_exists_T_19\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_5_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_5_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_13_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_14_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_15_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_16_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_78_n_0\,
      CO(3) => \cam_a_0_bits_address_reg[31]_i_50_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_50_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_50_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_50_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_50_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_79_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_80_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_81_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_82_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_83_n_0\,
      CO(3) => \cam_a_0_bits_address_reg[31]_i_55_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_55_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_55_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_55_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_55_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_84_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_85_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_86_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_87_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_17_n_0\,
      CO(3 downto 1) => \NLW_cam_a_0_bits_address_reg[31]_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_exists_T_24\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \cam_a_0_bits_address[31]_i_18_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cam_a_0_bits_address_reg[31]_i_60_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_60_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_60_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_60_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_60_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_88_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_89_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_90_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_91_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cam_a_0_bits_address_reg[31]_i_69_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_69_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_69_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_69_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_69_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_92_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_93_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_94_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_95_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_19_n_0\,
      CO(3) => \_exists_T_14\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_7_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_7_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_20_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_21_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_22_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_23_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cam_a_0_bits_address_reg[31]_i_78_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_78_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_78_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_78_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_78_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_96_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_97_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_98_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_99_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_24_n_0\,
      CO(3 downto 1) => \NLW_cam_a_0_bits_address_reg[31]_i_8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_exists_T_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \cam_a_0_bits_address[31]_i_25_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_100_n_0\,
      CO(3) => \cam_a_0_bits_address_reg[31]_i_83_n_0\,
      CO(2) => \cam_a_0_bits_address_reg[31]_i_83_n_1\,
      CO(1) => \cam_a_0_bits_address_reg[31]_i_83_n_2\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_83_O_UNCONNECTED\(3 downto 0),
      S(3) => \cam_a_0_bits_address[31]_i_101_n_0\,
      S(2) => \cam_a_0_bits_address[31]_i_102_n_0\,
      S(1) => \cam_a_0_bits_address[31]_i_103_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_104_n_0\
    );
\cam_a_0_bits_address_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \cam_a_0_bits_address_reg[31]_i_26_n_0\,
      CO(3 downto 2) => \NLW_cam_a_0_bits_address_reg[31]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_exists_T_33\,
      CO(0) => \cam_a_0_bits_address_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_address_reg[31]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \cam_a_0_bits_address[31]_i_27_n_0\,
      S(0) => \cam_a_0_bits_address[31]_i_28_n_0\
    );
\cam_a_0_bits_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7077707070777777"
    )
        port map (
      I0 => \^saved_size_reg[0]\,
      I1 => \^saved_size_reg[1]\,
      I2 => bypass_reg_rep_0,
      I3 => r_3(2),
      I4 => \^divertprobes_reg\,
      I5 => Q(11),
      O => \^bundleout_0_a_bits_data_rdata_0_reg[21]\
    );
\cam_a_0_bits_mask[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8FAFAF8F8FEFF"
    )
        port map (
      I0 => \^saved_size_reg[1]\,
      I1 => \^saved_size_reg[0]\,
      I2 => chiplink_auto_mbypass_out_a_bits_size(2),
      I3 => \^cam_a_0_bits_mask_reg[6]\,
      I4 => \^cam_a_0_bits_mask_reg[6]_1\,
      I5 => \^cam_a_0_bits_mask_reg[6]_0\,
      O => \cam_a_0_bits_mask[0]_i_2_n_0\
    );
\cam_a_0_bits_mask[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8FAFAF8F8FFFE"
    )
        port map (
      I0 => \^saved_size_reg[1]\,
      I1 => \^saved_size_reg[0]\,
      I2 => chiplink_auto_mbypass_out_a_bits_size(2),
      I3 => \^cam_a_0_bits_mask_reg[6]\,
      I4 => \^cam_a_0_bits_mask_reg[6]_1\,
      I5 => \^cam_a_0_bits_mask_reg[6]_0\,
      O => \cam_a_0_bits_mask[1]_i_2_n_0\
    );
\cam_a_0_bits_mask[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8FEFFFAFA"
    )
        port map (
      I0 => \^saved_size_reg[1]\,
      I1 => \^saved_size_reg[0]\,
      I2 => chiplink_auto_mbypass_out_a_bits_size(2),
      I3 => \^cam_a_0_bits_mask_reg[6]\,
      I4 => \^cam_a_0_bits_mask_reg[6]_0\,
      I5 => \^cam_a_0_bits_mask_reg[6]_1\,
      O => \cam_a_0_bits_mask[2]_i_2_n_0\
    );
\cam_a_0_bits_mask[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8FFFEFAFA"
    )
        port map (
      I0 => \^saved_size_reg[1]\,
      I1 => \^saved_size_reg[0]\,
      I2 => chiplink_auto_mbypass_out_a_bits_size(2),
      I3 => \^cam_a_0_bits_mask_reg[6]\,
      I4 => \^cam_a_0_bits_mask_reg[6]_0\,
      I5 => \^cam_a_0_bits_mask_reg[6]_1\,
      O => \cam_a_0_bits_mask[3]_i_3_n_0\
    );
\cam_a_0_bits_mask[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50545055"
    )
        port map (
      I0 => \^cam_a_0_bits_data_reg[34]\,
      I1 => mbypass_auto_in_1_a_bits_size(0),
      I2 => \cam_a_0_bits_mask[7]_i_6_n_0\,
      I3 => \^mbypass_auto_in_1_a_bits_address\(1),
      I4 => \^mbypass_auto_in_1_a_bits_address\(0),
      O => \cam_a_0_bits_mask[4]_i_3_n_0\
    );
\cam_a_0_bits_mask[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEEAEAA"
    )
        port map (
      I0 => chiplink_auto_mbypass_out_a_bits_size(2),
      I1 => \^cam_a_0_bits_mask_reg[6]_1\,
      I2 => \^cam_a_0_bits_mask_reg[6]_0\,
      I3 => \^saved_size_reg[0]\,
      I4 => \^saved_size_reg[1]\,
      O => \widget_1/p_9_in\
    );
\cam_a_0_bits_mask[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50555054"
    )
        port map (
      I0 => \^cam_a_0_bits_data_reg[34]\,
      I1 => mbypass_auto_in_1_a_bits_size(0),
      I2 => \cam_a_0_bits_mask[7]_i_6_n_0\,
      I3 => \^mbypass_auto_in_1_a_bits_address\(1),
      I4 => \^mbypass_auto_in_1_a_bits_address\(0),
      O => \cam_a_0_bits_mask[5]_i_4_n_0\
    );
\cam_a_0_bits_mask[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54505454"
    )
        port map (
      I0 => \^cam_a_0_bits_data_reg[34]\,
      I1 => \^mbypass_auto_in_1_a_bits_address\(1),
      I2 => \cam_a_0_bits_mask[7]_i_6_n_0\,
      I3 => mbypass_auto_in_1_a_bits_size(0),
      I4 => \^mbypass_auto_in_1_a_bits_address\(0),
      O => \cam_a_0_bits_mask[6]_i_3_n_0\
    );
\cam_a_0_bits_mask[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cam_a_0_bits_source_reg[0]\,
      I1 => \^cam_a_0_fifoid\,
      O => \cam_a_0_bits_mask_reg[7]\
    );
\cam_a_0_bits_mask[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEEEAAA"
    )
        port map (
      I0 => chiplink_auto_mbypass_out_a_bits_size(2),
      I1 => \^cam_a_0_bits_mask_reg[6]_1\,
      I2 => \^cam_a_0_bits_mask_reg[6]_0\,
      I3 => \^saved_size_reg[0]\,
      I4 => \^saved_size_reg[1]\,
      O => \widget_1/p_11_in\
    );
\cam_a_0_bits_mask[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545450"
    )
        port map (
      I0 => \^cam_a_0_bits_data_reg[34]\,
      I1 => \^mbypass_auto_in_1_a_bits_address\(1),
      I2 => \cam_a_0_bits_mask[7]_i_6_n_0\,
      I3 => mbypass_auto_in_1_a_bits_size(0),
      I4 => \^mbypass_auto_in_1_a_bits_address\(0),
      O => \cam_a_0_bits_mask[7]_i_5_n_0\
    );
\cam_a_0_bits_mask[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \^r_3_reg[1]_0\(0),
      I1 => r_3(3),
      I2 => \^divertprobes_reg\,
      I3 => Q(12),
      I4 => r_3(2),
      I5 => Q(11),
      O => \cam_a_0_bits_mask[7]_i_6_n_0\
    );
\cam_a_0_bits_opcode[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44454440"
    )
        port map (
      I0 => bypass_reg_rep_0,
      I1 => r_1(0),
      I2 => \^a_first_reg_0\,
      I3 => \^a_first_reg_1\,
      I4 => Q(3),
      I5 => \^cam_a_0_bits_source_reg[0]\,
      O => fixer_1_auto_in_a_bits_opcode(0)
    );
\cam_a_0_bits_param[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
        port map (
      I0 => Q(6),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => \^r_2_reg[1]_0\(0),
      I4 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_param(0)
    );
\cam_a_0_bits_param[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
        port map (
      I0 => Q(7),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => \^r_2_reg[1]_0\(1),
      I4 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_param(1)
    );
\cam_a_0_bits_param[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
        port map (
      I0 => Q(8),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => r_2(2),
      I4 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_param(2)
    );
\cam_a_0_bits_size[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_size(0),
      I1 => full_reg_0,
      I2 => Q(9),
      I3 => \^divertprobes_reg\,
      I4 => r_3(0),
      I5 => bypass_reg_rep_0,
      O => \^cam_a_0_bits_size_reg[2]\(0)
    );
\cam_a_0_bits_size[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \saved_size_reg[1]_1\,
      I1 => full_reg_0,
      I2 => Q(10),
      I3 => \^divertprobes_reg\,
      I4 => r_3(1),
      I5 => bypass_reg_rep_0,
      O => \^cam_a_0_bits_size_reg[2]\(1)
    );
\cam_a_0_bits_size[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_size(1),
      I1 => full_reg_0,
      I2 => Q(11),
      I3 => \^divertprobes_reg\,
      I4 => r_3(2),
      I5 => bypass_reg_rep_0,
      O => \^cam_a_0_bits_size_reg[2]\(2)
    );
\cam_a_0_bits_source[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBABBBBBBBB"
    )
        port map (
      I0 => full_reg_0,
      I1 => \cam_a_0_bits_source[0]_i_2_n_0\,
      I2 => \hints/_helpPP_T_9\,
      I3 => chiplink_auto_mbypass_out_a_bits_address(31),
      I4 => chiplink_auto_mbypass_out_a_bits_address(30),
      I5 => bypass_reg_rep_2,
      O => \^cam_a_0_bits_source_reg[0]\
    );
\cam_a_0_bits_source[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCDDDCD"
    )
        port map (
      I0 => extract_io_i_bits_address_lo(30),
      I1 => bypass_reg_rep_0,
      I2 => q_address0_r(31),
      I3 => \q_address0_r[11]_i_1_n_0\,
      I4 => Q(31),
      I5 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \cam_a_0_bits_source[0]_i_11_n_0\
    );
\cam_a_0_bits_source[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => q_address0_r(28),
      I1 => \q_address0_r[11]_i_1_n_0\,
      I2 => Q(28),
      I3 => bypass_reg_rep_0,
      I4 => extract_io_i_bits_address_lo(29),
      I5 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \cam_a_0_bits_source[0]_i_12_n_0\
    );
\cam_a_0_bits_source[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022200020"
    )
        port map (
      I0 => extract_io_i_bits_address_lo(30),
      I1 => bypass_reg_rep_0,
      I2 => q_address0_r(31),
      I3 => \q_address0_r[11]_i_1_n_0\,
      I4 => Q(31),
      I5 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \cam_a_0_bits_source[0]_i_13_n_0\
    );
\cam_a_0_bits_source[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABBBFBB"
    )
        port map (
      I0 => bypass_reg_rep_0,
      I1 => q_address0_r(29),
      I2 => \^a_first_reg_1\,
      I3 => \^a_first_reg_0\,
      I4 => Q(29),
      I5 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \cam_a_0_bits_source[0]_i_14_n_0\
    );
\cam_a_0_bits_source[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF47FFFFFFFF"
    )
        port map (
      I0 => r_1(0),
      I1 => \^divertprobes_reg\,
      I2 => Q(3),
      I3 => mbypass_auto_in_1_a_bits_opcode(1),
      I4 => bypass_reg_rep_0,
      I5 => \^cam_a_0_bits_mask_reg[2]\,
      O => \cam_a_0_bits_source[0]_i_2_n_0\
    );
\cam_a_0_bits_source[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010111000"
    )
        port map (
      I0 => \cam_a_0_bits_address[31]_i_2_n_0\,
      I1 => \cam_a_0_bits_address[31]_i_3_n_0\,
      I2 => Q(31),
      I3 => \q_address0_r[11]_i_1_n_0\,
      I4 => q_address0_r(31),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_address(31)
    );
\cam_a_0_bits_source[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010111000"
    )
        port map (
      I0 => \cam_a_0_bits_address[31]_i_2_n_0\,
      I1 => \cam_a_0_bits_address[31]_i_3_n_0\,
      I2 => Q(30),
      I3 => \q_address0_r[11]_i_1_n_0\,
      I4 => q_address0_r(30),
      I5 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_address(30)
    );
\cam_a_0_bits_source[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCDDDCD"
    )
        port map (
      I0 => extract_io_i_bits_address_lo(30),
      I1 => bypass_reg_rep_0,
      I2 => q_address0_r(31),
      I3 => \q_address0_r[11]_i_1_n_0\,
      I4 => Q(31),
      I5 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \cam_a_0_bits_source[0]_i_7_n_0\
    );
\cam_a_0_bits_source[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055450040"
    )
        port map (
      I0 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I1 => Q(29),
      I2 => \^a_first_reg_0\,
      I3 => \^a_first_reg_1\,
      I4 => q_address0_r(29),
      I5 => bypass_reg_rep_0,
      O => \cam_a_0_bits_source[0]_i_8_n_0\
    );
\cam_a_0_bits_source[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => saved_source(1),
      I1 => full_reg_0,
      I2 => r_4(0),
      I3 => \^divertprobes_reg\,
      I4 => Q(13),
      I5 => bypass_reg_rep_0,
      O => \^fixer_1_auto_in_a_bits_source\(0)
    );
\cam_a_0_bits_source[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_source(2),
      I1 => full_reg_0,
      I2 => Q(14),
      I3 => \^divertprobes_reg\,
      I4 => r_4(1),
      I5 => bypass_reg_rep_0,
      O => \^fixer_1_auto_in_a_bits_source\(1)
    );
\cam_a_0_bits_source[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \cam_s_0_state_reg[0]_0\,
      I1 => \^cam_a_0_bits_mask_reg[2]\,
      I2 => \^cam_a_0_bits_source_reg[0]\,
      I3 => mbypass_auto_in_1_a_bits_opcode(1),
      I4 => bypass_reg_rep_0,
      I5 => p_0_in5_in,
      O => \^cam_a_0_fifoid\
    );
\cam_a_0_bits_source[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_source(3),
      I1 => full_reg_0,
      I2 => Q(15),
      I3 => \^divertprobes_reg\,
      I4 => r_4(2),
      I5 => bypass_reg_rep_0,
      O => \^fixer_1_auto_in_a_bits_source\(2)
    );
\cam_a_0_bits_source[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
        port map (
      I0 => Q(5),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => r_1(2),
      I4 => bypass_reg_rep_0,
      O => \^cam_a_0_bits_mask_reg[2]\
    );
\cam_a_0_bits_source_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_cam_a_0_bits_source_reg[0]_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cam_a_0_bits_source_reg[0]_0\(0),
      CO(0) => \cam_a_0_bits_source_reg[0]_i_10_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_source_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \cam_a_0_bits_source[0]_i_13_n_0\,
      S(0) => \cam_a_0_bits_source[0]_i_14_n_0\
    );
\cam_a_0_bits_source_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_cam_a_0_bits_source_reg[0]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \hints/_helpPP_T_9\,
      CO(0) => \cam_a_0_bits_source_reg[0]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_source_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \cam_a_0_bits_source[0]_i_7_n_0\,
      S(0) => \cam_a_0_bits_source[0]_i_8_n_0\
    );
\cam_a_0_bits_source_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_cam_a_0_bits_source_reg[0]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cam_a_0_bits_source_reg[0]_1\(0),
      CO(0) => \cam_a_0_bits_source_reg[0]_i_9_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cam_a_0_bits_source_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \cam_a_0_bits_source[0]_i_11_n_0\,
      S(0) => \cam_a_0_bits_source[0]_i_12_n_0\
    );
\cam_a_0_lut[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005404FFFFFFFF"
    )
        port map (
      I0 => \^cam_a_0_bits_source_reg[0]\,
      I1 => Q(6),
      I2 => \^divertprobes_reg\,
      I3 => \^r_2_reg[1]_0\(0),
      I4 => bypass_reg_rep_0,
      I5 => \^fixer_1_auto_in_a_bits_param\(0),
      O => \cam_a_0_lut_reg[2]\(0)
    );
\cam_a_0_lut[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044454440"
    )
        port map (
      I0 => bypass_reg_rep_0,
      I1 => \^r_2_reg[1]_0\(1),
      I2 => \^a_first_reg_0\,
      I3 => \^a_first_reg_1\,
      I4 => Q(7),
      I5 => \^cam_a_0_bits_source_reg[0]\,
      O => \^fixer_1_auto_in_a_bits_param\(0)
    );
cams_0: entity work.meisha_chiplink_master_0_1_FPGA_CAM
     port map (
      ADDRD(0) => cams_0_io_key(0),
      CO(0) => \^stalls_id_5_reg[1]\(0),
      D(0) => mbypass_auto_in_1_a_bits_opcode(2),
      Q(3 downto 1) => Q(15 downto 13),
      Q(0) => Q(4),
      SR(0) => SR(0),
      \_GEN_4\ => \_GEN_4\,
      \_GEN_6\ => \_GEN_6\,
      a_first => a_first,
      a_first_reg => \^cam_a_0_bits_source_reg[2]\,
      a_first_reg_0 => cams_2_n_10,
      a_first_reg_1 => cams_2_n_11,
      a_first_reg_2 => cams_2_n_18,
      \bundleOut_0_a_bits_data_rdata_0_reg[0]\(0) => \bundleOut_0_a_bits_data_rdata_0_reg[0]\(0),
      bundleOut_0_a_bits_data_rdata_written_once => bundleOut_0_a_bits_data_rdata_written_once,
      bundleOut_0_a_bits_mask_rdata_written_once => bundleOut_0_a_bits_mask_rdata_written_once,
      bypass_reg_rep => bypass_reg_rep_0,
      bypass_reg_rep_0 => cams_3_n_5,
      bypass_reg_rep_1 => cams_2_n_8,
      bypass_reg_rep_10 => cams_2_n_19,
      bypass_reg_rep_11 => cams_3_n_2,
      bypass_reg_rep_12 => cams_2_n_16,
      bypass_reg_rep_13 => cams_3_n_3,
      bypass_reg_rep_14 => cams_3_n_7,
      bypass_reg_rep_15 => cams_3_n_11,
      bypass_reg_rep_16 => cams_3_n_8,
      bypass_reg_rep_17 => cams_2_n_7,
      bypass_reg_rep_18 => bypass_reg_rep,
      bypass_reg_rep_2 => cams_2_n_6,
      bypass_reg_rep_3 => cams_3_n_0,
      bypass_reg_rep_4 => cams_2_n_12,
      bypass_reg_rep_5 => cams_2_n_3,
      bypass_reg_rep_6 => cams_3_n_4,
      bypass_reg_rep_7 => cams_3_n_6,
      bypass_reg_rep_8 => cams_2_n_5,
      bypass_reg_rep_9 => cams_2_n_9,
      cams_0_io_alloc_bits(15 downto 0) => cams_0_io_alloc_bits(15 downto 0),
      cams_0_io_alloc_ready => cams_0_io_alloc_ready,
      cams_1_io_alloc_ready => cams_1_io_alloc_ready,
      cams_1_io_key(0) => cams_1_io_key(2),
      cams_2_io_key(0) => cams_2_io_key(2),
      cams_3_io_alloc_ready => cams_3_io_alloc_ready,
      cams_3_io_key(0) => cams_3_io_key(2),
      \cdc_reg_reg[13]\ => repeat_sel_sel_sources_55_i_4_n_0,
      \cdc_reg_reg[13]_0\ => repeat_sel_sel_sources_23_i_2_n_0,
      \cdc_reg_reg[13]_1\ => repeat_sel_sel_sources_38_i_2_n_0,
      \cdc_reg_reg[13]_2\ => repeat_sel_sel_sources_60_i_3_n_0,
      \cdc_reg_reg[13]_3\ => \^d\(0),
      \cdc_reg_reg[14]\ => \^repeat_sel_sel_sources_31_reg_1\,
      \cdc_reg_reg[15]\ => \^repeat_sel_sel_sources_31_reg\,
      \cdc_reg_reg[15]_0\ => cams_2_n_17,
      \cdc_reg_reg[3]\ => \^cam_a_0_bits_data_reg[34]\,
      chiplink_auto_mbypass_out_a_bits_source(0) => chiplink_auto_mbypass_out_a_bits_source(0),
      clk => clk,
      count_reg => count_reg,
      count_reg_0 => count_reg_0,
      \counter_reg[3]\ => p_11_in,
      data_io_data_MPORT_data(15 downto 0) => data_io_data_MPORT_data(15 downto 0),
      divertprobes => divertprobes,
      divertprobes_reg => \^divertprobes_reg\,
      divertprobes_reg_0 => divertprobes_reg_0,
      \elts_1_data_reg[16]\ => cams_0_n_78,
      fixer_1_auto_in_a_ready => fixer_1_auto_in_a_ready,
      \free_reg[0]_0\(0) => \free_reg[0]_0\(0),
      \free_reg[2]_0\(0) => \free_reg[2]\(0),
      \free_reg[6]_0\ => cams_4_n_7,
      \free_reg[6]_1\ => cams_5_n_6,
      \free_reg[6]_2\ => cams_2_n_1,
      full_reg => full_reg,
      full_reg_0 => extract_n_5,
      full_reg_1 => full_reg_0,
      full_reg_2 => extract_n_1,
      last => \widget_1/last\,
      mbypass_auto_in_1_a_bits_source(0) => \^mbypass_auto_in_1_a_bits_source\(2),
      \q_address0_r_reg[2]\ => \^cam_a_0_bits_mask_reg[6]_1\,
      \q_last_count_reg[4]\ => cams_0_n_82,
      \r_1_reg[1]\(0) => r_1(1),
      \r_4_reg[0]\ => cams_4_n_1,
      \r_4_reg[0]_0\ => \^repeat_sel_sel_sources_39_reg\,
      \r_4_reg[1]\ => repeat_sel_sel_sources_15_i_2_n_0,
      \r_4_reg[1]_0\ => repeat_sel_sel_sources_58_i_2_n_0,
      \r_4_reg[1]_1\ => repeat_sel_sel_sources_51_i_2_n_0,
      \r_4_reg[1]_2\ => \^d\(1),
      \r_4_reg[2]\(2 downto 0) => r_4(2 downto 0),
      \r_4_reg[2]_0\ => cams_3_n_18,
      \r_4_reg[2]_1\ => repeat_sel_sel_sources_43_i_2_n_0,
      \r_4_reg[2]_2\ => \^free_reg[7]_0\,
      \ram_source_reg[2]\ => \ram_source_reg[2]\,
      \ram_source_reg[2]_0\ => \ram_source_reg[2]_0\,
      \ram_source_reg[2]_1\ => \ram_source_reg[2]_5\,
      \ram_source_reg[2]_2\ => \ram_source_reg[2]_1\,
      \ram_source_reg[2]_3\ => \ram_source_reg[2]_2\,
      \ram_source_reg[2]_4\ => \ram_source_reg[2]_3\,
      \ram_source_reg[2]_5\ => \ram_source_reg[2]_4\,
      \ram_source_reg[3]\ => \ram_source_reg[3]\,
      repeat_sel_sel_sources_0 => repeat_sel_sel_sources_0,
      repeat_sel_sel_sources_0_reg => repeat_sel_sel_sources_0_reg,
      repeat_sel_sel_sources_1 => repeat_sel_sel_sources_1,
      repeat_sel_sel_sources_10 => repeat_sel_sel_sources_10,
      repeat_sel_sel_sources_10_reg => repeat_sel_sel_sources_10_reg,
      repeat_sel_sel_sources_11 => repeat_sel_sel_sources_11,
      repeat_sel_sel_sources_11_reg => repeat_sel_sel_sources_11_reg,
      repeat_sel_sel_sources_12 => repeat_sel_sel_sources_12,
      repeat_sel_sel_sources_12_reg => repeat_sel_sel_sources_12_reg,
      repeat_sel_sel_sources_13 => repeat_sel_sel_sources_13,
      repeat_sel_sel_sources_13_reg => repeat_sel_sel_sources_13_reg,
      repeat_sel_sel_sources_14 => repeat_sel_sel_sources_14,
      \repeat_sel_sel_sources_14__0\ => \widget_1/repeat_sel_sel_sources_14__0\,
      repeat_sel_sel_sources_14_reg => repeat_sel_sel_sources_14_reg,
      repeat_sel_sel_sources_15 => repeat_sel_sel_sources_15,
      repeat_sel_sel_sources_15_reg => repeat_sel_sel_sources_15_reg,
      repeat_sel_sel_sources_16 => repeat_sel_sel_sources_16,
      repeat_sel_sel_sources_16_reg => repeat_sel_sel_sources_16_reg,
      repeat_sel_sel_sources_17 => repeat_sel_sel_sources_17,
      repeat_sel_sel_sources_17_reg => repeat_sel_sel_sources_17_reg,
      repeat_sel_sel_sources_18 => repeat_sel_sel_sources_18,
      repeat_sel_sel_sources_18_reg => repeat_sel_sel_sources_18_reg,
      repeat_sel_sel_sources_19 => repeat_sel_sel_sources_19,
      repeat_sel_sel_sources_19_reg => repeat_sel_sel_sources_19_reg,
      \repeat_sel_sel_sources_1__0\ => \widget_1/repeat_sel_sel_sources_1__0\,
      repeat_sel_sel_sources_1_reg => repeat_sel_sel_sources_1_reg,
      repeat_sel_sel_sources_2 => repeat_sel_sel_sources_2,
      repeat_sel_sel_sources_20 => repeat_sel_sel_sources_20,
      repeat_sel_sel_sources_20_reg => repeat_sel_sel_sources_20_reg,
      repeat_sel_sel_sources_21 => repeat_sel_sel_sources_21,
      repeat_sel_sel_sources_21_reg => repeat_sel_sel_sources_21_reg,
      repeat_sel_sel_sources_22 => repeat_sel_sel_sources_22,
      repeat_sel_sel_sources_22_reg => repeat_sel_sel_sources_22_reg,
      repeat_sel_sel_sources_23 => repeat_sel_sel_sources_23,
      repeat_sel_sel_sources_23_reg => repeat_sel_sel_sources_23_reg,
      repeat_sel_sel_sources_24 => repeat_sel_sel_sources_24,
      repeat_sel_sel_sources_24_reg => repeat_sel_sel_sources_24_reg,
      repeat_sel_sel_sources_25 => repeat_sel_sel_sources_25,
      repeat_sel_sel_sources_25_reg => repeat_sel_sel_sources_25_reg,
      repeat_sel_sel_sources_26 => repeat_sel_sel_sources_26,
      repeat_sel_sel_sources_26_reg => repeat_sel_sel_sources_26_reg,
      repeat_sel_sel_sources_27 => repeat_sel_sel_sources_27,
      repeat_sel_sel_sources_27_reg => repeat_sel_sel_sources_27_reg,
      repeat_sel_sel_sources_28 => repeat_sel_sel_sources_28,
      repeat_sel_sel_sources_28_reg => repeat_sel_sel_sources_28_reg,
      repeat_sel_sel_sources_29 => repeat_sel_sel_sources_29,
      repeat_sel_sel_sources_29_reg => repeat_sel_sel_sources_29_reg,
      \repeat_sel_sel_sources_2__0\ => \widget_1/repeat_sel_sel_sources_2__0\,
      repeat_sel_sel_sources_2_reg => repeat_sel_sel_sources_2_reg,
      repeat_sel_sel_sources_3 => repeat_sel_sel_sources_3,
      repeat_sel_sel_sources_30 => repeat_sel_sel_sources_30,
      repeat_sel_sel_sources_30_reg => repeat_sel_sel_sources_30_reg,
      repeat_sel_sel_sources_31 => repeat_sel_sel_sources_31,
      repeat_sel_sel_sources_31_reg => repeat_sel_sel_sources_31_reg_0,
      repeat_sel_sel_sources_32 => repeat_sel_sel_sources_32,
      repeat_sel_sel_sources_32_reg => repeat_sel_sel_sources_32_reg,
      repeat_sel_sel_sources_33 => repeat_sel_sel_sources_33,
      repeat_sel_sel_sources_33_reg => repeat_sel_sel_sources_33_reg,
      repeat_sel_sel_sources_34 => repeat_sel_sel_sources_34,
      repeat_sel_sel_sources_34_reg => repeat_sel_sel_sources_34_reg,
      repeat_sel_sel_sources_35 => repeat_sel_sel_sources_35,
      repeat_sel_sel_sources_35_reg => repeat_sel_sel_sources_35_reg,
      repeat_sel_sel_sources_36 => repeat_sel_sel_sources_36,
      repeat_sel_sel_sources_36_reg => repeat_sel_sel_sources_36_reg,
      repeat_sel_sel_sources_37 => repeat_sel_sel_sources_37,
      repeat_sel_sel_sources_37_reg => repeat_sel_sel_sources_37_reg,
      repeat_sel_sel_sources_38 => repeat_sel_sel_sources_38,
      repeat_sel_sel_sources_38_reg => repeat_sel_sel_sources_38_reg,
      repeat_sel_sel_sources_39 => repeat_sel_sel_sources_39,
      repeat_sel_sel_sources_39_reg => repeat_sel_sel_sources_39_reg_0,
      repeat_sel_sel_sources_3_reg => cams_0_n_5,
      repeat_sel_sel_sources_3_reg_0 => repeat_sel_sel_sources_3_reg,
      repeat_sel_sel_sources_4 => repeat_sel_sel_sources_4,
      repeat_sel_sel_sources_40 => repeat_sel_sel_sources_40,
      repeat_sel_sel_sources_40_reg => repeat_sel_sel_sources_40_reg,
      repeat_sel_sel_sources_41 => repeat_sel_sel_sources_41,
      repeat_sel_sel_sources_41_reg => repeat_sel_sel_sources_41_reg,
      repeat_sel_sel_sources_42 => repeat_sel_sel_sources_42,
      repeat_sel_sel_sources_42_reg => repeat_sel_sel_sources_42_reg,
      repeat_sel_sel_sources_43 => repeat_sel_sel_sources_43,
      repeat_sel_sel_sources_43_reg => repeat_sel_sel_sources_43_reg,
      repeat_sel_sel_sources_44 => repeat_sel_sel_sources_44,
      repeat_sel_sel_sources_44_reg => repeat_sel_sel_sources_44_reg,
      repeat_sel_sel_sources_45 => repeat_sel_sel_sources_45,
      repeat_sel_sel_sources_45_reg => repeat_sel_sel_sources_45_reg,
      repeat_sel_sel_sources_46 => repeat_sel_sel_sources_46,
      repeat_sel_sel_sources_46_reg => repeat_sel_sel_sources_46_reg,
      repeat_sel_sel_sources_47 => repeat_sel_sel_sources_47,
      repeat_sel_sel_sources_47_reg => repeat_sel_sel_sources_47_reg,
      repeat_sel_sel_sources_48 => repeat_sel_sel_sources_48,
      repeat_sel_sel_sources_48_reg => repeat_sel_sel_sources_48_reg,
      repeat_sel_sel_sources_49 => repeat_sel_sel_sources_49,
      repeat_sel_sel_sources_49_reg => repeat_sel_sel_sources_49_reg,
      \repeat_sel_sel_sources_4__0\ => \widget_1/repeat_sel_sel_sources_4__0\,
      repeat_sel_sel_sources_4_reg => repeat_sel_sel_sources_4_reg,
      repeat_sel_sel_sources_5 => repeat_sel_sel_sources_5,
      repeat_sel_sel_sources_50 => repeat_sel_sel_sources_50,
      repeat_sel_sel_sources_50_reg => repeat_sel_sel_sources_50_reg,
      repeat_sel_sel_sources_51 => repeat_sel_sel_sources_51,
      repeat_sel_sel_sources_51_reg => repeat_sel_sel_sources_51_reg,
      repeat_sel_sel_sources_52 => repeat_sel_sel_sources_52,
      repeat_sel_sel_sources_52_reg => repeat_sel_sel_sources_52_reg,
      repeat_sel_sel_sources_53 => repeat_sel_sel_sources_53,
      repeat_sel_sel_sources_53_reg => repeat_sel_sel_sources_53_reg,
      repeat_sel_sel_sources_54 => repeat_sel_sel_sources_54,
      repeat_sel_sel_sources_54_reg => repeat_sel_sel_sources_54_reg,
      repeat_sel_sel_sources_55 => repeat_sel_sel_sources_55,
      repeat_sel_sel_sources_55_reg => repeat_sel_sel_sources_55_reg,
      repeat_sel_sel_sources_56 => repeat_sel_sel_sources_56,
      repeat_sel_sel_sources_56_reg => repeat_sel_sel_sources_56_reg,
      repeat_sel_sel_sources_57 => repeat_sel_sel_sources_57,
      repeat_sel_sel_sources_57_reg => repeat_sel_sel_sources_57_reg,
      repeat_sel_sel_sources_58 => repeat_sel_sel_sources_58,
      repeat_sel_sel_sources_58_reg => repeat_sel_sel_sources_58_reg,
      repeat_sel_sel_sources_59 => repeat_sel_sel_sources_59,
      repeat_sel_sel_sources_59_reg => \^repeat_sel_sel_sources_59_reg\,
      repeat_sel_sel_sources_59_reg_0 => repeat_sel_sel_sources_59_reg_0,
      repeat_sel_sel_sources_5_reg => repeat_sel_sel_sources_5_reg,
      repeat_sel_sel_sources_6 => repeat_sel_sel_sources_6,
      repeat_sel_sel_sources_60 => repeat_sel_sel_sources_60,
      repeat_sel_sel_sources_60_reg => repeat_sel_sel_sources_60_reg,
      repeat_sel_sel_sources_61 => repeat_sel_sel_sources_61,
      repeat_sel_sel_sources_61_reg => repeat_sel_sel_sources_61_reg,
      repeat_sel_sel_sources_62 => repeat_sel_sel_sources_62,
      repeat_sel_sel_sources_62_reg => repeat_sel_sel_sources_62_reg,
      repeat_sel_sel_sources_63 => repeat_sel_sel_sources_63,
      repeat_sel_sel_sources_63_reg => repeat_sel_sel_sources_63_reg,
      repeat_sel_sel_sources_6_reg => repeat_sel_sel_sources_6_reg,
      repeat_sel_sel_sources_7 => repeat_sel_sel_sources_7,
      repeat_sel_sel_sources_7_reg => repeat_sel_sel_sources_7_reg,
      repeat_sel_sel_sources_8 => repeat_sel_sel_sources_8,
      repeat_sel_sel_sources_8_reg => repeat_sel_sel_sources_8_reg,
      repeat_sel_sel_sources_9 => repeat_sel_sel_sources_9,
      \repeat_sel_sel_sources_9__0\ => \widget_1/repeat_sel_sel_sources_9__0\,
      repeat_sel_sel_sources_9_reg => repeat_sel_sel_sources_9_reg,
      resetn => resetn,
      \saved_address_reg[31]\ => \^stalls_id_5_reg[0]\,
      \saved_opcode_reg[2]\ => \saved_opcode_reg[2]_0\,
      \shift_reg[31]\ => cams_0_n_74,
      sinkD_io_a_tlSource_bits(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      source_r(0) => source_r(2),
      \source_r_reg[1]\ => cams_0_n_81,
      \stall_counter_reg[1]\ => \stall_counter_reg[1]\,
      \stalls_id_5_reg[0]\ => \stalls_id_5_reg[0]_2\,
      \stalls_id_6_reg[1]\ => \stalls_id_6_reg[1]\,
      state => state,
      \state_reg[0]\ => \^a_first_reg_0\,
      \state_reg[0]_0\ => cams_7_n_1,
      \state_reg[1]\ => \^a_first_reg_1\,
      \state_reg[2]\ => extract_n_52,
      \state_reg[3]\ => \^shift_reg[23]\,
      sync_0_reg => sync_0_reg,
      sync_0_reg_0 => \data_reg_0_7_0_5_i_20__0_n_0\
    );
cams_1: entity work.meisha_chiplink_master_0_1_FPGA_CAM_50
     port map (
      Q(0) => \free_reg[2]_0\(0),
      SR(0) => SR(0),
      a_first => a_first,
      a_first_reg => \^free_reg[7]_1\,
      cams_0_io_alloc_bits(15 downto 0) => cams_0_io_alloc_bits(15 downto 0),
      cams_1_io_alloc_ready => cams_1_io_alloc_ready,
      cams_1_io_key(2 downto 0) => cams_1_io_key(2 downto 0),
      \cdc_reg_reg[14]\(1 downto 0) => Q(14 downto 13),
      clk => clk,
      data_io_data_MPORT_data(15 downto 0) => data_io_data_MPORT_data(15 downto 0),
      \elts_1_data_reg[16]\ => cams_1_n_0,
      \elts_1_data_reg[17]\ => cams_1_n_1,
      \elts_1_data_reg[18]\ => cams_1_n_2,
      \elts_1_data_reg[19]\ => cams_1_n_3,
      \elts_1_data_reg[20]\ => cams_1_n_4,
      \elts_1_data_reg[21]\ => cams_1_n_5,
      \elts_1_data_reg[22]\ => cams_1_n_6,
      \elts_1_data_reg[23]\ => cams_1_n_7,
      \elts_1_data_reg[24]\ => cams_1_n_8,
      \elts_1_data_reg[25]\ => cams_1_n_9,
      \elts_1_data_reg[26]\ => cams_1_n_10,
      \elts_1_data_reg[27]\ => cams_1_n_11,
      \elts_1_data_reg[28]\ => cams_1_n_12,
      \elts_1_data_reg[29]\ => cams_1_n_13,
      \elts_1_data_reg[30]\ => cams_1_n_14,
      \elts_1_data_reg[31]\ => cams_1_n_15,
      \free_reg[0]_0\(0) => \free_reg[0]\(0),
      \free_reg[4]_0\ => cams_1_n_21,
      \free_reg[7]_0\ => cams_1_n_19,
      full_reg => cams_0_n_78,
      full_reg_0 => extract_n_1,
      \r_4_reg[1]\(1 downto 0) => r_4(1 downto 0),
      \r_4_reg[2]\ => extract_n_4,
      \r_4_reg[2]_0\ => cams_3_n_18,
      \ram_source_reg[2]\ => \ram_source_reg[2]_4\,
      \ram_source_reg[2]_0\ => \ram_source_reg[2]\,
      \ram_source_reg[2]_1\ => \ram_source_reg[2]_0\,
      \ram_source_reg[2]_2\ => \ram_source_reg[2]_5\,
      \ram_source_reg[2]_3\ => \ram_source_reg[2]_1\,
      \ram_source_reg[2]_4\ => \ram_source_reg[2]_2\,
      \ram_source_reg[2]_5\ => \ram_source_reg[2]_3\,
      \ram_source_reg[3]\ => cams_3_n_21,
      \ram_source_reg[3]_0\ => cams_3_n_22,
      \ram_source_reg[3]_1\ => cams_3_n_23,
      \ram_source_reg[3]_10\ => cams_3_n_32,
      \ram_source_reg[3]_11\ => cams_3_n_33,
      \ram_source_reg[3]_12\ => cams_3_n_34,
      \ram_source_reg[3]_13\ => cams_3_n_35,
      \ram_source_reg[3]_14\ => cams_3_n_36,
      \ram_source_reg[3]_2\ => cams_3_n_24,
      \ram_source_reg[3]_3\ => cams_3_n_25,
      \ram_source_reg[3]_4\ => cams_3_n_26,
      \ram_source_reg[3]_5\ => cams_3_n_27,
      \ram_source_reg[3]_6\ => cams_3_n_28,
      \ram_source_reg[3]_7\ => cams_3_n_29,
      \ram_source_reg[3]_8\ => cams_3_n_30,
      \ram_source_reg[3]_9\ => cams_3_n_31,
      sinkD_io_a_tlSource_bits(4 downto 0) => sinkD_io_a_tlSource_bits(4 downto 0),
      \state_reg[0]\ => cams_7_n_1,
      \state_reg[0]_0\ => \^a_first_reg_0\,
      \state_reg[1]\ => \state_reg[1]_2\,
      \state_reg[1]_0\ => \^a_first_reg_1\
    );
cams_2: entity work.meisha_chiplink_master_0_1_FPGA_CAM_51
     port map (
      ADDRD(0) => cams_3_io_key(1),
      Q(2 downto 0) => r_4(2 downto 0),
      SR(0) => SR(0),
      a_first => a_first,
      a_first_reg => \^repeat_sel_sel_sources_59_reg\,
      bypass_reg_rep => bypass_reg_rep_0,
      bypass_reg_rep_0 => cams_3_n_5,
      bypass_reg_rep_1 => cams_0_n_5,
      \cam_a_0_bits_source_reg[2]\ => \^cam_a_0_bits_source_reg[2]\,
      cams_0_io_alloc_bits(15 downto 0) => cams_0_io_alloc_bits(15 downto 0),
      cams_1_io_key(0) => cams_1_io_key(1),
      \cdc_reg_reg[13]\ => \^d\(0),
      \cdc_reg_reg[15]\(2 downto 0) => Q(15 downto 13),
      chiplink_auto_mbypass_out_a_bits_source(0) => chiplink_auto_mbypass_out_a_bits_source(0),
      clk => clk,
      data_io_data_MPORT_data(15 downto 0) => data_io_data_MPORT_data_0(15 downto 0),
      \elts_1_data_reg[16]\ => cams_2_n_24,
      \free_reg[1]_0\ => \free_reg[1]\,
      \free_reg[1]_1\ => cams_2_n_1,
      \free_reg[2]_0\ => cams_0_n_81,
      \free_reg[3]_0\ => cams_2_n_2,
      \free_reg[3]_1\ => \free_reg[3]_1\,
      \free_reg[3]_2\ => cams_7_n_2,
      \free_reg[4]_0\(1) => cams_2_io_key(2),
      \free_reg[4]_0\(0) => cams_2_io_key(0),
      \free_reg[4]_1\(2 downto 0) => \free_reg[4]_0\(2 downto 0),
      \free_reg[5]_0\(2 downto 0) => \free_reg[5]\(2 downto 0),
      full_reg => extract_n_1,
      full_reg_0 => extract_n_5,
      mbypass_auto_in_1_a_bits_source(0) => \^mbypass_auto_in_1_a_bits_source\(1),
      \r_4_reg[0]\ => \^repeat_sel_sel_sources_39_reg\,
      \r_4_reg[1]\ => \^d\(1),
      \r_4_reg[1]_0\ => repeat_sel_sel_sources_15_i_2_n_0,
      \r_4_reg[2]\ => cams_3_n_18,
      \ram_source_reg[2]\ => \ram_source_reg[2]_3\,
      \ram_source_reg[2]_0\ => \ram_source_reg[2]_2\,
      \ram_source_reg[2]_1\ => \ram_source_reg[2]_1\,
      \ram_source_reg[2]_2\ => \ram_source_reg[2]_0\,
      \ram_source_reg[2]_3\ => \ram_source_reg[2]\,
      repeat_sel_sel_sources_10_reg => cams_2_n_7,
      repeat_sel_sel_sources_13_reg => cams_2_n_6,
      \repeat_sel_sel_sources_14__0\ => \widget_1/repeat_sel_sel_sources_14__0\,
      repeat_sel_sel_sources_17_reg => cams_2_n_12,
      \repeat_sel_sel_sources_1__0\ => \widget_1/repeat_sel_sel_sources_1__0\,
      repeat_sel_sel_sources_25_reg => cams_2_n_3,
      repeat_sel_sel_sources_33_reg => cams_2_n_5,
      repeat_sel_sel_sources_38_reg => cams_2_n_18,
      repeat_sel_sel_sources_3_reg => cams_2_n_10,
      repeat_sel_sel_sources_41_reg => cams_2_n_9,
      repeat_sel_sel_sources_46_reg => cams_2_n_16,
      \repeat_sel_sel_sources_4__0\ => \widget_1/repeat_sel_sel_sources_4__0\,
      repeat_sel_sel_sources_59_reg => cams_2_n_17,
      repeat_sel_sel_sources_5_reg => cams_2_n_8,
      repeat_sel_sel_sources_60_reg => cams_2_n_11,
      repeat_sel_sel_sources_62_reg => cams_2_n_19,
      sinkD_io_a_tlSource_bits(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      source_r(0) => source_r(1),
      \state_reg[0]\ => cams_7_n_1,
      \state_reg[0]_0\ => \^a_first_reg_0\,
      \state_reg[0]_1\ => \^divertprobes_reg\,
      \state_reg[1]\ => \^a_first_reg_1\,
      \state_reg[1]_0\ => \state_reg[1]_1\,
      sync_0_reg => \data_reg_0_7_0_5_i_20__0_n_0\
    );
cams_3: entity work.meisha_chiplink_master_0_1_FPGA_CAM_52
     port map (
      ADDRD(0) => cams_0_io_key(0),
      Q(2 downto 0) => r_4(2 downto 0),
      SR(0) => SR(0),
      a_first => a_first,
      a_first_reg => \^cam_a_0_bits_source_reg[2]\,
      a_first_reg_0 => \^repeat_sel_sel_sources_59_reg\,
      a_first_reg_1 => \^free_reg[7]\,
      bypass_reg_rep => bypass_reg_rep_0,
      bypass_reg_rep_0 => cams_0_n_5,
      cams_0_io_alloc_bits(15 downto 0) => cams_0_io_alloc_bits(15 downto 0),
      cams_1_io_key(0) => cams_1_io_key(0),
      cams_3_io_alloc_ready => cams_3_io_alloc_ready,
      \cdc_reg_reg[13]\ => \^d\(0),
      \cdc_reg_reg[15]\(2 downto 0) => Q(15 downto 13),
      chiplink_auto_mbypass_out_a_bits_source(0) => chiplink_auto_mbypass_out_a_bits_source(0),
      clk => clk,
      data_io_data_MPORT_data(15 downto 0) => data_io_data_MPORT_data_0(15 downto 0),
      \elts_1_data_reg[16]\ => cams_3_n_21,
      \elts_1_data_reg[17]\ => cams_3_n_22,
      \elts_1_data_reg[18]\ => cams_3_n_23,
      \elts_1_data_reg[19]\ => cams_3_n_24,
      \elts_1_data_reg[20]\ => cams_3_n_25,
      \elts_1_data_reg[21]\ => cams_3_n_26,
      \elts_1_data_reg[22]\ => cams_3_n_27,
      \elts_1_data_reg[23]\ => cams_3_n_28,
      \elts_1_data_reg[24]\ => cams_3_n_29,
      \elts_1_data_reg[25]\ => cams_3_n_30,
      \elts_1_data_reg[26]\ => cams_3_n_31,
      \elts_1_data_reg[27]\ => cams_3_n_32,
      \elts_1_data_reg[28]\ => cams_3_n_33,
      \elts_1_data_reg[29]\ => cams_3_n_34,
      \elts_1_data_reg[30]\ => cams_3_n_35,
      \elts_1_data_reg[31]\ => cams_3_n_36,
      flight_100_reg => flight_100_reg,
      flight_97_reg => flight_97_reg,
      flight_98_reg => flight_98_reg,
      flight_99_reg => flight_99_reg,
      \free_reg[1]_0\(0) => cams_2_io_key(0),
      \free_reg[1]_1\ => cams_6_n_0,
      \free_reg[3]_0\ => \free_reg[3]\,
      \free_reg[3]_1\(1 downto 0) => \free_reg[3]_0\(1 downto 0),
      \free_reg[3]_2\(1 downto 0) => \free_reg[3]_2\(1 downto 0),
      \free_reg[4]_0\ => cams_3_n_18,
      \free_reg[4]_1\(1 downto 0) => cams_3_io_key(2 downto 1),
      full_reg => \^cam_a_0_bits_source_reg[0]\,
      full_reg_0 => full_reg_0,
      full_reg_1 => extract_n_5,
      full_reg_2 => cams_2_n_24,
      full_reg_3 => extract_n_1,
      mbypass_auto_in_1_a_bits_source(0) => \^mbypass_auto_in_1_a_bits_source\(0),
      p_0_in => extract_n_2,
      \r_4_reg[0]\ => cams_7_n_38,
      \r_4_reg[1]\ => \^d\(1),
      \r_4_reg[1]_0\ => repeat_sel_sel_sources_15_i_2_n_0,
      \ram_source_reg[2]\ => \ram_source_reg[2]\,
      \ram_source_reg[2]_0\ => \ram_source_reg[2]_0\,
      \ram_source_reg[2]_1\ => \ram_source_reg[2]_1\,
      \ram_source_reg[2]_2\ => \ram_source_reg[2]_2\,
      \ram_source_reg[2]_3\ => \ram_source_reg[2]_3\,
      \ram_source_reg[2]_4\ => \ram_source_reg[2]_4\,
      repeat_sel_sel_sources_17_reg => cams_3_n_0,
      repeat_sel_sel_sources_25_reg => cams_3_n_4,
      \repeat_sel_sel_sources_2__0\ => \widget_1/repeat_sel_sel_sources_2__0\,
      repeat_sel_sel_sources_30_reg => cams_3_n_8,
      repeat_sel_sel_sources_33_reg => cams_3_n_6,
      repeat_sel_sel_sources_40_reg => cams_3_n_11,
      repeat_sel_sel_sources_44_reg => cams_3_n_7,
      repeat_sel_sel_sources_46_reg => cams_3_n_3,
      repeat_sel_sel_sources_54_reg => cams_3_n_5,
      repeat_sel_sel_sources_62_reg => cams_3_n_2,
      \repeat_sel_sel_sources_9__0\ => \widget_1/repeat_sel_sel_sources_9__0\,
      saved_source(0) => saved_source(0),
      sinkD_io_a_tlSource_bits(3 downto 0) => sinkD_io_a_tlSource_bits(3 downto 0),
      source_r(0) => source_r(0),
      \state_reg[0]\ => \^a_first_reg_0\,
      \state_reg[0]_0\ => \^divertprobes_reg\,
      \state_reg[1]\ => \^a_first_reg_1\,
      \state_reg[1]_0\ => \state_reg[1]_0\,
      sync_0_reg => \data_reg_0_7_0_5_i_20__0_n_0\
    );
cams_4: entity work.meisha_chiplink_master_0_1_FPGA_CAM_53
     port map (
      ADDRD(0) => cams_4_io_key(1),
      Q(1 downto 0) => Q(14 downto 13),
      SR(0) => SR(0),
      a_first => a_first,
      a_first_reg => extract_n_7,
      a_first_reg_0 => \^free_reg[7]_5\,
      cams_0_io_alloc_bits(15 downto 0) => cams_0_io_alloc_bits(15 downto 0),
      cams_4_io_alloc_ready => cams_4_io_alloc_ready,
      cams_5_io_key(0) => cams_5_io_key(2),
      cams_6_io_key(0) => cams_6_io_key(2),
      cams_7_io_key(0) => cams_7_io_key(2),
      \cdc_reg_reg[13]\ => \^d\(0),
      clk => clk,
      data_io_data_MPORT_data(15 downto 0) => data_io_data_MPORT_data_1(15 downto 0),
      \elts_1_data_reg[16]\ => cams_4_n_3,
      \free_reg[0]_0\(0) => \free_reg[0]_4\(0),
      \free_reg[2]_0\(0) => \free_reg[2]_4\(0),
      \free_reg[4]_0\ => cams_4_n_1,
      \free_reg[7]_0\ => cams_4_n_4,
      full_reg => extract_n_1,
      \r_4_reg[1]\(1 downto 0) => r_4(1 downto 0),
      \r_4_reg[1]_0\ => \^d\(1),
      \r_4_reg[2]\ => cams_3_n_18,
      \ram_source_reg[2]\ => \ram_source_reg[2]_4\,
      \ram_source_reg[2]_0\ => \ram_source_reg[2]\,
      \ram_source_reg[2]_1\ => \ram_source_reg[2]_0\,
      \ram_source_reg[2]_2\ => \ram_source_reg[2]_5\,
      \ram_source_reg[2]_3\ => \ram_source_reg[2]_1\,
      \ram_source_reg[2]_4\ => \ram_source_reg[2]_2\,
      \ram_source_reg[2]_5\ => \ram_source_reg[2]_3\,
      \ram_source_reg[5]\ => \ram_source_reg[5]\,
      sinkD_io_a_tlSource_bits(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      \source_r_reg[0]\ => cams_4_n_6,
      \source_r_reg[2]\ => cams_4_n_7,
      \state_reg[0]\ => \^divertprobes_reg\,
      \state_reg[0]_0\ => cams_7_n_1,
      \state_reg[0]_1\ => \^a_first_reg_0\,
      \state_reg[1]\ => \^a_first_reg_1\
    );
cams_5: entity work.meisha_chiplink_master_0_1_FPGA_CAM_54
     port map (
      Q(0) => \free_reg[2]_3\(0),
      SR(0) => SR(0),
      a_first => a_first,
      a_first_reg => cams_4_n_3,
      a_first_reg_0 => \^free_reg[7]_4\,
      cams_0_io_alloc_bits(15 downto 0) => cams_0_io_alloc_bits(15 downto 0),
      cams_4_io_alloc_ready => cams_4_io_alloc_ready,
      cams_6_io_alloc_ready => cams_6_io_alloc_ready,
      cams_7_io_alloc_ready => cams_7_io_alloc_ready,
      \cdc_reg_reg[13]\ => extract_n_8,
      \cdc_reg_reg[13]_0\ => \^d\(0),
      \cdc_reg_reg[14]\ => cams_1_n_21,
      \cdc_reg_reg[15]\(0) => Q(15),
      clk => clk,
      data_io_data_MPORT_data(15 downto 0) => data_io_data_MPORT_data_1(15 downto 0),
      \free_reg[0]_0\(0) => \free_reg[0]_3\(0),
      \free_reg[4]_0\(1 downto 0) => cams_5_io_key(2 downto 1),
      \free_reg[6]_0\ => cams_0_n_82,
      \free_reg[7]_0\ => cams_5_n_2,
      full_reg => extract_n_1,
      header(15 downto 0) => header(15 downto 0),
      \q_last_count_reg[4]\ => cams_5_n_5,
      \q_last_count_reg[4]_0\ => cams_5_n_6,
      \r_4_reg[1]\ => \^d\(1),
      \r_4_reg[2]\ => cams_3_n_18,
      \r_4_reg[2]_0\(0) => r_4(2),
      \ram_source_reg[2]\ => \ram_source_reg[2]_4\,
      \ram_source_reg[2]_0\ => \ram_source_reg[2]\,
      \ram_source_reg[2]_1\ => \ram_source_reg[2]_0\,
      \ram_source_reg[2]_2\ => \ram_source_reg[2]_5\,
      \ram_source_reg[2]_3\ => \ram_source_reg[2]_1\,
      \ram_source_reg[2]_4\ => \ram_source_reg[2]_2\,
      \ram_source_reg[2]_5\ => \ram_source_reg[2]_3\,
      \ram_source_reg[3]\ => cams_7_n_6,
      \ram_source_reg[3]_0\ => cams_7_n_23,
      \ram_source_reg[3]_1\ => cams_7_n_24,
      \ram_source_reg[3]_10\ => cams_7_n_33,
      \ram_source_reg[3]_11\ => cams_7_n_34,
      \ram_source_reg[3]_12\ => cams_7_n_35,
      \ram_source_reg[3]_13\ => cams_7_n_36,
      \ram_source_reg[3]_14\ => cams_7_n_37,
      \ram_source_reg[3]_15\ => \ram_source_reg[3]_1\,
      \ram_source_reg[3]_2\ => cams_7_n_25,
      \ram_source_reg[3]_3\ => cams_7_n_26,
      \ram_source_reg[3]_4\ => cams_7_n_27,
      \ram_source_reg[3]_5\ => cams_7_n_28,
      \ram_source_reg[3]_6\ => cams_7_n_29,
      \ram_source_reg[3]_7\ => cams_7_n_30,
      \ram_source_reg[3]_8\ => cams_7_n_31,
      \ram_source_reg[3]_9\ => cams_7_n_32,
      \ram_source_reg[4]\ => cams_1_n_0,
      \ram_source_reg[4]_0\ => cams_1_n_1,
      \ram_source_reg[4]_1\ => cams_1_n_2,
      \ram_source_reg[4]_10\ => cams_1_n_11,
      \ram_source_reg[4]_11\ => cams_1_n_12,
      \ram_source_reg[4]_12\ => cams_1_n_13,
      \ram_source_reg[4]_13\ => cams_1_n_14,
      \ram_source_reg[4]_14\ => cams_1_n_15,
      \ram_source_reg[4]_2\ => cams_1_n_3,
      \ram_source_reg[4]_3\ => cams_1_n_4,
      \ram_source_reg[4]_4\ => cams_1_n_5,
      \ram_source_reg[4]_5\ => cams_1_n_6,
      \ram_source_reg[4]_6\ => cams_1_n_7,
      \ram_source_reg[4]_7\ => cams_1_n_8,
      \ram_source_reg[4]_8\ => cams_1_n_9,
      \ram_source_reg[4]_9\ => cams_1_n_10,
      relack => relack,
      sinkD_io_a_tlSource_bits(5 downto 0) => sinkD_io_a_tlSource_bits(5 downto 0),
      sinkD_io_c_clSource(15 downto 0) => sinkD_io_c_clSource(15 downto 0),
      \source_r_reg[0]\ => cams_5_n_4,
      \state_reg[0]\ => cams_7_n_1,
      \state_reg[0]_0\ => \^divertprobes_reg\
    );
cams_6: entity work.meisha_chiplink_master_0_1_FPGA_CAM_55
     port map (
      ADDRD(0) => cams_7_io_key(0),
      Q(0) => \free_reg[2]_2\(0),
      SR(0) => SR(0),
      a_first_reg => \^free_reg[7]_3\,
      cams_0_io_alloc_bits(15 downto 0) => cams_0_io_alloc_bits(15 downto 0),
      cams_6_io_alloc_ready => cams_6_io_alloc_ready,
      \cdc_reg_reg[13]\ => \^d\(0),
      clk => clk,
      data_io_data_MPORT_data(15 downto 0) => data_io_data_MPORT_data_2(15 downto 0),
      \elts_1_data_reg[16]\ => cams_6_n_1,
      \free_reg[0]_0\(0) => \free_reg[0]_2\(0),
      \free_reg[3]_0\ => cams_5_n_4,
      \free_reg[3]_1\ => cams_4_n_6,
      \free_reg[4]_0\(1 downto 0) => cams_6_io_key(2 downto 1),
      full_reg => extract_n_1,
      \r_4_reg[0]\ => cams_2_n_2,
      \r_4_reg[1]\ => extract_n_6,
      \r_4_reg[1]_0\ => \^d\(1),
      \r_4_reg[2]\ => cams_3_n_18,
      \ram_source_reg[2]\ => \ram_source_reg[2]\,
      \ram_source_reg[2]_0\ => \ram_source_reg[2]_0\,
      \ram_source_reg[2]_1\ => \ram_source_reg[2]_1\,
      \ram_source_reg[2]_2\ => \ram_source_reg[2]_2\,
      \ram_source_reg[2]_3\ => \ram_source_reg[2]_3\,
      \ram_source_reg[2]_4\ => \ram_source_reg[2]_5\,
      \ram_source_reg[2]_5\ => \ram_source_reg[2]_4\,
      \ram_source_reg[4]\ => \ram_source_reg[4]\,
      sinkD_io_a_tlSource_bits(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      \source_r_reg[0]\ => cams_6_n_0,
      sync_0_reg => \data_reg_0_7_0_5_i_20__0_n_0\
    );
cams_7: entity work.meisha_chiplink_master_0_1_FPGA_CAM_56
     port map (
      ADDRD(0) => cams_4_io_key(1),
      CO(0) => CO(0),
      Q(18 downto 3) => Q(31 downto 16),
      Q(2 downto 1) => Q(14 downto 13),
      Q(0) => Q(4),
      SR(0) => SR(0),
      a_first_reg => extract_n_7,
      a_first_reg_0 => \^free_reg[7]_2\,
      a_isSupported => a_isSupported,
      bypass_reg_rep => bypass_reg_rep_0,
      bypass_reg_rep_0(0) => \^stalls_id_5_reg[1]\(0),
      cams_0_io_alloc_bits(15 downto 0) => cams_0_io_alloc_bits(15 downto 0),
      cams_7_io_alloc_ready => cams_7_io_alloc_ready,
      \cdc_reg_reg[13]\ => \^d\(0),
      \cdc_reg_reg[5]\ => \^cam_a_0_bits_mask_reg[2]\,
      clk => clk,
      data_io_data_MPORT_data(15 downto 0) => data_io_data_MPORT_data_2(15 downto 0),
      \elts_1_data_reg[16]\ => cams_7_n_6,
      \elts_1_data_reg[17]\ => cams_7_n_23,
      \elts_1_data_reg[18]\ => cams_7_n_24,
      \elts_1_data_reg[19]\ => cams_7_n_25,
      \elts_1_data_reg[20]\ => cams_7_n_26,
      \elts_1_data_reg[21]\ => cams_7_n_27,
      \elts_1_data_reg[22]\ => cams_7_n_28,
      \elts_1_data_reg[23]\ => cams_7_n_29,
      \elts_1_data_reg[24]\ => cams_7_n_30,
      \elts_1_data_reg[25]\ => cams_7_n_31,
      \elts_1_data_reg[26]\ => cams_7_n_32,
      \elts_1_data_reg[27]\ => cams_7_n_33,
      \elts_1_data_reg[28]\ => cams_7_n_34,
      \elts_1_data_reg[29]\ => cams_7_n_35,
      \elts_1_data_reg[30]\ => cams_7_n_36,
      \elts_1_data_reg[31]\ => cams_7_n_37,
      extract_io_i_bits_address_lo(0) => extract_io_i_bits_address_lo(30),
      \free_reg[0]_0\(0) => \free_reg[0]_1\(0),
      \free_reg[2]_0\(0) => \free_reg[2]_1\(0),
      \free_reg[4]_0\ => cams_7_n_38,
      \free_reg[4]_1\(1) => cams_7_io_key(2),
      \free_reg[4]_1\(0) => cams_7_io_key(0),
      \free_reg[6]_0\(0) => cams_6_io_key(1),
      \free_reg[6]_1\(0) => cams_5_io_key(1),
      \free_reg[6]_2\ => cams_6_n_1,
      \free_reg[7]_0\ => cams_7_n_1,
      full_reg => full_reg_0,
      full_reg_0 => extract_n_1,
      p_29_in => p_29_in,
      p_30_in => p_30_in,
      \q_last_count_reg[4]\ => cams_7_n_5,
      \q_last_count_reg[4]_0\ => extract_n_44,
      \r_1_reg[1]\ => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      \r_1_reg[1]_0\(0) => r_1(1),
      \r_4_reg[1]\(1 downto 0) => r_4(1 downto 0),
      \r_4_reg[1]_0\ => \^d\(1),
      \r_4_reg[2]\ => cams_3_n_18,
      \r_5_reg[15]\(15 downto 0) => r_5(15 downto 0),
      \ram_source_reg[2]\ => \ram_source_reg[2]\,
      \ram_source_reg[2]_0\ => \ram_source_reg[2]_0\,
      \ram_source_reg[2]_1\ => \ram_source_reg[2]_5\,
      \ram_source_reg[2]_2\ => \ram_source_reg[2]_1\,
      \ram_source_reg[2]_3\ => \ram_source_reg[2]_2\,
      \ram_source_reg[2]_4\ => \ram_source_reg[2]_3\,
      \ram_source_reg[2]_5\ => \ram_source_reg[2]_4\,
      \ram_source_reg[3]\ => \ram_source_reg[3]_0\,
      saved_address(0) => saved_address(28),
      \saved_address_reg[28]\ => \^cam_a_0_bits_address_reg[28]\,
      \saved_address_reg[29]\(0) => \saved_address_reg[29]\(0),
      \saved_address_reg[31]\ => \^cam_a_0_bits_address_reg[31]\,
      \saved_address_reg[31]_0\ => \^stalls_id_5_reg[0]\,
      sinkD_io_a_tlSource_bits(3 downto 0) => sinkD_io_a_tlSource_bits(3 downto 0),
      \source_r_reg[1]\ => cams_7_n_2,
      source_valid_io_out => source_valid_io_out,
      \stalls_id_5_reg[0]\ => \stalls_id_5_reg[0]_2\,
      \stalls_id_6_reg[1]\ => \stalls_id_6_reg[1]\,
      \state_reg[0]\ => \^divertprobes_reg\,
      \state_reg[0]_0\ => \^a_first_reg_0\,
      \state_reg[1]\ => \^a_first_reg_1\,
      sync_0_reg => \data_reg_0_7_0_5_i_20__0_n_0\,
      valid_reg => valid_reg
    );
\counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFE200"
    )
        port map (
      I0 => Q(9),
      I1 => \^divertprobes_reg\,
      I2 => r_3(0),
      I3 => \^saved_size_reg[1]\,
      I4 => chiplink_auto_mbypass_out_a_bits_size(2),
      I5 => \^cam_a_0_bits_mask_reg[2]\,
      O => \stall_counter_reg[0]\
    );
\counter[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
        port map (
      I0 => Q(11),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => r_3(2),
      I4 => bypass_reg_rep_0,
      O => chiplink_auto_mbypass_out_a_bits_size(2)
    );
\counter[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000A808"
    )
        port map (
      I0 => \^stall_counter_reg[3]\,
      I1 => Q(9),
      I2 => \^divertprobes_reg\,
      I3 => r_3(0),
      I4 => bypass_reg_rep_0,
      I5 => \^saved_size_reg[1]\,
      O => \stall_counter_reg[2]\
    );
\counter[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFFFFFF4540"
    )
        port map (
      I0 => bypass_reg_rep_0,
      I1 => r_1(2),
      I2 => \^divertprobes_reg\,
      I3 => Q(5),
      I4 => count_reg_0,
      I5 => \^bundleout_0_a_bits_data_rdata_0_reg[21]\,
      O => \widget_1/last\
    );
\counter[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005044440050"
    )
        port map (
      I0 => bypass_reg_rep_0,
      I1 => r_3(2),
      I2 => Q(11),
      I3 => Q(5),
      I4 => \^divertprobes_reg\,
      I5 => r_1(2),
      O => \^stall_counter_reg[3]\
    );
\data_reg_0_7_0_5_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7777FFFFFFFF"
    )
        port map (
      I0 => source_valid_io_out,
      I1 => valid_reg,
      I2 => \^a_first_reg_1\,
      I3 => \^a_first_reg_0\,
      I4 => extract_n_44,
      I5 => a_first,
      O => \data_reg_0_7_0_5_i_20__0_n_0\
    );
extract: entity work.meisha_chiplink_master_0_1_FPGA_ParitalExtractor
     port map (
      E(0) => \^q_last_count_reg[4]_0\,
      Q(2 downto 0) => r_4(2 downto 0),
      a_first => a_first,
      a_first_reg => extract_n_82,
      a_first_reg_0 => cams_5_n_5,
      a_first_reg_1 => cams_0_n_74,
      \bundleOut_0_a_bits_mask_rdata_0_reg[3]\(3 downto 0) => \bundleOut_0_a_bits_mask_rdata_0_reg[3]\(3 downto 0),
      bundleOut_0_a_bits_mask_rdata_written_once_reg => bundleOut_0_a_bits_mask_rdata_written_once_reg,
      bypass_reg_rep => bypass_reg_rep,
      bypass_reg_rep_0 => bypass_reg_rep_0,
      cams_0_io_alloc_ready => cams_0_io_alloc_ready,
      cams_3_io_alloc_ready => cams_3_io_alloc_ready,
      cams_6_io_alloc_ready => cams_6_io_alloc_ready,
      cams_7_io_alloc_ready => cams_7_io_alloc_ready,
      \cdc_reg_reg[0]\ => \cdc_reg_reg[0]\,
      \cdc_reg_reg[10]\ => \cam_a_0_bits_mask[2]_i_2_n_0\,
      \cdc_reg_reg[10]_0\ => \cam_a_0_bits_mask[3]_i_3_n_0\,
      \cdc_reg_reg[10]_1\ => \cam_a_0_bits_mask[0]_i_2_n_0\,
      \cdc_reg_reg[10]_2\ => \cam_a_0_bits_mask[1]_i_2_n_0\,
      \cdc_reg_reg[10]_3\ => \cdc_reg_reg[10]\,
      \cdc_reg_reg[11]\ => \cdc_reg_reg[11]\,
      \cdc_reg_reg[12]\ => \cdc_reg_reg[12]\,
      \cdc_reg_reg[13]\ => \cdc_reg_reg[13]\,
      \cdc_reg_reg[14]\ => cams_1_n_21,
      \cdc_reg_reg[14]_0\ => \cdc_reg_reg[14]\,
      \cdc_reg_reg[15]\ => \cdc_reg_reg[15]\,
      \cdc_reg_reg[19]\(7 downto 0) => \cdc_reg_reg[19]\(7 downto 0),
      \cdc_reg_reg[1]\ => \cdc_reg_reg[1]\,
      \cdc_reg_reg[20]\ => \cdc_reg_reg[20]\,
      \cdc_reg_reg[21]\ => \cdc_reg_reg[21]\,
      \cdc_reg_reg[22]\ => \cdc_reg_reg[22]\,
      \cdc_reg_reg[23]\ => \cdc_reg_reg[23]\,
      \cdc_reg_reg[28]\ => \cdc_reg_reg[28]\,
      \cdc_reg_reg[29]\ => \cdc_reg_reg[29]\,
      \cdc_reg_reg[2]\ => \cdc_reg_reg[2]\,
      \cdc_reg_reg[30]\ => \cdc_reg_reg[30]\,
      \cdc_reg_reg[31]\(31 downto 0) => Q(31 downto 0),
      \cdc_reg_reg[31]_0\ => \cdc_reg_reg[31]\,
      \cdc_reg_reg[3]\ => \^cam_a_0_bits_data_reg[34]\,
      \cdc_reg_reg[3]_0\ => \cam_a_0_bits_mask[7]_i_5_n_0\,
      \cdc_reg_reg[3]_1\ => \cam_a_0_bits_mask[6]_i_3_n_0\,
      \cdc_reg_reg[3]_2\ => \cam_a_0_bits_mask[5]_i_4_n_0\,
      \cdc_reg_reg[3]_3\ => \cam_a_0_bits_mask[4]_i_3_n_0\,
      \cdc_reg_reg[3]_4\ => \cdc_reg_reg[3]\,
      \cdc_reg_reg[4]\ => \cdc_reg_reg[4]\,
      \cdc_reg_reg[4]_0\ => \cdc_reg_reg[4]_0\,
      \cdc_reg_reg[5]\ => \^cam_a_0_bits_mask_reg[2]\,
      \cdc_reg_reg[5]_0\ => \cdc_reg_reg[5]\,
      \cdc_reg_reg[5]_1\ => \cdc_reg_reg[5]_0\,
      \cdc_reg_reg[6]\ => \cdc_reg_reg[6]\,
      \cdc_reg_reg[6]_0\ => \cdc_reg_reg[6]_0\,
      \cdc_reg_reg[7]\ => \cdc_reg_reg[7]\,
      \cdc_reg_reg[7]_0\ => \cdc_reg_reg[7]_0\,
      \cdc_reg_reg[8]\ => \cdc_reg_reg[8]\,
      \cdc_reg_reg[9]\ => \cdc_reg_reg[9]\,
      chiplink_auto_mbypass_out_a_bits_data(16 downto 0) => chiplink_auto_mbypass_out_a_bits_data(16 downto 0),
      chiplink_auto_mbypass_out_a_bits_mask(3 downto 0) => chiplink_auto_mbypass_out_a_bits_mask(3 downto 0),
      clk => clk,
      fixer_1_auto_in_a_ready => fixer_1_auto_in_a_ready,
      \free_reg[3]\ => extract_n_6,
      \free_reg[4]\ => extract_n_4,
      \free_reg[4]_0\ => extract_n_5,
      \free_reg[4]_1\ => extract_n_7,
      \free_reg[4]_2\ => extract_n_8,
      \free_reg[4]_3\ => \free_reg[4]\,
      \free_reg[4]_4\ => extract_n_52,
      \free_reg[6]\(0) => cams_2_io_key(2),
      \free_reg[7]\ => \^free_reg[7]\,
      \free_reg[7]_0\ => \^free_reg[7]_0\,
      \free_reg[7]_1\ => \^free_reg[7]_1\,
      \free_reg[7]_2\ => \^free_reg[7]_2\,
      \free_reg[7]_3\ => \^free_reg[7]_3\,
      \free_reg[7]_4\ => \^free_reg[7]_4\,
      \free_reg[7]_5\ => \^free_reg[7]_5\,
      \free_reg[7]_6\ => cams_1_n_19,
      \free_reg[7]_7\ => cams_5_n_2,
      \free_reg[7]_8\ => cams_4_n_4,
      full_reg => full_reg_0,
      hints_auto_in_a_bits_mask(7 downto 0) => hints_auto_in_a_bits_mask(7 downto 0),
      last => \widget_1/last\,
      mbypass_auto_in_1_a_bits_data(27 downto 0) => mbypass_auto_in_1_a_bits_data(27 downto 0),
      p_0_in => extract_n_2,
      p_11_in => \widget_1/p_11_in\,
      p_9_in => \widget_1/p_9_in\,
      \q_address0_r_reg[0]\ => \^cam_a_0_bits_mask_reg[6]\,
      \q_address0_r_reg[1]\ => \^cam_a_0_bits_mask_reg[6]_0\,
      \q_address0_r_reg[2]\ => \^cam_a_0_bits_mask_reg[6]_1\,
      \q_last_count_reg[4]\ => extract_n_1,
      \q_last_count_reg[4]_0\(4 downto 1) => \q_last_count_reg__0\(4 downto 1),
      \q_last_count_reg[4]_0\(0) => \^q_last_count_reg[1]_0\(0),
      \r_1_reg[2]\(0) => r_1(2),
      \r_4_reg[0]\ => cams_7_n_38,
      \r_4_reg[0]_0\ => cams_2_n_2,
      \r_4_reg[0]_1\ => cams_4_n_1,
      \r_4_reg[2]\ => cams_3_n_18,
      resetn => resetn,
      \saved_address_reg[0]\ => \saved_address_reg[0]\,
      \shift_reg[23]_0\ => \^shift_reg[23]\,
      \shift_reg[31]_0\ => \_wide_T\(3),
      \shift_reg[31]_1\ => \_wide_T\(1),
      \shift_reg[31]_2\ => \_wide_T\(0),
      \shift_reg[31]_3\ => \_wide_T\(2),
      source_valid_io_out => source_valid_io_out,
      \stalls_id_6_reg[1]\ => cams_7_n_5,
      state => state,
      state_1_reg => state_1_reg,
      \state_reg[0]_0\ => extract_n_44,
      \state_reg[0]_1\ => extract_n_83,
      \state_reg[0]_2\ => \^a_first_reg_0\,
      \state_reg[0]_3\ => \^divertprobes_reg\,
      \state_reg[0]_4\ => cams_7_n_1,
      \state_reg[1]_0\ => extract_n_84,
      \state_reg[1]_1\ => \q_last_count[4]_i_5_n_0\,
      \state_reg[1]_2\ => \^a_first_reg_1\,
      \state_reg[2]_0\ => \state_reg[2]\,
      \state_reg[2]_1\ => \state_reg[2]_0\,
      \state_reg[2]_10\ => \state_reg[2]_9\,
      \state_reg[2]_11\ => \state_reg[2]_10\,
      \state_reg[2]_2\ => \state_reg[2]_1\,
      \state_reg[2]_3\ => \state_reg[2]_2\,
      \state_reg[2]_4\ => \state_reg[2]_3\,
      \state_reg[2]_5\ => \state_reg[2]_4\,
      \state_reg[2]_6\ => \state_reg[2]_5\,
      \state_reg[2]_7\ => \state_reg[2]_6\,
      \state_reg[2]_8\ => \state_reg[2]_7\,
      \state_reg[2]_9\ => \state_reg[2]_8\,
      \state_reg[3]_0\ => \state_reg[3]\,
      sync_0_reg => \data_reg_0_7_0_5_i_20__0_n_0\,
      valid_reg => valid_reg
    );
\io_axi4_0_araddr[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_address(0),
      I1 => full_reg_0,
      I2 => q_address0_r(0),
      I3 => \q_address0_r[11]_i_1_n_0\,
      I4 => Q(0),
      I5 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(0)
    );
\io_axi4_0_araddr[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_address(9),
      I1 => full_reg_0,
      I2 => q_address0_r(10),
      I3 => \q_address0_r[11]_i_1_n_0\,
      I4 => Q(10),
      I5 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(9)
    );
\io_axi4_0_araddr[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_address(10),
      I1 => full_reg_0,
      I2 => q_address0_r(11),
      I3 => \q_address0_r[11]_i_1_n_0\,
      I4 => Q(11),
      I5 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(10)
    );
\io_axi4_0_araddr[12]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888BBB8"
    )
        port map (
      I0 => saved_address(11),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(12),
      I4 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(11)
    );
\io_axi4_0_araddr[13]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_address(12),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(13),
      I4 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(12)
    );
\io_axi4_0_araddr[14]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_address(13),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(14),
      I4 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(13)
    );
\io_axi4_0_araddr[15]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_address(14),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(15),
      I4 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(14)
    );
\io_axi4_0_araddr[16]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_address(15),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(16),
      I4 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(15)
    );
\io_axi4_0_araddr[17]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_address(16),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(17),
      I4 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(16)
    );
\io_axi4_0_araddr[18]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_address(17),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(18),
      I4 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(17)
    );
\io_axi4_0_araddr[19]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_address(18),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(19),
      I4 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(18)
    );
\io_axi4_0_araddr[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_address(1),
      I1 => full_reg_0,
      I2 => q_address0_r(1),
      I3 => \q_address0_r[11]_i_1_n_0\,
      I4 => Q(1),
      I5 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(1)
    );
\io_axi4_0_araddr[20]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_address(19),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(20),
      I4 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(19)
    );
\io_axi4_0_araddr[21]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_address(20),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(21),
      I4 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(20)
    );
\io_axi4_0_araddr[22]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_address(21),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(22),
      I4 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(21)
    );
\io_axi4_0_araddr[23]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_address(22),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(23),
      I4 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(22)
    );
\io_axi4_0_araddr[24]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_address(23),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(24),
      I4 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(23)
    );
\io_axi4_0_araddr[25]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_address(24),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(25),
      I4 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(24)
    );
\io_axi4_0_araddr[26]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_address(25),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(26),
      I4 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(25)
    );
\io_axi4_0_araddr[27]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_address(26),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(27),
      I4 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(26)
    );
\io_axi4_0_araddr[28]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => saved_address(27),
      I1 => full_reg_0,
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => extract_io_i_bits_address_lo(28),
      I4 => bypass_reg_rep_0,
      O => \^cam_a_0_bits_address_reg[28]\
    );
\io_axi4_0_araddr[28]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \saved_address[31]_i_3_n_0\,
      I1 => acquireOk,
      I2 => \cam_a_0_bits_address[31]_i_3_n_0\,
      O => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\
    );
\io_axi4_0_araddr[29]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055450040"
    )
        port map (
      I0 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I1 => Q(29),
      I2 => \^a_first_reg_0\,
      I3 => \^a_first_reg_1\,
      I4 => q_address0_r(29),
      I5 => bypass_reg_rep_0,
      O => \cam_a_0_bits_address_reg[29]\(0)
    );
\io_axi4_0_araddr[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(2),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(2),
      I4 => bypass_reg_rep_0,
      O => \^cam_a_0_bits_mask_reg[6]_1\
    );
\io_axi4_0_araddr[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_address(2),
      I1 => full_reg_0,
      I2 => q_address0_r(3),
      I3 => \q_address0_r[11]_i_1_n_0\,
      I4 => Q(3),
      I5 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(2)
    );
\io_axi4_0_araddr[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_address(3),
      I1 => full_reg_0,
      I2 => q_address0_r(4),
      I3 => \q_address0_r[11]_i_1_n_0\,
      I4 => Q(4),
      I5 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(3)
    );
\io_axi4_0_araddr[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_address(4),
      I1 => full_reg_0,
      I2 => q_address0_r(5),
      I3 => \q_address0_r[11]_i_1_n_0\,
      I4 => Q(5),
      I5 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(4)
    );
\io_axi4_0_araddr[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_address(5),
      I1 => full_reg_0,
      I2 => q_address0_r(6),
      I3 => \q_address0_r[11]_i_1_n_0\,
      I4 => Q(6),
      I5 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(5)
    );
\io_axi4_0_araddr[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_address(6),
      I1 => full_reg_0,
      I2 => q_address0_r(7),
      I3 => \q_address0_r[11]_i_1_n_0\,
      I4 => Q(7),
      I5 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(6)
    );
\io_axi4_0_araddr[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_address(7),
      I1 => full_reg_0,
      I2 => q_address0_r(8),
      I3 => \q_address0_r[11]_i_1_n_0\,
      I4 => Q(8),
      I5 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(7)
    );
\io_axi4_0_araddr[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_address(8),
      I1 => full_reg_0,
      I2 => q_address0_r(9),
      I3 => \q_address0_r[11]_i_1_n_0\,
      I4 => Q(9),
      I5 => bypass_reg_rep_0,
      O => fixer_1_auto_in_a_bits_address(8)
    );
\io_axi4_0_arid[0]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => r_4(0),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(13),
      I4 => bypass_reg_rep_0,
      O => \^repeat_sel_sel_sources_39_reg\
    );
\io_axi4_0_arid[0]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBE0000FFFFFFFF"
    )
        port map (
      I0 => bypass_reg_rep_1,
      I1 => \^cam_a_0_bits_address_reg[31]\,
      I2 => \^cam_a_0_bits_address_reg[30]\,
      I3 => \fixer_1/_a_id_T_9\,
      I4 => \stalls_id_3_reg[1]_0\,
      I5 => \^fixer_1_auto_in_a_bits_source\(2),
      O => \saved_opcode_reg[2]_3\
    );
\io_axi4_0_arid[0]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002002"
    )
        port map (
      I0 => \^stalls_id_5_reg[1]\(0),
      I1 => \fixer_1/_a_id_T_9\,
      I2 => \^cam_a_0_bits_address_reg[30]\,
      I3 => \^cam_a_0_bits_address_reg[31]\,
      I4 => \^stalls_id_5_reg[0]_0\(0),
      I5 => \^stalls_id_5_reg[0]_1\(0),
      O => \saved_opcode_reg[2]_2\
    );
\io_axi4_0_arid[0]_INST_0_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"040F0404"
    )
        port map (
      I0 => \^fixer_1_auto_in_a_bits_source\(2),
      I1 => flight_37_reg,
      I2 => \^fixer_1_auto_in_a_bits_source\(0),
      I3 => \^fixer_1_auto_in_a_bits_source\(1),
      I4 => flight_69_reg,
      O => \saved_opcode_reg[2]_1\
    );
\io_axi4_0_arid[0]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
        port map (
      I0 => Q(15),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => r_4(2),
      I4 => bypass_reg_rep_0,
      O => \^repeat_sel_sel_sources_31_reg\
    );
\io_axi4_0_arlen[3]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
        port map (
      I0 => Q(10),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => r_3(1),
      I4 => bypass_reg_rep_0,
      O => \^saved_size_reg[1]\
    );
\io_axi4_0_arlen[3]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
        port map (
      I0 => Q(9),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => r_3(0),
      I4 => bypass_reg_rep_0,
      O => \^saved_size_reg[0]\
    );
\q_address0_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(0),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(0),
      O => \^mbypass_auto_in_1_a_bits_address\(0)
    );
\q_address0_r[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^a_first_reg_0\,
      I1 => \^a_first_reg_1\,
      O => \q_address0_r[11]_i_1_n_0\
    );
\q_address0_r[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(12),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(12),
      O => extract_io_i_bits_address_lo(12)
    );
\q_address0_r[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(13),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(13),
      O => extract_io_i_bits_address_lo(13)
    );
\q_address0_r[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(14),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(14),
      O => extract_io_i_bits_address_lo(14)
    );
\q_address0_r[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(15),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(15),
      O => extract_io_i_bits_address_lo(15)
    );
\q_address0_r[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(16),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(16),
      O => extract_io_i_bits_address_lo(16)
    );
\q_address0_r[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(17),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(17),
      O => extract_io_i_bits_address_lo(17)
    );
\q_address0_r[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(18),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(18),
      O => extract_io_i_bits_address_lo(18)
    );
\q_address0_r[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(19),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(19),
      O => extract_io_i_bits_address_lo(19)
    );
\q_address0_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(1),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(1),
      O => \^mbypass_auto_in_1_a_bits_address\(1)
    );
\q_address0_r[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(20),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(20),
      O => extract_io_i_bits_address_lo(20)
    );
\q_address0_r[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(21),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(21),
      O => extract_io_i_bits_address_lo(21)
    );
\q_address0_r[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(22),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(22),
      O => extract_io_i_bits_address_lo(22)
    );
\q_address0_r[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(23),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(23),
      O => extract_io_i_bits_address_lo(23)
    );
\q_address0_r[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(24),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(24),
      O => extract_io_i_bits_address_lo(24)
    );
\q_address0_r[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(25),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(25),
      O => extract_io_i_bits_address_lo(25)
    );
\q_address0_r[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(26),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(26),
      O => extract_io_i_bits_address_lo(26)
    );
\q_address0_r[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(27),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(27),
      O => extract_io_i_bits_address_lo(27)
    );
\q_address0_r[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(28),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(28),
      O => extract_io_i_bits_address_lo(28)
    );
\q_address0_r[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(29),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(29),
      O => extract_io_i_bits_address_lo(29)
    );
\q_address0_r[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(30),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(30),
      O => extract_io_i_bits_address_lo(30)
    );
\q_address0_r[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(31),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(31),
      O => extract_io_i_bits_address_lo(31)
    );
\q_address0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^mbypass_auto_in_1_a_bits_address\(0),
      Q => q_address0_r(0),
      R => '0'
    );
\q_address0_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \q_address0_r[11]_i_1_n_0\,
      D => Q(10),
      Q => q_address0_r(10),
      R => '0'
    );
\q_address0_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \q_address0_r[11]_i_1_n_0\,
      D => Q(11),
      Q => q_address0_r(11),
      R => '0'
    );
\q_address0_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(12),
      Q => q_address0_r(12),
      R => '0'
    );
\q_address0_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(13),
      Q => q_address0_r(13),
      R => '0'
    );
\q_address0_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(14),
      Q => q_address0_r(14),
      R => '0'
    );
\q_address0_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(15),
      Q => q_address0_r(15),
      R => '0'
    );
\q_address0_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(16),
      Q => q_address0_r(16),
      R => '0'
    );
\q_address0_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(17),
      Q => q_address0_r(17),
      R => '0'
    );
\q_address0_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(18),
      Q => q_address0_r(18),
      R => '0'
    );
\q_address0_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(19),
      Q => q_address0_r(19),
      R => '0'
    );
\q_address0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^mbypass_auto_in_1_a_bits_address\(1),
      Q => q_address0_r(1),
      R => '0'
    );
\q_address0_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(20),
      Q => q_address0_r(20),
      R => '0'
    );
\q_address0_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(21),
      Q => q_address0_r(21),
      R => '0'
    );
\q_address0_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(22),
      Q => q_address0_r(22),
      R => '0'
    );
\q_address0_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(23),
      Q => q_address0_r(23),
      R => '0'
    );
\q_address0_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(24),
      Q => q_address0_r(24),
      R => '0'
    );
\q_address0_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(25),
      Q => q_address0_r(25),
      R => '0'
    );
\q_address0_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(26),
      Q => q_address0_r(26),
      R => '0'
    );
\q_address0_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(27),
      Q => q_address0_r(27),
      R => '0'
    );
\q_address0_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(28),
      Q => q_address0_r(28),
      R => '0'
    );
\q_address0_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(29),
      Q => q_address0_r(29),
      R => '0'
    );
\q_address0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \q_address0_r[11]_i_1_n_0\,
      D => Q(2),
      Q => q_address0_r(2),
      R => '0'
    );
\q_address0_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(30),
      Q => q_address0_r(30),
      R => '0'
    );
\q_address0_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(31),
      Q => q_address0_r(31),
      R => '0'
    );
\q_address0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \q_address0_r[11]_i_1_n_0\,
      D => Q(3),
      Q => q_address0_r(3),
      R => '0'
    );
\q_address0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \q_address0_r[11]_i_1_n_0\,
      D => Q(4),
      Q => q_address0_r(4),
      R => '0'
    );
\q_address0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \q_address0_r[11]_i_1_n_0\,
      D => Q(5),
      Q => q_address0_r(5),
      R => '0'
    );
\q_address0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \q_address0_r[11]_i_1_n_0\,
      D => Q(6),
      Q => q_address0_r(6),
      R => '0'
    );
\q_address0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \q_address0_r[11]_i_1_n_0\,
      D => Q(7),
      Q => q_address0_r(7),
      R => '0'
    );
\q_address0_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \q_address0_r[11]_i_1_n_0\,
      D => Q(8),
      Q => q_address0_r(8),
      R => '0'
    );
\q_address0_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \q_address0_r[11]_i_1_n_0\,
      D => Q(9),
      Q => q_address0_r(9),
      R => '0'
    );
\q_address1_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(0),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(0),
      O => extract_io_i_bits_address_lo(32)
    );
\q_address1_r[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(10),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(10),
      O => extract_io_i_bits_address_lo(42)
    );
\q_address1_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(11),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(11),
      O => extract_io_i_bits_address_lo(43)
    );
\q_address1_r[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(12),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(12),
      O => extract_io_i_bits_address_lo(44)
    );
\q_address1_r[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(13),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(13),
      O => extract_io_i_bits_address_lo(45)
    );
\q_address1_r[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(14),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(14),
      O => extract_io_i_bits_address_lo(46)
    );
\q_address1_r[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(15),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(15),
      O => extract_io_i_bits_address_lo(47)
    );
\q_address1_r[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(16),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(16),
      O => extract_io_i_bits_address_lo(48)
    );
\q_address1_r[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(17),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(17),
      O => extract_io_i_bits_address_lo(49)
    );
\q_address1_r[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(18),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(18),
      O => extract_io_i_bits_address_lo(50)
    );
\q_address1_r[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(19),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(19),
      O => extract_io_i_bits_address_lo(51)
    );
\q_address1_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(1),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(1),
      O => extract_io_i_bits_address_lo(33)
    );
\q_address1_r[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(20),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(20),
      O => extract_io_i_bits_address_lo(52)
    );
\q_address1_r[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(21),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(21),
      O => extract_io_i_bits_address_lo(53)
    );
\q_address1_r[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(22),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(22),
      O => extract_io_i_bits_address_lo(54)
    );
\q_address1_r[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(23),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(23),
      O => extract_io_i_bits_address_lo(55)
    );
\q_address1_r[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(24),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(24),
      O => extract_io_i_bits_address_lo(56)
    );
\q_address1_r[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(25),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(25),
      O => extract_io_i_bits_address_lo(57)
    );
\q_address1_r[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(26),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(26),
      O => extract_io_i_bits_address_lo(58)
    );
\q_address1_r[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(27),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(27),
      O => extract_io_i_bits_address_lo(59)
    );
\q_address1_r[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(28),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(28),
      O => extract_io_i_bits_address_lo(60)
    );
\q_address1_r[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(29),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(29),
      O => extract_io_i_bits_address_lo(61)
    );
\q_address1_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(2),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(2),
      O => extract_io_i_bits_address_lo(34)
    );
\q_address1_r[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(30),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(30),
      O => extract_io_i_bits_address_lo(62)
    );
\q_address1_r[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(31),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(31),
      O => extract_io_i_bits_address_lo(63)
    );
\q_address1_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(3),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(3),
      O => extract_io_i_bits_address_lo(35)
    );
\q_address1_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(4),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(4),
      O => extract_io_i_bits_address_lo(36)
    );
\q_address1_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(5),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(5),
      O => extract_io_i_bits_address_lo(37)
    );
\q_address1_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(6),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(6),
      O => extract_io_i_bits_address_lo(38)
    );
\q_address1_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(7),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(7),
      O => extract_io_i_bits_address_lo(39)
    );
\q_address1_r[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(8),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(8),
      O => extract_io_i_bits_address_lo(40)
    );
\q_address1_r[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(9),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => q_address1_r(9),
      O => extract_io_i_bits_address_lo(41)
    );
\q_address1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(32),
      Q => q_address1_r(0),
      R => '0'
    );
\q_address1_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(42),
      Q => q_address1_r(10),
      R => '0'
    );
\q_address1_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(43),
      Q => q_address1_r(11),
      R => '0'
    );
\q_address1_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(44),
      Q => q_address1_r(12),
      R => '0'
    );
\q_address1_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(45),
      Q => q_address1_r(13),
      R => '0'
    );
\q_address1_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(46),
      Q => q_address1_r(14),
      R => '0'
    );
\q_address1_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(47),
      Q => q_address1_r(15),
      R => '0'
    );
\q_address1_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(48),
      Q => q_address1_r(16),
      R => '0'
    );
\q_address1_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(49),
      Q => q_address1_r(17),
      R => '0'
    );
\q_address1_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(50),
      Q => q_address1_r(18),
      R => '0'
    );
\q_address1_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(51),
      Q => q_address1_r(19),
      R => '0'
    );
\q_address1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(33),
      Q => q_address1_r(1),
      R => '0'
    );
\q_address1_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(52),
      Q => q_address1_r(20),
      R => '0'
    );
\q_address1_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(53),
      Q => q_address1_r(21),
      R => '0'
    );
\q_address1_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(54),
      Q => q_address1_r(22),
      R => '0'
    );
\q_address1_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(55),
      Q => q_address1_r(23),
      R => '0'
    );
\q_address1_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(56),
      Q => q_address1_r(24),
      R => '0'
    );
\q_address1_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(57),
      Q => q_address1_r(25),
      R => '0'
    );
\q_address1_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(58),
      Q => q_address1_r(26),
      R => '0'
    );
\q_address1_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(59),
      Q => q_address1_r(27),
      R => '0'
    );
\q_address1_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(60),
      Q => q_address1_r(28),
      R => '0'
    );
\q_address1_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(61),
      Q => q_address1_r(29),
      R => '0'
    );
\q_address1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(34),
      Q => q_address1_r(2),
      R => '0'
    );
\q_address1_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(62),
      Q => q_address1_r(30),
      R => '0'
    );
\q_address1_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(63),
      Q => q_address1_r(31),
      R => '0'
    );
\q_address1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(35),
      Q => q_address1_r(3),
      R => '0'
    );
\q_address1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(36),
      Q => q_address1_r(4),
      R => '0'
    );
\q_address1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(37),
      Q => q_address1_r(5),
      R => '0'
    );
\q_address1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(38),
      Q => q_address1_r(6),
      R => '0'
    );
\q_address1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(39),
      Q => q_address1_r(7),
      R => '0'
    );
\q_address1_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(40),
      Q => q_address1_r(8),
      R => '0'
    );
\q_address1_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_io_i_bits_address_lo(41),
      Q => q_address1_r(9),
      R => '0'
    );
\q_last_count[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \q_last_count_reg__0\(2),
      I1 => \^q_last_count_reg[1]_0\(0),
      I2 => \q_last_count_reg__0\(1),
      I3 => \q_last_count_reg__0\(4),
      I4 => \q_last_count_reg__0\(3),
      O => \q_last_count_reg[0]_0\
    );
\q_last_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF00FF00FF00E"
    )
        port map (
      I0 => \cdc_reg_reg[10]_0\,
      I1 => \q_last_count_reg__0\(2),
      I2 => \^q_last_count_reg[1]_0\(0),
      I3 => \q_last_count_reg__0\(1),
      I4 => \q_last_count_reg__0\(4),
      I5 => \q_last_count_reg__0\(3),
      O => p_0_in(1)
    );
\q_last_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC3CCC3CCC3CCC2"
    )
        port map (
      I0 => \cdc_reg_reg[12]_0\,
      I1 => \q_last_count_reg__0\(2),
      I2 => \^q_last_count_reg[1]_0\(0),
      I3 => \q_last_count_reg__0\(1),
      I4 => \q_last_count_reg__0\(4),
      I5 => \q_last_count_reg__0\(3),
      O => p_0_in(2)
    );
\q_last_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0FF020"
    )
        port map (
      I0 => Q(9),
      I1 => \cdc_reg_reg[5]_1\,
      I2 => \q_last_count[4]_i_7_n_0\,
      I3 => \q_last_count_reg__0\(4),
      I4 => \q_last_count_reg__0\(3),
      O => p_0_in(3)
    );
\q_last_count[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000F40"
    )
        port map (
      I0 => Q(5),
      I1 => \cdc_reg_reg[11]_0\,
      I2 => \q_last_count[4]_i_7_n_0\,
      I3 => \q_last_count_reg__0\(4),
      I4 => \q_last_count_reg__0\(3),
      O => p_0_in(4)
    );
\q_last_count[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^a_first_reg_1\,
      I1 => \^a_first_reg_0\,
      I2 => extract_n_44,
      O => \q_last_count[4]_i_5_n_0\
    );
\q_last_count[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \q_last_count_reg__0\(1),
      I1 => \^q_last_count_reg[1]_0\(0),
      I2 => \q_last_count_reg__0\(2),
      O => \q_last_count[4]_i_7_n_0\
    );
\q_last_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q_last_count_reg[4]_0\,
      D => \q_last_count_reg[0]_1\(0),
      Q => \^q_last_count_reg[1]_0\(0),
      R => SR(0)
    );
\q_last_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q_last_count_reg[4]_0\,
      D => p_0_in(1),
      Q => \q_last_count_reg__0\(1),
      R => SR(0)
    );
\q_last_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q_last_count_reg[4]_0\,
      D => p_0_in(2),
      Q => \q_last_count_reg__0\(2),
      R => SR(0)
    );
\q_last_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q_last_count_reg[4]_0\,
      D => p_0_in(3),
      Q => \q_last_count_reg__0\(3),
      R => SR(0)
    );
\q_last_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q_last_count_reg[4]_0\,
      D => p_0_in(4),
      Q => \q_last_count_reg__0\(4),
      R => SR(0)
    );
\r_1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => r_1(0),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(3),
      O => mbypass_auto_in_1_a_bits_opcode(0)
    );
\r_1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => r_1(1),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(4),
      O => mbypass_auto_in_1_a_bits_opcode(1)
    );
\r_1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => r_1(2),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(5),
      O => mbypass_auto_in_1_a_bits_opcode(2)
    );
\r_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mbypass_auto_in_1_a_bits_opcode(0),
      Q => r_1(0),
      R => '0'
    );
\r_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mbypass_auto_in_1_a_bits_opcode(1),
      Q => r_1(1),
      R => '0'
    );
\r_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mbypass_auto_in_1_a_bits_opcode(2),
      Q => r_1(2),
      R => '0'
    );
\r_2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \^r_2_reg[1]_0\(0),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(6),
      O => mbypass_auto_in_1_a_bits_param(0)
    );
\r_2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \^r_2_reg[1]_0\(1),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(7),
      O => mbypass_auto_in_1_a_bits_param(1)
    );
\r_2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => r_2(2),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(8),
      O => mbypass_auto_in_1_a_bits_param(2)
    );
\r_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mbypass_auto_in_1_a_bits_param(0),
      Q => \^r_2_reg[1]_0\(0),
      R => '0'
    );
\r_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mbypass_auto_in_1_a_bits_param(1),
      Q => \^r_2_reg[1]_0\(1),
      R => '0'
    );
\r_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mbypass_auto_in_1_a_bits_param(2),
      Q => r_2(2),
      R => '0'
    );
\r_3[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => r_3(0),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(9),
      O => mbypass_auto_in_1_a_bits_size(0)
    );
\r_3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => r_3(1),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(10),
      O => \^r_3_reg[1]_0\(0)
    );
\r_3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => r_3(2),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(11),
      O => mbypass_auto_in_1_a_bits_size(2)
    );
\r_3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => r_3(3),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(12),
      O => \r_3[3]_i_1_n_0\
    );
\r_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mbypass_auto_in_1_a_bits_size(0),
      Q => r_3(0),
      R => '0'
    );
\r_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^r_3_reg[1]_0\(0),
      Q => r_3(1),
      R => '0'
    );
\r_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mbypass_auto_in_1_a_bits_size(2),
      Q => r_3(2),
      R => '0'
    );
\r_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \r_3[3]_i_1_n_0\,
      Q => r_3(3),
      R => '0'
    );
\r_4[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(13),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => r_4(0),
      O => \^d\(0)
    );
\r_4[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => r_4(1),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => Q(14),
      O => \^d\(1)
    );
\r_4[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(15),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => r_4(2),
      O => \^d\(2)
    );
\r_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(0),
      Q => r_4(0),
      R => '0'
    );
\r_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(1),
      Q => r_4(1),
      R => '0'
    );
\r_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(2),
      Q => r_4(2),
      R => '0'
    );
\r_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cams_0_io_alloc_bits(0),
      Q => r_5(0),
      R => '0'
    );
\r_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cams_0_io_alloc_bits(10),
      Q => r_5(10),
      R => '0'
    );
\r_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cams_0_io_alloc_bits(11),
      Q => r_5(11),
      R => '0'
    );
\r_5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cams_0_io_alloc_bits(12),
      Q => r_5(12),
      R => '0'
    );
\r_5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cams_0_io_alloc_bits(13),
      Q => r_5(13),
      R => '0'
    );
\r_5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cams_0_io_alloc_bits(14),
      Q => r_5(14),
      R => '0'
    );
\r_5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cams_0_io_alloc_bits(15),
      Q => r_5(15),
      R => '0'
    );
\r_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cams_0_io_alloc_bits(1),
      Q => r_5(1),
      R => '0'
    );
\r_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cams_0_io_alloc_bits(2),
      Q => r_5(2),
      R => '0'
    );
\r_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cams_0_io_alloc_bits(3),
      Q => r_5(3),
      R => '0'
    );
\r_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cams_0_io_alloc_bits(4),
      Q => r_5(4),
      R => '0'
    );
\r_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cams_0_io_alloc_bits(5),
      Q => r_5(5),
      R => '0'
    );
\r_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cams_0_io_alloc_bits(6),
      Q => r_5(6),
      R => '0'
    );
\r_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cams_0_io_alloc_bits(7),
      Q => r_5(7),
      R => '0'
    );
\r_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cams_0_io_alloc_bits(8),
      Q => r_5(8),
      R => '0'
    );
\r_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cams_0_io_alloc_bits(9),
      Q => r_5(9),
      R => '0'
    );
\ram_addr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(0),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(0),
      I4 => bypass_reg_rep_0,
      O => \^cam_a_0_bits_mask_reg[6]\
    );
\ram_addr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(1),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(1),
      I4 => bypass_reg_rep_0,
      O => \^cam_a_0_bits_mask_reg[6]_0\
    );
repeat_sel_sel_sources_15_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0A0F0F0F0A0C0C"
    )
        port map (
      I0 => r_4(1),
      I1 => Q(14),
      I2 => bypass_reg_rep_0,
      I3 => r_4(2),
      I4 => \^divertprobes_reg\,
      I5 => Q(15),
      O => repeat_sel_sel_sources_15_i_2_n_0
    );
repeat_sel_sel_sources_23_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0C0F0F0F0C0A0A"
    )
        port map (
      I0 => Q(13),
      I1 => r_4(0),
      I2 => bypass_reg_rep_0,
      I3 => r_4(2),
      I4 => \^divertprobes_reg\,
      I5 => Q(15),
      O => repeat_sel_sel_sources_23_i_2_n_0
    );
repeat_sel_sel_sources_38_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFAFAFCFFFFFF"
    )
        port map (
      I0 => Q(13),
      I1 => r_4(0),
      I2 => bypass_reg_rep_0,
      I3 => r_4(2),
      I4 => \^divertprobes_reg\,
      I5 => Q(15),
      O => repeat_sel_sel_sources_38_i_2_n_0
    );
repeat_sel_sel_sources_43_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => r_4(2),
      I1 => Q(15),
      I2 => bypass_reg_rep_0,
      I3 => Q(13),
      I4 => \^divertprobes_reg\,
      I5 => r_4(0),
      O => repeat_sel_sel_sources_43_i_2_n_0
    );
repeat_sel_sel_sources_51_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFF3F3F5FFFFFF"
    )
        port map (
      I0 => r_4(1),
      I1 => Q(14),
      I2 => bypass_reg_rep_0,
      I3 => r_4(2),
      I4 => \^divertprobes_reg\,
      I5 => Q(15),
      O => repeat_sel_sel_sources_51_i_2_n_0
    );
repeat_sel_sel_sources_55_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFAFAFCFFFFFF"
    )
        port map (
      I0 => Q(13),
      I1 => r_4(0),
      I2 => bypass_reg_rep_0,
      I3 => r_4(1),
      I4 => \^divertprobes_reg\,
      I5 => Q(14),
      O => repeat_sel_sel_sources_55_i_4_n_0
    );
repeat_sel_sel_sources_58_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => r_4(1),
      I1 => Q(14),
      I2 => bypass_reg_rep_0,
      I3 => Q(13),
      I4 => \^divertprobes_reg\,
      I5 => r_4(0),
      O => repeat_sel_sel_sources_58_i_2_n_0
    );
repeat_sel_sel_sources_60_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF5F5F3FFFFFF"
    )
        port map (
      I0 => Q(13),
      I1 => r_4(0),
      I2 => bypass_reg_rep_0,
      I3 => r_4(2),
      I4 => \^divertprobes_reg\,
      I5 => Q(15),
      O => repeat_sel_sel_sources_60_i_3_n_0
    );
repeat_sel_sel_sources_63_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
        port map (
      I0 => Q(14),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => r_4(1),
      I4 => bypass_reg_rep_0,
      O => \^repeat_sel_sel_sources_31_reg_1\
    );
\saved_address[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(10),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(10),
      O => \^mbypass_auto_in_1_a_bits_address\(10)
    );
\saved_address[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(11),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(11),
      O => \^mbypass_auto_in_1_a_bits_address\(11)
    );
\saved_address[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA8A"
    )
        port map (
      I0 => q_address0_r(12),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(12),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(12)
    );
\saved_address[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(13),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(13),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(13)
    );
\saved_address[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(14),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(14),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(14)
    );
\saved_address[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(15),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(15),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(15)
    );
\saved_address[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(16),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(16),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(16)
    );
\saved_address[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(17),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(17),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(17)
    );
\saved_address[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(18),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(18),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(18)
    );
\saved_address[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(19),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(19),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(19)
    );
\saved_address[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(20),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(20),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(20)
    );
\saved_address[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(21),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(21),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(21)
    );
\saved_address[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(22),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(22),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(22)
    );
\saved_address[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(23),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(23),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(23)
    );
\saved_address[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(24),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(24),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(24)
    );
\saved_address[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(25),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(25),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(25)
    );
\saved_address[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(26),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(26),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(26)
    );
\saved_address[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(27),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(27),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(27)
    );
\saved_address[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(28),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(28),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(28)
    );
\saved_address[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => q_address0_r(29),
      I1 => \^a_first_reg_1\,
      I2 => \^a_first_reg_0\,
      I3 => Q(29),
      I4 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(29)
    );
\saved_address[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(2),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(2),
      O => \^mbypass_auto_in_1_a_bits_address\(2)
    );
\saved_address[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E200E200E20000"
    )
        port map (
      I0 => q_address0_r(30),
      I1 => \q_address0_r[11]_i_1_n_0\,
      I2 => Q(30),
      I3 => \cam_a_0_bits_address[31]_i_3_n_0\,
      I4 => acquireOk,
      I5 => \saved_address[31]_i_3_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(30)
    );
\saved_address[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E200E200E20000"
    )
        port map (
      I0 => q_address0_r(31),
      I1 => \q_address0_r[11]_i_1_n_0\,
      I2 => Q(31),
      I3 => \cam_a_0_bits_address[31]_i_3_n_0\,
      I4 => acquireOk,
      I5 => \saved_address[31]_i_3_n_0\,
      O => \^mbypass_auto_in_1_a_bits_address\(31)
    );
\saved_address[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7770777F777F777F"
    )
        port map (
      I0 => r_1(1),
      I1 => r_1(2),
      I2 => \^a_first_reg_0\,
      I3 => \^a_first_reg_1\,
      I4 => Q(4),
      I5 => Q(5),
      O => \saved_address[31]_i_3_n_0\
    );
\saved_address[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => q_address0_r(30),
      I1 => Q(30),
      I2 => q_address0_r(31),
      I3 => \^a_first_reg_1\,
      I4 => \^a_first_reg_0\,
      I5 => Q(31),
      O => \saved_address[31]_i_4_n_0\
    );
\saved_address[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => q_address0_r(29),
      I1 => Q(29),
      I2 => q_address0_r(28),
      I3 => \^a_first_reg_1\,
      I4 => \^a_first_reg_0\,
      I5 => Q(28),
      O => \saved_address[31]_i_5_n_0\
    );
\saved_address[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(3),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(3),
      O => \^mbypass_auto_in_1_a_bits_address\(3)
    );
\saved_address[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(4),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(4),
      O => \^mbypass_auto_in_1_a_bits_address\(4)
    );
\saved_address[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(5),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(5),
      O => \^mbypass_auto_in_1_a_bits_address\(5)
    );
\saved_address[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(6),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(6),
      O => \^mbypass_auto_in_1_a_bits_address\(6)
    );
\saved_address[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(7),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(7),
      O => \^mbypass_auto_in_1_a_bits_address\(7)
    );
\saved_address[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(8),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(8),
      O => \^mbypass_auto_in_1_a_bits_address\(8)
    );
\saved_address[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(9),
      I1 => \^a_first_reg_0\,
      I2 => \^a_first_reg_1\,
      I3 => q_address0_r(9),
      O => \^mbypass_auto_in_1_a_bits_address\(9)
    );
\saved_address_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_saved_address_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => acquireOk,
      CO(0) => \saved_address_reg[31]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_saved_address_reg[31]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \saved_address[31]_i_4_n_0\,
      S(0) => \saved_address[31]_i_5_n_0\
    );
\saved_opcode[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F000D00000"
    )
        port map (
      I0 => mbypass_auto_in_1_a_bits_opcode(1),
      I1 => \^cam_a_0_bits_mask_reg[2]\,
      I2 => muxStateEarly_1,
      I3 => bypass_reg_rep_0,
      I4 => mbypass_auto_in_1_a_bits_opcode(0),
      I5 => \^cam_a_0_bits_source_reg[0]\,
      O => \saved_opcode_reg[1]\(0)
    );
\saved_opcode[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^cam_a_0_bits_mask_reg[2]\,
      I1 => muxStateEarly_1,
      I2 => bypass_reg_rep_0,
      I3 => mbypass_auto_in_1_a_bits_opcode(1),
      I4 => \^cam_a_0_bits_source_reg[0]\,
      O => \saved_opcode_reg[1]\(1)
    );
\saved_opcode[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00004540"
    )
        port map (
      I0 => bypass_reg_rep_0,
      I1 => r_1(1),
      I2 => \^divertprobes_reg\,
      I3 => Q(4),
      I4 => \^cam_a_0_bits_source_reg[0]\,
      I5 => \^cam_a_0_bits_mask_reg[2]\,
      O => \saved_opcode_reg[2]\
    );
\shift[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000C000CAA"
    )
        port map (
      I0 => Q(3),
      I1 => r_1(0),
      I2 => r_1(1),
      I3 => \^divertprobes_reg\,
      I4 => Q(4),
      I5 => mbypass_auto_in_1_a_bits_opcode(2),
      O => \^cam_a_0_bits_data_reg[34]\
    );
\source_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^mbypass_auto_in_1_a_bits_source\(0),
      Q => source_r(0),
      R => '0'
    );
\source_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^mbypass_auto_in_1_a_bits_source\(1),
      Q => source_r(1),
      R => '0'
    );
\source_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^mbypass_auto_in_1_a_bits_source\(2),
      Q => source_r(2),
      R => '0'
    );
\stalls_id_3[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F0220000000000"
    )
        port map (
      I0 => \cam_s_0_state_reg[0]_1\,
      I1 => \^stalls_id_5_reg[1]\(0),
      I2 => \^stalls_id_5_reg[1]_0\,
      I3 => stalls_id_3(0),
      I4 => stalls_id_3(1),
      I5 => \saved_source_reg[4]\,
      O => \stalls_id_3_reg[1]\
    );
\stalls_id_6[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FBFFFB"
    )
        port map (
      I0 => bypass_reg_rep_0,
      I1 => extract_io_i_bits_address_lo(30),
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => full_reg_0,
      I4 => saved_address(28),
      I5 => \^cam_a_0_bits_address_reg[31]\,
      O => \stalls_id_6[0]_i_10_n_0\
    );
\stalls_id_6[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFE"
    )
        port map (
      I0 => \^stalls_id_5_reg[0]_1\(0),
      I1 => \^stalls_id_5_reg[0]_0\(0),
      I2 => \^cam_a_0_bits_address_reg[31]\,
      I3 => \^cam_a_0_bits_address_reg[30]\,
      I4 => \fixer_1/_a_id_T_9\,
      O => \^stalls_id_5_reg[0]\
    );
\stalls_id_6[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04000400000000"
    )
        port map (
      I0 => bypass_reg_rep_0,
      I1 => extract_io_i_bits_address_lo(30),
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => full_reg_0,
      I4 => saved_address(28),
      I5 => \^cam_a_0_bits_address_reg[31]\,
      O => \stalls_id_6[0]_i_6_n_0\
    );
\stalls_id_6[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FBFFFB"
    )
        port map (
      I0 => bypass_reg_rep_0,
      I1 => extract_io_i_bits_address_lo(30),
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => full_reg_0,
      I4 => saved_address(28),
      I5 => \^cam_a_0_bits_address_reg[31]\,
      O => \stalls_id_6[0]_i_8_n_0\
    );
\stalls_id_6[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cam_a_0_bits_address_reg[28]\,
      I1 => \saved_address_reg[29]\(0),
      O => \stalls_id_6[0]_i_9_n_0\
    );
\stalls_id_6[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FBFFFB"
    )
        port map (
      I0 => bypass_reg_rep_0,
      I1 => extract_io_i_bits_address_lo(30),
      I2 => \io_axi4_0_araddr[28]_INST_0_i_2_n_0\,
      I3 => full_reg_0,
      I4 => saved_address(28),
      I5 => \^cam_a_0_bits_address_reg[31]\,
      O => \stalls_id_6[1]_i_4_n_0\
    );
\stalls_id_6[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cam_a_0_bits_address_reg[28]\,
      I1 => \saved_address_reg[29]\(0),
      O => \stalls_id_6[1]_i_5_n_0\
    );
\stalls_id_6_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_stalls_id_6_reg[0]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^stalls_id_5_reg[0]_1\(0),
      CO(0) => \stalls_id_6_reg[0]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_stalls_id_6_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \stalls_id_6[0]_i_6_n_0\,
      S(0) => \saved_address_reg[29]_0\(0)
    );
\stalls_id_6_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_stalls_id_6_reg[0]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^stalls_id_5_reg[0]_0\(0),
      CO(0) => \stalls_id_6_reg[0]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_stalls_id_6_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \stalls_id_6[0]_i_8_n_0\,
      S(0) => \stalls_id_6[0]_i_9_n_0\
    );
\stalls_id_6_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_stalls_id_6_reg[0]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \fixer_1/_a_id_T_9\,
      CO(0) => \stalls_id_6_reg[0]_i_5_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_stalls_id_6_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \stalls_id_6[0]_i_10_n_0\,
      S(0) => S(0)
    );
\stalls_id_6_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_stalls_id_6_reg[1]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^stalls_id_5_reg[1]\(0),
      CO(0) => \stalls_id_6_reg[1]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_stalls_id_6_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \stalls_id_6[1]_i_4_n_0\,
      S(0) => \stalls_id_6[1]_i_5_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_n_83,
      Q => \^a_first_reg_0\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_n_84,
      Q => \^a_first_reg_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_SourceB is
  port (
    \state_reg[0]_0\ : out STD_LOGIC;
    \q_last_count_reg[2]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_last_count_reg[3]_0\ : out STD_LOGIC;
    \q_last_count_reg[0]_0\ : out STD_LOGIC;
    valid_reg : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cdc_reg_reg[5]\ : in STD_LOGIC;
    \cdc_reg_reg[9]\ : in STD_LOGIC;
    \cdc_reg_reg[12]\ : in STD_LOGIC;
    \cdc_reg_reg[4]\ : in STD_LOGIC;
    resetn : in STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_SourceB : entity is "FPGA_SourceB";
end meisha_chiplink_master_0_1_FPGA_SourceB;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_SourceB is
  signal extract_n_0 : STD_LOGIC;
  signal extract_n_2 : STD_LOGIC;
  signal extract_n_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \q_last_count[1]_i_3_n_0\ : STD_LOGIC;
  signal \q_last_count[1]_i_4_n_0\ : STD_LOGIC;
  signal \^q_last_count_reg[2]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal r_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_8_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_last_count[0]_i_6\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \q_last_count[3]_i_3\ : label is "soft_lutpair401";
begin
  \q_last_count_reg[2]_0\(4 downto 0) <= \^q_last_count_reg[2]_0\(4 downto 0);
extract: entity work.meisha_chiplink_master_0_1_FPGA_ParitalExtractor_1
     port map (
      E(0) => extract_n_0,
      Q(2 downto 0) => Q(2 downto 0),
      clk => clk,
      \q_last_count_reg[4]\(4 downto 0) => \^q_last_count_reg[2]_0\(4 downto 0),
      \r_1_reg[0]\ => \state[3]_i_8_n_0\,
      \r_1_reg[2]\(2 downto 0) => r_1(2 downto 0),
      resetn => resetn,
      source_valid_io_out => source_valid_io_out,
      state(1 downto 0) => state(1 downto 0),
      \state_reg[0]_0\ => \state_reg[0]_0\,
      \state_reg[0]_1\ => \state[0]_i_5_n_0\,
      \state_reg[1]_0\ => extract_n_2,
      \state_reg[1]_1\ => extract_n_3,
      sync_0_reg => sync_0_reg,
      valid_reg => valid_reg
    );
\q_last_count[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q_last_count_reg[2]_0\(4),
      I1 => \^q_last_count_reg[2]_0\(3),
      I2 => \^q_last_count_reg[2]_0\(2),
      I3 => \^q_last_count_reg[2]_0\(1),
      O => \q_last_count_reg[0]_0\
    );
\q_last_count[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAAFFAAFFFE"
    )
        port map (
      I0 => \cdc_reg_reg[12]\,
      I1 => \^q_last_count_reg[2]_0\(2),
      I2 => Q(2),
      I3 => \q_last_count[1]_i_3_n_0\,
      I4 => \^q_last_count_reg[2]_0\(1),
      I5 => \^q_last_count_reg[2]_0\(0),
      O => p_0_in(1)
    );
\q_last_count[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0F0F0F0E0E0E0E"
    )
        port map (
      I0 => \^q_last_count_reg[2]_0\(3),
      I1 => \^q_last_count_reg[2]_0\(4),
      I2 => \q_last_count[1]_i_4_n_0\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => \cdc_reg_reg[4]\,
      O => \q_last_count[1]_i_3_n_0\
    );
\q_last_count[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q_last_count_reg[2]_0\(0),
      I1 => \^q_last_count_reg[2]_0\(1),
      O => \q_last_count[1]_i_4_n_0\
    );
\q_last_count[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAAAAFE"
    )
        port map (
      I0 => \cdc_reg_reg[5]\,
      I1 => \^q_last_count_reg[2]_0\(4),
      I2 => \^q_last_count_reg[2]_0\(3),
      I3 => \^q_last_count_reg[2]_0\(2),
      I4 => \^q_last_count_reg[2]_0\(0),
      I5 => \^q_last_count_reg[2]_0\(1),
      O => p_0_in(2)
    );
\q_last_count[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q_last_count_reg[2]_0\(2),
      I1 => \^q_last_count_reg[2]_0\(1),
      I2 => \^q_last_count_reg[2]_0\(0),
      O => \q_last_count_reg[3]_0\
    );
\q_last_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCBCCCCCCC8"
    )
        port map (
      I0 => \^q_last_count_reg[2]_0\(0),
      I1 => \^q_last_count_reg[2]_0\(4),
      I2 => \^q_last_count_reg[2]_0\(3),
      I3 => \^q_last_count_reg[2]_0\(2),
      I4 => \^q_last_count_reg[2]_0\(1),
      I5 => \cdc_reg_reg[9]\,
      O => p_0_in(4)
    );
\q_last_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => extract_n_0,
      D => D(0),
      Q => \^q_last_count_reg[2]_0\(0),
      R => SR(0)
    );
\q_last_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => extract_n_0,
      D => p_0_in(1),
      Q => \^q_last_count_reg[2]_0\(1),
      R => SR(0)
    );
\q_last_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => extract_n_0,
      D => p_0_in(2),
      Q => \^q_last_count_reg[2]_0\(2),
      R => SR(0)
    );
\q_last_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => extract_n_0,
      D => D(1),
      Q => \^q_last_count_reg[2]_0\(3),
      R => SR(0)
    );
\q_last_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => extract_n_0,
      D => p_0_in(4),
      Q => \^q_last_count_reg[2]_0\(4),
      R => SR(0)
    );
\r_1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => r_1(0),
      I1 => state(0),
      I2 => state(1),
      I3 => Q(0),
      O => \r_1[0]_i_1__0_n_0\
    );
\r_1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => r_1(1),
      I1 => state(0),
      I2 => state(1),
      I3 => Q(1),
      O => \r_1[1]_i_1__0_n_0\
    );
\r_1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => r_1(2),
      I1 => state(0),
      I2 => state(1),
      I3 => Q(2),
      O => \r_1[2]_i_1__0_n_0\
    );
\r_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \r_1[0]_i_1__0_n_0\,
      Q => r_1(0),
      R => '0'
    );
\r_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \r_1[1]_i_1__0_n_0\,
      Q => r_1(1),
      R => '0'
    );
\r_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \r_1[2]_i_1__0_n_0\,
      Q => r_1(2),
      R => '0'
    );
\state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C50F"
    )
        port map (
      I0 => r_1(2),
      I1 => extract_n_2,
      I2 => state(0),
      I3 => state(1),
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \state[3]_i_8_n_0\,
      O => \state[0]_i_5_n_0\
    );
\state[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => r_1(0),
      I1 => r_1(1),
      I2 => r_1(2),
      I3 => state(1),
      I4 => state(0),
      O => \state[3]_i_8_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => extract_n_0,
      D => \state[0]_i_2_n_0\,
      Q => state(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => extract_n_3,
      Q => state(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_SourceC is
  port (
    \state_reg[0]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    count_1_reg : out STD_LOGIC;
    \free_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_2_reg[0]\ : out STD_LOGIC;
    \saved_size_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_2_reg[2]\ : out STD_LOGIC;
    mbypass_auto_in_1_c_bits_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    \flight_reg[3]\ : out STD_LOGIC;
    \ram_param_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_reg : out STD_LOGIC;
    repeat_count_1_reg : out STD_LOGIC;
    \ram_size_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    auto_in_c_bits_opcode : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_opcode_reg[0]\ : out STD_LOGIC;
    sinkD_io_c_clSource : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mbypass_auto_in_1_c_valid : out STD_LOGIC;
    mbypass_auto_in_1_c_bits_source : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mbypass_auto_in_1_c_bits_param : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_size_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_param_reg[0]\ : out STD_LOGIC;
    \saved_size_reg[1]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    bypass_reg_rep : in STD_LOGIC;
    valid_reg : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    count_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    divertprobes_reg : in STD_LOGIC;
    resetn : in STD_LOGIC;
    bypass_reg_rep_0 : in STD_LOGIC;
    divertprobes : in STD_LOGIC;
    \counter_2_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_2_reg[1]\ : in STD_LOGIC;
    saved_param : in STD_LOGIC_VECTOR ( 1 downto 0 );
    full_1 : in STD_LOGIC;
    repeat_count_1 : in STD_LOGIC;
    hints_auto_in_c_valid : in STD_LOGIC;
    saved_size_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    saved_opcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_reg_0 : in STD_LOGIC;
    \free_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sinkD_io_a_tlSource_bits : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_1\ : in STD_LOGIC;
    \state_reg[0]_2\ : in STD_LOGIC;
    q_last_beats_c : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \_q_last_beats_c_T_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_SourceC : entity is "FPGA_SourceC";
end meisha_chiplink_master_0_1_FPGA_SourceC;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_SourceC is
  signal \_GEN_15\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal c_first : STD_LOGIC;
  signal cam_io_alloc_bits : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cam_n_22 : STD_LOGIC;
  signal cam_n_23 : STD_LOGIC;
  signal cam_n_24 : STD_LOGIC;
  signal cam_n_25 : STD_LOGIC;
  signal cam_n_26 : STD_LOGIC;
  signal cam_n_4 : STD_LOGIC;
  signal cam_n_5 : STD_LOGIC;
  signal cam_n_50 : STD_LOGIC;
  signal chiplink_auto_mbypass_out_c_bits_opcode : STD_LOGIC_VECTOR ( 0 to 0 );
  signal chiplink_auto_mbypass_out_c_bits_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_1_i_4_n_0 : STD_LOGIC;
  signal \counter_2[0]_i_3_n_0\ : STD_LOGIC;
  signal \^counter_2_reg[2]\ : STD_LOGIC;
  signal \^mbypass_auto_in_1_c_bits_size\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q_last_count[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_last_count[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_last_count[4]_i_2__1_n_0\ : STD_LOGIC;
  signal q_last_count_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q_last_first : STD_LOGIC;
  signal q_release : STD_LOGIC;
  signal r_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal r_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal r_3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^saved_size_reg[0]\ : STD_LOGIC;
  signal source_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_last_count[2]_i_2__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \q_last_count[3]_i_2__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \q_last_count[4]_i_2__1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \q_last_count[4]_i_3__0\ : label is "soft_lutpair410";
begin
  \counter_2_reg[2]\ <= \^counter_2_reg[2]\;
  mbypass_auto_in_1_c_bits_size(0) <= \^mbypass_auto_in_1_c_bits_size\(0);
  \saved_size_reg[0]\ <= \^saved_size_reg[0]\;
c_first_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_n_50,
      Q => c_first,
      R => '0'
    );
cam: entity work.meisha_chiplink_master_0_1_FPGA_CAM_8
     port map (
      D(2 downto 0) => \_GEN_15\(2 downto 0),
      Q(1 downto 0) => \free_reg[1]\(1 downto 0),
      SR(0) => SR(0),
      \_q_last_beats_c_T_1\(1 downto 0) => \_q_last_beats_c_T_1\(1 downto 0),
      bypass_reg_rep => bypass_reg_rep,
      c_first => c_first,
      c_first_reg => cam_n_50,
      \cdc_reg_reg[31]\(15 downto 0) => Q(23 downto 8),
      clk => clk,
      \free_reg[1]_0\(1 downto 0) => \free_reg[1]_0\(1 downto 0),
      io_alloc_bits(15 downto 0) => cam_io_alloc_bits(15 downto 0),
      mbypass_auto_in_1_c_bits_source(2 downto 0) => mbypass_auto_in_1_c_bits_source(2 downto 0),
      mbypass_auto_in_1_c_valid => mbypass_auto_in_1_c_valid,
      p_0_in => p_0_in,
      q_last_beats_c(2 downto 0) => q_last_beats_c(2 downto 0),
      q_last_count_reg(4 downto 0) => q_last_count_reg(4 downto 0),
      \q_last_count_reg[0]_0\ => \q_last_count[2]_i_2__1_n_0\,
      \q_last_count_reg[1]_0\ => \q_last_count[3]_i_2__1_n_0\,
      \q_last_count_reg[2]_0\ => \q_last_count[4]_i_2__1_n_0\,
      \q_last_count_reg_0__s_port_]\ => cam_n_26,
      \q_last_count_reg_1__s_port_]\ => cam_n_25,
      \q_last_count_reg_2__s_port_]\ => cam_n_24,
      \q_last_count_reg_3__s_port_]\ => cam_n_23,
      \q_last_count_reg_4__s_port_]\ => cam_n_22,
      q_last_first => q_last_first,
      q_release => q_release,
      r_1(0) => r_1(0),
      \r_5_reg[15]\(15 downto 0) => r_5(15 downto 0),
      resetn => resetn,
      sinkD_io_a_tlSource_bits(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      sinkD_io_c_clSource(15 downto 0) => sinkD_io_c_clSource(15 downto 0),
      \source_r_reg[2]\(2 downto 0) => source_r(2 downto 0),
      source_valid_io_out => source_valid_io_out,
      state(1 downto 0) => state(1 downto 0),
      \state_reg[0]\ => \state_reg[0]_0\,
      \state_reg[0]_0\ => cam_n_5,
      \state_reg[0]_1\ => \state_reg[0]_1\,
      \state_reg[0]_2\ => \state_reg[0]_2\,
      \state_reg[1]\ => cam_n_4,
      sync_0_reg => sync_0_reg,
      valid_reg => valid_reg
    );
count_1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6FF"
    )
        port map (
      I0 => count_1,
      I1 => count_1_i_4_n_0,
      I2 => chiplink_auto_mbypass_out_c_bits_size(2),
      I3 => chiplink_auto_mbypass_out_c_bits_opcode(0),
      O => count_1_reg
    );
count_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFF3F3F5FFFFFF"
    )
        port map (
      I0 => Q(6),
      I1 => r_3(1),
      I2 => divertprobes_reg,
      I3 => Q(5),
      I4 => \r_1[2]_i_1__1_n_0\,
      I5 => r_3(0),
      O => count_1_i_4_n_0
    );
count_1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABA8"
    )
        port map (
      I0 => r_3(2),
      I1 => state(0),
      I2 => state(1),
      I3 => Q(7),
      I4 => bypass_reg_rep_0,
      I5 => divertprobes,
      O => chiplink_auto_mbypass_out_c_bits_size(2)
    );
\counter_2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B800000000"
    )
        port map (
      I0 => Q(7),
      I1 => \r_1[2]_i_1__1_n_0\,
      I2 => r_3(2),
      I3 => \counter_2[0]_i_3_n_0\,
      I4 => \^saved_size_reg[0]\,
      I5 => chiplink_auto_mbypass_out_c_bits_opcode(0),
      O => \counter_2_reg[0]\
    );
\counter_2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEEEFEFEFFF"
    )
        port map (
      I0 => bypass_reg_rep_0,
      I1 => divertprobes,
      I2 => r_3(1),
      I3 => state(0),
      I4 => state(1),
      I5 => Q(6),
      O => \counter_2[0]_i_3_n_0\
    );
\counter_2[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABA8"
    )
        port map (
      I0 => r_1(0),
      I1 => state(0),
      I2 => state(1),
      I3 => Q(0),
      I4 => bypass_reg_rep_0,
      I5 => divertprobes,
      O => chiplink_auto_mbypass_out_c_bits_opcode(0)
    );
\counter_2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000000FFA8"
    )
        port map (
      I0 => \^counter_2_reg[2]\,
      I1 => \^mbypass_auto_in_1_c_bits_size\(0),
      I2 => \^saved_size_reg[0]\,
      I3 => \counter_2_reg[3]\(1),
      I4 => \counter_2_reg[3]\(0),
      I5 => \counter_2_reg[1]\,
      O => D(0)
    );
\counter_2[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(6),
      I1 => state(1),
      I2 => state(0),
      I3 => r_3(1),
      O => \^mbypass_auto_in_1_c_bits_size\(0)
    );
\counter_2[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000A0A0C000000"
    )
        port map (
      I0 => r_3(2),
      I1 => Q(7),
      I2 => divertprobes_reg,
      I3 => Q(0),
      I4 => \r_1[2]_i_1__1_n_0\,
      I5 => r_1(0),
      O => \^counter_2_reg[2]\
    );
\data_reg_0_7_0_5_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8000800080008"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => state(1),
      I3 => state(0),
      I4 => r_1(1),
      I5 => r_1(2),
      O => q_release
    );
\flight[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0CCA0A0A000"
    )
        port map (
      I0 => r_1(1),
      I1 => Q(1),
      I2 => r_1(2),
      I3 => state(0),
      I4 => state(1),
      I5 => Q(2),
      O => \flight_reg[3]\
    );
\full_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAA5455FFFFFFFF"
    )
        port map (
      I0 => chiplink_auto_mbypass_out_c_bits_size(2),
      I1 => \counter_2[0]_i_3_n_0\,
      I2 => divertprobes_reg,
      I3 => \^saved_size_reg[0]\,
      I4 => repeat_count_1,
      I5 => chiplink_auto_mbypass_out_c_bits_opcode(0),
      O => repeat_count_1_reg
    );
\q_last_count[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => q_last_count_reg(0),
      I1 => q_last_count_reg(1),
      O => \q_last_count[2]_i_2__1_n_0\
    );
\q_last_count[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => q_last_count_reg(1),
      I1 => q_last_count_reg(0),
      I2 => q_last_count_reg(2),
      O => \q_last_count[3]_i_2__1_n_0\
    );
\q_last_count[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => q_last_count_reg(2),
      I1 => q_last_count_reg(0),
      I2 => q_last_count_reg(1),
      I3 => q_last_count_reg(3),
      O => \q_last_count[4]_i_2__1_n_0\
    );
\q_last_count[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => q_last_count_reg(2),
      I1 => q_last_count_reg(3),
      I2 => q_last_count_reg(4),
      I3 => q_last_count_reg(1),
      I4 => q_last_count_reg(0),
      O => q_last_first
    );
\q_last_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_n_26,
      Q => q_last_count_reg(0),
      R => SR(0)
    );
\q_last_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_n_25,
      Q => q_last_count_reg(1),
      R => '0'
    );
\q_last_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_n_24,
      Q => q_last_count_reg(2),
      R => '0'
    );
\q_last_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_n_23,
      Q => q_last_count_reg(3),
      R => '0'
    );
\q_last_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_n_22,
      Q => q_last_count_reg(4),
      R => '0'
    );
\r_1[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \r_1[2]_i_1__1_n_0\
    );
\r_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \r_1[2]_i_1__1_n_0\,
      D => Q(0),
      Q => r_1(0),
      R => '0'
    );
\r_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \r_1[2]_i_1__1_n_0\,
      D => Q(1),
      Q => r_1(1),
      R => '0'
    );
\r_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \r_1[2]_i_1__1_n_0\,
      D => Q(2),
      Q => r_1(2),
      R => '0'
    );
\r_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \r_1[2]_i_1__1_n_0\,
      D => Q(3),
      Q => r_2(0),
      R => '0'
    );
\r_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \r_1[2]_i_1__1_n_0\,
      D => Q(4),
      Q => r_2(1),
      R => '0'
    );
\r_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \r_1[2]_i_1__1_n_0\,
      D => Q(5),
      Q => r_3(0),
      R => '0'
    );
\r_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \r_1[2]_i_1__1_n_0\,
      D => Q(6),
      Q => r_3(1),
      R => '0'
    );
\r_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \r_1[2]_i_1__1_n_0\,
      D => Q(7),
      Q => r_3(2),
      R => '0'
    );
\r_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_io_alloc_bits(0),
      Q => r_5(0),
      R => '0'
    );
\r_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_io_alloc_bits(10),
      Q => r_5(10),
      R => '0'
    );
\r_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_io_alloc_bits(11),
      Q => r_5(11),
      R => '0'
    );
\r_5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_io_alloc_bits(12),
      Q => r_5(12),
      R => '0'
    );
\r_5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_io_alloc_bits(13),
      Q => r_5(13),
      R => '0'
    );
\r_5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_io_alloc_bits(14),
      Q => r_5(14),
      R => '0'
    );
\r_5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_io_alloc_bits(15),
      Q => r_5(15),
      R => '0'
    );
\r_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_io_alloc_bits(1),
      Q => r_5(1),
      R => '0'
    );
\r_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_io_alloc_bits(2),
      Q => r_5(2),
      R => '0'
    );
\r_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_io_alloc_bits(3),
      Q => r_5(3),
      R => '0'
    );
\r_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_io_alloc_bits(4),
      Q => r_5(4),
      R => '0'
    );
\r_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_io_alloc_bits(5),
      Q => r_5(5),
      R => '0'
    );
\r_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_io_alloc_bits(6),
      Q => r_5(6),
      R => '0'
    );
\r_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_io_alloc_bits(7),
      Q => r_5(7),
      R => '0'
    );
\r_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_io_alloc_bits(8),
      Q => r_5(8),
      R => '0'
    );
\r_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_io_alloc_bits(9),
      Q => r_5(9),
      R => '0'
    );
\ram_opcode[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_opcode(0),
      I1 => full_1,
      I2 => r_1(0),
      I3 => \r_1[2]_i_1__1_n_0\,
      I4 => Q(0),
      I5 => divertprobes_reg,
      O => auto_in_c_bits_opcode(0)
    );
\ram_param[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => saved_param(0),
      I1 => full_1,
      I2 => r_2(0),
      I3 => \r_1[2]_i_1__1_n_0\,
      I4 => Q(3),
      I5 => divertprobes_reg,
      O => \ram_param_reg[1]\(0)
    );
\ram_param[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_param(1),
      I1 => full_1,
      I2 => r_2(1),
      I3 => \r_1[2]_i_1__1_n_0\,
      I4 => Q(4),
      I5 => divertprobes_reg,
      O => \ram_param_reg[1]\(1)
    );
\ram_size[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_size_3(0),
      I1 => full_1,
      I2 => r_3(0),
      I3 => \r_1[2]_i_1__1_n_0\,
      I4 => Q(5),
      I5 => divertprobes_reg,
      O => \ram_size_reg[2]\(0)
    );
\ram_size[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => saved_size_3(1),
      I1 => full_1,
      I2 => Q(6),
      I3 => \r_1[2]_i_1__1_n_0\,
      I4 => r_3(1),
      I5 => divertprobes_reg,
      O => \ram_size_reg[2]\(1)
    );
\ram_size[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => saved_size_3(2),
      I1 => full_1,
      I2 => r_3(2),
      I3 => \r_1[2]_i_1__1_n_0\,
      I4 => Q(7),
      I5 => divertprobes_reg,
      O => \ram_size_reg[2]\(2)
    );
\repeated_repeater_1/saved_param[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFFFFFE20000"
    )
        port map (
      I0 => r_2(0),
      I1 => \r_1[2]_i_1__1_n_0\,
      I2 => Q(3),
      I3 => divertprobes_reg,
      I4 => full_reg_0,
      I5 => saved_param(0),
      O => \saved_param_reg[0]\
    );
\repeated_repeater_1/saved_size[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => Q(6),
      I1 => \r_1[2]_i_1__1_n_0\,
      I2 => r_3(1),
      I3 => divertprobes_reg,
      I4 => full_reg_0,
      I5 => saved_size_3(1),
      O => \saved_size_reg[1]\
    );
\saved_opcode[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => r_1(0),
      I1 => \r_1[2]_i_1__1_n_0\,
      I2 => Q(0),
      I3 => divertprobes_reg,
      I4 => full_reg_0,
      I5 => saved_opcode(0),
      O => \saved_opcode_reg[0]\
    );
\saved_param[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(4),
      I1 => state(1),
      I2 => state(0),
      I3 => r_2(1),
      O => mbypass_auto_in_1_c_bits_param(0)
    );
\saved_param[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222828800000000"
    )
        port map (
      I0 => chiplink_auto_mbypass_out_c_bits_opcode(0),
      I1 => repeat_count_1,
      I2 => \counter_2[0]_i_3_n_0\,
      I3 => chiplink_auto_mbypass_out_c_bits_size(0),
      I4 => chiplink_auto_mbypass_out_c_bits_size(2),
      I5 => hints_auto_in_c_valid,
      O => full_reg
    );
\saved_param[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABA8"
    )
        port map (
      I0 => r_3(0),
      I1 => state(0),
      I2 => state(1),
      I3 => Q(5),
      I4 => bypass_reg_rep_0,
      I5 => divertprobes,
      O => chiplink_auto_mbypass_out_c_bits_size(0)
    );
\saved_size[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(5),
      I1 => state(1),
      I2 => state(0),
      I3 => r_3(0),
      O => \^saved_size_reg[0]\
    );
\saved_size[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(7),
      I1 => state(1),
      I2 => state(0),
      I3 => r_3(2),
      O => \saved_size_reg[2]\(0)
    );
\source_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \_GEN_15\(0),
      Q => source_r(0),
      R => '0'
    );
\source_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \_GEN_15\(1),
      Q => source_r(1),
      R => '0'
    );
\source_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \_GEN_15\(2),
      Q => source_r(2),
      R => '0'
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_n_5,
      Q => state(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_n_4,
      Q => state(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_SourceD is
  port (
    \q_last_count_reg[0]_0\ : out STD_LOGIC;
    \q_last_count_reg[0]_1\ : out STD_LOGIC;
    \q_last_count_reg[0]_2\ : out STD_LOGIC;
    \counter_3_reg[0]\ : out STD_LOGIC;
    \beatsLeft_reg[2]\ : out STD_LOGIC;
    maybe_full_reg : out STD_LOGIC;
    xbar_1_auto_out_0_d_bits_size : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maybe_full_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_1 : out STD_LOGIC;
    maybe_full_reg_2 : out STD_LOGIC;
    \beatsLeft_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_3_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \beatsLeft_reg[3]\ : out STD_LOGIC;
    xbar_1_auto_in_d_bits_source : out STD_LOGIC_VECTOR ( 0 to 0 );
    \flight_reg[3]\ : out STD_LOGIC;
    \counter_3_reg[2]\ : out STD_LOGIC;
    \counter_3_reg[0]_0\ : out STD_LOGIC;
    \counter_3_reg[0]_1\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetn : in STD_LOGIC;
    \cdc_reg_reg[3]\ : in STD_LOGIC;
    \cdc_reg_reg[4]\ : in STD_LOGIC;
    valid_reg : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    state_0_reg : in STD_LOGIC;
    \beatsLeft_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sync_0_reg : in STD_LOGIC;
    count_reg : in STD_LOGIC;
    muxStateEarly_0 : in STD_LOGIC;
    valid_reg_reg : in STD_LOGIC;
    \beatsLeft_reg[1]_0\ : in STD_LOGIC;
    maybe_full_reg_3 : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    xbar_1_auto_in_d_valid : in STD_LOGIC;
    maybe_full_0 : in STD_LOGIC;
    \beatsLeft_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    state_0_reg_0 : in STD_LOGIC;
    \beatsLeft_reg[2]_1\ : in STD_LOGIC;
    \beatsLeft_reg[1]_1\ : in STD_LOGIC;
    \counter_3_reg[3]\ : in STD_LOGIC;
    \cdc_reg_reg[9]\ : in STD_LOGIC;
    \cdc_reg_reg[12]\ : in STD_LOGIC;
    \cdc_reg_reg[11]\ : in STD_LOGIC;
    \cdc_reg_reg[10]\ : in STD_LOGIC;
    \cdc_reg_reg[5]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_SourceD : entity is "FPGA_SourceD";
end meisha_chiplink_master_0_1_FPGA_SourceD;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_SourceD is
  signal \_GEN_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \beatsLeft[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \beatsLeft[0]_i_4_n_0\ : STD_LOGIC;
  signal \^beatsleft_reg[2]\ : STD_LOGIC;
  signal cam_n_0 : STD_LOGIC;
  signal cam_n_10 : STD_LOGIC;
  signal cam_n_11 : STD_LOGIC;
  signal cam_n_2 : STD_LOGIC;
  signal cam_n_3 : STD_LOGIC;
  signal cam_n_7 : STD_LOGIC;
  signal cam_n_8 : STD_LOGIC;
  signal cam_n_9 : STD_LOGIC;
  signal count_i_4_n_0 : STD_LOGIC;
  signal \^counter_3_reg[0]_1\ : STD_LOGIC;
  signal d_first : STD_LOGIC;
  signal \^maybe_full_reg\ : STD_LOGIC;
  signal \^maybe_full_reg_0\ : STD_LOGIC;
  signal \q_last_count[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \q_last_count[3]_i_3__1_n_0\ : STD_LOGIC;
  signal q_last_count_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q_last_count_reg[0]_1\ : STD_LOGIC;
  signal \^q_last_count_reg[0]_2\ : STD_LOGIC;
  signal r_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_3_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal r_4 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ram_id[0]_i_3_n_0\ : STD_LOGIC;
  signal sbypass_auto_node_out_out_d_bits_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sbypass_auto_node_out_out_d_bits_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \^xbar_1_auto_out_0_d_bits_size\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \beatsLeft[0]_i_4\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \beatsLeft[2]_i_2\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \beatsLeft[2]_i_4__1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of count_i_4 : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \counter_3[0]_i_3\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \counter_3[3]_i_10\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \maybe_full_i_1__18\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \maybe_full_i_2__9\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \q_last_count[0]_i_2__2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \q_last_count[3]_i_3__1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \r_1[0]_i_1__1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \r_1[2]_i_1__2\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \r_3[0]_i_1__0\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \r_3[1]_i_1__0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \r_3[2]_i_1__0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \r_4[1]_i_1__0\ : label is "soft_lutpair441";
begin
  \beatsLeft_reg[2]\ <= \^beatsleft_reg[2]\;
  \counter_3_reg[0]_1\ <= \^counter_3_reg[0]_1\;
  maybe_full_reg <= \^maybe_full_reg\;
  maybe_full_reg_0 <= \^maybe_full_reg_0\;
  \q_last_count_reg[0]_1\ <= \^q_last_count_reg[0]_1\;
  \q_last_count_reg[0]_2\ <= \^q_last_count_reg[0]_2\;
  \r_3_reg[1]_0\(0) <= \^r_3_reg[1]_0\(0);
  xbar_1_auto_out_0_d_bits_size(1 downto 0) <= \^xbar_1_auto_out_0_d_bits_size\(1 downto 0);
\beatsLeft[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAAFFAAE"
    )
        port map (
      I0 => \^beatsleft_reg[2]\,
      I1 => \beatsLeft_reg[3]_0\(1),
      I2 => \beatsLeft_reg[3]_0\(0),
      I3 => state_0_reg_0,
      I4 => \beatsLeft_reg[2]_1\,
      I5 => \beatsLeft[0]_i_3__0_n_0\,
      O => \beatsLeft_reg[2]_0\(0)
    );
\beatsLeft[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => \^r_3_reg[1]_0\(0),
      I1 => sync_0_reg,
      I2 => r_3(0),
      I3 => \beatsLeft[0]_i_4_n_0\,
      I4 => Q(3),
      I5 => \beatsLeft_reg[1]\,
      O => \beatsLeft[0]_i_3__0_n_0\
    );
\beatsLeft[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      O => \beatsLeft[0]_i_4_n_0\
    );
\beatsLeft[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC8C8FFFFC8C8C8"
    )
        port map (
      I0 => \^xbar_1_auto_out_0_d_bits_size\(0),
      I1 => \^beatsleft_reg[2]\,
      I2 => \^xbar_1_auto_out_0_d_bits_size\(1),
      I3 => \beatsLeft_reg[1]_1\,
      I4 => \beatsLeft_reg[3]_0\(2),
      I5 => \beatsLeft_reg[3]_0\(3),
      O => \beatsLeft_reg[2]_0\(1)
    );
\beatsLeft[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => r_3(0),
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => Q(3),
      I4 => sync_0_reg,
      O => \^xbar_1_auto_out_0_d_bits_size\(0)
    );
\beatsLeft[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80008"
    )
        port map (
      I0 => \beatsLeft_reg[1]\,
      I1 => Q(5),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => r_3(2),
      I5 => sync_0_reg,
      O => \^beatsleft_reg[2]\
    );
\beatsLeft[2]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => r_3(1),
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => Q(4),
      I4 => sync_0_reg,
      O => \^xbar_1_auto_out_0_d_bits_size\(1)
    );
\beatsLeft[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222000000020"
    )
        port map (
      I0 => \^beatsleft_reg[2]\,
      I1 => sync_0_reg,
      I2 => Q(4),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => r_3(1),
      O => \beatsLeft_reg[3]\
    );
cam: entity work.meisha_chiplink_master_0_1_FPGA_CAM_9
     port map (
      D(1 downto 0) => sbypass_auto_node_out_out_d_bits_opcode(2 downto 1),
      E(0) => E(0),
      Q(1 downto 0) => r_1(2 downto 1),
      SR(0) => SR(0),
      \beatsLeft_reg[1]\ => \beatsLeft_reg[1]_0\,
      \cdc_reg_reg[12]\ => \cdc_reg_reg[12]\,
      \cdc_reg_reg[3]\ => \cdc_reg_reg[3]\,
      \cdc_reg_reg[4]\ => \cdc_reg_reg[4]\,
      \cdc_reg_reg[5]\ => \cdc_reg_reg[5]\,
      \cdc_reg_reg[5]_0\(1 downto 0) => Q(2 downto 1),
      \cdc_reg_reg[9]\ => \cdc_reg_reg[9]\,
      clk => clk,
      \counter_3_reg[0]\ => \counter_3_reg[0]\,
      \counter_3_reg[3]\ => \counter_3_reg[3]\,
      d_first => d_first,
      d_first_reg => cam_n_9,
      \flight_reg[3]\ => \flight_reg[3]\,
      maybe_full_reg => maybe_full_reg_3,
      q_last_count_reg(4 downto 0) => q_last_count_reg(4 downto 0),
      \q_last_count_reg[0]_0\ => cam_n_3,
      \q_last_count_reg[0]_1\ => \^q_last_count_reg[0]_1\,
      \q_last_count_reg[2]_0\ => \q_last_count[3]_i_3__1_n_0\,
      \q_last_count_reg[2]_1\ => \q_last_count[2]_i_2__2_n_0\,
      \q_last_count_reg[2]_2\ => \state[1]_i_2__1_n_0\,
      \q_last_count_reg_0__s_port_]\ => \q_last_count_reg[0]_0\,
      \q_last_count_reg_1__s_port_]\ => cam_n_8,
      \q_last_count_reg_2__s_port_]\ => cam_n_2,
      \q_last_count_reg_3__s_port_]\ => cam_n_0,
      \q_last_count_reg_4__s_port_]\ => cam_n_7,
      resetn => resetn,
      source_valid_io_out => source_valid_io_out,
      state_0 => state_0,
      state_0_reg => state_0_reg,
      \state_reg[0]\ => cam_n_11,
      \state_reg[0]_0\ => \state_reg_n_0_[0]\,
      \state_reg[1]\ => cam_n_10,
      \state_reg[1]_0\ => \^q_last_count_reg[0]_2\,
      \state_reg[1]_1\ => \beatsLeft[0]_i_4_n_0\,
      \state_reg[1]_2\ => \state_reg_n_0_[1]\,
      sync_0_reg => sync_0_reg,
      valid_reg => valid_reg,
      valid_reg_reg => valid_reg_reg
    );
\count_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95AA5555FFFFFFFF"
    )
        port map (
      I0 => count_reg,
      I1 => \^xbar_1_auto_out_0_d_bits_size\(0),
      I2 => \^xbar_1_auto_out_0_d_bits_size\(1),
      I3 => count_i_4_n_0,
      I4 => muxStateEarly_0,
      I5 => \^maybe_full_reg_0\,
      O => \^maybe_full_reg\
    );
count_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBABBBF"
    )
        port map (
      I0 => sync_0_reg,
      I1 => r_3(2),
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => Q(5),
      O => count_i_4_n_0
    );
\counter_3[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAAAAAABFBFBF"
    )
        port map (
      I0 => \^counter_3_reg[0]_1\,
      I1 => sbypass_auto_node_out_out_d_bits_size(0),
      I2 => \^r_3_reg[1]_0\(0),
      I3 => Q(5),
      I4 => \beatsLeft[0]_i_4_n_0\,
      I5 => r_3(2),
      O => \counter_3_reg[0]_0\
    );
\counter_3[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBABBBF"
    )
        port map (
      I0 => sync_0_reg,
      I1 => r_1(0),
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => Q(0),
      O => \^counter_3_reg[0]_1\
    );
\counter_3[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state[1]_i_2__1_n_0\,
      O => \^q_last_count_reg[0]_2\
    );
\counter_3[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0AAC000"
    )
        port map (
      I0 => r_1(0),
      I1 => Q(0),
      I2 => Q(5),
      I3 => \beatsLeft[0]_i_4_n_0\,
      I4 => r_3(2),
      I5 => sync_0_reg,
      O => \counter_3_reg[2]\
    );
d_first_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_n_9,
      Q => d_first,
      R => '0'
    );
\maybe_full_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => xbar_1_auto_in_d_valid,
      I1 => \^maybe_full_reg\,
      I2 => \^maybe_full_reg_0\,
      I3 => maybe_full_0,
      O => maybe_full_reg_1
    );
\maybe_full_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80008"
    )
        port map (
      I0 => muxStateEarly_0,
      I1 => Q(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => r_1(0),
      I5 => sync_0_reg,
      O => \^maybe_full_reg_0\
    );
\maybe_full_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => xbar_1_auto_in_d_valid,
      I1 => \^maybe_full_reg\,
      I2 => \^maybe_full_reg_0\,
      O => maybe_full_reg_2
    );
\q_last_count[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => q_last_count_reg(0),
      I1 => q_last_count_reg(1),
      I2 => q_last_count_reg(2),
      I3 => q_last_count_reg(4),
      I4 => q_last_count_reg(3),
      O => \^q_last_count_reg[0]_1\
    );
\q_last_count[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56FF56FF56FF5600"
    )
        port map (
      I0 => q_last_count_reg(2),
      I1 => q_last_count_reg(1),
      I2 => q_last_count_reg(0),
      I3 => \^q_last_count_reg[0]_1\,
      I4 => Q(3),
      I5 => \cdc_reg_reg[10]\,
      O => \q_last_count[2]_i_2__2_n_0\
    );
\q_last_count[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => q_last_count_reg(2),
      I1 => q_last_count_reg(1),
      I2 => q_last_count_reg(0),
      O => \q_last_count[3]_i_3__1_n_0\
    );
\q_last_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_n_3,
      Q => q_last_count_reg(0),
      R => '0'
    );
\q_last_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_n_8,
      Q => q_last_count_reg(1),
      R => SR(0)
    );
\q_last_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_n_2,
      Q => q_last_count_reg(2),
      R => '0'
    );
\q_last_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_n_0,
      Q => q_last_count_reg(3),
      R => '0'
    );
\q_last_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_n_7,
      Q => q_last_count_reg(4),
      R => SR(0)
    );
\r_1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => r_1(0),
      O => sbypass_auto_node_out_out_d_bits_opcode(0)
    );
\r_1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(1),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => r_1(1),
      O => sbypass_auto_node_out_out_d_bits_opcode(1)
    );
\r_1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(2),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => r_1(2),
      O => sbypass_auto_node_out_out_d_bits_opcode(2)
    );
\r_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sbypass_auto_node_out_out_d_bits_opcode(0),
      Q => r_1(0),
      R => '0'
    );
\r_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sbypass_auto_node_out_out_d_bits_opcode(1),
      Q => r_1(1),
      R => '0'
    );
\r_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sbypass_auto_node_out_out_d_bits_opcode(2),
      Q => r_1(2),
      R => '0'
    );
\r_3[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(3),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => r_3(0),
      O => sbypass_auto_node_out_out_d_bits_size(0)
    );
\r_3[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(4),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => r_3(1),
      O => \^r_3_reg[1]_0\(0)
    );
\r_3[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(5),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => r_3(2),
      O => sbypass_auto_node_out_out_d_bits_size(2)
    );
\r_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sbypass_auto_node_out_out_d_bits_size(0),
      Q => r_3(0),
      R => '0'
    );
\r_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^r_3_reg[1]_0\(0),
      Q => r_3(1),
      R => '0'
    );
\r_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sbypass_auto_node_out_out_d_bits_size(2),
      Q => r_3(2),
      R => '0'
    );
\r_4[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(6),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => r_4(0),
      O => \_GEN_4\(0)
    );
\r_4[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(7),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => r_4(1),
      O => \_GEN_4\(1)
    );
\r_4[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(8),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => r_4(2),
      O => \_GEN_4\(2)
    );
\r_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \_GEN_4\(0),
      Q => r_4(0),
      R => '0'
    );
\r_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \_GEN_4\(1),
      Q => r_4(1),
      R => '0'
    );
\r_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \_GEN_4\(2),
      Q => r_4(2),
      R => '0'
    );
\ram_id[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002020200020"
    )
        port map (
      I0 => muxStateEarly_0,
      I1 => sync_0_reg,
      I2 => \ram_id[0]_i_3_n_0\,
      I3 => r_4(0),
      I4 => \beatsLeft[0]_i_4_n_0\,
      I5 => Q(6),
      O => xbar_1_auto_in_d_bits_source(0)
    );
\ram_id[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A000A0A0ACC"
    )
        port map (
      I0 => r_4(1),
      I1 => Q(7),
      I2 => r_4(2),
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => Q(8),
      O => \ram_id[0]_i_3_n_0\
    );
\state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \cdc_reg_reg[11]\,
      I1 => q_last_count_reg(2),
      I2 => q_last_count_reg(1),
      I3 => q_last_count_reg(0),
      I4 => q_last_count_reg(3),
      I5 => q_last_count_reg(4),
      O => \state[1]_i_2__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_n_11,
      Q => \state_reg_n_0_[0]\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cam_n_10,
      Q => \state_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_TLBusBypass is
  port (
    xbar_1_auto_out_0_d_valid : out STD_LOGIC;
    \beatsLeft_reg[0]\ : out STD_LOGIC;
    \beatsLeft_reg[0]_0\ : out STD_LOGIC;
    \counter_3_reg[0]\ : out STD_LOGIC;
    \flight_reg[3]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    state_0_reg : in STD_LOGIC;
    \cdc_reg_reg[11]\ : in STD_LOGIC;
    d_first_reg : in STD_LOGIC;
    valid_reg_reg : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    sync_0 : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    maybe_full_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_1_reg[0]\ : in STD_LOGIC;
    sbypass_auto_node_out_out_d_bits_size : in STD_LOGIC_VECTOR ( 0 to 0 );
    xbar_1_auto_out_0_d_bits_size : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sync_0_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_TLBusBypass : entity is "FPGA_TLBusBypass";
end meisha_chiplink_master_0_1_FPGA_TLBusBypass;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_TLBusBypass is
begin
bar: entity work.meisha_chiplink_master_0_1_FPGA_TLBusBypassBar
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      \beatsLeft_reg[0]\ => \beatsLeft_reg[0]\,
      \beatsLeft_reg[0]_0\ => \beatsLeft_reg[0]_0\,
      \cdc_reg_reg[11]\ => \cdc_reg_reg[11]\,
      clk => clk,
      \counter_3_reg[0]_0\ => \counter_3_reg[0]\,
      d_first_reg => d_first_reg,
      \flight_reg[3]_0\ => \flight_reg[3]\,
      maybe_full_reg => maybe_full_reg,
      \r_1_reg[0]\ => \r_1_reg[0]\,
      sbypass_auto_node_out_out_d_bits_size(0) => sbypass_auto_node_out_out_d_bits_size(0),
      state_0 => state_0,
      state_0_reg => state_0_reg,
      sync_0 => sync_0,
      sync_0_reg => sync_0_reg,
      sync_0_reg_0 => sync_0_reg_0,
      valid_reg_reg => valid_reg_reg,
      xbar_1_auto_out_0_d_bits_size(1 downto 0) => xbar_1_auto_out_0_d_bits_size(1 downto 0),
      xbar_1_auto_out_0_d_valid => xbar_1_auto_out_0_d_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_TLError_2 is
  port (
    maybe_full : out STD_LOGIC;
    maybe_full_reg : out STD_LOGIC;
    count_reg : out STD_LOGIC;
    err_auto_in_d_bits_opcode : out STD_LOGIC_VECTOR ( 0 to 0 );
    err_auto_in_d_bits_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    state_1_reg_0 : out STD_LOGIC;
    flight_79_reg : out STD_LOGIC;
    xbar_auto_in_d_bits_source : out STD_LOGIC_VECTOR ( 2 downto 0 );
    flight_77_reg : out STD_LOGIC;
    flight_71_reg : out STD_LOGIC;
    flight_69_reg : out STD_LOGIC;
    flight_78_reg : out STD_LOGIC;
    flight_76_reg : out STD_LOGIC;
    flight_70_reg : out STD_LOGIC;
    flight_68_reg : out STD_LOGIC;
    flight_111_reg : out STD_LOGIC;
    flight_109_reg : out STD_LOGIC;
    flight_103_reg : out STD_LOGIC;
    flight_101_reg : out STD_LOGIC;
    flight_47_reg : out STD_LOGIC;
    flight_45_reg : out STD_LOGIC;
    flight_39_reg : out STD_LOGIC;
    flight_37_reg : out STD_LOGIC;
    flight_110_reg : out STD_LOGIC;
    flight_108_reg : out STD_LOGIC;
    flight_102_reg : out STD_LOGIC;
    flight_100_reg : out STD_LOGIC;
    flight_46_reg : out STD_LOGIC;
    flight_44_reg : out STD_LOGIC;
    flight_38_reg : out STD_LOGIC;
    flight_36_reg : out STD_LOGIC;
    flight_64_reg : out STD_LOGIC;
    flight_74_reg : out STD_LOGIC;
    flight_72_reg : out STD_LOGIC;
    flight_66_reg : out STD_LOGIC;
    flight_75_reg : out STD_LOGIC;
    flight_73_reg : out STD_LOGIC;
    flight_67_reg : out STD_LOGIC;
    flight_65_reg : out STD_LOGIC;
    flight_96_reg : out STD_LOGIC;
    flight_106_reg : out STD_LOGIC;
    flight_104_reg : out STD_LOGIC;
    flight_98_reg : out STD_LOGIC;
    flight_32_reg : out STD_LOGIC;
    flight_42_reg : out STD_LOGIC;
    flight_40_reg : out STD_LOGIC;
    flight_34_reg : out STD_LOGIC;
    flight_107_reg : out STD_LOGIC;
    flight_105_reg : out STD_LOGIC;
    flight_99_reg : out STD_LOGIC;
    flight_97_reg : out STD_LOGIC;
    flight_43_reg : out STD_LOGIC;
    flight_41_reg : out STD_LOGIC;
    flight_35_reg : out STD_LOGIC;
    flight_33_reg : out STD_LOGIC;
    flight_95_reg : out STD_LOGIC;
    flight_93_reg : out STD_LOGIC;
    flight_87_reg : out STD_LOGIC;
    flight_85_reg : out STD_LOGIC;
    flight_31_reg : out STD_LOGIC;
    flight_29_reg : out STD_LOGIC;
    flight_23_reg : out STD_LOGIC;
    flight_21_reg : out STD_LOGIC;
    flight_94_reg : out STD_LOGIC;
    flight_92_reg : out STD_LOGIC;
    flight_86_reg : out STD_LOGIC;
    flight_84_reg : out STD_LOGIC;
    flight_30_reg : out STD_LOGIC;
    flight_28_reg : out STD_LOGIC;
    flight_22_reg : out STD_LOGIC;
    flight_20_reg : out STD_LOGIC;
    flight_63_reg : out STD_LOGIC;
    flight_61_reg : out STD_LOGIC;
    flight_55_reg : out STD_LOGIC;
    flight_53_reg : out STD_LOGIC;
    flight_127_reg : out STD_LOGIC;
    flight_125_reg : out STD_LOGIC;
    flight_119_reg : out STD_LOGIC;
    flight_117_reg : out STD_LOGIC;
    flight_62_reg : out STD_LOGIC;
    flight_60_reg : out STD_LOGIC;
    flight_54_reg : out STD_LOGIC;
    flight_52_reg : out STD_LOGIC;
    flight_126_reg : out STD_LOGIC;
    flight_124_reg : out STD_LOGIC;
    flight_118_reg : out STD_LOGIC;
    flight_116_reg : out STD_LOGIC;
    flight_80_reg : out STD_LOGIC;
    flight_90_reg : out STD_LOGIC;
    flight_88_reg : out STD_LOGIC;
    flight_82_reg : out STD_LOGIC;
    flight_16_reg : out STD_LOGIC;
    flight_26_reg : out STD_LOGIC;
    flight_24_reg : out STD_LOGIC;
    flight_18_reg : out STD_LOGIC;
    flight_91_reg : out STD_LOGIC;
    flight_89_reg : out STD_LOGIC;
    flight_83_reg : out STD_LOGIC;
    flight_81_reg : out STD_LOGIC;
    flight_27_reg : out STD_LOGIC;
    flight_25_reg : out STD_LOGIC;
    flight_19_reg : out STD_LOGIC;
    flight_17_reg : out STD_LOGIC;
    flight_48_reg : out STD_LOGIC;
    flight_58_reg : out STD_LOGIC;
    flight_56_reg : out STD_LOGIC;
    flight_50_reg : out STD_LOGIC;
    flight_112_reg : out STD_LOGIC;
    flight_122_reg : out STD_LOGIC;
    flight_120_reg : out STD_LOGIC;
    flight_114_reg : out STD_LOGIC;
    flight_59_reg : out STD_LOGIC;
    flight_57_reg : out STD_LOGIC;
    flight_51_reg : out STD_LOGIC;
    flight_49_reg : out STD_LOGIC;
    flight_123_reg : out STD_LOGIC;
    flight_121_reg : out STD_LOGIC;
    flight_115_reg : out STD_LOGIC;
    flight_113_reg : out STD_LOGIC;
    d_ackd : out STD_LOGIC;
    xbar_auto_in_d_bits_opcode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_param_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \beatsLeft_reg[2]_0\ : out STD_LOGIC;
    \beatsLeft_reg[0]_0\ : out STD_LOGIC;
    \saved_source_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cam_d_0_data_reg[63]\ : out STD_LOGIC;
    \cam_d_0_data_reg[63]_0\ : out STD_LOGIC;
    \cam_d_0_data_reg[63]_1\ : out STD_LOGIC;
    \beatsLeft_reg[1]_0\ : out STD_LOGIC;
    flight_33_reg_0 : out STD_LOGIC;
    count_reg_0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    auto_in_c_bits_opcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn_0 : in STD_LOGIC;
    count : in STD_LOGIC;
    full : in STD_LOGIC;
    xbar_auto_out_1_a_valid : in STD_LOGIC;
    \d_first_counter_reg[2]\ : in STD_LOGIC;
    \ram_source_reg[0]\ : in STD_LOGIC;
    flight_79_reg_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    flight_77_reg_0 : in STD_LOGIC;
    flight_71_reg_0 : in STD_LOGIC;
    flight_69_reg_0 : in STD_LOGIC;
    \ram_source_reg[0]_0\ : in STD_LOGIC;
    flight_78_reg_0 : in STD_LOGIC;
    flight_76_reg_0 : in STD_LOGIC;
    flight_70_reg_0 : in STD_LOGIC;
    flight_68_reg_0 : in STD_LOGIC;
    \ram_source_reg[0]_1\ : in STD_LOGIC;
    flight_111_reg_0 : in STD_LOGIC;
    flight_109_reg_0 : in STD_LOGIC;
    flight_103_reg_0 : in STD_LOGIC;
    flight_101_reg_0 : in STD_LOGIC;
    flight_47_reg_0 : in STD_LOGIC;
    flight_45_reg_0 : in STD_LOGIC;
    flight_39_reg_0 : in STD_LOGIC;
    flight_37_reg_0 : in STD_LOGIC;
    \ram_source_reg[5]\ : in STD_LOGIC;
    flight_110_reg_0 : in STD_LOGIC;
    flight_108_reg_0 : in STD_LOGIC;
    flight_102_reg_0 : in STD_LOGIC;
    flight_100_reg_0 : in STD_LOGIC;
    flight_46_reg_0 : in STD_LOGIC;
    flight_44_reg_0 : in STD_LOGIC;
    flight_38_reg_0 : in STD_LOGIC;
    flight_36_reg_0 : in STD_LOGIC;
    flight_64_reg_0 : in STD_LOGIC;
    flight_74_reg_0 : in STD_LOGIC;
    flight_72_reg_0 : in STD_LOGIC;
    flight_66_reg_0 : in STD_LOGIC;
    flight_75_reg_0 : in STD_LOGIC;
    flight_73_reg_0 : in STD_LOGIC;
    flight_67_reg_0 : in STD_LOGIC;
    flight_65_reg_0 : in STD_LOGIC;
    flight_96_reg_0 : in STD_LOGIC;
    flight_106_reg_0 : in STD_LOGIC;
    flight_104_reg_0 : in STD_LOGIC;
    flight_98_reg_0 : in STD_LOGIC;
    flight_32_reg_0 : in STD_LOGIC;
    flight_42_reg_0 : in STD_LOGIC;
    flight_40_reg_0 : in STD_LOGIC;
    flight_34_reg_0 : in STD_LOGIC;
    flight_107_reg_0 : in STD_LOGIC;
    flight_105_reg_0 : in STD_LOGIC;
    flight_99_reg_0 : in STD_LOGIC;
    flight_97_reg_0 : in STD_LOGIC;
    flight_43_reg_0 : in STD_LOGIC;
    flight_41_reg_0 : in STD_LOGIC;
    flight_35_reg_0 : in STD_LOGIC;
    flight_33_reg_1 : in STD_LOGIC;
    \d_first_counter_reg[2]_0\ : in STD_LOGIC;
    flight_95_reg_0 : in STD_LOGIC;
    flight_93_reg_0 : in STD_LOGIC;
    flight_87_reg_0 : in STD_LOGIC;
    flight_85_reg_0 : in STD_LOGIC;
    flight_31_reg_0 : in STD_LOGIC;
    flight_29_reg_0 : in STD_LOGIC;
    flight_23_reg_0 : in STD_LOGIC;
    flight_21_reg_0 : in STD_LOGIC;
    flight_94_reg_0 : in STD_LOGIC;
    flight_92_reg_0 : in STD_LOGIC;
    flight_86_reg_0 : in STD_LOGIC;
    flight_84_reg_0 : in STD_LOGIC;
    flight_30_reg_0 : in STD_LOGIC;
    flight_28_reg_0 : in STD_LOGIC;
    flight_22_reg_0 : in STD_LOGIC;
    flight_20_reg_0 : in STD_LOGIC;
    flight_63_reg_0 : in STD_LOGIC;
    flight_61_reg_0 : in STD_LOGIC;
    flight_55_reg_0 : in STD_LOGIC;
    flight_53_reg_0 : in STD_LOGIC;
    flight_127_reg_0 : in STD_LOGIC;
    flight_125_reg_0 : in STD_LOGIC;
    flight_119_reg_0 : in STD_LOGIC;
    flight_117_reg_0 : in STD_LOGIC;
    flight_62_reg_0 : in STD_LOGIC;
    flight_60_reg_0 : in STD_LOGIC;
    flight_54_reg_0 : in STD_LOGIC;
    flight_52_reg_0 : in STD_LOGIC;
    flight_126_reg_0 : in STD_LOGIC;
    flight_124_reg_0 : in STD_LOGIC;
    flight_118_reg_0 : in STD_LOGIC;
    flight_116_reg_0 : in STD_LOGIC;
    flight_80_reg_0 : in STD_LOGIC;
    flight_90_reg_0 : in STD_LOGIC;
    flight_88_reg_0 : in STD_LOGIC;
    flight_82_reg_0 : in STD_LOGIC;
    flight_16_reg_0 : in STD_LOGIC;
    flight_26_reg_0 : in STD_LOGIC;
    flight_24_reg_0 : in STD_LOGIC;
    flight_18_reg_0 : in STD_LOGIC;
    flight_91_reg_0 : in STD_LOGIC;
    flight_89_reg_0 : in STD_LOGIC;
    flight_83_reg_0 : in STD_LOGIC;
    flight_81_reg_0 : in STD_LOGIC;
    flight_27_reg_0 : in STD_LOGIC;
    flight_25_reg_0 : in STD_LOGIC;
    flight_19_reg_0 : in STD_LOGIC;
    flight_17_reg_0 : in STD_LOGIC;
    flight_48_reg_0 : in STD_LOGIC;
    flight_58_reg_0 : in STD_LOGIC;
    flight_56_reg_0 : in STD_LOGIC;
    flight_50_reg_0 : in STD_LOGIC;
    flight_112_reg_0 : in STD_LOGIC;
    flight_122_reg_0 : in STD_LOGIC;
    flight_120_reg_0 : in STD_LOGIC;
    flight_114_reg_0 : in STD_LOGIC;
    flight_59_reg_0 : in STD_LOGIC;
    flight_57_reg_0 : in STD_LOGIC;
    flight_51_reg_0 : in STD_LOGIC;
    flight_49_reg_0 : in STD_LOGIC;
    flight_123_reg_0 : in STD_LOGIC;
    flight_121_reg_0 : in STD_LOGIC;
    flight_115_reg_0 : in STD_LOGIC;
    flight_113_reg_0 : in STD_LOGIC;
    \ram_source_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    state_1_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    full_0 : in STD_LOGIC;
    muxStateEarly_1 : in STD_LOGIC;
    xbar_auto_out_0_d_bits_size : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \readys_mask_reg[0]\ : in STD_LOGIC;
    \beatsLeft_reg[0]_1\ : in STD_LOGIC;
    \b_delay_reg[0]\ : in STD_LOGIC;
    \b_delay_reg[0]_0\ : in STD_LOGIC;
    \b_delay_reg[0]_1\ : in STD_LOGIC;
    \readys_mask_reg[0]_0\ : in STD_LOGIC;
    d_replace : in STD_LOGIC;
    \readys_mask_reg[1]\ : in STD_LOGIC;
    \cdc_reg_reg[16]\ : in STD_LOGIC;
    full_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_opcode_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_size_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \saved_param_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \saved_size_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \saved_source_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_TLError_2 : entity is "FPGA_TLError_2";
end meisha_chiplink_master_0_1_FPGA_TLError_2;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_TLError_2 is
  signal \_c_last_T\ : STD_LOGIC;
  signal a_io_deq_bits_opcode : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal a_io_deq_bits_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal a_io_deq_bits_source : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \a_last_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \a_last_counter[3]_i_5_n_0\ : STD_LOGIC;
  signal \a_last_counter_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal a_n_1 : STD_LOGIC;
  signal a_n_10 : STD_LOGIC;
  signal a_n_14 : STD_LOGIC;
  signal a_n_20 : STD_LOGIC;
  signal a_n_22 : STD_LOGIC;
  signal a_n_23 : STD_LOGIC;
  signal a_n_5 : STD_LOGIC;
  signal a_n_9 : STD_LOGIC;
  signal beatsLeft : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^beatsleft_reg[0]_0\ : STD_LOGIC;
  signal \c_last_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \c_last_counter[3]_i_4_n_0\ : STD_LOGIC;
  signal \c_last_counter_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal c_n_1 : STD_LOGIC;
  signal c_n_138 : STD_LOGIC;
  signal c_n_139 : STD_LOGIC;
  signal c_n_141 : STD_LOGIC;
  signal c_n_144 : STD_LOGIC;
  signal c_n_2 : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal err_auto_in_d_bits_denied : STD_LOGIC;
  signal \^err_auto_in_d_bits_opcode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^err_auto_in_d_bits_size\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal err_auto_in_d_ready : STD_LOGIC;
  signal idle : STD_LOGIC;
  signal idle0 : STD_LOGIC;
  signal muxStateEarly_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal p_3_in : STD_LOGIC;
  signal state_0 : STD_LOGIC;
  signal state_1 : STD_LOGIC;
  signal \^state_1_reg_0\ : STD_LOGIC;
  signal \^xbar_auto_in_d_bits_opcode\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_last_counter[0]_i_2\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \a_last_counter[3]_i_5\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \c_last_counter[0]_i_2\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \c_last_counter[3]_i_4\ : label is "soft_lutpair578";
begin
  \beatsLeft_reg[0]_0\ <= \^beatsleft_reg[0]_0\;
  err_auto_in_d_bits_opcode(0) <= \^err_auto_in_d_bits_opcode\(0);
  err_auto_in_d_bits_size(2 downto 0) <= \^err_auto_in_d_bits_size\(2 downto 0);
  state_1_reg_0 <= \^state_1_reg_0\;
  xbar_auto_in_d_bits_opcode(1 downto 0) <= \^xbar_auto_in_d_bits_opcode\(1 downto 0);
a: entity work.meisha_chiplink_master_0_1_FPGA_Queue_18
     port map (
      D(3 downto 1) => \p_0_in__0\(3 downto 1),
      D(0) => a_n_9,
      E(0) => a_n_5,
      Q(2 downto 0) => a_io_deq_bits_size(2 downto 0),
      \a_last_counter_reg[0]\ => \a_last_counter[0]_i_2_n_0\,
      \a_last_counter_reg[1]\ => \a_last_counter[3]_i_5_n_0\,
      \a_last_counter_reg[3]\(3 downto 1) => \p_0_in__1\(3 downto 1),
      \a_last_counter_reg[3]\(0) => a_n_14,
      \a_last_counter_reg[3]_0\(3 downto 0) => \a_last_counter_reg__0\(3 downto 0),
      beatsLeft(2 downto 0) => beatsLeft(3 downto 1),
      \beatsLeft_reg[0]\ => \^beatsleft_reg[0]_0\,
      \beatsLeft_reg[0]_0\ => c_n_2,
      \beatsLeft_reg[1]\ => c_n_144,
      \beatsLeft_reg[3]\ => a_n_1,
      \cdc_reg_reg[16]\ => \cdc_reg_reg[16]\,
      clk => clk,
      \counter_reg[0]\ => a_n_10,
      \counter_reg[1]\ => a_n_22,
      \counter_reg[2]\ => a_n_23,
      \counter_reg[3]\(3 downto 0) => counter_reg(3 downto 0),
      err_auto_in_d_bits_opcode(0) => \^err_auto_in_d_bits_opcode\(0),
      err_auto_in_d_ready => err_auto_in_d_ready,
      full => full,
      full_reg(0) => full_reg(0),
      idle => idle,
      idle0 => idle0,
      idle_reg(1 downto 0) => a_io_deq_bits_opcode(2 downto 1),
      idle_reg_0 => a_n_20,
      maybe_full_reg_0 => maybe_full,
      muxStateEarly_0 => muxStateEarly_0,
      muxStateEarly_1 => muxStateEarly_1,
      \ram_size_reg[2]_0\ => \^err_auto_in_d_bits_size\(2),
      \readys_mask_reg[0]\ => \readys_mask_reg[0]_0\,
      resetn => resetn_0,
      \saved_opcode_reg[2]\(2 downto 0) => \saved_opcode_reg[2]\(2 downto 0),
      \saved_size_reg[2]\(2 downto 0) => \saved_size_reg[2]\(2 downto 0),
      \saved_source_reg[5]\(6 downto 4) => \saved_source_reg[5]\(3 downto 1),
      \saved_source_reg[5]\(3 downto 1) => a_io_deq_bits_source(3 downto 1),
      \saved_source_reg[5]\(0) => \saved_source_reg[5]\(0),
      \saved_source_reg[6]\(6 downto 0) => \saved_source_reg[6]\(6 downto 0),
      state_1_reg => c_n_141,
      state_1_reg_0 => \^state_1_reg_0\,
      xbar_auto_in_d_bits_opcode(0) => \^xbar_auto_in_d_bits_opcode\(0),
      xbar_auto_out_1_a_valid => xbar_auto_out_1_a_valid
    );
\a_last_counter[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \a_last_counter_reg__0\(0),
      I1 => \a_last_counter_reg__0\(1),
      I2 => \a_last_counter_reg__0\(3),
      I3 => \a_last_counter_reg__0\(2),
      O => \a_last_counter[0]_i_2_n_0\
    );
\a_last_counter[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_last_counter_reg__0\(1),
      I1 => \a_last_counter_reg__0\(0),
      O => \a_last_counter[3]_i_5_n_0\
    );
\a_last_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => a_n_5,
      D => a_n_14,
      Q => \a_last_counter_reg__0\(0),
      R => resetn_0
    );
\a_last_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => a_n_5,
      D => \p_0_in__1\(1),
      Q => \a_last_counter_reg__0\(1),
      R => resetn_0
    );
\a_last_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => a_n_5,
      D => \p_0_in__1\(2),
      Q => \a_last_counter_reg__0\(2),
      R => resetn_0
    );
\a_last_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => a_n_5,
      D => \p_0_in__1\(3),
      Q => \a_last_counter_reg__0\(3),
      R => resetn_0
    );
\beatsLeft_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c_n_139,
      Q => beatsLeft(0),
      R => resetn_0
    );
\beatsLeft_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c_n_1,
      Q => beatsLeft(1),
      R => resetn_0
    );
\beatsLeft_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c_n_138,
      Q => beatsLeft(2),
      R => resetn_0
    );
\beatsLeft_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => a_n_1,
      Q => beatsLeft(3),
      R => resetn_0
    );
c: entity work.meisha_chiplink_master_0_1_FPGA_Queue_19
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => a_io_deq_bits_size(2 downto 0),
      auto_in_c_bits_opcode(0) => auto_in_c_bits_opcode(0),
      \b_delay_reg[0]\ => \b_delay_reg[0]\,
      \b_delay_reg[0]_0\ => \b_delay_reg[0]_0\,
      \b_delay_reg[0]_1\ => \b_delay_reg[0]_1\,
      beatsLeft(3 downto 0) => beatsLeft(3 downto 0),
      \beatsLeft_reg[0]\ => c_n_139,
      \beatsLeft_reg[0]_0\ => \beatsLeft_reg[0]_1\,
      \beatsLeft_reg[1]\ => c_n_1,
      \beatsLeft_reg[1]_0\ => c_n_2,
      \beatsLeft_reg[1]_1\ => \beatsLeft_reg[1]_0\,
      \beatsLeft_reg[2]\ => \beatsLeft_reg[2]_0\,
      \beatsLeft_reg[2]_0\ => c_n_138,
      \beatsLeft_reg[3]\ => c_n_144,
      \c_last_counter_reg[0]\(0) => \_c_last_T\,
      \c_last_counter_reg[1]\ => \c_last_counter[3]_i_4_n_0\,
      \c_last_counter_reg[3]\(3 downto 0) => p_0_in(3 downto 0),
      \c_last_counter_reg[3]_0\(3 downto 0) => \c_last_counter_reg__0\(3 downto 0),
      \c_last_counter_reg[3]_1\ => \c_last_counter[0]_i_2_n_0\,
      \cam_d_0_data_reg[63]\ => \cam_d_0_data_reg[63]\,
      \cam_d_0_data_reg[63]_0\ => \cam_d_0_data_reg[63]_0\,
      \cam_d_0_data_reg[63]_1\ => \cam_d_0_data_reg[63]_1\,
      clk => clk,
      count => count,
      count_reg => count_reg,
      count_reg_0 => count_reg_0,
      \counter_reg[0]\(0) => p_3_in,
      \counter_reg[0]_0\ => c_n_141,
      d_ackd => d_ackd,
      \d_first_counter_reg[2]\ => \d_first_counter_reg[2]\,
      \d_first_counter_reg[2]_0\ => \d_first_counter_reg[2]_0\,
      d_replace => d_replace,
      err_auto_in_d_bits_denied => err_auto_in_d_bits_denied,
      err_auto_in_d_bits_opcode(0) => \^err_auto_in_d_bits_opcode\(0),
      err_auto_in_d_bits_size(1 downto 0) => \^err_auto_in_d_bits_size\(1 downto 0),
      err_auto_in_d_ready => err_auto_in_d_ready,
      flight_100_reg => flight_100_reg,
      flight_100_reg_0 => flight_100_reg_0,
      flight_101_reg => flight_101_reg,
      flight_101_reg_0 => flight_101_reg_0,
      flight_102_reg => flight_102_reg,
      flight_102_reg_0 => flight_102_reg_0,
      flight_103_reg => flight_103_reg,
      flight_103_reg_0 => flight_103_reg_0,
      flight_104_reg => flight_104_reg,
      flight_104_reg_0 => flight_104_reg_0,
      flight_105_reg => flight_105_reg,
      flight_105_reg_0 => flight_105_reg_0,
      flight_106_reg => flight_106_reg,
      flight_106_reg_0 => flight_106_reg_0,
      flight_107_reg => flight_107_reg,
      flight_107_reg_0 => flight_107_reg_0,
      flight_108_reg => flight_108_reg,
      flight_108_reg_0 => flight_108_reg_0,
      flight_109_reg => flight_109_reg,
      flight_109_reg_0 => flight_109_reg_0,
      flight_110_reg => flight_110_reg,
      flight_110_reg_0 => flight_110_reg_0,
      flight_111_reg => flight_111_reg,
      flight_111_reg_0 => flight_111_reg_0,
      flight_112_reg => flight_112_reg,
      flight_112_reg_0 => flight_112_reg_0,
      flight_113_reg => flight_113_reg,
      flight_113_reg_0 => flight_113_reg_0,
      flight_114_reg => flight_114_reg,
      flight_114_reg_0 => flight_114_reg_0,
      flight_115_reg => flight_115_reg,
      flight_115_reg_0 => flight_115_reg_0,
      flight_116_reg => flight_116_reg,
      flight_116_reg_0 => flight_116_reg_0,
      flight_117_reg => flight_117_reg,
      flight_117_reg_0 => flight_117_reg_0,
      flight_118_reg => flight_118_reg,
      flight_118_reg_0 => flight_118_reg_0,
      flight_119_reg => flight_119_reg,
      flight_119_reg_0 => flight_119_reg_0,
      flight_120_reg => flight_120_reg,
      flight_120_reg_0 => flight_120_reg_0,
      flight_121_reg => flight_121_reg,
      flight_121_reg_0 => flight_121_reg_0,
      flight_122_reg => flight_122_reg,
      flight_122_reg_0 => flight_122_reg_0,
      flight_123_reg => flight_123_reg,
      flight_123_reg_0 => flight_123_reg_0,
      flight_124_reg => flight_124_reg,
      flight_124_reg_0 => flight_124_reg_0,
      flight_125_reg => flight_125_reg,
      flight_125_reg_0 => flight_125_reg_0,
      flight_126_reg => flight_126_reg,
      flight_126_reg_0 => flight_126_reg_0,
      flight_127_reg => flight_127_reg,
      flight_127_reg_0 => flight_127_reg_0,
      flight_16_reg => flight_16_reg,
      flight_16_reg_0 => flight_16_reg_0,
      flight_17_reg => flight_17_reg,
      flight_17_reg_0 => flight_17_reg_0,
      flight_18_reg => flight_18_reg,
      flight_18_reg_0 => flight_18_reg_0,
      flight_19_reg => flight_19_reg,
      flight_19_reg_0 => flight_19_reg_0,
      flight_20_reg => flight_20_reg,
      flight_20_reg_0 => flight_20_reg_0,
      flight_21_reg => flight_21_reg,
      flight_21_reg_0 => flight_21_reg_0,
      flight_22_reg => flight_22_reg,
      flight_22_reg_0 => flight_22_reg_0,
      flight_23_reg => flight_23_reg,
      flight_23_reg_0 => flight_23_reg_0,
      flight_24_reg => flight_24_reg,
      flight_24_reg_0 => flight_24_reg_0,
      flight_25_reg => flight_25_reg,
      flight_25_reg_0 => flight_25_reg_0,
      flight_26_reg => flight_26_reg,
      flight_26_reg_0 => flight_26_reg_0,
      flight_27_reg => flight_27_reg,
      flight_27_reg_0 => flight_27_reg_0,
      flight_28_reg => flight_28_reg,
      flight_28_reg_0 => flight_28_reg_0,
      flight_29_reg => flight_29_reg,
      flight_29_reg_0 => flight_29_reg_0,
      flight_30_reg => flight_30_reg,
      flight_30_reg_0 => flight_30_reg_0,
      flight_31_reg => flight_31_reg,
      flight_31_reg_0 => flight_31_reg_0,
      flight_32_reg => flight_32_reg,
      flight_32_reg_0 => flight_32_reg_0,
      flight_33_reg => flight_33_reg,
      flight_33_reg_0 => flight_33_reg_0,
      flight_33_reg_1 => flight_33_reg_1,
      flight_34_reg => flight_34_reg,
      flight_34_reg_0 => flight_34_reg_0,
      flight_35_reg => flight_35_reg,
      flight_35_reg_0 => flight_35_reg_0,
      flight_36_reg => flight_36_reg,
      flight_36_reg_0 => flight_36_reg_0,
      flight_37_reg => flight_37_reg,
      flight_37_reg_0 => flight_37_reg_0,
      flight_38_reg => flight_38_reg,
      flight_38_reg_0 => flight_38_reg_0,
      flight_39_reg => flight_39_reg,
      flight_39_reg_0 => flight_39_reg_0,
      flight_40_reg => flight_40_reg,
      flight_40_reg_0 => flight_40_reg_0,
      flight_41_reg => flight_41_reg,
      flight_41_reg_0 => flight_41_reg_0,
      flight_42_reg => flight_42_reg,
      flight_42_reg_0 => flight_42_reg_0,
      flight_43_reg => flight_43_reg,
      flight_43_reg_0 => flight_43_reg_0,
      flight_44_reg => flight_44_reg,
      flight_44_reg_0 => flight_44_reg_0,
      flight_45_reg => flight_45_reg,
      flight_45_reg_0 => flight_45_reg_0,
      flight_46_reg => flight_46_reg,
      flight_46_reg_0 => flight_46_reg_0,
      flight_47_reg => flight_47_reg,
      flight_47_reg_0 => flight_47_reg_0,
      flight_48_reg => flight_48_reg,
      flight_48_reg_0 => flight_48_reg_0,
      flight_49_reg => flight_49_reg,
      flight_49_reg_0 => flight_49_reg_0,
      flight_50_reg => flight_50_reg,
      flight_50_reg_0 => flight_50_reg_0,
      flight_51_reg => flight_51_reg,
      flight_51_reg_0 => flight_51_reg_0,
      flight_52_reg => flight_52_reg,
      flight_52_reg_0 => flight_52_reg_0,
      flight_53_reg => flight_53_reg,
      flight_53_reg_0 => flight_53_reg_0,
      flight_54_reg => flight_54_reg,
      flight_54_reg_0 => flight_54_reg_0,
      flight_55_reg => flight_55_reg,
      flight_55_reg_0 => flight_55_reg_0,
      flight_56_reg => flight_56_reg,
      flight_56_reg_0 => flight_56_reg_0,
      flight_57_reg => flight_57_reg,
      flight_57_reg_0 => flight_57_reg_0,
      flight_58_reg => flight_58_reg,
      flight_58_reg_0 => flight_58_reg_0,
      flight_59_reg => flight_59_reg,
      flight_59_reg_0 => flight_59_reg_0,
      flight_60_reg => flight_60_reg,
      flight_60_reg_0 => flight_60_reg_0,
      flight_61_reg => flight_61_reg,
      flight_61_reg_0 => flight_61_reg_0,
      flight_62_reg => flight_62_reg,
      flight_62_reg_0 => flight_62_reg_0,
      flight_63_reg => flight_63_reg,
      flight_63_reg_0 => flight_63_reg_0,
      flight_64_reg => flight_64_reg,
      flight_64_reg_0 => flight_64_reg_0,
      flight_65_reg => flight_65_reg,
      flight_65_reg_0 => flight_65_reg_0,
      flight_66_reg => flight_66_reg,
      flight_66_reg_0 => flight_66_reg_0,
      flight_67_reg => flight_67_reg,
      flight_67_reg_0 => flight_67_reg_0,
      flight_68_reg => flight_68_reg,
      flight_68_reg_0 => flight_68_reg_0,
      flight_69_reg => flight_69_reg,
      flight_69_reg_0 => flight_69_reg_0,
      flight_70_reg => flight_70_reg,
      flight_70_reg_0 => flight_70_reg_0,
      flight_71_reg => flight_71_reg,
      flight_71_reg_0 => flight_71_reg_0,
      flight_72_reg => flight_72_reg,
      flight_72_reg_0 => flight_72_reg_0,
      flight_73_reg => flight_73_reg,
      flight_73_reg_0 => flight_73_reg_0,
      flight_74_reg => flight_74_reg,
      flight_74_reg_0 => flight_74_reg_0,
      flight_75_reg => flight_75_reg,
      flight_75_reg_0 => flight_75_reg_0,
      flight_76_reg => flight_76_reg,
      flight_76_reg_0 => flight_76_reg_0,
      flight_77_reg => flight_77_reg,
      flight_77_reg_0 => flight_77_reg_0,
      flight_78_reg => flight_78_reg,
      flight_78_reg_0 => flight_78_reg_0,
      flight_79_reg => flight_79_reg,
      flight_79_reg_0 => flight_79_reg_0,
      flight_80_reg => flight_80_reg,
      flight_80_reg_0 => flight_80_reg_0,
      flight_81_reg => flight_81_reg,
      flight_81_reg_0 => flight_81_reg_0,
      flight_82_reg => flight_82_reg,
      flight_82_reg_0 => flight_82_reg_0,
      flight_83_reg => flight_83_reg,
      flight_83_reg_0 => flight_83_reg_0,
      flight_84_reg => flight_84_reg,
      flight_84_reg_0 => flight_84_reg_0,
      flight_85_reg => flight_85_reg,
      flight_85_reg_0 => flight_85_reg_0,
      flight_86_reg => flight_86_reg,
      flight_86_reg_0 => flight_86_reg_0,
      flight_87_reg => flight_87_reg,
      flight_87_reg_0 => flight_87_reg_0,
      flight_88_reg => flight_88_reg,
      flight_88_reg_0 => flight_88_reg_0,
      flight_89_reg => flight_89_reg,
      flight_89_reg_0 => flight_89_reg_0,
      flight_90_reg => flight_90_reg,
      flight_90_reg_0 => flight_90_reg_0,
      flight_91_reg => flight_91_reg,
      flight_91_reg_0 => flight_91_reg_0,
      flight_92_reg => flight_92_reg,
      flight_92_reg_0 => flight_92_reg_0,
      flight_93_reg => flight_93_reg,
      flight_93_reg_0 => flight_93_reg_0,
      flight_94_reg => flight_94_reg,
      flight_94_reg_0 => flight_94_reg_0,
      flight_95_reg => flight_95_reg,
      flight_95_reg_0 => flight_95_reg_0,
      flight_96_reg => flight_96_reg,
      flight_96_reg_0 => flight_96_reg_0,
      flight_97_reg => flight_97_reg,
      flight_97_reg_0 => flight_97_reg_0,
      flight_98_reg => flight_98_reg,
      flight_98_reg_0 => flight_98_reg_0,
      flight_99_reg => flight_99_reg,
      flight_99_reg_0 => flight_99_reg_0,
      full_0 => full_0,
      idle_reg => a_n_20,
      maybe_full_reg_0 => maybe_full_reg,
      muxStateEarly_0 => muxStateEarly_0,
      muxStateEarly_1 => muxStateEarly_1,
      \ram_opcode_reg[0]_0\ => a_n_23,
      \ram_opcode_reg[2]\(0) => \^xbar_auto_in_d_bits_opcode\(0),
      \ram_opcode_reg[2]_0\ => \^beatsleft_reg[0]_0\,
      \ram_opcode_reg[2]_1\(1 downto 0) => a_io_deq_bits_opcode(2 downto 1),
      \ram_param_reg[1]_0\(1 downto 0) => \ram_param_reg[1]\(1 downto 0),
      \ram_size_reg[2]_0\ => a_n_22,
      \ram_size_reg[2]_1\ => a_n_10,
      \ram_source_reg[0]\ => \ram_source_reg[0]\,
      \ram_source_reg[0]_0\ => \ram_source_reg[0]_0\,
      \ram_source_reg[0]_1\ => \ram_source_reg[0]_1\,
      \ram_source_reg[3]_0\(2 downto 0) => a_io_deq_bits_source(3 downto 1),
      \ram_source_reg[5]\ => \ram_source_reg[5]\,
      \ram_source_reg[6]\(0) => \ram_source_reg[6]\(0),
      \readys_mask_reg[0]\ => \readys_mask_reg[0]\,
      \readys_mask_reg[1]\ => \readys_mask_reg[1]\,
      resetn => resetn,
      resetn_0 => resetn_0,
      \saved_param_reg[1]\(1 downto 0) => Q(1 downto 0),
      \saved_param_reg[1]_0\(1 downto 0) => \saved_param_reg[1]\(1 downto 0),
      \saved_size_reg[2]\ => \^err_auto_in_d_bits_size\(2),
      \saved_size_reg[2]_0\(2 downto 0) => \saved_size_reg[2]_0\(2 downto 0),
      \saved_source_reg[0]\ => xbar_auto_in_d_bits_source(0),
      \saved_source_reg[1]\ => xbar_auto_in_d_bits_source(1),
      \saved_source_reg[2]\ => xbar_auto_in_d_bits_source(2),
      \saved_source_reg[3]\(2 downto 0) => \saved_source_reg[3]\(2 downto 0),
      state_0 => state_0,
      state_1 => state_1,
      state_1_reg => \^state_1_reg_0\,
      state_1_reg_0(0) => state_1_reg_1(0),
      xbar_auto_in_d_bits_opcode(0) => \^xbar_auto_in_d_bits_opcode\(1),
      xbar_auto_out_0_d_bits_size(1 downto 0) => xbar_auto_out_0_d_bits_size(1 downto 0)
    );
\c_last_counter[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \c_last_counter_reg__0\(3),
      I1 => \c_last_counter_reg__0\(2),
      I2 => \c_last_counter_reg__0\(0),
      I3 => \c_last_counter_reg__0\(1),
      O => \c_last_counter[0]_i_2_n_0\
    );
\c_last_counter[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \c_last_counter_reg__0\(1),
      I1 => \c_last_counter_reg__0\(0),
      O => \c_last_counter[3]_i_4_n_0\
    );
\c_last_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_c_last_T\,
      D => p_0_in(0),
      Q => \c_last_counter_reg__0\(0),
      R => resetn_0
    );
\c_last_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_c_last_T\,
      D => p_0_in(1),
      Q => \c_last_counter_reg__0\(1),
      R => resetn_0
    );
\c_last_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_c_last_T\,
      D => p_0_in(2),
      Q => \c_last_counter_reg__0\(2),
      R => resetn_0
    );
\c_last_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_c_last_T\,
      D => p_0_in(3),
      Q => \c_last_counter_reg__0\(3),
      R => resetn_0
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_3_in,
      D => a_n_9,
      Q => counter_reg(0),
      R => resetn_0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_3_in,
      D => \p_0_in__0\(1),
      Q => counter_reg(1),
      R => resetn_0
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_3_in,
      D => \p_0_in__0\(2),
      Q => counter_reg(2),
      R => resetn_0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_3_in,
      D => \p_0_in__0\(3),
      Q => counter_reg(3),
      R => resetn_0
    );
idle_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => idle0,
      Q => idle,
      R => '0'
    );
state_0_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => muxStateEarly_0,
      Q => state_0,
      R => resetn_0
    );
state_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => err_auto_in_d_bits_denied,
      Q => state_1,
      R => resetn_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_TLHintHandler is
  port (
    saved_size : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \saved_size_reg[1]\ : out STD_LOGIC;
    saved_source : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \_GEN_00\ : out STD_LOGIC;
    \a_repeater_io_repeat_counter_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_reg : out STD_LOGIC;
    \beatsLeft_reg[1]\ : out STD_LOGIC;
    \stalls_id_5_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    fixer_1_auto_in_a_bits_address : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \a_first_counter_reg[1]\ : out STD_LOGIC;
    flight_64_reg : out STD_LOGIC;
    \a_first_counter_reg[2]\ : out STD_LOGIC;
    flight_48_reg : out STD_LOGIC;
    flight_112_reg : out STD_LOGIC;
    \saved_opcode_reg[2]\ : out STD_LOGIC;
    flight_16_reg : out STD_LOGIC;
    flight_80_reg : out STD_LOGIC;
    flight_32_reg : out STD_LOGIC;
    flight_96_reg : out STD_LOGIC;
    \a_first_counter_reg[2]_0\ : out STD_LOGIC;
    flight_113_reg : out STD_LOGIC;
    flight_114_reg : out STD_LOGIC;
    flight_115_reg : out STD_LOGIC;
    flight_116_reg : out STD_LOGIC;
    flight_117_reg : out STD_LOGIC;
    flight_118_reg : out STD_LOGIC;
    flight_119_reg : out STD_LOGIC;
    flight_120_reg : out STD_LOGIC;
    flight_121_reg : out STD_LOGIC;
    flight_122_reg : out STD_LOGIC;
    flight_123_reg : out STD_LOGIC;
    flight_124_reg : out STD_LOGIC;
    flight_125_reg : out STD_LOGIC;
    flight_126_reg : out STD_LOGIC;
    flight_127_reg : out STD_LOGIC;
    flight_112_reg_0 : out STD_LOGIC;
    flight_17_reg : out STD_LOGIC;
    flight_18_reg : out STD_LOGIC;
    flight_19_reg : out STD_LOGIC;
    flight_20_reg : out STD_LOGIC;
    flight_21_reg : out STD_LOGIC;
    flight_22_reg : out STD_LOGIC;
    flight_23_reg : out STD_LOGIC;
    flight_24_reg : out STD_LOGIC;
    flight_25_reg : out STD_LOGIC;
    flight_26_reg : out STD_LOGIC;
    flight_27_reg : out STD_LOGIC;
    flight_28_reg : out STD_LOGIC;
    flight_29_reg : out STD_LOGIC;
    flight_30_reg : out STD_LOGIC;
    flight_31_reg : out STD_LOGIC;
    flight_16_reg_0 : out STD_LOGIC;
    flight_33_reg : out STD_LOGIC;
    flight_34_reg : out STD_LOGIC;
    flight_35_reg : out STD_LOGIC;
    flight_36_reg : out STD_LOGIC;
    flight_37_reg : out STD_LOGIC;
    flight_38_reg : out STD_LOGIC;
    flight_39_reg : out STD_LOGIC;
    flight_40_reg : out STD_LOGIC;
    flight_41_reg : out STD_LOGIC;
    flight_42_reg : out STD_LOGIC;
    flight_43_reg : out STD_LOGIC;
    flight_44_reg : out STD_LOGIC;
    flight_45_reg : out STD_LOGIC;
    flight_46_reg : out STD_LOGIC;
    flight_47_reg : out STD_LOGIC;
    flight_32_reg_0 : out STD_LOGIC;
    flight_49_reg : out STD_LOGIC;
    flight_50_reg : out STD_LOGIC;
    flight_51_reg : out STD_LOGIC;
    flight_52_reg : out STD_LOGIC;
    flight_53_reg : out STD_LOGIC;
    flight_54_reg : out STD_LOGIC;
    flight_55_reg : out STD_LOGIC;
    flight_56_reg : out STD_LOGIC;
    flight_57_reg : out STD_LOGIC;
    flight_58_reg : out STD_LOGIC;
    flight_59_reg : out STD_LOGIC;
    flight_60_reg : out STD_LOGIC;
    flight_61_reg : out STD_LOGIC;
    flight_62_reg : out STD_LOGIC;
    flight_63_reg : out STD_LOGIC;
    flight_48_reg_0 : out STD_LOGIC;
    flight_65_reg : out STD_LOGIC;
    flight_66_reg : out STD_LOGIC;
    flight_67_reg : out STD_LOGIC;
    flight_68_reg : out STD_LOGIC;
    flight_69_reg : out STD_LOGIC;
    flight_70_reg : out STD_LOGIC;
    flight_71_reg : out STD_LOGIC;
    flight_72_reg : out STD_LOGIC;
    flight_73_reg : out STD_LOGIC;
    flight_74_reg : out STD_LOGIC;
    flight_75_reg : out STD_LOGIC;
    flight_76_reg : out STD_LOGIC;
    flight_77_reg : out STD_LOGIC;
    flight_78_reg : out STD_LOGIC;
    flight_79_reg : out STD_LOGIC;
    flight_64_reg_0 : out STD_LOGIC;
    flight_81_reg : out STD_LOGIC;
    flight_82_reg : out STD_LOGIC;
    flight_83_reg : out STD_LOGIC;
    flight_84_reg : out STD_LOGIC;
    flight_85_reg : out STD_LOGIC;
    flight_86_reg : out STD_LOGIC;
    flight_87_reg : out STD_LOGIC;
    flight_88_reg : out STD_LOGIC;
    flight_89_reg : out STD_LOGIC;
    flight_90_reg : out STD_LOGIC;
    flight_91_reg : out STD_LOGIC;
    flight_92_reg : out STD_LOGIC;
    flight_93_reg : out STD_LOGIC;
    flight_94_reg : out STD_LOGIC;
    flight_95_reg : out STD_LOGIC;
    flight_80_reg_0 : out STD_LOGIC;
    flight_97_reg : out STD_LOGIC;
    flight_98_reg : out STD_LOGIC;
    flight_99_reg : out STD_LOGIC;
    flight_100_reg : out STD_LOGIC;
    flight_101_reg : out STD_LOGIC;
    flight_102_reg : out STD_LOGIC;
    flight_103_reg : out STD_LOGIC;
    flight_104_reg : out STD_LOGIC;
    flight_105_reg : out STD_LOGIC;
    flight_106_reg : out STD_LOGIC;
    flight_107_reg : out STD_LOGIC;
    flight_108_reg : out STD_LOGIC;
    flight_109_reg : out STD_LOGIC;
    flight_110_reg : out STD_LOGIC;
    flight_111_reg : out STD_LOGIC;
    flight_96_reg_0 : out STD_LOGIC;
    \cam_a_0_bits_source_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cam_a_0_bits_address_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \a_repeater_io_repeat_counter_reg[0]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cdc_reg_reg[11]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \cdc_reg_reg[10]\ : in STD_LOGIC;
    \cdc_reg_reg[9]\ : in STD_LOGIC;
    bypass_reg_rep : in STD_LOGIC;
    mbypass_auto_in_1_a_bits_source : in STD_LOGIC_VECTOR ( 5 downto 0 );
    resetn_0 : in STD_LOGIC;
    \a_repeater_io_repeat_counter_reg[0]_1\ : in STD_LOGIC;
    \cdc_reg_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_size_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cdc_reg_reg[10]_0\ : in STD_LOGIC;
    \cdc_reg_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    full_reg_0 : in STD_LOGIC;
    full_reg_1 : in STD_LOGIC;
    full_reg_2 : in STD_LOGIC;
    full_reg_3 : in STD_LOGIC;
    fixer_1_auto_in_a_bits_source : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cdc_reg_reg[15]\ : in STD_LOGIC;
    \stalls_id_6_reg[1]\ : in STD_LOGIC;
    flight_113_reg_0 : in STD_LOGIC;
    flight_114_reg_0 : in STD_LOGIC;
    flight_115_reg_0 : in STD_LOGIC;
    flight_116_reg_0 : in STD_LOGIC;
    flight_117_reg_0 : in STD_LOGIC;
    flight_118_reg_0 : in STD_LOGIC;
    flight_119_reg_0 : in STD_LOGIC;
    flight_120_reg_0 : in STD_LOGIC;
    flight_121_reg_0 : in STD_LOGIC;
    flight_122_reg_0 : in STD_LOGIC;
    flight_123_reg_0 : in STD_LOGIC;
    flight_124_reg_0 : in STD_LOGIC;
    flight_125_reg_0 : in STD_LOGIC;
    flight_126_reg_0 : in STD_LOGIC;
    flight_127_reg_0 : in STD_LOGIC;
    flight_112_reg_1 : in STD_LOGIC;
    flight_17_reg_0 : in STD_LOGIC;
    flight_18_reg_0 : in STD_LOGIC;
    flight_19_reg_0 : in STD_LOGIC;
    flight_20_reg_0 : in STD_LOGIC;
    flight_21_reg_0 : in STD_LOGIC;
    flight_22_reg_0 : in STD_LOGIC;
    flight_23_reg_0 : in STD_LOGIC;
    flight_24_reg_0 : in STD_LOGIC;
    flight_25_reg_0 : in STD_LOGIC;
    flight_26_reg_0 : in STD_LOGIC;
    flight_27_reg_0 : in STD_LOGIC;
    flight_28_reg_0 : in STD_LOGIC;
    flight_29_reg_0 : in STD_LOGIC;
    flight_30_reg_0 : in STD_LOGIC;
    flight_31_reg_0 : in STD_LOGIC;
    flight_16_reg_1 : in STD_LOGIC;
    flight_33_reg_0 : in STD_LOGIC;
    flight_34_reg_0 : in STD_LOGIC;
    flight_35_reg_0 : in STD_LOGIC;
    flight_36_reg_0 : in STD_LOGIC;
    flight_37_reg_0 : in STD_LOGIC;
    flight_38_reg_0 : in STD_LOGIC;
    flight_39_reg_0 : in STD_LOGIC;
    flight_40_reg_0 : in STD_LOGIC;
    flight_41_reg_0 : in STD_LOGIC;
    flight_42_reg_0 : in STD_LOGIC;
    flight_43_reg_0 : in STD_LOGIC;
    flight_44_reg_0 : in STD_LOGIC;
    flight_45_reg_0 : in STD_LOGIC;
    flight_46_reg_0 : in STD_LOGIC;
    flight_47_reg_0 : in STD_LOGIC;
    flight_32_reg_1 : in STD_LOGIC;
    flight_49_reg_0 : in STD_LOGIC;
    flight_50_reg_0 : in STD_LOGIC;
    flight_51_reg_0 : in STD_LOGIC;
    flight_52_reg_0 : in STD_LOGIC;
    flight_53_reg_0 : in STD_LOGIC;
    flight_54_reg_0 : in STD_LOGIC;
    flight_55_reg_0 : in STD_LOGIC;
    flight_56_reg_0 : in STD_LOGIC;
    flight_57_reg_0 : in STD_LOGIC;
    flight_58_reg_0 : in STD_LOGIC;
    flight_59_reg_0 : in STD_LOGIC;
    flight_60_reg_0 : in STD_LOGIC;
    flight_61_reg_0 : in STD_LOGIC;
    flight_62_reg_0 : in STD_LOGIC;
    flight_63_reg_0 : in STD_LOGIC;
    flight_48_reg_1 : in STD_LOGIC;
    flight_65_reg_0 : in STD_LOGIC;
    flight_66_reg_0 : in STD_LOGIC;
    flight_67_reg_0 : in STD_LOGIC;
    flight_68_reg_0 : in STD_LOGIC;
    flight_69_reg_0 : in STD_LOGIC;
    flight_70_reg_0 : in STD_LOGIC;
    flight_71_reg_0 : in STD_LOGIC;
    flight_72_reg_0 : in STD_LOGIC;
    flight_73_reg_0 : in STD_LOGIC;
    flight_74_reg_0 : in STD_LOGIC;
    flight_75_reg_0 : in STD_LOGIC;
    flight_76_reg_0 : in STD_LOGIC;
    flight_77_reg_0 : in STD_LOGIC;
    flight_78_reg_0 : in STD_LOGIC;
    flight_79_reg_0 : in STD_LOGIC;
    flight_64_reg_1 : in STD_LOGIC;
    flight_81_reg_0 : in STD_LOGIC;
    flight_82_reg_0 : in STD_LOGIC;
    flight_83_reg_0 : in STD_LOGIC;
    flight_84_reg_0 : in STD_LOGIC;
    flight_85_reg_0 : in STD_LOGIC;
    flight_86_reg_0 : in STD_LOGIC;
    flight_87_reg_0 : in STD_LOGIC;
    flight_88_reg_0 : in STD_LOGIC;
    flight_89_reg_0 : in STD_LOGIC;
    flight_90_reg_0 : in STD_LOGIC;
    flight_91_reg_0 : in STD_LOGIC;
    flight_92_reg_0 : in STD_LOGIC;
    flight_93_reg_0 : in STD_LOGIC;
    flight_94_reg_0 : in STD_LOGIC;
    flight_95_reg_0 : in STD_LOGIC;
    flight_80_reg_1 : in STD_LOGIC;
    flight_97_reg_0 : in STD_LOGIC;
    flight_98_reg_0 : in STD_LOGIC;
    flight_99_reg_0 : in STD_LOGIC;
    flight_100_reg_0 : in STD_LOGIC;
    flight_101_reg_0 : in STD_LOGIC;
    flight_102_reg_0 : in STD_LOGIC;
    flight_103_reg_0 : in STD_LOGIC;
    flight_104_reg_0 : in STD_LOGIC;
    flight_105_reg_0 : in STD_LOGIC;
    flight_106_reg_0 : in STD_LOGIC;
    flight_107_reg_0 : in STD_LOGIC;
    flight_108_reg_0 : in STD_LOGIC;
    flight_109_reg_0 : in STD_LOGIC;
    flight_110_reg_0 : in STD_LOGIC;
    flight_111_reg_0 : in STD_LOGIC;
    flight_96_reg_1 : in STD_LOGIC;
    \saved_size_reg[2]_0\ : in STD_LOGIC;
    \_a_repeater_io_repeat_T\ : in STD_LOGIC;
    \saved_size_reg[1]_0\ : in STD_LOGIC;
    \cdc_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fixer_1_auto_in_a_ready : in STD_LOGIC;
    bypass_reg_rep_0 : in STD_LOGIC;
    bypass_reg_rep_1 : in STD_LOGIC;
    \cdc_reg_reg[29]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resetn : in STD_LOGIC;
    mbypass_auto_in_1_a_bits_address : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_TLHintHandler : entity is "FPGA_TLHintHandler";
end meisha_chiplink_master_0_1_FPGA_TLHintHandler;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_TLHintHandler is
  signal a_repeater_io_repeat_counter : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \a_repeater_io_repeat_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \a_repeater_io_repeat_counter[2]_i_2_n_0\ : STD_LOGIC;
  signal \^a_repeater_io_repeat_counter_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal a_repeater_n_138 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_repeater_io_repeat_counter[0]_i_2\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \a_repeater_io_repeat_counter[1]_i_1\ : label is "soft_lutpair598";
begin
  \a_repeater_io_repeat_counter_reg[1]_0\(0) <= \^a_repeater_io_repeat_counter_reg[1]_0\(0);
a_repeater: entity work.meisha_chiplink_master_0_1_FPGA_Repeater_1
     port map (
      S(0) => S(0),
      \_a_repeater_io_repeat_T\ => \_a_repeater_io_repeat_T\,
      \a_first_counter_reg[1]\ => \a_first_counter_reg[1]\,
      \a_first_counter_reg[2]\ => \a_first_counter_reg[2]\,
      \a_first_counter_reg[2]_0\ => \a_first_counter_reg[2]_0\,
      a_repeater_io_repeat_counter(1 downto 0) => a_repeater_io_repeat_counter(2 downto 1),
      \a_repeater_io_repeat_counter_reg[0]\ => \^a_repeater_io_repeat_counter_reg[1]_0\(0),
      \a_repeater_io_repeat_counter_reg[1]\ => \a_repeater_io_repeat_counter[2]_i_2_n_0\,
      \a_repeater_io_repeat_counter_reg[2]\ => a_repeater_n_138,
      \beatsLeft_reg[1]\ => \beatsLeft_reg[1]\,
      bypass_reg_rep => bypass_reg_rep,
      bypass_reg_rep_0 => bypass_reg_rep_0,
      bypass_reg_rep_1 => bypass_reg_rep_1,
      \cam_a_0_bits_address_reg[31]\(30 downto 0) => \cam_a_0_bits_address_reg[31]\(30 downto 0),
      \cam_a_0_bits_source_reg[3]\(2 downto 0) => \cam_a_0_bits_source_reg[3]\(2 downto 0),
      \cdc_reg_reg[10]\ => \cdc_reg_reg[10]\,
      \cdc_reg_reg[10]_0\ => \cdc_reg_reg[10]_0\,
      \cdc_reg_reg[11]\ => \cdc_reg_reg[11]\,
      \cdc_reg_reg[14]\(3 downto 0) => \cdc_reg_reg[14]\(3 downto 0),
      \cdc_reg_reg[15]\ => \cdc_reg_reg[15]\,
      \cdc_reg_reg[29]\(1 downto 0) => \cdc_reg_reg[29]\(1 downto 0),
      \cdc_reg_reg[5]\(0) => \cdc_reg_reg[5]\(0),
      \cdc_reg_reg[9]\ => \cdc_reg_reg[9]\,
      \cdc_reg_reg[9]_0\(0) => \cdc_reg_reg[9]_0\(0),
      clk => clk,
      fixer_1_auto_in_a_bits_address(1 downto 0) => fixer_1_auto_in_a_bits_address(1 downto 0),
      fixer_1_auto_in_a_bits_source(1 downto 0) => fixer_1_auto_in_a_bits_source(1 downto 0),
      fixer_1_auto_in_a_ready => fixer_1_auto_in_a_ready,
      flight_100_reg => flight_100_reg,
      flight_100_reg_0 => flight_100_reg_0,
      flight_101_reg => flight_101_reg,
      flight_101_reg_0 => flight_101_reg_0,
      flight_102_reg => flight_102_reg,
      flight_102_reg_0 => flight_102_reg_0,
      flight_103_reg => flight_103_reg,
      flight_103_reg_0 => flight_103_reg_0,
      flight_104_reg => flight_104_reg,
      flight_104_reg_0 => flight_104_reg_0,
      flight_105_reg => flight_105_reg,
      flight_105_reg_0 => flight_105_reg_0,
      flight_106_reg => flight_106_reg,
      flight_106_reg_0 => flight_106_reg_0,
      flight_107_reg => flight_107_reg,
      flight_107_reg_0 => flight_107_reg_0,
      flight_108_reg => flight_108_reg,
      flight_108_reg_0 => flight_108_reg_0,
      flight_109_reg => flight_109_reg,
      flight_109_reg_0 => flight_109_reg_0,
      flight_110_reg => flight_110_reg,
      flight_110_reg_0 => flight_110_reg_0,
      flight_111_reg => flight_111_reg,
      flight_111_reg_0 => flight_111_reg_0,
      flight_112_reg => flight_112_reg,
      flight_112_reg_0 => flight_112_reg_0,
      flight_112_reg_1 => flight_112_reg_1,
      flight_113_reg => flight_113_reg,
      flight_113_reg_0 => flight_113_reg_0,
      flight_114_reg => flight_114_reg,
      flight_114_reg_0 => flight_114_reg_0,
      flight_115_reg => flight_115_reg,
      flight_115_reg_0 => flight_115_reg_0,
      flight_116_reg => flight_116_reg,
      flight_116_reg_0 => flight_116_reg_0,
      flight_117_reg => flight_117_reg,
      flight_117_reg_0 => flight_117_reg_0,
      flight_118_reg => flight_118_reg,
      flight_118_reg_0 => flight_118_reg_0,
      flight_119_reg => flight_119_reg,
      flight_119_reg_0 => flight_119_reg_0,
      flight_120_reg => flight_120_reg,
      flight_120_reg_0 => flight_120_reg_0,
      flight_121_reg => flight_121_reg,
      flight_121_reg_0 => flight_121_reg_0,
      flight_122_reg => flight_122_reg,
      flight_122_reg_0 => flight_122_reg_0,
      flight_123_reg => flight_123_reg,
      flight_123_reg_0 => flight_123_reg_0,
      flight_124_reg => flight_124_reg,
      flight_124_reg_0 => flight_124_reg_0,
      flight_125_reg => flight_125_reg,
      flight_125_reg_0 => flight_125_reg_0,
      flight_126_reg => flight_126_reg,
      flight_126_reg_0 => flight_126_reg_0,
      flight_127_reg => flight_127_reg,
      flight_127_reg_0 => flight_127_reg_0,
      flight_16_reg => flight_16_reg,
      flight_16_reg_0 => flight_16_reg_0,
      flight_16_reg_1 => flight_16_reg_1,
      flight_17_reg => flight_17_reg,
      flight_17_reg_0 => flight_17_reg_0,
      flight_18_reg => flight_18_reg,
      flight_18_reg_0 => flight_18_reg_0,
      flight_19_reg => flight_19_reg,
      flight_19_reg_0 => flight_19_reg_0,
      flight_20_reg => flight_20_reg,
      flight_20_reg_0 => flight_20_reg_0,
      flight_21_reg => flight_21_reg,
      flight_21_reg_0 => flight_21_reg_0,
      flight_22_reg => flight_22_reg,
      flight_22_reg_0 => flight_22_reg_0,
      flight_23_reg => flight_23_reg,
      flight_23_reg_0 => flight_23_reg_0,
      flight_24_reg => flight_24_reg,
      flight_24_reg_0 => flight_24_reg_0,
      flight_25_reg => flight_25_reg,
      flight_25_reg_0 => flight_25_reg_0,
      flight_26_reg => flight_26_reg,
      flight_26_reg_0 => flight_26_reg_0,
      flight_27_reg => flight_27_reg,
      flight_27_reg_0 => flight_27_reg_0,
      flight_28_reg => flight_28_reg,
      flight_28_reg_0 => flight_28_reg_0,
      flight_29_reg => flight_29_reg,
      flight_29_reg_0 => flight_29_reg_0,
      flight_30_reg => flight_30_reg,
      flight_30_reg_0 => flight_30_reg_0,
      flight_31_reg => flight_31_reg,
      flight_31_reg_0 => flight_31_reg_0,
      flight_32_reg => flight_32_reg,
      flight_32_reg_0 => flight_32_reg_0,
      flight_32_reg_1 => flight_32_reg_1,
      flight_33_reg => flight_33_reg,
      flight_33_reg_0 => flight_33_reg_0,
      flight_34_reg => flight_34_reg,
      flight_34_reg_0 => flight_34_reg_0,
      flight_35_reg => flight_35_reg,
      flight_35_reg_0 => flight_35_reg_0,
      flight_36_reg => flight_36_reg,
      flight_36_reg_0 => flight_36_reg_0,
      flight_37_reg => flight_37_reg,
      flight_37_reg_0 => flight_37_reg_0,
      flight_38_reg => flight_38_reg,
      flight_38_reg_0 => flight_38_reg_0,
      flight_39_reg => flight_39_reg,
      flight_39_reg_0 => flight_39_reg_0,
      flight_40_reg => flight_40_reg,
      flight_40_reg_0 => flight_40_reg_0,
      flight_41_reg => flight_41_reg,
      flight_41_reg_0 => flight_41_reg_0,
      flight_42_reg => flight_42_reg,
      flight_42_reg_0 => flight_42_reg_0,
      flight_43_reg => flight_43_reg,
      flight_43_reg_0 => flight_43_reg_0,
      flight_44_reg => flight_44_reg,
      flight_44_reg_0 => flight_44_reg_0,
      flight_45_reg => flight_45_reg,
      flight_45_reg_0 => flight_45_reg_0,
      flight_46_reg => flight_46_reg,
      flight_46_reg_0 => flight_46_reg_0,
      flight_47_reg => flight_47_reg,
      flight_47_reg_0 => flight_47_reg_0,
      flight_48_reg => flight_48_reg,
      flight_48_reg_0 => flight_48_reg_0,
      flight_48_reg_1 => flight_48_reg_1,
      flight_49_reg => flight_49_reg,
      flight_49_reg_0 => flight_49_reg_0,
      flight_50_reg => flight_50_reg,
      flight_50_reg_0 => flight_50_reg_0,
      flight_51_reg => flight_51_reg,
      flight_51_reg_0 => flight_51_reg_0,
      flight_52_reg => flight_52_reg,
      flight_52_reg_0 => flight_52_reg_0,
      flight_53_reg => flight_53_reg,
      flight_53_reg_0 => flight_53_reg_0,
      flight_54_reg => flight_54_reg,
      flight_54_reg_0 => flight_54_reg_0,
      flight_55_reg => flight_55_reg,
      flight_55_reg_0 => flight_55_reg_0,
      flight_56_reg => flight_56_reg,
      flight_56_reg_0 => flight_56_reg_0,
      flight_57_reg => flight_57_reg,
      flight_57_reg_0 => flight_57_reg_0,
      flight_58_reg => flight_58_reg,
      flight_58_reg_0 => flight_58_reg_0,
      flight_59_reg => flight_59_reg,
      flight_59_reg_0 => flight_59_reg_0,
      flight_60_reg => flight_60_reg,
      flight_60_reg_0 => flight_60_reg_0,
      flight_61_reg => flight_61_reg,
      flight_61_reg_0 => flight_61_reg_0,
      flight_62_reg => flight_62_reg,
      flight_62_reg_0 => flight_62_reg_0,
      flight_63_reg => flight_63_reg,
      flight_63_reg_0 => flight_63_reg_0,
      flight_64_reg => flight_64_reg,
      flight_64_reg_0 => flight_64_reg_0,
      flight_64_reg_1 => flight_64_reg_1,
      flight_65_reg => flight_65_reg,
      flight_65_reg_0 => flight_65_reg_0,
      flight_66_reg => flight_66_reg,
      flight_66_reg_0 => flight_66_reg_0,
      flight_67_reg => flight_67_reg,
      flight_67_reg_0 => flight_67_reg_0,
      flight_68_reg => flight_68_reg,
      flight_68_reg_0 => flight_68_reg_0,
      flight_69_reg => flight_69_reg,
      flight_69_reg_0 => flight_69_reg_0,
      flight_70_reg => flight_70_reg,
      flight_70_reg_0 => flight_70_reg_0,
      flight_71_reg => flight_71_reg,
      flight_71_reg_0 => flight_71_reg_0,
      flight_72_reg => flight_72_reg,
      flight_72_reg_0 => flight_72_reg_0,
      flight_73_reg => flight_73_reg,
      flight_73_reg_0 => flight_73_reg_0,
      flight_74_reg => flight_74_reg,
      flight_74_reg_0 => flight_74_reg_0,
      flight_75_reg => flight_75_reg,
      flight_75_reg_0 => flight_75_reg_0,
      flight_76_reg => flight_76_reg,
      flight_76_reg_0 => flight_76_reg_0,
      flight_77_reg => flight_77_reg,
      flight_77_reg_0 => flight_77_reg_0,
      flight_78_reg => flight_78_reg,
      flight_78_reg_0 => flight_78_reg_0,
      flight_79_reg => flight_79_reg,
      flight_79_reg_0 => flight_79_reg_0,
      flight_80_reg => flight_80_reg,
      flight_80_reg_0 => flight_80_reg_0,
      flight_80_reg_1 => flight_80_reg_1,
      flight_81_reg => flight_81_reg,
      flight_81_reg_0 => flight_81_reg_0,
      flight_82_reg => flight_82_reg,
      flight_82_reg_0 => flight_82_reg_0,
      flight_83_reg => flight_83_reg,
      flight_83_reg_0 => flight_83_reg_0,
      flight_84_reg => flight_84_reg,
      flight_84_reg_0 => flight_84_reg_0,
      flight_85_reg => flight_85_reg,
      flight_85_reg_0 => flight_85_reg_0,
      flight_86_reg => flight_86_reg,
      flight_86_reg_0 => flight_86_reg_0,
      flight_87_reg => flight_87_reg,
      flight_87_reg_0 => flight_87_reg_0,
      flight_88_reg => flight_88_reg,
      flight_88_reg_0 => flight_88_reg_0,
      flight_89_reg => flight_89_reg,
      flight_89_reg_0 => flight_89_reg_0,
      flight_90_reg => flight_90_reg,
      flight_90_reg_0 => flight_90_reg_0,
      flight_91_reg => flight_91_reg,
      flight_91_reg_0 => flight_91_reg_0,
      flight_92_reg => flight_92_reg,
      flight_92_reg_0 => flight_92_reg_0,
      flight_93_reg => flight_93_reg,
      flight_93_reg_0 => flight_93_reg_0,
      flight_94_reg => flight_94_reg,
      flight_94_reg_0 => flight_94_reg_0,
      flight_95_reg => flight_95_reg,
      flight_95_reg_0 => flight_95_reg_0,
      flight_96_reg => flight_96_reg,
      flight_96_reg_0 => flight_96_reg_0,
      flight_96_reg_1 => flight_96_reg_1,
      flight_97_reg => flight_97_reg,
      flight_97_reg_0 => flight_97_reg_0,
      flight_98_reg => flight_98_reg,
      flight_98_reg_0 => flight_98_reg_0,
      flight_99_reg => flight_99_reg,
      flight_99_reg_0 => flight_99_reg_0,
      full_reg_0 => full_reg,
      full_reg_1 => full_reg_0,
      full_reg_2 => full_reg_1,
      full_reg_3 => full_reg_2,
      full_reg_4 => full_reg_3,
      mbypass_auto_in_1_a_bits_address(31 downto 0) => mbypass_auto_in_1_a_bits_address(31 downto 0),
      mbypass_auto_in_1_a_bits_source(5 downto 0) => mbypass_auto_in_1_a_bits_source(5 downto 0),
      resetn => resetn,
      \saved_address_reg[0]_0\ => \_GEN_00\,
      \saved_opcode_reg[2]\ => \saved_opcode_reg[2]\,
      saved_size(1 downto 0) => saved_size(1 downto 0),
      \saved_size_reg[1]_0\ => \saved_size_reg[1]\,
      \saved_size_reg[1]_1\ => \saved_size_reg[1]_0\,
      \saved_size_reg[2]_0\(0) => \saved_size_reg[2]\(0),
      saved_source(5 downto 0) => saved_source(5 downto 0),
      \stalls_id_5_reg[0]\(0) => \stalls_id_5_reg[0]\(0),
      \stalls_id_6_reg[1]\ => \stalls_id_6_reg[1]\
    );
\a_repeater_io_repeat_counter[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => a_repeater_io_repeat_counter(2),
      I1 => \^a_repeater_io_repeat_counter_reg[1]_0\(0),
      I2 => a_repeater_io_repeat_counter(1),
      O => \a_repeater_io_repeat_counter_reg[0]_0\
    );
\a_repeater_io_repeat_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF0E00"
    )
        port map (
      I0 => \saved_size_reg[2]_0\,
      I1 => a_repeater_io_repeat_counter(2),
      I2 => \^a_repeater_io_repeat_counter_reg[1]_0\(0),
      I3 => \_a_repeater_io_repeat_T\,
      I4 => a_repeater_io_repeat_counter(1),
      O => \a_repeater_io_repeat_counter[1]_i_1_n_0\
    );
\a_repeater_io_repeat_counter[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a_repeater_io_repeat_counter(1),
      I1 => \^a_repeater_io_repeat_counter_reg[1]_0\(0),
      O => \a_repeater_io_repeat_counter[2]_i_2_n_0\
    );
\a_repeater_io_repeat_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \a_repeater_io_repeat_counter_reg[0]_1\,
      Q => \^a_repeater_io_repeat_counter_reg[1]_0\(0),
      R => resetn_0
    );
\a_repeater_io_repeat_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \a_repeater_io_repeat_counter[1]_i_1_n_0\,
      Q => a_repeater_io_repeat_counter(1),
      R => resetn_0
    );
\a_repeater_io_repeat_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => a_repeater_n_138,
      Q => a_repeater_io_repeat_counter(2),
      R => resetn_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_TLToAXI4 is
  port (
    ram_wen : out STD_LOGIC;
    doneAW : out STD_LOGIC;
    count_23 : out STD_LOGIC;
    count_22 : out STD_LOGIC;
    count_21 : out STD_LOGIC;
    count_20 : out STD_LOGIC;
    count_19 : out STD_LOGIC;
    count_18 : out STD_LOGIC;
    count_17 : out STD_LOGIC;
    count_16 : out STD_LOGIC;
    count_15 : out STD_LOGIC;
    count_14 : out STD_LOGIC;
    count_13 : out STD_LOGIC;
    count_12 : out STD_LOGIC;
    count_11 : out STD_LOGIC;
    count_10 : out STD_LOGIC;
    count_9 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maybe_full : out STD_LOGIC;
    \ram_tl_state_source_reg[1]\ : out STD_LOGIC;
    write_6 : out STD_LOGIC;
    write_5 : out STD_LOGIC;
    write_4 : out STD_LOGIC;
    write_3 : out STD_LOGIC;
    write_2 : out STD_LOGIC;
    write_1 : out STD_LOGIC;
    write : out STD_LOGIC;
    count_9_reg_0 : out STD_LOGIC;
    \enq_ptr_value_reg[4]\ : out STD_LOGIC;
    \enq_ptr_value_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_value_reg[0]\ : out STD_LOGIC;
    maybe_full_reg : out STD_LOGIC;
    \enq_ptr_value_reg[0]_0\ : out STD_LOGIC;
    maybe_full_reg_0 : out STD_LOGIC;
    count_9_reg_1 : out STD_LOGIC;
    do_enq : out STD_LOGIC;
    maybe_full_reg_1 : out STD_LOGIC;
    maybe_full_reg_2 : out STD_LOGIC;
    maybe_full_reg_3 : out STD_LOGIC;
    maybe_full_reg_4 : out STD_LOGIC;
    maybe_full_reg_5 : out STD_LOGIC;
    maybe_full_reg_6 : out STD_LOGIC;
    maybe_full_reg_7 : out STD_LOGIC;
    \io_axi4_0_awid[3]\ : out STD_LOGIC;
    \io_axi4_0_awid[2]\ : out STD_LOGIC;
    maybe_full_reg_8 : out STD_LOGIC;
    maybe_full_reg_9 : out STD_LOGIC;
    maybe_full_reg_10 : out STD_LOGIC;
    maybe_full_reg_11 : out STD_LOGIC;
    maybe_full_reg_12 : out STD_LOGIC;
    maybe_full_reg_13 : out STD_LOGIC;
    maybe_full_reg_14 : out STD_LOGIC;
    maybe_full_reg_15 : out STD_LOGIC;
    maybe_full_reg_16 : out STD_LOGIC;
    \count_1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_1_reg[1]_0\ : out STD_LOGIC;
    \count_2_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_2_reg[1]_1\ : out STD_LOGIC;
    \count_3_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_3_reg[1]_1\ : out STD_LOGIC;
    \count_4_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_4_reg[1]_0\ : out STD_LOGIC;
    \count_5_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_5_reg[1]_0\ : out STD_LOGIC;
    \count_6_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_6_reg[1]_0\ : out STD_LOGIC;
    \count_7_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_7_reg[1]_0\ : out STD_LOGIC;
    io_axi4_0_bready : out STD_LOGIC;
    queue_arw_deq_io_deq_bits_wen : out STD_LOGIC;
    count_8_reg_0 : out STD_LOGIC;
    \count_1_reg[0]_0\ : out STD_LOGIC;
    xbar_auto_out_0_d_bits_opcode : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_2_reg[0]_0\ : out STD_LOGIC;
    \count_3_reg[0]_0\ : out STD_LOGIC;
    \count_4_reg[0]_0\ : out STD_LOGIC;
    \count_5_reg[0]_0\ : out STD_LOGIC;
    \count_6_reg[0]_0\ : out STD_LOGIC;
    \count_7_reg[0]_0\ : out STD_LOGIC;
    xbar_auto_out_0_d_valid : out STD_LOGIC;
    io_axi4_0_rready : out STD_LOGIC;
    io_axi4_0_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    io_axi4_0_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    io_axi4_0_araddr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \io_axi4_0_awaddr[29]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    io_axi4_0_wlast : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_arlen : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_reg[2]_0\ : out STD_LOGIC;
    \counter_reg[2]_1\ : out STD_LOGIC;
    \beatsLeft_reg[0]\ : out STD_LOGIC;
    \ram_id_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    io_enq_bits_tl_state_source : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \io_axi4_0_awid[1]\ : out STD_LOGIC;
    \counter_reg[2]_2\ : out STD_LOGIC;
    \counter_reg[2]_3\ : out STD_LOGIC;
    a_first : out STD_LOGIC;
    \counter_reg[2]_4\ : out STD_LOGIC;
    \counter_reg[2]_5\ : out STD_LOGIC;
    \counter_reg[2]_6\ : out STD_LOGIC;
    \counter_reg[2]_7\ : out STD_LOGIC;
    xbar_auto_out_0_d_bits_denied : out STD_LOGIC;
    io_axi4_0_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cam_a_0_bits_source_reg[0]\ : out STD_LOGIC;
    count_9_reg_2 : out STD_LOGIC;
    count_9_reg_3 : out STD_LOGIC;
    \ram_extra_id_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_extra_id_reg[0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \deq_ptr_value_reg[0]\ : out STD_LOGIC;
    \deq_ptr_value_reg[0]_0\ : out STD_LOGIC;
    maybe_full_reg_17 : out STD_LOGIC;
    maybe_full_reg_18 : out STD_LOGIC;
    \ram_id_reg[0]\ : out STD_LOGIC;
    \ram_extra_id_reg[0]_17\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_tl_state_source_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    a_isPut : in STD_LOGIC;
    resetn_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    count_23015_out : in STD_LOGIC;
    count_22014_out : in STD_LOGIC;
    count_21013_out : in STD_LOGIC;
    count_20012_out : in STD_LOGIC;
    count_19011_out : in STD_LOGIC;
    count_18010_out : in STD_LOGIC;
    count_1709_out : in STD_LOGIC;
    count_1608_out : in STD_LOGIC;
    count_1507_out : in STD_LOGIC;
    count_1406_out : in STD_LOGIC;
    count_1305_out : in STD_LOGIC;
    count_1204_out : in STD_LOGIC;
    count_1103_out : in STD_LOGIC;
    count_1002_out : in STD_LOGIC;
    count_901_out : in STD_LOGIC;
    xbar_auto_in_a_bits_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    maybe_full_reg_19 : in STD_LOGIC;
    maybe_full_reg_20 : in STD_LOGIC;
    write_6_reg_0 : in STD_LOGIC;
    write_5_reg_0 : in STD_LOGIC;
    write_4_reg_0 : in STD_LOGIC;
    write_3_reg_0 : in STD_LOGIC;
    write_2_reg_0 : in STD_LOGIC;
    write_1_reg_0 : in STD_LOGIC;
    write_reg_0 : in STD_LOGIC;
    \enq_ptr_value_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    QueueCompatibility_5_io_enq_ready : in STD_LOGIC;
    QueueCompatibility_21_io_enq_ready : in STD_LOGIC;
    \enq_ptr_value_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_id_reg[0]_0\ : in STD_LOGIC;
    maybe_full_reg_21 : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_id_reg[0]_1\ : in STD_LOGIC;
    maybe_full_reg_22 : in STD_LOGIC;
    maybe_full_reg_23 : in STD_LOGIC;
    maybe_full_reg_24 : in STD_LOGIC;
    maybe_full_reg_25 : in STD_LOGIC;
    maybe_full_reg_26 : in STD_LOGIC;
    maybe_full_0 : in STD_LOGIC;
    io_axi4_0_arready : in STD_LOGIC;
    axi4index_1_auto_in_arvalid : in STD_LOGIC;
    maybe_full_reg_27 : in STD_LOGIC;
    maybe_full_reg_28 : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    maybe_full_reg_29 : in STD_LOGIC;
    maybe_full_reg_30 : in STD_LOGIC;
    \ram_id_reg[0]_2\ : in STD_LOGIC;
    maybe_full_reg_31 : in STD_LOGIC;
    maybe_full_reg_32 : in STD_LOGIC;
    maybe_full_reg_33 : in STD_LOGIC;
    maybe_full_reg_34 : in STD_LOGIC;
    maybe_full_reg_35 : in STD_LOGIC;
    maybe_full_reg_36 : in STD_LOGIC;
    io_axi4_0_awready : in STD_LOGIC;
    axi4index_1_auto_in_awvalid : in STD_LOGIC;
    maybe_full_reg_37 : in STD_LOGIC;
    maybe_full_reg_38 : in STD_LOGIC;
    \cam_a_0_bits_source_reg[6]\ : in STD_LOGIC;
    \cam_a_0_bits_source_reg[6]_0\ : in STD_LOGIC;
    \cam_a_0_bits_source_reg[6]_1\ : in STD_LOGIC;
    \cam_a_0_bits_source_reg[6]_2\ : in STD_LOGIC;
    \cam_a_0_bits_source_reg[6]_3\ : in STD_LOGIC;
    \cam_a_0_bits_source_reg[6]_4\ : in STD_LOGIC;
    \cam_a_0_bits_source_reg[6]_5\ : in STD_LOGIC;
    io_axi4_0_bvalid : in STD_LOGIC;
    xbar_auto_in_a_bits_opcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_axi4_0_wready : in STD_LOGIC;
    deq_io_enq_valid : in STD_LOGIC;
    queue_arw_deq_io_deq_ready : in STD_LOGIC;
    out_arw_valid : in STD_LOGIC;
    \cam_a_0_bits_source_reg[6]_6\ : in STD_LOGIC;
    \b_delay_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_axi4_0_rlast : in STD_LOGIC;
    \readys_mask_reg[1]\ : in STD_LOGIC;
    io_axi4_0_rvalid : in STD_LOGIC;
    resetn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \cam_a_0_bits_size_reg[1]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cam_a_0_bits_address_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \cam_a_0_bits_size_reg[2]\ : in STD_LOGIC;
    \cam_a_0_bits_source_reg[5]\ : in STD_LOGIC;
    \cam_a_0_bits_source_reg[4]\ : in STD_LOGIC;
    write_reg_1 : in STD_LOGIC;
    xbar_auto_in_a_bits_source : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \cam_a_0_bits_source_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_axi4_0_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bypass_reg_rep : in STD_LOGIC_VECTOR ( 0 to 0 );
    bypass_reg_rep_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_39 : in STD_LOGIC;
    maybe_full_reg_40 : in STD_LOGIC;
    \ram_id_reg[0]_3\ : in STD_LOGIC;
    \cam_a_0_bits_source_reg[4]_1\ : in STD_LOGIC;
    \cam_a_0_bits_source_reg[4]_2\ : in STD_LOGIC;
    fixer_1_auto_in_a_bits_source : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cam_a_0_bits_source_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    muxStateEarly_0 : in STD_LOGIC;
    muxStateEarly_1 : in STD_LOGIC;
    \r_4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_reg : in STD_LOGIC;
    saved_source : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_a_0_bits_size_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cam_a_0_bits_size_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_7_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_6_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_5_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_4_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_3_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_2_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_TLToAXI4 : entity is "FPGA_TLToAXI4";
end meisha_chiplink_master_0_1_FPGA_TLToAXI4;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_TLToAXI4 is
  signal \_GEN_261\ : STD_LOGIC;
  signal \_T_2\ : STD_LOGIC;
  signal a_last : STD_LOGIC;
  signal b_delay : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \b_delay[0]_i_1_n_0\ : STD_LOGIC;
  signal \b_delay[1]_i_1_n_0\ : STD_LOGIC;
  signal \b_delay[2]_i_1_n_0\ : STD_LOGIC;
  signal count_1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^count_10\ : STD_LOGIC;
  signal \^count_11\ : STD_LOGIC;
  signal \^count_12\ : STD_LOGIC;
  signal \^count_13\ : STD_LOGIC;
  signal \^count_14\ : STD_LOGIC;
  signal \^count_15\ : STD_LOGIC;
  signal \^count_16\ : STD_LOGIC;
  signal \^count_17\ : STD_LOGIC;
  signal \^count_18\ : STD_LOGIC;
  signal \^count_19\ : STD_LOGIC;
  signal \count_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_1[4]_i_2_n_0\ : STD_LOGIC;
  signal \^count_1_reg[1]_0\ : STD_LOGIC;
  signal \^count_1_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal count_2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^count_20\ : STD_LOGIC;
  signal \^count_21\ : STD_LOGIC;
  signal \^count_22\ : STD_LOGIC;
  signal \^count_23\ : STD_LOGIC;
  signal \count_2[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_2[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_2[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_2[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_2[4]_i_2_n_0\ : STD_LOGIC;
  signal \^count_2_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^count_2_reg[1]_1\ : STD_LOGIC;
  signal count_3 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \count_3[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_3[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_3[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_3[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_3[4]_i_2_n_0\ : STD_LOGIC;
  signal \^count_3_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^count_3_reg[1]_1\ : STD_LOGIC;
  signal count_4 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \count_4[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_4[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_4[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_4[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_4[4]_i_2_n_0\ : STD_LOGIC;
  signal \^count_4_reg[1]_0\ : STD_LOGIC;
  signal \^count_4_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal count_5 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \count_5[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_5[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_5[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_5[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_5[4]_i_2_n_0\ : STD_LOGIC;
  signal \^count_5_reg[1]_0\ : STD_LOGIC;
  signal \^count_5_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal count_6 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \count_6[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_6[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_6[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_6[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_6[4]_i_2_n_0\ : STD_LOGIC;
  signal \^count_6_reg[1]_0\ : STD_LOGIC;
  signal \^count_6_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal count_7 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \count_7[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_7[1]_i_5_n_0\ : STD_LOGIC;
  signal \count_7[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_7[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_7[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_7[4]_i_2_n_0\ : STD_LOGIC;
  signal \^count_7_reg[1]_0\ : STD_LOGIC;
  signal \^count_7_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal count_8 : STD_LOGIC;
  signal count_800_out : STD_LOGIC;
  signal \^count_8_reg_0\ : STD_LOGIC;
  signal \^count_9\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__0_n_0\ : STD_LOGIC;
  signal d_sel_shiftAmount : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^deq_ptr_value_reg[0]\ : STD_LOGIC;
  signal \^deq_ptr_value_reg[0]_0\ : STD_LOGIC;
  signal \^doneaw\ : STD_LOGIC;
  signal doneAW_i_1_n_0 : STD_LOGIC;
  signal \io_axi4_0_arid[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \^io_axi4_0_bready\ : STD_LOGIC;
  signal \maybe_full_i_2__0_n_0\ : STD_LOGIC;
  signal \maybe_full_i_2__1_n_0\ : STD_LOGIC;
  signal \maybe_full_i_2__2_n_0\ : STD_LOGIC;
  signal \maybe_full_i_2__3_n_0\ : STD_LOGIC;
  signal \maybe_full_i_2__4_n_0\ : STD_LOGIC;
  signal \maybe_full_i_2__5_n_0\ : STD_LOGIC;
  signal \maybe_full_i_2__6_n_0\ : STD_LOGIC;
  signal maybe_full_i_2_n_0 : STD_LOGIC;
  signal r_denied_r : STD_LOGIC;
  signal r_first : STD_LOGIC;
  signal r_first0 : STD_LOGIC;
  signal r_holds_d : STD_LOGIC;
  signal r_holds_d_i_1_n_0 : STD_LOGIC;
  signal \ram_id[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram_id[4]_i_2_n_0\ : STD_LOGIC;
  signal \^ram_id_reg[0]\ : STD_LOGIC;
  signal \^ram_id_reg[2]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ram_tl_state_source_reg[1]\ : STD_LOGIC;
  signal \^write_1\ : STD_LOGIC;
  signal \^write_2\ : STD_LOGIC;
  signal \^xbar_auto_out_0_d_bits_opcode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^xbar_auto_out_0_d_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \b_delay[0]_i_1\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \b_delay[1]_i_1\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \b_delay[2]_i_1\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \count_1[3]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \count_1[4]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \count_2[3]_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \count_2[4]_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \count_3[3]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \count_3[4]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \count_4[0]_i_3\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \count_4[3]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \count_4[4]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \count_5[3]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \count_5[4]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \count_6[3]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \count_6[4]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \count_7[0]_i_3\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \count_7[1]_i_6\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \count_7[1]_i_8\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \count_7[3]_i_1\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \count_7[4]_i_1\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \deq_ptr_value[0]_i_6\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of maybe_full_i_2 : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \maybe_full_i_2__0\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \maybe_full_i_2__1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \maybe_full_i_2__2\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \maybe_full_i_2__3\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \maybe_full_i_2__4\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \maybe_full_i_2__5\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \maybe_full_i_2__6\ : label is "soft_lutpair658";
begin
  count_10 <= \^count_10\;
  count_11 <= \^count_11\;
  count_12 <= \^count_12\;
  count_13 <= \^count_13\;
  count_14 <= \^count_14\;
  count_15 <= \^count_15\;
  count_16 <= \^count_16\;
  count_17 <= \^count_17\;
  count_18 <= \^count_18\;
  count_19 <= \^count_19\;
  \count_1_reg[1]_0\ <= \^count_1_reg[1]_0\;
  \count_1_reg[4]_0\(1 downto 0) <= \^count_1_reg[4]_0\(1 downto 0);
  count_20 <= \^count_20\;
  count_21 <= \^count_21\;
  count_22 <= \^count_22\;
  count_23 <= \^count_23\;
  \count_2_reg[1]_0\(0) <= \^count_2_reg[1]_0\(0);
  \count_2_reg[1]_1\ <= \^count_2_reg[1]_1\;
  \count_3_reg[1]_0\(0) <= \^count_3_reg[1]_0\(0);
  \count_3_reg[1]_1\ <= \^count_3_reg[1]_1\;
  \count_4_reg[1]_0\ <= \^count_4_reg[1]_0\;
  \count_4_reg[4]_0\(1 downto 0) <= \^count_4_reg[4]_0\(1 downto 0);
  \count_5_reg[1]_0\ <= \^count_5_reg[1]_0\;
  \count_5_reg[4]_0\(1 downto 0) <= \^count_5_reg[4]_0\(1 downto 0);
  \count_6_reg[1]_0\ <= \^count_6_reg[1]_0\;
  \count_6_reg[4]_0\(1 downto 0) <= \^count_6_reg[4]_0\(1 downto 0);
  \count_7_reg[1]_0\ <= \^count_7_reg[1]_0\;
  \count_7_reg[4]_0\(1 downto 0) <= \^count_7_reg[4]_0\(1 downto 0);
  count_8_reg_0 <= \^count_8_reg_0\;
  count_9 <= \^count_9\;
  \deq_ptr_value_reg[0]\ <= \^deq_ptr_value_reg[0]\;
  \deq_ptr_value_reg[0]_0\ <= \^deq_ptr_value_reg[0]_0\;
  doneAW <= \^doneaw\;
  io_axi4_0_bready <= \^io_axi4_0_bready\;
  \ram_id_reg[0]\ <= \^ram_id_reg[0]\;
  \ram_id_reg[2]\(1 downto 0) <= \^ram_id_reg[2]\(1 downto 0);
  \ram_tl_state_source_reg[1]\ <= \^ram_tl_state_source_reg[1]\;
  write_1 <= \^write_1\;
  write_2 <= \^write_2\;
  xbar_auto_out_0_d_bits_opcode(0) <= \^xbar_auto_out_0_d_bits_opcode\(0);
  xbar_auto_out_0_d_valid <= \^xbar_auto_out_0_d_valid\;
\b_delay[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^io_axi4_0_bready\,
      I1 => io_axi4_0_bvalid,
      I2 => b_delay(0),
      O => \b_delay[0]_i_1_n_0\
    );
\b_delay[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \^io_axi4_0_bready\,
      I1 => io_axi4_0_bvalid,
      I2 => b_delay(1),
      I3 => b_delay(0),
      O => \b_delay[1]_i_1_n_0\
    );
\b_delay[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404040"
    )
        port map (
      I0 => \^io_axi4_0_bready\,
      I1 => io_axi4_0_bvalid,
      I2 => b_delay(2),
      I3 => b_delay(1),
      I4 => b_delay(0),
      O => \b_delay[2]_i_1_n_0\
    );
\b_delay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \b_delay[0]_i_1_n_0\,
      Q => b_delay(0),
      R => '0'
    );
\b_delay_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \b_delay[1]_i_1_n_0\,
      Q => b_delay(1),
      R => '0'
    );
\b_delay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \b_delay[2]_i_1_n_0\,
      Q => b_delay(2),
      R => '0'
    );
cam_d_0_denied_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => io_axi4_0_bresp(0),
      I1 => io_axi4_0_bresp(1),
      I2 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I3 => \_GEN_261\,
      O => xbar_auto_out_0_d_bits_denied
    );
count_10_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_1002_out,
      Q => \^count_10\,
      R => resetn_0
    );
count_11_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_1103_out,
      Q => \^count_11\,
      R => resetn_0
    );
count_12_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_1204_out,
      Q => \^count_12\,
      R => resetn_0
    );
count_13_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_1305_out,
      Q => \^count_13\,
      R => resetn_0
    );
count_14_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_1406_out,
      Q => \^count_14\,
      R => resetn_0
    );
count_15_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_1507_out,
      Q => \^count_15\,
      R => resetn_0
    );
count_16_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FFFFFFF3FFF"
    )
        port map (
      I0 => io_axi4_0_rid(0),
      I1 => io_axi4_0_bid(0),
      I2 => d_sel_shiftAmount(1),
      I3 => io_axi4_0_bid(2),
      I4 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I5 => io_axi4_0_rid(2),
      O => \^count_8_reg_0\
    );
count_16_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_1608_out,
      Q => \^count_16\,
      R => resetn_0
    );
count_17_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_1709_out,
      Q => \^count_17\,
      R => resetn_0
    );
count_18_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_18010_out,
      Q => \^count_18\,
      R => resetn_0
    );
count_19_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_19011_out,
      Q => \^count_19\,
      R => resetn_0
    );
\count_1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEEEFE"
    )
        port map (
      I0 => \count_7[1]_i_5_n_0\,
      I1 => d_sel_shiftAmount(1),
      I2 => io_axi4_0_bid(0),
      I3 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I4 => io_axi4_0_rid(0),
      I5 => d_sel_shiftAmount(2),
      O => \count_1_reg[0]_0\
    );
\count_1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFF22020200D"
    )
        port map (
      I0 => maybe_full_reg_38,
      I1 => \cam_a_0_bits_source_reg[6]\,
      I2 => \^count_1_reg[4]_0\(0),
      I3 => \^count_1_reg[1]_0\,
      I4 => \count_7[1]_i_5_n_0\,
      I5 => count_1(1),
      O => \count_1[1]_i_1_n_0\
    );
\count_1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => io_axi4_0_rid(2),
      I1 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I2 => io_axi4_0_bid(2),
      I3 => io_axi4_0_rid(0),
      I4 => io_axi4_0_bid(0),
      I5 => d_sel_shiftAmount(1),
      O => \^count_1_reg[1]_0\
    );
\count_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \count_1[4]_i_2_n_0\,
      I1 => count_1(2),
      I2 => count_1(1),
      O => \count_1[2]_i_1_n_0\
    );
\count_1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => count_1(1),
      I1 => \count_1[4]_i_2_n_0\,
      I2 => count_1(3),
      I3 => count_1(2),
      O => \count_1[3]_i_1_n_0\
    );
\count_1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => count_1(1),
      I1 => \count_1[4]_i_2_n_0\,
      I2 => count_1(2),
      I3 => \^count_1_reg[4]_0\(1),
      I4 => count_1(3),
      O => \count_1[4]_i_1_n_0\
    );
\count_1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F0F0F0F0F02"
    )
        port map (
      I0 => maybe_full_reg_38,
      I1 => \cam_a_0_bits_source_reg[6]\,
      I2 => count_1(1),
      I3 => \^count_1_reg[1]_0\,
      I4 => \count_7[1]_i_5_n_0\,
      I5 => \^count_1_reg[4]_0\(0),
      O => \count_1[4]_i_2_n_0\
    );
\count_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_1_reg[0]_1\(0),
      Q => \^count_1_reg[4]_0\(0),
      R => resetn_0
    );
\count_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_1[1]_i_1_n_0\,
      Q => count_1(1),
      R => resetn_0
    );
\count_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_1[2]_i_1_n_0\,
      Q => count_1(2),
      R => resetn_0
    );
\count_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_1[3]_i_1_n_0\,
      Q => count_1(3),
      R => resetn_0
    );
\count_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_1[4]_i_1_n_0\,
      Q => \^count_1_reg[4]_0\(1),
      R => resetn_0
    );
count_20_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_20012_out,
      Q => \^count_20\,
      R => resetn_0
    );
count_21_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_21013_out,
      Q => \^count_21\,
      R => resetn_0
    );
count_22_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_22014_out,
      Q => \^count_22\,
      R => resetn_0
    );
count_23_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_23015_out,
      Q => \^count_23\,
      R => resetn_0
    );
\count_2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEFEFFFFFFFF"
    )
        port map (
      I0 => \count_7[1]_i_5_n_0\,
      I1 => d_sel_shiftAmount(1),
      I2 => io_axi4_0_bid(2),
      I3 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I4 => io_axi4_0_rid(2),
      I5 => d_sel_shiftAmount(0),
      O => \count_2_reg[0]_0\
    );
\count_2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFF22020200D"
    )
        port map (
      I0 => maybe_full_reg_38,
      I1 => \cam_a_0_bits_source_reg[6]_0\,
      I2 => \^count_2_reg[1]_0\(0),
      I3 => \^count_2_reg[1]_1\,
      I4 => \count_7[1]_i_5_n_0\,
      I5 => count_2(1),
      O => \count_2[1]_i_1_n_0\
    );
\count_2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF77CF47"
    )
        port map (
      I0 => io_axi4_0_rid(0),
      I1 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I2 => io_axi4_0_bid(0),
      I3 => io_axi4_0_rid(2),
      I4 => io_axi4_0_bid(2),
      I5 => d_sel_shiftAmount(1),
      O => \^count_2_reg[1]_1\
    );
\count_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \count_2[4]_i_2_n_0\,
      I1 => count_2(2),
      I2 => count_2(1),
      O => \count_2[2]_i_1_n_0\
    );
\count_2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => count_2(1),
      I1 => \count_2[4]_i_2_n_0\,
      I2 => count_2(3),
      I3 => count_2(2),
      O => \count_2[3]_i_1_n_0\
    );
\count_2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => count_2(1),
      I1 => \count_2[4]_i_2_n_0\,
      I2 => count_2(2),
      I3 => count_2(4),
      I4 => count_2(3),
      O => \count_2[4]_i_1_n_0\
    );
\count_2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F0F0F0F0F02"
    )
        port map (
      I0 => maybe_full_reg_38,
      I1 => \cam_a_0_bits_source_reg[6]_0\,
      I2 => count_2(1),
      I3 => \^count_2_reg[1]_1\,
      I4 => \count_7[1]_i_5_n_0\,
      I5 => \^count_2_reg[1]_0\(0),
      O => \count_2[4]_i_2_n_0\
    );
\count_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_2_reg[0]_1\(0),
      Q => \^count_2_reg[1]_0\(0),
      R => resetn_0
    );
\count_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_2[1]_i_1_n_0\,
      Q => count_2(1),
      R => resetn_0
    );
\count_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_2[2]_i_1_n_0\,
      Q => count_2(2),
      R => resetn_0
    );
\count_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_2[3]_i_1_n_0\,
      Q => count_2(3),
      R => resetn_0
    );
\count_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_2[4]_i_1_n_0\,
      Q => count_2(4),
      R => resetn_0
    );
\count_3[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEFEFFFFFFFF"
    )
        port map (
      I0 => \count_7[1]_i_5_n_0\,
      I1 => d_sel_shiftAmount(0),
      I2 => io_axi4_0_bid(2),
      I3 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I4 => io_axi4_0_rid(2),
      I5 => d_sel_shiftAmount(1),
      O => \count_3_reg[0]_0\
    );
\count_3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFF22020200D"
    )
        port map (
      I0 => maybe_full_reg_38,
      I1 => \cam_a_0_bits_source_reg[6]_1\,
      I2 => \^count_3_reg[1]_0\(0),
      I3 => \^count_3_reg[1]_1\,
      I4 => \count_7[1]_i_5_n_0\,
      I5 => count_3(1),
      O => \count_3[1]_i_1_n_0\
    );
\count_3[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF5DDDDFFF5"
    )
        port map (
      I0 => d_sel_shiftAmount(1),
      I1 => io_axi4_0_rid(2),
      I2 => io_axi4_0_bid(2),
      I3 => io_axi4_0_bid(0),
      I4 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I5 => io_axi4_0_rid(0),
      O => \^count_3_reg[1]_1\
    );
\count_3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \count_3[4]_i_2_n_0\,
      I1 => count_3(2),
      I2 => count_3(1),
      O => \count_3[2]_i_1_n_0\
    );
\count_3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => count_3(1),
      I1 => \count_3[4]_i_2_n_0\,
      I2 => count_3(3),
      I3 => count_3(2),
      O => \count_3[3]_i_1_n_0\
    );
\count_3[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => count_3(1),
      I1 => \count_3[4]_i_2_n_0\,
      I2 => count_3(2),
      I3 => count_3(4),
      I4 => count_3(3),
      O => \count_3[4]_i_1_n_0\
    );
\count_3[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F0F0F0F0F02"
    )
        port map (
      I0 => maybe_full_reg_38,
      I1 => \cam_a_0_bits_source_reg[6]_1\,
      I2 => count_3(1),
      I3 => \^count_3_reg[1]_1\,
      I4 => \count_7[1]_i_5_n_0\,
      I5 => \^count_3_reg[1]_0\(0),
      O => \count_3[4]_i_2_n_0\
    );
\count_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_3_reg[0]_1\(0),
      Q => \^count_3_reg[1]_0\(0),
      R => resetn_0
    );
\count_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_3[1]_i_1_n_0\,
      Q => count_3(1),
      R => resetn_0
    );
\count_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_3[2]_i_1_n_0\,
      Q => count_3(2),
      R => resetn_0
    );
\count_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_3[3]_i_1_n_0\,
      Q => count_3(3),
      R => resetn_0
    );
\count_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_3[4]_i_1_n_0\,
      Q => count_3(4),
      R => resetn_0
    );
\count_4[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBFFFFFFFF"
    )
        port map (
      I0 => \count_7[1]_i_5_n_0\,
      I1 => d_sel_shiftAmount(1),
      I2 => io_axi4_0_bid(2),
      I3 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I4 => io_axi4_0_rid(2),
      I5 => d_sel_shiftAmount(0),
      O => \count_4_reg[0]_0\
    );
\count_4[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_axi4_0_rid(0),
      I1 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I2 => io_axi4_0_bid(0),
      O => d_sel_shiftAmount(0)
    );
\count_4[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFF22020200D"
    )
        port map (
      I0 => maybe_full_reg_38,
      I1 => \cam_a_0_bits_source_reg[6]_2\,
      I2 => \^count_4_reg[4]_0\(0),
      I3 => \^count_4_reg[1]_0\,
      I4 => \count_7[1]_i_5_n_0\,
      I5 => count_4(1),
      O => \count_4[1]_i_1_n_0\
    );
\count_4[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77CF47FFFFFFFF"
    )
        port map (
      I0 => io_axi4_0_rid(0),
      I1 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I2 => io_axi4_0_bid(0),
      I3 => io_axi4_0_rid(2),
      I4 => io_axi4_0_bid(2),
      I5 => d_sel_shiftAmount(1),
      O => \^count_4_reg[1]_0\
    );
\count_4[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \count_4[4]_i_2_n_0\,
      I1 => count_4(2),
      I2 => count_4(1),
      O => \count_4[2]_i_1_n_0\
    );
\count_4[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => count_4(1),
      I1 => \count_4[4]_i_2_n_0\,
      I2 => count_4(3),
      I3 => count_4(2),
      O => \count_4[3]_i_1_n_0\
    );
\count_4[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => count_4(1),
      I1 => \count_4[4]_i_2_n_0\,
      I2 => count_4(2),
      I3 => \^count_4_reg[4]_0\(1),
      I4 => count_4(3),
      O => \count_4[4]_i_1_n_0\
    );
\count_4[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F0F0F0F0F02"
    )
        port map (
      I0 => maybe_full_reg_38,
      I1 => \cam_a_0_bits_source_reg[6]_2\,
      I2 => count_4(1),
      I3 => \^count_4_reg[1]_0\,
      I4 => \count_7[1]_i_5_n_0\,
      I5 => \^count_4_reg[4]_0\(0),
      O => \count_4[4]_i_2_n_0\
    );
\count_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_4_reg[0]_1\(0),
      Q => \^count_4_reg[4]_0\(0),
      R => resetn_0
    );
\count_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_4[1]_i_1_n_0\,
      Q => count_4(1),
      R => resetn_0
    );
\count_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_4[2]_i_1_n_0\,
      Q => count_4(2),
      R => resetn_0
    );
\count_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_4[3]_i_1_n_0\,
      Q => count_4(3),
      R => resetn_0
    );
\count_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_4[4]_i_1_n_0\,
      Q => \^count_4_reg[4]_0\(1),
      R => resetn_0
    );
\count_5[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFBFBFFFB"
    )
        port map (
      I0 => \count_7[1]_i_5_n_0\,
      I1 => d_sel_shiftAmount(2),
      I2 => d_sel_shiftAmount(1),
      I3 => io_axi4_0_bid(0),
      I4 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I5 => io_axi4_0_rid(0),
      O => \count_5_reg[0]_0\
    );
\count_5[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFF22020200D"
    )
        port map (
      I0 => maybe_full_reg_38,
      I1 => \cam_a_0_bits_source_reg[6]_3\,
      I2 => \^count_5_reg[4]_0\(0),
      I3 => \^count_5_reg[1]_0\,
      I4 => \count_7[1]_i_5_n_0\,
      I5 => count_5(1),
      O => \count_5[1]_i_1_n_0\
    );
\count_5[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFCFFFFFFFCFF"
    )
        port map (
      I0 => io_axi4_0_rid(0),
      I1 => io_axi4_0_bid(0),
      I2 => d_sel_shiftAmount(1),
      I3 => io_axi4_0_bid(2),
      I4 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I5 => io_axi4_0_rid(2),
      O => \^count_5_reg[1]_0\
    );
\count_5[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \count_5[4]_i_2_n_0\,
      I1 => count_5(2),
      I2 => count_5(1),
      O => \count_5[2]_i_1_n_0\
    );
\count_5[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => count_5(1),
      I1 => \count_5[4]_i_2_n_0\,
      I2 => count_5(3),
      I3 => count_5(2),
      O => \count_5[3]_i_1_n_0\
    );
\count_5[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => count_5(1),
      I1 => \count_5[4]_i_2_n_0\,
      I2 => count_5(2),
      I3 => \^count_5_reg[4]_0\(1),
      I4 => count_5(3),
      O => \count_5[4]_i_1_n_0\
    );
\count_5[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F0F0F0F0F02"
    )
        port map (
      I0 => maybe_full_reg_38,
      I1 => \cam_a_0_bits_source_reg[6]_3\,
      I2 => count_5(1),
      I3 => \^count_5_reg[1]_0\,
      I4 => \count_7[1]_i_5_n_0\,
      I5 => \^count_5_reg[4]_0\(0),
      O => \count_5[4]_i_2_n_0\
    );
\count_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_5_reg[0]_1\(0),
      Q => \^count_5_reg[4]_0\(0),
      R => resetn_0
    );
\count_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_5[1]_i_1_n_0\,
      Q => count_5(1),
      R => resetn_0
    );
\count_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_5[2]_i_1_n_0\,
      Q => count_5(2),
      R => resetn_0
    );
\count_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_5[3]_i_1_n_0\,
      Q => count_5(3),
      R => resetn_0
    );
\count_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_5[4]_i_1_n_0\,
      Q => \^count_5_reg[4]_0\(1),
      R => resetn_0
    );
\count_6[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFFFFFFFBFF"
    )
        port map (
      I0 => \count_7[1]_i_5_n_0\,
      I1 => d_sel_shiftAmount(2),
      I2 => d_sel_shiftAmount(1),
      I3 => io_axi4_0_bid(0),
      I4 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I5 => io_axi4_0_rid(0),
      O => \count_6_reg[0]_0\
    );
\count_6[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFF22020200D"
    )
        port map (
      I0 => maybe_full_reg_38,
      I1 => \cam_a_0_bits_source_reg[6]_4\,
      I2 => \^count_6_reg[4]_0\(0),
      I3 => \^count_6_reg[1]_0\,
      I4 => \count_7[1]_i_5_n_0\,
      I5 => count_6(1),
      O => \count_6[1]_i_1_n_0\
    );
\count_6[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => io_axi4_0_rid(0),
      I1 => io_axi4_0_bid(0),
      I2 => d_sel_shiftAmount(1),
      I3 => io_axi4_0_bid(2),
      I4 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I5 => io_axi4_0_rid(2),
      O => \^count_6_reg[1]_0\
    );
\count_6[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \count_6[4]_i_2_n_0\,
      I1 => count_6(2),
      I2 => count_6(1),
      O => \count_6[2]_i_1_n_0\
    );
\count_6[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => count_6(1),
      I1 => \count_6[4]_i_2_n_0\,
      I2 => count_6(3),
      I3 => count_6(2),
      O => \count_6[3]_i_1_n_0\
    );
\count_6[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => count_6(1),
      I1 => \count_6[4]_i_2_n_0\,
      I2 => count_6(2),
      I3 => \^count_6_reg[4]_0\(1),
      I4 => count_6(3),
      O => \count_6[4]_i_1_n_0\
    );
\count_6[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F0F0F0F0F02"
    )
        port map (
      I0 => maybe_full_reg_38,
      I1 => \cam_a_0_bits_source_reg[6]_4\,
      I2 => count_6(1),
      I3 => \^count_6_reg[1]_0\,
      I4 => \count_7[1]_i_5_n_0\,
      I5 => \^count_6_reg[4]_0\(0),
      O => \count_6[4]_i_2_n_0\
    );
\count_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_6_reg[0]_1\(0),
      Q => \^count_6_reg[4]_0\(0),
      R => resetn_0
    );
\count_6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_6[1]_i_1_n_0\,
      Q => count_6(1),
      R => resetn_0
    );
\count_6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_6[2]_i_1_n_0\,
      Q => count_6(2),
      R => resetn_0
    );
\count_6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_6[3]_i_1_n_0\,
      Q => count_6(3),
      R => resetn_0
    );
\count_6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_6[4]_i_1_n_0\,
      Q => \^count_6_reg[4]_0\(1),
      R => resetn_0
    );
\count_7[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBFFFFFFFF"
    )
        port map (
      I0 => \count_7[1]_i_5_n_0\,
      I1 => d_sel_shiftAmount(2),
      I2 => io_axi4_0_bid(0),
      I3 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I4 => io_axi4_0_rid(0),
      I5 => d_sel_shiftAmount(1),
      O => \count_7_reg[0]_0\
    );
\count_7[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_axi4_0_rid(2),
      I1 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I2 => io_axi4_0_bid(2),
      O => d_sel_shiftAmount(2)
    );
\count_7[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFF22020200D"
    )
        port map (
      I0 => maybe_full_reg_38,
      I1 => \cam_a_0_bits_source_reg[6]_5\,
      I2 => \^count_7_reg[4]_0\(0),
      I3 => \^count_7_reg[1]_0\,
      I4 => \count_7[1]_i_5_n_0\,
      I5 => count_7(1),
      O => \count_7[1]_i_1_n_0\
    );
\count_7[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDF5FFFFFFF5FF"
    )
        port map (
      I0 => d_sel_shiftAmount(1),
      I1 => io_axi4_0_rid(0),
      I2 => io_axi4_0_bid(0),
      I3 => io_axi4_0_bid(2),
      I4 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I5 => io_axi4_0_rid(2),
      O => \^count_7_reg[1]_0\
    );
\count_7[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4FFF"
    )
        port map (
      I0 => io_axi4_0_rlast,
      I1 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I2 => \readys_mask_reg[1]\,
      I3 => \^xbar_auto_out_0_d_valid\,
      I4 => \b_delay_reg[0]_0\(0),
      I5 => d_sel_shiftAmount(3),
      O => \count_7[1]_i_5_n_0\
    );
\count_7[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_axi4_0_rid(1),
      I1 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I2 => io_axi4_0_bid(1),
      O => d_sel_shiftAmount(1)
    );
\count_7[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_axi4_0_rid(3),
      I1 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I2 => io_axi4_0_bid(3),
      O => d_sel_shiftAmount(3)
    );
\count_7[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \count_7[4]_i_2_n_0\,
      I1 => count_7(2),
      I2 => count_7(1),
      O => \count_7[2]_i_1_n_0\
    );
\count_7[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => count_7(1),
      I1 => \count_7[4]_i_2_n_0\,
      I2 => count_7(3),
      I3 => count_7(2),
      O => \count_7[3]_i_1_n_0\
    );
\count_7[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => count_7(1),
      I1 => \count_7[4]_i_2_n_0\,
      I2 => count_7(2),
      I3 => \^count_7_reg[4]_0\(1),
      I4 => count_7(3),
      O => \count_7[4]_i_1_n_0\
    );
\count_7[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F0F0F0F0F02"
    )
        port map (
      I0 => maybe_full_reg_38,
      I1 => \cam_a_0_bits_source_reg[6]_5\,
      I2 => count_7(1),
      I3 => \^count_7_reg[1]_0\,
      I4 => \count_7[1]_i_5_n_0\,
      I5 => \^count_7_reg[4]_0\(0),
      O => \count_7[4]_i_2_n_0\
    );
\count_7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_7_reg[0]_1\(0),
      Q => \^count_7_reg[4]_0\(0),
      R => resetn_0
    );
\count_7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_7[1]_i_1_n_0\,
      Q => count_7(1),
      R => resetn_0
    );
\count_7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_7[2]_i_1_n_0\,
      Q => count_7(2),
      R => resetn_0
    );
\count_7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_7[3]_i_1_n_0\,
      Q => count_7(3),
      R => resetn_0
    );
\count_7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_7[4]_i_1_n_0\,
      Q => \^count_7_reg[4]_0\(1),
      R => resetn_0
    );
count_8_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD2222D"
    )
        port map (
      I0 => maybe_full_reg_38,
      I1 => \cam_a_0_bits_source_reg[6]_6\,
      I2 => \count_7[1]_i_5_n_0\,
      I3 => \^count_8_reg_0\,
      I4 => count_8,
      O => count_800_out
    );
count_8_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_800_out,
      Q => count_8,
      R => resetn_0
    );
count_9_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_901_out,
      Q => \^count_9\,
      R => resetn_0
    );
\counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F02"
    )
        port map (
      I0 => xbar_auto_in_a_bits_size(2),
      I1 => xbar_auto_in_a_bits_opcode(0),
      I2 => counter(0),
      I3 => counter(1),
      I4 => counter(2),
      O => \counter[0]_i_1_n_0\
    );
\counter[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9998"
    )
        port map (
      I0 => counter(0),
      I1 => counter(1),
      I2 => counter(2),
      I3 => \cam_a_0_bits_size_reg[2]\,
      O => \counter[1]_i_1__0_n_0\
    );
\counter[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E1E0E0E0"
    )
        port map (
      I0 => counter(0),
      I1 => counter(1),
      I2 => counter(2),
      I3 => xbar_auto_in_a_bits_size(1),
      I4 => xbar_auto_in_a_bits_size(2),
      I5 => xbar_auto_in_a_bits_opcode(0),
      O => \counter[2]_i_2__0_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \counter[0]_i_1_n_0\,
      Q => counter(0),
      R => resetn_0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \counter[1]_i_1__0_n_0\,
      Q => counter(1),
      R => resetn_0
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \counter[2]_i_2__0_n_0\,
      Q => counter(2),
      R => resetn_0
    );
deq: entity work.meisha_chiplink_master_0_1_FPGA_Queue_15
     port map (
      D(63 downto 0) => D(63 downto 0),
      Q(2 downto 0) => counter(2 downto 0),
      a_last => a_last,
      \beatsLeft_reg[0]\ => \beatsLeft_reg[0]\,
      bypass_reg_rep(0) => bypass_reg_rep(0),
      bypass_reg_rep_0(0) => bypass_reg_rep_0(0),
      \cam_a_0_bits_size_reg[1]\(7 downto 0) => \cam_a_0_bits_size_reg[1]\(7 downto 0),
      \cam_a_0_bits_source_reg[0]\ => \cam_a_0_bits_source_reg[0]\,
      clk => clk,
      deq_io_enq_valid => deq_io_enq_valid,
      doneAW => \^doneaw\,
      io_axi4_0_wdata(63 downto 0) => io_axi4_0_wdata(63 downto 0),
      io_axi4_0_wlast => io_axi4_0_wlast,
      io_axi4_0_wready => io_axi4_0_wready,
      io_axi4_0_wstrb(7 downto 0) => io_axi4_0_wstrb(7 downto 0),
      maybe_full_reg_0 => maybe_full_reg_19,
      maybe_full_reg_1 => \^ram_tl_state_source_reg[1]\,
      \ram_last_reg[0]_0\ => maybe_full,
      resetn => resetn_0,
      xbar_auto_in_a_bits_opcode(0) => xbar_auto_in_a_bits_opcode(0),
      xbar_auto_in_a_bits_size(0) => xbar_auto_in_a_bits_size(2)
    );
\deq_ptr_value[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^xbar_auto_out_0_d_bits_opcode\(0),
      I1 => \readys_mask_reg[1]\,
      I2 => io_axi4_0_bvalid,
      O => \^deq_ptr_value_reg[0]\
    );
\deq_ptr_value[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFFFFFFFFFF"
    )
        port map (
      I0 => b_delay(0),
      I1 => b_delay(2),
      I2 => b_delay(1),
      I3 => r_holds_d,
      I4 => \readys_mask_reg[1]\,
      I5 => io_axi4_0_rvalid,
      O => \^deq_ptr_value_reg[0]_0\
    );
doneAW_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a_last,
      O => doneAW_i_1_n_0
    );
doneAW_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => doneAW_i_1_n_0,
      Q => \^doneaw\,
      R => resetn_0
    );
\io_axi4_0_arid[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057F757F757F7"
    )
        port map (
      I0 => muxStateEarly_1,
      I1 => \r_4_reg[0]\(0),
      I2 => full_reg,
      I3 => saved_source(0),
      I4 => muxStateEarly_0,
      I5 => \cam_a_0_bits_source_reg[5]_0\(0),
      O => \^ram_id_reg[0]\
    );
\io_axi4_0_arid[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFD1020"
    )
        port map (
      I0 => xbar_auto_in_a_bits_source(1),
      I1 => xbar_auto_in_a_bits_source(6),
      I2 => \cam_a_0_bits_source_reg[4]\,
      I3 => xbar_auto_in_a_bits_source(0),
      I4 => \io_axi4_0_arid[1]_INST_0_i_3_n_0\,
      O => \^ram_id_reg[2]\(0)
    );
\io_axi4_0_arid[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAE155C3FFC3FF"
    )
        port map (
      I0 => fixer_1_auto_in_a_bits_source(1),
      I1 => \cam_a_0_bits_source_reg[5]_0\(1),
      I2 => \cam_a_0_bits_source_reg[5]_0\(0),
      I3 => muxStateEarly_0,
      I4 => fixer_1_auto_in_a_bits_source(0),
      I5 => muxStateEarly_1,
      O => \io_axi4_0_arid[1]_INST_0_i_3_n_0\
    );
\io_axi4_0_arid[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A9FF00"
    )
        port map (
      I0 => xbar_auto_in_a_bits_source(2),
      I1 => xbar_auto_in_a_bits_source(1),
      I2 => xbar_auto_in_a_bits_source(0),
      I3 => xbar_auto_in_a_bits_source(6),
      I4 => \cam_a_0_bits_source_reg[4]_1\,
      O => \^ram_id_reg[2]\(1)
    );
io_axi4_0_bready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202020202020202"
    )
        port map (
      I0 => \readys_mask_reg[1]\,
      I1 => r_holds_d,
      I2 => io_axi4_0_rvalid,
      I3 => b_delay(1),
      I4 => b_delay(2),
      I5 => b_delay(0),
      O => \^io_axi4_0_bready\
    );
io_axi4_0_rready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8A8A8A8A8A8A8"
    )
        port map (
      I0 => \readys_mask_reg[1]\,
      I1 => r_holds_d,
      I2 => io_axi4_0_rvalid,
      I3 => b_delay(1),
      I4 => b_delay(2),
      I5 => b_delay(0),
      O => io_axi4_0_rready
    );
maybe_full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^deq_ptr_value_reg[0]\,
      I1 => io_axi4_0_bid(0),
      I2 => io_axi4_0_bid(1),
      O => maybe_full_i_2_n_0
    );
\maybe_full_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^deq_ptr_value_reg[0]\,
      I1 => io_axi4_0_bid(1),
      I2 => io_axi4_0_bid(0),
      O => \maybe_full_i_2__0_n_0\
    );
\maybe_full_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^deq_ptr_value_reg[0]\,
      I1 => io_axi4_0_bid(0),
      I2 => io_axi4_0_bid(1),
      O => \maybe_full_i_2__1_n_0\
    );
\maybe_full_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => io_axi4_0_bid(0),
      I1 => io_axi4_0_bid(1),
      I2 => \^deq_ptr_value_reg[0]\,
      O => \maybe_full_i_2__2_n_0\
    );
\maybe_full_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => io_axi4_0_rlast,
      I1 => io_axi4_0_rid(1),
      I2 => io_axi4_0_rid(0),
      I3 => \^deq_ptr_value_reg[0]_0\,
      O => \maybe_full_i_2__3_n_0\
    );
\maybe_full_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => io_axi4_0_rlast,
      I1 => io_axi4_0_rid(0),
      I2 => io_axi4_0_rid(1),
      I3 => \^deq_ptr_value_reg[0]_0\,
      O => \maybe_full_i_2__4_n_0\
    );
\maybe_full_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => io_axi4_0_rlast,
      I1 => io_axi4_0_rid(1),
      I2 => io_axi4_0_rid(0),
      I3 => \^deq_ptr_value_reg[0]_0\,
      O => \maybe_full_i_2__5_n_0\
    );
\maybe_full_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^deq_ptr_value_reg[0]_0\,
      I1 => io_axi4_0_rid(0),
      I2 => io_axi4_0_rid(1),
      O => \maybe_full_i_2__6_n_0\
    );
queue_arw_deq: entity work.meisha_chiplink_master_0_1_FPGA_Queue_17
     port map (
      D(4) => \ram_id[4]_i_2_n_0\,
      D(3) => \cam_a_0_bits_source_reg[4]_0\(0),
      D(2 downto 1) => \^ram_id_reg[2]\(1 downto 0),
      D(0) => \ram_id[0]_i_1_n_0\,
      DIA(1 downto 0) => DIA(1 downto 0),
      Q(4 downto 1) => count_2(4 downto 1),
      Q(0) => \^count_2_reg[1]_0\(0),
      QueueCompatibility_21_io_enq_ready => QueueCompatibility_21_io_enq_ready,
      QueueCompatibility_5_io_enq_ready => QueueCompatibility_5_io_enq_ready,
      a_first => a_first,
      a_isPut => a_isPut,
      axi4index_1_auto_in_arvalid => axi4index_1_auto_in_arvalid,
      axi4index_1_auto_in_awvalid => axi4index_1_auto_in_awvalid,
      \b_delay_reg[0]\ => \maybe_full_i_2__3_n_0\,
      \b_delay_reg[0]_0\ => \maybe_full_i_2__4_n_0\,
      \b_delay_reg[0]_1\ => \maybe_full_i_2__5_n_0\,
      \b_delay_reg[0]_2\ => maybe_full_i_2_n_0,
      \b_delay_reg[0]_3\ => \maybe_full_i_2__0_n_0\,
      \b_delay_reg[0]_4\ => \maybe_full_i_2__1_n_0\,
      \b_delay_reg[0]_5\ => \maybe_full_i_2__2_n_0\,
      \b_delay_reg[0]_6\ => \maybe_full_i_2__6_n_0\,
      \cam_a_0_bits_address_reg[31]\(31 downto 0) => \cam_a_0_bits_address_reg[31]\(31 downto 0),
      \cam_a_0_bits_size_reg[0]\(2 downto 0) => \cam_a_0_bits_size_reg[0]\(2 downto 0),
      \cam_a_0_bits_size_reg[2]\(1 downto 0) => \cam_a_0_bits_size_reg[2]_0\(1 downto 0),
      \cam_a_0_bits_source_reg[4]\ => \cam_a_0_bits_source_reg[4]\,
      \cam_a_0_bits_source_reg[5]\ => \cam_a_0_bits_source_reg[5]\,
      clk => clk,
      count_10 => \^count_10\,
      count_11 => \^count_11\,
      count_12 => \^count_12\,
      count_13 => \^count_13\,
      count_14 => \^count_14\,
      count_15 => \^count_15\,
      count_16 => \^count_16\,
      count_17 => \^count_17\,
      count_18 => \^count_18\,
      count_19 => \^count_19\,
      \count_1_reg[3]\(3 downto 1) => count_1(3 downto 1),
      \count_1_reg[3]\(0) => \^count_1_reg[4]_0\(0),
      count_20 => \^count_20\,
      count_21 => \^count_21\,
      count_22 => \^count_22\,
      count_23 => \^count_23\,
      \count_3_reg[4]\(4 downto 1) => count_3(4 downto 1),
      \count_3_reg[4]\(0) => \^count_3_reg[1]_0\(0),
      \count_4_reg[3]\(3 downto 1) => count_4(3 downto 1),
      \count_4_reg[3]\(0) => \^count_4_reg[4]_0\(0),
      \count_5_reg[3]\(3 downto 1) => count_5(3 downto 1),
      \count_5_reg[3]\(0) => \^count_5_reg[4]_0\(0),
      \count_6_reg[3]\(3 downto 1) => count_6(3 downto 1),
      \count_6_reg[3]\(0) => \^count_6_reg[4]_0\(0),
      \count_7_reg[3]\(3 downto 1) => count_7(3 downto 1),
      \count_7_reg[3]\(0) => \^count_7_reg[4]_0\(0),
      count_8 => count_8,
      count_9 => \^count_9\,
      count_9_reg => count_9_reg_0,
      count_9_reg_0 => count_9_reg_1,
      count_9_reg_1 => count_9_reg_2,
      count_9_reg_2 => count_9_reg_3,
      \counter_reg[2]\ => \counter_reg[2]_0\,
      \counter_reg[2]_0\ => \counter_reg[2]_1\,
      \counter_reg[2]_1\ => \counter_reg[2]_2\,
      \counter_reg[2]_2\ => \counter_reg[2]_3\,
      \counter_reg[2]_3\ => \counter_reg[2]_4\,
      \counter_reg[2]_4\ => \counter_reg[2]_5\,
      \counter_reg[2]_5\ => \counter_reg[2]_6\,
      \counter_reg[2]_6\ => \counter_reg[2]_7\,
      \counter_reg[2]_7\(2 downto 0) => counter(2 downto 0),
      do_enq => do_enq,
      \enq_ptr_value_reg[0]\ => \enq_ptr_value_reg[0]\,
      \enq_ptr_value_reg[0]_0\ => \enq_ptr_value_reg[0]_0\,
      \enq_ptr_value_reg[4]\ => \enq_ptr_value_reg[4]\,
      \enq_ptr_value_reg[4]_0\(0) => \enq_ptr_value_reg[4]_0\(0),
      \enq_ptr_value_reg[4]_1\(0) => \enq_ptr_value_reg[4]_1\(0),
      \enq_ptr_value_reg[4]_2\(0) => \enq_ptr_value_reg[4]_2\(0),
      io_axi4_0_araddr(2 downto 0) => io_axi4_0_araddr(2 downto 0),
      io_axi4_0_arlen(1 downto 0) => io_axi4_0_arlen(1 downto 0),
      io_axi4_0_arready => io_axi4_0_arready,
      io_axi4_0_arsize(1 downto 0) => io_axi4_0_arsize(1 downto 0),
      \io_axi4_0_awaddr[29]\(28 downto 0) => \io_axi4_0_awaddr[29]\(28 downto 0),
      \io_axi4_0_awid[1]\ => \io_axi4_0_awid[1]\,
      \io_axi4_0_awid[2]\ => \io_axi4_0_awid[2]\,
      \io_axi4_0_awid[3]\ => \io_axi4_0_awid[3]\,
      \io_axi4_0_awlen[3]\(1 downto 0) => Q(1 downto 0),
      io_axi4_0_awready => io_axi4_0_awready,
      io_axi4_0_bid(1 downto 0) => io_axi4_0_bid(3 downto 2),
      io_axi4_0_rid(1 downto 0) => io_axi4_0_rid(3 downto 2),
      io_axi4_0_rlast => io_axi4_0_rlast,
      io_enq_bits_tl_state_source(3 downto 0) => io_enq_bits_tl_state_source(3 downto 0),
      maybe_full_0 => maybe_full_0,
      maybe_full_reg_0 => maybe_full_reg,
      maybe_full_reg_1 => maybe_full_reg_0,
      maybe_full_reg_10 => maybe_full_reg_9,
      maybe_full_reg_11 => maybe_full_reg_10,
      maybe_full_reg_12 => maybe_full_reg_11,
      maybe_full_reg_13 => maybe_full_reg_12,
      maybe_full_reg_14 => maybe_full_reg_13,
      maybe_full_reg_15 => maybe_full_reg_14,
      maybe_full_reg_16 => maybe_full_reg_15,
      maybe_full_reg_17 => maybe_full_reg_16,
      maybe_full_reg_18 => maybe_full_reg_17,
      maybe_full_reg_19 => maybe_full_reg_18,
      maybe_full_reg_2 => maybe_full_reg_1,
      maybe_full_reg_20 => maybe_full_reg_20,
      maybe_full_reg_21 => maybe_full_reg_21,
      maybe_full_reg_22 => maybe_full_reg_22,
      maybe_full_reg_23 => maybe_full_reg_23,
      maybe_full_reg_24 => maybe_full_reg_24,
      maybe_full_reg_25 => maybe_full_reg_25,
      maybe_full_reg_26 => maybe_full_reg_26,
      maybe_full_reg_27 => maybe_full_reg_27,
      maybe_full_reg_28 => maybe_full_reg_28,
      maybe_full_reg_29 => maybe_full_reg_29,
      maybe_full_reg_3 => maybe_full_reg_2,
      maybe_full_reg_30 => maybe_full_reg_30,
      maybe_full_reg_31 => maybe_full_reg_31,
      maybe_full_reg_32 => maybe_full_reg_32,
      maybe_full_reg_33 => maybe_full_reg_33,
      maybe_full_reg_34 => maybe_full_reg_34,
      maybe_full_reg_35 => maybe_full_reg_35,
      maybe_full_reg_36 => maybe_full_reg_36,
      maybe_full_reg_37 => maybe_full_reg_37,
      maybe_full_reg_38 => maybe_full_reg_39,
      maybe_full_reg_39 => maybe_full_reg_40,
      maybe_full_reg_4 => maybe_full_reg_3,
      maybe_full_reg_5 => maybe_full_reg_4,
      maybe_full_reg_6 => maybe_full_reg_5,
      maybe_full_reg_7 => maybe_full_reg_6,
      maybe_full_reg_8 => maybe_full_reg_7,
      maybe_full_reg_9 => maybe_full_reg_8,
      out_arw_valid => out_arw_valid,
      queue_arw_deq_io_deq_bits_wen => queue_arw_deq_io_deq_bits_wen,
      queue_arw_deq_io_deq_ready => queue_arw_deq_io_deq_ready,
      \ram_extra_id_reg[0]\(0) => \ram_extra_id_reg[0]\(0),
      \ram_extra_id_reg[0]_0\(0) => \ram_extra_id_reg[0]_0\(0),
      \ram_extra_id_reg[0]_1\(0) => \ram_extra_id_reg[0]_1\(0),
      \ram_extra_id_reg[0]_10\(0) => \ram_extra_id_reg[0]_10\(0),
      \ram_extra_id_reg[0]_11\(0) => \ram_extra_id_reg[0]_11\(0),
      \ram_extra_id_reg[0]_12\(0) => \ram_extra_id_reg[0]_12\(0),
      \ram_extra_id_reg[0]_13\(0) => \ram_extra_id_reg[0]_13\(0),
      \ram_extra_id_reg[0]_14\(0) => \ram_extra_id_reg[0]_14\(0),
      \ram_extra_id_reg[0]_15\(0) => \ram_extra_id_reg[0]_15\(0),
      \ram_extra_id_reg[0]_16\(0) => \ram_extra_id_reg[0]_16\(0),
      \ram_extra_id_reg[0]_17\(1 downto 0) => \ram_extra_id_reg[0]_17\(1 downto 0),
      \ram_extra_id_reg[0]_2\(0) => \ram_extra_id_reg[0]_2\(0),
      \ram_extra_id_reg[0]_3\(0) => \ram_extra_id_reg[0]_3\(0),
      \ram_extra_id_reg[0]_4\(0) => \ram_extra_id_reg[0]_4\(0),
      \ram_extra_id_reg[0]_5\(0) => \ram_extra_id_reg[0]_5\(0),
      \ram_extra_id_reg[0]_6\(0) => \ram_extra_id_reg[0]_6\(0),
      \ram_extra_id_reg[0]_7\(0) => \ram_extra_id_reg[0]_7\(0),
      \ram_extra_id_reg[0]_8\(0) => \ram_extra_id_reg[0]_8\(0),
      \ram_extra_id_reg[0]_9\(0) => \ram_extra_id_reg[0]_9\(0),
      \ram_id_reg[0]_0\ => \ram_id_reg[0]_0\,
      \ram_id_reg[0]_1\ => \ram_id_reg[0]_1\,
      \ram_id_reg[0]_2\ => \ram_id_reg[0]_2\,
      \ram_id_reg[0]_3\ => \ram_id_reg[0]_3\,
      \ram_tl_state_source_reg[1]\ => \^ram_tl_state_source_reg[1]\,
      \ram_tl_state_source_reg[5]\(2 downto 0) => \ram_tl_state_source_reg[5]\(2 downto 0),
      ram_wen => ram_wen,
      resetn => resetn_0,
      write_1 => \^write_1\,
      write_2 => \^write_2\,
      write_reg => write_reg_1,
      xbar_auto_in_a_bits_opcode(0) => xbar_auto_in_a_bits_opcode(0),
      xbar_auto_in_a_bits_size(2 downto 0) => xbar_auto_in_a_bits_size(2 downto 0),
      xbar_auto_in_a_bits_source(6 downto 0) => xbar_auto_in_a_bits_source(6 downto 0)
    );
r_denied_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => io_axi4_0_rresp(0),
      I1 => io_axi4_0_rresp(1),
      I2 => r_first,
      I3 => r_denied_r,
      O => \_GEN_261\
    );
r_denied_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \_GEN_261\,
      Q => r_denied_r,
      R => '0'
    );
r_first_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD5D"
    )
        port map (
      I0 => resetn,
      I1 => r_first,
      I2 => \_T_2\,
      I3 => io_axi4_0_rlast,
      O => r_first0
    );
r_first_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A0A0A0A0A0A0A0"
    )
        port map (
      I0 => \readys_mask_reg[1]\,
      I1 => r_holds_d,
      I2 => io_axi4_0_rvalid,
      I3 => b_delay(1),
      I4 => b_delay(2),
      I5 => b_delay(0),
      O => \_T_2\
    );
r_first_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => r_first0,
      Q => r_first,
      R => '0'
    );
r_holds_d_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => io_axi4_0_rlast,
      I1 => \_T_2\,
      I2 => r_holds_d,
      O => r_holds_d_i_1_n_0
    );
r_holds_d_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => r_holds_d_i_1_n_0,
      Q => r_holds_d,
      R => resetn_0
    );
\ram_id[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => xbar_auto_in_a_bits_source(6),
      I1 => \cam_a_0_bits_source_reg[5]\,
      I2 => xbar_auto_in_a_bits_source(0),
      I3 => \^ram_id_reg[0]\,
      O => \ram_id[0]_i_1_n_0\
    );
\ram_id[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cam_a_0_bits_source_reg[4]_2\,
      I1 => xbar_auto_in_a_bits_source(3),
      O => \ram_id[4]_i_2_n_0\
    );
\readys_mask[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFF007F00"
    )
        port map (
      I0 => b_delay(0),
      I1 => b_delay(2),
      I2 => b_delay(1),
      I3 => io_axi4_0_rvalid,
      I4 => r_holds_d,
      I5 => io_axi4_0_bvalid,
      O => \^xbar_auto_out_0_d_valid\
    );
\readys_mask[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7F00"
    )
        port map (
      I0 => b_delay(0),
      I1 => b_delay(2),
      I2 => b_delay(1),
      I3 => io_axi4_0_rvalid,
      I4 => r_holds_d,
      O => \^xbar_auto_out_0_d_bits_opcode\(0)
    );
write_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => write_1_reg_0,
      Q => \^write_1\,
      R => '0'
    );
write_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => write_2_reg_0,
      Q => \^write_2\,
      R => '0'
    );
write_3_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => write_3_reg_0,
      Q => write_3,
      R => '0'
    );
write_4_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => write_4_reg_0,
      Q => write_4,
      R => '0'
    );
write_5_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => write_5_reg_0,
      Q => write_5,
      R => '0'
    );
write_6_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => write_6_reg_0,
      Q => write_6,
      R => '0'
    );
write_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => write_reg_0,
      Q => write,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_TLWidthWidget_1 is
  port (
    bundleOut_0_a_bits_mask_rdata_written_once : out STD_LOGIC;
    bundleOut_0_a_bits_data_rdata_written_once : out STD_LOGIC;
    full : out STD_LOGIC;
    \bundleOut_0_a_bits_data_rdata_0_reg[21]_0\ : out STD_LOGIC;
    count_1 : out STD_LOGIC;
    repeat_sel_sel_sources_63 : out STD_LOGIC;
    repeat_sel_sel_sources_62 : out STD_LOGIC;
    repeat_sel_sel_sources_61 : out STD_LOGIC;
    repeat_sel_sel_sources_60 : out STD_LOGIC;
    repeat_sel_sel_sources_59 : out STD_LOGIC;
    repeat_sel_sel_sources_58 : out STD_LOGIC;
    repeat_sel_sel_sources_57 : out STD_LOGIC;
    repeat_sel_sel_sources_56 : out STD_LOGIC;
    repeat_sel_sel_sources_55 : out STD_LOGIC;
    repeat_sel_sel_sources_54 : out STD_LOGIC;
    repeat_sel_sel_sources_53 : out STD_LOGIC;
    repeat_sel_sel_sources_52 : out STD_LOGIC;
    repeat_sel_sel_sources_51 : out STD_LOGIC;
    repeat_sel_sel_sources_50 : out STD_LOGIC;
    repeat_sel_sel_sources_49 : out STD_LOGIC;
    repeat_sel_sel_sources_48 : out STD_LOGIC;
    repeat_sel_sel_sources_47 : out STD_LOGIC;
    repeat_sel_sel_sources_46 : out STD_LOGIC;
    repeat_sel_sel_sources_45 : out STD_LOGIC;
    repeat_sel_sel_sources_44 : out STD_LOGIC;
    repeat_sel_sel_sources_43 : out STD_LOGIC;
    repeat_sel_sel_sources_42 : out STD_LOGIC;
    repeat_sel_sel_sources_41 : out STD_LOGIC;
    repeat_sel_sel_sources_40 : out STD_LOGIC;
    repeat_sel_sel_sources_39 : out STD_LOGIC;
    repeat_sel_sel_sources_38 : out STD_LOGIC;
    repeat_sel_sel_sources_37 : out STD_LOGIC;
    repeat_sel_sel_sources_36 : out STD_LOGIC;
    repeat_sel_sel_sources_35 : out STD_LOGIC;
    repeat_sel_sel_sources_34 : out STD_LOGIC;
    repeat_sel_sel_sources_33 : out STD_LOGIC;
    repeat_sel_sel_sources_32 : out STD_LOGIC;
    repeat_sel_sel_sources_31 : out STD_LOGIC;
    repeat_sel_sel_sources_30 : out STD_LOGIC;
    repeat_sel_sel_sources_29 : out STD_LOGIC;
    repeat_sel_sel_sources_28 : out STD_LOGIC;
    repeat_sel_sel_sources_27 : out STD_LOGIC;
    repeat_sel_sel_sources_26 : out STD_LOGIC;
    repeat_sel_sel_sources_25 : out STD_LOGIC;
    repeat_sel_sel_sources_24 : out STD_LOGIC;
    repeat_sel_sel_sources_23 : out STD_LOGIC;
    repeat_sel_sel_sources_22 : out STD_LOGIC;
    repeat_sel_sel_sources_21 : out STD_LOGIC;
    repeat_sel_sel_sources_20 : out STD_LOGIC;
    repeat_sel_sel_sources_19 : out STD_LOGIC;
    repeat_sel_sel_sources_18 : out STD_LOGIC;
    repeat_sel_sel_sources_17 : out STD_LOGIC;
    repeat_sel_sel_sources_16 : out STD_LOGIC;
    repeat_sel_sel_sources_15 : out STD_LOGIC;
    repeat_sel_sel_sources_14 : out STD_LOGIC;
    repeat_sel_sel_sources_13 : out STD_LOGIC;
    repeat_sel_sel_sources_12 : out STD_LOGIC;
    repeat_sel_sel_sources_11 : out STD_LOGIC;
    repeat_sel_sel_sources_10 : out STD_LOGIC;
    repeat_sel_sel_sources_9 : out STD_LOGIC;
    repeat_sel_sel_sources_8 : out STD_LOGIC;
    repeat_sel_sel_sources_7 : out STD_LOGIC;
    repeat_sel_sel_sources_6 : out STD_LOGIC;
    repeat_sel_sel_sources_5 : out STD_LOGIC;
    repeat_sel_sel_sources_4 : out STD_LOGIC;
    repeat_sel_sel_sources_3 : out STD_LOGIC;
    repeat_sel_sel_sources_2 : out STD_LOGIC;
    repeat_sel_sel_sources_1 : out STD_LOGIC;
    repeat_sel_sel_sources_0 : out STD_LOGIC;
    repeat_count_reg_0 : out STD_LOGIC;
    \ram_opcode_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bundleOut_0_a_bits_mask_rdata_0_reg[0]_0\ : out STD_LOGIC;
    d_io_deq_bits_denied : out STD_LOGIC;
    \elts_1_beats_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_3_reg[2]\ : out STD_LOGIC;
    \counter_3_reg[0]\ : out STD_LOGIC;
    chiplink_auto_mbypass_out_d_bits_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    repeat_index : out STD_LOGIC;
    chiplink_auto_mbypass_out_d_bits_denied : out STD_LOGIC;
    \ram_source_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_3_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_param_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    atomics_auto_in_d_bits_denied : in STD_LOGIC;
    clk : in STD_LOGIC;
    resetn_0 : in STD_LOGIC;
    \_GEN_6\ : in STD_LOGIC;
    \_GEN_4\ : in STD_LOGIC;
    full_reg : in STD_LOGIC;
    count_reg_0 : in STD_LOGIC;
    count_1_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_63_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_62_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_61_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_60_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_59_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_58_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_57_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_56_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_55_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_54_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_53_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_52_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_51_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_50_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_49_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_48_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_47_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_46_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_45_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_44_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_43_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_42_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_41_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_40_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_39_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_38_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_37_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_36_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_35_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_34_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_33_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_32_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_31_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_30_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_29_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_28_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_27_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_26_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_25_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_24_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_23_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_22_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_21_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_20_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_19_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_18_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_17_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_16_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_15_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_14_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_13_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_12_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_11_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_10_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_9_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_8_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_7_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_6_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_5_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_4_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_3_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_2_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_1_reg_0 : in STD_LOGIC;
    repeat_sel_sel_sources_0_reg_0 : in STD_LOGIC;
    bypass_reg_rep : in STD_LOGIC;
    maybe_full : in STD_LOGIC;
    state_0_reg : in STD_LOGIC;
    bypass_reg_rep_0 : in STD_LOGIC;
    ram_denied : in STD_LOGIC;
    xbar_auto_in_d_bits_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_size_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbypass_auto_in_1_a_bits_data : in STD_LOGIC_VECTOR ( 14 downto 0 );
    chiplink_auto_mbypass_out_a_bits_data : in STD_LOGIC_VECTOR ( 16 downto 0 );
    xbar_auto_in_d_bits_source : in STD_LOGIC_VECTOR ( 6 downto 0 );
    d_replace : in STD_LOGIC;
    xbar_auto_in_d_bits_opcode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cam_d_0_data_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_axi4_0_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    muxStateEarly_0 : in STD_LOGIC;
    \cam_d_0_data_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indexes_lo_7 : in STD_LOGIC;
    \cam_d_0_data_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indexes_lo_15 : in STD_LOGIC;
    \cam_d_0_data_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[20]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indexes_lo_23 : in STD_LOGIC;
    \cam_d_0_data_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[27]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indexes_lo_31 : in STD_LOGIC;
    \cam_d_0_data_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[33]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[35]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[36]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[37]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[38]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indexes_lo_39 : in STD_LOGIC;
    \cam_d_0_data_reg[40]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[41]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[42]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[43]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[44]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[45]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[46]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indexes_lo_47 : in STD_LOGIC;
    \cam_d_0_data_reg[48]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[49]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[50]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[51]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[52]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[53]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[54]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indexes_lo_55 : in STD_LOGIC;
    \cam_d_0_data_reg[56]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[57]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[58]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[59]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[61]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[62]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_d_0_data_reg[63]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_auto_mbypass_out_a_bits_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    resetn : in STD_LOGIC;
    full_reg_0 : in STD_LOGIC;
    \counter_3_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_3_reg[1]\ : in STD_LOGIC;
    \ram_opcode_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_param_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cam_d_0_data_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_TLWidthWidget_1 : entity is "FPGA_TLWidthWidget_1";
end meisha_chiplink_master_0_1_FPGA_TLWidthWidget_1;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_TLWidthWidget_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bundleOut_0_a_bits_data_rdata_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\ : STD_LOGIC;
  signal \^bundleout_0_a_bits_data_rdata_written_once\ : STD_LOGIC;
  signal bundleOut_0_a_bits_mask_lo_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^bundleout_0_a_bits_mask_rdata_0_reg[0]_0\ : STD_LOGIC;
  signal \^bundleout_0_a_bits_mask_rdata_written_once\ : STD_LOGIC;
  signal repeat_count_reg_n_0 : STD_LOGIC;
  signal \^repeat_sel_sel_sources_0\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_1\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_10\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_11\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_12\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_13\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_14\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_15\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_16\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_17\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_18\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_19\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_2\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_20\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_21\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_22\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_23\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_24\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_25\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_26\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_27\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_28\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_29\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_3\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_30\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_31\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_32\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_33\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_34\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_35\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_36\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_37\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_38\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_39\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_4\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_40\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_41\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_42\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_43\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_44\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_45\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_46\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_47\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_48\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_49\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_5\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_50\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_51\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_52\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_53\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_54\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_55\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_56\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_57\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_58\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_59\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_6\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_60\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_61\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_62\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_63\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_7\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_8\ : STD_LOGIC;
  signal \^repeat_sel_sel_sources_9\ : STD_LOGIC;
  signal repeated_repeater_n_82 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bundleOut_0_a_bits_mask_rdata_0[0]_i_1\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \bundleOut_0_a_bits_mask_rdata_0[1]_i_1\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \bundleOut_0_a_bits_mask_rdata_0[2]_i_1\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \bundleOut_0_a_bits_mask_rdata_0[3]_i_2\ : label is "soft_lutpair671";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \bundleOut_0_a_bits_data_rdata_0_reg[21]_0\ <= \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\;
  bundleOut_0_a_bits_data_rdata_written_once <= \^bundleout_0_a_bits_data_rdata_written_once\;
  \bundleOut_0_a_bits_mask_rdata_0_reg[0]_0\ <= \^bundleout_0_a_bits_mask_rdata_0_reg[0]_0\;
  bundleOut_0_a_bits_mask_rdata_written_once <= \^bundleout_0_a_bits_mask_rdata_written_once\;
  repeat_sel_sel_sources_0 <= \^repeat_sel_sel_sources_0\;
  repeat_sel_sel_sources_1 <= \^repeat_sel_sel_sources_1\;
  repeat_sel_sel_sources_10 <= \^repeat_sel_sel_sources_10\;
  repeat_sel_sel_sources_11 <= \^repeat_sel_sel_sources_11\;
  repeat_sel_sel_sources_12 <= \^repeat_sel_sel_sources_12\;
  repeat_sel_sel_sources_13 <= \^repeat_sel_sel_sources_13\;
  repeat_sel_sel_sources_14 <= \^repeat_sel_sel_sources_14\;
  repeat_sel_sel_sources_15 <= \^repeat_sel_sel_sources_15\;
  repeat_sel_sel_sources_16 <= \^repeat_sel_sel_sources_16\;
  repeat_sel_sel_sources_17 <= \^repeat_sel_sel_sources_17\;
  repeat_sel_sel_sources_18 <= \^repeat_sel_sel_sources_18\;
  repeat_sel_sel_sources_19 <= \^repeat_sel_sel_sources_19\;
  repeat_sel_sel_sources_2 <= \^repeat_sel_sel_sources_2\;
  repeat_sel_sel_sources_20 <= \^repeat_sel_sel_sources_20\;
  repeat_sel_sel_sources_21 <= \^repeat_sel_sel_sources_21\;
  repeat_sel_sel_sources_22 <= \^repeat_sel_sel_sources_22\;
  repeat_sel_sel_sources_23 <= \^repeat_sel_sel_sources_23\;
  repeat_sel_sel_sources_24 <= \^repeat_sel_sel_sources_24\;
  repeat_sel_sel_sources_25 <= \^repeat_sel_sel_sources_25\;
  repeat_sel_sel_sources_26 <= \^repeat_sel_sel_sources_26\;
  repeat_sel_sel_sources_27 <= \^repeat_sel_sel_sources_27\;
  repeat_sel_sel_sources_28 <= \^repeat_sel_sel_sources_28\;
  repeat_sel_sel_sources_29 <= \^repeat_sel_sel_sources_29\;
  repeat_sel_sel_sources_3 <= \^repeat_sel_sel_sources_3\;
  repeat_sel_sel_sources_30 <= \^repeat_sel_sel_sources_30\;
  repeat_sel_sel_sources_31 <= \^repeat_sel_sel_sources_31\;
  repeat_sel_sel_sources_32 <= \^repeat_sel_sel_sources_32\;
  repeat_sel_sel_sources_33 <= \^repeat_sel_sel_sources_33\;
  repeat_sel_sel_sources_34 <= \^repeat_sel_sel_sources_34\;
  repeat_sel_sel_sources_35 <= \^repeat_sel_sel_sources_35\;
  repeat_sel_sel_sources_36 <= \^repeat_sel_sel_sources_36\;
  repeat_sel_sel_sources_37 <= \^repeat_sel_sel_sources_37\;
  repeat_sel_sel_sources_38 <= \^repeat_sel_sel_sources_38\;
  repeat_sel_sel_sources_39 <= \^repeat_sel_sel_sources_39\;
  repeat_sel_sel_sources_4 <= \^repeat_sel_sel_sources_4\;
  repeat_sel_sel_sources_40 <= \^repeat_sel_sel_sources_40\;
  repeat_sel_sel_sources_41 <= \^repeat_sel_sel_sources_41\;
  repeat_sel_sel_sources_42 <= \^repeat_sel_sel_sources_42\;
  repeat_sel_sel_sources_43 <= \^repeat_sel_sel_sources_43\;
  repeat_sel_sel_sources_44 <= \^repeat_sel_sel_sources_44\;
  repeat_sel_sel_sources_45 <= \^repeat_sel_sel_sources_45\;
  repeat_sel_sel_sources_46 <= \^repeat_sel_sel_sources_46\;
  repeat_sel_sel_sources_47 <= \^repeat_sel_sel_sources_47\;
  repeat_sel_sel_sources_48 <= \^repeat_sel_sel_sources_48\;
  repeat_sel_sel_sources_49 <= \^repeat_sel_sel_sources_49\;
  repeat_sel_sel_sources_5 <= \^repeat_sel_sel_sources_5\;
  repeat_sel_sel_sources_50 <= \^repeat_sel_sel_sources_50\;
  repeat_sel_sel_sources_51 <= \^repeat_sel_sel_sources_51\;
  repeat_sel_sel_sources_52 <= \^repeat_sel_sel_sources_52\;
  repeat_sel_sel_sources_53 <= \^repeat_sel_sel_sources_53\;
  repeat_sel_sel_sources_54 <= \^repeat_sel_sel_sources_54\;
  repeat_sel_sel_sources_55 <= \^repeat_sel_sel_sources_55\;
  repeat_sel_sel_sources_56 <= \^repeat_sel_sel_sources_56\;
  repeat_sel_sel_sources_57 <= \^repeat_sel_sel_sources_57\;
  repeat_sel_sel_sources_58 <= \^repeat_sel_sel_sources_58\;
  repeat_sel_sel_sources_59 <= \^repeat_sel_sel_sources_59\;
  repeat_sel_sel_sources_6 <= \^repeat_sel_sel_sources_6\;
  repeat_sel_sel_sources_60 <= \^repeat_sel_sel_sources_60\;
  repeat_sel_sel_sources_61 <= \^repeat_sel_sel_sources_61\;
  repeat_sel_sel_sources_62 <= \^repeat_sel_sel_sources_62\;
  repeat_sel_sel_sources_63 <= \^repeat_sel_sel_sources_63\;
  repeat_sel_sel_sources_7 <= \^repeat_sel_sel_sources_7\;
  repeat_sel_sel_sources_8 <= \^repeat_sel_sel_sources_8\;
  repeat_sel_sel_sources_9 <= \^repeat_sel_sel_sources_9\;
\bundleOut_0_a_bits_data_rdata_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(0),
      Q => bundleOut_0_a_bits_data_rdata_0(0),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(10),
      Q => bundleOut_0_a_bits_data_rdata_0(10),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(11),
      Q => bundleOut_0_a_bits_data_rdata_0(11),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(12),
      Q => bundleOut_0_a_bits_data_rdata_0(12),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(13),
      Q => bundleOut_0_a_bits_data_rdata_0(13),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(14),
      Q => bundleOut_0_a_bits_data_rdata_0(14),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(15),
      Q => bundleOut_0_a_bits_data_rdata_0(15),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(16),
      Q => bundleOut_0_a_bits_data_rdata_0(16),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(17),
      Q => bundleOut_0_a_bits_data_rdata_0(17),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(18),
      Q => bundleOut_0_a_bits_data_rdata_0(18),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(19),
      Q => bundleOut_0_a_bits_data_rdata_0(19),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(1),
      Q => bundleOut_0_a_bits_data_rdata_0(1),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(20),
      Q => bundleOut_0_a_bits_data_rdata_0(20),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(21),
      Q => bundleOut_0_a_bits_data_rdata_0(21),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(22),
      Q => bundleOut_0_a_bits_data_rdata_0(22),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(23),
      Q => bundleOut_0_a_bits_data_rdata_0(23),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(24),
      Q => bundleOut_0_a_bits_data_rdata_0(24),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(25),
      Q => bundleOut_0_a_bits_data_rdata_0(25),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(26),
      Q => bundleOut_0_a_bits_data_rdata_0(26),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(27),
      Q => bundleOut_0_a_bits_data_rdata_0(27),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(28),
      Q => bundleOut_0_a_bits_data_rdata_0(28),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(29),
      Q => bundleOut_0_a_bits_data_rdata_0(29),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(2),
      Q => bundleOut_0_a_bits_data_rdata_0(2),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(30),
      Q => bundleOut_0_a_bits_data_rdata_0(30),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(31),
      Q => bundleOut_0_a_bits_data_rdata_0(31),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(3),
      Q => bundleOut_0_a_bits_data_rdata_0(3),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(4),
      Q => bundleOut_0_a_bits_data_rdata_0(4),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(5),
      Q => bundleOut_0_a_bits_data_rdata_0(5),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(6),
      Q => bundleOut_0_a_bits_data_rdata_0(6),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(7),
      Q => bundleOut_0_a_bits_data_rdata_0(7),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(8),
      Q => bundleOut_0_a_bits_data_rdata_0(8),
      R => '0'
    );
\bundleOut_0_a_bits_data_rdata_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \^d\(9),
      Q => bundleOut_0_a_bits_data_rdata_0(9),
      R => '0'
    );
bundleOut_0_a_bits_data_rdata_written_once_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \_GEN_4\,
      Q => \^bundleout_0_a_bits_data_rdata_written_once\,
      R => resetn_0
    );
\bundleOut_0_a_bits_mask_rdata_0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => chiplink_auto_mbypass_out_a_bits_mask(0),
      I1 => \^bundleout_0_a_bits_mask_rdata_0_reg[0]_0\,
      I2 => \^q\(0),
      O => bundleOut_0_a_bits_mask_lo_1(0)
    );
\bundleOut_0_a_bits_mask_rdata_0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => chiplink_auto_mbypass_out_a_bits_mask(1),
      I1 => \^bundleout_0_a_bits_mask_rdata_0_reg[0]_0\,
      I2 => \^q\(1),
      O => bundleOut_0_a_bits_mask_lo_1(1)
    );
\bundleOut_0_a_bits_mask_rdata_0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => chiplink_auto_mbypass_out_a_bits_mask(2),
      I1 => \^bundleout_0_a_bits_mask_rdata_0_reg[0]_0\,
      I2 => \^q\(2),
      O => bundleOut_0_a_bits_mask_lo_1(2)
    );
\bundleOut_0_a_bits_mask_rdata_0[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => chiplink_auto_mbypass_out_a_bits_mask(3),
      I1 => \^bundleout_0_a_bits_mask_rdata_0_reg[0]_0\,
      I2 => \^q\(3),
      O => bundleOut_0_a_bits_mask_lo_1(3)
    );
\bundleOut_0_a_bits_mask_rdata_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => bundleOut_0_a_bits_mask_lo_1(0),
      Q => \^q\(0),
      R => '0'
    );
\bundleOut_0_a_bits_mask_rdata_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => bundleOut_0_a_bits_mask_lo_1(1),
      Q => \^q\(1),
      R => '0'
    );
\bundleOut_0_a_bits_mask_rdata_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => bundleOut_0_a_bits_mask_lo_1(2),
      Q => \^q\(2),
      R => '0'
    );
\bundleOut_0_a_bits_mask_rdata_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => bundleOut_0_a_bits_mask_lo_1(3),
      Q => \^q\(3),
      R => '0'
    );
bundleOut_0_a_bits_mask_rdata_written_once_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \_GEN_6\,
      Q => \^bundleout_0_a_bits_mask_rdata_written_once\,
      R => resetn_0
    );
\cam_a_0_bits_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(0),
      I4 => bundleOut_0_a_bits_data_rdata_0(0),
      O => \^d\(0)
    );
\cam_a_0_bits_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF200000DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => mbypass_auto_in_1_a_bits_data(0),
      I4 => bypass_reg_rep,
      I5 => bundleOut_0_a_bits_data_rdata_0(10),
      O => \^d\(10)
    );
\cam_a_0_bits_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF200000DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => mbypass_auto_in_1_a_bits_data(1),
      I4 => bypass_reg_rep,
      I5 => bundleOut_0_a_bits_data_rdata_0(11),
      O => \^d\(11)
    );
\cam_a_0_bits_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF200000DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => mbypass_auto_in_1_a_bits_data(2),
      I4 => bypass_reg_rep,
      I5 => bundleOut_0_a_bits_data_rdata_0(12),
      O => \^d\(12)
    );
\cam_a_0_bits_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF200000DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => mbypass_auto_in_1_a_bits_data(3),
      I4 => bypass_reg_rep,
      I5 => bundleOut_0_a_bits_data_rdata_0(13),
      O => \^d\(13)
    );
\cam_a_0_bits_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(10),
      I4 => bundleOut_0_a_bits_data_rdata_0(14),
      O => \^d\(14)
    );
\cam_a_0_bits_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(11),
      I4 => bundleOut_0_a_bits_data_rdata_0(15),
      O => \^d\(15)
    );
\cam_a_0_bits_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(12),
      I4 => bundleOut_0_a_bits_data_rdata_0(16),
      O => \^d\(16)
    );
\cam_a_0_bits_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(13),
      I4 => bundleOut_0_a_bits_data_rdata_0(17),
      O => \^d\(17)
    );
\cam_a_0_bits_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(14),
      I4 => bundleOut_0_a_bits_data_rdata_0(18),
      O => \^d\(18)
    );
\cam_a_0_bits_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(15),
      I4 => bundleOut_0_a_bits_data_rdata_0(19),
      O => \^d\(19)
    );
\cam_a_0_bits_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(1),
      I4 => bundleOut_0_a_bits_data_rdata_0(1),
      O => \^d\(1)
    );
\cam_a_0_bits_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(16),
      I4 => bundleOut_0_a_bits_data_rdata_0(20),
      O => \^d\(20)
    );
\cam_a_0_bits_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF200000DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => mbypass_auto_in_1_a_bits_data(4),
      I4 => bypass_reg_rep,
      I5 => bundleOut_0_a_bits_data_rdata_0(21),
      O => \^d\(21)
    );
\cam_a_0_bits_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF200000DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => mbypass_auto_in_1_a_bits_data(5),
      I4 => bypass_reg_rep,
      I5 => bundleOut_0_a_bits_data_rdata_0(22),
      O => \^d\(22)
    );
\cam_a_0_bits_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF200000DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => mbypass_auto_in_1_a_bits_data(6),
      I4 => bypass_reg_rep,
      I5 => bundleOut_0_a_bits_data_rdata_0(23),
      O => \^d\(23)
    );
\cam_a_0_bits_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF200000DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => mbypass_auto_in_1_a_bits_data(7),
      I4 => bypass_reg_rep,
      I5 => bundleOut_0_a_bits_data_rdata_0(24),
      O => \^d\(24)
    );
\cam_a_0_bits_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF200000DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => mbypass_auto_in_1_a_bits_data(8),
      I4 => bypass_reg_rep,
      I5 => bundleOut_0_a_bits_data_rdata_0(25),
      O => \^d\(25)
    );
\cam_a_0_bits_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF200000DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => mbypass_auto_in_1_a_bits_data(9),
      I4 => bypass_reg_rep,
      I5 => bundleOut_0_a_bits_data_rdata_0(26),
      O => \^d\(26)
    );
\cam_a_0_bits_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF200000DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => mbypass_auto_in_1_a_bits_data(10),
      I4 => bypass_reg_rep,
      I5 => bundleOut_0_a_bits_data_rdata_0(27),
      O => \^d\(27)
    );
\cam_a_0_bits_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF200000DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => mbypass_auto_in_1_a_bits_data(11),
      I4 => bypass_reg_rep,
      I5 => bundleOut_0_a_bits_data_rdata_0(28),
      O => \^d\(28)
    );
\cam_a_0_bits_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF200000DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => mbypass_auto_in_1_a_bits_data(12),
      I4 => bypass_reg_rep,
      I5 => bundleOut_0_a_bits_data_rdata_0(29),
      O => \^d\(29)
    );
\cam_a_0_bits_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(2),
      I4 => bundleOut_0_a_bits_data_rdata_0(2),
      O => \^d\(2)
    );
\cam_a_0_bits_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF200000DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => mbypass_auto_in_1_a_bits_data(13),
      I4 => bypass_reg_rep,
      I5 => bundleOut_0_a_bits_data_rdata_0(30),
      O => \^d\(30)
    );
\cam_a_0_bits_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF200000DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => mbypass_auto_in_1_a_bits_data(14),
      I4 => bypass_reg_rep,
      I5 => bundleOut_0_a_bits_data_rdata_0(31),
      O => \^d\(31)
    );
\cam_a_0_bits_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(3),
      I4 => bundleOut_0_a_bits_data_rdata_0(3),
      O => \^d\(3)
    );
\cam_a_0_bits_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(4),
      I4 => bundleOut_0_a_bits_data_rdata_0(4),
      O => \^d\(4)
    );
\cam_a_0_bits_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(5),
      I4 => bundleOut_0_a_bits_data_rdata_0(5),
      O => \^d\(5)
    );
\cam_a_0_bits_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(6),
      I4 => bundleOut_0_a_bits_data_rdata_0(6),
      O => \^d\(6)
    );
\cam_a_0_bits_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(7),
      I4 => bundleOut_0_a_bits_data_rdata_0(7),
      O => \^d\(7)
    );
\cam_a_0_bits_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(8),
      I4 => bundleOut_0_a_bits_data_rdata_0(8),
      O => \^d\(8)
    );
\cam_a_0_bits_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => \^bundleout_0_a_bits_data_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      I3 => chiplink_auto_mbypass_out_a_bits_data(9),
      I4 => bundleOut_0_a_bits_data_rdata_0(9),
      O => \^d\(9)
    );
\cam_a_0_bits_mask[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^bundleout_0_a_bits_mask_rdata_written_once\,
      I1 => bypass_reg_rep_0,
      I2 => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      O => \^bundleout_0_a_bits_mask_rdata_0_reg[0]_0\
    );
count_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_1_reg_0,
      Q => count_1,
      R => '0'
    );
count_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_reg_0,
      Q => \^bundleout_0_a_bits_data_rdata_0_reg[21]_0\,
      R => '0'
    );
repeat_count_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeated_repeater_n_82,
      Q => repeat_count_reg_n_0,
      R => '0'
    );
repeat_sel_sel_sources_0_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_0_reg_0,
      Q => \^repeat_sel_sel_sources_0\,
      R => '0'
    );
repeat_sel_sel_sources_10_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_10_reg_0,
      Q => \^repeat_sel_sel_sources_10\,
      R => '0'
    );
repeat_sel_sel_sources_11_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_11_reg_0,
      Q => \^repeat_sel_sel_sources_11\,
      R => '0'
    );
repeat_sel_sel_sources_12_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_12_reg_0,
      Q => \^repeat_sel_sel_sources_12\,
      R => '0'
    );
repeat_sel_sel_sources_13_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_13_reg_0,
      Q => \^repeat_sel_sel_sources_13\,
      R => '0'
    );
repeat_sel_sel_sources_14_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_14_reg_0,
      Q => \^repeat_sel_sel_sources_14\,
      R => '0'
    );
repeat_sel_sel_sources_15_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_15_reg_0,
      Q => \^repeat_sel_sel_sources_15\,
      R => '0'
    );
repeat_sel_sel_sources_16_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_16_reg_0,
      Q => \^repeat_sel_sel_sources_16\,
      R => '0'
    );
repeat_sel_sel_sources_17_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_17_reg_0,
      Q => \^repeat_sel_sel_sources_17\,
      R => '0'
    );
repeat_sel_sel_sources_18_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_18_reg_0,
      Q => \^repeat_sel_sel_sources_18\,
      R => '0'
    );
repeat_sel_sel_sources_19_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_19_reg_0,
      Q => \^repeat_sel_sel_sources_19\,
      R => '0'
    );
repeat_sel_sel_sources_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_1_reg_0,
      Q => \^repeat_sel_sel_sources_1\,
      R => '0'
    );
repeat_sel_sel_sources_20_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_20_reg_0,
      Q => \^repeat_sel_sel_sources_20\,
      R => '0'
    );
repeat_sel_sel_sources_21_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_21_reg_0,
      Q => \^repeat_sel_sel_sources_21\,
      R => '0'
    );
repeat_sel_sel_sources_22_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_22_reg_0,
      Q => \^repeat_sel_sel_sources_22\,
      R => '0'
    );
repeat_sel_sel_sources_23_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_23_reg_0,
      Q => \^repeat_sel_sel_sources_23\,
      R => '0'
    );
repeat_sel_sel_sources_24_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_24_reg_0,
      Q => \^repeat_sel_sel_sources_24\,
      R => '0'
    );
repeat_sel_sel_sources_25_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_25_reg_0,
      Q => \^repeat_sel_sel_sources_25\,
      R => '0'
    );
repeat_sel_sel_sources_26_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_26_reg_0,
      Q => \^repeat_sel_sel_sources_26\,
      R => '0'
    );
repeat_sel_sel_sources_27_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_27_reg_0,
      Q => \^repeat_sel_sel_sources_27\,
      R => '0'
    );
repeat_sel_sel_sources_28_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_28_reg_0,
      Q => \^repeat_sel_sel_sources_28\,
      R => '0'
    );
repeat_sel_sel_sources_29_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_29_reg_0,
      Q => \^repeat_sel_sel_sources_29\,
      R => '0'
    );
repeat_sel_sel_sources_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_2_reg_0,
      Q => \^repeat_sel_sel_sources_2\,
      R => '0'
    );
repeat_sel_sel_sources_30_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_30_reg_0,
      Q => \^repeat_sel_sel_sources_30\,
      R => '0'
    );
repeat_sel_sel_sources_31_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_31_reg_0,
      Q => \^repeat_sel_sel_sources_31\,
      R => '0'
    );
repeat_sel_sel_sources_32_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_32_reg_0,
      Q => \^repeat_sel_sel_sources_32\,
      R => '0'
    );
repeat_sel_sel_sources_33_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_33_reg_0,
      Q => \^repeat_sel_sel_sources_33\,
      R => '0'
    );
repeat_sel_sel_sources_34_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_34_reg_0,
      Q => \^repeat_sel_sel_sources_34\,
      R => '0'
    );
repeat_sel_sel_sources_35_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_35_reg_0,
      Q => \^repeat_sel_sel_sources_35\,
      R => '0'
    );
repeat_sel_sel_sources_36_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_36_reg_0,
      Q => \^repeat_sel_sel_sources_36\,
      R => '0'
    );
repeat_sel_sel_sources_37_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_37_reg_0,
      Q => \^repeat_sel_sel_sources_37\,
      R => '0'
    );
repeat_sel_sel_sources_38_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_38_reg_0,
      Q => \^repeat_sel_sel_sources_38\,
      R => '0'
    );
repeat_sel_sel_sources_39_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_39_reg_0,
      Q => \^repeat_sel_sel_sources_39\,
      R => '0'
    );
repeat_sel_sel_sources_3_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_3_reg_0,
      Q => \^repeat_sel_sel_sources_3\,
      R => '0'
    );
repeat_sel_sel_sources_40_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_40_reg_0,
      Q => \^repeat_sel_sel_sources_40\,
      R => '0'
    );
repeat_sel_sel_sources_41_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_41_reg_0,
      Q => \^repeat_sel_sel_sources_41\,
      R => '0'
    );
repeat_sel_sel_sources_42_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_42_reg_0,
      Q => \^repeat_sel_sel_sources_42\,
      R => '0'
    );
repeat_sel_sel_sources_43_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_43_reg_0,
      Q => \^repeat_sel_sel_sources_43\,
      R => '0'
    );
repeat_sel_sel_sources_44_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_44_reg_0,
      Q => \^repeat_sel_sel_sources_44\,
      R => '0'
    );
repeat_sel_sel_sources_45_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_45_reg_0,
      Q => \^repeat_sel_sel_sources_45\,
      R => '0'
    );
repeat_sel_sel_sources_46_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_46_reg_0,
      Q => \^repeat_sel_sel_sources_46\,
      R => '0'
    );
repeat_sel_sel_sources_47_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_47_reg_0,
      Q => \^repeat_sel_sel_sources_47\,
      R => '0'
    );
repeat_sel_sel_sources_48_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_48_reg_0,
      Q => \^repeat_sel_sel_sources_48\,
      R => '0'
    );
repeat_sel_sel_sources_49_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_49_reg_0,
      Q => \^repeat_sel_sel_sources_49\,
      R => '0'
    );
repeat_sel_sel_sources_4_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_4_reg_0,
      Q => \^repeat_sel_sel_sources_4\,
      R => '0'
    );
repeat_sel_sel_sources_50_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_50_reg_0,
      Q => \^repeat_sel_sel_sources_50\,
      R => '0'
    );
repeat_sel_sel_sources_51_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_51_reg_0,
      Q => \^repeat_sel_sel_sources_51\,
      R => '0'
    );
repeat_sel_sel_sources_52_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_52_reg_0,
      Q => \^repeat_sel_sel_sources_52\,
      R => '0'
    );
repeat_sel_sel_sources_53_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_53_reg_0,
      Q => \^repeat_sel_sel_sources_53\,
      R => '0'
    );
repeat_sel_sel_sources_54_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_54_reg_0,
      Q => \^repeat_sel_sel_sources_54\,
      R => '0'
    );
repeat_sel_sel_sources_55_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_55_reg_0,
      Q => \^repeat_sel_sel_sources_55\,
      R => '0'
    );
repeat_sel_sel_sources_56_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_56_reg_0,
      Q => \^repeat_sel_sel_sources_56\,
      R => '0'
    );
repeat_sel_sel_sources_57_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_57_reg_0,
      Q => \^repeat_sel_sel_sources_57\,
      R => '0'
    );
repeat_sel_sel_sources_58_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_58_reg_0,
      Q => \^repeat_sel_sel_sources_58\,
      R => '0'
    );
repeat_sel_sel_sources_59_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_59_reg_0,
      Q => \^repeat_sel_sel_sources_59\,
      R => '0'
    );
repeat_sel_sel_sources_5_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_5_reg_0,
      Q => \^repeat_sel_sel_sources_5\,
      R => '0'
    );
repeat_sel_sel_sources_60_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_60_reg_0,
      Q => \^repeat_sel_sel_sources_60\,
      R => '0'
    );
repeat_sel_sel_sources_61_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_61_reg_0,
      Q => \^repeat_sel_sel_sources_61\,
      R => '0'
    );
repeat_sel_sel_sources_62_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_62_reg_0,
      Q => \^repeat_sel_sel_sources_62\,
      R => '0'
    );
repeat_sel_sel_sources_63_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_63_reg_0,
      Q => \^repeat_sel_sel_sources_63\,
      R => '0'
    );
repeat_sel_sel_sources_6_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_6_reg_0,
      Q => \^repeat_sel_sel_sources_6\,
      R => '0'
    );
repeat_sel_sel_sources_7_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_7_reg_0,
      Q => \^repeat_sel_sel_sources_7\,
      R => '0'
    );
repeat_sel_sel_sources_8_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_8_reg_0,
      Q => \^repeat_sel_sel_sources_8\,
      R => '0'
    );
repeat_sel_sel_sources_9_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeat_sel_sel_sources_9_reg_0,
      Q => \^repeat_sel_sel_sources_9\,
      R => '0'
    );
repeated_repeater: entity work.meisha_chiplink_master_0_1_FPGA_Repeater_2
     port map (
      atomics_auto_in_d_bits_denied => atomics_auto_in_d_bits_denied,
      bypass_reg_rep => bypass_reg_rep,
      \cam_d_0_data_reg[0]\(0) => \cam_d_0_data_reg[0]\(0),
      \cam_d_0_data_reg[10]\(0) => \cam_d_0_data_reg[10]\(0),
      \cam_d_0_data_reg[11]\(0) => \cam_d_0_data_reg[11]\(0),
      \cam_d_0_data_reg[12]\(0) => \cam_d_0_data_reg[12]\(0),
      \cam_d_0_data_reg[13]\(0) => \cam_d_0_data_reg[13]\(0),
      \cam_d_0_data_reg[14]\(0) => \cam_d_0_data_reg[14]\(0),
      \cam_d_0_data_reg[16]\(0) => \cam_d_0_data_reg[16]\(0),
      \cam_d_0_data_reg[17]\(0) => \cam_d_0_data_reg[17]\(0),
      \cam_d_0_data_reg[18]\(0) => \cam_d_0_data_reg[18]\(0),
      \cam_d_0_data_reg[19]\(0) => \cam_d_0_data_reg[19]\(0),
      \cam_d_0_data_reg[1]\(0) => \cam_d_0_data_reg[1]\(0),
      \cam_d_0_data_reg[20]\(0) => \cam_d_0_data_reg[20]\(0),
      \cam_d_0_data_reg[21]\(0) => \cam_d_0_data_reg[21]\(0),
      \cam_d_0_data_reg[22]\(0) => \cam_d_0_data_reg[22]\(0),
      \cam_d_0_data_reg[24]\(0) => \cam_d_0_data_reg[24]\(0),
      \cam_d_0_data_reg[25]\(0) => \cam_d_0_data_reg[25]\(0),
      \cam_d_0_data_reg[26]\(0) => \cam_d_0_data_reg[26]\(0),
      \cam_d_0_data_reg[27]\(0) => \cam_d_0_data_reg[27]\(0),
      \cam_d_0_data_reg[28]\(0) => \cam_d_0_data_reg[28]\(0),
      \cam_d_0_data_reg[29]\(0) => \cam_d_0_data_reg[29]\(0),
      \cam_d_0_data_reg[2]\(0) => \cam_d_0_data_reg[2]\(0),
      \cam_d_0_data_reg[30]\(0) => \cam_d_0_data_reg[30]\(0),
      \cam_d_0_data_reg[32]\(0) => \cam_d_0_data_reg[32]\(0),
      \cam_d_0_data_reg[33]\(0) => \cam_d_0_data_reg[33]\(0),
      \cam_d_0_data_reg[34]\(0) => \cam_d_0_data_reg[34]\(0),
      \cam_d_0_data_reg[35]\(0) => \cam_d_0_data_reg[35]\(0),
      \cam_d_0_data_reg[36]\(0) => \cam_d_0_data_reg[36]\(0),
      \cam_d_0_data_reg[37]\(0) => \cam_d_0_data_reg[37]\(0),
      \cam_d_0_data_reg[38]\(0) => \cam_d_0_data_reg[38]\(0),
      \cam_d_0_data_reg[3]\(0) => \cam_d_0_data_reg[3]\(0),
      \cam_d_0_data_reg[40]\(0) => \cam_d_0_data_reg[40]\(0),
      \cam_d_0_data_reg[41]\(0) => \cam_d_0_data_reg[41]\(0),
      \cam_d_0_data_reg[42]\(0) => \cam_d_0_data_reg[42]\(0),
      \cam_d_0_data_reg[43]\(0) => \cam_d_0_data_reg[43]\(0),
      \cam_d_0_data_reg[44]\(0) => \cam_d_0_data_reg[44]\(0),
      \cam_d_0_data_reg[45]\(0) => \cam_d_0_data_reg[45]\(0),
      \cam_d_0_data_reg[46]\(0) => \cam_d_0_data_reg[46]\(0),
      \cam_d_0_data_reg[48]\(0) => \cam_d_0_data_reg[48]\(0),
      \cam_d_0_data_reg[49]\(0) => \cam_d_0_data_reg[49]\(0),
      \cam_d_0_data_reg[4]\(0) => \cam_d_0_data_reg[4]\(0),
      \cam_d_0_data_reg[50]\(0) => \cam_d_0_data_reg[50]\(0),
      \cam_d_0_data_reg[51]\(0) => \cam_d_0_data_reg[51]\(0),
      \cam_d_0_data_reg[52]\(0) => \cam_d_0_data_reg[52]\(0),
      \cam_d_0_data_reg[53]\(0) => \cam_d_0_data_reg[53]\(0),
      \cam_d_0_data_reg[54]\(0) => \cam_d_0_data_reg[54]\(0),
      \cam_d_0_data_reg[56]\(0) => \cam_d_0_data_reg[56]\(0),
      \cam_d_0_data_reg[57]\(0) => \cam_d_0_data_reg[57]\(0),
      \cam_d_0_data_reg[58]\(0) => \cam_d_0_data_reg[58]\(0),
      \cam_d_0_data_reg[59]\(0) => \cam_d_0_data_reg[59]\(0),
      \cam_d_0_data_reg[5]\(0) => \cam_d_0_data_reg[5]\(0),
      \cam_d_0_data_reg[60]\(0) => \cam_d_0_data_reg[60]\(0),
      \cam_d_0_data_reg[61]\(0) => \cam_d_0_data_reg[61]\(0),
      \cam_d_0_data_reg[62]\(0) => \cam_d_0_data_reg[62]\(0),
      \cam_d_0_data_reg[63]\(0) => \cam_d_0_data_reg[63]\(0),
      \cam_d_0_data_reg[63]_0\(31 downto 0) => \cam_d_0_data_reg[63]_0\(31 downto 0),
      \cam_d_0_data_reg[6]\(0) => \cam_d_0_data_reg[6]\(0),
      \cam_d_0_data_reg[8]\(0) => \cam_d_0_data_reg[8]\(0),
      \cam_d_0_data_reg[9]\(0) => \cam_d_0_data_reg[9]\(0),
      chiplink_auto_mbypass_out_d_bits_denied => chiplink_auto_mbypass_out_d_bits_denied,
      chiplink_auto_mbypass_out_d_bits_size(0) => chiplink_auto_mbypass_out_d_bits_size(2),
      clk => clk,
      \counter_3_reg[0]\ => \counter_3_reg[0]\,
      \counter_3_reg[1]\ => \counter_3_reg[1]\,
      \counter_3_reg[2]\ => \counter_3_reg[2]\,
      \counter_3_reg[2]_0\(0) => \counter_3_reg[2]_0\(0),
      \counter_3_reg[3]\(1 downto 0) => \counter_3_reg[3]\(1 downto 0),
      d_io_deq_bits_denied => d_io_deq_bits_denied,
      d_replace => d_replace,
      \elts_1_beats_reg[0]\(0) => \elts_1_beats_reg[0]\(0),
      full_reg_0 => full_reg,
      full_reg_1 => full_reg_0,
      indexes_lo_15 => indexes_lo_15,
      indexes_lo_23 => indexes_lo_23,
      indexes_lo_31 => indexes_lo_31,
      indexes_lo_39 => indexes_lo_39,
      indexes_lo_47 => indexes_lo_47,
      indexes_lo_55 => indexes_lo_55,
      indexes_lo_7 => indexes_lo_7,
      io_axi4_0_rdata(63 downto 0) => io_axi4_0_rdata(63 downto 0),
      maybe_full => maybe_full,
      muxStateEarly_0 => muxStateEarly_0,
      \ram_data_reg[31]\(31 downto 0) => \ram_data_reg[31]\(31 downto 0),
      \ram_data_reg[31]_0\(29 downto 0) => \ram_data_reg[31]_0\(29 downto 0),
      \ram_data_reg[31]_1\ => repeat_index,
      ram_denied => ram_denied,
      \ram_opcode_reg[0]\ => \ram_opcode_reg[2]\(0),
      \ram_opcode_reg[1]\(2 downto 0) => \ram_opcode_reg[1]\(2 downto 0),
      \ram_opcode_reg[2]\(1 downto 0) => \ram_opcode_reg[2]\(2 downto 1),
      \ram_param_reg[1]\(1 downto 0) => \ram_param_reg[1]\(1 downto 0),
      \ram_param_reg[1]_0\(1 downto 0) => \ram_param_reg[1]_0\(1 downto 0),
      \ram_size_reg[0]\ => chiplink_auto_mbypass_out_d_bits_size(0),
      \ram_size_reg[1]\ => chiplink_auto_mbypass_out_d_bits_size(1),
      \ram_size_reg[2]\(0) => \ram_size_reg[2]\(0),
      \ram_source_reg[0]\ => full,
      \ram_source_reg[5]\(5 downto 0) => \ram_source_reg[5]\(5 downto 0),
      repeat_count_reg => repeat_count_reg_0,
      repeat_count_reg_0 => repeated_repeater_n_82,
      repeat_count_reg_1 => repeat_count_reg_n_0,
      repeat_sel_sel_sources_0 => \^repeat_sel_sel_sources_0\,
      repeat_sel_sel_sources_1 => \^repeat_sel_sel_sources_1\,
      repeat_sel_sel_sources_10 => \^repeat_sel_sel_sources_10\,
      repeat_sel_sel_sources_11 => \^repeat_sel_sel_sources_11\,
      repeat_sel_sel_sources_12 => \^repeat_sel_sel_sources_12\,
      repeat_sel_sel_sources_13 => \^repeat_sel_sel_sources_13\,
      repeat_sel_sel_sources_14 => \^repeat_sel_sel_sources_14\,
      repeat_sel_sel_sources_15 => \^repeat_sel_sel_sources_15\,
      repeat_sel_sel_sources_16 => \^repeat_sel_sel_sources_16\,
      repeat_sel_sel_sources_17 => \^repeat_sel_sel_sources_17\,
      repeat_sel_sel_sources_18 => \^repeat_sel_sel_sources_18\,
      repeat_sel_sel_sources_19 => \^repeat_sel_sel_sources_19\,
      repeat_sel_sel_sources_2 => \^repeat_sel_sel_sources_2\,
      repeat_sel_sel_sources_20 => \^repeat_sel_sel_sources_20\,
      repeat_sel_sel_sources_21 => \^repeat_sel_sel_sources_21\,
      repeat_sel_sel_sources_22 => \^repeat_sel_sel_sources_22\,
      repeat_sel_sel_sources_23 => \^repeat_sel_sel_sources_23\,
      repeat_sel_sel_sources_24 => \^repeat_sel_sel_sources_24\,
      repeat_sel_sel_sources_25 => \^repeat_sel_sel_sources_25\,
      repeat_sel_sel_sources_26 => \^repeat_sel_sel_sources_26\,
      repeat_sel_sel_sources_27 => \^repeat_sel_sel_sources_27\,
      repeat_sel_sel_sources_28 => \^repeat_sel_sel_sources_28\,
      repeat_sel_sel_sources_29 => \^repeat_sel_sel_sources_29\,
      repeat_sel_sel_sources_3 => \^repeat_sel_sel_sources_3\,
      repeat_sel_sel_sources_30 => \^repeat_sel_sel_sources_30\,
      repeat_sel_sel_sources_31 => \^repeat_sel_sel_sources_31\,
      repeat_sel_sel_sources_32 => \^repeat_sel_sel_sources_32\,
      repeat_sel_sel_sources_33 => \^repeat_sel_sel_sources_33\,
      repeat_sel_sel_sources_34 => \^repeat_sel_sel_sources_34\,
      repeat_sel_sel_sources_35 => \^repeat_sel_sel_sources_35\,
      repeat_sel_sel_sources_36 => \^repeat_sel_sel_sources_36\,
      repeat_sel_sel_sources_37 => \^repeat_sel_sel_sources_37\,
      repeat_sel_sel_sources_38 => \^repeat_sel_sel_sources_38\,
      repeat_sel_sel_sources_39 => \^repeat_sel_sel_sources_39\,
      repeat_sel_sel_sources_4 => \^repeat_sel_sel_sources_4\,
      repeat_sel_sel_sources_40 => \^repeat_sel_sel_sources_40\,
      repeat_sel_sel_sources_41 => \^repeat_sel_sel_sources_41\,
      repeat_sel_sel_sources_42 => \^repeat_sel_sel_sources_42\,
      repeat_sel_sel_sources_43 => \^repeat_sel_sel_sources_43\,
      repeat_sel_sel_sources_44 => \^repeat_sel_sel_sources_44\,
      repeat_sel_sel_sources_45 => \^repeat_sel_sel_sources_45\,
      repeat_sel_sel_sources_46 => \^repeat_sel_sel_sources_46\,
      repeat_sel_sel_sources_47 => \^repeat_sel_sel_sources_47\,
      repeat_sel_sel_sources_48 => \^repeat_sel_sel_sources_48\,
      repeat_sel_sel_sources_49 => \^repeat_sel_sel_sources_49\,
      repeat_sel_sel_sources_5 => \^repeat_sel_sel_sources_5\,
      repeat_sel_sel_sources_50 => \^repeat_sel_sel_sources_50\,
      repeat_sel_sel_sources_51 => \^repeat_sel_sel_sources_51\,
      repeat_sel_sel_sources_52 => \^repeat_sel_sel_sources_52\,
      repeat_sel_sel_sources_53 => \^repeat_sel_sel_sources_53\,
      repeat_sel_sel_sources_54 => \^repeat_sel_sel_sources_54\,
      repeat_sel_sel_sources_55 => \^repeat_sel_sel_sources_55\,
      repeat_sel_sel_sources_56 => \^repeat_sel_sel_sources_56\,
      repeat_sel_sel_sources_57 => \^repeat_sel_sel_sources_57\,
      repeat_sel_sel_sources_58 => \^repeat_sel_sel_sources_58\,
      repeat_sel_sel_sources_59 => \^repeat_sel_sel_sources_59\,
      repeat_sel_sel_sources_6 => \^repeat_sel_sel_sources_6\,
      repeat_sel_sel_sources_60 => \^repeat_sel_sel_sources_60\,
      repeat_sel_sel_sources_61 => \^repeat_sel_sel_sources_61\,
      repeat_sel_sel_sources_62 => \^repeat_sel_sel_sources_62\,
      repeat_sel_sel_sources_63 => \^repeat_sel_sel_sources_63\,
      repeat_sel_sel_sources_7 => \^repeat_sel_sel_sources_7\,
      repeat_sel_sel_sources_8 => \^repeat_sel_sel_sources_8\,
      repeat_sel_sel_sources_9 => \^repeat_sel_sel_sources_9\,
      resetn => resetn,
      state_0_reg => state_0_reg,
      xbar_auto_in_d_bits_opcode(2 downto 0) => xbar_auto_in_d_bits_opcode(2 downto 0),
      xbar_auto_in_d_bits_size(2 downto 0) => xbar_auto_in_d_bits_size(2 downto 0),
      xbar_auto_in_d_bits_source(6 downto 0) => xbar_auto_in_d_bits_source(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_TLWidthWidget_2 is
  port (
    saved_param : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \saved_param_reg[1]\ : out STD_LOGIC;
    saved_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    full : out STD_LOGIC;
    full_0 : out STD_LOGIC;
    saved_opcode : out STD_LOGIC_VECTOR ( 0 to 0 );
    count : out STD_LOGIC;
    repeat_count_reg_0 : out STD_LOGIC;
    repeat_count_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_size_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_opcode_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_source_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_source_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    saved_source : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bypass_reg_rep : in STD_LOGIC;
    mbypass_auto_in_1_c_bits_param : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \r_2_reg[0]\ : in STD_LOGIC;
    \cdc_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cdc_reg_reg[10]\ : in STD_LOGIC;
    \r_1_reg[0]\ : in STD_LOGIC;
    count_reg_0 : in STD_LOGIC;
    repeat_count_1_reg_0 : in STD_LOGIC;
    maybe_full_reg : in STD_LOGIC;
    repeat_count_1_reg_1 : in STD_LOGIC;
    hints_auto_in_c_valid : in STD_LOGIC;
    resetn : in STD_LOGIC;
    maybe_full : in STD_LOGIC;
    repeat_count_reg_1 : in STD_LOGIC;
    repeat_count_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    state_1_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cam_a_0_bits_source_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    xbar_auto_out_1_a_valid : in STD_LOGIC;
    maybe_full_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbypass_auto_in_1_c_bits_source : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_TLWidthWidget_2 : entity is "FPGA_TLWidthWidget_2";
end meisha_chiplink_master_0_1_FPGA_TLWidthWidget_2;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_TLWidthWidget_2 is
  signal \^repeat_count_1\ : STD_LOGIC;
  signal \^repeat_count_reg_0\ : STD_LOGIC;
  signal repeated_repeater_1_n_9 : STD_LOGIC;
  signal repeated_repeater_n_11 : STD_LOGIC;
begin
  repeat_count_1 <= \^repeat_count_1\;
  repeat_count_reg_0 <= \^repeat_count_reg_0\;
count_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_reg_0,
      Q => count,
      R => '0'
    );
repeat_count_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeated_repeater_1_n_9,
      Q => \^repeat_count_1\,
      R => '0'
    );
repeat_count_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => repeated_repeater_n_11,
      Q => \^repeat_count_reg_0\,
      R => '0'
    );
repeated_repeater: entity work.meisha_chiplink_master_0_1_FPGA_Repeater_4
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \cam_a_0_bits_source_reg[6]\(6 downto 0) => \cam_a_0_bits_source_reg[6]\(6 downto 0),
      clk => clk,
      full_reg_0 => full,
      maybe_full => maybe_full,
      maybe_full_reg(0) => maybe_full_reg_0(0),
      \ram_opcode_reg[2]\(2 downto 0) => \ram_opcode_reg[2]\(2 downto 0),
      \ram_size_reg[2]\(2 downto 0) => \ram_size_reg[2]\(2 downto 0),
      \ram_source_reg[0]\(0) => \ram_source_reg[0]\(0),
      \ram_source_reg[6]\(3 downto 0) => \ram_source_reg[6]\(3 downto 0),
      repeat_count_reg => repeated_repeater_n_11,
      repeat_count_reg_0 => \^repeat_count_reg_0\,
      repeat_count_reg_1 => repeat_count_reg_1,
      repeat_count_reg_2 => repeat_count_reg_2,
      resetn => resetn,
      state_1_reg(2 downto 0) => state_1_reg(2 downto 0),
      xbar_auto_out_1_a_valid => xbar_auto_out_1_a_valid
    );
repeated_repeater_1: entity work.meisha_chiplink_master_0_1_FPGA_Repeater_5
     port map (
      E(0) => E(0),
      bypass_reg_rep => bypass_reg_rep,
      \cdc_reg_reg[10]\ => \cdc_reg_reg[10]\,
      \cdc_reg_reg[11]\(1 downto 0) => \cdc_reg_reg[11]\(1 downto 0),
      clk => clk,
      hints_auto_in_c_valid => hints_auto_in_c_valid,
      maybe_full_reg => maybe_full_reg,
      mbypass_auto_in_1_c_bits_param(0) => mbypass_auto_in_1_c_bits_param(0),
      mbypass_auto_in_1_c_bits_source(2 downto 0) => mbypass_auto_in_1_c_bits_source(2 downto 0),
      \r_1_reg[0]\ => \r_1_reg[0]\,
      \r_2_reg[0]\ => \r_2_reg[0]\,
      \ram_source_reg[1]\ => full_0,
      repeat_count_1 => \^repeat_count_1\,
      repeat_count_1_reg => repeated_repeater_1_n_9,
      repeat_count_1_reg_0 => repeat_count_1_reg_0,
      repeat_count_1_reg_1 => repeat_count_1_reg_1,
      resetn => resetn,
      saved_opcode(0) => saved_opcode(0),
      saved_param(1 downto 0) => saved_param(1 downto 0),
      \saved_param_reg[1]_0\ => \saved_param_reg[1]\,
      saved_size(2 downto 0) => saved_size(2 downto 0),
      saved_source(2 downto 0) => saved_source(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_1 is
  port (
    valid_reg : out STD_LOGIC;
    rx_io_bridx : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cdc_reg_reg[12]\ : out STD_LOGIC;
    \ridx_gray_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_last_count_reg[2]\ : out STD_LOGIC;
    \q_last_count_reg[3]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_last_count_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_last_count_reg[0]\ : out STD_LOGIC;
    \q_last_count_reg[4]\ : out STD_LOGIC;
    \q_last_count_reg[1]\ : out STD_LOGIC;
    rx_io_bwidx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    source_valid_io_out : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \q_last_count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_last_count_reg[2]_0\ : in STD_LOGIC;
    \q_last_count_reg[4]_1\ : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sync_0_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_1 : entity is "FPGA_AsyncQueueSink";
end meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_1;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cdc_reg_reg[12]\ : STD_LOGIC;
  signal io_deq_bits_deq_bits_reg_io_en : STD_LOGIC;
  signal io_deq_bits_deq_bits_reg_n_0 : STD_LOGIC;
  signal io_deq_bits_deq_bits_reg_n_1 : STD_LOGIC;
  signal \ridx_gray[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \ridx_gray[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^ridx_gray_reg[0]_0\ : STD_LOGIC;
  signal ridx_ridx_bin : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \ridx_ridx_bin[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \^rx_io_bridx\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  D(0) <= \^d\(0);
  Q(0) <= \^q\(0);
  \cdc_reg_reg[12]\ <= \^cdc_reg_reg[12]\;
  \ridx_gray_reg[0]_0\ <= \^ridx_gray_reg[0]_0\;
  rx_io_bridx(3 downto 0) <= \^rx_io_bridx\(3 downto 0);
io_deq_bits_deq_bits_reg: entity work.meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_28
     port map (
      D(0) => io_deq_bits_deq_bits_reg_n_0,
      E(0) => io_deq_bits_deq_bits_reg_io_en,
      Q(2 downto 1) => ridx_ridx_bin(2 downto 1),
      Q(0) => \^q\(0),
      \cdc_reg_reg[12]_0\ => \^cdc_reg_reg[12]\,
      clk => clk,
      \q_last_count_reg[0]\ => \q_last_count_reg[0]\,
      \q_last_count_reg[1]\ => \q_last_count_reg[1]\,
      \q_last_count_reg[2]\ => \q_last_count_reg[2]\,
      \q_last_count_reg[2]_0\ => \q_last_count_reg[2]_0\,
      \q_last_count_reg[3]\(4 downto 0) => \q_last_count_reg[3]\(4 downto 0),
      \q_last_count_reg[3]_0\(1 downto 0) => \q_last_count_reg[3]_0\(1 downto 0),
      \q_last_count_reg[4]\ => \q_last_count_reg[4]\,
      \q_last_count_reg[4]_0\(4 downto 0) => \q_last_count_reg[4]_0\(4 downto 0),
      \q_last_count_reg[4]_1\ => \q_last_count_reg[4]_1\,
      \ridx_gray_reg[0]\ => \^ridx_gray_reg[0]_0\,
      \ridx_gray_reg[3]\ => io_deq_bits_deq_bits_reg_n_1,
      \ridx_ridx_bin_reg[2]\(0) => \^d\(0),
      rx_io_bridx(0) => \^rx_io_bridx\(3),
      source_valid_io_out => source_valid_io_out,
      \state_reg[1]\ => \state_reg[1]\,
      sync_0_reg(6 downto 0) => sync_0_reg(6 downto 0)
    );
\ridx_gray[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ridx_gray_reg[0]_0\,
      O => \ridx_gray[0]_i_1__0_n_0\
    );
\ridx_gray[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cdc_reg_reg[12]\,
      O => \ridx_gray[1]_i_1__0_n_0\
    );
\ridx_gray_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => \ridx_gray[0]_i_1__0_n_0\,
      Q => \^rx_io_bridx\(0)
    );
\ridx_gray_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => \ridx_gray[1]_i_1__0_n_0\,
      Q => \^rx_io_bridx\(1)
    );
\ridx_gray_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_deq_bits_deq_bits_reg_n_0,
      Q => \^rx_io_bridx\(2)
    );
\ridx_gray_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_deq_bits_deq_bits_reg_n_1,
      Q => \^rx_io_bridx\(3)
    );
\ridx_ridx_bin[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B400"
    )
        port map (
      I0 => \state_reg[1]\,
      I1 => \^q\(0),
      I2 => ridx_ridx_bin(1),
      I3 => source_valid_io_out,
      O => \ridx_ridx_bin[1]_i_1__3_n_0\
    );
\ridx_ridx_bin_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_0_reg_0(0),
      Q => \^q\(0)
    );
\ridx_ridx_bin_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => \ridx_ridx_bin[1]_i_1__3_n_0\,
      Q => ridx_ridx_bin(1)
    );
\ridx_ridx_bin_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => \^d\(0),
      Q => ridx_ridx_bin(2)
    );
valid_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_deq_bits_deq_bits_reg_io_en,
      Q => valid_reg
    );
widx_widx_gray: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_29
     port map (
      D(0) => io_deq_bits_deq_bits_reg_n_0,
      E(0) => io_deq_bits_deq_bits_reg_io_en,
      SR(0) => SR(0),
      clk => clk,
      \ridx_ridx_bin_reg[0]\ => \^cdc_reg_reg[12]\,
      \ridx_ridx_bin_reg[1]\ => \^ridx_gray_reg[0]_0\,
      rx_io_bwidx(3 downto 0) => rx_io_bwidx(3 downto 0),
      source_valid_io_out => source_valid_io_out,
      sync_0_reg => io_deq_bits_deq_bits_reg_n_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_2 is
  port (
    valid_reg : out STD_LOGIC;
    rx_io_c_ridx : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cdc_reg_reg[31]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_gray_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_last_beats_c : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_5_reg[15]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \_q_last_beats_c_T_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_io_c_widx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    source_valid_io_out : in STD_LOGIC;
    valid_reg_reg_0 : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sync_0_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_2 : entity is "FPGA_AsyncQueueSink";
end meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_2;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_2 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cdc_reg_reg[31]\ : STD_LOGIC;
  signal io_deq_bits_deq_bits_reg_io_en : STD_LOGIC;
  signal io_deq_bits_deq_bits_reg_n_2 : STD_LOGIC;
  signal io_deq_bits_deq_bits_reg_n_3 : STD_LOGIC;
  signal \ridx_gray[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \ridx_gray[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^ridx_gray_reg[0]_0\ : STD_LOGIC;
  signal ridx_ridx_bin : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \ridx_ridx_bin[1]_i_1_n_0\ : STD_LOGIC;
  signal \^rx_io_c_ridx\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  D(0) <= \^d\(0);
  Q(0) <= \^q\(0);
  \cdc_reg_reg[31]\ <= \^cdc_reg_reg[31]\;
  \ridx_gray_reg[0]_0\ <= \^ridx_gray_reg[0]_0\;
  rx_io_c_ridx(3 downto 0) <= \^rx_io_c_ridx\(3 downto 0);
io_deq_bits_deq_bits_reg: entity work.meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_22
     port map (
      D(0) => io_deq_bits_deq_bits_reg_n_2,
      E(0) => io_deq_bits_deq_bits_reg_io_en,
      Q(2 downto 1) => ridx_ridx_bin(2 downto 1),
      Q(0) => \^q\(0),
      \_q_last_beats_c_T_1\(1 downto 0) => \_q_last_beats_c_T_1\(1 downto 0),
      \cdc_reg_reg[31]_0\ => \^cdc_reg_reg[31]\,
      clk => clk,
      q_last_beats_c(2 downto 0) => q_last_beats_c(2 downto 0),
      \r_5_reg[15]\(23 downto 0) => \r_5_reg[15]\(23 downto 0),
      \ridx_gray_reg[0]\ => \^ridx_gray_reg[0]_0\,
      \ridx_gray_reg[3]\ => io_deq_bits_deq_bits_reg_n_3,
      \ridx_ridx_bin_reg[2]\(0) => \^d\(0),
      rx_io_c_ridx(0) => \^rx_io_c_ridx\(3),
      source_valid_io_out => source_valid_io_out,
      sync_0_reg(24 downto 0) => sync_0_reg(24 downto 0),
      valid_reg_reg => valid_reg_reg_0
    );
\ridx_gray[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ridx_gray_reg[0]_0\,
      O => \ridx_gray[0]_i_1__1_n_0\
    );
\ridx_gray[1]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cdc_reg_reg[31]\,
      O => \ridx_gray[1]_i_1__1_n_0\
    );
\ridx_gray_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => \ridx_gray[0]_i_1__1_n_0\,
      Q => \^rx_io_c_ridx\(0)
    );
\ridx_gray_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => \ridx_gray[1]_i_1__1_n_0\,
      Q => \^rx_io_c_ridx\(1)
    );
\ridx_gray_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_deq_bits_deq_bits_reg_n_2,
      Q => \^rx_io_c_ridx\(2)
    );
\ridx_gray_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_deq_bits_deq_bits_reg_n_3,
      Q => \^rx_io_c_ridx\(3)
    );
\ridx_ridx_bin[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => source_valid_io_out,
      I1 => ridx_ridx_bin(1),
      I2 => \^q\(0),
      I3 => valid_reg_reg_0,
      O => \ridx_ridx_bin[1]_i_1_n_0\
    );
\ridx_ridx_bin_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_0_reg_0(0),
      Q => \^q\(0)
    );
\ridx_ridx_bin_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => \ridx_ridx_bin[1]_i_1_n_0\,
      Q => ridx_ridx_bin(1)
    );
\ridx_ridx_bin_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => \^d\(0),
      Q => ridx_ridx_bin(2)
    );
valid_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_deq_bits_deq_bits_reg_io_en,
      Q => valid_reg
    );
widx_widx_gray: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_23
     port map (
      D(0) => io_deq_bits_deq_bits_reg_n_2,
      E(0) => io_deq_bits_deq_bits_reg_io_en,
      SR(0) => SR(0),
      clk => clk,
      \ridx_ridx_bin_reg[1]\ => \^ridx_gray_reg[0]_0\,
      \ridx_ridx_bin_reg[2]\ => \^cdc_reg_reg[31]\,
      rx_io_c_widx(3 downto 0) => rx_io_c_widx(3 downto 0),
      source_valid_io_out => source_valid_io_out,
      sync_0_reg => io_deq_bits_deq_bits_reg_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_3 is
  port (
    valid_reg : out STD_LOGIC;
    rx_io_d_ridx : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_3_reg[0]\ : out STD_LOGIC;
    \cdc_reg_reg[15]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_gray_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : out STD_LOGIC;
    \r_4_reg[2]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    \q_last_count_reg[1]\ : out STD_LOGIC;
    \q_last_count_reg[3]\ : out STD_LOGIC;
    \q_last_count_reg[2]\ : out STD_LOGIC;
    \q_last_count_reg[4]\ : out STD_LOGIC;
    \q_last_count_reg[0]\ : out STD_LOGIC;
    rx_io_d_widx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    source_valid_io_out : in STD_LOGIC;
    \state_reg[1]_1\ : in STD_LOGIC;
    valid_reg_reg_0 : in STD_LOGIC;
    \q_last_count_reg[0]_0\ : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sync_0_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_3 : entity is "FPGA_AsyncQueueSink";
end meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_3;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_3 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cdc_reg_reg[15]\ : STD_LOGIC;
  signal io_deq_bits_deq_bits_reg_io_en : STD_LOGIC;
  signal io_deq_bits_deq_bits_reg_n_2 : STD_LOGIC;
  signal io_deq_bits_deq_bits_reg_n_4 : STD_LOGIC;
  signal \ridx_gray[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \ridx_gray[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \^ridx_gray_reg[0]_0\ : STD_LOGIC;
  signal ridx_ridx_bin : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \ridx_ridx_bin[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^rx_io_d_ridx\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^valid_reg\ : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  Q(0) <= \^q\(0);
  \cdc_reg_reg[15]\ <= \^cdc_reg_reg[15]\;
  \ridx_gray_reg[0]_0\ <= \^ridx_gray_reg[0]_0\;
  rx_io_d_ridx(3 downto 0) <= \^rx_io_d_ridx\(3 downto 0);
  valid_reg <= \^valid_reg\;
\counter_3[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^valid_reg\,
      I1 => source_valid_io_out,
      I2 => \state_reg[1]_1\,
      O => \counter_3_reg[0]\
    );
io_deq_bits_deq_bits_reg: entity work.meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_16
     port map (
      D(0) => io_deq_bits_deq_bits_reg_n_2,
      E(0) => io_deq_bits_deq_bits_reg_io_en,
      Q(2 downto 1) => ridx_ridx_bin(2 downto 1),
      Q(0) => \^q\(0),
      \cdc_reg_reg[15]_0\ => \^cdc_reg_reg[15]\,
      clk => clk,
      \q_last_count_reg[0]\ => \q_last_count_reg[0]\,
      \q_last_count_reg[0]_0\ => \q_last_count_reg[0]_0\,
      \q_last_count_reg[1]\ => \q_last_count_reg[1]\,
      \q_last_count_reg[2]\ => \q_last_count_reg[2]\,
      \q_last_count_reg[3]\ => \q_last_count_reg[3]\,
      \q_last_count_reg[4]\ => \q_last_count_reg[4]\,
      \r_4_reg[2]\(8 downto 0) => \r_4_reg[2]\(8 downto 0),
      \ridx_gray_reg[0]\ => \^ridx_gray_reg[0]_0\,
      \ridx_gray_reg[3]\ => io_deq_bits_deq_bits_reg_n_4,
      \ridx_ridx_bin_reg[2]\(0) => \^d\(0),
      rx_io_d_ridx(0) => \^rx_io_d_ridx\(3),
      source_valid_io_out => source_valid_io_out,
      \state_reg[1]\ => \state_reg[1]\,
      \state_reg[1]_0\ => \state_reg[1]_0\,
      sync_0_reg(9 downto 0) => sync_0_reg(9 downto 0),
      valid_reg_reg => valid_reg_reg_0
    );
\ridx_gray[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ridx_gray_reg[0]_0\,
      O => \ridx_gray[0]_i_1__2_n_0\
    );
\ridx_gray[1]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cdc_reg_reg[15]\,
      O => \ridx_gray[1]_i_1__2_n_0\
    );
\ridx_gray_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => \ridx_gray[0]_i_1__2_n_0\,
      Q => \^rx_io_d_ridx\(0)
    );
\ridx_gray_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => \ridx_gray[1]_i_1__2_n_0\,
      Q => \^rx_io_d_ridx\(1)
    );
\ridx_gray_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_deq_bits_deq_bits_reg_n_2,
      Q => \^rx_io_d_ridx\(2)
    );
\ridx_gray_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_deq_bits_deq_bits_reg_n_4,
      Q => \^rx_io_d_ridx\(3)
    );
\ridx_ridx_bin[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8828"
    )
        port map (
      I0 => source_valid_io_out,
      I1 => ridx_ridx_bin(1),
      I2 => \^q\(0),
      I3 => valid_reg_reg_0,
      O => \ridx_ridx_bin[1]_i_1__0_n_0\
    );
\ridx_ridx_bin_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => sync_0_reg_0(0),
      Q => \^q\(0)
    );
\ridx_ridx_bin_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => \ridx_ridx_bin[1]_i_1__0_n_0\,
      Q => ridx_ridx_bin(1)
    );
\ridx_ridx_bin_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => \^d\(0),
      Q => ridx_ridx_bin(2)
    );
valid_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_deq_bits_deq_bits_reg_io_en,
      Q => \^valid_reg\
    );
widx_widx_gray: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_17
     port map (
      D(0) => io_deq_bits_deq_bits_reg_n_2,
      E(0) => io_deq_bits_deq_bits_reg_io_en,
      SR(0) => SR(0),
      clk => clk,
      \ridx_ridx_bin_reg[1]\ => \^ridx_gray_reg[0]_0\,
      \ridx_ridx_bin_reg[2]\ => \^cdc_reg_reg[15]\,
      rx_io_d_widx(3 downto 0) => rx_io_d_widx(3 downto 0),
      source_valid_io_out => source_valid_io_out,
      sync_0_reg => io_deq_bits_deq_bits_reg_n_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_4 is
  port (
    rx_io_e_ridx : out STD_LOGIC_VECTOR ( 3 downto 0 );
    idle_reg : out STD_LOGIC;
    \flight_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_io_e_widx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    bypass : in STD_LOGIC;
    divertprobes : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    resetn : in STD_LOGIC;
    bypass_reg_rep : in STD_LOGIC;
    divertprobes_reg : in STD_LOGIC;
    \mem_5_reg[16]\ : in STD_LOGIC;
    \mem_1_reg[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_4 : entity is "FPGA_AsyncQueueSink";
end meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_4;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_4 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal io_deq_bits_deq_bits_reg_io_en : STD_LOGIC;
  signal io_deq_bits_deq_bits_reg_n_3 : STD_LOGIC;
  signal io_deq_bits_deq_bits_reg_n_6 : STD_LOGIC;
  signal io_deq_bits_deq_bits_reg_n_7 : STD_LOGIC;
  signal io_deq_bits_deq_bits_reg_n_8 : STD_LOGIC;
  signal io_deq_bits_deq_bits_reg_n_9 : STD_LOGIC;
  signal ridx_ridx_bin : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rx_io_e_ridx\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sync_0 : STD_LOGIC;
  signal valid_reg : STD_LOGIC;
  signal widx : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  rx_io_e_ridx(3 downto 0) <= \^rx_io_e_ridx\(3 downto 0);
io_deq_bits_deq_bits_reg: entity work.meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32
     port map (
      D(2) => io_deq_bits_deq_bits_reg_n_3,
      D(1 downto 0) => \^d\(1 downto 0),
      Q(2 downto 0) => ridx_ridx_bin(2 downto 0),
      bypass => bypass,
      bypass_reg_rep => bypass_reg_rep,
      clk => clk,
      divertprobes => divertprobes,
      divertprobes_reg => divertprobes_reg,
      \flight_reg[3]\ => \flight_reg[3]\,
      idle_reg => idle_reg,
      io_deq_bits_deq_bits_reg_io_en => io_deq_bits_deq_bits_reg_io_en,
      \mem_1_reg[16]\ => \mem_1_reg[16]\,
      \mem_5_reg[16]\ => \mem_5_reg[16]\,
      resetn => resetn,
      \ridx_gray_reg[3]\ => io_deq_bits_deq_bits_reg_n_6,
      \ridx_ridx_bin_reg[2]\(2) => io_deq_bits_deq_bits_reg_n_7,
      \ridx_ridx_bin_reg[2]\(1) => io_deq_bits_deq_bits_reg_n_8,
      \ridx_ridx_bin_reg[2]\(0) => io_deq_bits_deq_bits_reg_n_9,
      rx_io_e_ridx(0) => \^rx_io_e_ridx\(3),
      source_valid_io_out => source_valid_io_out,
      sync_0 => sync_0,
      valid_reg => valid_reg,
      widx(2 downto 0) => widx(3 downto 1)
    );
\ridx_gray_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => \^d\(0),
      Q => \^rx_io_e_ridx\(0)
    );
\ridx_gray_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => \^d\(1),
      Q => \^rx_io_e_ridx\(1)
    );
\ridx_gray_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_deq_bits_deq_bits_reg_n_3,
      Q => \^rx_io_e_ridx\(2)
    );
\ridx_gray_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_deq_bits_deq_bits_reg_n_6,
      Q => \^rx_io_e_ridx\(3)
    );
\ridx_ridx_bin_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_deq_bits_deq_bits_reg_n_9,
      Q => ridx_ridx_bin(0)
    );
\ridx_ridx_bin_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_deq_bits_deq_bits_reg_n_8,
      Q => ridx_ridx_bin(1)
    );
\ridx_ridx_bin_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_deq_bits_deq_bits_reg_n_7,
      Q => ridx_ridx_bin(2)
    );
valid_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_deq_bits_deq_bits_reg_io_en,
      Q => valid_reg
    );
widx_widx_gray: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0
     port map (
      SR(0) => SR(0),
      clk => clk,
      rx_io_e_widx(3 downto 0) => rx_io_e_widx(3 downto 0),
      sync_0 => sync_0,
      widx(2 downto 0) => widx(3 downto 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_5 is
  port (
    io_rxc_ridx : out STD_LOGIC;
    \cdc_reg_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[19]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rx_d_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_a_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_a_reg[19]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_b_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_b_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_c_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_c_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_c_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_d_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_d_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_d_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_e_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_e_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_e_reg[19]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_rxc_widx : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    valid_1_reg : in STD_LOGIC;
    \rx_e_reg[3]\ : in STD_LOGIC;
    \rx_d_reg[19]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \rx_d_reg[4]\ : in STD_LOGIC;
    \rx_d_reg[8]\ : in STD_LOGIC;
    \rx_b_reg[19]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \rx_b_reg[2]\ : in STD_LOGIC;
    \rx_a_reg[19]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \rx_a_reg[9]\ : in STD_LOGIC;
    \_rx_T_1_a\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_a_reg[4]\ : in STD_LOGIC;
    \rx_a_reg[5]\ : in STD_LOGIC;
    \rx_a_reg[7]_0\ : in STD_LOGIC;
    \rx_a_reg[10]\ : in STD_LOGIC;
    \rx_a_reg[9]_0\ : in STD_LOGIC;
    \rx_a_reg[11]_0\ : in STD_LOGIC;
    \rx_a_reg[12]\ : in STD_LOGIC;
    \rx_a_reg[12]_0\ : in STD_LOGIC;
    \rx_a_reg[15]_0\ : in STD_LOGIC;
    msb_hi_1 : in STD_LOGIC;
    \rx_a_reg[17]\ : in STD_LOGIC;
    \rx_b_reg[1]\ : in STD_LOGIC;
    \rx_b_reg[3]_0\ : in STD_LOGIC;
    \rx_b_reg[4]\ : in STD_LOGIC;
    \rx_b_reg[11]_0\ : in STD_LOGIC;
    \_rx_T_1_b\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_b_reg[8]\ : in STD_LOGIC;
    \rx_b_reg[11]_1\ : in STD_LOGIC;
    \rx_b_reg[13]\ : in STD_LOGIC;
    \rx_b_reg[17]\ : in STD_LOGIC;
    \rx_b_reg[19]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_rx_T_1_c\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_c_reg[4]\ : in STD_LOGIC;
    \rx_c_reg[19]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \rx_c_reg[5]\ : in STD_LOGIC;
    \rx_c_reg[8]\ : in STD_LOGIC;
    \rx_c_reg[8]_0\ : in STD_LOGIC;
    \rx_c_reg[9]\ : in STD_LOGIC;
    \rx_c_reg[11]_0\ : in STD_LOGIC;
    \rx_c_reg[12]\ : in STD_LOGIC;
    \rx_c_reg[17]\ : in STD_LOGIC;
    \rx_c_reg[19]_1\ : in STD_LOGIC;
    \rx_d_reg[1]\ : in STD_LOGIC;
    \rx_d_reg[4]_0\ : in STD_LOGIC;
    \rx_d_reg[5]\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_d_reg[8]_0\ : in STD_LOGIC;
    \rx_d_reg[9]\ : in STD_LOGIC;
    \rx_d_reg[11]_0\ : in STD_LOGIC;
    \rx_d_reg[12]\ : in STD_LOGIC;
    \rx_d_reg[12]_0\ : in STD_LOGIC;
    \rx_d_reg[17]\ : in STD_LOGIC;
    \rx_d_reg[19]_1\ : in STD_LOGIC;
    \_rx_T_1_e\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_e_reg[6]\ : in STD_LOGIC;
    \rx_e_reg[4]\ : in STD_LOGIC;
    \rx_e_reg[5]\ : in STD_LOGIC;
    \rx_e_reg[7]_0\ : in STD_LOGIC;
    \rx_e_reg[9]\ : in STD_LOGIC;
    \rx_e_reg[9]_0\ : in STD_LOGIC;
    \rx_e_reg[12]\ : in STD_LOGIC;
    \rx_e_reg[12]_0\ : in STD_LOGIC;
    \rx_e_reg[16]\ : in STD_LOGIC;
    \rx_e_reg[13]\ : in STD_LOGIC;
    \rx_e_reg[17]\ : in STD_LOGIC;
    \mem_0_a_reg[19]\ : in STD_LOGIC_VECTOR ( 99 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_5 : entity is "FPGA_AsyncQueueSink_5";
end meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_5;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_5 is
  signal \^cdc_reg_reg[0]\ : STD_LOGIC;
  signal \^io_rxc_ridx\ : STD_LOGIC;
  signal ridx_ridx_bin_i_1_n_0 : STD_LOGIC;
  signal widx_widx_gray_n_0 : STD_LOGIC;
begin
  \cdc_reg_reg[0]\ <= \^cdc_reg_reg[0]\;
  io_rxc_ridx <= \^io_rxc_ridx\;
io_deq_bits_deq_bits_reg: entity work.meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w100_9
     port map (
      D(3 downto 0) => D(3 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => widx_widx_gray_n_0,
      Q(14 downto 0) => Q(14 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \_rx_T_1_a\(2 downto 0) => \_rx_T_1_a\(2 downto 0),
      \_rx_T_1_b\(3 downto 0) => \_rx_T_1_b\(3 downto 0),
      \_rx_T_1_c\(3 downto 0) => \_rx_T_1_c\(3 downto 0),
      \_rx_T_1_e\(1 downto 0) => \_rx_T_1_e\(1 downto 0),
      clk => clk,
      \mem_0_a_reg[19]\(99 downto 0) => \mem_0_a_reg[19]\(99 downto 0),
      msb_hi_1 => msb_hi_1,
      \rx_a_reg[10]\ => \rx_a_reg[10]\,
      \rx_a_reg[11]\(3 downto 0) => \rx_a_reg[11]\(3 downto 0),
      \rx_a_reg[11]_0\ => \rx_a_reg[11]_0\,
      \rx_a_reg[12]\ => \rx_a_reg[12]\,
      \rx_a_reg[12]_0\ => \rx_a_reg[12]_0\,
      \rx_a_reg[15]\(2 downto 0) => \rx_a_reg[15]\(2 downto 0),
      \rx_a_reg[15]_0\ => \rx_a_reg[15]_0\,
      \rx_a_reg[17]\ => \rx_a_reg[17]\,
      \rx_a_reg[19]\(2 downto 0) => \rx_a_reg[19]_0\(2 downto 0),
      \rx_a_reg[19]_0\(15 downto 0) => \rx_a_reg[19]\(15 downto 0),
      \rx_a_reg[19]_1\(13 downto 0) => \rx_a_reg[19]_1\(13 downto 0),
      \rx_a_reg[3]\(2 downto 0) => \rx_a_reg[3]\(2 downto 0),
      \rx_a_reg[4]\ => \rx_a_reg[4]\,
      \rx_a_reg[5]\ => \rx_a_reg[5]\,
      \rx_a_reg[7]\(3 downto 0) => \rx_a_reg[7]\(3 downto 0),
      \rx_a_reg[7]_0\ => \rx_a_reg[7]_0\,
      \rx_a_reg[9]\ => \rx_a_reg[9]\,
      \rx_a_reg[9]_0\ => \rx_a_reg[9]_0\,
      \rx_b_reg[11]\(3 downto 0) => \rx_b_reg[11]\(3 downto 0),
      \rx_b_reg[11]_0\ => \rx_b_reg[11]_0\,
      \rx_b_reg[11]_1\ => \rx_b_reg[11]_1\,
      \rx_b_reg[13]\ => \rx_b_reg[13]\,
      \rx_b_reg[15]\(3 downto 0) => \rx_b_reg[15]\(3 downto 0),
      \rx_b_reg[17]\ => \rx_b_reg[17]\,
      \rx_b_reg[19]\(1 downto 0) => \rx_b_reg[19]\(1 downto 0),
      \rx_b_reg[19]_0\(12 downto 0) => \rx_b_reg[19]_0\(12 downto 0),
      \rx_b_reg[19]_1\ => \rx_b_reg[19]_1\,
      \rx_b_reg[1]\ => \rx_b_reg[1]\,
      \rx_b_reg[2]\ => \rx_b_reg[2]\,
      \rx_b_reg[3]\(3 downto 0) => \rx_b_reg[3]\(3 downto 0),
      \rx_b_reg[3]_0\ => \rx_b_reg[3]_0\,
      \rx_b_reg[4]\ => \rx_b_reg[4]\,
      \rx_b_reg[7]\(2 downto 0) => \rx_b_reg[7]\(2 downto 0),
      \rx_b_reg[8]\ => \rx_b_reg[8]\,
      \rx_c_reg[11]\(3 downto 0) => \rx_c_reg[11]\(3 downto 0),
      \rx_c_reg[11]_0\ => \rx_c_reg[11]_0\,
      \rx_c_reg[12]\ => \rx_c_reg[12]\,
      \rx_c_reg[15]\(2 downto 0) => \rx_c_reg[15]\(2 downto 0),
      \rx_c_reg[17]\ => \rx_c_reg[17]\,
      \rx_c_reg[19]\(1 downto 0) => \rx_c_reg[19]\(1 downto 0),
      \rx_c_reg[19]_0\(11 downto 0) => \rx_c_reg[19]_0\(11 downto 0),
      \rx_c_reg[19]_1\ => \rx_c_reg[19]_1\,
      \rx_c_reg[3]\(2 downto 0) => \rx_c_reg[3]\(2 downto 0),
      \rx_c_reg[4]\ => \rx_c_reg[4]\,
      \rx_c_reg[5]\ => \rx_c_reg[5]\,
      \rx_c_reg[7]\(3 downto 0) => \rx_c_reg[7]\(3 downto 0),
      \rx_c_reg[8]\ => \rx_c_reg[8]\,
      \rx_c_reg[8]_0\ => \rx_c_reg[8]_0\,
      \rx_c_reg[9]\ => \rx_c_reg[9]\,
      \rx_d_reg[11]\(3 downto 0) => \rx_d_reg[11]\(3 downto 0),
      \rx_d_reg[11]_0\ => \rx_d_reg[11]_0\,
      \rx_d_reg[12]\ => \rx_d_reg[12]\,
      \rx_d_reg[12]_0\ => \rx_d_reg[12]_0\,
      \rx_d_reg[15]\(2 downto 0) => \rx_d_reg[15]\(2 downto 0),
      \rx_d_reg[17]\ => \rx_d_reg[17]\,
      \rx_d_reg[19]\(1 downto 0) => \rx_d_reg[19]\(1 downto 0),
      \rx_d_reg[19]_0\(14 downto 0) => \rx_d_reg[19]_0\(14 downto 0),
      \rx_d_reg[19]_1\ => \rx_d_reg[19]_1\,
      \rx_d_reg[1]\ => \rx_d_reg[1]\,
      \rx_d_reg[3]\(3 downto 0) => \rx_d_reg[3]\(3 downto 0),
      \rx_d_reg[4]\ => \rx_d_reg[4]\,
      \rx_d_reg[4]_0\ => \rx_d_reg[4]_0\,
      \rx_d_reg[5]\ => \rx_d_reg[5]\,
      \rx_d_reg[7]\(3 downto 0) => \rx_d_reg[7]\(3 downto 0),
      \rx_d_reg[8]\ => \rx_d_reg[8]\,
      \rx_d_reg[8]_0\ => \rx_d_reg[8]_0\,
      \rx_d_reg[9]\ => \rx_d_reg[9]\,
      \rx_e_reg[11]\(3 downto 0) => \rx_e_reg[11]\(3 downto 0),
      \rx_e_reg[12]\ => \rx_e_reg[12]\,
      \rx_e_reg[12]_0\ => \rx_e_reg[12]_0\,
      \rx_e_reg[13]\ => \rx_e_reg[13]\,
      \rx_e_reg[15]\(1 downto 0) => \rx_e_reg[15]\(1 downto 0),
      \rx_e_reg[16]\ => \rx_e_reg[16]\,
      \rx_e_reg[17]\ => \rx_e_reg[17]\,
      \rx_e_reg[19]\(2 downto 0) => \rx_e_reg[19]\(2 downto 0),
      \rx_e_reg[3]\ => \rx_e_reg[3]\,
      \rx_e_reg[4]\ => \rx_e_reg[4]\,
      \rx_e_reg[5]\ => \rx_e_reg[5]\,
      \rx_e_reg[6]\ => \rx_e_reg[6]\,
      \rx_e_reg[7]\(3 downto 0) => \rx_e_reg[7]\(3 downto 0),
      \rx_e_reg[7]_0\ => \rx_e_reg[7]_0\,
      \rx_e_reg[9]\ => \rx_e_reg[9]\,
      \rx_e_reg[9]_0\ => \rx_e_reg[9]_0\,
      source_valid_io_out => source_valid_io_out,
      valid_1_reg => valid_1_reg,
      valid_reg_reg => \^cdc_reg_reg[0]\
    );
ridx_ridx_bin_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^io_rxc_ridx\,
      I1 => \^cdc_reg_reg[0]\,
      I2 => source_valid_io_out,
      O => ridx_ridx_bin_i_1_n_0
    );
ridx_ridx_bin_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => ridx_ridx_bin_i_1_n_0,
      Q => \^io_rxc_ridx\
    );
valid_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => widx_widx_gray_n_0,
      Q => \^cdc_reg_reg[0]\
    );
widx_widx_gray: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_10
     port map (
      E(0) => widx_widx_gray_n_0,
      SR(0) => SR(0),
      clk => clk,
      io_rxc_ridx => \^io_rxc_ridx\,
      io_rxc_widx => io_rxc_widx,
      source_valid_io_out => source_valid_io_out,
      valid_reg_reg => \^cdc_reg_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_5_8 is
  port (
    io_txc_ridx : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cdc_reg_reg[20]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_d_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    io_txc_widx : in STD_LOGIC;
    resetn : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    valid_1_reg : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_0_d_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_5_8 : entity is "FPGA_AsyncQueueSink_5";
end meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_5_8;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_5_8 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cdc_reg_reg[20]\ : STD_LOGIC;
  signal \^io_txc_ridx\ : STD_LOGIC;
  signal \ridx_ridx_bin_i_1__0_n_0\ : STD_LOGIC;
  signal widx_widx_gray_n_1 : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  \cdc_reg_reg[20]\ <= \^cdc_reg_reg[20]\;
  io_txc_ridx <= \^io_txc_ridx\;
io_deq_bits_deq_bits_reg: entity work.meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w100
     port map (
      CO(0) => CO(0),
      D(11 downto 0) => D(11 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => widx_widx_gray_n_1,
      Q(14 downto 0) => Q(14 downto 0),
      S(1 downto 0) => S(1 downto 0),
      clk => clk,
      \mem_0_d_reg[19]\(19 downto 0) => \mem_0_d_reg[19]\(19 downto 0),
      source_valid_io_out => source_valid_io_out,
      sync_0_reg => sync_0_reg,
      \tx_d_reg[7]\(5 downto 0) => \tx_d_reg[7]\(5 downto 0),
      valid_1_reg => valid_1_reg,
      valid_reg_reg => \^cdc_reg_reg[20]\
    );
\ridx_ridx_bin_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^io_txc_ridx\,
      I1 => \^cdc_reg_reg[20]\,
      I2 => source_valid_io_out,
      O => \ridx_ridx_bin_i_1__0_n_0\
    );
ridx_ridx_bin_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \ridx_ridx_bin_i_1__0_n_0\,
      Q => \^io_txc_ridx\
    );
valid_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => widx_widx_gray_n_1,
      Q => \^cdc_reg_reg[20]\
    );
widx_widx_gray: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20
     port map (
      E(0) => widx_widx_gray_n_1,
      clk => clk,
      io_txc_ridx => \^io_txc_ridx\,
      io_txc_widx => io_txc_widx,
      resetn => resetn,
      source_valid_io_out => source_valid_io_out,
      sync_0_reg => \^sr\(0),
      valid_reg_reg => \^cdc_reg_reg[20]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_5 is
  port (
    io_rxc_widx : out STD_LOGIC;
    ready_reg : out STD_LOGIC;
    \cdc_reg_reg[99]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \cdc_reg_reg[79]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \cdc_reg_reg[59]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \cdc_reg_reg[39]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \cdc_reg_reg[19]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    io_rxc_ridx : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \rx_b_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \rx_c_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \rx_d_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \rx_e_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_5 : entity is "FPGA_AsyncQueueSource_5";
end meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_5;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_5 is
  signal \^io_rxc_widx\ : STD_LOGIC;
  signal \^ready_reg\ : STD_LOGIC;
  signal ready_reg0 : STD_LOGIC;
  signal \widx_widx_bin_i_1__0_n_0\ : STD_LOGIC;
begin
  io_rxc_widx <= \^io_rxc_widx\;
  ready_reg <= \^ready_reg\;
\mem_0_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(0),
      Q => \cdc_reg_reg[99]\(0),
      R => '0'
    );
\mem_0_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(10),
      Q => \cdc_reg_reg[99]\(10),
      R => '0'
    );
\mem_0_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(11),
      Q => \cdc_reg_reg[99]\(11),
      R => '0'
    );
\mem_0_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(12),
      Q => \cdc_reg_reg[99]\(12),
      R => '0'
    );
\mem_0_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(13),
      Q => \cdc_reg_reg[99]\(13),
      R => '0'
    );
\mem_0_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(14),
      Q => \cdc_reg_reg[99]\(14),
      R => '0'
    );
\mem_0_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(15),
      Q => \cdc_reg_reg[99]\(15),
      R => '0'
    );
\mem_0_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(16),
      Q => \cdc_reg_reg[99]\(16),
      R => '0'
    );
\mem_0_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(17),
      Q => \cdc_reg_reg[99]\(17),
      R => '0'
    );
\mem_0_a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(18),
      Q => \cdc_reg_reg[99]\(18),
      R => '0'
    );
\mem_0_a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(19),
      Q => \cdc_reg_reg[99]\(19),
      R => '0'
    );
\mem_0_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(1),
      Q => \cdc_reg_reg[99]\(1),
      R => '0'
    );
\mem_0_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(2),
      Q => \cdc_reg_reg[99]\(2),
      R => '0'
    );
\mem_0_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(3),
      Q => \cdc_reg_reg[99]\(3),
      R => '0'
    );
\mem_0_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(4),
      Q => \cdc_reg_reg[99]\(4),
      R => '0'
    );
\mem_0_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(5),
      Q => \cdc_reg_reg[99]\(5),
      R => '0'
    );
\mem_0_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(6),
      Q => \cdc_reg_reg[99]\(6),
      R => '0'
    );
\mem_0_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(7),
      Q => \cdc_reg_reg[99]\(7),
      R => '0'
    );
\mem_0_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(8),
      Q => \cdc_reg_reg[99]\(8),
      R => '0'
    );
\mem_0_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => D(9),
      Q => \cdc_reg_reg[99]\(9),
      R => '0'
    );
\mem_0_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(0),
      Q => \cdc_reg_reg[79]\(0),
      R => '0'
    );
\mem_0_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(10),
      Q => \cdc_reg_reg[79]\(10),
      R => '0'
    );
\mem_0_b_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(11),
      Q => \cdc_reg_reg[79]\(11),
      R => '0'
    );
\mem_0_b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(12),
      Q => \cdc_reg_reg[79]\(12),
      R => '0'
    );
\mem_0_b_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(13),
      Q => \cdc_reg_reg[79]\(13),
      R => '0'
    );
\mem_0_b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(14),
      Q => \cdc_reg_reg[79]\(14),
      R => '0'
    );
\mem_0_b_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(15),
      Q => \cdc_reg_reg[79]\(15),
      R => '0'
    );
\mem_0_b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(16),
      Q => \cdc_reg_reg[79]\(16),
      R => '0'
    );
\mem_0_b_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(17),
      Q => \cdc_reg_reg[79]\(17),
      R => '0'
    );
\mem_0_b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(18),
      Q => \cdc_reg_reg[79]\(18),
      R => '0'
    );
\mem_0_b_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(19),
      Q => \cdc_reg_reg[79]\(19),
      R => '0'
    );
\mem_0_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(1),
      Q => \cdc_reg_reg[79]\(1),
      R => '0'
    );
\mem_0_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(2),
      Q => \cdc_reg_reg[79]\(2),
      R => '0'
    );
\mem_0_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(3),
      Q => \cdc_reg_reg[79]\(3),
      R => '0'
    );
\mem_0_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(4),
      Q => \cdc_reg_reg[79]\(4),
      R => '0'
    );
\mem_0_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(5),
      Q => \cdc_reg_reg[79]\(5),
      R => '0'
    );
\mem_0_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(6),
      Q => \cdc_reg_reg[79]\(6),
      R => '0'
    );
\mem_0_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(7),
      Q => \cdc_reg_reg[79]\(7),
      R => '0'
    );
\mem_0_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(8),
      Q => \cdc_reg_reg[79]\(8),
      R => '0'
    );
\mem_0_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_b_reg[19]\(9),
      Q => \cdc_reg_reg[79]\(9),
      R => '0'
    );
\mem_0_c_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(0),
      Q => \cdc_reg_reg[59]\(0),
      R => '0'
    );
\mem_0_c_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(10),
      Q => \cdc_reg_reg[59]\(10),
      R => '0'
    );
\mem_0_c_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(11),
      Q => \cdc_reg_reg[59]\(11),
      R => '0'
    );
\mem_0_c_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(12),
      Q => \cdc_reg_reg[59]\(12),
      R => '0'
    );
\mem_0_c_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(13),
      Q => \cdc_reg_reg[59]\(13),
      R => '0'
    );
\mem_0_c_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(14),
      Q => \cdc_reg_reg[59]\(14),
      R => '0'
    );
\mem_0_c_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(15),
      Q => \cdc_reg_reg[59]\(15),
      R => '0'
    );
\mem_0_c_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(16),
      Q => \cdc_reg_reg[59]\(16),
      R => '0'
    );
\mem_0_c_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(17),
      Q => \cdc_reg_reg[59]\(17),
      R => '0'
    );
\mem_0_c_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(18),
      Q => \cdc_reg_reg[59]\(18),
      R => '0'
    );
\mem_0_c_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(19),
      Q => \cdc_reg_reg[59]\(19),
      R => '0'
    );
\mem_0_c_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(1),
      Q => \cdc_reg_reg[59]\(1),
      R => '0'
    );
\mem_0_c_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(2),
      Q => \cdc_reg_reg[59]\(2),
      R => '0'
    );
\mem_0_c_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(3),
      Q => \cdc_reg_reg[59]\(3),
      R => '0'
    );
\mem_0_c_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(4),
      Q => \cdc_reg_reg[59]\(4),
      R => '0'
    );
\mem_0_c_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(5),
      Q => \cdc_reg_reg[59]\(5),
      R => '0'
    );
\mem_0_c_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(6),
      Q => \cdc_reg_reg[59]\(6),
      R => '0'
    );
\mem_0_c_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(7),
      Q => \cdc_reg_reg[59]\(7),
      R => '0'
    );
\mem_0_c_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(8),
      Q => \cdc_reg_reg[59]\(8),
      R => '0'
    );
\mem_0_c_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_c_reg[19]\(9),
      Q => \cdc_reg_reg[59]\(9),
      R => '0'
    );
\mem_0_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(0),
      Q => \cdc_reg_reg[39]\(0),
      R => '0'
    );
\mem_0_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(10),
      Q => \cdc_reg_reg[39]\(10),
      R => '0'
    );
\mem_0_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(11),
      Q => \cdc_reg_reg[39]\(11),
      R => '0'
    );
\mem_0_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(12),
      Q => \cdc_reg_reg[39]\(12),
      R => '0'
    );
\mem_0_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(13),
      Q => \cdc_reg_reg[39]\(13),
      R => '0'
    );
\mem_0_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(14),
      Q => \cdc_reg_reg[39]\(14),
      R => '0'
    );
\mem_0_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(15),
      Q => \cdc_reg_reg[39]\(15),
      R => '0'
    );
\mem_0_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(16),
      Q => \cdc_reg_reg[39]\(16),
      R => '0'
    );
\mem_0_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(17),
      Q => \cdc_reg_reg[39]\(17),
      R => '0'
    );
\mem_0_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(18),
      Q => \cdc_reg_reg[39]\(18),
      R => '0'
    );
\mem_0_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(19),
      Q => \cdc_reg_reg[39]\(19),
      R => '0'
    );
\mem_0_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(1),
      Q => \cdc_reg_reg[39]\(1),
      R => '0'
    );
\mem_0_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(2),
      Q => \cdc_reg_reg[39]\(2),
      R => '0'
    );
\mem_0_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(3),
      Q => \cdc_reg_reg[39]\(3),
      R => '0'
    );
\mem_0_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(4),
      Q => \cdc_reg_reg[39]\(4),
      R => '0'
    );
\mem_0_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(5),
      Q => \cdc_reg_reg[39]\(5),
      R => '0'
    );
\mem_0_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(6),
      Q => \cdc_reg_reg[39]\(6),
      R => '0'
    );
\mem_0_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(7),
      Q => \cdc_reg_reg[39]\(7),
      R => '0'
    );
\mem_0_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(8),
      Q => \cdc_reg_reg[39]\(8),
      R => '0'
    );
\mem_0_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_d_reg[19]\(9),
      Q => \cdc_reg_reg[39]\(9),
      R => '0'
    );
\mem_0_e_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(0),
      Q => \cdc_reg_reg[19]\(0),
      R => '0'
    );
\mem_0_e_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(10),
      Q => \cdc_reg_reg[19]\(10),
      R => '0'
    );
\mem_0_e_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(11),
      Q => \cdc_reg_reg[19]\(11),
      R => '0'
    );
\mem_0_e_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(12),
      Q => \cdc_reg_reg[19]\(12),
      R => '0'
    );
\mem_0_e_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(13),
      Q => \cdc_reg_reg[19]\(13),
      R => '0'
    );
\mem_0_e_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(14),
      Q => \cdc_reg_reg[19]\(14),
      R => '0'
    );
\mem_0_e_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(15),
      Q => \cdc_reg_reg[19]\(15),
      R => '0'
    );
\mem_0_e_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(16),
      Q => \cdc_reg_reg[19]\(16),
      R => '0'
    );
\mem_0_e_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(17),
      Q => \cdc_reg_reg[19]\(17),
      R => '0'
    );
\mem_0_e_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(18),
      Q => \cdc_reg_reg[19]\(18),
      R => '0'
    );
\mem_0_e_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(19),
      Q => \cdc_reg_reg[19]\(19),
      R => '0'
    );
\mem_0_e_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(1),
      Q => \cdc_reg_reg[19]\(1),
      R => '0'
    );
\mem_0_e_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(2),
      Q => \cdc_reg_reg[19]\(2),
      R => '0'
    );
\mem_0_e_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(3),
      Q => \cdc_reg_reg[19]\(3),
      R => '0'
    );
\mem_0_e_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(4),
      Q => \cdc_reg_reg[19]\(4),
      R => '0'
    );
\mem_0_e_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(5),
      Q => \cdc_reg_reg[19]\(5),
      R => '0'
    );
\mem_0_e_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(6),
      Q => \cdc_reg_reg[19]\(6),
      R => '0'
    );
\mem_0_e_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(7),
      Q => \cdc_reg_reg[19]\(7),
      R => '0'
    );
\mem_0_e_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(8),
      Q => \cdc_reg_reg[19]\(8),
      R => '0'
    );
\mem_0_e_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => \rx_e_reg[19]\(9),
      Q => \cdc_reg_reg[19]\(9),
      R => '0'
    );
ready_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => ready_reg0,
      Q => \^ready_reg\
    );
ridx_ridx_gray: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_68
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      io_rxc_ridx => io_rxc_ridx,
      io_rxc_widx => \^io_rxc_widx\,
      ready_reg => \^ready_reg\,
      ready_reg0 => ready_reg0,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
\widx_widx_bin_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^io_rxc_widx\,
      I1 => \^ready_reg\,
      I2 => sink_valid_io_out,
      O => \widx_widx_bin_i_1__0_n_0\
    );
widx_widx_bin_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_widx_bin_i_1__0_n_0\,
      Q => \^io_rxc_widx\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_5_65 is
  port (
    io_txc_widx : out STD_LOGIC;
    ready_reg : out STD_LOGIC;
    \cdc_reg_reg[39]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    io_txc_ridx : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_5_65 : entity is "FPGA_AsyncQueueSource_5";
end meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_5_65;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_5_65 is
  signal \^io_txc_widx\ : STD_LOGIC;
  signal \^ready_reg\ : STD_LOGIC;
  signal ready_reg0 : STD_LOGIC;
  signal widx_widx_bin_i_1_n_0 : STD_LOGIC;
begin
  io_txc_widx <= \^io_txc_widx\;
  ready_reg <= \^ready_reg\;
\mem_0_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(0),
      Q => \cdc_reg_reg[39]\(0),
      R => '0'
    );
\mem_0_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(10),
      Q => \cdc_reg_reg[39]\(10),
      R => '0'
    );
\mem_0_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(11),
      Q => \cdc_reg_reg[39]\(11),
      R => '0'
    );
\mem_0_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(12),
      Q => \cdc_reg_reg[39]\(12),
      R => '0'
    );
\mem_0_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(13),
      Q => \cdc_reg_reg[39]\(13),
      R => '0'
    );
\mem_0_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(14),
      Q => \cdc_reg_reg[39]\(14),
      R => '0'
    );
\mem_0_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(15),
      Q => \cdc_reg_reg[39]\(15),
      R => '0'
    );
\mem_0_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(16),
      Q => \cdc_reg_reg[39]\(16),
      R => '0'
    );
\mem_0_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(17),
      Q => \cdc_reg_reg[39]\(17),
      R => '0'
    );
\mem_0_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(18),
      Q => \cdc_reg_reg[39]\(18),
      R => '0'
    );
\mem_0_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(19),
      Q => \cdc_reg_reg[39]\(19),
      R => '0'
    );
\mem_0_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(1),
      Q => \cdc_reg_reg[39]\(1),
      R => '0'
    );
\mem_0_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(2),
      Q => \cdc_reg_reg[39]\(2),
      R => '0'
    );
\mem_0_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(3),
      Q => \cdc_reg_reg[39]\(3),
      R => '0'
    );
\mem_0_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(4),
      Q => \cdc_reg_reg[39]\(4),
      R => '0'
    );
\mem_0_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(5),
      Q => \cdc_reg_reg[39]\(5),
      R => '0'
    );
\mem_0_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(6),
      Q => \cdc_reg_reg[39]\(6),
      R => '0'
    );
\mem_0_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(7),
      Q => \cdc_reg_reg[39]\(7),
      R => '0'
    );
\mem_0_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(8),
      Q => \cdc_reg_reg[39]\(8),
      R => '0'
    );
\mem_0_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => E(0),
      D => Q(9),
      Q => \cdc_reg_reg[39]\(9),
      R => '0'
    );
ready_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => ready_reg0,
      Q => \^ready_reg\
    );
ridx_ridx_gray: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_66
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      io_txc_ridx => io_txc_ridx,
      io_txc_widx => \^io_txc_widx\,
      ready_reg => \^ready_reg\,
      ready_reg0 => ready_reg0,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
widx_widx_bin_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^io_txc_widx\,
      I1 => \^ready_reg\,
      I2 => sink_valid_io_out,
      O => widx_widx_bin_i_1_n_0
    );
widx_widx_bin_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => widx_widx_bin_i_1_n_0,
      Q => \^io_txc_widx\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_61 is
  port (
    ready_reg : out STD_LOGIC;
    sync_2_reg : out STD_LOGIC;
    ram_out_valid_reg : out STD_LOGIC;
    \widx_gray_reg[2]_0\ : out STD_LOGIC;
    \cdc_reg_reg[12]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_io_bridx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    maybe_full_reg : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[1]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_61 : entity is "FPGA_AsyncQueueSource";
end meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_61;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_61 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cdc_reg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \cdc_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \cdc_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[9]_i_3__0_n_0\ : STD_LOGIC;
  signal mem_0 : STD_LOGIC;
  signal mem_1 : STD_LOGIC;
  signal mem_2 : STD_LOGIC;
  signal mem_3 : STD_LOGIC;
  signal mem_4 : STD_LOGIC;
  signal mem_5 : STD_LOGIC;
  signal mem_6 : STD_LOGIC;
  signal mem_7 : STD_LOGIC;
  signal \^ready_reg\ : STD_LOGIC;
  signal ready_reg0 : STD_LOGIC;
  signal \ready_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \ready_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \ready_reg_i_5__0_n_0\ : STD_LOGIC;
  signal rx_io_bmem_0 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal rx_io_bmem_1 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal rx_io_bmem_2 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal rx_io_bmem_3 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal rx_io_bmem_4 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal rx_io_bmem_5 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal rx_io_bmem_6 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal rx_io_bmem_7 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal \^sync_2_reg\ : STD_LOGIC;
  signal widx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^widx_gray_reg[2]_0\ : STD_LOGIC;
  signal widx_widx_bin : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \widx_widx_bin[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \widx_widx_bin[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \widx_widx_bin[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \widx_widx_bin[3]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_out_valid_i_2__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ready_reg_i_3__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ready_reg_i_5__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \widx_gray[0]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \widx_widx_bin[0]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \widx_widx_bin[1]_i_1__0\ : label is "soft_lutpair210";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  ready_reg <= \^ready_reg\;
  sync_2_reg <= \^sync_2_reg\;
  \widx_gray_reg[2]_0\ <= \^widx_gray_reg[2]_0\;
\cdc_reg[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_bmem_0(10),
      I1 => rx_io_bmem_1(10),
      I2 => \ridx_ridx_bin_reg[0]\,
      I3 => rx_io_bmem_2(10),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_bmem_3(10),
      O => \cdc_reg[10]_i_2__0_n_0\
    );
\cdc_reg[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_bmem_4(10),
      I1 => rx_io_bmem_5(10),
      I2 => \ridx_ridx_bin_reg[0]\,
      I3 => rx_io_bmem_6(10),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_bmem_7(10),
      O => \cdc_reg[10]_i_3__0_n_0\
    );
\cdc_reg[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_bmem_0(11),
      I1 => rx_io_bmem_1(11),
      I2 => \ridx_ridx_bin_reg[0]\,
      I3 => rx_io_bmem_2(11),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_bmem_3(11),
      O => \cdc_reg[11]_i_2__0_n_0\
    );
\cdc_reg[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_bmem_4(11),
      I1 => rx_io_bmem_5(11),
      I2 => \ridx_ridx_bin_reg[0]\,
      I3 => rx_io_bmem_6(11),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_bmem_7(11),
      O => \cdc_reg[11]_i_3__0_n_0\
    );
\cdc_reg[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_bmem_0(12),
      I1 => rx_io_bmem_1(12),
      I2 => \ridx_ridx_bin_reg[0]\,
      I3 => rx_io_bmem_2(12),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_bmem_3(12),
      O => \cdc_reg[12]_i_5_n_0\
    );
\cdc_reg[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_bmem_4(12),
      I1 => rx_io_bmem_5(12),
      I2 => \ridx_ridx_bin_reg[0]\,
      I3 => rx_io_bmem_6(12),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_bmem_7(12),
      O => \cdc_reg[12]_i_6_n_0\
    );
\cdc_reg[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_bmem_0(3),
      I1 => rx_io_bmem_1(3),
      I2 => \ridx_ridx_bin_reg[0]\,
      I3 => rx_io_bmem_2(3),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_bmem_3(3),
      O => \cdc_reg[3]_i_2__0_n_0\
    );
\cdc_reg[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_bmem_4(3),
      I1 => rx_io_bmem_5(3),
      I2 => \ridx_ridx_bin_reg[0]\,
      I3 => rx_io_bmem_6(3),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_bmem_7(3),
      O => \cdc_reg[3]_i_3__0_n_0\
    );
\cdc_reg[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_bmem_0(4),
      I1 => rx_io_bmem_1(4),
      I2 => \ridx_ridx_bin_reg[0]\,
      I3 => rx_io_bmem_2(4),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_bmem_3(4),
      O => \cdc_reg[4]_i_2__0_n_0\
    );
\cdc_reg[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_bmem_4(4),
      I1 => rx_io_bmem_5(4),
      I2 => \ridx_ridx_bin_reg[0]\,
      I3 => rx_io_bmem_6(4),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_bmem_7(4),
      O => \cdc_reg[4]_i_3__0_n_0\
    );
\cdc_reg[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_bmem_0(5),
      I1 => rx_io_bmem_1(5),
      I2 => \ridx_ridx_bin_reg[0]\,
      I3 => rx_io_bmem_2(5),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_bmem_3(5),
      O => \cdc_reg[5]_i_2__0_n_0\
    );
\cdc_reg[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_bmem_4(5),
      I1 => rx_io_bmem_5(5),
      I2 => \ridx_ridx_bin_reg[0]\,
      I3 => rx_io_bmem_6(5),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_bmem_7(5),
      O => \cdc_reg[5]_i_3__0_n_0\
    );
\cdc_reg[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_bmem_0(9),
      I1 => rx_io_bmem_1(9),
      I2 => \ridx_ridx_bin_reg[0]\,
      I3 => rx_io_bmem_2(9),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_bmem_3(9),
      O => \cdc_reg[9]_i_2__0_n_0\
    );
\cdc_reg[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_bmem_4(9),
      I1 => rx_io_bmem_5(9),
      I2 => \ridx_ridx_bin_reg[0]\,
      I3 => rx_io_bmem_6(9),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_bmem_7(9),
      O => \cdc_reg[9]_i_3__0_n_0\
    );
\cdc_reg_reg[10]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[10]_i_2__0_n_0\,
      I1 => \cdc_reg[10]_i_3__0_n_0\,
      O => \cdc_reg_reg[12]\(4),
      S => sync_0_reg
    );
\cdc_reg_reg[11]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[11]_i_2__0_n_0\,
      I1 => \cdc_reg[11]_i_3__0_n_0\,
      O => \cdc_reg_reg[12]\(5),
      S => sync_0_reg
    );
\cdc_reg_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[12]_i_5_n_0\,
      I1 => \cdc_reg[12]_i_6_n_0\,
      O => \cdc_reg_reg[12]\(6),
      S => sync_0_reg
    );
\cdc_reg_reg[3]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[3]_i_2__0_n_0\,
      I1 => \cdc_reg[3]_i_3__0_n_0\,
      O => \cdc_reg_reg[12]\(0),
      S => sync_0_reg
    );
\cdc_reg_reg[4]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[4]_i_2__0_n_0\,
      I1 => \cdc_reg[4]_i_3__0_n_0\,
      O => \cdc_reg_reg[12]\(1),
      S => sync_0_reg
    );
\cdc_reg_reg[5]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[5]_i_2__0_n_0\,
      I1 => \cdc_reg[5]_i_3__0_n_0\,
      O => \cdc_reg_reg[12]\(2),
      S => sync_0_reg
    );
\cdc_reg_reg[9]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[9]_i_2__0_n_0\,
      I1 => \cdc_reg[9]_i_3__0_n_0\,
      O => \cdc_reg_reg[12]\(3),
      S => sync_0_reg
    );
\mem_0[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => \^sync_2_reg\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^widx_gray_reg[2]_0\,
      I4 => \^q\(1),
      O => mem_0
    );
\mem_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(4),
      Q => rx_io_bmem_0(10),
      R => '0'
    );
\mem_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(5),
      Q => rx_io_bmem_0(11),
      R => '0'
    );
\mem_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(6),
      Q => rx_io_bmem_0(12),
      R => '0'
    );
\mem_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(0),
      Q => rx_io_bmem_0(3),
      R => '0'
    );
\mem_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(1),
      Q => rx_io_bmem_0(4),
      R => '0'
    );
\mem_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(2),
      Q => rx_io_bmem_0(5),
      R => '0'
    );
\mem_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(3),
      Q => rx_io_bmem_0(9),
      R => '0'
    );
\mem_1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10010000"
    )
        port map (
      I0 => \^widx_gray_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => mem_1
    );
\mem_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(4),
      Q => rx_io_bmem_1(10),
      R => '0'
    );
\mem_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(5),
      Q => rx_io_bmem_1(11),
      R => '0'
    );
\mem_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(6),
      Q => rx_io_bmem_1(12),
      R => '0'
    );
\mem_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(0),
      Q => rx_io_bmem_1(3),
      R => '0'
    );
\mem_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(1),
      Q => rx_io_bmem_1(4),
      R => '0'
    );
\mem_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(2),
      Q => rx_io_bmem_1(5),
      R => '0'
    );
\mem_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(3),
      Q => rx_io_bmem_1(9),
      R => '0'
    );
\mem_2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00090000"
    )
        port map (
      I0 => \^sync_2_reg\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^widx_gray_reg[2]_0\,
      I4 => \^q\(1),
      O => mem_2
    );
\mem_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(4),
      Q => rx_io_bmem_2(10),
      R => '0'
    );
\mem_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(5),
      Q => rx_io_bmem_2(11),
      R => '0'
    );
\mem_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(6),
      Q => rx_io_bmem_2(12),
      R => '0'
    );
\mem_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(0),
      Q => rx_io_bmem_2(3),
      R => '0'
    );
\mem_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(1),
      Q => rx_io_bmem_2(4),
      R => '0'
    );
\mem_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(2),
      Q => rx_io_bmem_2(5),
      R => '0'
    );
\mem_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(3),
      Q => rx_io_bmem_2(9),
      R => '0'
    );
\mem_3[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00900000"
    )
        port map (
      I0 => \^sync_2_reg\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^widx_gray_reg[2]_0\,
      I4 => \^q\(1),
      O => mem_3
    );
\mem_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(4),
      Q => rx_io_bmem_3(10),
      R => '0'
    );
\mem_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(5),
      Q => rx_io_bmem_3(11),
      R => '0'
    );
\mem_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(6),
      Q => rx_io_bmem_3(12),
      R => '0'
    );
\mem_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(0),
      Q => rx_io_bmem_3(3),
      R => '0'
    );
\mem_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(1),
      Q => rx_io_bmem_3(4),
      R => '0'
    );
\mem_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(2),
      Q => rx_io_bmem_3(5),
      R => '0'
    );
\mem_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(3),
      Q => rx_io_bmem_3(9),
      R => '0'
    );
\mem_4[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
        port map (
      I0 => \^widx_gray_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => mem_4
    );
\mem_4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(4),
      Q => rx_io_bmem_4(10),
      R => '0'
    );
\mem_4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(5),
      Q => rx_io_bmem_4(11),
      R => '0'
    );
\mem_4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(6),
      Q => rx_io_bmem_4(12),
      R => '0'
    );
\mem_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(0),
      Q => rx_io_bmem_4(3),
      R => '0'
    );
\mem_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(1),
      Q => rx_io_bmem_4(4),
      R => '0'
    );
\mem_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(2),
      Q => rx_io_bmem_4(5),
      R => '0'
    );
\mem_4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(3),
      Q => rx_io_bmem_4(9),
      R => '0'
    );
\mem_5[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01100000"
    )
        port map (
      I0 => \^widx_gray_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => mem_5
    );
\mem_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(4),
      Q => rx_io_bmem_5(10),
      R => '0'
    );
\mem_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(5),
      Q => rx_io_bmem_5(11),
      R => '0'
    );
\mem_5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(6),
      Q => rx_io_bmem_5(12),
      R => '0'
    );
\mem_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(0),
      Q => rx_io_bmem_5(3),
      R => '0'
    );
\mem_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(1),
      Q => rx_io_bmem_5(4),
      R => '0'
    );
\mem_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(2),
      Q => rx_io_bmem_5(5),
      R => '0'
    );
\mem_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(3),
      Q => rx_io_bmem_5(9),
      R => '0'
    );
\mem_6[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000440"
    )
        port map (
      I0 => \^widx_gray_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => mem_6
    );
\mem_6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(4),
      Q => rx_io_bmem_6(10),
      R => '0'
    );
\mem_6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(5),
      Q => rx_io_bmem_6(11),
      R => '0'
    );
\mem_6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(6),
      Q => rx_io_bmem_6(12),
      R => '0'
    );
\mem_6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(0),
      Q => rx_io_bmem_6(3),
      R => '0'
    );
\mem_6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(1),
      Q => rx_io_bmem_6(4),
      R => '0'
    );
\mem_6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(2),
      Q => rx_io_bmem_6(5),
      R => '0'
    );
\mem_6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(3),
      Q => rx_io_bmem_6(9),
      R => '0'
    );
\mem_7[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04400000"
    )
        port map (
      I0 => \^widx_gray_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => mem_7
    );
\mem_7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(4),
      Q => rx_io_bmem_7(10),
      R => '0'
    );
\mem_7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(5),
      Q => rx_io_bmem_7(11),
      R => '0'
    );
\mem_7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(6),
      Q => rx_io_bmem_7(12),
      R => '0'
    );
\mem_7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(0),
      Q => rx_io_bmem_7(3),
      R => '0'
    );
\mem_7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(1),
      Q => rx_io_bmem_7(4),
      R => '0'
    );
\mem_7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(2),
      Q => rx_io_bmem_7(5),
      R => '0'
    );
\mem_7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(3),
      Q => rx_io_bmem_7(9),
      R => '0'
    );
\ram_out_valid_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^ready_reg\,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg,
      O => ram_out_valid_reg
    );
\ready_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => widx_widx_bin(0),
      I1 => \^ready_reg\,
      I2 => sink_valid_io_out,
      I3 => maybe_full_reg,
      I4 => widx_widx_bin(1),
      O => \ready_reg_i_3__0_n_0\
    );
\ready_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB7B7B7B7B7B7B7"
    )
        port map (
      I0 => widx_widx_bin(2),
      I1 => sink_valid_io_out,
      I2 => widx_widx_bin(1),
      I3 => widx_widx_bin(0),
      I4 => \^ready_reg\,
      I5 => maybe_full_reg,
      O => \ready_reg_i_4__0_n_0\
    );
\ready_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FF99FF"
    )
        port map (
      I0 => widx_widx_bin(1),
      I1 => widx_widx_bin(0),
      I2 => maybe_full_reg,
      I3 => sink_valid_io_out,
      I4 => \^ready_reg\,
      O => \ready_reg_i_5__0_n_0\
    );
ready_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => ready_reg0,
      Q => \^ready_reg\
    );
ridx_ridx_gray: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_85
     port map (
      Q(0) => widx_widx_bin(2),
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg0 => ready_reg0,
      rx_io_bridx(3 downto 0) => rx_io_bridx(3 downto 0),
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out,
      sync_0_reg => \widx_widx_bin[3]_i_1_n_0\,
      \widx_widx_bin_reg[0]\ => \ready_reg_i_3__0_n_0\,
      \widx_widx_bin_reg[1]\ => \ready_reg_i_5__0_n_0\,
      \widx_widx_bin_reg[2]\ => \ready_reg_i_4__0_n_0\,
      \widx_widx_bin_reg[3]\ => \^sync_2_reg\
    );
\widx_gray[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004CCC80"
    )
        port map (
      I0 => \^ready_reg\,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg,
      I3 => widx_widx_bin(0),
      I4 => widx_widx_bin(1),
      O => widx(0)
    );
\widx_gray[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F0000FF800000"
    )
        port map (
      I0 => maybe_full_reg,
      I1 => \^ready_reg\,
      I2 => widx_widx_bin(0),
      I3 => widx_widx_bin(1),
      I4 => sink_valid_io_out,
      I5 => widx_widx_bin(2),
      O => widx(1)
    );
\widx_gray[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6656666600000000"
    )
        port map (
      I0 => \^sync_2_reg\,
      I1 => widx_widx_bin(2),
      I2 => widx_widx_bin(1),
      I3 => \^widx_gray_reg[2]_0\,
      I4 => widx_widx_bin(0),
      I5 => sink_valid_io_out,
      O => widx(2)
    );
\widx_gray[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^ready_reg\,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg,
      O => \^widx_gray_reg[2]_0\
    );
\widx_gray_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => widx(0),
      Q => \^q\(0)
    );
\widx_gray_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => widx(1),
      Q => \^q\(1)
    );
\widx_gray_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => widx(2),
      Q => \^q\(2)
    );
\widx_widx_bin[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C80"
    )
        port map (
      I0 => \^ready_reg\,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg,
      I3 => widx_widx_bin(0),
      O => \widx_widx_bin[0]_i_1__0_n_0\
    );
\widx_widx_bin[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => sink_valid_io_out,
      I1 => widx_widx_bin(1),
      I2 => widx_widx_bin(0),
      I3 => \^ready_reg\,
      I4 => maybe_full_reg,
      O => \widx_widx_bin[1]_i_1__0_n_0\
    );
\widx_widx_bin[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0F0F080000000"
    )
        port map (
      I0 => widx_widx_bin(0),
      I1 => \^ready_reg\,
      I2 => sink_valid_io_out,
      I3 => maybe_full_reg,
      I4 => widx_widx_bin(1),
      I5 => widx_widx_bin(2),
      O => \widx_widx_bin[2]_i_1__0_n_0\
    );
\widx_widx_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => sink_valid_io_out,
      I1 => widx_widx_bin(1),
      I2 => \^widx_gray_reg[2]_0\,
      I3 => widx_widx_bin(0),
      I4 => widx_widx_bin(2),
      I5 => \^sync_2_reg\,
      O => \widx_widx_bin[3]_i_1_n_0\
    );
\widx_widx_bin_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_widx_bin[0]_i_1__0_n_0\,
      Q => widx_widx_bin(0)
    );
\widx_widx_bin_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_widx_bin[1]_i_1__0_n_0\,
      Q => widx_widx_bin(1)
    );
\widx_widx_bin_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_widx_bin[2]_i_1__0_n_0\,
      Q => widx_widx_bin(2)
    );
\widx_widx_bin_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_widx_bin[3]_i_1_n_0\,
      Q => \^sync_2_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_62 is
  port (
    ready_reg : out STD_LOGIC;
    sync_2_reg : out STD_LOGIC;
    ram_out_valid_reg : out STD_LOGIC;
    \widx_gray_reg[2]_0\ : out STD_LOGIC;
    \cdc_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_io_c_ridx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    maybe_full_reg : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    \ridx_ridx_bin_reg[2]\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[1]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_62 : entity is "FPGA_AsyncQueueSource";
end meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_62;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_62 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cdc_reg[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \cdc_reg[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \cdc_reg[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \cdc_reg[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \cdc_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[29]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \cdc_reg[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \cdc_reg[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \cdc_reg[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \cdc_reg[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \cdc_reg[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \cdc_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \cdc_reg[9]_i_3__1_n_0\ : STD_LOGIC;
  signal mem_0 : STD_LOGIC;
  signal mem_1 : STD_LOGIC;
  signal mem_2 : STD_LOGIC;
  signal mem_3 : STD_LOGIC;
  signal mem_4 : STD_LOGIC;
  signal mem_5 : STD_LOGIC;
  signal mem_6 : STD_LOGIC;
  signal mem_7 : STD_LOGIC;
  signal \^ready_reg\ : STD_LOGIC;
  signal ready_reg0 : STD_LOGIC;
  signal \ready_reg_i_3__1_n_0\ : STD_LOGIC;
  signal \ready_reg_i_4__1_n_0\ : STD_LOGIC;
  signal \ready_reg_i_5__1_n_0\ : STD_LOGIC;
  signal rx_io_c_mem_0 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal rx_io_c_mem_1 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal rx_io_c_mem_2 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal rx_io_c_mem_3 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal rx_io_c_mem_4 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal rx_io_c_mem_5 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal rx_io_c_mem_6 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal rx_io_c_mem_7 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \^sync_2_reg\ : STD_LOGIC;
  signal widx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \widx_gray[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \^widx_gray_reg[2]_0\ : STD_LOGIC;
  signal widx_widx_bin : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \widx_widx_bin[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \widx_widx_bin[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \widx_widx_bin[2]_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_out_valid_i_2__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ready_reg_i_3__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ready_reg_i_5__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \widx_gray[0]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \widx_widx_bin[0]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \widx_widx_bin[1]_i_1__1\ : label is "soft_lutpair213";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  ready_reg <= \^ready_reg\;
  sync_2_reg <= \^sync_2_reg\;
  \widx_gray_reg[2]_0\ <= \^widx_gray_reg[2]_0\;
\cdc_reg[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(10),
      I1 => rx_io_c_mem_1(10),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(10),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(10),
      O => \cdc_reg[10]_i_2__1_n_0\
    );
\cdc_reg[10]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(10),
      I1 => rx_io_c_mem_5(10),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(10),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(10),
      O => \cdc_reg[10]_i_3__1_n_0\
    );
\cdc_reg[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(11),
      I1 => rx_io_c_mem_1(11),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(11),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(11),
      O => \cdc_reg[11]_i_2__1_n_0\
    );
\cdc_reg[11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(11),
      I1 => rx_io_c_mem_5(11),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(11),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(11),
      O => \cdc_reg[11]_i_3__1_n_0\
    );
\cdc_reg[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(12),
      I1 => rx_io_c_mem_1(12),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(12),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(12),
      O => \cdc_reg[12]_i_2__0_n_0\
    );
\cdc_reg[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(12),
      I1 => rx_io_c_mem_5(12),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(12),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(12),
      O => \cdc_reg[12]_i_3__0_n_0\
    );
\cdc_reg[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(16),
      I1 => rx_io_c_mem_1(16),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(16),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(16),
      O => \cdc_reg[16]_i_2__0_n_0\
    );
\cdc_reg[16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(16),
      I1 => rx_io_c_mem_5(16),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(16),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(16),
      O => \cdc_reg[16]_i_3__0_n_0\
    );
\cdc_reg[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(17),
      I1 => rx_io_c_mem_1(17),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(17),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(17),
      O => \cdc_reg[17]_i_2__0_n_0\
    );
\cdc_reg[17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(17),
      I1 => rx_io_c_mem_5(17),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(17),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(17),
      O => \cdc_reg[17]_i_3__0_n_0\
    );
\cdc_reg[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(18),
      I1 => rx_io_c_mem_1(18),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(18),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(18),
      O => \cdc_reg[18]_i_2__0_n_0\
    );
\cdc_reg[18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(18),
      I1 => rx_io_c_mem_5(18),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(18),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(18),
      O => \cdc_reg[18]_i_3__0_n_0\
    );
\cdc_reg[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(19),
      I1 => rx_io_c_mem_1(19),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(19),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(19),
      O => \cdc_reg[19]_i_2__0_n_0\
    );
\cdc_reg[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(19),
      I1 => rx_io_c_mem_5(19),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(19),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(19),
      O => \cdc_reg[19]_i_3__0_n_0\
    );
\cdc_reg[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(20),
      I1 => rx_io_c_mem_1(20),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(20),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(20),
      O => \cdc_reg[20]_i_2__0_n_0\
    );
\cdc_reg[20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(20),
      I1 => rx_io_c_mem_5(20),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(20),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(20),
      O => \cdc_reg[20]_i_3__0_n_0\
    );
\cdc_reg[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(21),
      I1 => rx_io_c_mem_1(21),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(21),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(21),
      O => \cdc_reg[21]_i_2__0_n_0\
    );
\cdc_reg[21]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(21),
      I1 => rx_io_c_mem_5(21),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(21),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(21),
      O => \cdc_reg[21]_i_3__0_n_0\
    );
\cdc_reg[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(22),
      I1 => rx_io_c_mem_1(22),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(22),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(22),
      O => \cdc_reg[22]_i_2__0_n_0\
    );
\cdc_reg[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(22),
      I1 => rx_io_c_mem_5(22),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(22),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(22),
      O => \cdc_reg[22]_i_3__0_n_0\
    );
\cdc_reg[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(23),
      I1 => rx_io_c_mem_1(23),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(23),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(23),
      O => \cdc_reg[23]_i_2__0_n_0\
    );
\cdc_reg[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(23),
      I1 => rx_io_c_mem_5(23),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(23),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(23),
      O => \cdc_reg[23]_i_3__0_n_0\
    );
\cdc_reg[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(24),
      I1 => rx_io_c_mem_1(24),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(24),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(24),
      O => \cdc_reg[24]_i_2__0_n_0\
    );
\cdc_reg[24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(24),
      I1 => rx_io_c_mem_5(24),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(24),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(24),
      O => \cdc_reg[24]_i_3__0_n_0\
    );
\cdc_reg[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(25),
      I1 => rx_io_c_mem_1(25),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(25),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(25),
      O => \cdc_reg[25]_i_2__0_n_0\
    );
\cdc_reg[25]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(25),
      I1 => rx_io_c_mem_5(25),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(25),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(25),
      O => \cdc_reg[25]_i_3__0_n_0\
    );
\cdc_reg[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(26),
      I1 => rx_io_c_mem_1(26),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(26),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(26),
      O => \cdc_reg[26]_i_2__0_n_0\
    );
\cdc_reg[26]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(26),
      I1 => rx_io_c_mem_5(26),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(26),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(26),
      O => \cdc_reg[26]_i_3__0_n_0\
    );
\cdc_reg[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(27),
      I1 => rx_io_c_mem_1(27),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(27),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(27),
      O => \cdc_reg[27]_i_2__0_n_0\
    );
\cdc_reg[27]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(27),
      I1 => rx_io_c_mem_5(27),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(27),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(27),
      O => \cdc_reg[27]_i_3__0_n_0\
    );
\cdc_reg[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(28),
      I1 => rx_io_c_mem_1(28),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(28),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(28),
      O => \cdc_reg[28]_i_2__0_n_0\
    );
\cdc_reg[28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(28),
      I1 => rx_io_c_mem_5(28),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(28),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(28),
      O => \cdc_reg[28]_i_3__0_n_0\
    );
\cdc_reg[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(29),
      I1 => rx_io_c_mem_1(29),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(29),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(29),
      O => \cdc_reg[29]_i_2__0_n_0\
    );
\cdc_reg[29]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(29),
      I1 => rx_io_c_mem_5(29),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(29),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(29),
      O => \cdc_reg[29]_i_3__0_n_0\
    );
\cdc_reg[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(30),
      I1 => rx_io_c_mem_1(30),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(30),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(30),
      O => \cdc_reg[30]_i_2__0_n_0\
    );
\cdc_reg[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(30),
      I1 => rx_io_c_mem_5(30),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(30),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(30),
      O => \cdc_reg[30]_i_3__0_n_0\
    );
\cdc_reg[31]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(31),
      I1 => rx_io_c_mem_1(31),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(31),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(31),
      O => \cdc_reg[31]_i_5__0_n_0\
    );
\cdc_reg[31]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(31),
      I1 => rx_io_c_mem_5(31),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(31),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(31),
      O => \cdc_reg[31]_i_6__0_n_0\
    );
\cdc_reg[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(3),
      I1 => rx_io_c_mem_1(3),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(3),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(3),
      O => \cdc_reg[3]_i_2__1_n_0\
    );
\cdc_reg[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(3),
      I1 => rx_io_c_mem_5(3),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(3),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(3),
      O => \cdc_reg[3]_i_3__1_n_0\
    );
\cdc_reg[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(4),
      I1 => rx_io_c_mem_1(4),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(4),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(4),
      O => \cdc_reg[4]_i_2__1_n_0\
    );
\cdc_reg[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(4),
      I1 => rx_io_c_mem_5(4),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(4),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(4),
      O => \cdc_reg[4]_i_3__1_n_0\
    );
\cdc_reg[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(5),
      I1 => rx_io_c_mem_1(5),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(5),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(5),
      O => \cdc_reg[5]_i_2__1_n_0\
    );
\cdc_reg[5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(5),
      I1 => rx_io_c_mem_5(5),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(5),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(5),
      O => \cdc_reg[5]_i_3__1_n_0\
    );
\cdc_reg[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(6),
      I1 => rx_io_c_mem_1(6),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(6),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(6),
      O => \cdc_reg[6]_i_2__0_n_0\
    );
\cdc_reg[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(6),
      I1 => rx_io_c_mem_5(6),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(6),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(6),
      O => \cdc_reg[6]_i_3__0_n_0\
    );
\cdc_reg[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(7),
      I1 => rx_io_c_mem_1(7),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(7),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(7),
      O => \cdc_reg[7]_i_2__0_n_0\
    );
\cdc_reg[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(7),
      I1 => rx_io_c_mem_5(7),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(7),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(7),
      O => \cdc_reg[7]_i_3__0_n_0\
    );
\cdc_reg[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_0(9),
      I1 => rx_io_c_mem_1(9),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_2(9),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_3(9),
      O => \cdc_reg[9]_i_2__1_n_0\
    );
\cdc_reg[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_c_mem_4(9),
      I1 => rx_io_c_mem_5(9),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_c_mem_6(9),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_c_mem_7(9),
      O => \cdc_reg[9]_i_3__1_n_0\
    );
\cdc_reg_reg[10]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[10]_i_2__1_n_0\,
      I1 => \cdc_reg[10]_i_3__1_n_0\,
      O => \cdc_reg_reg[31]\(6),
      S => sync_0_reg
    );
\cdc_reg_reg[11]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[11]_i_2__1_n_0\,
      I1 => \cdc_reg[11]_i_3__1_n_0\,
      O => \cdc_reg_reg[31]\(7),
      S => sync_0_reg
    );
\cdc_reg_reg[12]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[12]_i_2__0_n_0\,
      I1 => \cdc_reg[12]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(8),
      S => sync_0_reg
    );
\cdc_reg_reg[16]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[16]_i_2__0_n_0\,
      I1 => \cdc_reg[16]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(9),
      S => sync_0_reg
    );
\cdc_reg_reg[17]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[17]_i_2__0_n_0\,
      I1 => \cdc_reg[17]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(10),
      S => sync_0_reg
    );
\cdc_reg_reg[18]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[18]_i_2__0_n_0\,
      I1 => \cdc_reg[18]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(11),
      S => sync_0_reg
    );
\cdc_reg_reg[19]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[19]_i_2__0_n_0\,
      I1 => \cdc_reg[19]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(12),
      S => sync_0_reg
    );
\cdc_reg_reg[20]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[20]_i_2__0_n_0\,
      I1 => \cdc_reg[20]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(13),
      S => sync_0_reg
    );
\cdc_reg_reg[21]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[21]_i_2__0_n_0\,
      I1 => \cdc_reg[21]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(14),
      S => sync_0_reg
    );
\cdc_reg_reg[22]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[22]_i_2__0_n_0\,
      I1 => \cdc_reg[22]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(15),
      S => sync_0_reg
    );
\cdc_reg_reg[23]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[23]_i_2__0_n_0\,
      I1 => \cdc_reg[23]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(16),
      S => sync_0_reg
    );
\cdc_reg_reg[24]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[24]_i_2__0_n_0\,
      I1 => \cdc_reg[24]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(17),
      S => sync_0_reg
    );
\cdc_reg_reg[25]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[25]_i_2__0_n_0\,
      I1 => \cdc_reg[25]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(18),
      S => sync_0_reg
    );
\cdc_reg_reg[26]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[26]_i_2__0_n_0\,
      I1 => \cdc_reg[26]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(19),
      S => sync_0_reg
    );
\cdc_reg_reg[27]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[27]_i_2__0_n_0\,
      I1 => \cdc_reg[27]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(20),
      S => sync_0_reg
    );
\cdc_reg_reg[28]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[28]_i_2__0_n_0\,
      I1 => \cdc_reg[28]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(21),
      S => sync_0_reg
    );
\cdc_reg_reg[29]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[29]_i_2__0_n_0\,
      I1 => \cdc_reg[29]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(22),
      S => sync_0_reg
    );
\cdc_reg_reg[30]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[30]_i_2__0_n_0\,
      I1 => \cdc_reg[30]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(23),
      S => sync_0_reg
    );
\cdc_reg_reg[31]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[31]_i_5__0_n_0\,
      I1 => \cdc_reg[31]_i_6__0_n_0\,
      O => \cdc_reg_reg[31]\(24),
      S => sync_0_reg
    );
\cdc_reg_reg[3]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[3]_i_2__1_n_0\,
      I1 => \cdc_reg[3]_i_3__1_n_0\,
      O => \cdc_reg_reg[31]\(0),
      S => sync_0_reg
    );
\cdc_reg_reg[4]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[4]_i_2__1_n_0\,
      I1 => \cdc_reg[4]_i_3__1_n_0\,
      O => \cdc_reg_reg[31]\(1),
      S => sync_0_reg
    );
\cdc_reg_reg[5]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[5]_i_2__1_n_0\,
      I1 => \cdc_reg[5]_i_3__1_n_0\,
      O => \cdc_reg_reg[31]\(2),
      S => sync_0_reg
    );
\cdc_reg_reg[6]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[6]_i_2__0_n_0\,
      I1 => \cdc_reg[6]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(3),
      S => sync_0_reg
    );
\cdc_reg_reg[7]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[7]_i_2__0_n_0\,
      I1 => \cdc_reg[7]_i_3__0_n_0\,
      O => \cdc_reg_reg[31]\(4),
      S => sync_0_reg
    );
\cdc_reg_reg[9]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[9]_i_2__1_n_0\,
      I1 => \cdc_reg[9]_i_3__1_n_0\,
      O => \cdc_reg_reg[31]\(5),
      S => sync_0_reg
    );
\mem_0[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => \^sync_2_reg\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^widx_gray_reg[2]_0\,
      I4 => \^q\(1),
      O => mem_0
    );
\mem_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(6),
      Q => rx_io_c_mem_0(10),
      R => '0'
    );
\mem_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(7),
      Q => rx_io_c_mem_0(11),
      R => '0'
    );
\mem_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(8),
      Q => rx_io_c_mem_0(12),
      R => '0'
    );
\mem_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(9),
      Q => rx_io_c_mem_0(16),
      R => '0'
    );
\mem_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(10),
      Q => rx_io_c_mem_0(17),
      R => '0'
    );
\mem_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(11),
      Q => rx_io_c_mem_0(18),
      R => '0'
    );
\mem_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(12),
      Q => rx_io_c_mem_0(19),
      R => '0'
    );
\mem_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(13),
      Q => rx_io_c_mem_0(20),
      R => '0'
    );
\mem_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(14),
      Q => rx_io_c_mem_0(21),
      R => '0'
    );
\mem_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(15),
      Q => rx_io_c_mem_0(22),
      R => '0'
    );
\mem_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(16),
      Q => rx_io_c_mem_0(23),
      R => '0'
    );
\mem_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(17),
      Q => rx_io_c_mem_0(24),
      R => '0'
    );
\mem_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(18),
      Q => rx_io_c_mem_0(25),
      R => '0'
    );
\mem_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(19),
      Q => rx_io_c_mem_0(26),
      R => '0'
    );
\mem_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(20),
      Q => rx_io_c_mem_0(27),
      R => '0'
    );
\mem_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(21),
      Q => rx_io_c_mem_0(28),
      R => '0'
    );
\mem_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(22),
      Q => rx_io_c_mem_0(29),
      R => '0'
    );
\mem_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(23),
      Q => rx_io_c_mem_0(30),
      R => '0'
    );
\mem_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(24),
      Q => rx_io_c_mem_0(31),
      R => '0'
    );
\mem_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(0),
      Q => rx_io_c_mem_0(3),
      R => '0'
    );
\mem_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(1),
      Q => rx_io_c_mem_0(4),
      R => '0'
    );
\mem_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(2),
      Q => rx_io_c_mem_0(5),
      R => '0'
    );
\mem_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(3),
      Q => rx_io_c_mem_0(6),
      R => '0'
    );
\mem_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(4),
      Q => rx_io_c_mem_0(7),
      R => '0'
    );
\mem_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(5),
      Q => rx_io_c_mem_0(9),
      R => '0'
    );
\mem_1[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10010000"
    )
        port map (
      I0 => \^widx_gray_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => mem_1
    );
\mem_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(6),
      Q => rx_io_c_mem_1(10),
      R => '0'
    );
\mem_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(7),
      Q => rx_io_c_mem_1(11),
      R => '0'
    );
\mem_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(8),
      Q => rx_io_c_mem_1(12),
      R => '0'
    );
\mem_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(9),
      Q => rx_io_c_mem_1(16),
      R => '0'
    );
\mem_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(10),
      Q => rx_io_c_mem_1(17),
      R => '0'
    );
\mem_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(11),
      Q => rx_io_c_mem_1(18),
      R => '0'
    );
\mem_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(12),
      Q => rx_io_c_mem_1(19),
      R => '0'
    );
\mem_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(13),
      Q => rx_io_c_mem_1(20),
      R => '0'
    );
\mem_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(14),
      Q => rx_io_c_mem_1(21),
      R => '0'
    );
\mem_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(15),
      Q => rx_io_c_mem_1(22),
      R => '0'
    );
\mem_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(16),
      Q => rx_io_c_mem_1(23),
      R => '0'
    );
\mem_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(17),
      Q => rx_io_c_mem_1(24),
      R => '0'
    );
\mem_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(18),
      Q => rx_io_c_mem_1(25),
      R => '0'
    );
\mem_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(19),
      Q => rx_io_c_mem_1(26),
      R => '0'
    );
\mem_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(20),
      Q => rx_io_c_mem_1(27),
      R => '0'
    );
\mem_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(21),
      Q => rx_io_c_mem_1(28),
      R => '0'
    );
\mem_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(22),
      Q => rx_io_c_mem_1(29),
      R => '0'
    );
\mem_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(23),
      Q => rx_io_c_mem_1(30),
      R => '0'
    );
\mem_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(24),
      Q => rx_io_c_mem_1(31),
      R => '0'
    );
\mem_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(0),
      Q => rx_io_c_mem_1(3),
      R => '0'
    );
\mem_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(1),
      Q => rx_io_c_mem_1(4),
      R => '0'
    );
\mem_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(2),
      Q => rx_io_c_mem_1(5),
      R => '0'
    );
\mem_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(3),
      Q => rx_io_c_mem_1(6),
      R => '0'
    );
\mem_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(4),
      Q => rx_io_c_mem_1(7),
      R => '0'
    );
\mem_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(5),
      Q => rx_io_c_mem_1(9),
      R => '0'
    );
\mem_2[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00090000"
    )
        port map (
      I0 => \^sync_2_reg\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^widx_gray_reg[2]_0\,
      I4 => \^q\(1),
      O => mem_2
    );
\mem_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(6),
      Q => rx_io_c_mem_2(10),
      R => '0'
    );
\mem_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(7),
      Q => rx_io_c_mem_2(11),
      R => '0'
    );
\mem_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(8),
      Q => rx_io_c_mem_2(12),
      R => '0'
    );
\mem_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(9),
      Q => rx_io_c_mem_2(16),
      R => '0'
    );
\mem_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(10),
      Q => rx_io_c_mem_2(17),
      R => '0'
    );
\mem_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(11),
      Q => rx_io_c_mem_2(18),
      R => '0'
    );
\mem_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(12),
      Q => rx_io_c_mem_2(19),
      R => '0'
    );
\mem_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(13),
      Q => rx_io_c_mem_2(20),
      R => '0'
    );
\mem_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(14),
      Q => rx_io_c_mem_2(21),
      R => '0'
    );
\mem_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(15),
      Q => rx_io_c_mem_2(22),
      R => '0'
    );
\mem_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(16),
      Q => rx_io_c_mem_2(23),
      R => '0'
    );
\mem_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(17),
      Q => rx_io_c_mem_2(24),
      R => '0'
    );
\mem_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(18),
      Q => rx_io_c_mem_2(25),
      R => '0'
    );
\mem_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(19),
      Q => rx_io_c_mem_2(26),
      R => '0'
    );
\mem_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(20),
      Q => rx_io_c_mem_2(27),
      R => '0'
    );
\mem_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(21),
      Q => rx_io_c_mem_2(28),
      R => '0'
    );
\mem_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(22),
      Q => rx_io_c_mem_2(29),
      R => '0'
    );
\mem_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(23),
      Q => rx_io_c_mem_2(30),
      R => '0'
    );
\mem_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(24),
      Q => rx_io_c_mem_2(31),
      R => '0'
    );
\mem_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(0),
      Q => rx_io_c_mem_2(3),
      R => '0'
    );
\mem_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(1),
      Q => rx_io_c_mem_2(4),
      R => '0'
    );
\mem_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(2),
      Q => rx_io_c_mem_2(5),
      R => '0'
    );
\mem_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(3),
      Q => rx_io_c_mem_2(6),
      R => '0'
    );
\mem_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(4),
      Q => rx_io_c_mem_2(7),
      R => '0'
    );
\mem_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(5),
      Q => rx_io_c_mem_2(9),
      R => '0'
    );
\mem_3[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00900000"
    )
        port map (
      I0 => \^sync_2_reg\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^widx_gray_reg[2]_0\,
      I4 => \^q\(1),
      O => mem_3
    );
\mem_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(6),
      Q => rx_io_c_mem_3(10),
      R => '0'
    );
\mem_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(7),
      Q => rx_io_c_mem_3(11),
      R => '0'
    );
\mem_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(8),
      Q => rx_io_c_mem_3(12),
      R => '0'
    );
\mem_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(9),
      Q => rx_io_c_mem_3(16),
      R => '0'
    );
\mem_3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(10),
      Q => rx_io_c_mem_3(17),
      R => '0'
    );
\mem_3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(11),
      Q => rx_io_c_mem_3(18),
      R => '0'
    );
\mem_3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(12),
      Q => rx_io_c_mem_3(19),
      R => '0'
    );
\mem_3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(13),
      Q => rx_io_c_mem_3(20),
      R => '0'
    );
\mem_3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(14),
      Q => rx_io_c_mem_3(21),
      R => '0'
    );
\mem_3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(15),
      Q => rx_io_c_mem_3(22),
      R => '0'
    );
\mem_3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(16),
      Q => rx_io_c_mem_3(23),
      R => '0'
    );
\mem_3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(17),
      Q => rx_io_c_mem_3(24),
      R => '0'
    );
\mem_3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(18),
      Q => rx_io_c_mem_3(25),
      R => '0'
    );
\mem_3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(19),
      Q => rx_io_c_mem_3(26),
      R => '0'
    );
\mem_3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(20),
      Q => rx_io_c_mem_3(27),
      R => '0'
    );
\mem_3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(21),
      Q => rx_io_c_mem_3(28),
      R => '0'
    );
\mem_3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(22),
      Q => rx_io_c_mem_3(29),
      R => '0'
    );
\mem_3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(23),
      Q => rx_io_c_mem_3(30),
      R => '0'
    );
\mem_3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(24),
      Q => rx_io_c_mem_3(31),
      R => '0'
    );
\mem_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(0),
      Q => rx_io_c_mem_3(3),
      R => '0'
    );
\mem_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(1),
      Q => rx_io_c_mem_3(4),
      R => '0'
    );
\mem_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(2),
      Q => rx_io_c_mem_3(5),
      R => '0'
    );
\mem_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(3),
      Q => rx_io_c_mem_3(6),
      R => '0'
    );
\mem_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(4),
      Q => rx_io_c_mem_3(7),
      R => '0'
    );
\mem_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(5),
      Q => rx_io_c_mem_3(9),
      R => '0'
    );
\mem_4[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
        port map (
      I0 => \^widx_gray_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => mem_4
    );
\mem_4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(6),
      Q => rx_io_c_mem_4(10),
      R => '0'
    );
\mem_4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(7),
      Q => rx_io_c_mem_4(11),
      R => '0'
    );
\mem_4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(8),
      Q => rx_io_c_mem_4(12),
      R => '0'
    );
\mem_4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(9),
      Q => rx_io_c_mem_4(16),
      R => '0'
    );
\mem_4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(10),
      Q => rx_io_c_mem_4(17),
      R => '0'
    );
\mem_4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(11),
      Q => rx_io_c_mem_4(18),
      R => '0'
    );
\mem_4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(12),
      Q => rx_io_c_mem_4(19),
      R => '0'
    );
\mem_4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(13),
      Q => rx_io_c_mem_4(20),
      R => '0'
    );
\mem_4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(14),
      Q => rx_io_c_mem_4(21),
      R => '0'
    );
\mem_4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(15),
      Q => rx_io_c_mem_4(22),
      R => '0'
    );
\mem_4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(16),
      Q => rx_io_c_mem_4(23),
      R => '0'
    );
\mem_4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(17),
      Q => rx_io_c_mem_4(24),
      R => '0'
    );
\mem_4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(18),
      Q => rx_io_c_mem_4(25),
      R => '0'
    );
\mem_4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(19),
      Q => rx_io_c_mem_4(26),
      R => '0'
    );
\mem_4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(20),
      Q => rx_io_c_mem_4(27),
      R => '0'
    );
\mem_4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(21),
      Q => rx_io_c_mem_4(28),
      R => '0'
    );
\mem_4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(22),
      Q => rx_io_c_mem_4(29),
      R => '0'
    );
\mem_4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(23),
      Q => rx_io_c_mem_4(30),
      R => '0'
    );
\mem_4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(24),
      Q => rx_io_c_mem_4(31),
      R => '0'
    );
\mem_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(0),
      Q => rx_io_c_mem_4(3),
      R => '0'
    );
\mem_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(1),
      Q => rx_io_c_mem_4(4),
      R => '0'
    );
\mem_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(2),
      Q => rx_io_c_mem_4(5),
      R => '0'
    );
\mem_4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(3),
      Q => rx_io_c_mem_4(6),
      R => '0'
    );
\mem_4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(4),
      Q => rx_io_c_mem_4(7),
      R => '0'
    );
\mem_4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(5),
      Q => rx_io_c_mem_4(9),
      R => '0'
    );
\mem_5[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01100000"
    )
        port map (
      I0 => \^widx_gray_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => mem_5
    );
\mem_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(6),
      Q => rx_io_c_mem_5(10),
      R => '0'
    );
\mem_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(7),
      Q => rx_io_c_mem_5(11),
      R => '0'
    );
\mem_5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(8),
      Q => rx_io_c_mem_5(12),
      R => '0'
    );
\mem_5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(9),
      Q => rx_io_c_mem_5(16),
      R => '0'
    );
\mem_5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(10),
      Q => rx_io_c_mem_5(17),
      R => '0'
    );
\mem_5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(11),
      Q => rx_io_c_mem_5(18),
      R => '0'
    );
\mem_5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(12),
      Q => rx_io_c_mem_5(19),
      R => '0'
    );
\mem_5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(13),
      Q => rx_io_c_mem_5(20),
      R => '0'
    );
\mem_5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(14),
      Q => rx_io_c_mem_5(21),
      R => '0'
    );
\mem_5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(15),
      Q => rx_io_c_mem_5(22),
      R => '0'
    );
\mem_5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(16),
      Q => rx_io_c_mem_5(23),
      R => '0'
    );
\mem_5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(17),
      Q => rx_io_c_mem_5(24),
      R => '0'
    );
\mem_5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(18),
      Q => rx_io_c_mem_5(25),
      R => '0'
    );
\mem_5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(19),
      Q => rx_io_c_mem_5(26),
      R => '0'
    );
\mem_5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(20),
      Q => rx_io_c_mem_5(27),
      R => '0'
    );
\mem_5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(21),
      Q => rx_io_c_mem_5(28),
      R => '0'
    );
\mem_5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(22),
      Q => rx_io_c_mem_5(29),
      R => '0'
    );
\mem_5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(23),
      Q => rx_io_c_mem_5(30),
      R => '0'
    );
\mem_5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(24),
      Q => rx_io_c_mem_5(31),
      R => '0'
    );
\mem_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(0),
      Q => rx_io_c_mem_5(3),
      R => '0'
    );
\mem_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(1),
      Q => rx_io_c_mem_5(4),
      R => '0'
    );
\mem_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(2),
      Q => rx_io_c_mem_5(5),
      R => '0'
    );
\mem_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(3),
      Q => rx_io_c_mem_5(6),
      R => '0'
    );
\mem_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(4),
      Q => rx_io_c_mem_5(7),
      R => '0'
    );
\mem_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(5),
      Q => rx_io_c_mem_5(9),
      R => '0'
    );
\mem_6[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000440"
    )
        port map (
      I0 => \^widx_gray_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => mem_6
    );
\mem_6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(6),
      Q => rx_io_c_mem_6(10),
      R => '0'
    );
\mem_6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(7),
      Q => rx_io_c_mem_6(11),
      R => '0'
    );
\mem_6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(8),
      Q => rx_io_c_mem_6(12),
      R => '0'
    );
\mem_6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(9),
      Q => rx_io_c_mem_6(16),
      R => '0'
    );
\mem_6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(10),
      Q => rx_io_c_mem_6(17),
      R => '0'
    );
\mem_6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(11),
      Q => rx_io_c_mem_6(18),
      R => '0'
    );
\mem_6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(12),
      Q => rx_io_c_mem_6(19),
      R => '0'
    );
\mem_6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(13),
      Q => rx_io_c_mem_6(20),
      R => '0'
    );
\mem_6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(14),
      Q => rx_io_c_mem_6(21),
      R => '0'
    );
\mem_6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(15),
      Q => rx_io_c_mem_6(22),
      R => '0'
    );
\mem_6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(16),
      Q => rx_io_c_mem_6(23),
      R => '0'
    );
\mem_6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(17),
      Q => rx_io_c_mem_6(24),
      R => '0'
    );
\mem_6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(18),
      Q => rx_io_c_mem_6(25),
      R => '0'
    );
\mem_6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(19),
      Q => rx_io_c_mem_6(26),
      R => '0'
    );
\mem_6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(20),
      Q => rx_io_c_mem_6(27),
      R => '0'
    );
\mem_6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(21),
      Q => rx_io_c_mem_6(28),
      R => '0'
    );
\mem_6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(22),
      Q => rx_io_c_mem_6(29),
      R => '0'
    );
\mem_6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(23),
      Q => rx_io_c_mem_6(30),
      R => '0'
    );
\mem_6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(24),
      Q => rx_io_c_mem_6(31),
      R => '0'
    );
\mem_6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(0),
      Q => rx_io_c_mem_6(3),
      R => '0'
    );
\mem_6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(1),
      Q => rx_io_c_mem_6(4),
      R => '0'
    );
\mem_6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(2),
      Q => rx_io_c_mem_6(5),
      R => '0'
    );
\mem_6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(3),
      Q => rx_io_c_mem_6(6),
      R => '0'
    );
\mem_6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(4),
      Q => rx_io_c_mem_6(7),
      R => '0'
    );
\mem_6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(5),
      Q => rx_io_c_mem_6(9),
      R => '0'
    );
\mem_7[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04400000"
    )
        port map (
      I0 => \^widx_gray_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => mem_7
    );
\mem_7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(6),
      Q => rx_io_c_mem_7(10),
      R => '0'
    );
\mem_7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(7),
      Q => rx_io_c_mem_7(11),
      R => '0'
    );
\mem_7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(8),
      Q => rx_io_c_mem_7(12),
      R => '0'
    );
\mem_7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(9),
      Q => rx_io_c_mem_7(16),
      R => '0'
    );
\mem_7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(10),
      Q => rx_io_c_mem_7(17),
      R => '0'
    );
\mem_7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(11),
      Q => rx_io_c_mem_7(18),
      R => '0'
    );
\mem_7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(12),
      Q => rx_io_c_mem_7(19),
      R => '0'
    );
\mem_7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(13),
      Q => rx_io_c_mem_7(20),
      R => '0'
    );
\mem_7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(14),
      Q => rx_io_c_mem_7(21),
      R => '0'
    );
\mem_7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(15),
      Q => rx_io_c_mem_7(22),
      R => '0'
    );
\mem_7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(16),
      Q => rx_io_c_mem_7(23),
      R => '0'
    );
\mem_7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(17),
      Q => rx_io_c_mem_7(24),
      R => '0'
    );
\mem_7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(18),
      Q => rx_io_c_mem_7(25),
      R => '0'
    );
\mem_7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(19),
      Q => rx_io_c_mem_7(26),
      R => '0'
    );
\mem_7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(20),
      Q => rx_io_c_mem_7(27),
      R => '0'
    );
\mem_7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(21),
      Q => rx_io_c_mem_7(28),
      R => '0'
    );
\mem_7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(22),
      Q => rx_io_c_mem_7(29),
      R => '0'
    );
\mem_7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(23),
      Q => rx_io_c_mem_7(30),
      R => '0'
    );
\mem_7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(24),
      Q => rx_io_c_mem_7(31),
      R => '0'
    );
\mem_7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(0),
      Q => rx_io_c_mem_7(3),
      R => '0'
    );
\mem_7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(1),
      Q => rx_io_c_mem_7(4),
      R => '0'
    );
\mem_7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(2),
      Q => rx_io_c_mem_7(5),
      R => '0'
    );
\mem_7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(3),
      Q => rx_io_c_mem_7(6),
      R => '0'
    );
\mem_7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(4),
      Q => rx_io_c_mem_7(7),
      R => '0'
    );
\mem_7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(5),
      Q => rx_io_c_mem_7(9),
      R => '0'
    );
\ram_out_valid_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^ready_reg\,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg,
      O => ram_out_valid_reg
    );
\ready_reg_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => widx_widx_bin(0),
      I1 => \^ready_reg\,
      I2 => sink_valid_io_out,
      I3 => maybe_full_reg,
      I4 => widx_widx_bin(1),
      O => \ready_reg_i_3__1_n_0\
    );
\ready_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB7B7B7B7B7B7B7"
    )
        port map (
      I0 => widx_widx_bin(2),
      I1 => sink_valid_io_out,
      I2 => widx_widx_bin(1),
      I3 => widx_widx_bin(0),
      I4 => \^ready_reg\,
      I5 => maybe_full_reg,
      O => \ready_reg_i_4__1_n_0\
    );
\ready_reg_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FF99FF"
    )
        port map (
      I0 => widx_widx_bin(1),
      I1 => widx_widx_bin(0),
      I2 => maybe_full_reg,
      I3 => sink_valid_io_out,
      I4 => \^ready_reg\,
      O => \ready_reg_i_5__1_n_0\
    );
ready_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => ready_reg0,
      Q => \^ready_reg\
    );
ridx_ridx_gray: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_80
     port map (
      Q(0) => widx_widx_bin(2),
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg0 => ready_reg0,
      rx_io_c_ridx(3 downto 0) => rx_io_c_ridx(3 downto 0),
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out,
      sync_0_reg => \widx_gray[3]_i_1__0_n_0\,
      \widx_gray_reg[3]\ => \^sync_2_reg\,
      \widx_widx_bin_reg[0]\ => \ready_reg_i_3__1_n_0\,
      \widx_widx_bin_reg[1]\ => \ready_reg_i_5__1_n_0\,
      \widx_widx_bin_reg[2]\ => \ready_reg_i_4__1_n_0\
    );
\widx_gray[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004CCC80"
    )
        port map (
      I0 => \^ready_reg\,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg,
      I3 => widx_widx_bin(0),
      I4 => widx_widx_bin(1),
      O => widx(0)
    );
\widx_gray[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F0000FF800000"
    )
        port map (
      I0 => maybe_full_reg,
      I1 => \^ready_reg\,
      I2 => widx_widx_bin(0),
      I3 => widx_widx_bin(1),
      I4 => sink_valid_io_out,
      I5 => widx_widx_bin(2),
      O => widx(1)
    );
\widx_gray[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6656666600000000"
    )
        port map (
      I0 => \^sync_2_reg\,
      I1 => widx_widx_bin(2),
      I2 => widx_widx_bin(1),
      I3 => \^widx_gray_reg[2]_0\,
      I4 => widx_widx_bin(0),
      I5 => sink_valid_io_out,
      O => widx(2)
    );
\widx_gray[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^ready_reg\,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg,
      O => \^widx_gray_reg[2]_0\
    );
\widx_gray[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => sink_valid_io_out,
      I1 => widx_widx_bin(1),
      I2 => \^widx_gray_reg[2]_0\,
      I3 => widx_widx_bin(0),
      I4 => widx_widx_bin(2),
      I5 => \^sync_2_reg\,
      O => \widx_gray[3]_i_1__0_n_0\
    );
\widx_gray_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => widx(0),
      Q => \^q\(0)
    );
\widx_gray_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => widx(1),
      Q => \^q\(1)
    );
\widx_gray_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => widx(2),
      Q => \^q\(2)
    );
\widx_gray_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_gray[3]_i_1__0_n_0\,
      Q => \^sync_2_reg\
    );
\widx_widx_bin[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C80"
    )
        port map (
      I0 => \^ready_reg\,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg,
      I3 => widx_widx_bin(0),
      O => \widx_widx_bin[0]_i_1__1_n_0\
    );
\widx_widx_bin[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => sink_valid_io_out,
      I1 => widx_widx_bin(1),
      I2 => widx_widx_bin(0),
      I3 => \^ready_reg\,
      I4 => maybe_full_reg,
      O => \widx_widx_bin[1]_i_1__1_n_0\
    );
\widx_widx_bin[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0F0F080000000"
    )
        port map (
      I0 => widx_widx_bin(0),
      I1 => \^ready_reg\,
      I2 => sink_valid_io_out,
      I3 => maybe_full_reg,
      I4 => widx_widx_bin(1),
      I5 => widx_widx_bin(2),
      O => \widx_widx_bin[2]_i_1__1_n_0\
    );
\widx_widx_bin_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_widx_bin[0]_i_1__1_n_0\,
      Q => widx_widx_bin(0)
    );
\widx_widx_bin_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_widx_bin[1]_i_1__1_n_0\,
      Q => widx_widx_bin(1)
    );
\widx_widx_bin_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_widx_bin[2]_i_1__1_n_0\,
      Q => widx_widx_bin(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_63 is
  port (
    ready_reg : out STD_LOGIC;
    sync_2_reg : out STD_LOGIC;
    ram_out_valid_reg : out STD_LOGIC;
    \widx_gray_reg[2]_0\ : out STD_LOGIC;
    \cdc_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_io_d_ridx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sink_valid_io_out : in STD_LOGIC;
    maybe_full_reg : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    \ridx_ridx_bin_reg[2]\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[1]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_63 : entity is "FPGA_AsyncQueueSource";
end meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_63;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_63 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cdc_reg[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \cdc_reg[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \cdc_reg[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \cdc_reg[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \cdc_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \cdc_reg[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \cdc_reg[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \cdc_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \cdc_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \cdc_reg[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \cdc_reg[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \cdc_reg[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \cdc_reg[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \cdc_reg[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \cdc_reg[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \cdc_reg[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \cdc_reg[9]_i_3__2_n_0\ : STD_LOGIC;
  signal mem_0 : STD_LOGIC;
  signal mem_1 : STD_LOGIC;
  signal mem_2 : STD_LOGIC;
  signal mem_3 : STD_LOGIC;
  signal mem_4 : STD_LOGIC;
  signal mem_5 : STD_LOGIC;
  signal mem_6 : STD_LOGIC;
  signal mem_7 : STD_LOGIC;
  signal \^ready_reg\ : STD_LOGIC;
  signal ready_reg0 : STD_LOGIC;
  signal \ready_reg_i_3__2_n_0\ : STD_LOGIC;
  signal \ready_reg_i_4__2_n_0\ : STD_LOGIC;
  signal \ready_reg_i_5__2_n_0\ : STD_LOGIC;
  signal rx_io_d_mem_0 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal rx_io_d_mem_1 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal rx_io_d_mem_2 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal rx_io_d_mem_3 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal rx_io_d_mem_4 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal rx_io_d_mem_5 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal rx_io_d_mem_6 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal rx_io_d_mem_7 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \^sync_2_reg\ : STD_LOGIC;
  signal widx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \widx_gray[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^widx_gray_reg[2]_0\ : STD_LOGIC;
  signal widx_widx_bin : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \widx_widx_bin[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \widx_widx_bin[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \widx_widx_bin[2]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_out_valid_i_2__2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ready_reg_i_3__2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ready_reg_i_5__2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \widx_gray[0]_i_1__2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \widx_widx_bin[0]_i_1__2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \widx_widx_bin[1]_i_1__2\ : label is "soft_lutpair216";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  ready_reg <= \^ready_reg\;
  sync_2_reg <= \^sync_2_reg\;
  \widx_gray_reg[2]_0\ <= \^widx_gray_reg[2]_0\;
\cdc_reg[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_0(10),
      I1 => rx_io_d_mem_1(10),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_2(10),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_3(10),
      O => \cdc_reg[10]_i_2__2_n_0\
    );
\cdc_reg[10]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_4(10),
      I1 => rx_io_d_mem_5(10),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_6(10),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_7(10),
      O => \cdc_reg[10]_i_3__2_n_0\
    );
\cdc_reg[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_0(11),
      I1 => rx_io_d_mem_1(11),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_2(11),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_3(11),
      O => \cdc_reg[11]_i_2__2_n_0\
    );
\cdc_reg[11]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_4(11),
      I1 => rx_io_d_mem_5(11),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_6(11),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_7(11),
      O => \cdc_reg[11]_i_3__2_n_0\
    );
\cdc_reg[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_0(12),
      I1 => rx_io_d_mem_1(12),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_2(12),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_3(12),
      O => \cdc_reg[12]_i_2__1_n_0\
    );
\cdc_reg[12]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_4(12),
      I1 => rx_io_d_mem_5(12),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_6(12),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_7(12),
      O => \cdc_reg[12]_i_3__1_n_0\
    );
\cdc_reg[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_0(13),
      I1 => rx_io_d_mem_1(13),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_2(13),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_3(13),
      O => \cdc_reg[13]_i_2__0_n_0\
    );
\cdc_reg[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_4(13),
      I1 => rx_io_d_mem_5(13),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_6(13),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_7(13),
      O => \cdc_reg[13]_i_3__0_n_0\
    );
\cdc_reg[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_0(14),
      I1 => rx_io_d_mem_1(14),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_2(14),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_3(14),
      O => \cdc_reg[14]_i_2__0_n_0\
    );
\cdc_reg[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_4(14),
      I1 => rx_io_d_mem_5(14),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_6(14),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_7(14),
      O => \cdc_reg[14]_i_3__0_n_0\
    );
\cdc_reg[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_0(15),
      I1 => rx_io_d_mem_1(15),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_2(15),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_3(15),
      O => \cdc_reg[15]_i_5_n_0\
    );
\cdc_reg[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_4(15),
      I1 => rx_io_d_mem_5(15),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_6(15),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_7(15),
      O => \cdc_reg[15]_i_6_n_0\
    );
\cdc_reg[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_0(3),
      I1 => rx_io_d_mem_1(3),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_2(3),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_3(3),
      O => \cdc_reg[3]_i_2__2_n_0\
    );
\cdc_reg[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_4(3),
      I1 => rx_io_d_mem_5(3),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_6(3),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_7(3),
      O => \cdc_reg[3]_i_3__2_n_0\
    );
\cdc_reg[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_0(4),
      I1 => rx_io_d_mem_1(4),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_2(4),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_3(4),
      O => \cdc_reg[4]_i_2__2_n_0\
    );
\cdc_reg[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_4(4),
      I1 => rx_io_d_mem_5(4),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_6(4),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_7(4),
      O => \cdc_reg[4]_i_3__2_n_0\
    );
\cdc_reg[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_0(5),
      I1 => rx_io_d_mem_1(5),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_2(5),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_3(5),
      O => \cdc_reg[5]_i_2__2_n_0\
    );
\cdc_reg[5]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_4(5),
      I1 => rx_io_d_mem_5(5),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_6(5),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_7(5),
      O => \cdc_reg[5]_i_3__2_n_0\
    );
\cdc_reg[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_0(9),
      I1 => rx_io_d_mem_1(9),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_2(9),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_3(9),
      O => \cdc_reg[9]_i_2__2_n_0\
    );
\cdc_reg[9]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_d_mem_4(9),
      I1 => rx_io_d_mem_5(9),
      I2 => \ridx_ridx_bin_reg[2]\,
      I3 => rx_io_d_mem_6(9),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_d_mem_7(9),
      O => \cdc_reg[9]_i_3__2_n_0\
    );
\cdc_reg_reg[10]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[10]_i_2__2_n_0\,
      I1 => \cdc_reg[10]_i_3__2_n_0\,
      O => \cdc_reg_reg[15]\(4),
      S => sync_0_reg
    );
\cdc_reg_reg[11]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[11]_i_2__2_n_0\,
      I1 => \cdc_reg[11]_i_3__2_n_0\,
      O => \cdc_reg_reg[15]\(5),
      S => sync_0_reg
    );
\cdc_reg_reg[12]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[12]_i_2__1_n_0\,
      I1 => \cdc_reg[12]_i_3__1_n_0\,
      O => \cdc_reg_reg[15]\(6),
      S => sync_0_reg
    );
\cdc_reg_reg[13]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[13]_i_2__0_n_0\,
      I1 => \cdc_reg[13]_i_3__0_n_0\,
      O => \cdc_reg_reg[15]\(7),
      S => sync_0_reg
    );
\cdc_reg_reg[14]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[14]_i_2__0_n_0\,
      I1 => \cdc_reg[14]_i_3__0_n_0\,
      O => \cdc_reg_reg[15]\(8),
      S => sync_0_reg
    );
\cdc_reg_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[15]_i_5_n_0\,
      I1 => \cdc_reg[15]_i_6_n_0\,
      O => \cdc_reg_reg[15]\(9),
      S => sync_0_reg
    );
\cdc_reg_reg[3]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[3]_i_2__2_n_0\,
      I1 => \cdc_reg[3]_i_3__2_n_0\,
      O => \cdc_reg_reg[15]\(0),
      S => sync_0_reg
    );
\cdc_reg_reg[4]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[4]_i_2__2_n_0\,
      I1 => \cdc_reg[4]_i_3__2_n_0\,
      O => \cdc_reg_reg[15]\(1),
      S => sync_0_reg
    );
\cdc_reg_reg[5]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[5]_i_2__2_n_0\,
      I1 => \cdc_reg[5]_i_3__2_n_0\,
      O => \cdc_reg_reg[15]\(2),
      S => sync_0_reg
    );
\cdc_reg_reg[9]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[9]_i_2__2_n_0\,
      I1 => \cdc_reg[9]_i_3__2_n_0\,
      O => \cdc_reg_reg[15]\(3),
      S => sync_0_reg
    );
\mem_0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => \^sync_2_reg\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^widx_gray_reg[2]_0\,
      I4 => \^q\(1),
      O => mem_0
    );
\mem_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(4),
      Q => rx_io_d_mem_0(10),
      R => '0'
    );
\mem_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(5),
      Q => rx_io_d_mem_0(11),
      R => '0'
    );
\mem_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(6),
      Q => rx_io_d_mem_0(12),
      R => '0'
    );
\mem_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(7),
      Q => rx_io_d_mem_0(13),
      R => '0'
    );
\mem_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(8),
      Q => rx_io_d_mem_0(14),
      R => '0'
    );
\mem_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(9),
      Q => rx_io_d_mem_0(15),
      R => '0'
    );
\mem_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(0),
      Q => rx_io_d_mem_0(3),
      R => '0'
    );
\mem_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(1),
      Q => rx_io_d_mem_0(4),
      R => '0'
    );
\mem_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(2),
      Q => rx_io_d_mem_0(5),
      R => '0'
    );
\mem_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => D(3),
      Q => rx_io_d_mem_0(9),
      R => '0'
    );
\mem_1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10010000"
    )
        port map (
      I0 => \^widx_gray_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => mem_1
    );
\mem_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(4),
      Q => rx_io_d_mem_1(10),
      R => '0'
    );
\mem_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(5),
      Q => rx_io_d_mem_1(11),
      R => '0'
    );
\mem_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(6),
      Q => rx_io_d_mem_1(12),
      R => '0'
    );
\mem_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(7),
      Q => rx_io_d_mem_1(13),
      R => '0'
    );
\mem_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(8),
      Q => rx_io_d_mem_1(14),
      R => '0'
    );
\mem_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(9),
      Q => rx_io_d_mem_1(15),
      R => '0'
    );
\mem_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(0),
      Q => rx_io_d_mem_1(3),
      R => '0'
    );
\mem_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(1),
      Q => rx_io_d_mem_1(4),
      R => '0'
    );
\mem_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(2),
      Q => rx_io_d_mem_1(5),
      R => '0'
    );
\mem_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => D(3),
      Q => rx_io_d_mem_1(9),
      R => '0'
    );
\mem_2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00090000"
    )
        port map (
      I0 => \^sync_2_reg\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^widx_gray_reg[2]_0\,
      I4 => \^q\(1),
      O => mem_2
    );
\mem_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(4),
      Q => rx_io_d_mem_2(10),
      R => '0'
    );
\mem_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(5),
      Q => rx_io_d_mem_2(11),
      R => '0'
    );
\mem_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(6),
      Q => rx_io_d_mem_2(12),
      R => '0'
    );
\mem_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(7),
      Q => rx_io_d_mem_2(13),
      R => '0'
    );
\mem_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(8),
      Q => rx_io_d_mem_2(14),
      R => '0'
    );
\mem_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(9),
      Q => rx_io_d_mem_2(15),
      R => '0'
    );
\mem_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(0),
      Q => rx_io_d_mem_2(3),
      R => '0'
    );
\mem_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(1),
      Q => rx_io_d_mem_2(4),
      R => '0'
    );
\mem_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(2),
      Q => rx_io_d_mem_2(5),
      R => '0'
    );
\mem_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => D(3),
      Q => rx_io_d_mem_2(9),
      R => '0'
    );
\mem_3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00900000"
    )
        port map (
      I0 => \^sync_2_reg\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^widx_gray_reg[2]_0\,
      I4 => \^q\(1),
      O => mem_3
    );
\mem_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(4),
      Q => rx_io_d_mem_3(10),
      R => '0'
    );
\mem_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(5),
      Q => rx_io_d_mem_3(11),
      R => '0'
    );
\mem_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(6),
      Q => rx_io_d_mem_3(12),
      R => '0'
    );
\mem_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(7),
      Q => rx_io_d_mem_3(13),
      R => '0'
    );
\mem_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(8),
      Q => rx_io_d_mem_3(14),
      R => '0'
    );
\mem_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(9),
      Q => rx_io_d_mem_3(15),
      R => '0'
    );
\mem_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(0),
      Q => rx_io_d_mem_3(3),
      R => '0'
    );
\mem_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(1),
      Q => rx_io_d_mem_3(4),
      R => '0'
    );
\mem_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(2),
      Q => rx_io_d_mem_3(5),
      R => '0'
    );
\mem_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => D(3),
      Q => rx_io_d_mem_3(9),
      R => '0'
    );
\mem_4[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
        port map (
      I0 => \^widx_gray_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => mem_4
    );
\mem_4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(4),
      Q => rx_io_d_mem_4(10),
      R => '0'
    );
\mem_4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(5),
      Q => rx_io_d_mem_4(11),
      R => '0'
    );
\mem_4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(6),
      Q => rx_io_d_mem_4(12),
      R => '0'
    );
\mem_4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(7),
      Q => rx_io_d_mem_4(13),
      R => '0'
    );
\mem_4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(8),
      Q => rx_io_d_mem_4(14),
      R => '0'
    );
\mem_4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(9),
      Q => rx_io_d_mem_4(15),
      R => '0'
    );
\mem_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(0),
      Q => rx_io_d_mem_4(3),
      R => '0'
    );
\mem_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(1),
      Q => rx_io_d_mem_4(4),
      R => '0'
    );
\mem_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(2),
      Q => rx_io_d_mem_4(5),
      R => '0'
    );
\mem_4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => D(3),
      Q => rx_io_d_mem_4(9),
      R => '0'
    );
\mem_5[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01100000"
    )
        port map (
      I0 => \^widx_gray_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => mem_5
    );
\mem_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(4),
      Q => rx_io_d_mem_5(10),
      R => '0'
    );
\mem_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(5),
      Q => rx_io_d_mem_5(11),
      R => '0'
    );
\mem_5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(6),
      Q => rx_io_d_mem_5(12),
      R => '0'
    );
\mem_5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(7),
      Q => rx_io_d_mem_5(13),
      R => '0'
    );
\mem_5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(8),
      Q => rx_io_d_mem_5(14),
      R => '0'
    );
\mem_5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(9),
      Q => rx_io_d_mem_5(15),
      R => '0'
    );
\mem_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(0),
      Q => rx_io_d_mem_5(3),
      R => '0'
    );
\mem_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(1),
      Q => rx_io_d_mem_5(4),
      R => '0'
    );
\mem_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(2),
      Q => rx_io_d_mem_5(5),
      R => '0'
    );
\mem_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => D(3),
      Q => rx_io_d_mem_5(9),
      R => '0'
    );
\mem_6[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000440"
    )
        port map (
      I0 => \^widx_gray_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => mem_6
    );
\mem_6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(4),
      Q => rx_io_d_mem_6(10),
      R => '0'
    );
\mem_6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(5),
      Q => rx_io_d_mem_6(11),
      R => '0'
    );
\mem_6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(6),
      Q => rx_io_d_mem_6(12),
      R => '0'
    );
\mem_6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(7),
      Q => rx_io_d_mem_6(13),
      R => '0'
    );
\mem_6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(8),
      Q => rx_io_d_mem_6(14),
      R => '0'
    );
\mem_6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(9),
      Q => rx_io_d_mem_6(15),
      R => '0'
    );
\mem_6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(0),
      Q => rx_io_d_mem_6(3),
      R => '0'
    );
\mem_6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(1),
      Q => rx_io_d_mem_6(4),
      R => '0'
    );
\mem_6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(2),
      Q => rx_io_d_mem_6(5),
      R => '0'
    );
\mem_6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => D(3),
      Q => rx_io_d_mem_6(9),
      R => '0'
    );
\mem_7[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04400000"
    )
        port map (
      I0 => \^widx_gray_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => mem_7
    );
\mem_7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(4),
      Q => rx_io_d_mem_7(10),
      R => '0'
    );
\mem_7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(5),
      Q => rx_io_d_mem_7(11),
      R => '0'
    );
\mem_7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(6),
      Q => rx_io_d_mem_7(12),
      R => '0'
    );
\mem_7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(7),
      Q => rx_io_d_mem_7(13),
      R => '0'
    );
\mem_7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(8),
      Q => rx_io_d_mem_7(14),
      R => '0'
    );
\mem_7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(9),
      Q => rx_io_d_mem_7(15),
      R => '0'
    );
\mem_7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(0),
      Q => rx_io_d_mem_7(3),
      R => '0'
    );
\mem_7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(1),
      Q => rx_io_d_mem_7(4),
      R => '0'
    );
\mem_7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(2),
      Q => rx_io_d_mem_7(5),
      R => '0'
    );
\mem_7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => D(3),
      Q => rx_io_d_mem_7(9),
      R => '0'
    );
\ram_out_valid_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^ready_reg\,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg,
      O => ram_out_valid_reg
    );
\ready_reg_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => widx_widx_bin(0),
      I1 => \^ready_reg\,
      I2 => sink_valid_io_out,
      I3 => maybe_full_reg,
      I4 => widx_widx_bin(1),
      O => \ready_reg_i_3__2_n_0\
    );
\ready_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB7B7B7B7B7B7B7"
    )
        port map (
      I0 => widx_widx_bin(2),
      I1 => sink_valid_io_out,
      I2 => widx_widx_bin(1),
      I3 => widx_widx_bin(0),
      I4 => \^ready_reg\,
      I5 => maybe_full_reg,
      O => \ready_reg_i_4__2_n_0\
    );
\ready_reg_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FF99FF"
    )
        port map (
      I0 => widx_widx_bin(1),
      I1 => widx_widx_bin(0),
      I2 => maybe_full_reg,
      I3 => sink_valid_io_out,
      I4 => \^ready_reg\,
      O => \ready_reg_i_5__2_n_0\
    );
ready_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => ready_reg0,
      Q => \^ready_reg\
    );
ridx_ridx_gray: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_75
     port map (
      Q(0) => widx_widx_bin(2),
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg0 => ready_reg0,
      rx_io_d_ridx(3 downto 0) => rx_io_d_ridx(3 downto 0),
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out,
      sync_0_reg => \widx_gray[3]_i_1__1_n_0\,
      \widx_gray_reg[3]\ => \^sync_2_reg\,
      \widx_widx_bin_reg[0]\ => \ready_reg_i_3__2_n_0\,
      \widx_widx_bin_reg[1]\ => \ready_reg_i_5__2_n_0\,
      \widx_widx_bin_reg[2]\ => \ready_reg_i_4__2_n_0\
    );
\widx_gray[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004CCC80"
    )
        port map (
      I0 => \^ready_reg\,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg,
      I3 => widx_widx_bin(0),
      I4 => widx_widx_bin(1),
      O => widx(0)
    );
\widx_gray[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F0000FF800000"
    )
        port map (
      I0 => maybe_full_reg,
      I1 => \^ready_reg\,
      I2 => widx_widx_bin(0),
      I3 => widx_widx_bin(1),
      I4 => sink_valid_io_out,
      I5 => widx_widx_bin(2),
      O => widx(1)
    );
\widx_gray[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6656666600000000"
    )
        port map (
      I0 => \^sync_2_reg\,
      I1 => widx_widx_bin(2),
      I2 => widx_widx_bin(1),
      I3 => \^widx_gray_reg[2]_0\,
      I4 => widx_widx_bin(0),
      I5 => sink_valid_io_out,
      O => widx(2)
    );
\widx_gray[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^ready_reg\,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg,
      O => \^widx_gray_reg[2]_0\
    );
\widx_gray[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => sink_valid_io_out,
      I1 => widx_widx_bin(1),
      I2 => \^widx_gray_reg[2]_0\,
      I3 => widx_widx_bin(0),
      I4 => widx_widx_bin(2),
      I5 => \^sync_2_reg\,
      O => \widx_gray[3]_i_1__1_n_0\
    );
\widx_gray_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => widx(0),
      Q => \^q\(0)
    );
\widx_gray_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => widx(1),
      Q => \^q\(1)
    );
\widx_gray_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => widx(2),
      Q => \^q\(2)
    );
\widx_gray_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_gray[3]_i_1__1_n_0\,
      Q => \^sync_2_reg\
    );
\widx_widx_bin[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C80"
    )
        port map (
      I0 => \^ready_reg\,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg,
      I3 => widx_widx_bin(0),
      O => \widx_widx_bin[0]_i_1__2_n_0\
    );
\widx_widx_bin[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => sink_valid_io_out,
      I1 => widx_widx_bin(1),
      I2 => widx_widx_bin(0),
      I3 => \^ready_reg\,
      I4 => maybe_full_reg,
      O => \widx_widx_bin[1]_i_1__2_n_0\
    );
\widx_widx_bin[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0F0F080000000"
    )
        port map (
      I0 => widx_widx_bin(0),
      I1 => \^ready_reg\,
      I2 => sink_valid_io_out,
      I3 => maybe_full_reg,
      I4 => widx_widx_bin(1),
      I5 => widx_widx_bin(2),
      O => \widx_widx_bin[2]_i_1__2_n_0\
    );
\widx_widx_bin_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_widx_bin[0]_i_1__2_n_0\,
      Q => widx_widx_bin(0)
    );
\widx_widx_bin_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_widx_bin[1]_i_1__2_n_0\,
      Q => widx_widx_bin(1)
    );
\widx_widx_bin_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_widx_bin[2]_i_1__2_n_0\,
      Q => widx_widx_bin(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_64 is
  port (
    ready_reg : out STD_LOGIC;
    sync_2_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_out_valid_reg : out STD_LOGIC;
    \widx_gray_reg[2]_0\ : out STD_LOGIC;
    \cdc_reg_reg[16]\ : out STD_LOGIC;
    \cdc_reg_reg[16]_0\ : out STD_LOGIC;
    rx_io_e_ridx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    hqe_io_deq_bits : in STD_LOGIC_VECTOR ( 0 to 0 );
    sink_valid_io_out : in STD_LOGIC;
    maybe_full_reg : in STD_LOGIC;
    \ridx_ridx_bin_reg[1]\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_64 : entity is "FPGA_AsyncQueueSource";
end meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_64;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_64 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mem_0[16]_i_1_n_0\ : STD_LOGIC;
  signal \mem_0[16]_i_2_n_0\ : STD_LOGIC;
  signal \mem_1[16]_i_1_n_0\ : STD_LOGIC;
  signal \mem_2[16]_i_1_n_0\ : STD_LOGIC;
  signal \mem_2[16]_i_2_n_0\ : STD_LOGIC;
  signal \mem_3[16]_i_1_n_0\ : STD_LOGIC;
  signal \mem_4[16]_i_1_n_0\ : STD_LOGIC;
  signal \mem_5[16]_i_1_n_0\ : STD_LOGIC;
  signal \mem_6[16]_i_1_n_0\ : STD_LOGIC;
  signal \mem_7[16]_i_1_n_0\ : STD_LOGIC;
  signal \^ready_reg\ : STD_LOGIC;
  signal ready_reg0 : STD_LOGIC;
  signal \ready_reg_i_3__3_n_0\ : STD_LOGIC;
  signal \ready_reg_i_4__3_n_0\ : STD_LOGIC;
  signal \ready_reg_i_5__3_n_0\ : STD_LOGIC;
  signal rx_io_e_mem_0 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal rx_io_e_mem_1 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal rx_io_e_mem_2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal rx_io_e_mem_3 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal rx_io_e_mem_4 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal rx_io_e_mem_5 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal rx_io_e_mem_6 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal rx_io_e_mem_7 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \^sync_2_reg\ : STD_LOGIC;
  signal widx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \widx_gray[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \^widx_gray_reg[2]_0\ : STD_LOGIC;
  signal widx_widx_bin : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \widx_widx_bin[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \widx_widx_bin[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \widx_widx_bin[2]_i_1__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_0[16]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \mem_2[16]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \ram_out_valid_i_2__3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ready_reg_i_3__3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \ready_reg_i_5__3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \widx_gray[0]_i_1__3\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \widx_widx_bin[0]_i_1__3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \widx_widx_bin[1]_i_1__3\ : label is "soft_lutpair220";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  ready_reg <= \^ready_reg\;
  sync_2_reg <= \^sync_2_reg\;
  \widx_gray_reg[2]_0\ <= \^widx_gray_reg[2]_0\;
\cdc_reg[16]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => rx_io_e_mem_5(16),
      I1 => rx_io_e_mem_7(16),
      I2 => \ridx_ridx_bin_reg[1]\,
      I3 => rx_io_e_mem_4(16),
      I4 => \ridx_ridx_bin_reg[2]\,
      I5 => rx_io_e_mem_6(16),
      O => \cdc_reg_reg[16]_0\
    );
\cdc_reg[16]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => rx_io_e_mem_1(16),
      I1 => rx_io_e_mem_3(16),
      I2 => \ridx_ridx_bin_reg[1]\,
      I3 => rx_io_e_mem_0(16),
      I4 => \ridx_ridx_bin_reg[2]\,
      I5 => rx_io_e_mem_2(16),
      O => \cdc_reg_reg[16]\
    );
\mem_0[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFF00820000"
    )
        port map (
      I0 => hqe_io_deq_bits(0),
      I1 => \^sync_2_reg\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \mem_0[16]_i_2_n_0\,
      I5 => rx_io_e_mem_0(16),
      O => \mem_0[16]_i_1_n_0\
    );
\mem_0[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => maybe_full_reg,
      I2 => sink_valid_io_out,
      I3 => \^ready_reg\,
      O => \mem_0[16]_i_2_n_0\
    );
\mem_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \mem_0[16]_i_1_n_0\,
      Q => rx_io_e_mem_0(16),
      R => '0'
    );
\mem_1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFFFF80080000"
    )
        port map (
      I0 => hqe_io_deq_bits(0),
      I1 => \mem_0[16]_i_2_n_0\,
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => rx_io_e_mem_1(16),
      O => \mem_1[16]_i_1_n_0\
    );
\mem_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \mem_1[16]_i_1_n_0\,
      Q => rx_io_e_mem_1(16),
      R => '0'
    );
\mem_2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFF00820000"
    )
        port map (
      I0 => hqe_io_deq_bits(0),
      I1 => \^sync_2_reg\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \mem_2[16]_i_2_n_0\,
      I5 => rx_io_e_mem_2(16),
      O => \mem_2[16]_i_1_n_0\
    );
\mem_2[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => maybe_full_reg,
      I2 => sink_valid_io_out,
      I3 => \^ready_reg\,
      O => \mem_2[16]_i_2_n_0\
    );
\mem_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \mem_2[16]_i_1_n_0\,
      Q => rx_io_e_mem_2(16),
      R => '0'
    );
\mem_3[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFFFFF82000000"
    )
        port map (
      I0 => hqe_io_deq_bits(0),
      I1 => \^sync_2_reg\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \mem_2[16]_i_2_n_0\,
      I5 => rx_io_e_mem_3(16),
      O => \mem_3[16]_i_1_n_0\
    );
\mem_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \mem_3[16]_i_1_n_0\,
      Q => rx_io_e_mem_3(16),
      R => '0'
    );
\mem_4[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBBF00000880"
    )
        port map (
      I0 => hqe_io_deq_bits(0),
      I1 => \mem_0[16]_i_2_n_0\,
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => rx_io_e_mem_4(16),
      O => \mem_4[16]_i_1_n_0\
    );
\mem_4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \mem_4[16]_i_1_n_0\,
      Q => rx_io_e_mem_4(16),
      R => '0'
    );
\mem_5[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBFFFFF08800000"
    )
        port map (
      I0 => hqe_io_deq_bits(0),
      I1 => \mem_0[16]_i_2_n_0\,
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => rx_io_e_mem_5(16),
      O => \mem_5[16]_i_1_n_0\
    );
\mem_5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \mem_5[16]_i_1_n_0\,
      Q => rx_io_e_mem_5(16),
      R => '0'
    );
\mem_6[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBBF00000880"
    )
        port map (
      I0 => hqe_io_deq_bits(0),
      I1 => \mem_2[16]_i_2_n_0\,
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => rx_io_e_mem_6(16),
      O => \mem_6[16]_i_1_n_0\
    );
\mem_6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \mem_6[16]_i_1_n_0\,
      Q => rx_io_e_mem_6(16),
      R => '0'
    );
\mem_7[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBFFFFF08800000"
    )
        port map (
      I0 => hqe_io_deq_bits(0),
      I1 => \mem_2[16]_i_2_n_0\,
      I2 => \^sync_2_reg\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => rx_io_e_mem_7(16),
      O => \mem_7[16]_i_1_n_0\
    );
\mem_7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \mem_7[16]_i_1_n_0\,
      Q => rx_io_e_mem_7(16),
      R => '0'
    );
\ram_out_valid_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^ready_reg\,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg,
      O => ram_out_valid_reg
    );
\ready_reg_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => widx_widx_bin(0),
      I1 => \^ready_reg\,
      I2 => sink_valid_io_out,
      I3 => maybe_full_reg,
      I4 => widx_widx_bin(1),
      O => \ready_reg_i_3__3_n_0\
    );
\ready_reg_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB7B7B7B7B7B7B7"
    )
        port map (
      I0 => widx_widx_bin(2),
      I1 => sink_valid_io_out,
      I2 => widx_widx_bin(1),
      I3 => widx_widx_bin(0),
      I4 => \^ready_reg\,
      I5 => maybe_full_reg,
      O => \ready_reg_i_4__3_n_0\
    );
\ready_reg_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FF99FF"
    )
        port map (
      I0 => widx_widx_bin(1),
      I1 => widx_widx_bin(0),
      I2 => maybe_full_reg,
      I3 => sink_valid_io_out,
      I4 => \^ready_reg\,
      O => \ready_reg_i_5__3_n_0\
    );
ready_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => ready_reg0,
      Q => \^ready_reg\
    );
ridx_ridx_gray: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_70
     port map (
      Q(0) => widx_widx_bin(2),
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg0 => ready_reg0,
      rx_io_e_ridx(3 downto 0) => rx_io_e_ridx(3 downto 0),
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out,
      sync_0_reg => \widx_gray[3]_i_1__2_n_0\,
      \widx_gray_reg[3]\ => \^sync_2_reg\,
      \widx_widx_bin_reg[0]\ => \ready_reg_i_3__3_n_0\,
      \widx_widx_bin_reg[1]\ => \ready_reg_i_5__3_n_0\,
      \widx_widx_bin_reg[2]\ => \ready_reg_i_4__3_n_0\
    );
\widx_gray[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004CCC80"
    )
        port map (
      I0 => \^ready_reg\,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg,
      I3 => widx_widx_bin(0),
      I4 => widx_widx_bin(1),
      O => widx(0)
    );
\widx_gray[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F0000FF800000"
    )
        port map (
      I0 => maybe_full_reg,
      I1 => \^ready_reg\,
      I2 => widx_widx_bin(0),
      I3 => widx_widx_bin(1),
      I4 => sink_valid_io_out,
      I5 => widx_widx_bin(2),
      O => widx(1)
    );
\widx_gray[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6656666600000000"
    )
        port map (
      I0 => \^sync_2_reg\,
      I1 => widx_widx_bin(2),
      I2 => widx_widx_bin(1),
      I3 => \^widx_gray_reg[2]_0\,
      I4 => widx_widx_bin(0),
      I5 => sink_valid_io_out,
      O => widx(2)
    );
\widx_gray[2]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^ready_reg\,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg,
      O => \^widx_gray_reg[2]_0\
    );
\widx_gray[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => sink_valid_io_out,
      I1 => widx_widx_bin(1),
      I2 => \^widx_gray_reg[2]_0\,
      I3 => widx_widx_bin(0),
      I4 => widx_widx_bin(2),
      I5 => \^sync_2_reg\,
      O => \widx_gray[3]_i_1__2_n_0\
    );
\widx_gray_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => widx(0),
      Q => \^q\(0)
    );
\widx_gray_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => widx(1),
      Q => \^q\(1)
    );
\widx_gray_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => widx(2),
      Q => \^q\(2)
    );
\widx_gray_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_gray[3]_i_1__2_n_0\,
      Q => \^sync_2_reg\
    );
\widx_widx_bin[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C80"
    )
        port map (
      I0 => \^ready_reg\,
      I1 => sink_valid_io_out,
      I2 => maybe_full_reg,
      I3 => widx_widx_bin(0),
      O => \widx_widx_bin[0]_i_1__3_n_0\
    );
\widx_widx_bin[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => sink_valid_io_out,
      I1 => widx_widx_bin(1),
      I2 => widx_widx_bin(0),
      I3 => \^ready_reg\,
      I4 => maybe_full_reg,
      O => \widx_widx_bin[1]_i_1__3_n_0\
    );
\widx_widx_bin[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0F0F080000000"
    )
        port map (
      I0 => widx_widx_bin(0),
      I1 => \^ready_reg\,
      I2 => sink_valid_io_out,
      I3 => maybe_full_reg,
      I4 => widx_widx_bin(1),
      I5 => widx_widx_bin(2),
      O => \widx_widx_bin[2]_i_1__3_n_0\
    );
\widx_widx_bin_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_widx_bin[0]_i_1__3_n_0\,
      Q => widx_widx_bin(0)
    );
\widx_widx_bin_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_widx_bin[1]_i_1__3_n_0\,
      Q => widx_widx_bin(1)
    );
\widx_widx_bin_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => \widx_widx_bin[2]_i_1__3_n_0\,
      Q => widx_widx_bin(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncValidSync is
  port (
    sync_2_reg_c : out STD_LOGIC;
    clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncValidSync : entity is "FPGA_AsyncValidSync";
end meisha_chiplink_master_0_1_FPGA_AsyncValidSync;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncValidSync is
begin
io_out_source_valid_0: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_48
     port map (
      clk => clk,
      \reg__reg\ => \reg__reg\,
      sync_2_reg_c => sync_2_reg_c
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncValidSync_35 is
  port (
    rx_io_a_safe_ridx_valid : out STD_LOGIC;
    sync_0_reg_c : in STD_LOGIC;
    clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncValidSync_35 : entity is "FPGA_AsyncValidSync";
end meisha_chiplink_master_0_1_FPGA_AsyncValidSync_35;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncValidSync_35 is
begin
io_out_source_valid_0: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_46
     port map (
      clk => clk,
      \reg__reg\ => \reg__reg\,
      rx_io_a_safe_ridx_valid => rx_io_a_safe_ridx_valid,
      sync_0_reg_c => sync_0_reg_c
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncValidSync_36 is
  port (
    sync_2_reg : out STD_LOGIC;
    rx_io_a_safe_widx_valid : in STD_LOGIC;
    clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncValidSync_36 : entity is "FPGA_AsyncValidSync";
end meisha_chiplink_master_0_1_FPGA_AsyncValidSync_36;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncValidSync_36 is
begin
io_out_source_valid_0: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_44
     port map (
      clk => clk,
      \reg__reg\ => \reg__reg\,
      rx_io_a_safe_widx_valid => rx_io_a_safe_widx_valid,
      sync_2_reg => sync_2_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncValidSync_37 is
  port (
    \ridx_ridx_bin_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ridx_gray_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ridx_gray_reg[1]\ : out STD_LOGIC;
    \ridx_gray_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_gray_reg[3]\ : out STD_LOGIC;
    \ridx_ridx_bin_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : out STD_LOGIC;
    \ridx_ridx_bin_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[5]\ : out STD_LOGIC;
    \ridx_ridx_bin_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_d_reg[7]\ : out STD_LOGIC;
    \rx_e_reg[19]\ : out STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    valid_reg_reg : in STD_LOGIC;
    rx_io_a_ridx : in STD_LOGIC_VECTOR ( 0 to 0 );
    widx : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sync_0 : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_0 : in STD_LOGIC;
    valid_reg_reg_0 : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_1 : in STD_LOGIC;
    valid_reg_reg_1 : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_2 : in STD_LOGIC;
    valid_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncValidSync_37 : entity is "FPGA_AsyncValidSync";
end meisha_chiplink_master_0_1_FPGA_AsyncValidSync_37;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncValidSync_37 is
begin
io_out_source_valid_0: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \free_reg[5]\ => \free_reg[5]\,
      \ridx_gray_reg[0]\ => \ridx_gray_reg[0]\,
      \ridx_gray_reg[1]\ => \ridx_gray_reg[1]\,
      \ridx_gray_reg[2]\(2 downto 0) => \ridx_gray_reg[2]\(2 downto 0),
      \ridx_gray_reg[3]\ => \ridx_gray_reg[3]\,
      \ridx_ridx_bin_reg[0]\(0) => \ridx_ridx_bin_reg[0]\(0),
      \ridx_ridx_bin_reg[0]_0\(0) => \ridx_ridx_bin_reg[0]_0\(0),
      \ridx_ridx_bin_reg[0]_1\(0) => \ridx_ridx_bin_reg[0]_1\(0),
      \ridx_ridx_bin_reg[0]_2\(0) => \ridx_ridx_bin_reg[0]_2\(0),
      \ridx_ridx_bin_reg[0]_3\(0) => \ridx_ridx_bin_reg[0]_3\(0),
      \ridx_ridx_bin_reg[0]_4\(0) => \ridx_ridx_bin_reg[0]_4\(0),
      \ridx_ridx_bin_reg[1]\ => \ridx_ridx_bin_reg[1]\,
      \rx_e_reg[19]\ => \rx_e_reg[19]\,
      rx_io_a_ridx(0) => rx_io_a_ridx(0),
      \state_reg[1]\ => \state_reg[1]\,
      \state_reg[1]_0\ => \state_reg[1]_0\,
      sync_0 => sync_0,
      sync_0_reg => sync_0_reg,
      \tx_d_reg[7]\ => \tx_d_reg[7]\,
      valid_reg_0 => valid_reg_0,
      valid_reg_1 => valid_reg_1,
      valid_reg_2 => valid_reg_2,
      valid_reg_3 => valid_reg_3,
      valid_reg_reg => valid_reg_reg,
      valid_reg_reg_0 => valid_reg_reg_0,
      valid_reg_reg_1 => valid_reg_reg_1,
      widx(2 downto 0) => widx(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncValidSync_91 is
  port (
    sync_2_reg : out STD_LOGIC;
    rx_io_a_safe_ridx_valid : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncValidSync_91 : entity is "FPGA_AsyncValidSync";
end meisha_chiplink_master_0_1_FPGA_AsyncValidSync_91;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncValidSync_91 is
begin
io_out_source_valid_0: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_101
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      \reg__reg\ => \reg__reg\,
      rx_io_a_safe_ridx_valid => rx_io_a_safe_ridx_valid,
      sync_2_reg => sync_2_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncValidSync_92 is
  port (
    \rx_e_reg[1]\ : out STD_LOGIC;
    ram_out_valid_reg : out STD_LOGIC;
    \rx_e_reg[1]_0\ : out STD_LOGIC;
    \tx_d_reg[19]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \widx_widx_bin_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ready_reg0 : out STD_LOGIC;
    \widx_gray_reg[3]\ : out STD_LOGIC;
    \widx_gray_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_5_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_4_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_0_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_7_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_6_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_3_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_2_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_a_reg[5]\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \rx_a_reg[5]_0\ : out STD_LOGIC;
    \mem_0_a_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_0_reg : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    ready_reg_reg : in STD_LOGIC;
    maybe_full : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_reg_0 : in STD_LOGIC;
    \b2c_data_concat_reg[25]\ : in STD_LOGIC;
    ready_reg_1 : in STD_LOGIC;
    tx_z_3 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \b2c_data_concat_reg[25]_0\ : in STD_LOGIC;
    \b2c_data_concat_reg[25]_1\ : in STD_LOGIC;
    \b2c_data_concat_reg[25]_2\ : in STD_LOGIC;
    \b2c_data_concat_reg[25]_3\ : in STD_LOGIC;
    \b2c_data_concat_reg[25]_4\ : in STD_LOGIC;
    tx_d : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \b2c_data_concat_reg[26]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \widx_widx_bin_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sync_0_reg_0 : in STD_LOGIC;
    \widx_gray_reg[3]_0\ : in STD_LOGIC;
    sync_0_reg_1 : in STD_LOGIC;
    sync_0 : in STD_LOGIC;
    sync_0_reg_2 : in STD_LOGIC;
    \widx_gray_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_a_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncValidSync_92 : entity is "FPGA_AsyncValidSync";
end meisha_chiplink_master_0_1_FPGA_AsyncValidSync_92;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncValidSync_92 is
begin
io_out_source_valid_0: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_99
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \b2c_data_concat_reg[25]\ => \b2c_data_concat_reg[25]\,
      \b2c_data_concat_reg[25]_0\ => \b2c_data_concat_reg[25]_0\,
      \b2c_data_concat_reg[25]_1\ => \b2c_data_concat_reg[25]_1\,
      \b2c_data_concat_reg[25]_2\ => \b2c_data_concat_reg[25]_2\,
      \b2c_data_concat_reg[25]_3\ => \b2c_data_concat_reg[25]_3\,
      \b2c_data_concat_reg[25]_4\ => \b2c_data_concat_reg[25]_4\,
      \b2c_data_concat_reg[26]\ => \b2c_data_concat_reg[26]\,
      chiplink_rx_clk => chiplink_rx_clk,
      maybe_full => maybe_full,
      \mem_0_a_reg[19]\(0) => \mem_0_a_reg[19]\(0),
      \mem_0_reg[0]\(0) => \mem_0_reg[0]\(0),
      \mem_1_reg[0]\(0) => \mem_1_reg[0]\(0),
      \mem_2_reg[0]\(0) => \mem_2_reg[0]\(0),
      \mem_3_reg[0]\(0) => \mem_3_reg[0]\(0),
      \mem_4_reg[0]\(0) => \mem_4_reg[0]\(0),
      \mem_5_reg[0]\(0) => \mem_5_reg[0]\(0),
      \mem_6_reg[0]\(0) => \mem_6_reg[0]\(0),
      \mem_7_reg[0]\(0) => \mem_7_reg[0]\(0),
      ram_out_valid_reg => ram_out_valid_reg,
      ready_reg0 => ready_reg0,
      ready_reg_0 => ready_reg_0,
      ready_reg_1 => ready_reg_1,
      ready_reg_reg => ready_reg_reg,
      rx_a(0) => rx_a(0),
      \rx_a_reg[11]\(3 downto 0) => \rx_a_reg[11]\(3 downto 0),
      \rx_a_reg[15]\(3 downto 0) => \rx_a_reg[15]\(3 downto 0),
      \rx_a_reg[19]\(3 downto 0) => \rx_a_reg[19]\(3 downto 0),
      \rx_a_reg[5]\(18 downto 0) => \rx_a_reg[5]\(18 downto 0),
      \rx_a_reg[5]_0\ => \rx_a_reg[5]_0\,
      \rx_a_reg[7]\(3 downto 0) => \rx_a_reg[7]\(3 downto 0),
      \rx_e_reg[1]\ => \rx_e_reg[1]\,
      \rx_e_reg[1]_0\ => \rx_e_reg[1]_0\,
      rx_reset => rx_reset,
      sync_0 => sync_0,
      sync_0_reg => sync_0_reg,
      sync_0_reg_0 => sync_0_reg_0,
      sync_0_reg_1 => sync_0_reg_1,
      sync_0_reg_2 => sync_0_reg_2,
      tx_d(12 downto 0) => tx_d(12 downto 0),
      \tx_d_reg[19]\(19 downto 0) => \tx_d_reg[19]\(19 downto 0),
      tx_z_3(20 downto 0) => tx_z_3(20 downto 0),
      \widx_gray_reg[2]\(2 downto 0) => \widx_gray_reg[2]\(2 downto 0),
      \widx_gray_reg[2]_0\(2 downto 0) => \widx_gray_reg[2]_0\(2 downto 0),
      \widx_gray_reg[3]\ => \widx_gray_reg[3]\,
      \widx_gray_reg[3]_0\ => \widx_gray_reg[3]_0\,
      \widx_widx_bin_reg[2]\(2 downto 0) => \widx_widx_bin_reg[2]\(2 downto 0),
      \widx_widx_bin_reg[2]_0\(2 downto 0) => \widx_widx_bin_reg[2]_0\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncValidSync_93 is
  port (
    sync_2_reg_c : out STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncValidSync_93 : entity is "FPGA_AsyncValidSync";
end meisha_chiplink_master_0_1_FPGA_AsyncValidSync_93;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncValidSync_93 is
begin
io_out_source_valid_0: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_97
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      \reg__reg\ => \reg__reg\,
      sync_2_reg_c => sync_2_reg_c
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncValidSync_94 is
  port (
    rx_io_a_safe_widx_valid : out STD_LOGIC;
    sync_0_reg_c : in STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncValidSync_94 : entity is "FPGA_AsyncValidSync";
end meisha_chiplink_master_0_1_FPGA_AsyncValidSync_94;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncValidSync_94 is
begin
io_out_source_valid_0: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_95
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      \reg__reg\ => \reg__reg\,
      rx_io_a_safe_widx_valid => rx_io_a_safe_widx_valid,
      sync_0_reg_c => sync_0_reg_c
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ResetCatchAndSync_d3 is
  port (
    sync_0 : out STD_LOGIC;
    bypass_reg_reg : out STD_LOGIC;
    bypass_reg : out STD_LOGIC;
    bypass_reg_rep : out STD_LOGIC;
    clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    \flight_reg[5]\ : in STD_LOGIC;
    \flight_reg[2]\ : in STD_LOGIC;
    resetn : in STD_LOGIC;
    bypass_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ResetCatchAndSync_d3 : entity is "FPGA_ResetCatchAndSync_d3";
end meisha_chiplink_master_0_1_FPGA_ResetCatchAndSync_d3;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ResetCatchAndSync_d3 is
begin
io_sync_reset_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_117
     port map (
      bypass_reg => sync_0,
      bypass_reg_0 => bypass_reg,
      bypass_reg_1 => bypass_reg_0,
      bypass_reg_reg => bypass_reg_reg,
      bypass_reg_rep => bypass_reg_rep,
      clk => clk,
      \flight_reg[2]\ => \flight_reg[2]\,
      \flight_reg[5]\ => \flight_reg[5]\,
      resetn => resetn,
      rx_reset => rx_reset,
      sync_0_reg => sync_0_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ResetCatchAndSync_d3_0 is
  port (
    bypass_reg : out STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ResetCatchAndSync_d3_0 : entity is "FPGA_ResetCatchAndSync_d3";
end meisha_chiplink_master_0_1_FPGA_ResetCatchAndSync_d3_0;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ResetCatchAndSync_d3_0 is
begin
io_sync_reset_chain: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_115
     port map (
      SR(0) => SR(0),
      bypass_reg => bypass_reg,
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncQueueSink is
  port (
    source_valid_io_out : out STD_LOGIC;
    rx_io_a_safe_ridx_valid : out STD_LOGIC;
    valid_reg : out STD_LOGIC;
    rx_io_a_ridx : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_last_count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_reg[19]\ : out STD_LOGIC;
    \shift_reg[18]\ : out STD_LOGIC;
    \shift_reg[17]\ : out STD_LOGIC;
    \shift_reg[16]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_gray_reg[1]_0\ : out STD_LOGIC;
    \ridx_gray_reg[0]_0\ : out STD_LOGIC;
    \ridx_ridx_bin_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : out STD_LOGIC;
    \ridx_ridx_bin_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_reg[5]\ : out STD_LOGIC;
    \ridx_ridx_bin_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_d_reg[7]\ : out STD_LOGIC;
    \rx_e_reg[19]\ : out STD_LOGIC;
    mbypass_auto_in_1_a_bits_data : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cam_a_0_bits_data_reg[63]\ : out STD_LOGIC;
    \cam_a_0_bits_data_reg[62]\ : out STD_LOGIC;
    \cam_a_0_bits_data_reg[61]\ : out STD_LOGIC;
    \cam_a_0_bits_data_reg[60]\ : out STD_LOGIC;
    \shift_reg[19]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg[8]\ : out STD_LOGIC;
    \shift_reg[9]\ : out STD_LOGIC;
    \shift_reg[10]\ : out STD_LOGIC;
    \shift_reg[11]\ : out STD_LOGIC;
    \shift_reg[16]_0\ : out STD_LOGIC;
    \shift_reg[17]_0\ : out STD_LOGIC;
    \shift_reg[18]_0\ : out STD_LOGIC;
    \shift_reg[19]_1\ : out STD_LOGIC;
    \q_last_count_reg[2]\ : out STD_LOGIC;
    \q_last_count_reg[1]\ : out STD_LOGIC;
    \q_last_count_reg[4]\ : out STD_LOGIC;
    \q_last_count_reg[3]\ : out STD_LOGIC;
    \cam_a_0_bits_data_reg[63]_0\ : out STD_LOGIC;
    \shift_reg[15]\ : out STD_LOGIC;
    \shift_reg[23]\ : out STD_LOGIC;
    \shift_reg[23]_0\ : out STD_LOGIC;
    \shift_reg[22]\ : out STD_LOGIC;
    \shift_reg[22]_0\ : out STD_LOGIC;
    \cam_a_0_bits_data_reg[62]_0\ : out STD_LOGIC;
    \shift_reg[14]\ : out STD_LOGIC;
    \cam_a_0_bits_data_reg[61]_0\ : out STD_LOGIC;
    \shift_reg[13]\ : out STD_LOGIC;
    \shift_reg[21]\ : out STD_LOGIC;
    \shift_reg[21]_0\ : out STD_LOGIC;
    \cam_a_0_bits_data_reg[60]_0\ : out STD_LOGIC;
    \shift_reg[12]\ : out STD_LOGIC;
    \shift_reg[20]\ : out STD_LOGIC;
    \shift_reg[20]_0\ : out STD_LOGIC;
    \shift_reg[27]\ : out STD_LOGIC;
    \shift_reg[3]\ : out STD_LOGIC;
    \shift_reg[26]\ : out STD_LOGIC;
    \shift_reg[2]\ : out STD_LOGIC;
    \shift_reg[25]\ : out STD_LOGIC;
    \shift_reg[1]\ : out STD_LOGIC;
    \shift_reg[24]\ : out STD_LOGIC;
    \shift_reg[0]\ : out STD_LOGIC;
    rx_io_a_safe_widx_valid : in STD_LOGIC;
    clk : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_a_widx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_last_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_last_count_reg[2]_0\ : in STD_LOGIC;
    \_wide_T\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    valid_reg_reg_0 : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_0 : in STD_LOGIC;
    valid_reg_reg_1 : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_1 : in STD_LOGIC;
    valid_reg_reg_2 : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_2 : in STD_LOGIC;
    valid_reg_3 : in STD_LOGIC;
    \state_reg[2]\ : in STD_LOGIC;
    \cdc_reg_reg[3]\ : in STD_LOGIC;
    \state_reg[3]\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]_6\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncQueueSink : entity is "FPGA_AsyncQueueSink";
end meisha_chiplink_master_0_1_FPGA_AsyncQueueSink;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncQueueSink is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal io_deq_bits_deq_bits_reg_io_en : STD_LOGIC;
  signal ridx_ridx_bin : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rx_io_a_ridx\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sink_valid_0_n_0 : STD_LOGIC;
  signal source_extend_n_0 : STD_LOGIC;
  signal source_valid_n_10 : STD_LOGIC;
  signal source_valid_n_2 : STD_LOGIC;
  signal source_valid_n_3 : STD_LOGIC;
  signal source_valid_n_4 : STD_LOGIC;
  signal source_valid_n_5 : STD_LOGIC;
  signal source_valid_n_6 : STD_LOGIC;
  signal sync_0 : STD_LOGIC;
  signal widx : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  D(0) <= \^d\(0);
  rx_io_a_ridx(3 downto 0) <= \^rx_io_a_ridx\(3 downto 0);
io_deq_bits_deq_bits_reg: entity work.meisha_chiplink_master_0_1_FPGA_ClockCrossingReg_w32_34
     port map (
      E(0) => io_deq_bits_deq_bits_reg_io_en,
      Q(31 downto 0) => Q(31 downto 0),
      \_wide_T\(3 downto 0) => \_wide_T\(3 downto 0),
      \cam_a_0_bits_data_reg[60]\ => \cam_a_0_bits_data_reg[60]\,
      \cam_a_0_bits_data_reg[60]_0\ => \cam_a_0_bits_data_reg[60]_0\,
      \cam_a_0_bits_data_reg[61]\ => \cam_a_0_bits_data_reg[61]\,
      \cam_a_0_bits_data_reg[61]_0\ => \cam_a_0_bits_data_reg[61]_0\,
      \cam_a_0_bits_data_reg[62]\ => \cam_a_0_bits_data_reg[62]\,
      \cam_a_0_bits_data_reg[62]_0\ => \cam_a_0_bits_data_reg[62]_0\,
      \cam_a_0_bits_data_reg[63]\ => \cam_a_0_bits_data_reg[63]\,
      \cam_a_0_bits_data_reg[63]_0\ => \cam_a_0_bits_data_reg[63]_0\,
      \cdc_reg_reg[3]_0\ => \cdc_reg_reg[3]\,
      clk => clk,
      mbypass_auto_in_1_a_bits_data(3 downto 0) => mbypass_auto_in_1_a_bits_data(3 downto 0),
      \q_last_count_reg[0]\(0) => \q_last_count_reg[0]\(0),
      \q_last_count_reg[0]_0\(0) => \q_last_count_reg[0]_0\(0),
      \q_last_count_reg[1]\ => \q_last_count_reg[1]\,
      \q_last_count_reg[2]\ => \q_last_count_reg[2]\,
      \q_last_count_reg[2]_0\ => \q_last_count_reg[2]_0\,
      \q_last_count_reg[3]\ => \q_last_count_reg[3]\,
      \q_last_count_reg[4]\ => \q_last_count_reg[4]\,
      \ridx_ridx_bin_reg[0]\(31 downto 0) => \ridx_ridx_bin_reg[0]_6\(31 downto 0),
      \shift_reg[0]\ => \shift_reg[0]\,
      \shift_reg[10]\ => \shift_reg[10]\,
      \shift_reg[11]\ => \shift_reg[11]\,
      \shift_reg[12]\ => \shift_reg[12]\,
      \shift_reg[13]\ => \shift_reg[13]\,
      \shift_reg[14]\ => \shift_reg[14]\,
      \shift_reg[15]\ => \shift_reg[15]\,
      \shift_reg[16]\ => \shift_reg[16]\,
      \shift_reg[16]_0\ => \shift_reg[16]_0\,
      \shift_reg[17]\ => \shift_reg[17]\,
      \shift_reg[17]_0\ => \shift_reg[17]_0\,
      \shift_reg[18]\ => \shift_reg[18]\,
      \shift_reg[18]_0\ => \shift_reg[18]_0\,
      \shift_reg[19]\ => \shift_reg[19]\,
      \shift_reg[19]_0\(7 downto 0) => \shift_reg[19]_0\(7 downto 0),
      \shift_reg[19]_1\ => \shift_reg[19]_1\,
      \shift_reg[1]\ => \shift_reg[1]\,
      \shift_reg[20]\ => \shift_reg[20]\,
      \shift_reg[20]_0\ => \shift_reg[20]_0\,
      \shift_reg[21]\ => \shift_reg[21]\,
      \shift_reg[21]_0\ => \shift_reg[21]_0\,
      \shift_reg[22]\ => \shift_reg[22]\,
      \shift_reg[22]_0\ => \shift_reg[22]_0\,
      \shift_reg[23]\ => \shift_reg[23]\,
      \shift_reg[23]_0\ => \shift_reg[23]_0\,
      \shift_reg[24]\ => \shift_reg[24]\,
      \shift_reg[25]\ => \shift_reg[25]\,
      \shift_reg[26]\ => \shift_reg[26]\,
      \shift_reg[27]\ => \shift_reg[27]\,
      \shift_reg[2]\ => \shift_reg[2]\,
      \shift_reg[3]\ => \shift_reg[3]\,
      \shift_reg[8]\ => \shift_reg[8]\,
      \shift_reg[9]\ => \shift_reg[9]\,
      \state_reg[2]\ => \state_reg[2]\,
      \state_reg[3]\ => \state_reg[3]\
    );
\ridx_gray_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => source_valid_n_6,
      Q => \^rx_io_a_ridx\(0)
    );
\ridx_gray_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => source_valid_n_5,
      Q => \^rx_io_a_ridx\(1)
    );
\ridx_gray_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => source_valid_n_4,
      Q => \^rx_io_a_ridx\(2)
    );
\ridx_gray_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => source_valid_n_10,
      Q => \^rx_io_a_ridx\(3)
    );
\ridx_ridx_bin_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => source_valid_n_3,
      Q => ridx_ridx_bin(0)
    );
\ridx_ridx_bin_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => source_valid_n_2,
      Q => ridx_ridx_bin(1)
    );
\ridx_ridx_bin_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => \^d\(0),
      Q => ridx_ridx_bin(2)
    );
sink_valid_0: entity work.meisha_chiplink_master_0_1_FPGA_AsyncValidSync
     port map (
      clk => clk,
      \reg__reg\ => \reg__reg\,
      sync_2_reg_c => sink_valid_0_n_0
    );
sink_valid_1: entity work.meisha_chiplink_master_0_1_FPGA_AsyncValidSync_35
     port map (
      clk => clk,
      \reg__reg\ => \reg__reg\,
      rx_io_a_safe_ridx_valid => rx_io_a_safe_ridx_valid,
      sync_0_reg_c => sink_valid_0_n_0
    );
source_extend: entity work.meisha_chiplink_master_0_1_FPGA_AsyncValidSync_36
     port map (
      clk => clk,
      \reg__reg\ => \reg__reg\,
      rx_io_a_safe_widx_valid => rx_io_a_safe_widx_valid,
      sync_2_reg => source_extend_n_0
    );
source_valid: entity work.meisha_chiplink_master_0_1_FPGA_AsyncValidSync_37
     port map (
      D(2) => \^d\(0),
      D(1) => source_valid_n_2,
      D(0) => source_valid_n_3,
      E(0) => io_deq_bits_deq_bits_reg_io_en,
      Q(2 downto 0) => ridx_ridx_bin(2 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \free_reg[5]\ => \free_reg[5]\,
      \ridx_gray_reg[0]\ => \ridx_gray_reg[0]_0\,
      \ridx_gray_reg[1]\ => \ridx_gray_reg[1]_0\,
      \ridx_gray_reg[2]\(2) => source_valid_n_4,
      \ridx_gray_reg[2]\(1) => source_valid_n_5,
      \ridx_gray_reg[2]\(0) => source_valid_n_6,
      \ridx_gray_reg[3]\ => source_valid_n_10,
      \ridx_ridx_bin_reg[0]\(0) => \ridx_ridx_bin_reg[0]_0\(0),
      \ridx_ridx_bin_reg[0]_0\(0) => \ridx_ridx_bin_reg[0]_1\(0),
      \ridx_ridx_bin_reg[0]_1\(0) => \ridx_ridx_bin_reg[0]_2\(0),
      \ridx_ridx_bin_reg[0]_2\(0) => \ridx_ridx_bin_reg[0]_3\(0),
      \ridx_ridx_bin_reg[0]_3\(0) => \ridx_ridx_bin_reg[0]_4\(0),
      \ridx_ridx_bin_reg[0]_4\(0) => \ridx_ridx_bin_reg[0]_5\(0),
      \ridx_ridx_bin_reg[1]\ => source_valid_io_out,
      \rx_e_reg[19]\ => \rx_e_reg[19]\,
      rx_io_a_ridx(0) => \^rx_io_a_ridx\(3),
      \state_reg[1]\ => \state_reg[1]\,
      \state_reg[1]_0\ => \state_reg[1]_0\,
      sync_0 => sync_0,
      sync_0_reg => source_extend_n_0,
      \tx_d_reg[7]\ => \tx_d_reg[7]\,
      valid_reg_0 => valid_reg_0,
      valid_reg_1 => valid_reg_1,
      valid_reg_2 => valid_reg_2,
      valid_reg_3 => valid_reg_3,
      valid_reg_reg => valid_reg_reg_0,
      valid_reg_reg_0 => valid_reg_reg_1,
      valid_reg_reg_1 => valid_reg_reg_2,
      widx(2 downto 0) => widx(3 downto 1)
    );
valid_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => SR(0),
      D => io_deq_bits_deq_bits_reg_io_en,
      Q => valid_reg
    );
widx_widx_gray: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_38
     port map (
      SR(0) => SR(0),
      clk => clk,
      rx_io_a_widx(3 downto 0) => rx_io_a_widx(3 downto 0),
      sync_0 => sync_0,
      widx(2 downto 0) => widx(3 downto 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_AsyncQueueSource is
  port (
    ready_reg : out STD_LOGIC;
    sink_valid_io_out : out STD_LOGIC;
    sync_2_reg : out STD_LOGIC;
    rx_io_a_safe_widx_valid : out STD_LOGIC;
    ram_out_valid_reg : out STD_LOGIC;
    \cdc_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rx_e_reg[1]\ : out STD_LOGIC;
    \tx_d_reg[19]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_2_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_a_reg[5]\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \rx_a_reg[5]_0\ : out STD_LOGIC;
    \mem_0_a_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_a_ridx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_reset : in STD_LOGIC;
    rx_io_a_safe_ridx_valid : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC;
    maybe_full : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_ridx_bin_reg[0]\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]_0\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[1]\ : in STD_LOGIC;
    ready_reg_0 : in STD_LOGIC;
    \b2c_data_concat_reg[25]\ : in STD_LOGIC;
    ready_reg_1 : in STD_LOGIC;
    tx_z_3 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \b2c_data_concat_reg[25]_0\ : in STD_LOGIC;
    \b2c_data_concat_reg[25]_1\ : in STD_LOGIC;
    \b2c_data_concat_reg[25]_2\ : in STD_LOGIC;
    \b2c_data_concat_reg[25]_3\ : in STD_LOGIC;
    \b2c_data_concat_reg[25]_4\ : in STD_LOGIC;
    tx_d : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \b2c_data_concat_reg[26]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_a_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_a_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_AsyncQueueSource : entity is "FPGA_AsyncQueueSource";
end meisha_chiplink_master_0_1_FPGA_AsyncQueueSource;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_AsyncQueueSource is
  signal \cdc_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \cdc_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \cdc_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \cdc_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal mem_0 : STD_LOGIC;
  signal mem_1 : STD_LOGIC;
  signal mem_2 : STD_LOGIC;
  signal mem_3 : STD_LOGIC;
  signal mem_4 : STD_LOGIC;
  signal mem_5 : STD_LOGIC;
  signal mem_6 : STD_LOGIC;
  signal mem_7 : STD_LOGIC;
  signal \^ready_reg\ : STD_LOGIC;
  signal ready_reg0 : STD_LOGIC;
  signal ridx_ridx_gray_n_1 : STD_LOGIC;
  signal ridx_ridx_gray_n_2 : STD_LOGIC;
  signal ridx_ridx_gray_n_3 : STD_LOGIC;
  signal rx_io_a_mem_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_io_a_mem_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_io_a_mem_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_io_a_mem_3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_io_a_mem_4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_io_a_mem_5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_io_a_mem_6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_io_a_mem_7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sink_extend_n_0 : STD_LOGIC;
  signal sink_valid_n_24 : STD_LOGIC;
  signal sink_valid_n_25 : STD_LOGIC;
  signal sink_valid_n_26 : STD_LOGIC;
  signal sink_valid_n_28 : STD_LOGIC;
  signal source_valid_0_n_0 : STD_LOGIC;
  signal sync_0 : STD_LOGIC;
  signal \^sync_2_reg\ : STD_LOGIC;
  signal \^sync_2_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal widx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal widx_widx_bin : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  ready_reg <= \^ready_reg\;
  sync_2_reg <= \^sync_2_reg\;
  sync_2_reg_0(2 downto 0) <= \^sync_2_reg_0\(2 downto 0);
\cdc_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(0),
      I1 => rx_io_a_mem_1(0),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(0),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(0),
      O => \cdc_reg[0]_i_2_n_0\
    );
\cdc_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(0),
      I1 => rx_io_a_mem_5(0),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(0),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(0),
      O => \cdc_reg[0]_i_3_n_0\
    );
\cdc_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(10),
      I1 => rx_io_a_mem_1(10),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(10),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(10),
      O => \cdc_reg[10]_i_2_n_0\
    );
\cdc_reg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(10),
      I1 => rx_io_a_mem_5(10),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(10),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(10),
      O => \cdc_reg[10]_i_3_n_0\
    );
\cdc_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(11),
      I1 => rx_io_a_mem_1(11),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(11),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(11),
      O => \cdc_reg[11]_i_2_n_0\
    );
\cdc_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(11),
      I1 => rx_io_a_mem_5(11),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(11),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(11),
      O => \cdc_reg[11]_i_3_n_0\
    );
\cdc_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(12),
      I1 => rx_io_a_mem_1(12),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(12),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(12),
      O => \cdc_reg[12]_i_2_n_0\
    );
\cdc_reg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(12),
      I1 => rx_io_a_mem_5(12),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(12),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(12),
      O => \cdc_reg[12]_i_3_n_0\
    );
\cdc_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(13),
      I1 => rx_io_a_mem_1(13),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(13),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(13),
      O => \cdc_reg[13]_i_2_n_0\
    );
\cdc_reg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(13),
      I1 => rx_io_a_mem_5(13),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(13),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(13),
      O => \cdc_reg[13]_i_3_n_0\
    );
\cdc_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(14),
      I1 => rx_io_a_mem_1(14),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(14),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(14),
      O => \cdc_reg[14]_i_2_n_0\
    );
\cdc_reg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(14),
      I1 => rx_io_a_mem_5(14),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(14),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(14),
      O => \cdc_reg[14]_i_3_n_0\
    );
\cdc_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(15),
      I1 => rx_io_a_mem_1(15),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(15),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(15),
      O => \cdc_reg[15]_i_2_n_0\
    );
\cdc_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(15),
      I1 => rx_io_a_mem_5(15),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(15),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(15),
      O => \cdc_reg[15]_i_3_n_0\
    );
\cdc_reg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(16),
      I1 => rx_io_a_mem_1(16),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(16),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(16),
      O => \cdc_reg[16]_i_2_n_0\
    );
\cdc_reg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(16),
      I1 => rx_io_a_mem_5(16),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(16),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(16),
      O => \cdc_reg[16]_i_3_n_0\
    );
\cdc_reg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(17),
      I1 => rx_io_a_mem_1(17),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(17),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(17),
      O => \cdc_reg[17]_i_2_n_0\
    );
\cdc_reg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(17),
      I1 => rx_io_a_mem_5(17),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(17),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(17),
      O => \cdc_reg[17]_i_3_n_0\
    );
\cdc_reg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(18),
      I1 => rx_io_a_mem_1(18),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(18),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(18),
      O => \cdc_reg[18]_i_2_n_0\
    );
\cdc_reg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(18),
      I1 => rx_io_a_mem_5(18),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(18),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(18),
      O => \cdc_reg[18]_i_3_n_0\
    );
\cdc_reg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(19),
      I1 => rx_io_a_mem_1(19),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(19),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(19),
      O => \cdc_reg[19]_i_2_n_0\
    );
\cdc_reg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(19),
      I1 => rx_io_a_mem_5(19),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(19),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(19),
      O => \cdc_reg[19]_i_3_n_0\
    );
\cdc_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(1),
      I1 => rx_io_a_mem_1(1),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(1),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(1),
      O => \cdc_reg[1]_i_2_n_0\
    );
\cdc_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(1),
      I1 => rx_io_a_mem_5(1),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(1),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(1),
      O => \cdc_reg[1]_i_3_n_0\
    );
\cdc_reg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(20),
      I1 => rx_io_a_mem_1(20),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(20),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(20),
      O => \cdc_reg[20]_i_2_n_0\
    );
\cdc_reg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(20),
      I1 => rx_io_a_mem_5(20),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(20),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(20),
      O => \cdc_reg[20]_i_3_n_0\
    );
\cdc_reg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(21),
      I1 => rx_io_a_mem_1(21),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(21),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(21),
      O => \cdc_reg[21]_i_2_n_0\
    );
\cdc_reg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(21),
      I1 => rx_io_a_mem_5(21),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(21),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(21),
      O => \cdc_reg[21]_i_3_n_0\
    );
\cdc_reg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(22),
      I1 => rx_io_a_mem_1(22),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(22),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(22),
      O => \cdc_reg[22]_i_2_n_0\
    );
\cdc_reg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(22),
      I1 => rx_io_a_mem_5(22),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(22),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(22),
      O => \cdc_reg[22]_i_3_n_0\
    );
\cdc_reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(23),
      I1 => rx_io_a_mem_1(23),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(23),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(23),
      O => \cdc_reg[23]_i_2_n_0\
    );
\cdc_reg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(23),
      I1 => rx_io_a_mem_5(23),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(23),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(23),
      O => \cdc_reg[23]_i_3_n_0\
    );
\cdc_reg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(24),
      I1 => rx_io_a_mem_1(24),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(24),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(24),
      O => \cdc_reg[24]_i_2_n_0\
    );
\cdc_reg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(24),
      I1 => rx_io_a_mem_5(24),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(24),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(24),
      O => \cdc_reg[24]_i_3_n_0\
    );
\cdc_reg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(25),
      I1 => rx_io_a_mem_1(25),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(25),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(25),
      O => \cdc_reg[25]_i_2_n_0\
    );
\cdc_reg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(25),
      I1 => rx_io_a_mem_5(25),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(25),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(25),
      O => \cdc_reg[25]_i_3_n_0\
    );
\cdc_reg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(26),
      I1 => rx_io_a_mem_1(26),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(26),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(26),
      O => \cdc_reg[26]_i_2_n_0\
    );
\cdc_reg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(26),
      I1 => rx_io_a_mem_5(26),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(26),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(26),
      O => \cdc_reg[26]_i_3_n_0\
    );
\cdc_reg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(27),
      I1 => rx_io_a_mem_1(27),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(27),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(27),
      O => \cdc_reg[27]_i_2_n_0\
    );
\cdc_reg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(27),
      I1 => rx_io_a_mem_5(27),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(27),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(27),
      O => \cdc_reg[27]_i_3_n_0\
    );
\cdc_reg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(28),
      I1 => rx_io_a_mem_1(28),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(28),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(28),
      O => \cdc_reg[28]_i_2_n_0\
    );
\cdc_reg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(28),
      I1 => rx_io_a_mem_5(28),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(28),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(28),
      O => \cdc_reg[28]_i_3_n_0\
    );
\cdc_reg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(29),
      I1 => rx_io_a_mem_1(29),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(29),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(29),
      O => \cdc_reg[29]_i_2_n_0\
    );
\cdc_reg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(29),
      I1 => rx_io_a_mem_5(29),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(29),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(29),
      O => \cdc_reg[29]_i_3_n_0\
    );
\cdc_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(2),
      I1 => rx_io_a_mem_1(2),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(2),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(2),
      O => \cdc_reg[2]_i_2_n_0\
    );
\cdc_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(2),
      I1 => rx_io_a_mem_5(2),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(2),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(2),
      O => \cdc_reg[2]_i_3_n_0\
    );
\cdc_reg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(30),
      I1 => rx_io_a_mem_1(30),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(30),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(30),
      O => \cdc_reg[30]_i_2_n_0\
    );
\cdc_reg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(30),
      I1 => rx_io_a_mem_5(30),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(30),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(30),
      O => \cdc_reg[30]_i_3_n_0\
    );
\cdc_reg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(31),
      I1 => rx_io_a_mem_1(31),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(31),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(31),
      O => \cdc_reg[31]_i_5_n_0\
    );
\cdc_reg[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(31),
      I1 => rx_io_a_mem_5(31),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(31),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(31),
      O => \cdc_reg[31]_i_6_n_0\
    );
\cdc_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(3),
      I1 => rx_io_a_mem_1(3),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(3),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(3),
      O => \cdc_reg[3]_i_2_n_0\
    );
\cdc_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(3),
      I1 => rx_io_a_mem_5(3),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(3),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(3),
      O => \cdc_reg[3]_i_3_n_0\
    );
\cdc_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(4),
      I1 => rx_io_a_mem_1(4),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(4),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(4),
      O => \cdc_reg[4]_i_2_n_0\
    );
\cdc_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(4),
      I1 => rx_io_a_mem_5(4),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(4),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(4),
      O => \cdc_reg[4]_i_3_n_0\
    );
\cdc_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(5),
      I1 => rx_io_a_mem_1(5),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(5),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(5),
      O => \cdc_reg[5]_i_2_n_0\
    );
\cdc_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(5),
      I1 => rx_io_a_mem_5(5),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(5),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(5),
      O => \cdc_reg[5]_i_3_n_0\
    );
\cdc_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(6),
      I1 => rx_io_a_mem_1(6),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(6),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(6),
      O => \cdc_reg[6]_i_2_n_0\
    );
\cdc_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(6),
      I1 => rx_io_a_mem_5(6),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(6),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(6),
      O => \cdc_reg[6]_i_3_n_0\
    );
\cdc_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(7),
      I1 => rx_io_a_mem_1(7),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(7),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(7),
      O => \cdc_reg[7]_i_2_n_0\
    );
\cdc_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(7),
      I1 => rx_io_a_mem_5(7),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(7),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(7),
      O => \cdc_reg[7]_i_3_n_0\
    );
\cdc_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(8),
      I1 => rx_io_a_mem_1(8),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(8),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(8),
      O => \cdc_reg[8]_i_2_n_0\
    );
\cdc_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(8),
      I1 => rx_io_a_mem_5(8),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(8),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(8),
      O => \cdc_reg[8]_i_3_n_0\
    );
\cdc_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_0(9),
      I1 => rx_io_a_mem_1(9),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_2(9),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_3(9),
      O => \cdc_reg[9]_i_2_n_0\
    );
\cdc_reg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_io_a_mem_4(9),
      I1 => rx_io_a_mem_5(9),
      I2 => \ridx_ridx_bin_reg[0]_0\,
      I3 => rx_io_a_mem_6(9),
      I4 => \ridx_ridx_bin_reg[1]\,
      I5 => rx_io_a_mem_7(9),
      O => \cdc_reg[9]_i_3_n_0\
    );
\cdc_reg_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[0]_i_2_n_0\,
      I1 => \cdc_reg[0]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(0),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[10]_i_2_n_0\,
      I1 => \cdc_reg[10]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(10),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[11]_i_2_n_0\,
      I1 => \cdc_reg[11]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(11),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[12]_i_2_n_0\,
      I1 => \cdc_reg[12]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(12),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[13]_i_2_n_0\,
      I1 => \cdc_reg[13]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(13),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[14]_i_2_n_0\,
      I1 => \cdc_reg[14]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(14),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[15]_i_2_n_0\,
      I1 => \cdc_reg[15]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(15),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[16]_i_2_n_0\,
      I1 => \cdc_reg[16]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(16),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[17]_i_2_n_0\,
      I1 => \cdc_reg[17]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(17),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[18]_i_2_n_0\,
      I1 => \cdc_reg[18]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(18),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[19]_i_2_n_0\,
      I1 => \cdc_reg[19]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(19),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[1]_i_2_n_0\,
      I1 => \cdc_reg[1]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(1),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[20]_i_2_n_0\,
      I1 => \cdc_reg[20]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(20),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[21]_i_2_n_0\,
      I1 => \cdc_reg[21]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(21),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[22]_i_2_n_0\,
      I1 => \cdc_reg[22]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(22),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[23]_i_2_n_0\,
      I1 => \cdc_reg[23]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(23),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[24]_i_2_n_0\,
      I1 => \cdc_reg[24]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(24),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[25]_i_2_n_0\,
      I1 => \cdc_reg[25]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(25),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[26]_i_2_n_0\,
      I1 => \cdc_reg[26]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(26),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[27]_i_2_n_0\,
      I1 => \cdc_reg[27]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(27),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[28]_i_2_n_0\,
      I1 => \cdc_reg[28]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(28),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[29]_i_2_n_0\,
      I1 => \cdc_reg[29]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(29),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[2]_i_2_n_0\,
      I1 => \cdc_reg[2]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(2),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[30]_i_2_n_0\,
      I1 => \cdc_reg[30]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(30),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[31]_i_5_n_0\,
      I1 => \cdc_reg[31]_i_6_n_0\,
      O => \cdc_reg_reg[31]\(31),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[3]_i_2_n_0\,
      I1 => \cdc_reg[3]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(3),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[4]_i_2_n_0\,
      I1 => \cdc_reg[4]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(4),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[5]_i_2_n_0\,
      I1 => \cdc_reg[5]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(5),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[6]_i_2_n_0\,
      I1 => \cdc_reg[6]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(6),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[7]_i_2_n_0\,
      I1 => \cdc_reg[7]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(7),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[8]_i_2_n_0\,
      I1 => \cdc_reg[8]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(8),
      S => \ridx_ridx_bin_reg[0]\
    );
\cdc_reg_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdc_reg[9]_i_2_n_0\,
      I1 => \cdc_reg[9]_i_3_n_0\,
      O => \cdc_reg_reg[31]\(9),
      S => \ridx_ridx_bin_reg[0]\
    );
\mem_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(0),
      Q => rx_io_a_mem_0(0),
      R => '0'
    );
\mem_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(10),
      Q => rx_io_a_mem_0(10),
      R => '0'
    );
\mem_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(11),
      Q => rx_io_a_mem_0(11),
      R => '0'
    );
\mem_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(12),
      Q => rx_io_a_mem_0(12),
      R => '0'
    );
\mem_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(13),
      Q => rx_io_a_mem_0(13),
      R => '0'
    );
\mem_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(14),
      Q => rx_io_a_mem_0(14),
      R => '0'
    );
\mem_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(15),
      Q => rx_io_a_mem_0(15),
      R => '0'
    );
\mem_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(16),
      Q => rx_io_a_mem_0(16),
      R => '0'
    );
\mem_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(17),
      Q => rx_io_a_mem_0(17),
      R => '0'
    );
\mem_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(18),
      Q => rx_io_a_mem_0(18),
      R => '0'
    );
\mem_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(19),
      Q => rx_io_a_mem_0(19),
      R => '0'
    );
\mem_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(1),
      Q => rx_io_a_mem_0(1),
      R => '0'
    );
\mem_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(20),
      Q => rx_io_a_mem_0(20),
      R => '0'
    );
\mem_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(21),
      Q => rx_io_a_mem_0(21),
      R => '0'
    );
\mem_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(22),
      Q => rx_io_a_mem_0(22),
      R => '0'
    );
\mem_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(23),
      Q => rx_io_a_mem_0(23),
      R => '0'
    );
\mem_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(24),
      Q => rx_io_a_mem_0(24),
      R => '0'
    );
\mem_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(25),
      Q => rx_io_a_mem_0(25),
      R => '0'
    );
\mem_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(26),
      Q => rx_io_a_mem_0(26),
      R => '0'
    );
\mem_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(27),
      Q => rx_io_a_mem_0(27),
      R => '0'
    );
\mem_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(28),
      Q => rx_io_a_mem_0(28),
      R => '0'
    );
\mem_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(29),
      Q => rx_io_a_mem_0(29),
      R => '0'
    );
\mem_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(2),
      Q => rx_io_a_mem_0(2),
      R => '0'
    );
\mem_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(30),
      Q => rx_io_a_mem_0(30),
      R => '0'
    );
\mem_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(31),
      Q => rx_io_a_mem_0(31),
      R => '0'
    );
\mem_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(3),
      Q => rx_io_a_mem_0(3),
      R => '0'
    );
\mem_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(4),
      Q => rx_io_a_mem_0(4),
      R => '0'
    );
\mem_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(5),
      Q => rx_io_a_mem_0(5),
      R => '0'
    );
\mem_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(6),
      Q => rx_io_a_mem_0(6),
      R => '0'
    );
\mem_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(7),
      Q => rx_io_a_mem_0(7),
      R => '0'
    );
\mem_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(8),
      Q => rx_io_a_mem_0(8),
      R => '0'
    );
\mem_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_0,
      D => \ram_reg[31]\(9),
      Q => rx_io_a_mem_0(9),
      R => '0'
    );
\mem_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(0),
      Q => rx_io_a_mem_1(0),
      R => '0'
    );
\mem_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(10),
      Q => rx_io_a_mem_1(10),
      R => '0'
    );
\mem_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(11),
      Q => rx_io_a_mem_1(11),
      R => '0'
    );
\mem_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(12),
      Q => rx_io_a_mem_1(12),
      R => '0'
    );
\mem_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(13),
      Q => rx_io_a_mem_1(13),
      R => '0'
    );
\mem_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(14),
      Q => rx_io_a_mem_1(14),
      R => '0'
    );
\mem_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(15),
      Q => rx_io_a_mem_1(15),
      R => '0'
    );
\mem_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(16),
      Q => rx_io_a_mem_1(16),
      R => '0'
    );
\mem_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(17),
      Q => rx_io_a_mem_1(17),
      R => '0'
    );
\mem_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(18),
      Q => rx_io_a_mem_1(18),
      R => '0'
    );
\mem_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(19),
      Q => rx_io_a_mem_1(19),
      R => '0'
    );
\mem_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(1),
      Q => rx_io_a_mem_1(1),
      R => '0'
    );
\mem_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(20),
      Q => rx_io_a_mem_1(20),
      R => '0'
    );
\mem_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(21),
      Q => rx_io_a_mem_1(21),
      R => '0'
    );
\mem_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(22),
      Q => rx_io_a_mem_1(22),
      R => '0'
    );
\mem_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(23),
      Q => rx_io_a_mem_1(23),
      R => '0'
    );
\mem_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(24),
      Q => rx_io_a_mem_1(24),
      R => '0'
    );
\mem_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(25),
      Q => rx_io_a_mem_1(25),
      R => '0'
    );
\mem_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(26),
      Q => rx_io_a_mem_1(26),
      R => '0'
    );
\mem_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(27),
      Q => rx_io_a_mem_1(27),
      R => '0'
    );
\mem_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(28),
      Q => rx_io_a_mem_1(28),
      R => '0'
    );
\mem_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(29),
      Q => rx_io_a_mem_1(29),
      R => '0'
    );
\mem_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(2),
      Q => rx_io_a_mem_1(2),
      R => '0'
    );
\mem_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(30),
      Q => rx_io_a_mem_1(30),
      R => '0'
    );
\mem_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(31),
      Q => rx_io_a_mem_1(31),
      R => '0'
    );
\mem_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(3),
      Q => rx_io_a_mem_1(3),
      R => '0'
    );
\mem_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(4),
      Q => rx_io_a_mem_1(4),
      R => '0'
    );
\mem_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(5),
      Q => rx_io_a_mem_1(5),
      R => '0'
    );
\mem_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(6),
      Q => rx_io_a_mem_1(6),
      R => '0'
    );
\mem_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(7),
      Q => rx_io_a_mem_1(7),
      R => '0'
    );
\mem_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(8),
      Q => rx_io_a_mem_1(8),
      R => '0'
    );
\mem_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_1,
      D => \ram_reg[31]\(9),
      Q => rx_io_a_mem_1(9),
      R => '0'
    );
\mem_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(0),
      Q => rx_io_a_mem_2(0),
      R => '0'
    );
\mem_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(10),
      Q => rx_io_a_mem_2(10),
      R => '0'
    );
\mem_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(11),
      Q => rx_io_a_mem_2(11),
      R => '0'
    );
\mem_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(12),
      Q => rx_io_a_mem_2(12),
      R => '0'
    );
\mem_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(13),
      Q => rx_io_a_mem_2(13),
      R => '0'
    );
\mem_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(14),
      Q => rx_io_a_mem_2(14),
      R => '0'
    );
\mem_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(15),
      Q => rx_io_a_mem_2(15),
      R => '0'
    );
\mem_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(16),
      Q => rx_io_a_mem_2(16),
      R => '0'
    );
\mem_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(17),
      Q => rx_io_a_mem_2(17),
      R => '0'
    );
\mem_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(18),
      Q => rx_io_a_mem_2(18),
      R => '0'
    );
\mem_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(19),
      Q => rx_io_a_mem_2(19),
      R => '0'
    );
\mem_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(1),
      Q => rx_io_a_mem_2(1),
      R => '0'
    );
\mem_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(20),
      Q => rx_io_a_mem_2(20),
      R => '0'
    );
\mem_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(21),
      Q => rx_io_a_mem_2(21),
      R => '0'
    );
\mem_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(22),
      Q => rx_io_a_mem_2(22),
      R => '0'
    );
\mem_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(23),
      Q => rx_io_a_mem_2(23),
      R => '0'
    );
\mem_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(24),
      Q => rx_io_a_mem_2(24),
      R => '0'
    );
\mem_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(25),
      Q => rx_io_a_mem_2(25),
      R => '0'
    );
\mem_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(26),
      Q => rx_io_a_mem_2(26),
      R => '0'
    );
\mem_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(27),
      Q => rx_io_a_mem_2(27),
      R => '0'
    );
\mem_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(28),
      Q => rx_io_a_mem_2(28),
      R => '0'
    );
\mem_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(29),
      Q => rx_io_a_mem_2(29),
      R => '0'
    );
\mem_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(2),
      Q => rx_io_a_mem_2(2),
      R => '0'
    );
\mem_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(30),
      Q => rx_io_a_mem_2(30),
      R => '0'
    );
\mem_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(31),
      Q => rx_io_a_mem_2(31),
      R => '0'
    );
\mem_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(3),
      Q => rx_io_a_mem_2(3),
      R => '0'
    );
\mem_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(4),
      Q => rx_io_a_mem_2(4),
      R => '0'
    );
\mem_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(5),
      Q => rx_io_a_mem_2(5),
      R => '0'
    );
\mem_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(6),
      Q => rx_io_a_mem_2(6),
      R => '0'
    );
\mem_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(7),
      Q => rx_io_a_mem_2(7),
      R => '0'
    );
\mem_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(8),
      Q => rx_io_a_mem_2(8),
      R => '0'
    );
\mem_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_2,
      D => \ram_reg[31]\(9),
      Q => rx_io_a_mem_2(9),
      R => '0'
    );
\mem_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(0),
      Q => rx_io_a_mem_3(0),
      R => '0'
    );
\mem_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(10),
      Q => rx_io_a_mem_3(10),
      R => '0'
    );
\mem_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(11),
      Q => rx_io_a_mem_3(11),
      R => '0'
    );
\mem_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(12),
      Q => rx_io_a_mem_3(12),
      R => '0'
    );
\mem_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(13),
      Q => rx_io_a_mem_3(13),
      R => '0'
    );
\mem_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(14),
      Q => rx_io_a_mem_3(14),
      R => '0'
    );
\mem_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(15),
      Q => rx_io_a_mem_3(15),
      R => '0'
    );
\mem_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(16),
      Q => rx_io_a_mem_3(16),
      R => '0'
    );
\mem_3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(17),
      Q => rx_io_a_mem_3(17),
      R => '0'
    );
\mem_3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(18),
      Q => rx_io_a_mem_3(18),
      R => '0'
    );
\mem_3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(19),
      Q => rx_io_a_mem_3(19),
      R => '0'
    );
\mem_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(1),
      Q => rx_io_a_mem_3(1),
      R => '0'
    );
\mem_3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(20),
      Q => rx_io_a_mem_3(20),
      R => '0'
    );
\mem_3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(21),
      Q => rx_io_a_mem_3(21),
      R => '0'
    );
\mem_3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(22),
      Q => rx_io_a_mem_3(22),
      R => '0'
    );
\mem_3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(23),
      Q => rx_io_a_mem_3(23),
      R => '0'
    );
\mem_3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(24),
      Q => rx_io_a_mem_3(24),
      R => '0'
    );
\mem_3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(25),
      Q => rx_io_a_mem_3(25),
      R => '0'
    );
\mem_3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(26),
      Q => rx_io_a_mem_3(26),
      R => '0'
    );
\mem_3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(27),
      Q => rx_io_a_mem_3(27),
      R => '0'
    );
\mem_3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(28),
      Q => rx_io_a_mem_3(28),
      R => '0'
    );
\mem_3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(29),
      Q => rx_io_a_mem_3(29),
      R => '0'
    );
\mem_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(2),
      Q => rx_io_a_mem_3(2),
      R => '0'
    );
\mem_3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(30),
      Q => rx_io_a_mem_3(30),
      R => '0'
    );
\mem_3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(31),
      Q => rx_io_a_mem_3(31),
      R => '0'
    );
\mem_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(3),
      Q => rx_io_a_mem_3(3),
      R => '0'
    );
\mem_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(4),
      Q => rx_io_a_mem_3(4),
      R => '0'
    );
\mem_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(5),
      Q => rx_io_a_mem_3(5),
      R => '0'
    );
\mem_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(6),
      Q => rx_io_a_mem_3(6),
      R => '0'
    );
\mem_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(7),
      Q => rx_io_a_mem_3(7),
      R => '0'
    );
\mem_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(8),
      Q => rx_io_a_mem_3(8),
      R => '0'
    );
\mem_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_3,
      D => \ram_reg[31]\(9),
      Q => rx_io_a_mem_3(9),
      R => '0'
    );
\mem_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(0),
      Q => rx_io_a_mem_4(0),
      R => '0'
    );
\mem_4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(10),
      Q => rx_io_a_mem_4(10),
      R => '0'
    );
\mem_4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(11),
      Q => rx_io_a_mem_4(11),
      R => '0'
    );
\mem_4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(12),
      Q => rx_io_a_mem_4(12),
      R => '0'
    );
\mem_4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(13),
      Q => rx_io_a_mem_4(13),
      R => '0'
    );
\mem_4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(14),
      Q => rx_io_a_mem_4(14),
      R => '0'
    );
\mem_4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(15),
      Q => rx_io_a_mem_4(15),
      R => '0'
    );
\mem_4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(16),
      Q => rx_io_a_mem_4(16),
      R => '0'
    );
\mem_4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(17),
      Q => rx_io_a_mem_4(17),
      R => '0'
    );
\mem_4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(18),
      Q => rx_io_a_mem_4(18),
      R => '0'
    );
\mem_4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(19),
      Q => rx_io_a_mem_4(19),
      R => '0'
    );
\mem_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(1),
      Q => rx_io_a_mem_4(1),
      R => '0'
    );
\mem_4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(20),
      Q => rx_io_a_mem_4(20),
      R => '0'
    );
\mem_4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(21),
      Q => rx_io_a_mem_4(21),
      R => '0'
    );
\mem_4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(22),
      Q => rx_io_a_mem_4(22),
      R => '0'
    );
\mem_4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(23),
      Q => rx_io_a_mem_4(23),
      R => '0'
    );
\mem_4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(24),
      Q => rx_io_a_mem_4(24),
      R => '0'
    );
\mem_4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(25),
      Q => rx_io_a_mem_4(25),
      R => '0'
    );
\mem_4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(26),
      Q => rx_io_a_mem_4(26),
      R => '0'
    );
\mem_4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(27),
      Q => rx_io_a_mem_4(27),
      R => '0'
    );
\mem_4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(28),
      Q => rx_io_a_mem_4(28),
      R => '0'
    );
\mem_4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(29),
      Q => rx_io_a_mem_4(29),
      R => '0'
    );
\mem_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(2),
      Q => rx_io_a_mem_4(2),
      R => '0'
    );
\mem_4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(30),
      Q => rx_io_a_mem_4(30),
      R => '0'
    );
\mem_4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(31),
      Q => rx_io_a_mem_4(31),
      R => '0'
    );
\mem_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(3),
      Q => rx_io_a_mem_4(3),
      R => '0'
    );
\mem_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(4),
      Q => rx_io_a_mem_4(4),
      R => '0'
    );
\mem_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(5),
      Q => rx_io_a_mem_4(5),
      R => '0'
    );
\mem_4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(6),
      Q => rx_io_a_mem_4(6),
      R => '0'
    );
\mem_4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(7),
      Q => rx_io_a_mem_4(7),
      R => '0'
    );
\mem_4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(8),
      Q => rx_io_a_mem_4(8),
      R => '0'
    );
\mem_4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_4,
      D => \ram_reg[31]\(9),
      Q => rx_io_a_mem_4(9),
      R => '0'
    );
\mem_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(0),
      Q => rx_io_a_mem_5(0),
      R => '0'
    );
\mem_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(10),
      Q => rx_io_a_mem_5(10),
      R => '0'
    );
\mem_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(11),
      Q => rx_io_a_mem_5(11),
      R => '0'
    );
\mem_5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(12),
      Q => rx_io_a_mem_5(12),
      R => '0'
    );
\mem_5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(13),
      Q => rx_io_a_mem_5(13),
      R => '0'
    );
\mem_5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(14),
      Q => rx_io_a_mem_5(14),
      R => '0'
    );
\mem_5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(15),
      Q => rx_io_a_mem_5(15),
      R => '0'
    );
\mem_5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(16),
      Q => rx_io_a_mem_5(16),
      R => '0'
    );
\mem_5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(17),
      Q => rx_io_a_mem_5(17),
      R => '0'
    );
\mem_5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(18),
      Q => rx_io_a_mem_5(18),
      R => '0'
    );
\mem_5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(19),
      Q => rx_io_a_mem_5(19),
      R => '0'
    );
\mem_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(1),
      Q => rx_io_a_mem_5(1),
      R => '0'
    );
\mem_5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(20),
      Q => rx_io_a_mem_5(20),
      R => '0'
    );
\mem_5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(21),
      Q => rx_io_a_mem_5(21),
      R => '0'
    );
\mem_5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(22),
      Q => rx_io_a_mem_5(22),
      R => '0'
    );
\mem_5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(23),
      Q => rx_io_a_mem_5(23),
      R => '0'
    );
\mem_5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(24),
      Q => rx_io_a_mem_5(24),
      R => '0'
    );
\mem_5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(25),
      Q => rx_io_a_mem_5(25),
      R => '0'
    );
\mem_5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(26),
      Q => rx_io_a_mem_5(26),
      R => '0'
    );
\mem_5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(27),
      Q => rx_io_a_mem_5(27),
      R => '0'
    );
\mem_5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(28),
      Q => rx_io_a_mem_5(28),
      R => '0'
    );
\mem_5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(29),
      Q => rx_io_a_mem_5(29),
      R => '0'
    );
\mem_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(2),
      Q => rx_io_a_mem_5(2),
      R => '0'
    );
\mem_5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(30),
      Q => rx_io_a_mem_5(30),
      R => '0'
    );
\mem_5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(31),
      Q => rx_io_a_mem_5(31),
      R => '0'
    );
\mem_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(3),
      Q => rx_io_a_mem_5(3),
      R => '0'
    );
\mem_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(4),
      Q => rx_io_a_mem_5(4),
      R => '0'
    );
\mem_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(5),
      Q => rx_io_a_mem_5(5),
      R => '0'
    );
\mem_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(6),
      Q => rx_io_a_mem_5(6),
      R => '0'
    );
\mem_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(7),
      Q => rx_io_a_mem_5(7),
      R => '0'
    );
\mem_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(8),
      Q => rx_io_a_mem_5(8),
      R => '0'
    );
\mem_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_5,
      D => \ram_reg[31]\(9),
      Q => rx_io_a_mem_5(9),
      R => '0'
    );
\mem_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(0),
      Q => rx_io_a_mem_6(0),
      R => '0'
    );
\mem_6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(10),
      Q => rx_io_a_mem_6(10),
      R => '0'
    );
\mem_6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(11),
      Q => rx_io_a_mem_6(11),
      R => '0'
    );
\mem_6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(12),
      Q => rx_io_a_mem_6(12),
      R => '0'
    );
\mem_6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(13),
      Q => rx_io_a_mem_6(13),
      R => '0'
    );
\mem_6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(14),
      Q => rx_io_a_mem_6(14),
      R => '0'
    );
\mem_6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(15),
      Q => rx_io_a_mem_6(15),
      R => '0'
    );
\mem_6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(16),
      Q => rx_io_a_mem_6(16),
      R => '0'
    );
\mem_6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(17),
      Q => rx_io_a_mem_6(17),
      R => '0'
    );
\mem_6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(18),
      Q => rx_io_a_mem_6(18),
      R => '0'
    );
\mem_6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(19),
      Q => rx_io_a_mem_6(19),
      R => '0'
    );
\mem_6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(1),
      Q => rx_io_a_mem_6(1),
      R => '0'
    );
\mem_6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(20),
      Q => rx_io_a_mem_6(20),
      R => '0'
    );
\mem_6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(21),
      Q => rx_io_a_mem_6(21),
      R => '0'
    );
\mem_6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(22),
      Q => rx_io_a_mem_6(22),
      R => '0'
    );
\mem_6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(23),
      Q => rx_io_a_mem_6(23),
      R => '0'
    );
\mem_6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(24),
      Q => rx_io_a_mem_6(24),
      R => '0'
    );
\mem_6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(25),
      Q => rx_io_a_mem_6(25),
      R => '0'
    );
\mem_6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(26),
      Q => rx_io_a_mem_6(26),
      R => '0'
    );
\mem_6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(27),
      Q => rx_io_a_mem_6(27),
      R => '0'
    );
\mem_6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(28),
      Q => rx_io_a_mem_6(28),
      R => '0'
    );
\mem_6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(29),
      Q => rx_io_a_mem_6(29),
      R => '0'
    );
\mem_6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(2),
      Q => rx_io_a_mem_6(2),
      R => '0'
    );
\mem_6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(30),
      Q => rx_io_a_mem_6(30),
      R => '0'
    );
\mem_6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(31),
      Q => rx_io_a_mem_6(31),
      R => '0'
    );
\mem_6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(3),
      Q => rx_io_a_mem_6(3),
      R => '0'
    );
\mem_6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(4),
      Q => rx_io_a_mem_6(4),
      R => '0'
    );
\mem_6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(5),
      Q => rx_io_a_mem_6(5),
      R => '0'
    );
\mem_6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(6),
      Q => rx_io_a_mem_6(6),
      R => '0'
    );
\mem_6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(7),
      Q => rx_io_a_mem_6(7),
      R => '0'
    );
\mem_6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(8),
      Q => rx_io_a_mem_6(8),
      R => '0'
    );
\mem_6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_6,
      D => \ram_reg[31]\(9),
      Q => rx_io_a_mem_6(9),
      R => '0'
    );
\mem_7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(0),
      Q => rx_io_a_mem_7(0),
      R => '0'
    );
\mem_7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(10),
      Q => rx_io_a_mem_7(10),
      R => '0'
    );
\mem_7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(11),
      Q => rx_io_a_mem_7(11),
      R => '0'
    );
\mem_7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(12),
      Q => rx_io_a_mem_7(12),
      R => '0'
    );
\mem_7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(13),
      Q => rx_io_a_mem_7(13),
      R => '0'
    );
\mem_7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(14),
      Q => rx_io_a_mem_7(14),
      R => '0'
    );
\mem_7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(15),
      Q => rx_io_a_mem_7(15),
      R => '0'
    );
\mem_7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(16),
      Q => rx_io_a_mem_7(16),
      R => '0'
    );
\mem_7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(17),
      Q => rx_io_a_mem_7(17),
      R => '0'
    );
\mem_7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(18),
      Q => rx_io_a_mem_7(18),
      R => '0'
    );
\mem_7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(19),
      Q => rx_io_a_mem_7(19),
      R => '0'
    );
\mem_7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(1),
      Q => rx_io_a_mem_7(1),
      R => '0'
    );
\mem_7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(20),
      Q => rx_io_a_mem_7(20),
      R => '0'
    );
\mem_7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(21),
      Q => rx_io_a_mem_7(21),
      R => '0'
    );
\mem_7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(22),
      Q => rx_io_a_mem_7(22),
      R => '0'
    );
\mem_7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(23),
      Q => rx_io_a_mem_7(23),
      R => '0'
    );
\mem_7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(24),
      Q => rx_io_a_mem_7(24),
      R => '0'
    );
\mem_7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(25),
      Q => rx_io_a_mem_7(25),
      R => '0'
    );
\mem_7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(26),
      Q => rx_io_a_mem_7(26),
      R => '0'
    );
\mem_7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(27),
      Q => rx_io_a_mem_7(27),
      R => '0'
    );
\mem_7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(28),
      Q => rx_io_a_mem_7(28),
      R => '0'
    );
\mem_7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(29),
      Q => rx_io_a_mem_7(29),
      R => '0'
    );
\mem_7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(2),
      Q => rx_io_a_mem_7(2),
      R => '0'
    );
\mem_7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(30),
      Q => rx_io_a_mem_7(30),
      R => '0'
    );
\mem_7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(31),
      Q => rx_io_a_mem_7(31),
      R => '0'
    );
\mem_7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(3),
      Q => rx_io_a_mem_7(3),
      R => '0'
    );
\mem_7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(4),
      Q => rx_io_a_mem_7(4),
      R => '0'
    );
\mem_7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(5),
      Q => rx_io_a_mem_7(5),
      R => '0'
    );
\mem_7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(6),
      Q => rx_io_a_mem_7(6),
      R => '0'
    );
\mem_7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(7),
      Q => rx_io_a_mem_7(7),
      R => '0'
    );
\mem_7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(8),
      Q => rx_io_a_mem_7(8),
      R => '0'
    );
\mem_7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => mem_7,
      D => \ram_reg[31]\(9),
      Q => rx_io_a_mem_7(9),
      R => '0'
    );
ready_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => ready_reg0,
      Q => \^ready_reg\
    );
ridx_ridx_gray: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_90
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      ready_reg_reg => ridx_ridx_gray_n_1,
      ready_reg_reg_0 => ridx_ridx_gray_n_2,
      ready_reg_reg_1 => ridx_ridx_gray_n_3,
      rx_io_a_ridx(3 downto 0) => rx_io_a_ridx(3 downto 0),
      rx_reset => rx_reset,
      sync_0 => sync_0
    );
sink_extend: entity work.meisha_chiplink_master_0_1_FPGA_AsyncValidSync_91
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      \reg__reg\ => \reg__reg\,
      rx_io_a_safe_ridx_valid => rx_io_a_safe_ridx_valid,
      sync_2_reg => sink_extend_n_0
    );
sink_valid: entity work.meisha_chiplink_master_0_1_FPGA_AsyncValidSync_92
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \b2c_data_concat_reg[25]\ => \b2c_data_concat_reg[25]\,
      \b2c_data_concat_reg[25]_0\ => \b2c_data_concat_reg[25]_0\,
      \b2c_data_concat_reg[25]_1\ => \b2c_data_concat_reg[25]_1\,
      \b2c_data_concat_reg[25]_2\ => \b2c_data_concat_reg[25]_2\,
      \b2c_data_concat_reg[25]_3\ => \b2c_data_concat_reg[25]_3\,
      \b2c_data_concat_reg[25]_4\ => \b2c_data_concat_reg[25]_4\,
      \b2c_data_concat_reg[26]\ => \b2c_data_concat_reg[26]\,
      chiplink_rx_clk => chiplink_rx_clk,
      maybe_full => maybe_full,
      \mem_0_a_reg[19]\(0) => \mem_0_a_reg[19]\(0),
      \mem_0_reg[0]\(0) => mem_0,
      \mem_1_reg[0]\(0) => mem_1,
      \mem_2_reg[0]\(0) => mem_2,
      \mem_3_reg[0]\(0) => mem_3,
      \mem_4_reg[0]\(0) => mem_4,
      \mem_5_reg[0]\(0) => mem_5,
      \mem_6_reg[0]\(0) => mem_6,
      \mem_7_reg[0]\(0) => mem_7,
      ram_out_valid_reg => ram_out_valid_reg,
      ready_reg0 => ready_reg0,
      ready_reg_0 => ready_reg_0,
      ready_reg_1 => ready_reg_1,
      ready_reg_reg => \^ready_reg\,
      rx_a(0) => rx_a(0),
      \rx_a_reg[11]\(3 downto 0) => \rx_a_reg[11]\(3 downto 0),
      \rx_a_reg[15]\(3 downto 0) => \rx_a_reg[15]\(3 downto 0),
      \rx_a_reg[19]\(3 downto 0) => \rx_a_reg[19]\(3 downto 0),
      \rx_a_reg[5]\(18 downto 0) => \rx_a_reg[5]\(18 downto 0),
      \rx_a_reg[5]_0\ => \rx_a_reg[5]_0\,
      \rx_a_reg[7]\(3 downto 0) => \rx_a_reg[7]\(3 downto 0),
      \rx_e_reg[1]\ => sink_valid_io_out,
      \rx_e_reg[1]_0\ => \rx_e_reg[1]\,
      rx_reset => rx_reset,
      sync_0 => sync_0,
      sync_0_reg => sink_extend_n_0,
      sync_0_reg_0 => ridx_ridx_gray_n_2,
      sync_0_reg_1 => ridx_ridx_gray_n_1,
      sync_0_reg_2 => ridx_ridx_gray_n_3,
      tx_d(12 downto 0) => tx_d(12 downto 0),
      \tx_d_reg[19]\(19 downto 0) => \tx_d_reg[19]\(19 downto 0),
      tx_z_3(20 downto 0) => tx_z_3(20 downto 0),
      \widx_gray_reg[2]\(2 downto 0) => widx(2 downto 0),
      \widx_gray_reg[2]_0\(2 downto 0) => \^sync_2_reg_0\(2 downto 0),
      \widx_gray_reg[3]\ => sink_valid_n_28,
      \widx_gray_reg[3]_0\ => \^sync_2_reg\,
      \widx_widx_bin_reg[2]\(2) => sink_valid_n_24,
      \widx_widx_bin_reg[2]\(1) => sink_valid_n_25,
      \widx_widx_bin_reg[2]\(0) => sink_valid_n_26,
      \widx_widx_bin_reg[2]_0\(2 downto 0) => widx_widx_bin(2 downto 0)
    );
source_valid_0: entity work.meisha_chiplink_master_0_1_FPGA_AsyncValidSync_93
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      \reg__reg\ => \reg__reg\,
      sync_2_reg_c => source_valid_0_n_0
    );
source_valid_1: entity work.meisha_chiplink_master_0_1_FPGA_AsyncValidSync_94
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      \reg__reg\ => \reg__reg\,
      rx_io_a_safe_widx_valid => rx_io_a_safe_widx_valid,
      sync_0_reg_c => source_valid_0_n_0
    );
\widx_gray_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => widx(0),
      Q => \^sync_2_reg_0\(0)
    );
\widx_gray_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => widx(1),
      Q => \^sync_2_reg_0\(1)
    );
\widx_gray_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => widx(2),
      Q => \^sync_2_reg_0\(2)
    );
\widx_gray_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sink_valid_n_28,
      Q => \^sync_2_reg\
    );
\widx_widx_bin_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sink_valid_n_26,
      Q => widx_widx_bin(0)
    );
\widx_widx_bin_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sink_valid_n_25,
      Q => widx_widx_bin(1)
    );
\widx_widx_bin_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      CLR => rx_reset,
      D => sink_valid_n_24,
      Q => widx_widx_bin(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_TX is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_1 : out STD_LOGIC;
    io_rxc_ridx : out STD_LOGIC;
    valid_reg : out STD_LOGIC;
    io_txc_ridx : out STD_LOGIC;
    valid_reg_0 : out STD_LOGIC;
    chiplink_tx_rst : out STD_LOGIC;
    chiplink_tx_send : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \elts_0_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    chiplink_tx_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    sinkD_io_q_bits_last : in STD_LOGIC;
    io_rxc_widx : in STD_LOGIC;
    io_txc_widx : in STD_LOGIC;
    resetn : in STD_LOGIC;
    source_valid_io_out : in STD_LOGIC;
    valid_1_reg : in STD_LOGIC;
    sinkD_io_q_valid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sync_0_reg : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \elts_1_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \elts_1_beats_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_0_d_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \mem_0_a_reg[19]\ : in STD_LOGIC_VECTOR ( 99 downto 0 );
    sync_0_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_TX : entity is "FPGA_TX";
end meisha_chiplink_master_0_1_FPGA_TX;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_TX is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_ioX_allow_T_10\ : STD_LOGIC_VECTOR ( 19 downto 4 );
  signal \_readys_unready_T_8\ : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal \_rx_T_1_a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \_rx_T_1_b\ : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal \_rx_T_1_c\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \_rx_T_1_d\ : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \_rx_T_1_e\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \_transferDataReg_T_16\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cdc_reg : STD_LOGIC_VECTOR ( 97 downto 13 );
  signal first : STD_LOGIC;
  signal ioX_allow_30 : STD_LOGIC;
  signal ioX_cq_3_io_deq_bits_data : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal ioX_cq_3_io_deq_valid : STD_LOGIC;
  signal ioX_cq_3_n_10 : STD_LOGIC;
  signal ioX_cq_3_n_11 : STD_LOGIC;
  signal ioX_cq_3_n_13 : STD_LOGIC;
  signal ioX_cq_3_n_14 : STD_LOGIC;
  signal ioX_cq_3_n_15 : STD_LOGIC;
  signal ioX_cq_3_n_2 : STD_LOGIC;
  signal ioX_cq_3_n_4 : STD_LOGIC;
  signal ioX_cq_3_n_48 : STD_LOGIC;
  signal ioX_cq_3_n_49 : STD_LOGIC;
  signal ioX_cq_3_n_5 : STD_LOGIC;
  signal ioX_cq_3_n_50 : STD_LOGIC;
  signal ioX_cq_3_n_51 : STD_LOGIC;
  signal ioX_cq_3_n_52 : STD_LOGIC;
  signal ioX_cq_3_n_53 : STD_LOGIC;
  signal ioX_cq_3_n_54 : STD_LOGIC;
  signal ioX_cq_3_n_55 : STD_LOGIC;
  signal ioX_cq_3_n_56 : STD_LOGIC;
  signal ioX_cq_3_n_57 : STD_LOGIC;
  signal ioX_cq_3_n_58 : STD_LOGIC;
  signal ioX_cq_3_n_59 : STD_LOGIC;
  signal ioX_cq_3_n_6 : STD_LOGIC;
  signal ioX_cq_3_n_60 : STD_LOGIC;
  signal ioX_cq_3_n_61 : STD_LOGIC;
  signal ioX_cq_3_n_62 : STD_LOGIC;
  signal ioX_cq_3_n_7 : STD_LOGIC;
  signal ioX_cq_3_n_8 : STD_LOGIC;
  signal ioX_cq_3_n_9 : STD_LOGIC;
  signal ioX_first_3 : STD_LOGIC;
  signal io_c2b_data_REG : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \io_c2b_data_REG[0]_i_1_n_0\ : STD_LOGIC;
  signal \io_c2b_data_REG[1]_i_1_n_0\ : STD_LOGIC;
  signal \io_c2b_data_REG[2]_i_1_n_0\ : STD_LOGIC;
  signal \io_c2b_data_REG[3]_i_1_n_0\ : STD_LOGIC;
  signal \io_c2b_data_REG[4]_i_1_n_0\ : STD_LOGIC;
  signal \io_c2b_data_REG[5]_i_1_n_0\ : STD_LOGIC;
  signal \io_c2b_data_REG[6]_i_1_n_0\ : STD_LOGIC;
  signal \io_c2b_data_REG[7]_i_1_n_0\ : STD_LOGIC;
  signal io_c2b_send_REG : STD_LOGIC;
  signal msb_hi_1 : STD_LOGIC;
  signal msb_hi_17 : STD_LOGIC;
  signal msb_hi_25 : STD_LOGIC;
  signal msb_hi_33 : STD_LOGIC;
  signal msb_hi_9 : STD_LOGIC;
  signal qd_q_io_deq_bits_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal qd_q_io_deq_bits_last : STD_LOGIC;
  signal qd_q_io_deq_valid : STD_LOGIC;
  signal qd_q_n_22 : STD_LOGIC;
  signal qd_q_n_23 : STD_LOGIC;
  signal qd_q_n_24 : STD_LOGIC;
  signal qd_q_n_25 : STD_LOGIC;
  signal qd_q_n_26 : STD_LOGIC;
  signal qd_q_n_27 : STD_LOGIC;
  signal qd_q_n_28 : STD_LOGIC;
  signal qd_q_n_29 : STD_LOGIC;
  signal qd_q_n_30 : STD_LOGIC;
  signal qd_q_n_31 : STD_LOGIC;
  signal qd_q_n_4 : STD_LOGIC;
  signal qd_q_n_5 : STD_LOGIC;
  signal rxInc_sink_n_100 : STD_LOGIC;
  signal rxInc_sink_n_101 : STD_LOGIC;
  signal rxInc_sink_n_2 : STD_LOGIC;
  signal rxInc_sink_n_22 : STD_LOGIC;
  signal rxInc_sink_n_23 : STD_LOGIC;
  signal rxInc_sink_n_24 : STD_LOGIC;
  signal rxInc_sink_n_25 : STD_LOGIC;
  signal rxInc_sink_n_26 : STD_LOGIC;
  signal rxInc_sink_n_27 : STD_LOGIC;
  signal rxInc_sink_n_28 : STD_LOGIC;
  signal rxInc_sink_n_29 : STD_LOGIC;
  signal rxInc_sink_n_3 : STD_LOGIC;
  signal rxInc_sink_n_30 : STD_LOGIC;
  signal rxInc_sink_n_31 : STD_LOGIC;
  signal rxInc_sink_n_32 : STD_LOGIC;
  signal rxInc_sink_n_33 : STD_LOGIC;
  signal rxInc_sink_n_34 : STD_LOGIC;
  signal rxInc_sink_n_35 : STD_LOGIC;
  signal rxInc_sink_n_36 : STD_LOGIC;
  signal rxInc_sink_n_37 : STD_LOGIC;
  signal rxInc_sink_n_38 : STD_LOGIC;
  signal rxInc_sink_n_39 : STD_LOGIC;
  signal rxInc_sink_n_4 : STD_LOGIC;
  signal rxInc_sink_n_40 : STD_LOGIC;
  signal rxInc_sink_n_41 : STD_LOGIC;
  signal rxInc_sink_n_42 : STD_LOGIC;
  signal rxInc_sink_n_43 : STD_LOGIC;
  signal rxInc_sink_n_44 : STD_LOGIC;
  signal rxInc_sink_n_45 : STD_LOGIC;
  signal rxInc_sink_n_46 : STD_LOGIC;
  signal rxInc_sink_n_47 : STD_LOGIC;
  signal rxInc_sink_n_48 : STD_LOGIC;
  signal rxInc_sink_n_49 : STD_LOGIC;
  signal rxInc_sink_n_5 : STD_LOGIC;
  signal rxInc_sink_n_50 : STD_LOGIC;
  signal rxInc_sink_n_51 : STD_LOGIC;
  signal rxInc_sink_n_52 : STD_LOGIC;
  signal rxInc_sink_n_53 : STD_LOGIC;
  signal rxInc_sink_n_54 : STD_LOGIC;
  signal rxInc_sink_n_55 : STD_LOGIC;
  signal rxInc_sink_n_56 : STD_LOGIC;
  signal rxInc_sink_n_57 : STD_LOGIC;
  signal rxInc_sink_n_58 : STD_LOGIC;
  signal rxInc_sink_n_59 : STD_LOGIC;
  signal rxInc_sink_n_60 : STD_LOGIC;
  signal rxInc_sink_n_61 : STD_LOGIC;
  signal rxInc_sink_n_62 : STD_LOGIC;
  signal rxInc_sink_n_63 : STD_LOGIC;
  signal rxInc_sink_n_64 : STD_LOGIC;
  signal rxInc_sink_n_65 : STD_LOGIC;
  signal rxInc_sink_n_66 : STD_LOGIC;
  signal rxInc_sink_n_67 : STD_LOGIC;
  signal rxInc_sink_n_68 : STD_LOGIC;
  signal rxInc_sink_n_69 : STD_LOGIC;
  signal rxInc_sink_n_70 : STD_LOGIC;
  signal rxInc_sink_n_71 : STD_LOGIC;
  signal rxInc_sink_n_72 : STD_LOGIC;
  signal rxInc_sink_n_73 : STD_LOGIC;
  signal rxInc_sink_n_74 : STD_LOGIC;
  signal rxInc_sink_n_75 : STD_LOGIC;
  signal rxInc_sink_n_76 : STD_LOGIC;
  signal rxInc_sink_n_77 : STD_LOGIC;
  signal rxInc_sink_n_78 : STD_LOGIC;
  signal rxInc_sink_n_79 : STD_LOGIC;
  signal rxInc_sink_n_80 : STD_LOGIC;
  signal rxInc_sink_n_81 : STD_LOGIC;
  signal rxInc_sink_n_82 : STD_LOGIC;
  signal rxInc_sink_n_83 : STD_LOGIC;
  signal rxInc_sink_n_84 : STD_LOGIC;
  signal rxInc_sink_n_85 : STD_LOGIC;
  signal rxInc_sink_n_86 : STD_LOGIC;
  signal rxInc_sink_n_87 : STD_LOGIC;
  signal rxInc_sink_n_88 : STD_LOGIC;
  signal rxInc_sink_n_89 : STD_LOGIC;
  signal rxInc_sink_n_90 : STD_LOGIC;
  signal rxInc_sink_n_91 : STD_LOGIC;
  signal rxInc_sink_n_92 : STD_LOGIC;
  signal rxInc_sink_n_93 : STD_LOGIC;
  signal rxInc_sink_n_94 : STD_LOGIC;
  signal rxInc_sink_n_95 : STD_LOGIC;
  signal rxInc_sink_n_96 : STD_LOGIC;
  signal rxInc_sink_n_97 : STD_LOGIC;
  signal rxInc_sink_n_98 : STD_LOGIC;
  signal rxInc_sink_n_99 : STD_LOGIC;
  signal rxQ_io_deq_bits_data : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal rxQ_io_deq_valid : STD_LOGIC;
  signal rxQ_n_10 : STD_LOGIC;
  signal rxQ_n_100 : STD_LOGIC;
  signal rxQ_n_101 : STD_LOGIC;
  signal rxQ_n_102 : STD_LOGIC;
  signal rxQ_n_103 : STD_LOGIC;
  signal rxQ_n_104 : STD_LOGIC;
  signal rxQ_n_105 : STD_LOGIC;
  signal rxQ_n_106 : STD_LOGIC;
  signal rxQ_n_107 : STD_LOGIC;
  signal rxQ_n_108 : STD_LOGIC;
  signal rxQ_n_109 : STD_LOGIC;
  signal rxQ_n_11 : STD_LOGIC;
  signal rxQ_n_110 : STD_LOGIC;
  signal rxQ_n_111 : STD_LOGIC;
  signal rxQ_n_112 : STD_LOGIC;
  signal rxQ_n_113 : STD_LOGIC;
  signal rxQ_n_114 : STD_LOGIC;
  signal rxQ_n_115 : STD_LOGIC;
  signal rxQ_n_116 : STD_LOGIC;
  signal rxQ_n_117 : STD_LOGIC;
  signal rxQ_n_118 : STD_LOGIC;
  signal rxQ_n_119 : STD_LOGIC;
  signal rxQ_n_12 : STD_LOGIC;
  signal rxQ_n_120 : STD_LOGIC;
  signal rxQ_n_121 : STD_LOGIC;
  signal rxQ_n_122 : STD_LOGIC;
  signal rxQ_n_123 : STD_LOGIC;
  signal rxQ_n_124 : STD_LOGIC;
  signal rxQ_n_125 : STD_LOGIC;
  signal rxQ_n_126 : STD_LOGIC;
  signal rxQ_n_127 : STD_LOGIC;
  signal rxQ_n_128 : STD_LOGIC;
  signal rxQ_n_129 : STD_LOGIC;
  signal rxQ_n_130 : STD_LOGIC;
  signal rxQ_n_131 : STD_LOGIC;
  signal rxQ_n_132 : STD_LOGIC;
  signal rxQ_n_133 : STD_LOGIC;
  signal rxQ_n_134 : STD_LOGIC;
  signal rxQ_n_135 : STD_LOGIC;
  signal rxQ_n_136 : STD_LOGIC;
  signal rxQ_n_137 : STD_LOGIC;
  signal rxQ_n_138 : STD_LOGIC;
  signal rxQ_n_139 : STD_LOGIC;
  signal rxQ_n_140 : STD_LOGIC;
  signal rxQ_n_141 : STD_LOGIC;
  signal rxQ_n_142 : STD_LOGIC;
  signal rxQ_n_143 : STD_LOGIC;
  signal rxQ_n_144 : STD_LOGIC;
  signal rxQ_n_145 : STD_LOGIC;
  signal rxQ_n_146 : STD_LOGIC;
  signal rxQ_n_147 : STD_LOGIC;
  signal rxQ_n_148 : STD_LOGIC;
  signal rxQ_n_149 : STD_LOGIC;
  signal rxQ_n_150 : STD_LOGIC;
  signal rxQ_n_151 : STD_LOGIC;
  signal rxQ_n_152 : STD_LOGIC;
  signal rxQ_n_153 : STD_LOGIC;
  signal rxQ_n_154 : STD_LOGIC;
  signal rxQ_n_155 : STD_LOGIC;
  signal rxQ_n_156 : STD_LOGIC;
  signal rxQ_n_157 : STD_LOGIC;
  signal rxQ_n_158 : STD_LOGIC;
  signal rxQ_n_159 : STD_LOGIC;
  signal rxQ_n_160 : STD_LOGIC;
  signal rxQ_n_161 : STD_LOGIC;
  signal rxQ_n_162 : STD_LOGIC;
  signal rxQ_n_163 : STD_LOGIC;
  signal rxQ_n_164 : STD_LOGIC;
  signal rxQ_n_165 : STD_LOGIC;
  signal rxQ_n_166 : STD_LOGIC;
  signal rxQ_n_167 : STD_LOGIC;
  signal rxQ_n_168 : STD_LOGIC;
  signal rxQ_n_169 : STD_LOGIC;
  signal rxQ_n_170 : STD_LOGIC;
  signal rxQ_n_171 : STD_LOGIC;
  signal rxQ_n_172 : STD_LOGIC;
  signal rxQ_n_173 : STD_LOGIC;
  signal rxQ_n_174 : STD_LOGIC;
  signal rxQ_n_175 : STD_LOGIC;
  signal rxQ_n_176 : STD_LOGIC;
  signal rxQ_n_177 : STD_LOGIC;
  signal rxQ_n_178 : STD_LOGIC;
  signal rxQ_n_179 : STD_LOGIC;
  signal rxQ_n_180 : STD_LOGIC;
  signal rxQ_n_181 : STD_LOGIC;
  signal rxQ_n_2 : STD_LOGIC;
  signal rxQ_n_28 : STD_LOGIC;
  signal rxQ_n_29 : STD_LOGIC;
  signal rxQ_n_30 : STD_LOGIC;
  signal rxQ_n_31 : STD_LOGIC;
  signal rxQ_n_32 : STD_LOGIC;
  signal rxQ_n_33 : STD_LOGIC;
  signal rxQ_n_34 : STD_LOGIC;
  signal rxQ_n_35 : STD_LOGIC;
  signal rxQ_n_36 : STD_LOGIC;
  signal rxQ_n_37 : STD_LOGIC;
  signal rxQ_n_38 : STD_LOGIC;
  signal rxQ_n_39 : STD_LOGIC;
  signal rxQ_n_4 : STD_LOGIC;
  signal rxQ_n_40 : STD_LOGIC;
  signal rxQ_n_41 : STD_LOGIC;
  signal rxQ_n_42 : STD_LOGIC;
  signal rxQ_n_43 : STD_LOGIC;
  signal rxQ_n_44 : STD_LOGIC;
  signal rxQ_n_45 : STD_LOGIC;
  signal rxQ_n_46 : STD_LOGIC;
  signal rxQ_n_47 : STD_LOGIC;
  signal rxQ_n_48 : STD_LOGIC;
  signal rxQ_n_49 : STD_LOGIC;
  signal rxQ_n_5 : STD_LOGIC;
  signal rxQ_n_50 : STD_LOGIC;
  signal rxQ_n_51 : STD_LOGIC;
  signal rxQ_n_52 : STD_LOGIC;
  signal rxQ_n_53 : STD_LOGIC;
  signal rxQ_n_54 : STD_LOGIC;
  signal rxQ_n_55 : STD_LOGIC;
  signal rxQ_n_56 : STD_LOGIC;
  signal rxQ_n_57 : STD_LOGIC;
  signal rxQ_n_58 : STD_LOGIC;
  signal rxQ_n_59 : STD_LOGIC;
  signal rxQ_n_60 : STD_LOGIC;
  signal rxQ_n_61 : STD_LOGIC;
  signal rxQ_n_62 : STD_LOGIC;
  signal rxQ_n_63 : STD_LOGIC;
  signal rxQ_n_64 : STD_LOGIC;
  signal rxQ_n_65 : STD_LOGIC;
  signal rxQ_n_66 : STD_LOGIC;
  signal rxQ_n_67 : STD_LOGIC;
  signal rxQ_n_69 : STD_LOGIC;
  signal rxQ_n_70 : STD_LOGIC;
  signal rxQ_n_71 : STD_LOGIC;
  signal rxQ_n_72 : STD_LOGIC;
  signal rxQ_n_73 : STD_LOGIC;
  signal rxQ_n_74 : STD_LOGIC;
  signal rxQ_n_75 : STD_LOGIC;
  signal rxQ_n_76 : STD_LOGIC;
  signal rxQ_n_77 : STD_LOGIC;
  signal rxQ_n_78 : STD_LOGIC;
  signal rxQ_n_79 : STD_LOGIC;
  signal rxQ_n_80 : STD_LOGIC;
  signal rxQ_n_81 : STD_LOGIC;
  signal rxQ_n_82 : STD_LOGIC;
  signal rxQ_n_83 : STD_LOGIC;
  signal rxQ_n_84 : STD_LOGIC;
  signal rxQ_n_85 : STD_LOGIC;
  signal rxQ_n_86 : STD_LOGIC;
  signal rxQ_n_87 : STD_LOGIC;
  signal rxQ_n_88 : STD_LOGIC;
  signal rxQ_n_89 : STD_LOGIC;
  signal rxQ_n_90 : STD_LOGIC;
  signal rxQ_n_91 : STD_LOGIC;
  signal rxQ_n_92 : STD_LOGIC;
  signal rxQ_n_93 : STD_LOGIC;
  signal rxQ_n_94 : STD_LOGIC;
  signal rxQ_n_95 : STD_LOGIC;
  signal rxQ_n_96 : STD_LOGIC;
  signal rxQ_n_97 : STD_LOGIC;
  signal rxQ_n_98 : STD_LOGIC;
  signal rxQ_n_99 : STD_LOGIC;
  signal rx_a : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal rx_b : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal rx_c : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal rx_d : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal rx_e : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \rx_e[3]_i_11_n_0\ : STD_LOGIC;
  signal send : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal transferByteCnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \transferByteCnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \transferByteCnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \transferDataReg_reg_n_0_[9]\ : STD_LOGIC;
  signal txBusy : STD_LOGIC;
  signal txInc_sink_n_10 : STD_LOGIC;
  signal txInc_sink_n_11 : STD_LOGIC;
  signal txInc_sink_n_12 : STD_LOGIC;
  signal txInc_sink_n_13 : STD_LOGIC;
  signal txInc_sink_n_14 : STD_LOGIC;
  signal txInc_sink_n_15 : STD_LOGIC;
  signal txInc_sink_n_16 : STD_LOGIC;
  signal txInc_sink_n_17 : STD_LOGIC;
  signal txInc_sink_n_18 : STD_LOGIC;
  signal txInc_sink_n_19 : STD_LOGIC;
  signal txInc_sink_n_20 : STD_LOGIC;
  signal txInc_sink_n_21 : STD_LOGIC;
  signal txInc_sink_n_22 : STD_LOGIC;
  signal txInc_sink_n_23 : STD_LOGIC;
  signal txInc_sink_n_24 : STD_LOGIC;
  signal txInc_sink_n_3 : STD_LOGIC;
  signal txInc_sink_n_4 : STD_LOGIC;
  signal txInc_sink_n_5 : STD_LOGIC;
  signal txInc_sink_n_6 : STD_LOGIC;
  signal txInc_sink_n_7 : STD_LOGIC;
  signal txInc_sink_n_8 : STD_LOGIC;
  signal txInc_sink_n_9 : STD_LOGIC;
  signal tx_d : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal valid_0_i_30_n_0 : STD_LOGIC;
  signal valid_0_i_31_n_0 : STD_LOGIC;
  signal valid_0_i_32_n_0 : STD_LOGIC;
  signal valid_0_i_33_n_0 : STD_LOGIC;
  signal valid_0_i_36_n_0 : STD_LOGIC;
  signal valid_0_i_37_n_0 : STD_LOGIC;
  signal valid_0_i_38_n_0 : STD_LOGIC;
  signal valid_0_i_39_n_0 : STD_LOGIC;
  signal valid_0_i_40_n_0 : STD_LOGIC;
  signal valid_0_i_41_n_0 : STD_LOGIC;
  signal valid_0_i_42_n_0 : STD_LOGIC;
  signal valid_0_i_43_n_0 : STD_LOGIC;
  signal valid_0_i_44_n_0 : STD_LOGIC;
  signal valid_0_i_45_n_0 : STD_LOGIC;
  signal valid_0_i_46_n_0 : STD_LOGIC;
  signal valid_1_0 : STD_LOGIC;
  signal valid_1_1 : STD_LOGIC;
  signal \^valid_reg_0\ : STD_LOGIC;
  signal wen : STD_LOGIC;
  signal wen_1 : STD_LOGIC;
  signal xmit : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \transferByteCnt[0]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \transferByteCnt[1]_i_1\ : label is "soft_lutpair564";
begin
  SR(0) <= \^sr\(0);
  valid_reg_0 <= \^valid_reg_0\;
first_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ioX_cq_3_n_13,
      Q => first,
      S => \^sr\(0)
    );
ioX_cq_3: entity work.meisha_chiplink_master_0_1_FPGA_ShiftQueue
     port map (
      CO(0) => qd_q_n_31,
      D(26 downto 2) => \_transferDataReg_T_16\(31 downto 7),
      D(1) => \_transferDataReg_T_16\(2),
      D(0) => \_transferDataReg_T_16\(0),
      DI(1) => ioX_cq_3_n_49,
      DI(0) => ioX_cq_3_n_50,
      E(0) => wen,
      Q(1) => state(5),
      Q(0) => state(3),
      S(2) => ioX_cq_3_n_5,
      S(1) => ioX_cq_3_n_6,
      S(0) => ioX_cq_3_n_7,
      SR(0) => \^sr\(0),
      \_ioX_allow_T_10\(15 downto 0) => \_ioX_allow_T_10\(19 downto 4),
      \_readys_unready_T_8\(1) => \_readys_unready_T_8\(11),
      \_readys_unready_T_8\(0) => \_readys_unready_T_8\(9),
      clk => clk,
      \elts_0_data_reg[31]_0\(24 downto 0) => rxQ_io_deq_bits_data(31 downto 7),
      \elts_0_data_reg[31]_1\(31 downto 0) => qd_q_io_deq_bits_data(31 downto 0),
      \elts_1_beats_reg[0]\(1) => ioX_cq_3_n_51,
      \elts_1_beats_reg[0]\(0) => ioX_cq_3_n_52,
      \elts_1_beats_reg[0]_0\(3) => ioX_cq_3_n_53,
      \elts_1_beats_reg[0]_0\(2) => ioX_cq_3_n_54,
      \elts_1_beats_reg[0]_0\(1) => ioX_cq_3_n_55,
      \elts_1_beats_reg[0]_0\(0) => ioX_cq_3_n_56,
      \elts_1_beats_reg[0]_1\(3) => ioX_cq_3_n_57,
      \elts_1_beats_reg[0]_1\(2) => ioX_cq_3_n_58,
      \elts_1_beats_reg[0]_1\(1) => ioX_cq_3_n_59,
      \elts_1_beats_reg[0]_1\(0) => ioX_cq_3_n_60,
      \elts_1_beats_reg[0]_2\(1) => ioX_cq_3_n_61,
      \elts_1_beats_reg[0]_2\(0) => ioX_cq_3_n_62,
      first => first,
      first_reg => ioX_cq_3_n_13,
      ioX_cq_3_io_deq_valid => ioX_cq_3_io_deq_valid,
      ioX_first_3 => ioX_first_3,
      qd_q_io_deq_bits_last => qd_q_io_deq_bits_last,
      qd_q_io_deq_valid => qd_q_io_deq_valid,
      rxQ_io_deq_valid => rxQ_io_deq_valid,
      \rx_b_reg[3]\ => rxQ_n_69,
      send => send,
      \state_reg[3]\ => ioX_cq_3_n_4,
      \state_reg[5]\(0) => ioX_cq_3_n_48,
      transferByteCnt(1 downto 0) => transferByteCnt(1 downto 0),
      \transferDataReg_reg[6]\ => ioX_cq_3_n_2,
      \transferDataReg_reg[6]_0\(4 downto 1) => ioX_cq_3_io_deq_bits_data(6 downto 3),
      \transferDataReg_reg[6]_0\(0) => ioX_cq_3_io_deq_bits_data(1),
      txBusy => txBusy,
      txBusy_reg => ioX_cq_3_n_14,
      txBusy_reg_0 => rxQ_n_4,
      \tx_d_reg[19]\(0) => ioX_allow_30,
      valid_0_reg_0 => ioX_cq_3_n_11,
      valid_0_reg_1(0) => wen_1,
      valid_0_reg_2 => rxQ_n_5,
      valid_1 => valid_1_0,
      valid_1_0 => valid_1_1,
      valid_1_reg_0 => ioX_cq_3_n_8,
      valid_1_reg_1 => ioX_cq_3_n_15,
      xmit(1 downto 0) => xmit(1 downto 0),
      \xmit_reg[0]\ => ioX_cq_3_n_9,
      \xmit_reg[1]\ => ioX_cq_3_n_10
    );
ioX_first_3_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => qd_q_n_5,
      Q => ioX_first_3,
      S => \^sr\(0)
    );
\io_c2b_data_REG[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \transferDataReg_reg_n_0_[0]\,
      I1 => \transferDataReg_reg_n_0_[16]\,
      I2 => transferByteCnt(0),
      I3 => \transferDataReg_reg_n_0_[8]\,
      I4 => transferByteCnt(1),
      I5 => \transferDataReg_reg_n_0_[24]\,
      O => \io_c2b_data_REG[0]_i_1_n_0\
    );
\io_c2b_data_REG[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \transferDataReg_reg_n_0_[1]\,
      I1 => \transferDataReg_reg_n_0_[17]\,
      I2 => transferByteCnt(0),
      I3 => \transferDataReg_reg_n_0_[9]\,
      I4 => transferByteCnt(1),
      I5 => \transferDataReg_reg_n_0_[25]\,
      O => \io_c2b_data_REG[1]_i_1_n_0\
    );
\io_c2b_data_REG[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \transferDataReg_reg_n_0_[2]\,
      I1 => \transferDataReg_reg_n_0_[18]\,
      I2 => transferByteCnt(0),
      I3 => \transferDataReg_reg_n_0_[10]\,
      I4 => transferByteCnt(1),
      I5 => \transferDataReg_reg_n_0_[26]\,
      O => \io_c2b_data_REG[2]_i_1_n_0\
    );
\io_c2b_data_REG[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \transferDataReg_reg_n_0_[3]\,
      I1 => \transferDataReg_reg_n_0_[19]\,
      I2 => transferByteCnt(0),
      I3 => \transferDataReg_reg_n_0_[11]\,
      I4 => transferByteCnt(1),
      I5 => \transferDataReg_reg_n_0_[27]\,
      O => \io_c2b_data_REG[3]_i_1_n_0\
    );
\io_c2b_data_REG[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \transferDataReg_reg_n_0_[4]\,
      I1 => \transferDataReg_reg_n_0_[20]\,
      I2 => transferByteCnt(0),
      I3 => \transferDataReg_reg_n_0_[12]\,
      I4 => transferByteCnt(1),
      I5 => \transferDataReg_reg_n_0_[28]\,
      O => \io_c2b_data_REG[4]_i_1_n_0\
    );
\io_c2b_data_REG[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \transferDataReg_reg_n_0_[5]\,
      I1 => \transferDataReg_reg_n_0_[21]\,
      I2 => transferByteCnt(0),
      I3 => \transferDataReg_reg_n_0_[13]\,
      I4 => transferByteCnt(1),
      I5 => \transferDataReg_reg_n_0_[29]\,
      O => \io_c2b_data_REG[5]_i_1_n_0\
    );
\io_c2b_data_REG[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \transferDataReg_reg_n_0_[6]\,
      I1 => \transferDataReg_reg_n_0_[22]\,
      I2 => transferByteCnt(0),
      I3 => \transferDataReg_reg_n_0_[14]\,
      I4 => transferByteCnt(1),
      I5 => \transferDataReg_reg_n_0_[30]\,
      O => \io_c2b_data_REG[6]_i_1_n_0\
    );
\io_c2b_data_REG[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \transferDataReg_reg_n_0_[7]\,
      I1 => \transferDataReg_reg_n_0_[23]\,
      I2 => transferByteCnt(0),
      I3 => \transferDataReg_reg_n_0_[15]\,
      I4 => transferByteCnt(1),
      I5 => \transferDataReg_reg_n_0_[31]\,
      O => \io_c2b_data_REG[7]_i_1_n_0\
    );
\io_c2b_data_REG_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_c2b_data_REG(0),
      Q => chiplink_tx_data(0),
      R => '0'
    );
\io_c2b_data_REG_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_c2b_data_REG(1),
      Q => chiplink_tx_data(1),
      R => '0'
    );
\io_c2b_data_REG_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_c2b_data_REG(2),
      Q => chiplink_tx_data(2),
      R => '0'
    );
\io_c2b_data_REG_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_c2b_data_REG(3),
      Q => chiplink_tx_data(3),
      R => '0'
    );
\io_c2b_data_REG_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_c2b_data_REG(4),
      Q => chiplink_tx_data(4),
      R => '0'
    );
\io_c2b_data_REG_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_c2b_data_REG(5),
      Q => chiplink_tx_data(5),
      R => '0'
    );
\io_c2b_data_REG_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_c2b_data_REG(6),
      Q => chiplink_tx_data(6),
      R => '0'
    );
\io_c2b_data_REG_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_c2b_data_REG(7),
      Q => chiplink_tx_data(7),
      R => '0'
    );
\io_c2b_data_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_c2b_data_REG[0]_i_1_n_0\,
      Q => io_c2b_data_REG(0),
      R => '0'
    );
\io_c2b_data_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_c2b_data_REG[1]_i_1_n_0\,
      Q => io_c2b_data_REG(1),
      R => '0'
    );
\io_c2b_data_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_c2b_data_REG[2]_i_1_n_0\,
      Q => io_c2b_data_REG(2),
      R => '0'
    );
\io_c2b_data_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_c2b_data_REG[3]_i_1_n_0\,
      Q => io_c2b_data_REG(3),
      R => '0'
    );
\io_c2b_data_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_c2b_data_REG[4]_i_1_n_0\,
      Q => io_c2b_data_REG(4),
      R => '0'
    );
\io_c2b_data_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_c2b_data_REG[5]_i_1_n_0\,
      Q => io_c2b_data_REG(5),
      R => '0'
    );
\io_c2b_data_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_c2b_data_REG[6]_i_1_n_0\,
      Q => io_c2b_data_REG(6),
      R => '0'
    );
\io_c2b_data_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_c2b_data_REG[7]_i_1_n_0\,
      Q => io_c2b_data_REG(7),
      R => '0'
    );
io_c2b_rst_reg: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetReg_5
     port map (
      SR(0) => \^sr\(0),
      chiplink_tx_rst => chiplink_tx_rst,
      clk => clk
    );
io_c2b_send_REG_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_c2b_send_REG,
      Q => chiplink_tx_send,
      R => '0'
    );
io_c2b_send_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txBusy,
      Q => io_c2b_send_REG,
      R => '0'
    );
qd_q: entity work.meisha_chiplink_master_0_1_FPGA_ShiftQueue_6
     port map (
      CO(0) => qd_q_n_30,
      D(4 downto 0) => D(4 downto 0),
      DI(1) => txInc_sink_n_3,
      DI(0) => txInc_sink_n_4,
      Q(19 downto 0) => tx_d(19 downto 0),
      S(1) => txInc_sink_n_23,
      S(0) => txInc_sink_n_24,
      SR(0) => \^sr\(0),
      \cdc_reg_reg[25]\(5) => txInc_sink_n_5,
      \cdc_reg_reg[25]\(4) => txInc_sink_n_6,
      \cdc_reg_reg[25]\(3) => txInc_sink_n_7,
      \cdc_reg_reg[25]\(2) => txInc_sink_n_8,
      \cdc_reg_reg[25]\(1) => txInc_sink_n_9,
      \cdc_reg_reg[25]\(0) => txInc_sink_n_10,
      clk => clk,
      \elts_0_beats_reg[1]_0\ => valid_1,
      \elts_0_beats_reg[4]_0\(1 downto 0) => Q(1 downto 0),
      \elts_0_data_reg[31]_0\(31 downto 0) => \elts_0_data_reg[31]\(31 downto 0),
      \elts_1_beats_reg[0]_0\(0) => ioX_allow_30,
      \elts_1_beats_reg[0]_1\(15 downto 0) => \_ioX_allow_T_10\(19 downto 4),
      \elts_1_beats_reg[0]_2\(0) => qd_q_n_31,
      \elts_1_beats_reg[4]_0\(1 downto 0) => \elts_1_beats_reg[4]\(1 downto 0),
      \elts_1_data_reg[31]_0\(31 downto 0) => qd_q_io_deq_bits_data(31 downto 0),
      \elts_1_data_reg[31]_1\(31 downto 0) => \elts_1_data_reg[31]\(31 downto 0),
      ioX_first_3 => ioX_first_3,
      ioX_first_3_reg => qd_q_n_5,
      qd_q_io_deq_bits_last => qd_q_io_deq_bits_last,
      qd_q_io_deq_valid => qd_q_io_deq_valid,
      sinkD_io_q_bits_last => sinkD_io_q_bits_last,
      sinkD_io_q_valid => sinkD_io_q_valid,
      source_valid_io_out => source_valid_io_out,
      \state_reg[0]\(31 downto 0) => \state_reg[0]\(31 downto 0),
      sync_0_reg => sync_0_reg,
      \tx_d_reg[11]\(3) => valid_0_i_40_n_0,
      \tx_d_reg[11]\(2) => valid_0_i_41_n_0,
      \tx_d_reg[11]\(1) => valid_0_i_42_n_0,
      \tx_d_reg[11]\(0) => valid_0_i_43_n_0,
      \tx_d_reg[15]\(3) => valid_0_i_36_n_0,
      \tx_d_reg[15]\(2) => valid_0_i_37_n_0,
      \tx_d_reg[15]\(1) => valid_0_i_38_n_0,
      \tx_d_reg[15]\(0) => valid_0_i_39_n_0,
      \tx_d_reg[15]_0\(3) => ioX_cq_3_n_53,
      \tx_d_reg[15]_0\(2) => ioX_cq_3_n_54,
      \tx_d_reg[15]_0\(1) => ioX_cq_3_n_55,
      \tx_d_reg[15]_0\(0) => ioX_cq_3_n_56,
      \tx_d_reg[15]_1\(3) => ioX_cq_3_n_57,
      \tx_d_reg[15]_1\(2) => ioX_cq_3_n_58,
      \tx_d_reg[15]_1\(1) => ioX_cq_3_n_59,
      \tx_d_reg[15]_1\(0) => ioX_cq_3_n_60,
      \tx_d_reg[19]\(3) => valid_0_i_30_n_0,
      \tx_d_reg[19]\(2) => valid_0_i_31_n_0,
      \tx_d_reg[19]\(1) => valid_0_i_32_n_0,
      \tx_d_reg[19]\(0) => valid_0_i_33_n_0,
      \tx_d_reg[19]_0\(1) => ioX_cq_3_n_61,
      \tx_d_reg[19]_0\(0) => ioX_cq_3_n_62,
      \tx_d_reg[19]_1\(2) => ioX_cq_3_n_5,
      \tx_d_reg[19]_1\(1) => ioX_cq_3_n_6,
      \tx_d_reg[19]_1\(0) => ioX_cq_3_n_7,
      \tx_d_reg[3]\ => qd_q_n_4,
      \tx_d_reg[7]\(7) => qd_q_n_22,
      \tx_d_reg[7]\(6) => qd_q_n_23,
      \tx_d_reg[7]\(5) => qd_q_n_24,
      \tx_d_reg[7]\(4) => qd_q_n_25,
      \tx_d_reg[7]\(3) => qd_q_n_26,
      \tx_d_reg[7]\(2) => qd_q_n_27,
      \tx_d_reg[7]\(1) => qd_q_n_28,
      \tx_d_reg[7]\(0) => qd_q_n_29,
      \tx_d_reg[7]_0\(2) => valid_0_i_44_n_0,
      \tx_d_reg[7]_0\(1) => valid_0_i_45_n_0,
      \tx_d_reg[7]_0\(0) => valid_0_i_46_n_0,
      \tx_d_reg[7]_1\(1) => ioX_cq_3_n_49,
      \tx_d_reg[7]_1\(0) => ioX_cq_3_n_50,
      \tx_d_reg[7]_2\(1) => ioX_cq_3_n_51,
      \tx_d_reg[7]_2\(0) => ioX_cq_3_n_52,
      valid_1 => valid_1_0,
      valid_1_reg_0 => valid_1_reg,
      valid_reg_reg => \^valid_reg_0\
    );
\readys_mask_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_81,
      Q => \_readys_unready_T_8\(9),
      S => \^sr\(0)
    );
\readys_mask_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_80,
      Q => \_readys_unready_T_8\(11),
      S => \^sr\(0)
    );
rxInc_sink: entity work.meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_5
     port map (
      D(3) => msb_hi_33,
      D(2) => msb_hi_25,
      D(1) => msb_hi_17,
      D(0) => msb_hi_9,
      DI(1 downto 0) => \_rx_T_1_d\(6 downto 5),
      Q(14 downto 13) => rx_e(19 downto 18),
      Q(12) => rx_e(16),
      Q(11) => rx_e(14),
      Q(10 downto 4) => rx_e(12 downto 6),
      Q(3 downto 1) => rx_e(4 downto 2),
      Q(0) => rx_e(0),
      S(3) => rxInc_sink_n_2,
      S(2) => rxInc_sink_n_3,
      S(1) => rxInc_sink_n_4,
      S(0) => rxInc_sink_n_5,
      SR(0) => \^sr\(0),
      \_rx_T_1_a\(2) => \_rx_T_1_a\(15),
      \_rx_T_1_a\(1) => \_rx_T_1_a\(5),
      \_rx_T_1_a\(0) => \_rx_T_1_a\(0),
      \_rx_T_1_b\(3) => \_rx_T_1_b\(15),
      \_rx_T_1_b\(2 downto 1) => \_rx_T_1_b\(10 downto 9),
      \_rx_T_1_b\(0) => \_rx_T_1_b\(6),
      \_rx_T_1_c\(3) => \_rx_T_1_c\(10),
      \_rx_T_1_c\(2) => \_rx_T_1_c\(5),
      \_rx_T_1_c\(1 downto 0) => \_rx_T_1_c\(1 downto 0),
      \_rx_T_1_e\(1) => \_rx_T_1_e\(5),
      \_rx_T_1_e\(0) => \_rx_T_1_e\(1),
      \cdc_reg_reg[0]\ => valid_reg,
      clk => clk,
      io_rxc_ridx => io_rxc_ridx,
      io_rxc_widx => io_rxc_widx,
      \mem_0_a_reg[19]\(99 downto 0) => \mem_0_a_reg[19]\(99 downto 0),
      msb_hi_1 => msb_hi_1,
      \rx_a_reg[10]\ => rxQ_n_64,
      \rx_a_reg[11]\(3) => rxInc_sink_n_37,
      \rx_a_reg[11]\(2) => rxInc_sink_n_38,
      \rx_a_reg[11]\(1) => rxInc_sink_n_39,
      \rx_a_reg[11]\(0) => rxInc_sink_n_40,
      \rx_a_reg[11]_0\ => rxQ_n_72,
      \rx_a_reg[12]\ => rxQ_n_74,
      \rx_a_reg[12]_0\ => rxQ_n_66,
      \rx_a_reg[15]\(2) => rxInc_sink_n_41,
      \rx_a_reg[15]\(1) => rxInc_sink_n_42,
      \rx_a_reg[15]\(0) => rxInc_sink_n_43,
      \rx_a_reg[15]_0\ => rxQ_n_67,
      \rx_a_reg[17]\ => rxQ_n_73,
      \rx_a_reg[19]\(15) => cdc_reg(97),
      \rx_a_reg[19]\(14) => cdc_reg(93),
      \rx_a_reg[19]\(13) => cdc_reg(82),
      \rx_a_reg[19]\(12 downto 11) => cdc_reg(77 downto 76),
      \rx_a_reg[19]\(10) => cdc_reg(64),
      \rx_a_reg[19]\(9 downto 8) => cdc_reg(57 downto 56),
      \rx_a_reg[19]\(7) => cdc_reg(53),
      \rx_a_reg[19]\(6) => cdc_reg(42),
      \rx_a_reg[19]\(5 downto 4) => cdc_reg(37 downto 36),
      \rx_a_reg[19]\(3) => cdc_reg(33),
      \rx_a_reg[19]\(2) => cdc_reg(17),
      \rx_a_reg[19]\(1) => cdc_reg(15),
      \rx_a_reg[19]\(0) => cdc_reg(13),
      \rx_a_reg[19]_0\(2) => rxInc_sink_n_44,
      \rx_a_reg[19]_0\(1) => rxInc_sink_n_45,
      \rx_a_reg[19]_0\(0) => rxInc_sink_n_46,
      \rx_a_reg[19]_1\(13 downto 12) => rx_a(19 downto 18),
      \rx_a_reg[19]_1\(11) => rx_a(16),
      \rx_a_reg[19]_1\(10) => rx_a(14),
      \rx_a_reg[19]_1\(9 downto 3) => rx_a(12 downto 6),
      \rx_a_reg[19]_1\(2 downto 1) => rx_a(4 downto 3),
      \rx_a_reg[19]_1\(0) => rx_a(1),
      \rx_a_reg[3]\(2) => rxInc_sink_n_30,
      \rx_a_reg[3]\(1) => rxInc_sink_n_31,
      \rx_a_reg[3]\(0) => rxInc_sink_n_32,
      \rx_a_reg[4]\ => rxQ_n_62,
      \rx_a_reg[5]\ => rxQ_n_63,
      \rx_a_reg[7]\(3) => rxInc_sink_n_33,
      \rx_a_reg[7]\(2) => rxInc_sink_n_34,
      \rx_a_reg[7]\(1) => rxInc_sink_n_35,
      \rx_a_reg[7]\(0) => rxInc_sink_n_36,
      \rx_a_reg[7]_0\ => rxQ_n_65,
      \rx_a_reg[9]\ => rxQ_n_61,
      \rx_a_reg[9]_0\ => rxQ_n_60,
      \rx_b_reg[11]\(3) => rxInc_sink_n_50,
      \rx_b_reg[11]\(2) => rxInc_sink_n_51,
      \rx_b_reg[11]\(1) => rxInc_sink_n_52,
      \rx_b_reg[11]\(0) => rxInc_sink_n_53,
      \rx_b_reg[11]_0\ => rxQ_n_55,
      \rx_b_reg[11]_1\ => rxQ_n_54,
      \rx_b_reg[13]\ => rxQ_n_57,
      \rx_b_reg[15]\(3) => rxInc_sink_n_54,
      \rx_b_reg[15]\(2) => rxInc_sink_n_55,
      \rx_b_reg[15]\(1) => rxInc_sink_n_56,
      \rx_b_reg[15]\(0) => rxInc_sink_n_57,
      \rx_b_reg[17]\ => rxQ_n_58,
      \rx_b_reg[19]\(1) => rxInc_sink_n_58,
      \rx_b_reg[19]\(0) => rxInc_sink_n_59,
      \rx_b_reg[19]_0\(12 downto 11) => rx_b(19 downto 18),
      \rx_b_reg[19]_0\(10 downto 7) => rx_b(14 downto 11),
      \rx_b_reg[19]_0\(6 downto 5) => rx_b(8 downto 7),
      \rx_b_reg[19]_0\(4) => rx_b(5),
      \rx_b_reg[19]_0\(3 downto 0) => rx_b(3 downto 0),
      \rx_b_reg[19]_1\ => rxQ_n_59,
      \rx_b_reg[1]\ => rxQ_n_50,
      \rx_b_reg[2]\ => rxQ_n_51,
      \rx_b_reg[3]\(3) => rxInc_sink_n_26,
      \rx_b_reg[3]\(2) => rxInc_sink_n_27,
      \rx_b_reg[3]\(1) => rxInc_sink_n_28,
      \rx_b_reg[3]\(0) => rxInc_sink_n_29,
      \rx_b_reg[3]_0\ => rxQ_n_52,
      \rx_b_reg[4]\ => rxQ_n_53,
      \rx_b_reg[7]\(2) => rxInc_sink_n_47,
      \rx_b_reg[7]\(1) => rxInc_sink_n_48,
      \rx_b_reg[7]\(0) => rxInc_sink_n_49,
      \rx_b_reg[8]\ => rxQ_n_56,
      \rx_c_reg[11]\(3) => rxInc_sink_n_67,
      \rx_c_reg[11]\(2) => rxInc_sink_n_68,
      \rx_c_reg[11]\(1) => rxInc_sink_n_69,
      \rx_c_reg[11]\(0) => rxInc_sink_n_70,
      \rx_c_reg[11]_0\ => rxQ_n_47,
      \rx_c_reg[12]\ => rxQ_n_10,
      \rx_c_reg[15]\(2) => rxInc_sink_n_71,
      \rx_c_reg[15]\(1) => rxInc_sink_n_72,
      \rx_c_reg[15]\(0) => rxInc_sink_n_73,
      \rx_c_reg[17]\ => rxQ_n_12,
      \rx_c_reg[19]\(1) => rxInc_sink_n_74,
      \rx_c_reg[19]\(0) => rxInc_sink_n_75,
      \rx_c_reg[19]_0\(11 downto 10) => rx_c(19 downto 18),
      \rx_c_reg[19]_0\(9 downto 8) => rx_c(15 downto 14),
      \rx_c_reg[19]_0\(7 downto 6) => rx_c(12 downto 11),
      \rx_c_reg[19]_0\(5 downto 2) => rx_c(9 downto 6),
      \rx_c_reg[19]_0\(1 downto 0) => rx_c(4 downto 3),
      \rx_c_reg[19]_1\ => rxQ_n_71,
      \rx_c_reg[3]\(2) => rxInc_sink_n_60,
      \rx_c_reg[3]\(1) => rxInc_sink_n_61,
      \rx_c_reg[3]\(0) => rxInc_sink_n_62,
      \rx_c_reg[4]\ => rxQ_n_48,
      \rx_c_reg[5]\ => rxQ_n_49,
      \rx_c_reg[7]\(3) => rxInc_sink_n_63,
      \rx_c_reg[7]\(2) => rxInc_sink_n_64,
      \rx_c_reg[7]\(1) => rxInc_sink_n_65,
      \rx_c_reg[7]\(0) => rxInc_sink_n_66,
      \rx_c_reg[8]\ => rxQ_n_70,
      \rx_c_reg[8]_0\ => rxQ_n_11,
      \rx_c_reg[9]\ => rxQ_n_46,
      \rx_d_reg[11]\(3) => rxInc_sink_n_80,
      \rx_d_reg[11]\(2) => rxInc_sink_n_81,
      \rx_d_reg[11]\(1) => rxInc_sink_n_82,
      \rx_d_reg[11]\(0) => rxInc_sink_n_83,
      \rx_d_reg[11]_0\ => rxQ_n_77,
      \rx_d_reg[12]\ => rxQ_n_75,
      \rx_d_reg[12]_0\ => rxQ_n_44,
      \rx_d_reg[15]\(2) => rxInc_sink_n_84,
      \rx_d_reg[15]\(1) => rxInc_sink_n_85,
      \rx_d_reg[15]\(0) => rxInc_sink_n_86,
      \rx_d_reg[17]\ => rxQ_n_45,
      \rx_d_reg[19]\(1) => rxInc_sink_n_87,
      \rx_d_reg[19]\(0) => rxInc_sink_n_88,
      \rx_d_reg[19]_0\(14 downto 13) => rx_d(19 downto 18),
      \rx_d_reg[19]_0\(12 downto 11) => rx_d(15 downto 14),
      \rx_d_reg[19]_0\(10 downto 5) => rx_d(12 downto 7),
      \rx_d_reg[19]_0\(4 downto 0) => rx_d(4 downto 0),
      \rx_d_reg[19]_1\ => rxQ_n_76,
      \rx_d_reg[1]\ => rxQ_n_37,
      \rx_d_reg[3]\(3) => rxInc_sink_n_22,
      \rx_d_reg[3]\(2) => rxInc_sink_n_23,
      \rx_d_reg[3]\(1) => rxInc_sink_n_24,
      \rx_d_reg[3]\(0) => rxInc_sink_n_25,
      \rx_d_reg[4]\ => rxQ_n_38,
      \rx_d_reg[4]_0\ => rxQ_n_40,
      \rx_d_reg[5]\ => rxQ_n_41,
      \rx_d_reg[7]\(3) => rxInc_sink_n_76,
      \rx_d_reg[7]\(2) => rxInc_sink_n_77,
      \rx_d_reg[7]\(1) => rxInc_sink_n_78,
      \rx_d_reg[7]\(0) => rxInc_sink_n_79,
      \rx_d_reg[8]\ => rxQ_n_39,
      \rx_d_reg[8]_0\ => rxQ_n_42,
      \rx_d_reg[9]\ => rxQ_n_43,
      \rx_e_reg[11]\(3) => rxInc_sink_n_93,
      \rx_e_reg[11]\(2) => rxInc_sink_n_94,
      \rx_e_reg[11]\(1) => rxInc_sink_n_95,
      \rx_e_reg[11]\(0) => rxInc_sink_n_96,
      \rx_e_reg[12]\ => rxQ_n_34,
      \rx_e_reg[12]_0\ => rxQ_n_78,
      \rx_e_reg[13]\ => rxQ_n_35,
      \rx_e_reg[15]\(1) => rxInc_sink_n_97,
      \rx_e_reg[15]\(0) => rxInc_sink_n_98,
      \rx_e_reg[16]\ => rxQ_n_36,
      \rx_e_reg[17]\ => rxQ_n_79,
      \rx_e_reg[19]\(2) => rxInc_sink_n_99,
      \rx_e_reg[19]\(1) => rxInc_sink_n_100,
      \rx_e_reg[19]\(0) => rxInc_sink_n_101,
      \rx_e_reg[3]\ => rxQ_n_28,
      \rx_e_reg[4]\ => \rx_e[3]_i_11_n_0\,
      \rx_e_reg[5]\ => rxQ_n_31,
      \rx_e_reg[6]\ => rxQ_n_30,
      \rx_e_reg[7]\(3) => rxInc_sink_n_89,
      \rx_e_reg[7]\(2) => rxInc_sink_n_90,
      \rx_e_reg[7]\(1) => rxInc_sink_n_91,
      \rx_e_reg[7]\(0) => rxInc_sink_n_92,
      \rx_e_reg[7]_0\ => rxQ_n_32,
      \rx_e_reg[9]\ => rxQ_n_29,
      \rx_e_reg[9]_0\ => rxQ_n_33,
      source_valid_io_out => source_valid_io_out,
      valid_1_reg => rxQ_n_2
    );
rxQ: entity work.meisha_chiplink_master_0_1_FPGA_ShiftQueue_7
     port map (
      D(3) => msb_hi_33,
      D(2) => msb_hi_25,
      D(1) => msb_hi_17,
      D(0) => msb_hi_9,
      DI(1 downto 0) => \_rx_T_1_d\(6 downto 5),
      E(0) => wen_1,
      Q(0) => state(3),
      S(3) => rxInc_sink_n_2,
      S(2) => rxInc_sink_n_3,
      S(1) => rxInc_sink_n_4,
      S(0) => rxInc_sink_n_5,
      SR(0) => \^sr\(0),
      \_readys_unready_T_8\(1) => \_readys_unready_T_8\(11),
      \_readys_unready_T_8\(0) => \_readys_unready_T_8\(9),
      \cdc_reg_reg[97]\(15) => cdc_reg(97),
      \cdc_reg_reg[97]\(14) => cdc_reg(93),
      \cdc_reg_reg[97]\(13) => cdc_reg(82),
      \cdc_reg_reg[97]\(12 downto 11) => cdc_reg(77 downto 76),
      \cdc_reg_reg[97]\(10) => cdc_reg(64),
      \cdc_reg_reg[97]\(9 downto 8) => cdc_reg(57 downto 56),
      \cdc_reg_reg[97]\(7) => cdc_reg(53),
      \cdc_reg_reg[97]\(6) => cdc_reg(42),
      \cdc_reg_reg[97]\(5 downto 4) => cdc_reg(37 downto 36),
      \cdc_reg_reg[97]\(3) => cdc_reg(33),
      \cdc_reg_reg[97]\(2) => cdc_reg(17),
      \cdc_reg_reg[97]\(1) => cdc_reg(15),
      \cdc_reg_reg[97]\(0) => cdc_reg(13),
      clk => clk,
      \elts_1_data_reg[10]_0\ => rxQ_n_60,
      \elts_1_data_reg[10]_1\ => rxQ_n_66,
      \elts_1_data_reg[10]_2\ => rxQ_n_73,
      \elts_1_data_reg[12]_0\ => rxQ_n_50,
      \elts_1_data_reg[12]_1\ => rxQ_n_58,
      \elts_1_data_reg[13]_0\ => rxQ_n_51,
      \elts_1_data_reg[13]_1\ => rxQ_n_52,
      \elts_1_data_reg[13]_2\ => rxQ_n_55,
      \elts_1_data_reg[14]_0\ => rxQ_n_53,
      \elts_1_data_reg[15]_0\ => rxQ_n_54,
      \elts_1_data_reg[15]_1\ => rxQ_n_56,
      \elts_1_data_reg[15]_2\ => rxQ_n_57,
      \elts_1_data_reg[15]_3\ => rxQ_n_59,
      \elts_1_data_reg[17]_0\ => rxQ_n_49,
      \elts_1_data_reg[18]_0\ => rxQ_n_47,
      \elts_1_data_reg[19]_0\ => rxQ_n_48,
      \elts_1_data_reg[19]_1\ => rxQ_n_70,
      \elts_1_data_reg[20]_0\ => rxQ_n_10,
      \elts_1_data_reg[20]_1\ => rxQ_n_11,
      \elts_1_data_reg[20]_2\ => rxQ_n_12,
      \elts_1_data_reg[20]_3\ => rxQ_n_46,
      \elts_1_data_reg[20]_4\ => rxQ_n_71,
      \elts_1_data_reg[22]_0\ => rxQ_n_37,
      \elts_1_data_reg[22]_1\ => rxQ_n_39,
      \elts_1_data_reg[22]_2\ => rxQ_n_41,
      \elts_1_data_reg[22]_3\ => rxQ_n_45,
      \elts_1_data_reg[23]_0\ => rxQ_n_38,
      \elts_1_data_reg[23]_1\ => rxQ_n_77,
      \elts_1_data_reg[24]_0\ => rxQ_n_40,
      \elts_1_data_reg[24]_1\ => rxQ_n_42,
      \elts_1_data_reg[25]_0\ => rxQ_n_43,
      \elts_1_data_reg[25]_1\ => rxQ_n_44,
      \elts_1_data_reg[25]_2\ => rxQ_n_75,
      \elts_1_data_reg[25]_3\ => rxQ_n_76,
      \elts_1_data_reg[27]_0\ => rxQ_n_28,
      \elts_1_data_reg[27]_1\ => rxQ_n_30,
      \elts_1_data_reg[27]_2\ => rxQ_n_31,
      \elts_1_data_reg[27]_3\ => rxQ_n_33,
      \elts_1_data_reg[27]_4\ => rxQ_n_35,
      \elts_1_data_reg[29]_0\ => rxQ_n_32,
      \elts_1_data_reg[29]_1\ => rxQ_n_78,
      \elts_1_data_reg[30]_0\ => rxQ_n_29,
      \elts_1_data_reg[30]_1\ => rxQ_n_34,
      \elts_1_data_reg[30]_2\ => rxQ_n_36,
      \elts_1_data_reg[31]_0\ => rxQ_n_2,
      \elts_1_data_reg[31]_1\ => rxQ_n_69,
      \elts_1_data_reg[7]_0\ => rxQ_n_63,
      \elts_1_data_reg[7]_1\ => rxQ_n_65,
      \elts_1_data_reg[7]_2\ => rxQ_n_67,
      \elts_1_data_reg[7]_3\ => rxQ_n_74,
      \elts_1_data_reg[8]_0\ => rxQ_n_61,
      \elts_1_data_reg[8]_1\ => rxQ_n_72,
      \elts_1_data_reg[9]_0\ => rxQ_n_62,
      \elts_1_data_reg[9]_1\ => rxQ_n_64,
      elts_1_last_reg => rxQ_n_4,
      first => first,
      ioX_cq_3_io_deq_valid => ioX_cq_3_io_deq_valid,
      msb_hi_1 => msb_hi_1,
      \readys_mask_reg[3]\ => rxQ_n_5,
      \readys_mask_reg[3]_0\ => rxQ_n_81,
      \readys_mask_reg[5]\ => rxQ_n_80,
      rxQ_io_deq_valid => rxQ_io_deq_valid,
      rx_a(19 downto 0) => rx_a(19 downto 0),
      \rx_a_reg[0]\ => rxQ_n_101,
      \rx_a_reg[10]\ => rxQ_n_91,
      \rx_a_reg[11]\ => rxQ_n_90,
      \rx_a_reg[11]_0\(3) => rxInc_sink_n_37,
      \rx_a_reg[11]_0\(2) => rxInc_sink_n_38,
      \rx_a_reg[11]_0\(1) => rxInc_sink_n_39,
      \rx_a_reg[11]_0\(0) => rxInc_sink_n_40,
      \rx_a_reg[12]\ => rxQ_n_89,
      \rx_a_reg[13]\ => rxQ_n_88,
      \rx_a_reg[14]\ => rxQ_n_87,
      \rx_a_reg[15]\(2) => \_rx_T_1_a\(15),
      \rx_a_reg[15]\(1) => \_rx_T_1_a\(5),
      \rx_a_reg[15]\(0) => \_rx_T_1_a\(0),
      \rx_a_reg[15]_0\ => rxQ_n_86,
      \rx_a_reg[16]\ => rxQ_n_85,
      \rx_a_reg[17]\ => rxQ_n_84,
      \rx_a_reg[18]\ => rxQ_n_83,
      \rx_a_reg[19]\ => rxQ_n_82,
      \rx_a_reg[19]_0\(2) => rxInc_sink_n_44,
      \rx_a_reg[19]_0\(1) => rxInc_sink_n_45,
      \rx_a_reg[19]_0\(0) => rxInc_sink_n_46,
      \rx_a_reg[1]\ => rxQ_n_100,
      \rx_a_reg[2]\ => rxQ_n_99,
      \rx_a_reg[3]\ => rxQ_n_98,
      \rx_a_reg[3]_0\(2) => rxInc_sink_n_30,
      \rx_a_reg[3]_0\(1) => rxInc_sink_n_31,
      \rx_a_reg[3]_0\(0) => rxInc_sink_n_32,
      \rx_a_reg[4]\ => rxQ_n_97,
      \rx_a_reg[5]\ => rxQ_n_96,
      \rx_a_reg[6]\ => rxQ_n_95,
      \rx_a_reg[7]\ => rxQ_n_94,
      \rx_a_reg[7]_0\(3) => rxInc_sink_n_33,
      \rx_a_reg[7]_0\(2) => rxInc_sink_n_34,
      \rx_a_reg[7]_0\(1) => rxInc_sink_n_35,
      \rx_a_reg[7]_0\(0) => rxInc_sink_n_36,
      \rx_a_reg[8]\ => rxQ_n_93,
      \rx_a_reg[9]\ => rxQ_n_92,
      rx_b(19 downto 0) => rx_b(19 downto 0),
      \rx_b_reg[0]\ => rxQ_n_121,
      \rx_b_reg[10]\ => rxQ_n_111,
      \rx_b_reg[11]\ => rxQ_n_110,
      \rx_b_reg[11]_0\(3) => rxInc_sink_n_50,
      \rx_b_reg[11]_0\(2) => rxInc_sink_n_51,
      \rx_b_reg[11]_0\(1) => rxInc_sink_n_52,
      \rx_b_reg[11]_0\(0) => rxInc_sink_n_53,
      \rx_b_reg[12]\ => rxQ_n_109,
      \rx_b_reg[13]\ => rxQ_n_108,
      \rx_b_reg[14]\ => rxQ_n_107,
      \rx_b_reg[15]\(3) => \_rx_T_1_b\(15),
      \rx_b_reg[15]\(2 downto 1) => \_rx_T_1_b\(10 downto 9),
      \rx_b_reg[15]\(0) => \_rx_T_1_b\(6),
      \rx_b_reg[15]_0\ => rxQ_n_106,
      \rx_b_reg[16]\ => rxQ_n_105,
      \rx_b_reg[17]\ => rxQ_n_104,
      \rx_b_reg[18]\ => rxQ_n_103,
      \rx_b_reg[19]\ => rxQ_n_102,
      \rx_b_reg[19]_0\(1) => rxInc_sink_n_58,
      \rx_b_reg[19]_0\(0) => rxInc_sink_n_59,
      \rx_b_reg[1]\ => rxQ_n_120,
      \rx_b_reg[2]\ => rxQ_n_119,
      \rx_b_reg[3]\ => rxQ_n_118,
      \rx_b_reg[3]_0\(3) => rxInc_sink_n_26,
      \rx_b_reg[3]_0\(2) => rxInc_sink_n_27,
      \rx_b_reg[3]_0\(1) => rxInc_sink_n_28,
      \rx_b_reg[3]_0\(0) => rxInc_sink_n_29,
      \rx_b_reg[4]\ => rxQ_n_117,
      \rx_b_reg[5]\ => rxQ_n_116,
      \rx_b_reg[6]\ => rxQ_n_115,
      \rx_b_reg[7]\ => rxQ_n_114,
      \rx_b_reg[7]_0\(2) => rxInc_sink_n_47,
      \rx_b_reg[7]_0\(1) => rxInc_sink_n_48,
      \rx_b_reg[7]_0\(0) => rxInc_sink_n_49,
      \rx_b_reg[8]\ => rxQ_n_113,
      \rx_b_reg[9]\ => rxQ_n_112,
      rx_c(19 downto 0) => rx_c(19 downto 0),
      \rx_c_reg[0]\ => rxQ_n_141,
      \rx_c_reg[10]\ => rxQ_n_131,
      \rx_c_reg[11]\(3) => \_rx_T_1_c\(10),
      \rx_c_reg[11]\(2) => \_rx_T_1_c\(5),
      \rx_c_reg[11]\(1 downto 0) => \_rx_T_1_c\(1 downto 0),
      \rx_c_reg[11]_0\ => rxQ_n_130,
      \rx_c_reg[11]_1\(3) => rxInc_sink_n_67,
      \rx_c_reg[11]_1\(2) => rxInc_sink_n_68,
      \rx_c_reg[11]_1\(1) => rxInc_sink_n_69,
      \rx_c_reg[11]_1\(0) => rxInc_sink_n_70,
      \rx_c_reg[12]\ => rxQ_n_129,
      \rx_c_reg[13]\ => rxQ_n_128,
      \rx_c_reg[14]\ => rxQ_n_127,
      \rx_c_reg[15]\ => rxQ_n_126,
      \rx_c_reg[15]_0\(2) => rxInc_sink_n_71,
      \rx_c_reg[15]_0\(1) => rxInc_sink_n_72,
      \rx_c_reg[15]_0\(0) => rxInc_sink_n_73,
      \rx_c_reg[16]\ => rxQ_n_125,
      \rx_c_reg[17]\ => rxQ_n_124,
      \rx_c_reg[18]\ => rxQ_n_123,
      \rx_c_reg[19]\ => rxQ_n_122,
      \rx_c_reg[19]_0\(1) => rxInc_sink_n_74,
      \rx_c_reg[19]_0\(0) => rxInc_sink_n_75,
      \rx_c_reg[1]\ => rxQ_n_140,
      \rx_c_reg[2]\ => rxQ_n_139,
      \rx_c_reg[3]\ => rxQ_n_138,
      \rx_c_reg[3]_0\(2) => rxInc_sink_n_60,
      \rx_c_reg[3]_0\(1) => rxInc_sink_n_61,
      \rx_c_reg[3]_0\(0) => rxInc_sink_n_62,
      \rx_c_reg[4]\ => rxQ_n_137,
      \rx_c_reg[5]\ => rxQ_n_136,
      \rx_c_reg[6]\ => rxQ_n_135,
      \rx_c_reg[7]\ => rxQ_n_134,
      \rx_c_reg[7]_0\(3) => rxInc_sink_n_63,
      \rx_c_reg[7]_0\(2) => rxInc_sink_n_64,
      \rx_c_reg[7]_0\(1) => rxInc_sink_n_65,
      \rx_c_reg[7]_0\(0) => rxInc_sink_n_66,
      \rx_c_reg[8]\ => rxQ_n_133,
      \rx_c_reg[9]\ => rxQ_n_132,
      rx_d(19 downto 0) => rx_d(19 downto 0),
      \rx_d_reg[0]\ => rxQ_n_161,
      \rx_d_reg[10]\ => rxQ_n_151,
      \rx_d_reg[11]\ => rxQ_n_150,
      \rx_d_reg[11]_0\(3) => rxInc_sink_n_80,
      \rx_d_reg[11]_0\(2) => rxInc_sink_n_81,
      \rx_d_reg[11]_0\(1) => rxInc_sink_n_82,
      \rx_d_reg[11]_0\(0) => rxInc_sink_n_83,
      \rx_d_reg[12]\ => rxQ_n_149,
      \rx_d_reg[13]\ => rxQ_n_148,
      \rx_d_reg[14]\ => rxQ_n_147,
      \rx_d_reg[15]\ => rxQ_n_146,
      \rx_d_reg[15]_0\(2) => rxInc_sink_n_84,
      \rx_d_reg[15]_0\(1) => rxInc_sink_n_85,
      \rx_d_reg[15]_0\(0) => rxInc_sink_n_86,
      \rx_d_reg[16]\ => rxQ_n_145,
      \rx_d_reg[17]\ => rxQ_n_144,
      \rx_d_reg[18]\ => rxQ_n_143,
      \rx_d_reg[19]\ => rxQ_n_142,
      \rx_d_reg[19]_0\(1) => rxInc_sink_n_87,
      \rx_d_reg[19]_0\(0) => rxInc_sink_n_88,
      \rx_d_reg[1]\ => rxQ_n_160,
      \rx_d_reg[2]\ => rxQ_n_159,
      \rx_d_reg[3]\ => rxQ_n_158,
      \rx_d_reg[3]_0\(3) => rxInc_sink_n_22,
      \rx_d_reg[3]_0\(2) => rxInc_sink_n_23,
      \rx_d_reg[3]_0\(1) => rxInc_sink_n_24,
      \rx_d_reg[3]_0\(0) => rxInc_sink_n_25,
      \rx_d_reg[4]\ => rxQ_n_157,
      \rx_d_reg[5]\ => rxQ_n_156,
      \rx_d_reg[6]\ => rxQ_n_155,
      \rx_d_reg[7]\ => rxQ_n_154,
      \rx_d_reg[7]_0\(3) => rxInc_sink_n_76,
      \rx_d_reg[7]_0\(2) => rxInc_sink_n_77,
      \rx_d_reg[7]_0\(1) => rxInc_sink_n_78,
      \rx_d_reg[7]_0\(0) => rxInc_sink_n_79,
      \rx_d_reg[8]\ => rxQ_n_153,
      \rx_d_reg[9]\ => rxQ_n_152,
      rx_e(19 downto 0) => rx_e(19 downto 0),
      \rx_e_reg[0]\ => rxQ_n_181,
      \rx_e_reg[10]\ => rxQ_n_171,
      \rx_e_reg[11]\ => rxQ_n_170,
      \rx_e_reg[11]_0\(3) => rxInc_sink_n_93,
      \rx_e_reg[11]_0\(2) => rxInc_sink_n_94,
      \rx_e_reg[11]_0\(1) => rxInc_sink_n_95,
      \rx_e_reg[11]_0\(0) => rxInc_sink_n_96,
      \rx_e_reg[12]\ => rxQ_n_169,
      \rx_e_reg[13]\ => rxQ_n_168,
      \rx_e_reg[14]\ => rxQ_n_167,
      \rx_e_reg[14]_0\(1) => rxInc_sink_n_97,
      \rx_e_reg[14]_0\(0) => rxInc_sink_n_98,
      \rx_e_reg[15]\ => rxQ_n_79,
      \rx_e_reg[15]_0\ => rxQ_n_166,
      \rx_e_reg[16]\ => rxQ_n_165,
      \rx_e_reg[17]\ => rxQ_n_164,
      \rx_e_reg[18]\ => rxQ_n_163,
      \rx_e_reg[19]\ => rxQ_n_162,
      \rx_e_reg[19]_0\(2) => rxInc_sink_n_99,
      \rx_e_reg[19]_0\(1) => rxInc_sink_n_100,
      \rx_e_reg[19]_0\(0) => rxInc_sink_n_101,
      \rx_e_reg[1]\ => rxQ_n_180,
      \rx_e_reg[2]\ => rxQ_n_179,
      \rx_e_reg[3]\ => rxQ_n_178,
      \rx_e_reg[4]\ => rxQ_n_177,
      \rx_e_reg[4]_0\ => \rx_e[3]_i_11_n_0\,
      \rx_e_reg[5]\ => rxQ_n_176,
      \rx_e_reg[6]\ => rxQ_n_175,
      \rx_e_reg[7]\(1) => \_rx_T_1_e\(5),
      \rx_e_reg[7]\(0) => \_rx_T_1_e\(1),
      \rx_e_reg[7]_0\ => rxQ_n_174,
      \rx_e_reg[7]_1\(3) => rxInc_sink_n_89,
      \rx_e_reg[7]_1\(2) => rxInc_sink_n_90,
      \rx_e_reg[7]_1\(1) => rxInc_sink_n_91,
      \rx_e_reg[7]_1\(0) => rxInc_sink_n_92,
      \rx_e_reg[8]\ => rxQ_n_173,
      \rx_e_reg[9]\ => rxQ_n_172,
      sync_0_reg(2) => rxInc_sink_n_41,
      sync_0_reg(1) => rxInc_sink_n_42,
      sync_0_reg(0) => rxInc_sink_n_43,
      sync_0_reg_0(3) => rxInc_sink_n_54,
      sync_0_reg_0(2) => rxInc_sink_n_55,
      sync_0_reg_0(1) => rxInc_sink_n_56,
      sync_0_reg_0(0) => rxInc_sink_n_57,
      sync_0_reg_1 => sync_0_reg_0,
      \transferDataReg_reg[31]\(24 downto 0) => rxQ_io_deq_bits_data(31 downto 7),
      txBusy => txBusy,
      txBusy_reg => ioX_cq_3_n_8,
      valid_0_reg_0 => ioX_cq_3_n_11,
      valid_0_reg_1(0) => wen,
      valid_1 => valid_1_1,
      xmit(1 downto 0) => xmit(1 downto 0),
      \xmit_reg[0]\ => ioX_cq_3_n_15
    );
\rx_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_101,
      Q => rx_a(0),
      R => \^sr\(0)
    );
\rx_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_91,
      Q => rx_a(10),
      R => \^sr\(0)
    );
\rx_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_90,
      Q => rx_a(11),
      R => \^sr\(0)
    );
\rx_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_89,
      Q => rx_a(12),
      R => \^sr\(0)
    );
\rx_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_88,
      Q => rx_a(13),
      R => \^sr\(0)
    );
\rx_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_87,
      Q => rx_a(14),
      R => \^sr\(0)
    );
\rx_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_86,
      Q => rx_a(15),
      R => \^sr\(0)
    );
\rx_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_85,
      Q => rx_a(16),
      R => \^sr\(0)
    );
\rx_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_84,
      Q => rx_a(17),
      R => \^sr\(0)
    );
\rx_a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_83,
      Q => rx_a(18),
      R => \^sr\(0)
    );
\rx_a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_82,
      Q => rx_a(19),
      R => \^sr\(0)
    );
\rx_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_100,
      Q => rx_a(1),
      R => \^sr\(0)
    );
\rx_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_99,
      Q => rx_a(2),
      R => \^sr\(0)
    );
\rx_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_98,
      Q => rx_a(3),
      R => \^sr\(0)
    );
\rx_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_97,
      Q => rx_a(4),
      R => \^sr\(0)
    );
\rx_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_96,
      Q => rx_a(5),
      R => \^sr\(0)
    );
\rx_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_95,
      Q => rx_a(6),
      R => \^sr\(0)
    );
\rx_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_94,
      Q => rx_a(7),
      R => \^sr\(0)
    );
\rx_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_93,
      Q => rx_a(8),
      R => \^sr\(0)
    );
\rx_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_92,
      Q => rx_a(9),
      R => \^sr\(0)
    );
\rx_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_121,
      Q => rx_b(0),
      R => \^sr\(0)
    );
\rx_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_111,
      Q => rx_b(10),
      R => \^sr\(0)
    );
\rx_b_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_110,
      Q => rx_b(11),
      R => \^sr\(0)
    );
\rx_b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_109,
      Q => rx_b(12),
      R => \^sr\(0)
    );
\rx_b_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_108,
      Q => rx_b(13),
      R => \^sr\(0)
    );
\rx_b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_107,
      Q => rx_b(14),
      R => \^sr\(0)
    );
\rx_b_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_106,
      Q => rx_b(15),
      R => \^sr\(0)
    );
\rx_b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_105,
      Q => rx_b(16),
      R => \^sr\(0)
    );
\rx_b_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_104,
      Q => rx_b(17),
      R => \^sr\(0)
    );
\rx_b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_103,
      Q => rx_b(18),
      R => \^sr\(0)
    );
\rx_b_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_102,
      Q => rx_b(19),
      R => \^sr\(0)
    );
\rx_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_120,
      Q => rx_b(1),
      R => \^sr\(0)
    );
\rx_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_119,
      Q => rx_b(2),
      R => \^sr\(0)
    );
\rx_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_118,
      Q => rx_b(3),
      R => \^sr\(0)
    );
\rx_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_117,
      Q => rx_b(4),
      R => \^sr\(0)
    );
\rx_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_116,
      Q => rx_b(5),
      R => \^sr\(0)
    );
\rx_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_115,
      Q => rx_b(6),
      R => \^sr\(0)
    );
\rx_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_114,
      Q => rx_b(7),
      R => \^sr\(0)
    );
\rx_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_113,
      Q => rx_b(8),
      R => \^sr\(0)
    );
\rx_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_112,
      Q => rx_b(9),
      R => \^sr\(0)
    );
\rx_c_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_141,
      Q => rx_c(0),
      R => \^sr\(0)
    );
\rx_c_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_131,
      Q => rx_c(10),
      R => \^sr\(0)
    );
\rx_c_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_130,
      Q => rx_c(11),
      R => \^sr\(0)
    );
\rx_c_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_129,
      Q => rx_c(12),
      R => \^sr\(0)
    );
\rx_c_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_128,
      Q => rx_c(13),
      R => \^sr\(0)
    );
\rx_c_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_127,
      Q => rx_c(14),
      R => \^sr\(0)
    );
\rx_c_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_126,
      Q => rx_c(15),
      R => \^sr\(0)
    );
\rx_c_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_125,
      Q => rx_c(16),
      R => \^sr\(0)
    );
\rx_c_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_124,
      Q => rx_c(17),
      R => \^sr\(0)
    );
\rx_c_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_123,
      Q => rx_c(18),
      R => \^sr\(0)
    );
\rx_c_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_122,
      Q => rx_c(19),
      R => \^sr\(0)
    );
\rx_c_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_140,
      Q => rx_c(1),
      R => \^sr\(0)
    );
\rx_c_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_139,
      Q => rx_c(2),
      R => \^sr\(0)
    );
\rx_c_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_138,
      Q => rx_c(3),
      R => \^sr\(0)
    );
\rx_c_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_137,
      Q => rx_c(4),
      R => \^sr\(0)
    );
\rx_c_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_136,
      Q => rx_c(5),
      R => \^sr\(0)
    );
\rx_c_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_135,
      Q => rx_c(6),
      R => \^sr\(0)
    );
\rx_c_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_134,
      Q => rx_c(7),
      R => \^sr\(0)
    );
\rx_c_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_133,
      Q => rx_c(8),
      R => \^sr\(0)
    );
\rx_c_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_132,
      Q => rx_c(9),
      R => \^sr\(0)
    );
\rx_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_161,
      Q => rx_d(0),
      R => \^sr\(0)
    );
\rx_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_151,
      Q => rx_d(10),
      R => \^sr\(0)
    );
\rx_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_150,
      Q => rx_d(11),
      R => \^sr\(0)
    );
\rx_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_149,
      Q => rx_d(12),
      R => \^sr\(0)
    );
\rx_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_148,
      Q => rx_d(13),
      R => \^sr\(0)
    );
\rx_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_147,
      Q => rx_d(14),
      R => \^sr\(0)
    );
\rx_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_146,
      Q => rx_d(15),
      R => \^sr\(0)
    );
\rx_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_145,
      Q => rx_d(16),
      R => \^sr\(0)
    );
\rx_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_144,
      Q => rx_d(17),
      R => \^sr\(0)
    );
\rx_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_143,
      Q => rx_d(18),
      R => \^sr\(0)
    );
\rx_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_142,
      Q => rx_d(19),
      R => \^sr\(0)
    );
\rx_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_160,
      Q => rx_d(1),
      R => \^sr\(0)
    );
\rx_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_159,
      Q => rx_d(2),
      R => \^sr\(0)
    );
\rx_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_158,
      Q => rx_d(3),
      R => \^sr\(0)
    );
\rx_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_157,
      Q => rx_d(4),
      R => \^sr\(0)
    );
\rx_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_156,
      Q => rx_d(5),
      R => \^sr\(0)
    );
\rx_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_155,
      Q => rx_d(6),
      R => \^sr\(0)
    );
\rx_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_154,
      Q => rx_d(7),
      R => \^sr\(0)
    );
\rx_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_153,
      Q => rx_d(8),
      R => \^sr\(0)
    );
\rx_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_152,
      Q => rx_d(9),
      R => \^sr\(0)
    );
\rx_e[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rxQ_n_29,
      I1 => rx_e(4),
      I2 => rx_e(5),
      I3 => rx_e(6),
      I4 => rx_e(7),
      O => \rx_e[3]_i_11_n_0\
    );
\rx_e_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_181,
      Q => rx_e(0),
      R => \^sr\(0)
    );
\rx_e_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_171,
      Q => rx_e(10),
      R => \^sr\(0)
    );
\rx_e_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_170,
      Q => rx_e(11),
      R => \^sr\(0)
    );
\rx_e_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_169,
      Q => rx_e(12),
      R => \^sr\(0)
    );
\rx_e_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_168,
      Q => rx_e(13),
      R => \^sr\(0)
    );
\rx_e_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_167,
      Q => rx_e(14),
      R => \^sr\(0)
    );
\rx_e_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_166,
      Q => rx_e(15),
      R => \^sr\(0)
    );
\rx_e_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_165,
      Q => rx_e(16),
      R => \^sr\(0)
    );
\rx_e_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_164,
      Q => rx_e(17),
      R => \^sr\(0)
    );
\rx_e_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_163,
      Q => rx_e(18),
      R => \^sr\(0)
    );
\rx_e_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_162,
      Q => rx_e(19),
      R => \^sr\(0)
    );
\rx_e_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_180,
      Q => rx_e(1),
      R => \^sr\(0)
    );
\rx_e_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_179,
      Q => rx_e(2),
      R => \^sr\(0)
    );
\rx_e_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_178,
      Q => rx_e(3),
      R => \^sr\(0)
    );
\rx_e_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_177,
      Q => rx_e(4),
      R => \^sr\(0)
    );
\rx_e_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_176,
      Q => rx_e(5),
      R => \^sr\(0)
    );
\rx_e_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_175,
      Q => rx_e(6),
      R => \^sr\(0)
    );
\rx_e_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_174,
      Q => rx_e(7),
      R => \^sr\(0)
    );
\rx_e_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_173,
      Q => rx_e(8),
      R => \^sr\(0)
    );
\rx_e_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxQ_n_172,
      Q => rx_e(9),
      R => \^sr\(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ioX_cq_3_n_4,
      Q => state(3),
      R => '0'
    );
\state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ioX_cq_3_n_48,
      Q => state(5),
      R => '0'
    );
\transferByteCnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => txBusy,
      I1 => transferByteCnt(0),
      O => \transferByteCnt[0]_i_1_n_0\
    );
\transferByteCnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => transferByteCnt(0),
      I1 => txBusy,
      I2 => transferByteCnt(1),
      O => \transferByteCnt[1]_i_1_n_0\
    );
\transferByteCnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \transferByteCnt[0]_i_1_n_0\,
      Q => transferByteCnt(0),
      R => \^sr\(0)
    );
\transferByteCnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \transferByteCnt[1]_i_1_n_0\,
      Q => transferByteCnt(1),
      R => \^sr\(0)
    );
\transferDataReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(0),
      Q => \transferDataReg_reg_n_0_[0]\,
      R => '0'
    );
\transferDataReg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(10),
      Q => \transferDataReg_reg_n_0_[10]\,
      R => '0'
    );
\transferDataReg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(11),
      Q => \transferDataReg_reg_n_0_[11]\,
      R => '0'
    );
\transferDataReg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(12),
      Q => \transferDataReg_reg_n_0_[12]\,
      R => '0'
    );
\transferDataReg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(13),
      Q => \transferDataReg_reg_n_0_[13]\,
      R => '0'
    );
\transferDataReg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(14),
      Q => \transferDataReg_reg_n_0_[14]\,
      R => '0'
    );
\transferDataReg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(15),
      Q => \transferDataReg_reg_n_0_[15]\,
      R => '0'
    );
\transferDataReg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(16),
      Q => \transferDataReg_reg_n_0_[16]\,
      R => '0'
    );
\transferDataReg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(17),
      Q => \transferDataReg_reg_n_0_[17]\,
      R => '0'
    );
\transferDataReg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(18),
      Q => \transferDataReg_reg_n_0_[18]\,
      R => '0'
    );
\transferDataReg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(19),
      Q => \transferDataReg_reg_n_0_[19]\,
      R => '0'
    );
\transferDataReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => ioX_cq_3_io_deq_bits_data(1),
      Q => \transferDataReg_reg_n_0_[1]\,
      R => ioX_cq_3_n_2
    );
\transferDataReg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(20),
      Q => \transferDataReg_reg_n_0_[20]\,
      R => '0'
    );
\transferDataReg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(21),
      Q => \transferDataReg_reg_n_0_[21]\,
      R => '0'
    );
\transferDataReg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(22),
      Q => \transferDataReg_reg_n_0_[22]\,
      R => '0'
    );
\transferDataReg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(23),
      Q => \transferDataReg_reg_n_0_[23]\,
      R => '0'
    );
\transferDataReg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(24),
      Q => \transferDataReg_reg_n_0_[24]\,
      R => '0'
    );
\transferDataReg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(25),
      Q => \transferDataReg_reg_n_0_[25]\,
      R => '0'
    );
\transferDataReg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(26),
      Q => \transferDataReg_reg_n_0_[26]\,
      R => '0'
    );
\transferDataReg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(27),
      Q => \transferDataReg_reg_n_0_[27]\,
      R => '0'
    );
\transferDataReg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(28),
      Q => \transferDataReg_reg_n_0_[28]\,
      R => '0'
    );
\transferDataReg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(29),
      Q => \transferDataReg_reg_n_0_[29]\,
      R => '0'
    );
\transferDataReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(2),
      Q => \transferDataReg_reg_n_0_[2]\,
      R => '0'
    );
\transferDataReg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(30),
      Q => \transferDataReg_reg_n_0_[30]\,
      R => '0'
    );
\transferDataReg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(31),
      Q => \transferDataReg_reg_n_0_[31]\,
      R => '0'
    );
\transferDataReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => ioX_cq_3_io_deq_bits_data(3),
      Q => \transferDataReg_reg_n_0_[3]\,
      R => ioX_cq_3_n_2
    );
\transferDataReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => ioX_cq_3_io_deq_bits_data(4),
      Q => \transferDataReg_reg_n_0_[4]\,
      R => ioX_cq_3_n_2
    );
\transferDataReg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => ioX_cq_3_io_deq_bits_data(5),
      Q => \transferDataReg_reg_n_0_[5]\,
      R => ioX_cq_3_n_2
    );
\transferDataReg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => ioX_cq_3_io_deq_bits_data(6),
      Q => \transferDataReg_reg_n_0_[6]\,
      R => ioX_cq_3_n_2
    );
\transferDataReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(7),
      Q => \transferDataReg_reg_n_0_[7]\,
      R => '0'
    );
\transferDataReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(8),
      Q => \transferDataReg_reg_n_0_[8]\,
      R => '0'
    );
\transferDataReg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => send,
      D => \_transferDataReg_T_16\(9),
      Q => \transferDataReg_reg_n_0_[9]\,
      R => '0'
    );
txBusy_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ioX_cq_3_n_14,
      Q => txBusy,
      R => \^sr\(0)
    );
txInc_sink: entity work.meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_5_8
     port map (
      CO(0) => qd_q_n_30,
      D(11) => txInc_sink_n_11,
      D(10) => txInc_sink_n_12,
      D(9) => txInc_sink_n_13,
      D(8) => txInc_sink_n_14,
      D(7) => txInc_sink_n_15,
      D(6) => txInc_sink_n_16,
      D(5) => txInc_sink_n_17,
      D(4) => txInc_sink_n_18,
      D(3) => txInc_sink_n_19,
      D(2) => txInc_sink_n_20,
      D(1) => txInc_sink_n_21,
      D(0) => txInc_sink_n_22,
      DI(1) => txInc_sink_n_3,
      DI(0) => txInc_sink_n_4,
      Q(14 downto 0) => tx_d(19 downto 5),
      S(1) => txInc_sink_n_23,
      S(0) => txInc_sink_n_24,
      SR(0) => \^sr\(0),
      \cdc_reg_reg[20]\ => \^valid_reg_0\,
      clk => clk,
      io_txc_ridx => io_txc_ridx,
      io_txc_widx => io_txc_widx,
      \mem_0_d_reg[19]\(19 downto 0) => \mem_0_d_reg[19]\(19 downto 0),
      resetn => resetn,
      source_valid_io_out => source_valid_io_out,
      sync_0_reg => sync_0_reg,
      \tx_d_reg[7]\(5) => txInc_sink_n_5,
      \tx_d_reg[7]\(4) => txInc_sink_n_6,
      \tx_d_reg[7]\(3) => txInc_sink_n_7,
      \tx_d_reg[7]\(2) => txInc_sink_n_8,
      \tx_d_reg[7]\(1) => txInc_sink_n_9,
      \tx_d_reg[7]\(0) => txInc_sink_n_10,
      valid_1_reg => qd_q_n_4
    );
\tx_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qd_q_n_29,
      Q => tx_d(0),
      R => \^sr\(0)
    );
\tx_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txInc_sink_n_20,
      Q => tx_d(10),
      R => \^sr\(0)
    );
\tx_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txInc_sink_n_19,
      Q => tx_d(11),
      R => \^sr\(0)
    );
\tx_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txInc_sink_n_18,
      Q => tx_d(12),
      R => \^sr\(0)
    );
\tx_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txInc_sink_n_17,
      Q => tx_d(13),
      R => \^sr\(0)
    );
\tx_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txInc_sink_n_16,
      Q => tx_d(14),
      R => \^sr\(0)
    );
\tx_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txInc_sink_n_15,
      Q => tx_d(15),
      R => \^sr\(0)
    );
\tx_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txInc_sink_n_14,
      Q => tx_d(16),
      R => \^sr\(0)
    );
\tx_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txInc_sink_n_13,
      Q => tx_d(17),
      R => \^sr\(0)
    );
\tx_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txInc_sink_n_12,
      Q => tx_d(18),
      R => \^sr\(0)
    );
\tx_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txInc_sink_n_11,
      Q => tx_d(19),
      R => \^sr\(0)
    );
\tx_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qd_q_n_28,
      Q => tx_d(1),
      R => \^sr\(0)
    );
\tx_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qd_q_n_27,
      Q => tx_d(2),
      R => \^sr\(0)
    );
\tx_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qd_q_n_26,
      Q => tx_d(3),
      R => \^sr\(0)
    );
\tx_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qd_q_n_25,
      Q => tx_d(4),
      R => \^sr\(0)
    );
\tx_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qd_q_n_24,
      Q => tx_d(5),
      R => \^sr\(0)
    );
\tx_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qd_q_n_23,
      Q => tx_d(6),
      R => \^sr\(0)
    );
\tx_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qd_q_n_22,
      Q => tx_d(7),
      R => \^sr\(0)
    );
\tx_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txInc_sink_n_22,
      Q => tx_d(8),
      R => \^sr\(0)
    );
\tx_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txInc_sink_n_21,
      Q => tx_d(9),
      R => \^sr\(0)
    );
valid_0_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_d(19),
      O => valid_0_i_30_n_0
    );
valid_0_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_d(18),
      O => valid_0_i_31_n_0
    );
valid_0_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_d(17),
      O => valid_0_i_32_n_0
    );
valid_0_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_d(16),
      O => valid_0_i_33_n_0
    );
valid_0_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_d(15),
      O => valid_0_i_36_n_0
    );
valid_0_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_d(14),
      O => valid_0_i_37_n_0
    );
valid_0_i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_d(13),
      O => valid_0_i_38_n_0
    );
valid_0_i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_d(12),
      O => valid_0_i_39_n_0
    );
valid_0_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_d(11),
      O => valid_0_i_40_n_0
    );
valid_0_i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_d(10),
      O => valid_0_i_41_n_0
    );
valid_0_i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_d(9),
      O => valid_0_i_42_n_0
    );
valid_0_i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_d(8),
      O => valid_0_i_43_n_0
    );
valid_0_i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_d(7),
      O => valid_0_i_44_n_0
    );
valid_0_i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_d(6),
      O => valid_0_i_45_n_0
    );
valid_0_i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_d(5),
      O => valid_0_i_46_n_0
    );
\xmit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ioX_cq_3_n_9,
      Q => xmit(0),
      R => \^sr\(0)
    );
\xmit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ioX_cq_3_n_10,
      Q => xmit(1),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_RX is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqb/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqc/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqe/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rx_io_a_widx : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_io_bwidx : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_io_c_widx : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_io_d_widx : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_io_e_widx : out STD_LOGIC_VECTOR ( 3 downto 0 );
    io_txc_widx : out STD_LOGIC;
    io_rxc_widx : out STD_LOGIC;
    rx_io_a_safe_widx_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqe/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \enq_ptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \cdc_reg_reg[12]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \cdc_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \cdc_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \cdc_reg_reg[16]\ : out STD_LOGIC;
    \cdc_reg_reg[16]_0\ : out STD_LOGIC;
    \cdc_reg_reg[39]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \cdc_reg_reg[99]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \cdc_reg_reg[79]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \cdc_reg_reg[59]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \cdc_reg_reg[39]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \cdc_reg_reg[19]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \hqa/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqb/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqc/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    rx_io_a_ridx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_reset : in STD_LOGIC;
    rx_io_a_safe_ridx_valid : in STD_LOGIC;
    \reg__reg\ : in STD_LOGIC;
    rx_io_bridx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_io_c_ridx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_io_d_ridx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_io_e_ridx : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_txc_ridx : in STD_LOGIC;
    io_rxc_ridx : in STD_LOGIC;
    chiplink_rx_send : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ridx_ridx_bin_reg[0]\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]_0\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[1]\ : in STD_LOGIC;
    sync_0_reg : in STD_LOGIC;
    \ridx_ridx_bin_reg[0]_1\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[1]_0\ : in STD_LOGIC;
    sync_0_reg_0 : in STD_LOGIC;
    \ridx_ridx_bin_reg[2]\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[1]_1\ : in STD_LOGIC;
    sync_0_reg_1 : in STD_LOGIC;
    \ridx_ridx_bin_reg[2]_0\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[1]_2\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[1]_3\ : in STD_LOGIC;
    \ridx_ridx_bin_reg[2]_1\ : in STD_LOGIC;
    chiplink_rx_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_R0_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_R0_data_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_RX : entity is "FPGA_RX";
end meisha_chiplink_master_0_1_FPGA_RX;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_RX is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \_GEN_9\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \_beatCnt_T_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal b2c_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b2c_data_REG : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b2c_data_valid : STD_LOGIC;
  signal b2c_data_valid_i_1_n_0 : STD_LOGIC;
  signal b2c_send : STD_LOGIC;
  signal \^b2c_send_reg\ : STD_LOGIC;
  signal beatCnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clear : STD_LOGIC;
  signal data4 : STD_LOGIC_VECTOR ( 20 downto 1 );
  signal \first_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \first_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \first_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \first_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \first_count[1]_i_2_n_0\ : STD_LOGIC;
  signal \first_count[1]_i_3_n_0\ : STD_LOGIC;
  signal \first_count[1]_i_4_n_0\ : STD_LOGIC;
  signal \first_count[1]_i_5_n_0\ : STD_LOGIC;
  signal \first_count[1]_i_6_n_0\ : STD_LOGIC;
  signal \first_count[1]_i_7_n_0\ : STD_LOGIC;
  signal \first_count[2]_i_3_n_0\ : STD_LOGIC;
  signal \first_count[2]_i_4_n_0\ : STD_LOGIC;
  signal \first_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \first_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \first_count_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \first_count_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal format_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal hqa_io_deq_bits : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal hqb_io_deq_bits : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal hqb_n_13 : STD_LOGIC;
  signal hqb_n_14 : STD_LOGIC;
  signal hqb_n_15 : STD_LOGIC;
  signal hqb_n_16 : STD_LOGIC;
  signal hqb_n_17 : STD_LOGIC;
  signal hqb_n_18 : STD_LOGIC;
  signal hqb_n_19 : STD_LOGIC;
  signal hqb_n_20 : STD_LOGIC;
  signal hqb_n_21 : STD_LOGIC;
  signal hqb_n_22 : STD_LOGIC;
  signal hqb_n_23 : STD_LOGIC;
  signal hqb_n_24 : STD_LOGIC;
  signal hqb_n_25 : STD_LOGIC;
  signal hqb_n_26 : STD_LOGIC;
  signal hqb_n_27 : STD_LOGIC;
  signal hqb_n_28 : STD_LOGIC;
  signal hqb_n_29 : STD_LOGIC;
  signal hqb_n_30 : STD_LOGIC;
  signal hqb_n_31 : STD_LOGIC;
  signal hqb_n_32 : STD_LOGIC;
  signal hqb_n_5 : STD_LOGIC;
  signal hqc_io_deq_bits : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal hqc_n_10 : STD_LOGIC;
  signal hqc_n_17 : STD_LOGIC;
  signal hqc_n_18 : STD_LOGIC;
  signal hqc_n_19 : STD_LOGIC;
  signal hqc_n_20 : STD_LOGIC;
  signal hqc_n_21 : STD_LOGIC;
  signal hqc_n_22 : STD_LOGIC;
  signal hqc_n_23 : STD_LOGIC;
  signal hqc_n_24 : STD_LOGIC;
  signal hqc_n_25 : STD_LOGIC;
  signal hqc_n_26 : STD_LOGIC;
  signal hqc_n_27 : STD_LOGIC;
  signal hqc_n_28 : STD_LOGIC;
  signal hqc_n_29 : STD_LOGIC;
  signal hqc_n_30 : STD_LOGIC;
  signal hqc_n_31 : STD_LOGIC;
  signal hqc_n_32 : STD_LOGIC;
  signal hqc_n_33 : STD_LOGIC;
  signal hqc_n_34 : STD_LOGIC;
  signal hqc_n_35 : STD_LOGIC;
  signal hqc_n_36 : STD_LOGIC;
  signal hqc_n_5 : STD_LOGIC;
  signal hqc_n_7 : STD_LOGIC;
  signal hqd_io_deq_bits : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal hqd_n_12 : STD_LOGIC;
  signal hqd_n_14 : STD_LOGIC;
  signal hqd_n_15 : STD_LOGIC;
  signal hqd_n_16 : STD_LOGIC;
  signal hqd_n_17 : STD_LOGIC;
  signal hqd_n_18 : STD_LOGIC;
  signal hqd_n_19 : STD_LOGIC;
  signal hqd_n_20 : STD_LOGIC;
  signal hqd_n_21 : STD_LOGIC;
  signal hqd_n_22 : STD_LOGIC;
  signal hqd_n_23 : STD_LOGIC;
  signal hqd_n_24 : STD_LOGIC;
  signal hqd_n_25 : STD_LOGIC;
  signal hqd_n_26 : STD_LOGIC;
  signal hqd_n_27 : STD_LOGIC;
  signal hqd_n_28 : STD_LOGIC;
  signal hqd_n_29 : STD_LOGIC;
  signal hqd_n_30 : STD_LOGIC;
  signal hqd_n_31 : STD_LOGIC;
  signal hqd_n_32 : STD_LOGIC;
  signal hqd_n_33 : STD_LOGIC;
  signal hqd_n_5 : STD_LOGIC;
  signal hqe_io_deq_bits : STD_LOGIC_VECTOR ( 16 to 16 );
  signal hqe_n_14 : STD_LOGIC;
  signal hqe_n_15 : STD_LOGIC;
  signal hqe_n_16 : STD_LOGIC;
  signal hqe_n_17 : STD_LOGIC;
  signal hqe_n_18 : STD_LOGIC;
  signal hqe_n_19 : STD_LOGIC;
  signal hqe_n_20 : STD_LOGIC;
  signal hqe_n_21 : STD_LOGIC;
  signal hqe_n_22 : STD_LOGIC;
  signal hqe_n_23 : STD_LOGIC;
  signal hqe_n_24 : STD_LOGIC;
  signal hqe_n_25 : STD_LOGIC;
  signal hqe_n_26 : STD_LOGIC;
  signal hqe_n_27 : STD_LOGIC;
  signal hqe_n_28 : STD_LOGIC;
  signal hqe_n_29 : STD_LOGIC;
  signal hqe_n_30 : STD_LOGIC;
  signal hqe_n_31 : STD_LOGIC;
  signal hqe_n_32 : STD_LOGIC;
  signal hqe_n_33 : STD_LOGIC;
  signal hqe_n_5 : STD_LOGIC;
  signal io_a_source_n_37 : STD_LOGIC;
  signal io_a_source_n_38 : STD_LOGIC;
  signal io_a_source_n_39 : STD_LOGIC;
  signal io_a_source_n_4 : STD_LOGIC;
  signal io_a_source_n_40 : STD_LOGIC;
  signal io_a_source_n_41 : STD_LOGIC;
  signal io_a_source_n_42 : STD_LOGIC;
  signal io_a_source_n_43 : STD_LOGIC;
  signal io_a_source_n_44 : STD_LOGIC;
  signal io_a_source_n_45 : STD_LOGIC;
  signal io_a_source_n_46 : STD_LOGIC;
  signal io_a_source_n_47 : STD_LOGIC;
  signal io_a_source_n_48 : STD_LOGIC;
  signal io_a_source_n_49 : STD_LOGIC;
  signal io_a_source_n_50 : STD_LOGIC;
  signal io_a_source_n_51 : STD_LOGIC;
  signal io_a_source_n_52 : STD_LOGIC;
  signal io_a_source_n_53 : STD_LOGIC;
  signal io_a_source_n_54 : STD_LOGIC;
  signal io_a_source_n_55 : STD_LOGIC;
  signal io_a_source_n_56 : STD_LOGIC;
  signal io_a_source_n_57 : STD_LOGIC;
  signal io_a_source_n_82 : STD_LOGIC;
  signal io_bsource_n_2 : STD_LOGIC;
  signal io_bsource_n_3 : STD_LOGIC;
  signal io_c_source_n_2 : STD_LOGIC;
  signal io_c_source_n_3 : STD_LOGIC;
  signal io_d_source_n_2 : STD_LOGIC;
  signal io_d_source_n_3 : STD_LOGIC;
  signal io_e_source_n_5 : STD_LOGIC;
  signal io_e_source_n_6 : STD_LOGIC;
  signal io_rxc_source_io_enq_ready : STD_LOGIC;
  signal io_txc_source_io_enq_ready : STD_LOGIC;
  signal maybe_full : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ready_reg : STD_LOGIC;
  signal ready_reg_0 : STD_LOGIC;
  signal ready_reg_1 : STD_LOGIC;
  signal ready_reg_2 : STD_LOGIC;
  signal ready_reg_3 : STD_LOGIC;
  signal ready_reg_4 : STD_LOGIC;
  signal ready_reg_5 : STD_LOGIC;
  signal rx_a : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rx_a[0]_i_4_n_0\ : STD_LOGIC;
  signal \rx_a[0]_i_5_n_0\ : STD_LOGIC;
  signal \rx_a[0]_i_6_n_0\ : STD_LOGIC;
  signal \rx_a[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_a[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_a[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_a[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_a[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_a[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_a[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_a[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_a[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a[19]_i_2_n_0\ : STD_LOGIC;
  signal \rx_a[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_a[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_a[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_a[19]_i_7__0_n_0\ : STD_LOGIC;
  signal \rx_a[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_a[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_a[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_a[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_a[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[10]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[11]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[12]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[13]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[14]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[15]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[16]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[17]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[18]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[19]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[3]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[4]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[5]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[6]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[7]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[8]\ : STD_LOGIC;
  signal \rx_a_reg_n_0_[9]\ : STD_LOGIC;
  signal rx_b : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rx_b[0]_i_4_n_0\ : STD_LOGIC;
  signal \rx_b[0]_i_5_n_0\ : STD_LOGIC;
  signal \rx_b[0]_i_6_n_0\ : STD_LOGIC;
  signal \rx_b[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_b[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_b[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_b[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_b[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_b[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_b[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_b[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_b[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[19]_i_3_n_0\ : STD_LOGIC;
  signal \rx_b[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_b[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_b[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_b[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_b[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_b[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_b[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_b[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[10]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[11]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[12]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[13]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[14]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[15]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[16]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[17]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[18]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[19]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[3]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[4]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[5]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[6]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[7]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[8]\ : STD_LOGIC;
  signal \rx_b_reg_n_0_[9]\ : STD_LOGIC;
  signal rx_c : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rx_c[0]_i_4_n_0\ : STD_LOGIC;
  signal \rx_c[0]_i_5_n_0\ : STD_LOGIC;
  signal \rx_c[0]_i_6_n_0\ : STD_LOGIC;
  signal \rx_c[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_c[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_c[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_c[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_c[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_c[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_c[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_c[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_c[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[19]_i_3_n_0\ : STD_LOGIC;
  signal \rx_c[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_c[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_c[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_c[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_c[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_c[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_c[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_c[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[10]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[11]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[12]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[13]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[14]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[15]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[16]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[17]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[18]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[19]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[3]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[4]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[5]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[6]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[7]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[8]\ : STD_LOGIC;
  signal \rx_c_reg_n_0_[9]\ : STD_LOGIC;
  signal rx_d : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rx_d[0]_i_4_n_0\ : STD_LOGIC;
  signal \rx_d[0]_i_5_n_0\ : STD_LOGIC;
  signal \rx_d[0]_i_6_n_0\ : STD_LOGIC;
  signal \rx_d[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_d[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_d[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_d[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_d[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_d[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_d[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_d[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_d[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[19]_i_3_n_0\ : STD_LOGIC;
  signal \rx_d[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_d[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_d[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_d[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_d[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_d[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_d[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_d[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[10]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[11]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[12]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[13]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[14]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[15]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[16]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[17]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[18]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[19]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[3]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[4]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[5]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[6]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[7]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[8]\ : STD_LOGIC;
  signal \rx_d_reg_n_0_[9]\ : STD_LOGIC;
  signal rx_e : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rx_e[0]_i_4_n_0\ : STD_LOGIC;
  signal \rx_e[0]_i_5_n_0\ : STD_LOGIC;
  signal \rx_e[0]_i_6_n_0\ : STD_LOGIC;
  signal \rx_e[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_e[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_e[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_e[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_e[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_e[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_e[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_e[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_e[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[19]_i_3_n_0\ : STD_LOGIC;
  signal \rx_e[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_e[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_e[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_e[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_e[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_e[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_e[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_e[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[10]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[11]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[12]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[13]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[14]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[15]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[16]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[17]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[18]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[19]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[3]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[4]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[5]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[6]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[7]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[8]\ : STD_LOGIC;
  signal \rx_e_reg_n_0_[9]\ : STD_LOGIC;
  signal sink_valid_io_out : STD_LOGIC;
  signal tx_d : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \tx_d[10]_i_2_n_0\ : STD_LOGIC;
  signal \tx_d[11]_i_4_n_0\ : STD_LOGIC;
  signal \tx_d[11]_i_5_n_0\ : STD_LOGIC;
  signal \tx_d[11]_i_6_n_0\ : STD_LOGIC;
  signal \tx_d[11]_i_7_n_0\ : STD_LOGIC;
  signal \tx_d[11]_i_8_n_0\ : STD_LOGIC;
  signal \tx_d[12]_i_2_n_0\ : STD_LOGIC;
  signal \tx_d[13]_i_2_n_0\ : STD_LOGIC;
  signal \tx_d[14]_i_2_n_0\ : STD_LOGIC;
  signal \tx_d[15]_i_4_n_0\ : STD_LOGIC;
  signal \tx_d[15]_i_5_n_0\ : STD_LOGIC;
  signal \tx_d[15]_i_6_n_0\ : STD_LOGIC;
  signal \tx_d[15]_i_7_n_0\ : STD_LOGIC;
  signal \tx_d[19]_i_2_n_0\ : STD_LOGIC;
  signal \tx_d[19]_i_5_n_0\ : STD_LOGIC;
  signal \tx_d[19]_i_6_n_0\ : STD_LOGIC;
  signal \tx_d[19]_i_7_n_0\ : STD_LOGIC;
  signal \tx_d[19]_i_8_n_0\ : STD_LOGIC;
  signal \tx_d[19]_i_9_n_0\ : STD_LOGIC;
  signal \tx_d[3]_i_4_n_0\ : STD_LOGIC;
  signal \tx_d[3]_i_5_n_0\ : STD_LOGIC;
  signal \tx_d[3]_i_6_n_0\ : STD_LOGIC;
  signal \tx_d[3]_i_7_n_0\ : STD_LOGIC;
  signal \tx_d[7]_i_10_n_0\ : STD_LOGIC;
  signal \tx_d[7]_i_4_n_0\ : STD_LOGIC;
  signal \tx_d[7]_i_5_n_0\ : STD_LOGIC;
  signal \tx_d[7]_i_6_n_0\ : STD_LOGIC;
  signal \tx_d[7]_i_7_n_0\ : STD_LOGIC;
  signal \tx_d[7]_i_8_n_0\ : STD_LOGIC;
  signal \tx_d[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \tx_d[8]_i_2_n_0\ : STD_LOGIC;
  signal \tx_d[9]_i_2_n_0\ : STD_LOGIC;
  signal \tx_d_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \tx_d_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \tx_d_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \tx_d_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \tx_d_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \tx_d_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \tx_d_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \tx_d_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \tx_d_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \tx_d_reg[19]_i_4_n_1\ : STD_LOGIC;
  signal \tx_d_reg[19]_i_4_n_2\ : STD_LOGIC;
  signal \tx_d_reg[19]_i_4_n_3\ : STD_LOGIC;
  signal \tx_d_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \tx_d_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \tx_d_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \tx_d_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \tx_d_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \tx_d_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \tx_d_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \tx_d_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[10]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[11]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[12]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[13]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[14]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[15]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[16]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[17]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[18]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[19]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[6]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[8]\ : STD_LOGIC;
  signal \tx_d_reg_n_0_[9]\ : STD_LOGIC;
  signal tx_z_3 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \NLW_tx_d_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tx_d_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \beatCnt[0]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \beatCnt[1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \first_count[0]_i_3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \first_count[0]_i_4\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \first_count[1]_i_6\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \first_count[1]_i_7\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \rx_a[10]_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \rx_a[11]_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \rx_a[12]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \rx_a[13]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \rx_a[14]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \rx_a[15]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \rx_a[16]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \rx_a[17]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \rx_a[18]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \rx_a[19]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \rx_a[1]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \rx_a[2]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \rx_a[3]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \rx_a[4]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \rx_a[6]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \rx_a[7]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \rx_a[8]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \rx_a[9]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \rx_b[10]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rx_b[11]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \rx_b[12]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rx_b[13]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \rx_b[14]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \rx_b[15]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \rx_b[16]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \rx_b[17]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \rx_b[18]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \rx_b[19]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \rx_b[1]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \rx_b[2]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \rx_b[3]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \rx_b[4]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \rx_b[6]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \rx_b[7]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \rx_b[8]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \rx_b[9]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \rx_c[10]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rx_c[11]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rx_c[12]_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rx_c[13]_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rx_c[14]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \rx_c[15]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \rx_c[16]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \rx_c[17]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \rx_c[18]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \rx_c[19]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \rx_c[1]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rx_c[2]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rx_c[3]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rx_c[4]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rx_c[6]_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rx_c[7]_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rx_c[8]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rx_c[9]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rx_d[10]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \rx_d[11]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \rx_d[12]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \rx_d[13]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \rx_d[14]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \rx_d[15]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \rx_d[16]_i_1__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \rx_d[17]_i_1__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \rx_d[18]_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \rx_d[19]_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \rx_d[1]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \rx_d[2]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \rx_d[3]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \rx_d[4]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \rx_d[6]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \rx_d[7]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \rx_d[8]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \rx_d[9]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \rx_e[10]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \rx_e[11]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \rx_e[12]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \rx_e[13]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \rx_e[14]_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \rx_e[15]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \rx_e[16]_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \rx_e[17]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \rx_e[18]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \rx_e[19]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \rx_e[1]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \rx_e[2]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \rx_e[3]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \rx_e[4]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \rx_e[6]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \rx_e[7]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \rx_e[8]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \rx_e[9]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \tx_d[11]_i_8\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \tx_d[7]_i_9__0\ : label is "soft_lutpair223";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\b2c_data_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => chiplink_rx_data(0),
      Q => b2c_data_REG(0),
      R => '0'
    );
\b2c_data_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => chiplink_rx_data(1),
      Q => b2c_data_REG(1),
      R => '0'
    );
\b2c_data_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => chiplink_rx_data(2),
      Q => b2c_data_REG(2),
      R => '0'
    );
\b2c_data_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => chiplink_rx_data(3),
      Q => b2c_data_REG(3),
      R => '0'
    );
\b2c_data_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => chiplink_rx_data(4),
      Q => b2c_data_REG(4),
      R => '0'
    );
\b2c_data_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => chiplink_rx_data(5),
      Q => b2c_data_REG(5),
      R => '0'
    );
\b2c_data_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => chiplink_rx_data(6),
      Q => b2c_data_REG(6),
      R => '0'
    );
\b2c_data_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => chiplink_rx_data(7),
      Q => b2c_data_REG(7),
      R => '0'
    );
\b2c_data_concat_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => b2c_data(0),
      Q => \^q\(0),
      R => rx_reset
    );
\b2c_data_concat_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(2),
      Q => \^q\(10),
      R => rx_reset
    );
\b2c_data_concat_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(3),
      Q => \^q\(11),
      R => rx_reset
    );
\b2c_data_concat_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(4),
      Q => \^q\(12),
      R => rx_reset
    );
\b2c_data_concat_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(5),
      Q => \^q\(13),
      R => rx_reset
    );
\b2c_data_concat_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(6),
      Q => \^q\(14),
      R => rx_reset
    );
\b2c_data_concat_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(7),
      Q => \^q\(15),
      R => rx_reset
    );
\b2c_data_concat_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(8),
      Q => \^q\(16),
      R => rx_reset
    );
\b2c_data_concat_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(9),
      Q => \^q\(17),
      R => rx_reset
    );
\b2c_data_concat_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(10),
      Q => \^q\(18),
      R => rx_reset
    );
\b2c_data_concat_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(11),
      Q => \^q\(19),
      R => rx_reset
    );
\b2c_data_concat_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => b2c_data(1),
      Q => \^q\(1),
      R => rx_reset
    );
\b2c_data_concat_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(12),
      Q => \^q\(20),
      R => rx_reset
    );
\b2c_data_concat_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(13),
      Q => \^q\(21),
      R => rx_reset
    );
\b2c_data_concat_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(14),
      Q => \^q\(22),
      R => rx_reset
    );
\b2c_data_concat_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(15),
      Q => \^q\(23),
      R => rx_reset
    );
\b2c_data_concat_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(16),
      Q => \^q\(24),
      R => rx_reset
    );
\b2c_data_concat_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(17),
      Q => \^q\(25),
      R => rx_reset
    );
\b2c_data_concat_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(18),
      Q => \^q\(26),
      R => rx_reset
    );
\b2c_data_concat_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(19),
      Q => \^q\(27),
      R => rx_reset
    );
\b2c_data_concat_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(20),
      Q => \^q\(28),
      R => rx_reset
    );
\b2c_data_concat_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(21),
      Q => \^q\(29),
      R => rx_reset
    );
\b2c_data_concat_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => b2c_data(2),
      Q => \^q\(2),
      R => rx_reset
    );
\b2c_data_concat_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(22),
      Q => \^q\(30),
      R => rx_reset
    );
\b2c_data_concat_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(23),
      Q => \^q\(31),
      R => rx_reset
    );
\b2c_data_concat_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => b2c_data(3),
      Q => \^q\(3),
      R => rx_reset
    );
\b2c_data_concat_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => b2c_data(4),
      Q => \^q\(4),
      R => rx_reset
    );
\b2c_data_concat_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => b2c_data(5),
      Q => \^q\(5),
      R => rx_reset
    );
\b2c_data_concat_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => b2c_data(6),
      Q => \^q\(6),
      R => rx_reset
    );
\b2c_data_concat_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => b2c_data(7),
      Q => \^q\(7),
      R => rx_reset
    );
\b2c_data_concat_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(0),
      Q => \^q\(8),
      R => rx_reset
    );
\b2c_data_concat_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \^q\(1),
      Q => \^q\(9),
      R => rx_reset
    );
\b2c_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => b2c_data_REG(0),
      Q => b2c_data(0),
      R => '0'
    );
\b2c_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => b2c_data_REG(1),
      Q => b2c_data(1),
      R => '0'
    );
\b2c_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => b2c_data_REG(2),
      Q => b2c_data(2),
      R => '0'
    );
\b2c_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => b2c_data_REG(3),
      Q => b2c_data(3),
      R => '0'
    );
\b2c_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => b2c_data_REG(4),
      Q => b2c_data(4),
      R => '0'
    );
\b2c_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => b2c_data_REG(5),
      Q => b2c_data(5),
      R => '0'
    );
\b2c_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => b2c_data_REG(6),
      Q => b2c_data(6),
      R => '0'
    );
\b2c_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => b2c_data_REG(7),
      Q => b2c_data(7),
      R => '0'
    );
b2c_data_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => beatCnt(0),
      I1 => beatCnt(1),
      O => b2c_data_valid_i_1_n_0
    );
b2c_data_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => b2c_data_valid_i_1_n_0,
      Q => b2c_data_valid,
      R => rx_reset
    );
b2c_send_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => chiplink_rx_send,
      Q => \^b2c_send_reg\,
      R => '0'
    );
b2c_send_reg: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \^b2c_send_reg\,
      Q => b2c_send,
      R => rx_reset
    );
\beatCnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => beatCnt(0),
      O => \_beatCnt_T_1\(0)
    );
\beatCnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => beatCnt(0),
      I1 => beatCnt(1),
      O => \_beatCnt_T_1\(1)
    );
\beatCnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \_beatCnt_T_1\(0),
      Q => beatCnt(0),
      R => rx_reset
    );
\beatCnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_send,
      D => \_beatCnt_T_1\(1),
      Q => beatCnt(1),
      R => rx_reset
    );
\first_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \first_count_reg__0\(0),
      I1 => \first_count_reg__0\(1),
      I2 => \first_count_reg__0\(2),
      I3 => \first_count_reg__0\(4),
      I4 => \first_count_reg__0\(3),
      I5 => \first_count[0]_i_2_n_0\,
      O => p_0_in(0)
    );
\first_count[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A060A06FAF6FAF60"
    )
        port map (
      I0 => \first_count[0]_i_3_n_0\,
      I1 => \^q\(3),
      I2 => \first_count[1]_i_2_n_0\,
      I3 => \first_count[0]_i_4_n_0\,
      I4 => \^q\(5),
      I5 => \first_count[0]_i_5_n_0\,
      O => \first_count[0]_i_2_n_0\
    );
\first_count[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => \^q\(4),
      O => \first_count[0]_i_3_n_0\
    );
\first_count[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \^q\(12),
      I3 => \^q\(11),
      O => \first_count[0]_i_4_n_0\
    );
\first_count[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFBFFFB"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(12),
      I4 => \^q\(11),
      I5 => \^q\(10),
      O => \first_count[0]_i_5_n_0\
    );
\first_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999000999999099"
    )
        port map (
      I0 => \first_count_reg__0\(1),
      I1 => \first_count_reg__0\(0),
      I2 => \first_count[1]_i_2_n_0\,
      I3 => \first_count[1]_i_3_n_0\,
      I4 => hqc_n_10,
      I5 => \first_count[1]_i_4_n_0\,
      O => p_0_in(1)
    );
\first_count[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \first_count[1]_i_2_n_0\
    );
\first_count[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0000003D05"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(9),
      I2 => \^q\(11),
      I3 => \^q\(10),
      I4 => \^q\(5),
      I5 => \first_count[1]_i_5_n_0\,
      O => \first_count[1]_i_3_n_0\
    );
\first_count[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA00008000"
    )
        port map (
      I0 => \first_count[1]_i_6_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(9),
      I3 => \^q\(10),
      I4 => \^q\(11),
      I5 => \^q\(0),
      O => \first_count[1]_i_4_n_0\
    );
\first_count[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => \first_count[1]_i_5_n_0\
    );
\first_count[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \first_count[1]_i_7_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(0),
      O => \first_count[1]_i_6_n_0\
    );
\first_count[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEFFFF"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      I2 => \^q\(9),
      I3 => \^q\(10),
      I4 => \^q\(3),
      O => \first_count[1]_i_7_n_0\
    );
\first_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00000000FD"
    )
        port map (
      I0 => \first_count_reg[2]_i_2_n_0\,
      I1 => \first_count_reg__0\(4),
      I2 => \first_count_reg__0\(3),
      I3 => \first_count_reg__0\(0),
      I4 => \first_count_reg__0\(1),
      I5 => \first_count_reg__0\(2),
      O => p_0_in(2)
    );
\first_count[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFECFFFFCEECEE"
    )
        port map (
      I0 => \first_count[1]_i_5_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(10),
      I3 => \^q\(11),
      I4 => \^q\(9),
      I5 => \^q\(12),
      O => \first_count[2]_i_3_n_0\
    );
\first_count[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(9),
      I2 => \^q\(11),
      I3 => \^q\(10),
      I4 => \^q\(3),
      O => \first_count[2]_i_4_n_0\
    );
\first_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC3CCCCCCC2"
    )
        port map (
      I0 => \first_count[3]_i_2_n_0\,
      I1 => \first_count_reg__0\(3),
      I2 => \first_count_reg__0\(0),
      I3 => \first_count_reg__0\(1),
      I4 => \first_count_reg__0\(2),
      I5 => \first_count_reg__0\(4),
      O => p_0_in(3)
    );
\first_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008B0000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \first_count[1]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \^q\(11),
      O => \first_count[3]_i_2_n_0\
    );
\first_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => rx_reset,
      I1 => \^q\(2),
      I2 => hqc_n_10,
      I3 => b2c_data_valid,
      I4 => \^q\(1),
      O => clear
    );
\first_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFC0002"
    )
        port map (
      I0 => \first_count[4]_i_3_n_0\,
      I1 => \first_count_reg__0\(0),
      I2 => \first_count_reg__0\(1),
      I3 => \first_count_reg__0\(2),
      I4 => \first_count_reg__0\(4),
      I5 => \first_count_reg__0\(3),
      O => p_0_in(4)
    );
\first_count[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008B000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \first_count[1]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(10),
      I4 => \^q\(11),
      I5 => \^q\(9),
      O => \first_count[4]_i_3_n_0\
    );
\first_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_data_valid,
      D => p_0_in(0),
      Q => \first_count_reg__0\(0),
      R => clear
    );
\first_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_data_valid,
      D => p_0_in(1),
      Q => \first_count_reg__0\(1),
      R => clear
    );
\first_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_data_valid,
      D => p_0_in(2),
      Q => \first_count_reg__0\(2),
      R => clear
    );
\first_count_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \first_count[2]_i_3_n_0\,
      I1 => \first_count[2]_i_4_n_0\,
      O => \first_count_reg[2]_i_2_n_0\,
      S => \first_count[1]_i_2_n_0\
    );
\first_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_data_valid,
      D => p_0_in(3),
      Q => \first_count_reg__0\(3),
      R => clear
    );
\first_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => b2c_data_valid,
      D => p_0_in(4),
      Q => \first_count_reg__0\(4),
      R => clear
    );
\format_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(2),
      I1 => b2c_data_valid,
      I2 => hqc_n_10,
      I3 => format_r(2),
      O => \_GEN_9\(2)
    );
\format_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \_GEN_9\(0),
      Q => format_r(0),
      R => '0'
    );
\format_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \_GEN_9\(1),
      Q => format_r(1),
      R => '0'
    );
\format_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \_GEN_9\(2),
      Q => format_r(2),
      R => '0'
    );
hqa: entity work.meisha_chiplink_master_0_1_FPGA_HellaQueue
     port map (
      ADDRARDADDR(4 downto 0) => ADDRARDADDR(4 downto 0),
      E(0) => E(0),
      Q(4 downto 0) => \hqa/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \_GEN_9\(1 downto 0) => \_GEN_9\(1 downto 0),
      \b2c_data_concat_reg[31]\(31 downto 0) => \^q\(31 downto 0),
      b2c_data_valid_reg => hqd_n_12,
      chiplink_rx_clk => chiplink_rx_clk,
      \format_r_reg[1]\(1 downto 0) => format_r(1 downto 0),
      \format_r_reg[2]\ => hqc_n_7,
      maybe_full => maybe_full,
      \mem_0_reg[31]\(31 downto 0) => hqa_io_deq_bits(31 downto 0),
      ram_R0_data(31 downto 0) => ram_R0_data(31 downto 0),
      ready_reg => ready_reg,
      ready_reg_reg => io_a_source_n_4,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
hqb: entity work.meisha_chiplink_master_0_1_FPGA_HellaQueue_57
     port map (
      CO(0) => hqb_n_13,
      D(0) => rx_b(0),
      DOADO(6 downto 0) => DOADO(6 downto 0),
      E(0) => \enq_ptr_reg[0]_1\(0),
      O(2) => hqb_n_15,
      O(1) => hqb_n_16,
      O(0) => hqb_n_17,
      Q(0) => \rx_b_reg_n_0_[0]\,
      S(2) => \rx_b[0]_i_4_n_0\,
      S(1) => \rx_b[0]_i_5_n_0\,
      S(0) => \rx_b[0]_i_6_n_0\,
      \_GEN_9\(1 downto 0) => \_GEN_9\(1 downto 0),
      \b2c_data_concat_reg[12]\(8 downto 5) => \^q\(12 downto 9),
      \b2c_data_concat_reg[12]\(4 downto 2) => \^q\(5 downto 3),
      \b2c_data_concat_reg[12]\(1 downto 0) => \^q\(1 downto 0),
      b2c_data_valid_reg => hqd_n_12,
      chiplink_rx_clk => chiplink_rx_clk,
      \format_r_reg[1]\(1 downto 0) => format_r(1 downto 0),
      \format_r_reg[2]\ => hqc_n_7,
      \hqb/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqb/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqb/fq/ram/ram_ext/ram_reg_0\(4 downto 0) => \hqb/fq/ram/ram_ext/ram_reg_0\(4 downto 0),
      \mem_0_reg[12]\(6 downto 3) => hqb_io_deq_bits(12 downto 9),
      \mem_0_reg[12]\(2 downto 0) => hqb_io_deq_bits(5 downto 3),
      \ram_reg[3]\ => hqb_n_5,
      ready_reg => ready_reg_0,
      ready_reg_0 => ready_reg_4,
      ready_reg_reg => io_bsource_n_2,
      ready_reg_reg_0 => io_bsource_n_3,
      \rx_b_reg[11]\(3) => hqb_n_21,
      \rx_b_reg[11]\(2) => hqb_n_22,
      \rx_b_reg[11]\(1) => hqb_n_23,
      \rx_b_reg[11]\(0) => hqb_n_24,
      \rx_b_reg[11]_0\(3) => \rx_b[11]_i_3__0_n_0\,
      \rx_b_reg[11]_0\(2) => \rx_b[11]_i_4__0_n_0\,
      \rx_b_reg[11]_0\(1) => \rx_b[11]_i_5__0_n_0\,
      \rx_b_reg[11]_0\(0) => \rx_b[11]_i_6__0_n_0\,
      \rx_b_reg[15]\(3) => hqb_n_25,
      \rx_b_reg[15]\(2) => hqb_n_26,
      \rx_b_reg[15]\(1) => hqb_n_27,
      \rx_b_reg[15]\(0) => hqb_n_28,
      \rx_b_reg[15]_0\(3) => \rx_b[15]_i_3__0_n_0\,
      \rx_b_reg[15]_0\(2) => \rx_b[15]_i_4__0_n_0\,
      \rx_b_reg[15]_0\(1) => \rx_b[15]_i_5__0_n_0\,
      \rx_b_reg[15]_0\(0) => \rx_b[15]_i_6__0_n_0\,
      \rx_b_reg[19]\(3) => hqb_n_29,
      \rx_b_reg[19]\(2) => hqb_n_30,
      \rx_b_reg[19]\(1) => hqb_n_31,
      \rx_b_reg[19]\(0) => hqb_n_32,
      \rx_b_reg[19]_0\(3) => \rx_b[19]_i_3_n_0\,
      \rx_b_reg[19]_0\(2) => \rx_b[19]_i_4__0_n_0\,
      \rx_b_reg[19]_0\(1) => \rx_b[19]_i_5__0_n_0\,
      \rx_b_reg[19]_0\(0) => \rx_b[19]_i_6__0_n_0\,
      \rx_b_reg[5]\ => hqb_n_14,
      \rx_b_reg[7]\(2) => hqb_n_18,
      \rx_b_reg[7]\(1) => hqb_n_19,
      \rx_b_reg[7]\(0) => hqb_n_20,
      \rx_b_reg[7]_0\(3) => \rx_b[7]_i_3__0_n_0\,
      \rx_b_reg[7]_0\(2) => \rx_b[7]_i_4__0_n_0\,
      \rx_b_reg[7]_0\(1) => \rx_b[7]_i_5__0_n_0\,
      \rx_b_reg[7]_0\(0) => \rx_b[7]_i_6__0_n_0\,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
hqc: entity work.meisha_chiplink_master_0_1_FPGA_HellaQueue_58
     port map (
      CO(0) => hqc_n_17,
      D(0) => rx_c(0),
      E(0) => \enq_ptr_reg[0]\(0),
      O(2) => hqc_n_19,
      O(1) => hqc_n_20,
      O(0) => hqc_n_21,
      Q(0) => \rx_c_reg_n_0_[0]\,
      S(2) => \rx_c[0]_i_4_n_0\,
      S(1) => \rx_c[0]_i_5_n_0\,
      S(0) => \rx_c[0]_i_6_n_0\,
      \_GEN_9\(1 downto 0) => \_GEN_9\(1 downto 0),
      \b2c_data_concat_reg[31]\(27 downto 12) => \^q\(31 downto 16),
      \b2c_data_concat_reg[31]\(11 downto 8) => \^q\(12 downto 9),
      \b2c_data_concat_reg[31]\(7 downto 0) => \^q\(7 downto 0),
      b2c_data_valid => b2c_data_valid,
      b2c_data_valid_reg => hqd_n_12,
      chiplink_rx_clk => chiplink_rx_clk,
      \enq_ptr_reg[0]\ => hqc_n_7,
      \first_count_reg[4]\(4 downto 0) => \first_count_reg__0\(4 downto 0),
      \format_r_reg[1]\ => hqc_n_10,
      \format_r_reg[2]\(2 downto 0) => format_r(2 downto 0),
      \hqc/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqc/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqc/fq/ram/ram_ext/ram_reg_0\(4 downto 0) => \hqc/fq/ram/ram_ext/ram_reg_0\(4 downto 0),
      maybe_full_reg => hqc_n_5,
      \mem_0_reg[31]\(24 downto 9) => hqc_io_deq_bits(31 downto 16),
      \mem_0_reg[31]\(8 downto 5) => hqc_io_deq_bits(12 downto 9),
      \mem_0_reg[31]\(4 downto 0) => hqc_io_deq_bits(7 downto 3),
      ram_R0_data_0(24 downto 0) => ram_R0_data_0(24 downto 0),
      ready_reg => ready_reg_1,
      ready_reg_0 => ready_reg_4,
      ready_reg_reg => io_c_source_n_2,
      ready_reg_reg_0 => io_c_source_n_3,
      \rx_c_reg[11]\(3) => hqc_n_25,
      \rx_c_reg[11]\(2) => hqc_n_26,
      \rx_c_reg[11]\(1) => hqc_n_27,
      \rx_c_reg[11]\(0) => hqc_n_28,
      \rx_c_reg[11]_0\(3) => \rx_c[11]_i_3__0_n_0\,
      \rx_c_reg[11]_0\(2) => \rx_c[11]_i_4__0_n_0\,
      \rx_c_reg[11]_0\(1) => \rx_c[11]_i_5__0_n_0\,
      \rx_c_reg[11]_0\(0) => \rx_c[11]_i_6__0_n_0\,
      \rx_c_reg[15]\(3) => hqc_n_29,
      \rx_c_reg[15]\(2) => hqc_n_30,
      \rx_c_reg[15]\(1) => hqc_n_31,
      \rx_c_reg[15]\(0) => hqc_n_32,
      \rx_c_reg[15]_0\(3) => \rx_c[15]_i_3__0_n_0\,
      \rx_c_reg[15]_0\(2) => \rx_c[15]_i_4__0_n_0\,
      \rx_c_reg[15]_0\(1) => \rx_c[15]_i_5__0_n_0\,
      \rx_c_reg[15]_0\(0) => \rx_c[15]_i_6__0_n_0\,
      \rx_c_reg[19]\(3) => hqc_n_33,
      \rx_c_reg[19]\(2) => hqc_n_34,
      \rx_c_reg[19]\(1) => hqc_n_35,
      \rx_c_reg[19]\(0) => hqc_n_36,
      \rx_c_reg[19]_0\(3) => \rx_c[19]_i_3_n_0\,
      \rx_c_reg[19]_0\(2) => \rx_c[19]_i_4__0_n_0\,
      \rx_c_reg[19]_0\(1) => \rx_c[19]_i_5__0_n_0\,
      \rx_c_reg[19]_0\(0) => \rx_c[19]_i_6__0_n_0\,
      \rx_c_reg[5]\ => hqc_n_18,
      \rx_c_reg[7]\(2) => hqc_n_22,
      \rx_c_reg[7]\(1) => hqc_n_23,
      \rx_c_reg[7]\(0) => hqc_n_24,
      \rx_c_reg[7]_0\(3) => \rx_c[7]_i_3__0_n_0\,
      \rx_c_reg[7]_0\(2) => \rx_c[7]_i_4__0_n_0\,
      \rx_c_reg[7]_0\(1) => \rx_c[7]_i_5__0_n_0\,
      \rx_c_reg[7]_0\(0) => \rx_c[7]_i_6__0_n_0\,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
hqd: entity work.meisha_chiplink_master_0_1_FPGA_HellaQueue_59
     port map (
      CO(0) => hqd_n_14,
      D(0) => rx_d(0),
      E(0) => \enq_ptr_reg[0]_2\(0),
      O(2) => hqd_n_16,
      O(1) => hqd_n_17,
      O(0) => hqd_n_18,
      Q(4 downto 0) => \hqd/fq/ram/ram_ext/ram_reg_0\(4 downto 0),
      S(2) => \rx_d[0]_i_4_n_0\,
      S(1) => \rx_d[0]_i_5_n_0\,
      S(0) => \rx_d[0]_i_6_n_0\,
      \_GEN_9\(1 downto 0) => \_GEN_9\(1 downto 0),
      \b2c_data_concat_reg[15]\(11 downto 5) => \^q\(15 downto 9),
      \b2c_data_concat_reg[15]\(4 downto 2) => \^q\(5 downto 3),
      \b2c_data_concat_reg[15]\(1 downto 0) => \^q\(1 downto 0),
      b2c_data_valid => b2c_data_valid,
      chiplink_rx_clk => chiplink_rx_clk,
      \enq_ptr_reg[0]\ => hqd_n_12,
      \first_count_reg[4]\(4 downto 0) => \first_count_reg__0\(4 downto 0),
      \format_r_reg[1]\(1 downto 0) => format_r(1 downto 0),
      \format_r_reg[2]\ => hqc_n_7,
      \hqd/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqd/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqd/fq/ram/ram_ext/ram_reg_0\(9 downto 0) => \hqd/fq/ram/ram_ext/ram_reg_1\(9 downto 0),
      \mem_0_reg[15]\(9 downto 3) => hqd_io_deq_bits(15 downto 9),
      \mem_0_reg[15]\(2 downto 0) => hqd_io_deq_bits(5 downto 3),
      \ram_reg[3]\ => hqd_n_5,
      ready_reg => ready_reg_2,
      ready_reg_0 => ready_reg_4,
      ready_reg_reg => io_d_source_n_2,
      ready_reg_reg_0 => io_d_source_n_3,
      \rx_d_reg[0]\(0) => \rx_d_reg_n_0_[0]\,
      \rx_d_reg[11]\(3) => hqd_n_22,
      \rx_d_reg[11]\(2) => hqd_n_23,
      \rx_d_reg[11]\(1) => hqd_n_24,
      \rx_d_reg[11]\(0) => hqd_n_25,
      \rx_d_reg[11]_0\(3) => \rx_d[11]_i_3__0_n_0\,
      \rx_d_reg[11]_0\(2) => \rx_d[11]_i_4__0_n_0\,
      \rx_d_reg[11]_0\(1) => \rx_d[11]_i_5__0_n_0\,
      \rx_d_reg[11]_0\(0) => \rx_d[11]_i_6__0_n_0\,
      \rx_d_reg[15]\(3) => hqd_n_26,
      \rx_d_reg[15]\(2) => hqd_n_27,
      \rx_d_reg[15]\(1) => hqd_n_28,
      \rx_d_reg[15]\(0) => hqd_n_29,
      \rx_d_reg[15]_0\(3) => \rx_d[15]_i_3__0_n_0\,
      \rx_d_reg[15]_0\(2) => \rx_d[15]_i_4__0_n_0\,
      \rx_d_reg[15]_0\(1) => \rx_d[15]_i_5__0_n_0\,
      \rx_d_reg[15]_0\(0) => \rx_d[15]_i_6__0_n_0\,
      \rx_d_reg[19]\(3) => hqd_n_30,
      \rx_d_reg[19]\(2) => hqd_n_31,
      \rx_d_reg[19]\(1) => hqd_n_32,
      \rx_d_reg[19]\(0) => hqd_n_33,
      \rx_d_reg[19]_0\(3) => \rx_d[19]_i_3_n_0\,
      \rx_d_reg[19]_0\(2) => \rx_d[19]_i_4__0_n_0\,
      \rx_d_reg[19]_0\(1) => \rx_d[19]_i_5__0_n_0\,
      \rx_d_reg[19]_0\(0) => \rx_d[19]_i_6__0_n_0\,
      \rx_d_reg[5]\ => hqd_n_15,
      \rx_d_reg[7]\(2) => hqd_n_19,
      \rx_d_reg[7]\(1) => hqd_n_20,
      \rx_d_reg[7]\(0) => hqd_n_21,
      \rx_d_reg[7]_0\(3) => \rx_d[7]_i_3__0_n_0\,
      \rx_d_reg[7]_0\(2) => \rx_d[7]_i_4__0_n_0\,
      \rx_d_reg[7]_0\(1) => \rx_d[7]_i_5__0_n_0\,
      \rx_d_reg[7]_0\(0) => \rx_d[7]_i_6__0_n_0\,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
hqe: entity work.meisha_chiplink_master_0_1_FPGA_HellaQueue_60
     port map (
      CO(0) => hqe_n_14,
      D(0) => rx_e(0),
      DOBDO(0) => DOBDO(0),
      E(0) => \enq_ptr_reg[0]_0\(0),
      O(2) => hqe_n_16,
      O(1) => hqe_n_17,
      O(0) => hqe_n_18,
      Q(1) => \^q\(16),
      Q(0) => \^q\(2),
      S(2) => \rx_e[0]_i_4_n_0\,
      S(1) => \rx_e[0]_i_5_n_0\,
      S(0) => \rx_e[0]_i_6_n_0\,
      \_GEN_9\(1 downto 0) => \_GEN_9\(1 downto 0),
      b2c_data_valid => b2c_data_valid,
      chiplink_rx_clk => chiplink_rx_clk,
      \first_count_reg[0]\ => hqc_n_10,
      \format_r_reg[2]\(0) => format_r(2),
      \hqe/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqe/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqe/fq/ram/ram_ext/ram_reg_0\(4 downto 0) => \hqe/fq/ram/ram_ext/ram_reg_0\(4 downto 0),
      hqe_io_deq_bits(0) => hqe_io_deq_bits(16),
      maybe_full_reg => hqe_n_5,
      ready_reg => ready_reg_3,
      ready_reg_0 => ready_reg_4,
      ready_reg_reg => io_e_source_n_5,
      ready_reg_reg_0 => io_e_source_n_6,
      \rx_e_reg[0]\(0) => \rx_e_reg_n_0_[0]\,
      \rx_e_reg[11]\(3) => hqe_n_22,
      \rx_e_reg[11]\(2) => hqe_n_23,
      \rx_e_reg[11]\(1) => hqe_n_24,
      \rx_e_reg[11]\(0) => hqe_n_25,
      \rx_e_reg[11]_0\(3) => \rx_e[11]_i_3__0_n_0\,
      \rx_e_reg[11]_0\(2) => \rx_e[11]_i_4__0_n_0\,
      \rx_e_reg[11]_0\(1) => \rx_e[11]_i_5__0_n_0\,
      \rx_e_reg[11]_0\(0) => \rx_e[11]_i_6__0_n_0\,
      \rx_e_reg[15]\(3) => hqe_n_26,
      \rx_e_reg[15]\(2) => hqe_n_27,
      \rx_e_reg[15]\(1) => hqe_n_28,
      \rx_e_reg[15]\(0) => hqe_n_29,
      \rx_e_reg[15]_0\(3) => \rx_e[15]_i_3__0_n_0\,
      \rx_e_reg[15]_0\(2) => \rx_e[15]_i_4__0_n_0\,
      \rx_e_reg[15]_0\(1) => \rx_e[15]_i_5__0_n_0\,
      \rx_e_reg[15]_0\(0) => \rx_e[15]_i_6__0_n_0\,
      \rx_e_reg[19]\(3) => hqe_n_30,
      \rx_e_reg[19]\(2) => hqe_n_31,
      \rx_e_reg[19]\(1) => hqe_n_32,
      \rx_e_reg[19]\(0) => hqe_n_33,
      \rx_e_reg[19]_0\(3) => \rx_e[19]_i_3_n_0\,
      \rx_e_reg[19]_0\(2) => \rx_e[19]_i_4__0_n_0\,
      \rx_e_reg[19]_0\(1) => \rx_e[19]_i_5__0_n_0\,
      \rx_e_reg[19]_0\(0) => \rx_e[19]_i_6__0_n_0\,
      \rx_e_reg[5]\ => hqe_n_15,
      \rx_e_reg[7]\(2) => hqe_n_19,
      \rx_e_reg[7]\(1) => hqe_n_20,
      \rx_e_reg[7]\(0) => hqe_n_21,
      \rx_e_reg[7]_0\(3) => \rx_e[7]_i_3__0_n_0\,
      \rx_e_reg[7]_0\(2) => \rx_e[7]_i_4__0_n_0\,
      \rx_e_reg[7]_0\(1) => \rx_e[7]_i_5__0_n_0\,
      \rx_e_reg[7]_0\(0) => \rx_e[7]_i_6__0_n_0\,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
io_a_source: entity work.meisha_chiplink_master_0_1_FPGA_AsyncQueueSource
     port map (
      D(0) => \rx_a_reg_n_0_[0]\,
      E(0) => io_txc_source_io_enq_ready,
      Q(1 downto 0) => \^q\(25 downto 24),
      S(2) => \rx_a[0]_i_4_n_0\,
      S(1) => \rx_a[0]_i_5_n_0\,
      S(0) => \rx_a[0]_i_6_n_0\,
      \b2c_data_concat_reg[25]\ => \tx_d[8]_i_2_n_0\,
      \b2c_data_concat_reg[25]_0\ => \tx_d[9]_i_2_n_0\,
      \b2c_data_concat_reg[25]_1\ => \tx_d[10]_i_2_n_0\,
      \b2c_data_concat_reg[25]_2\ => \tx_d[12]_i_2_n_0\,
      \b2c_data_concat_reg[25]_3\ => \tx_d[13]_i_2_n_0\,
      \b2c_data_concat_reg[25]_4\ => \tx_d[14]_i_2_n_0\,
      \b2c_data_concat_reg[26]\ => \tx_d[19]_i_2_n_0\,
      \cdc_reg_reg[31]\(31 downto 0) => D(31 downto 0),
      chiplink_rx_clk => chiplink_rx_clk,
      maybe_full => maybe_full,
      \mem_0_a_reg[19]\(0) => io_rxc_source_io_enq_ready,
      ram_out_valid_reg => io_a_source_n_4,
      \ram_reg[31]\(31 downto 0) => hqa_io_deq_bits(31 downto 0),
      ready_reg => ready_reg,
      ready_reg_0 => ready_reg_4,
      ready_reg_1 => ready_reg_5,
      \reg__reg\ => \reg__reg\,
      \ridx_ridx_bin_reg[0]\ => \ridx_ridx_bin_reg[0]\,
      \ridx_ridx_bin_reg[0]_0\ => \ridx_ridx_bin_reg[0]_0\,
      \ridx_ridx_bin_reg[1]\ => \ridx_ridx_bin_reg[1]\,
      rx_a(0) => rx_a(0),
      \rx_a_reg[11]\(3) => \rx_a[11]_i_3__0_n_0\,
      \rx_a_reg[11]\(2) => \rx_a[11]_i_4__0_n_0\,
      \rx_a_reg[11]\(1) => \rx_a[11]_i_5__0_n_0\,
      \rx_a_reg[11]\(0) => \rx_a[11]_i_6__0_n_0\,
      \rx_a_reg[15]\(3) => \rx_a[15]_i_3__0_n_0\,
      \rx_a_reg[15]\(2) => \rx_a[15]_i_4__0_n_0\,
      \rx_a_reg[15]\(1) => \rx_a[15]_i_5__0_n_0\,
      \rx_a_reg[15]\(0) => \rx_a[15]_i_6__0_n_0\,
      \rx_a_reg[19]\(3) => \rx_a[19]_i_4__0_n_0\,
      \rx_a_reg[19]\(2) => \rx_a[19]_i_5__0_n_0\,
      \rx_a_reg[19]\(1) => \rx_a[19]_i_6__0_n_0\,
      \rx_a_reg[19]\(0) => \rx_a[19]_i_7__0_n_0\,
      \rx_a_reg[5]\(18 downto 4) => data4(20 downto 6),
      \rx_a_reg[5]\(3 downto 0) => data4(4 downto 1),
      \rx_a_reg[5]_0\ => io_a_source_n_82,
      \rx_a_reg[7]\(3) => \rx_a[7]_i_3__0_n_0\,
      \rx_a_reg[7]\(2) => \rx_a[7]_i_4__0_n_0\,
      \rx_a_reg[7]\(1) => \rx_a[7]_i_5__0_n_0\,
      \rx_a_reg[7]\(0) => \rx_a[7]_i_6__0_n_0\,
      \rx_e_reg[1]\ => io_a_source_n_37,
      rx_io_a_ridx(3 downto 0) => rx_io_a_ridx(3 downto 0),
      rx_io_a_safe_ridx_valid => rx_io_a_safe_ridx_valid,
      rx_io_a_safe_widx_valid => rx_io_a_safe_widx_valid,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out,
      sync_2_reg => rx_io_a_widx(3),
      sync_2_reg_0(2 downto 0) => rx_io_a_widx(2 downto 0),
      tx_d(12 downto 9) => tx_d(18 downto 15),
      tx_d(8) => tx_d(11),
      tx_d(7 downto 0) => tx_d(7 downto 0),
      \tx_d_reg[19]\(19) => io_a_source_n_38,
      \tx_d_reg[19]\(18) => io_a_source_n_39,
      \tx_d_reg[19]\(17) => io_a_source_n_40,
      \tx_d_reg[19]\(16) => io_a_source_n_41,
      \tx_d_reg[19]\(15) => io_a_source_n_42,
      \tx_d_reg[19]\(14) => io_a_source_n_43,
      \tx_d_reg[19]\(13) => io_a_source_n_44,
      \tx_d_reg[19]\(12) => io_a_source_n_45,
      \tx_d_reg[19]\(11) => io_a_source_n_46,
      \tx_d_reg[19]\(10) => io_a_source_n_47,
      \tx_d_reg[19]\(9) => io_a_source_n_48,
      \tx_d_reg[19]\(8) => io_a_source_n_49,
      \tx_d_reg[19]\(7) => io_a_source_n_50,
      \tx_d_reg[19]\(6) => io_a_source_n_51,
      \tx_d_reg[19]\(5) => io_a_source_n_52,
      \tx_d_reg[19]\(4) => io_a_source_n_53,
      \tx_d_reg[19]\(3) => io_a_source_n_54,
      \tx_d_reg[19]\(2) => io_a_source_n_55,
      \tx_d_reg[19]\(1) => io_a_source_n_56,
      \tx_d_reg[19]\(0) => io_a_source_n_57,
      tx_z_3(20 downto 0) => tx_z_3(20 downto 0)
    );
io_bsource: entity work.meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_61
     port map (
      D(6 downto 3) => hqb_io_deq_bits(12 downto 9),
      D(2 downto 0) => hqb_io_deq_bits(5 downto 3),
      Q(2 downto 0) => rx_io_bwidx(2 downto 0),
      \cdc_reg_reg[12]\(6 downto 0) => \cdc_reg_reg[12]\(6 downto 0),
      chiplink_rx_clk => chiplink_rx_clk,
      maybe_full_reg => hqb_n_5,
      ram_out_valid_reg => io_bsource_n_2,
      ready_reg => ready_reg_0,
      \ridx_ridx_bin_reg[0]\ => \ridx_ridx_bin_reg[0]_1\,
      \ridx_ridx_bin_reg[1]\ => \ridx_ridx_bin_reg[1]_0\,
      rx_io_bridx(3 downto 0) => rx_io_bridx(3 downto 0),
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out,
      sync_0_reg => sync_0_reg,
      sync_2_reg => rx_io_bwidx(3),
      \widx_gray_reg[2]_0\ => io_bsource_n_3
    );
io_c_source: entity work.meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_62
     port map (
      D(24 downto 9) => hqc_io_deq_bits(31 downto 16),
      D(8 downto 5) => hqc_io_deq_bits(12 downto 9),
      D(4 downto 0) => hqc_io_deq_bits(7 downto 3),
      Q(2 downto 0) => rx_io_c_widx(2 downto 0),
      \cdc_reg_reg[31]\(24 downto 0) => \cdc_reg_reg[31]\(24 downto 0),
      chiplink_rx_clk => chiplink_rx_clk,
      maybe_full_reg => hqc_n_5,
      ram_out_valid_reg => io_c_source_n_2,
      ready_reg => ready_reg_1,
      \ridx_ridx_bin_reg[1]\ => \ridx_ridx_bin_reg[1]_1\,
      \ridx_ridx_bin_reg[2]\ => \ridx_ridx_bin_reg[2]\,
      rx_io_c_ridx(3 downto 0) => rx_io_c_ridx(3 downto 0),
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out,
      sync_0_reg => sync_0_reg_0,
      sync_2_reg => rx_io_c_widx(3),
      \widx_gray_reg[2]_0\ => io_c_source_n_3
    );
io_d_source: entity work.meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_63
     port map (
      D(9 downto 3) => hqd_io_deq_bits(15 downto 9),
      D(2 downto 0) => hqd_io_deq_bits(5 downto 3),
      Q(2 downto 0) => rx_io_d_widx(2 downto 0),
      \cdc_reg_reg[15]\(9 downto 0) => \cdc_reg_reg[15]\(9 downto 0),
      chiplink_rx_clk => chiplink_rx_clk,
      maybe_full_reg => hqd_n_5,
      ram_out_valid_reg => io_d_source_n_2,
      ready_reg => ready_reg_2,
      \ridx_ridx_bin_reg[1]\ => \ridx_ridx_bin_reg[1]_2\,
      \ridx_ridx_bin_reg[2]\ => \ridx_ridx_bin_reg[2]_0\,
      rx_io_d_ridx(3 downto 0) => rx_io_d_ridx(3 downto 0),
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out,
      sync_0_reg => sync_0_reg_1,
      sync_2_reg => rx_io_d_widx(3),
      \widx_gray_reg[2]_0\ => io_d_source_n_3
    );
io_e_source: entity work.meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_64
     port map (
      Q(2 downto 0) => rx_io_e_widx(2 downto 0),
      \cdc_reg_reg[16]\ => \cdc_reg_reg[16]\,
      \cdc_reg_reg[16]_0\ => \cdc_reg_reg[16]_0\,
      chiplink_rx_clk => chiplink_rx_clk,
      hqe_io_deq_bits(0) => hqe_io_deq_bits(16),
      maybe_full_reg => hqe_n_5,
      ram_out_valid_reg => io_e_source_n_5,
      ready_reg => ready_reg_3,
      \ridx_ridx_bin_reg[1]\ => \ridx_ridx_bin_reg[1]_3\,
      \ridx_ridx_bin_reg[2]\ => \ridx_ridx_bin_reg[2]_1\,
      rx_io_e_ridx(3 downto 0) => rx_io_e_ridx(3 downto 0),
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out,
      sync_2_reg => rx_io_e_widx(3),
      \widx_gray_reg[2]_0\ => io_e_source_n_6
    );
io_rxc_source: entity work.meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_5
     port map (
      D(19) => \rx_a_reg_n_0_[19]\,
      D(18) => \rx_a_reg_n_0_[18]\,
      D(17) => \rx_a_reg_n_0_[17]\,
      D(16) => \rx_a_reg_n_0_[16]\,
      D(15) => \rx_a_reg_n_0_[15]\,
      D(14) => \rx_a_reg_n_0_[14]\,
      D(13) => \rx_a_reg_n_0_[13]\,
      D(12) => \rx_a_reg_n_0_[12]\,
      D(11) => \rx_a_reg_n_0_[11]\,
      D(10) => \rx_a_reg_n_0_[10]\,
      D(9) => \rx_a_reg_n_0_[9]\,
      D(8) => \rx_a_reg_n_0_[8]\,
      D(7) => \rx_a_reg_n_0_[7]\,
      D(6) => \rx_a_reg_n_0_[6]\,
      D(5) => \rx_a_reg_n_0_[5]\,
      D(4) => \rx_a_reg_n_0_[4]\,
      D(3) => \rx_a_reg_n_0_[3]\,
      D(2) => \rx_a_reg_n_0_[2]\,
      D(1) => \rx_a_reg_n_0_[1]\,
      D(0) => \rx_a_reg_n_0_[0]\,
      E(0) => io_rxc_source_io_enq_ready,
      \cdc_reg_reg[19]\(19 downto 0) => \cdc_reg_reg[19]\(19 downto 0),
      \cdc_reg_reg[39]\(19 downto 0) => \cdc_reg_reg[39]_0\(19 downto 0),
      \cdc_reg_reg[59]\(19 downto 0) => \cdc_reg_reg[59]\(19 downto 0),
      \cdc_reg_reg[79]\(19 downto 0) => \cdc_reg_reg[79]\(19 downto 0),
      \cdc_reg_reg[99]\(19 downto 0) => \cdc_reg_reg[99]\(19 downto 0),
      chiplink_rx_clk => chiplink_rx_clk,
      io_rxc_ridx => io_rxc_ridx,
      io_rxc_widx => io_rxc_widx,
      ready_reg => ready_reg_4,
      \rx_b_reg[19]\(19) => \rx_b_reg_n_0_[19]\,
      \rx_b_reg[19]\(18) => \rx_b_reg_n_0_[18]\,
      \rx_b_reg[19]\(17) => \rx_b_reg_n_0_[17]\,
      \rx_b_reg[19]\(16) => \rx_b_reg_n_0_[16]\,
      \rx_b_reg[19]\(15) => \rx_b_reg_n_0_[15]\,
      \rx_b_reg[19]\(14) => \rx_b_reg_n_0_[14]\,
      \rx_b_reg[19]\(13) => \rx_b_reg_n_0_[13]\,
      \rx_b_reg[19]\(12) => \rx_b_reg_n_0_[12]\,
      \rx_b_reg[19]\(11) => \rx_b_reg_n_0_[11]\,
      \rx_b_reg[19]\(10) => \rx_b_reg_n_0_[10]\,
      \rx_b_reg[19]\(9) => \rx_b_reg_n_0_[9]\,
      \rx_b_reg[19]\(8) => \rx_b_reg_n_0_[8]\,
      \rx_b_reg[19]\(7) => \rx_b_reg_n_0_[7]\,
      \rx_b_reg[19]\(6) => \rx_b_reg_n_0_[6]\,
      \rx_b_reg[19]\(5) => \rx_b_reg_n_0_[5]\,
      \rx_b_reg[19]\(4) => \rx_b_reg_n_0_[4]\,
      \rx_b_reg[19]\(3) => \rx_b_reg_n_0_[3]\,
      \rx_b_reg[19]\(2) => \rx_b_reg_n_0_[2]\,
      \rx_b_reg[19]\(1) => \rx_b_reg_n_0_[1]\,
      \rx_b_reg[19]\(0) => \rx_b_reg_n_0_[0]\,
      \rx_c_reg[19]\(19) => \rx_c_reg_n_0_[19]\,
      \rx_c_reg[19]\(18) => \rx_c_reg_n_0_[18]\,
      \rx_c_reg[19]\(17) => \rx_c_reg_n_0_[17]\,
      \rx_c_reg[19]\(16) => \rx_c_reg_n_0_[16]\,
      \rx_c_reg[19]\(15) => \rx_c_reg_n_0_[15]\,
      \rx_c_reg[19]\(14) => \rx_c_reg_n_0_[14]\,
      \rx_c_reg[19]\(13) => \rx_c_reg_n_0_[13]\,
      \rx_c_reg[19]\(12) => \rx_c_reg_n_0_[12]\,
      \rx_c_reg[19]\(11) => \rx_c_reg_n_0_[11]\,
      \rx_c_reg[19]\(10) => \rx_c_reg_n_0_[10]\,
      \rx_c_reg[19]\(9) => \rx_c_reg_n_0_[9]\,
      \rx_c_reg[19]\(8) => \rx_c_reg_n_0_[8]\,
      \rx_c_reg[19]\(7) => \rx_c_reg_n_0_[7]\,
      \rx_c_reg[19]\(6) => \rx_c_reg_n_0_[6]\,
      \rx_c_reg[19]\(5) => \rx_c_reg_n_0_[5]\,
      \rx_c_reg[19]\(4) => \rx_c_reg_n_0_[4]\,
      \rx_c_reg[19]\(3) => \rx_c_reg_n_0_[3]\,
      \rx_c_reg[19]\(2) => \rx_c_reg_n_0_[2]\,
      \rx_c_reg[19]\(1) => \rx_c_reg_n_0_[1]\,
      \rx_c_reg[19]\(0) => \rx_c_reg_n_0_[0]\,
      \rx_d_reg[19]\(19) => \rx_d_reg_n_0_[19]\,
      \rx_d_reg[19]\(18) => \rx_d_reg_n_0_[18]\,
      \rx_d_reg[19]\(17) => \rx_d_reg_n_0_[17]\,
      \rx_d_reg[19]\(16) => \rx_d_reg_n_0_[16]\,
      \rx_d_reg[19]\(15) => \rx_d_reg_n_0_[15]\,
      \rx_d_reg[19]\(14) => \rx_d_reg_n_0_[14]\,
      \rx_d_reg[19]\(13) => \rx_d_reg_n_0_[13]\,
      \rx_d_reg[19]\(12) => \rx_d_reg_n_0_[12]\,
      \rx_d_reg[19]\(11) => \rx_d_reg_n_0_[11]\,
      \rx_d_reg[19]\(10) => \rx_d_reg_n_0_[10]\,
      \rx_d_reg[19]\(9) => \rx_d_reg_n_0_[9]\,
      \rx_d_reg[19]\(8) => \rx_d_reg_n_0_[8]\,
      \rx_d_reg[19]\(7) => \rx_d_reg_n_0_[7]\,
      \rx_d_reg[19]\(6) => \rx_d_reg_n_0_[6]\,
      \rx_d_reg[19]\(5) => \rx_d_reg_n_0_[5]\,
      \rx_d_reg[19]\(4) => \rx_d_reg_n_0_[4]\,
      \rx_d_reg[19]\(3) => \rx_d_reg_n_0_[3]\,
      \rx_d_reg[19]\(2) => \rx_d_reg_n_0_[2]\,
      \rx_d_reg[19]\(1) => \rx_d_reg_n_0_[1]\,
      \rx_d_reg[19]\(0) => \rx_d_reg_n_0_[0]\,
      \rx_e_reg[19]\(19) => \rx_e_reg_n_0_[19]\,
      \rx_e_reg[19]\(18) => \rx_e_reg_n_0_[18]\,
      \rx_e_reg[19]\(17) => \rx_e_reg_n_0_[17]\,
      \rx_e_reg[19]\(16) => \rx_e_reg_n_0_[16]\,
      \rx_e_reg[19]\(15) => \rx_e_reg_n_0_[15]\,
      \rx_e_reg[19]\(14) => \rx_e_reg_n_0_[14]\,
      \rx_e_reg[19]\(13) => \rx_e_reg_n_0_[13]\,
      \rx_e_reg[19]\(12) => \rx_e_reg_n_0_[12]\,
      \rx_e_reg[19]\(11) => \rx_e_reg_n_0_[11]\,
      \rx_e_reg[19]\(10) => \rx_e_reg_n_0_[10]\,
      \rx_e_reg[19]\(9) => \rx_e_reg_n_0_[9]\,
      \rx_e_reg[19]\(8) => \rx_e_reg_n_0_[8]\,
      \rx_e_reg[19]\(7) => \rx_e_reg_n_0_[7]\,
      \rx_e_reg[19]\(6) => \rx_e_reg_n_0_[6]\,
      \rx_e_reg[19]\(5) => \rx_e_reg_n_0_[5]\,
      \rx_e_reg[19]\(4) => \rx_e_reg_n_0_[4]\,
      \rx_e_reg[19]\(3) => \rx_e_reg_n_0_[3]\,
      \rx_e_reg[19]\(2) => \rx_e_reg_n_0_[2]\,
      \rx_e_reg[19]\(1) => \rx_e_reg_n_0_[1]\,
      \rx_e_reg[19]\(0) => \rx_e_reg_n_0_[0]\,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
io_txc_source: entity work.meisha_chiplink_master_0_1_FPGA_AsyncQueueSource_5_65
     port map (
      E(0) => io_txc_source_io_enq_ready,
      Q(19) => \tx_d_reg_n_0_[19]\,
      Q(18) => \tx_d_reg_n_0_[18]\,
      Q(17) => \tx_d_reg_n_0_[17]\,
      Q(16) => \tx_d_reg_n_0_[16]\,
      Q(15) => \tx_d_reg_n_0_[15]\,
      Q(14) => \tx_d_reg_n_0_[14]\,
      Q(13) => \tx_d_reg_n_0_[13]\,
      Q(12) => \tx_d_reg_n_0_[12]\,
      Q(11) => \tx_d_reg_n_0_[11]\,
      Q(10) => \tx_d_reg_n_0_[10]\,
      Q(9) => \tx_d_reg_n_0_[9]\,
      Q(8) => \tx_d_reg_n_0_[8]\,
      Q(7) => \tx_d_reg_n_0_[7]\,
      Q(6) => \tx_d_reg_n_0_[6]\,
      Q(5) => \tx_d_reg_n_0_[5]\,
      Q(4) => \tx_d_reg_n_0_[4]\,
      Q(3) => \tx_d_reg_n_0_[3]\,
      Q(2) => \tx_d_reg_n_0_[2]\,
      Q(1) => \tx_d_reg_n_0_[1]\,
      Q(0) => \tx_d_reg_n_0_[0]\,
      \cdc_reg_reg[39]\(19 downto 0) => \cdc_reg_reg[39]\(19 downto 0),
      chiplink_rx_clk => chiplink_rx_clk,
      io_txc_ridx => io_txc_ridx,
      io_txc_widx => io_txc_widx,
      ready_reg => ready_reg_5,
      rx_reset => rx_reset,
      sink_valid_io_out => sink_valid_io_out
    );
\rx_a[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[3]\,
      O => \rx_a[0]_i_4_n_0\
    );
\rx_a[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[2]\,
      O => \rx_a[0]_i_5_n_0\
    );
\rx_a[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[1]\,
      O => \rx_a[0]_i_6_n_0\
    );
\rx_a[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(10),
      O => \rx_a[10]_i_1__0_n_0\
    );
\rx_a[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(11),
      O => \rx_a[11]_i_1__0_n_0\
    );
\rx_a[11]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[11]\,
      O => \rx_a[11]_i_3__0_n_0\
    );
\rx_a[11]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[10]\,
      O => \rx_a[11]_i_4__0_n_0\
    );
\rx_a[11]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[9]\,
      O => \rx_a[11]_i_5__0_n_0\
    );
\rx_a[11]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[8]\,
      O => \rx_a[11]_i_6__0_n_0\
    );
\rx_a[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(12),
      O => \rx_a[12]_i_1__0_n_0\
    );
\rx_a[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(13),
      O => \rx_a[13]_i_1__0_n_0\
    );
\rx_a[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(14),
      O => \rx_a[14]_i_1__0_n_0\
    );
\rx_a[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(15),
      O => \rx_a[15]_i_1__0_n_0\
    );
\rx_a[15]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[15]\,
      O => \rx_a[15]_i_3__0_n_0\
    );
\rx_a[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[14]\,
      O => \rx_a[15]_i_4__0_n_0\
    );
\rx_a[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[13]\,
      O => \rx_a[15]_i_5__0_n_0\
    );
\rx_a[15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[12]\,
      O => \rx_a[15]_i_6__0_n_0\
    );
\rx_a[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(16),
      O => \rx_a[16]_i_1__0_n_0\
    );
\rx_a[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(17),
      O => \rx_a[17]_i_1__0_n_0\
    );
\rx_a[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(18),
      O => \rx_a[18]_i_1__0_n_0\
    );
\rx_a[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(19),
      O => \rx_a[19]_i_2_n_0\
    );
\rx_a[19]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[19]\,
      O => \rx_a[19]_i_4__0_n_0\
    );
\rx_a[19]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[18]\,
      O => \rx_a[19]_i_5__0_n_0\
    );
\rx_a[19]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[17]\,
      O => \rx_a[19]_i_6__0_n_0\
    );
\rx_a[19]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[16]\,
      O => \rx_a[19]_i_7__0_n_0\
    );
\rx_a[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(1),
      O => \rx_a[1]_i_1__0_n_0\
    );
\rx_a[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(2),
      O => \rx_a[2]_i_1__0_n_0\
    );
\rx_a[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(3),
      O => \rx_a[3]_i_1__0_n_0\
    );
\rx_a[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(4),
      O => \rx_a[4]_i_1__0_n_0\
    );
\rx_a[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(6),
      O => \rx_a[6]_i_1__0_n_0\
    );
\rx_a[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(7),
      O => \rx_a[7]_i_1__0_n_0\
    );
\rx_a[7]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[7]\,
      O => \rx_a[7]_i_3__0_n_0\
    );
\rx_a[7]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[6]\,
      O => \rx_a[7]_i_4__0_n_0\
    );
\rx_a[7]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[5]\,
      O => \rx_a[7]_i_5__0_n_0\
    );
\rx_a[7]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_a_reg_n_0_[4]\,
      O => \rx_a[7]_i_6__0_n_0\
    );
\rx_a[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(8),
      O => \rx_a[8]_i_1__0_n_0\
    );
\rx_a[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data4(20),
      I1 => data4(9),
      O => \rx_a[9]_i_1__0_n_0\
    );
\rx_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => rx_a(0),
      Q => \rx_a_reg_n_0_[0]\,
      R => '0'
    );
\rx_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[10]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[10]\,
      R => io_a_source_n_37
    );
\rx_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[11]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[11]\,
      R => io_a_source_n_37
    );
\rx_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[12]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[12]\,
      R => io_a_source_n_37
    );
\rx_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[13]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[13]\,
      R => io_a_source_n_37
    );
\rx_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[14]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[14]\,
      R => io_a_source_n_37
    );
\rx_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[15]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[15]\,
      R => io_a_source_n_37
    );
\rx_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[16]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[16]\,
      R => io_a_source_n_37
    );
\rx_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[17]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[17]\,
      R => io_a_source_n_37
    );
\rx_a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[18]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[18]\,
      R => io_a_source_n_37
    );
\rx_a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[19]_i_2_n_0\,
      Q => \rx_a_reg_n_0_[19]\,
      R => io_a_source_n_37
    );
\rx_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[1]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[1]\,
      R => io_a_source_n_37
    );
\rx_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[2]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[2]\,
      R => io_a_source_n_37
    );
\rx_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[3]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[3]\,
      R => io_a_source_n_37
    );
\rx_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[4]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[4]\,
      R => io_a_source_n_37
    );
\rx_a_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_82,
      Q => \rx_a_reg_n_0_[5]\,
      S => rx_reset
    );
\rx_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[6]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[6]\,
      R => io_a_source_n_37
    );
\rx_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[7]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[7]\,
      R => io_a_source_n_37
    );
\rx_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[8]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[8]\,
      R => io_a_source_n_37
    );
\rx_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_a[9]_i_1__0_n_0\,
      Q => \rx_a_reg_n_0_[9]\,
      R => io_a_source_n_37
    );
\rx_b[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[3]\,
      O => \rx_b[0]_i_4_n_0\
    );
\rx_b[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[2]\,
      O => \rx_b[0]_i_5_n_0\
    );
\rx_b[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[1]\,
      O => \rx_b[0]_i_6_n_0\
    );
\rx_b[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_22,
      O => \rx_b[10]_i_1__0_n_0\
    );
\rx_b[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_21,
      O => \rx_b[11]_i_1__0_n_0\
    );
\rx_b[11]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[11]\,
      O => \rx_b[11]_i_3__0_n_0\
    );
\rx_b[11]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[10]\,
      O => \rx_b[11]_i_4__0_n_0\
    );
\rx_b[11]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[9]\,
      O => \rx_b[11]_i_5__0_n_0\
    );
\rx_b[11]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[8]\,
      O => \rx_b[11]_i_6__0_n_0\
    );
\rx_b[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_28,
      O => \rx_b[12]_i_1__0_n_0\
    );
\rx_b[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_27,
      O => \rx_b[13]_i_1__0_n_0\
    );
\rx_b[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_26,
      O => \rx_b[14]_i_1__0_n_0\
    );
\rx_b[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_25,
      O => \rx_b[15]_i_1__0_n_0\
    );
\rx_b[15]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[15]\,
      O => \rx_b[15]_i_3__0_n_0\
    );
\rx_b[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[14]\,
      O => \rx_b[15]_i_4__0_n_0\
    );
\rx_b[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[13]\,
      O => \rx_b[15]_i_5__0_n_0\
    );
\rx_b[15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[12]\,
      O => \rx_b[15]_i_6__0_n_0\
    );
\rx_b[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_32,
      O => \rx_b[16]_i_1__0_n_0\
    );
\rx_b[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_31,
      O => \rx_b[17]_i_1__0_n_0\
    );
\rx_b[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_30,
      O => \rx_b[18]_i_1__0_n_0\
    );
\rx_b[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_29,
      O => \rx_b[19]_i_1__0_n_0\
    );
\rx_b[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[19]\,
      O => \rx_b[19]_i_3_n_0\
    );
\rx_b[19]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[18]\,
      O => \rx_b[19]_i_4__0_n_0\
    );
\rx_b[19]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[17]\,
      O => \rx_b[19]_i_5__0_n_0\
    );
\rx_b[19]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[16]\,
      O => \rx_b[19]_i_6__0_n_0\
    );
\rx_b[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_17,
      O => \rx_b[1]_i_1__0_n_0\
    );
\rx_b[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_16,
      O => \rx_b[2]_i_1__0_n_0\
    );
\rx_b[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_15,
      O => \rx_b[3]_i_1__0_n_0\
    );
\rx_b[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_20,
      O => \rx_b[4]_i_1__0_n_0\
    );
\rx_b[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_19,
      O => \rx_b[6]_i_1__0_n_0\
    );
\rx_b[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_18,
      O => \rx_b[7]_i_1__0_n_0\
    );
\rx_b[7]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[7]\,
      O => \rx_b[7]_i_3__0_n_0\
    );
\rx_b[7]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[6]\,
      O => \rx_b[7]_i_4__0_n_0\
    );
\rx_b[7]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[5]\,
      O => \rx_b[7]_i_5__0_n_0\
    );
\rx_b[7]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_b_reg_n_0_[4]\,
      O => \rx_b[7]_i_6__0_n_0\
    );
\rx_b[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_24,
      O => \rx_b[8]_i_1__0_n_0\
    );
\rx_b[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqb_n_13,
      I1 => hqb_n_23,
      O => \rx_b[9]_i_1__0_n_0\
    );
\rx_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => rx_b(0),
      Q => \rx_b_reg_n_0_[0]\,
      R => '0'
    );
\rx_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[10]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[10]\,
      R => io_a_source_n_37
    );
\rx_b_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[11]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[11]\,
      R => io_a_source_n_37
    );
\rx_b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[12]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[12]\,
      R => io_a_source_n_37
    );
\rx_b_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[13]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[13]\,
      R => io_a_source_n_37
    );
\rx_b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[14]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[14]\,
      R => io_a_source_n_37
    );
\rx_b_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[15]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[15]\,
      R => io_a_source_n_37
    );
\rx_b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[16]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[16]\,
      R => io_a_source_n_37
    );
\rx_b_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[17]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[17]\,
      R => io_a_source_n_37
    );
\rx_b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[18]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[18]\,
      R => io_a_source_n_37
    );
\rx_b_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[19]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[19]\,
      R => io_a_source_n_37
    );
\rx_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[1]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[1]\,
      R => io_a_source_n_37
    );
\rx_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[2]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[2]\,
      R => io_a_source_n_37
    );
\rx_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[3]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[3]\,
      R => io_a_source_n_37
    );
\rx_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[4]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[4]\,
      R => io_a_source_n_37
    );
\rx_b_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => hqb_n_14,
      Q => \rx_b_reg_n_0_[5]\,
      S => rx_reset
    );
\rx_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[6]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[6]\,
      R => io_a_source_n_37
    );
\rx_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[7]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[7]\,
      R => io_a_source_n_37
    );
\rx_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[8]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[8]\,
      R => io_a_source_n_37
    );
\rx_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_b[9]_i_1__0_n_0\,
      Q => \rx_b_reg_n_0_[9]\,
      R => io_a_source_n_37
    );
\rx_c[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[3]\,
      O => \rx_c[0]_i_4_n_0\
    );
\rx_c[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[2]\,
      O => \rx_c[0]_i_5_n_0\
    );
\rx_c[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[1]\,
      O => \rx_c[0]_i_6_n_0\
    );
\rx_c[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_26,
      O => \rx_c[10]_i_1__0_n_0\
    );
\rx_c[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_25,
      O => \rx_c[11]_i_1__0_n_0\
    );
\rx_c[11]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[11]\,
      O => \rx_c[11]_i_3__0_n_0\
    );
\rx_c[11]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[10]\,
      O => \rx_c[11]_i_4__0_n_0\
    );
\rx_c[11]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[9]\,
      O => \rx_c[11]_i_5__0_n_0\
    );
\rx_c[11]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[8]\,
      O => \rx_c[11]_i_6__0_n_0\
    );
\rx_c[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_32,
      O => \rx_c[12]_i_1__0_n_0\
    );
\rx_c[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_31,
      O => \rx_c[13]_i_1__0_n_0\
    );
\rx_c[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_30,
      O => \rx_c[14]_i_1__0_n_0\
    );
\rx_c[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_29,
      O => \rx_c[15]_i_1__0_n_0\
    );
\rx_c[15]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[15]\,
      O => \rx_c[15]_i_3__0_n_0\
    );
\rx_c[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[14]\,
      O => \rx_c[15]_i_4__0_n_0\
    );
\rx_c[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[13]\,
      O => \rx_c[15]_i_5__0_n_0\
    );
\rx_c[15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[12]\,
      O => \rx_c[15]_i_6__0_n_0\
    );
\rx_c[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_36,
      O => \rx_c[16]_i_1__0_n_0\
    );
\rx_c[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_35,
      O => \rx_c[17]_i_1__0_n_0\
    );
\rx_c[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_34,
      O => \rx_c[18]_i_1__0_n_0\
    );
\rx_c[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_33,
      O => \rx_c[19]_i_1__0_n_0\
    );
\rx_c[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[19]\,
      O => \rx_c[19]_i_3_n_0\
    );
\rx_c[19]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[18]\,
      O => \rx_c[19]_i_4__0_n_0\
    );
\rx_c[19]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[17]\,
      O => \rx_c[19]_i_5__0_n_0\
    );
\rx_c[19]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[16]\,
      O => \rx_c[19]_i_6__0_n_0\
    );
\rx_c[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_21,
      O => \rx_c[1]_i_1__0_n_0\
    );
\rx_c[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_20,
      O => \rx_c[2]_i_1__0_n_0\
    );
\rx_c[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_19,
      O => \rx_c[3]_i_1__0_n_0\
    );
\rx_c[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_24,
      O => \rx_c[4]_i_1__0_n_0\
    );
\rx_c[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_23,
      O => \rx_c[6]_i_1__0_n_0\
    );
\rx_c[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_22,
      O => \rx_c[7]_i_1__0_n_0\
    );
\rx_c[7]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[7]\,
      O => \rx_c[7]_i_3__0_n_0\
    );
\rx_c[7]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[6]\,
      O => \rx_c[7]_i_4__0_n_0\
    );
\rx_c[7]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[5]\,
      O => \rx_c[7]_i_5__0_n_0\
    );
\rx_c[7]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_c_reg_n_0_[4]\,
      O => \rx_c[7]_i_6__0_n_0\
    );
\rx_c[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_28,
      O => \rx_c[8]_i_1__0_n_0\
    );
\rx_c[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqc_n_17,
      I1 => hqc_n_27,
      O => \rx_c[9]_i_1__0_n_0\
    );
\rx_c_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => rx_c(0),
      Q => \rx_c_reg_n_0_[0]\,
      R => '0'
    );
\rx_c_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[10]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[10]\,
      R => io_a_source_n_37
    );
\rx_c_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[11]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[11]\,
      R => io_a_source_n_37
    );
\rx_c_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[12]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[12]\,
      R => io_a_source_n_37
    );
\rx_c_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[13]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[13]\,
      R => io_a_source_n_37
    );
\rx_c_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[14]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[14]\,
      R => io_a_source_n_37
    );
\rx_c_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[15]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[15]\,
      R => io_a_source_n_37
    );
\rx_c_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[16]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[16]\,
      R => io_a_source_n_37
    );
\rx_c_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[17]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[17]\,
      R => io_a_source_n_37
    );
\rx_c_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[18]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[18]\,
      R => io_a_source_n_37
    );
\rx_c_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[19]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[19]\,
      R => io_a_source_n_37
    );
\rx_c_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[1]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[1]\,
      R => io_a_source_n_37
    );
\rx_c_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[2]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[2]\,
      R => io_a_source_n_37
    );
\rx_c_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[3]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[3]\,
      R => io_a_source_n_37
    );
\rx_c_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[4]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[4]\,
      R => io_a_source_n_37
    );
\rx_c_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => hqc_n_18,
      Q => \rx_c_reg_n_0_[5]\,
      S => rx_reset
    );
\rx_c_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[6]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[6]\,
      R => io_a_source_n_37
    );
\rx_c_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[7]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[7]\,
      R => io_a_source_n_37
    );
\rx_c_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[8]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[8]\,
      R => io_a_source_n_37
    );
\rx_c_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_c[9]_i_1__0_n_0\,
      Q => \rx_c_reg_n_0_[9]\,
      R => io_a_source_n_37
    );
\rx_d[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[3]\,
      O => \rx_d[0]_i_4_n_0\
    );
\rx_d[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[2]\,
      O => \rx_d[0]_i_5_n_0\
    );
\rx_d[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[1]\,
      O => \rx_d[0]_i_6_n_0\
    );
\rx_d[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_23,
      O => \rx_d[10]_i_1__0_n_0\
    );
\rx_d[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_22,
      O => \rx_d[11]_i_1__0_n_0\
    );
\rx_d[11]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[11]\,
      O => \rx_d[11]_i_3__0_n_0\
    );
\rx_d[11]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[10]\,
      O => \rx_d[11]_i_4__0_n_0\
    );
\rx_d[11]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[9]\,
      O => \rx_d[11]_i_5__0_n_0\
    );
\rx_d[11]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[8]\,
      O => \rx_d[11]_i_6__0_n_0\
    );
\rx_d[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_29,
      O => \rx_d[12]_i_1__0_n_0\
    );
\rx_d[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_28,
      O => \rx_d[13]_i_1__0_n_0\
    );
\rx_d[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_27,
      O => \rx_d[14]_i_1__0_n_0\
    );
\rx_d[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_26,
      O => \rx_d[15]_i_1__0_n_0\
    );
\rx_d[15]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[15]\,
      O => \rx_d[15]_i_3__0_n_0\
    );
\rx_d[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[14]\,
      O => \rx_d[15]_i_4__0_n_0\
    );
\rx_d[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[13]\,
      O => \rx_d[15]_i_5__0_n_0\
    );
\rx_d[15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[12]\,
      O => \rx_d[15]_i_6__0_n_0\
    );
\rx_d[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_33,
      O => \rx_d[16]_i_1__0_n_0\
    );
\rx_d[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_32,
      O => \rx_d[17]_i_1__0_n_0\
    );
\rx_d[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_31,
      O => \rx_d[18]_i_1__0_n_0\
    );
\rx_d[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_30,
      O => \rx_d[19]_i_1__0_n_0\
    );
\rx_d[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[19]\,
      O => \rx_d[19]_i_3_n_0\
    );
\rx_d[19]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[18]\,
      O => \rx_d[19]_i_4__0_n_0\
    );
\rx_d[19]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[17]\,
      O => \rx_d[19]_i_5__0_n_0\
    );
\rx_d[19]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[16]\,
      O => \rx_d[19]_i_6__0_n_0\
    );
\rx_d[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_18,
      O => \rx_d[1]_i_1__0_n_0\
    );
\rx_d[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_17,
      O => \rx_d[2]_i_1__0_n_0\
    );
\rx_d[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_16,
      O => \rx_d[3]_i_1__0_n_0\
    );
\rx_d[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_21,
      O => \rx_d[4]_i_1__0_n_0\
    );
\rx_d[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_20,
      O => \rx_d[6]_i_1__0_n_0\
    );
\rx_d[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_19,
      O => \rx_d[7]_i_1__0_n_0\
    );
\rx_d[7]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[7]\,
      O => \rx_d[7]_i_3__0_n_0\
    );
\rx_d[7]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[6]\,
      O => \rx_d[7]_i_4__0_n_0\
    );
\rx_d[7]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[5]\,
      O => \rx_d[7]_i_5__0_n_0\
    );
\rx_d[7]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_d_reg_n_0_[4]\,
      O => \rx_d[7]_i_6__0_n_0\
    );
\rx_d[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_25,
      O => \rx_d[8]_i_1__0_n_0\
    );
\rx_d[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqd_n_14,
      I1 => hqd_n_24,
      O => \rx_d[9]_i_1__0_n_0\
    );
\rx_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => rx_d(0),
      Q => \rx_d_reg_n_0_[0]\,
      R => '0'
    );
\rx_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[10]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[10]\,
      R => io_a_source_n_37
    );
\rx_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[11]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[11]\,
      R => io_a_source_n_37
    );
\rx_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[12]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[12]\,
      R => io_a_source_n_37
    );
\rx_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[13]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[13]\,
      R => io_a_source_n_37
    );
\rx_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[14]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[14]\,
      R => io_a_source_n_37
    );
\rx_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[15]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[15]\,
      R => io_a_source_n_37
    );
\rx_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[16]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[16]\,
      R => io_a_source_n_37
    );
\rx_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[17]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[17]\,
      R => io_a_source_n_37
    );
\rx_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[18]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[18]\,
      R => io_a_source_n_37
    );
\rx_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[19]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[19]\,
      R => io_a_source_n_37
    );
\rx_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[1]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[1]\,
      R => io_a_source_n_37
    );
\rx_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[2]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[2]\,
      R => io_a_source_n_37
    );
\rx_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[3]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[3]\,
      R => io_a_source_n_37
    );
\rx_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[4]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[4]\,
      R => io_a_source_n_37
    );
\rx_d_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => hqd_n_15,
      Q => \rx_d_reg_n_0_[5]\,
      S => rx_reset
    );
\rx_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[6]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[6]\,
      R => io_a_source_n_37
    );
\rx_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[7]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[7]\,
      R => io_a_source_n_37
    );
\rx_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[8]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[8]\,
      R => io_a_source_n_37
    );
\rx_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_d[9]_i_1__0_n_0\,
      Q => \rx_d_reg_n_0_[9]\,
      R => io_a_source_n_37
    );
\rx_e[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[3]\,
      O => \rx_e[0]_i_4_n_0\
    );
\rx_e[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[2]\,
      O => \rx_e[0]_i_5_n_0\
    );
\rx_e[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[1]\,
      O => \rx_e[0]_i_6_n_0\
    );
\rx_e[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_23,
      O => \rx_e[10]_i_1__0_n_0\
    );
\rx_e[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_22,
      O => \rx_e[11]_i_1__0_n_0\
    );
\rx_e[11]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[11]\,
      O => \rx_e[11]_i_3__0_n_0\
    );
\rx_e[11]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[10]\,
      O => \rx_e[11]_i_4__0_n_0\
    );
\rx_e[11]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[9]\,
      O => \rx_e[11]_i_5__0_n_0\
    );
\rx_e[11]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[8]\,
      O => \rx_e[11]_i_6__0_n_0\
    );
\rx_e[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_29,
      O => \rx_e[12]_i_1__0_n_0\
    );
\rx_e[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_28,
      O => \rx_e[13]_i_1__0_n_0\
    );
\rx_e[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_27,
      O => \rx_e[14]_i_1__0_n_0\
    );
\rx_e[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_26,
      O => \rx_e[15]_i_1__0_n_0\
    );
\rx_e[15]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[15]\,
      O => \rx_e[15]_i_3__0_n_0\
    );
\rx_e[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[14]\,
      O => \rx_e[15]_i_4__0_n_0\
    );
\rx_e[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[13]\,
      O => \rx_e[15]_i_5__0_n_0\
    );
\rx_e[15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[12]\,
      O => \rx_e[15]_i_6__0_n_0\
    );
\rx_e[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_33,
      O => \rx_e[16]_i_1__0_n_0\
    );
\rx_e[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_32,
      O => \rx_e[17]_i_1__0_n_0\
    );
\rx_e[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_31,
      O => \rx_e[18]_i_1__0_n_0\
    );
\rx_e[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_30,
      O => \rx_e[19]_i_1__0_n_0\
    );
\rx_e[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[19]\,
      O => \rx_e[19]_i_3_n_0\
    );
\rx_e[19]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[18]\,
      O => \rx_e[19]_i_4__0_n_0\
    );
\rx_e[19]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[17]\,
      O => \rx_e[19]_i_5__0_n_0\
    );
\rx_e[19]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[16]\,
      O => \rx_e[19]_i_6__0_n_0\
    );
\rx_e[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_18,
      O => \rx_e[1]_i_1__0_n_0\
    );
\rx_e[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_17,
      O => \rx_e[2]_i_1__0_n_0\
    );
\rx_e[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_16,
      O => \rx_e[3]_i_1__0_n_0\
    );
\rx_e[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_21,
      O => \rx_e[4]_i_1__0_n_0\
    );
\rx_e[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_20,
      O => \rx_e[6]_i_1__0_n_0\
    );
\rx_e[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_19,
      O => \rx_e[7]_i_1__0_n_0\
    );
\rx_e[7]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[7]\,
      O => \rx_e[7]_i_3__0_n_0\
    );
\rx_e[7]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[6]\,
      O => \rx_e[7]_i_4__0_n_0\
    );
\rx_e[7]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[5]\,
      O => \rx_e[7]_i_5__0_n_0\
    );
\rx_e[7]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_e_reg_n_0_[4]\,
      O => \rx_e[7]_i_6__0_n_0\
    );
\rx_e[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_25,
      O => \rx_e[8]_i_1__0_n_0\
    );
\rx_e[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hqe_n_14,
      I1 => hqe_n_24,
      O => \rx_e[9]_i_1__0_n_0\
    );
\rx_e_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => rx_e(0),
      Q => \rx_e_reg_n_0_[0]\,
      R => '0'
    );
\rx_e_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[10]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[10]\,
      R => io_a_source_n_37
    );
\rx_e_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[11]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[11]\,
      R => io_a_source_n_37
    );
\rx_e_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[12]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[12]\,
      R => io_a_source_n_37
    );
\rx_e_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[13]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[13]\,
      R => io_a_source_n_37
    );
\rx_e_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[14]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[14]\,
      R => io_a_source_n_37
    );
\rx_e_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[15]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[15]\,
      R => io_a_source_n_37
    );
\rx_e_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[16]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[16]\,
      R => io_a_source_n_37
    );
\rx_e_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[17]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[17]\,
      R => io_a_source_n_37
    );
\rx_e_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[18]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[18]\,
      R => io_a_source_n_37
    );
\rx_e_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[19]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[19]\,
      R => io_a_source_n_37
    );
\rx_e_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[1]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[1]\,
      R => io_a_source_n_37
    );
\rx_e_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[2]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[2]\,
      R => io_a_source_n_37
    );
\rx_e_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[3]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[3]\,
      R => io_a_source_n_37
    );
\rx_e_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[4]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[4]\,
      R => io_a_source_n_37
    );
\rx_e_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => hqe_n_15,
      Q => \rx_e_reg_n_0_[5]\,
      S => rx_reset
    );
\rx_e_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[6]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[6]\,
      R => io_a_source_n_37
    );
\rx_e_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[7]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[7]\,
      R => io_a_source_n_37
    );
\rx_e_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[8]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[8]\,
      R => io_a_source_n_37
    );
\rx_e_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => \rx_e[9]_i_1__0_n_0\,
      Q => \rx_e_reg_n_0_[9]\,
      R => io_a_source_n_37
    );
\tx_d[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555444000000010"
    )
        port map (
      I0 => \tx_d[19]_i_5_n_0\,
      I1 => \^q\(24),
      I2 => \^q\(22),
      I3 => \^q\(23),
      I4 => \^q\(25),
      I5 => \^q\(26),
      O => tx_d(0)
    );
\tx_d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554444400004000"
    )
        port map (
      I0 => \tx_d[19]_i_5_n_0\,
      I1 => \^q\(25),
      I2 => \^q\(22),
      I3 => \^q\(23),
      I4 => \^q\(24),
      I5 => \^q\(26),
      O => \tx_d[10]_i_2_n_0\
    );
\tx_d[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABAAA800"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(22),
      I2 => \^q\(23),
      I3 => \^q\(24),
      I4 => \^q\(25),
      I5 => \tx_d[19]_i_5_n_0\,
      O => tx_d(11)
    );
\tx_d[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A9A9AAAAA9AAA"
    )
        port map (
      I0 => \tx_d_reg_n_0_[11]\,
      I1 => \tx_d[19]_i_5_n_0\,
      I2 => \^q\(25),
      I3 => \^q\(24),
      I4 => \tx_d[11]_i_8_n_0\,
      I5 => \^q\(26),
      O => \tx_d[11]_i_4_n_0\
    );
\tx_d[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tx_d_reg_n_0_[10]\,
      I1 => \tx_d[10]_i_2_n_0\,
      O => \tx_d[11]_i_5_n_0\
    );
\tx_d[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tx_d_reg_n_0_[9]\,
      I1 => \tx_d[9]_i_2_n_0\,
      O => \tx_d[11]_i_6_n_0\
    );
\tx_d[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tx_d_reg_n_0_[8]\,
      I1 => \tx_d[8]_i_2_n_0\,
      O => \tx_d[11]_i_7_n_0\
    );
\tx_d[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      O => \tx_d[11]_i_8_n_0\
    );
\tx_d[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554444404000000"
    )
        port map (
      I0 => \tx_d[19]_i_5_n_0\,
      I1 => \^q\(25),
      I2 => \^q\(23),
      I3 => \^q\(22),
      I4 => \^q\(24),
      I5 => \^q\(26),
      O => \tx_d[12]_i_2_n_0\
    );
\tx_d[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554444404000000"
    )
        port map (
      I0 => \tx_d[19]_i_5_n_0\,
      I1 => \^q\(25),
      I2 => \^q\(22),
      I3 => \^q\(23),
      I4 => \^q\(24),
      I5 => \^q\(26),
      O => \tx_d[13]_i_2_n_0\
    );
\tx_d[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454544440000000"
    )
        port map (
      I0 => \tx_d[19]_i_5_n_0\,
      I1 => \^q\(25),
      I2 => \^q\(24),
      I3 => \^q\(22),
      I4 => \^q\(23),
      I5 => \^q\(26),
      O => \tx_d[14]_i_2_n_0\
    );
\tx_d[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440404004"
    )
        port map (
      I0 => \tx_d[19]_i_5_n_0\,
      I1 => \^q\(26),
      I2 => \^q\(24),
      I3 => \^q\(23),
      I4 => \^q\(22),
      I5 => \^q\(25),
      O => tx_d(15)
    );
\tx_d[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566665AAAAAAAA"
    )
        port map (
      I0 => \tx_d_reg_n_0_[15]\,
      I1 => \^q\(25),
      I2 => \^q\(22),
      I3 => \^q\(23),
      I4 => \^q\(24),
      I5 => \tx_d[19]_i_2_n_0\,
      O => \tx_d[15]_i_4_n_0\
    );
\tx_d[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tx_d_reg_n_0_[14]\,
      I1 => \tx_d[14]_i_2_n_0\,
      O => \tx_d[15]_i_5_n_0\
    );
\tx_d[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tx_d_reg_n_0_[13]\,
      I1 => \tx_d[13]_i_2_n_0\,
      O => \tx_d[15]_i_6_n_0\
    );
\tx_d[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tx_d_reg_n_0_[12]\,
      I1 => \tx_d[12]_i_2_n_0\,
      O => \tx_d[15]_i_7_n_0\
    );
\tx_d[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440404400"
    )
        port map (
      I0 => \tx_d[19]_i_5_n_0\,
      I1 => \^q\(26),
      I2 => \^q\(24),
      I3 => \^q\(22),
      I4 => \^q\(23),
      I5 => \^q\(25),
      O => tx_d(16)
    );
\tx_d[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440404400"
    )
        port map (
      I0 => \tx_d[19]_i_5_n_0\,
      I1 => \^q\(26),
      I2 => \^q\(24),
      I3 => \^q\(23),
      I4 => \^q\(22),
      I5 => \^q\(25),
      O => tx_d(17)
    );
\tx_d[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444404000"
    )
        port map (
      I0 => \tx_d[19]_i_5_n_0\,
      I1 => \^q\(26),
      I2 => \^q\(24),
      I3 => \^q\(23),
      I4 => \^q\(22),
      I5 => \^q\(25),
      O => tx_d(18)
    );
\tx_d[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      I1 => \tx_d[19]_i_5_n_0\,
      O => \tx_d[19]_i_2_n_0\
    );
\tx_d[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFDFFFFFFFDFFF"
    )
        port map (
      I0 => \_GEN_9\(0),
      I1 => \_GEN_9\(1),
      I2 => \^q\(2),
      I3 => b2c_data_valid,
      I4 => hqc_n_10,
      I5 => format_r(2),
      O => \tx_d[19]_i_5_n_0\
    );
\tx_d[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA56AA"
    )
        port map (
      I0 => \tx_d_reg_n_0_[19]\,
      I1 => \^q\(24),
      I2 => \^q\(25),
      I3 => \^q\(26),
      I4 => \tx_d[19]_i_5_n_0\,
      O => \tx_d[19]_i_6_n_0\
    );
\tx_d[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565666AAAAAAAA"
    )
        port map (
      I0 => \tx_d_reg_n_0_[18]\,
      I1 => \^q\(25),
      I2 => \^q\(22),
      I3 => \^q\(23),
      I4 => \^q\(24),
      I5 => \tx_d[19]_i_2_n_0\,
      O => \tx_d[19]_i_7_n_0\
    );
\tx_d[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566566AAAAAAAA"
    )
        port map (
      I0 => \tx_d_reg_n_0_[17]\,
      I1 => \^q\(25),
      I2 => \^q\(22),
      I3 => \^q\(23),
      I4 => \^q\(24),
      I5 => \tx_d[19]_i_2_n_0\,
      O => \tx_d[19]_i_8_n_0\
    );
\tx_d[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566566AAAAAAAA"
    )
        port map (
      I0 => \tx_d_reg_n_0_[16]\,
      I1 => \^q\(25),
      I2 => \^q\(23),
      I3 => \^q\(22),
      I4 => \^q\(24),
      I5 => \tx_d[19]_i_2_n_0\,
      O => \tx_d[19]_i_9_n_0\
    );
\tx_d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555444000000010"
    )
        port map (
      I0 => \tx_d[19]_i_5_n_0\,
      I1 => \^q\(24),
      I2 => \^q\(23),
      I3 => \^q\(22),
      I4 => \^q\(25),
      I5 => \^q\(26),
      O => tx_d(1)
    );
\tx_d[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555444000001000"
    )
        port map (
      I0 => \tx_d[19]_i_5_n_0\,
      I1 => \^q\(24),
      I2 => \^q\(23),
      I3 => \^q\(22),
      I4 => \^q\(25),
      I5 => \^q\(26),
      O => tx_d(2)
    );
\tx_d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00E010"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      I2 => \^q\(24),
      I3 => \^q\(26),
      I4 => \^q\(25),
      I5 => \tx_d[19]_i_5_n_0\,
      O => tx_d(3)
    );
\tx_d[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9A999A9A9A9A"
    )
        port map (
      I0 => \tx_d_reg_n_0_[3]\,
      I1 => \tx_d[7]_i_8_n_0\,
      I2 => \^q\(26),
      I3 => \^q\(22),
      I4 => \^q\(23),
      I5 => \^q\(24),
      O => \tx_d[3]_i_4_n_0\
    );
\tx_d[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99995999AAAAAAAA"
    )
        port map (
      I0 => \tx_d_reg_n_0_[2]\,
      I1 => \tx_d[7]_i_9__0_n_0\,
      I2 => \^q\(22),
      I3 => \^q\(23),
      I4 => \^q\(24),
      I5 => \tx_d[7]_i_10_n_0\,
      O => \tx_d[3]_i_5_n_0\
    );
\tx_d[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999599AAAAAAAA"
    )
        port map (
      I0 => \tx_d_reg_n_0_[1]\,
      I1 => \tx_d[7]_i_9__0_n_0\,
      I2 => \^q\(22),
      I3 => \^q\(23),
      I4 => \^q\(24),
      I5 => \tx_d[7]_i_10_n_0\,
      O => \tx_d[3]_i_6_n_0\
    );
\tx_d[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999599AAAAAAAA"
    )
        port map (
      I0 => \tx_d_reg_n_0_[0]\,
      I1 => \tx_d[7]_i_9__0_n_0\,
      I2 => \^q\(23),
      I3 => \^q\(22),
      I4 => \^q\(24),
      I5 => \tx_d[7]_i_10_n_0\,
      O => \tx_d[3]_i_7_n_0\
    );
\tx_d[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555444000000040"
    )
        port map (
      I0 => \tx_d[19]_i_5_n_0\,
      I1 => \^q\(24),
      I2 => \^q\(22),
      I3 => \^q\(23),
      I4 => \^q\(25),
      I5 => \^q\(26),
      O => tx_d(4)
    );
\tx_d[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555444000000040"
    )
        port map (
      I0 => \tx_d[19]_i_5_n_0\,
      I1 => \^q\(24),
      I2 => \^q\(23),
      I3 => \^q\(22),
      I4 => \^q\(25),
      I5 => \^q\(26),
      O => tx_d(5)
    );
\tx_d[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00E080"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      I2 => \^q\(24),
      I3 => \^q\(26),
      I4 => \^q\(25),
      I5 => \tx_d[19]_i_5_n_0\,
      O => tx_d(6)
    );
\tx_d[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00E0FF"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      I2 => \^q\(24),
      I3 => \^q\(26),
      I4 => \^q\(25),
      I5 => \tx_d[19]_i_5_n_0\,
      O => \tx_d[7]_i_10_n_0\
    );
\tx_d[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAABA800"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(22),
      I2 => \^q\(23),
      I3 => \^q\(24),
      I4 => \^q\(25),
      I5 => \tx_d[19]_i_5_n_0\,
      O => tx_d(7)
    );
\tx_d[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A9A9AAAAAAA9A"
    )
        port map (
      I0 => \tx_d_reg_n_0_[7]\,
      I1 => \tx_d[19]_i_5_n_0\,
      I2 => \^q\(25),
      I3 => \^q\(24),
      I4 => \tx_d[11]_i_8_n_0\,
      I5 => \^q\(26),
      O => \tx_d[7]_i_4_n_0\
    );
\tx_d[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A9A9A9A9A9A9A9"
    )
        port map (
      I0 => \tx_d_reg_n_0_[6]\,
      I1 => \tx_d[7]_i_8_n_0\,
      I2 => \tx_d[7]_i_9__0_n_0\,
      I3 => \^q\(24),
      I4 => \^q\(22),
      I5 => \^q\(23),
      O => \tx_d[7]_i_5_n_0\
    );
\tx_d[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95999999AAAAAAAA"
    )
        port map (
      I0 => \tx_d_reg_n_0_[5]\,
      I1 => \tx_d[7]_i_9__0_n_0\,
      I2 => \^q\(22),
      I3 => \^q\(23),
      I4 => \^q\(24),
      I5 => \tx_d[7]_i_10_n_0\,
      O => \tx_d[7]_i_6_n_0\
    );
\tx_d[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95999999AAAAAAAA"
    )
        port map (
      I0 => \tx_d_reg_n_0_[4]\,
      I1 => \tx_d[7]_i_9__0_n_0\,
      I2 => \^q\(23),
      I3 => \^q\(22),
      I4 => \^q\(24),
      I5 => \tx_d[7]_i_10_n_0\,
      O => \tx_d[7]_i_7_n_0\
    );
\tx_d[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEBEAEBEAEBEBEBE"
    )
        port map (
      I0 => \tx_d[19]_i_5_n_0\,
      I1 => \^q\(25),
      I2 => \^q\(26),
      I3 => \^q\(24),
      I4 => \^q\(23),
      I5 => \^q\(22),
      O => \tx_d[7]_i_8_n_0\
    );
\tx_d[7]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1115FFFF"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(24),
      I2 => \^q\(23),
      I3 => \^q\(22),
      I4 => \^q\(26),
      O => \tx_d[7]_i_9__0_n_0\
    );
\tx_d[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554444400000400"
    )
        port map (
      I0 => \tx_d[19]_i_5_n_0\,
      I1 => \^q\(25),
      I2 => \^q\(23),
      I3 => \^q\(22),
      I4 => \^q\(24),
      I5 => \^q\(26),
      O => \tx_d[8]_i_2_n_0\
    );
\tx_d[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554444400000400"
    )
        port map (
      I0 => \tx_d[19]_i_5_n_0\,
      I1 => \^q\(25),
      I2 => \^q\(22),
      I3 => \^q\(23),
      I4 => \^q\(24),
      I5 => \^q\(26),
      O => \tx_d[9]_i_2_n_0\
    );
\tx_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_57,
      Q => \tx_d_reg_n_0_[0]\,
      R => rx_reset
    );
\tx_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_47,
      Q => \tx_d_reg_n_0_[10]\,
      R => rx_reset
    );
\tx_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_46,
      Q => \tx_d_reg_n_0_[11]\,
      R => rx_reset
    );
\tx_d_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_d_reg[7]_i_3_n_0\,
      CO(3) => \tx_d_reg[11]_i_3_n_0\,
      CO(2) => \tx_d_reg[11]_i_3_n_1\,
      CO(1) => \tx_d_reg[11]_i_3_n_2\,
      CO(0) => \tx_d_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \tx_d_reg_n_0_[11]\,
      DI(2) => \tx_d_reg_n_0_[10]\,
      DI(1) => \tx_d_reg_n_0_[9]\,
      DI(0) => \tx_d_reg_n_0_[8]\,
      O(3 downto 0) => tx_z_3(11 downto 8),
      S(3) => \tx_d[11]_i_4_n_0\,
      S(2) => \tx_d[11]_i_5_n_0\,
      S(1) => \tx_d[11]_i_6_n_0\,
      S(0) => \tx_d[11]_i_7_n_0\
    );
\tx_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_45,
      Q => \tx_d_reg_n_0_[12]\,
      R => rx_reset
    );
\tx_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_44,
      Q => \tx_d_reg_n_0_[13]\,
      R => rx_reset
    );
\tx_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_43,
      Q => \tx_d_reg_n_0_[14]\,
      R => rx_reset
    );
\tx_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_42,
      Q => \tx_d_reg_n_0_[15]\,
      R => rx_reset
    );
\tx_d_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_d_reg[11]_i_3_n_0\,
      CO(3) => \tx_d_reg[15]_i_3_n_0\,
      CO(2) => \tx_d_reg[15]_i_3_n_1\,
      CO(1) => \tx_d_reg[15]_i_3_n_2\,
      CO(0) => \tx_d_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \tx_d_reg_n_0_[15]\,
      DI(2) => \tx_d_reg_n_0_[14]\,
      DI(1) => \tx_d_reg_n_0_[13]\,
      DI(0) => \tx_d_reg_n_0_[12]\,
      O(3 downto 0) => tx_z_3(15 downto 12),
      S(3) => \tx_d[15]_i_4_n_0\,
      S(2) => \tx_d[15]_i_5_n_0\,
      S(1) => \tx_d[15]_i_6_n_0\,
      S(0) => \tx_d[15]_i_7_n_0\
    );
\tx_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_41,
      Q => \tx_d_reg_n_0_[16]\,
      R => rx_reset
    );
\tx_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_40,
      Q => \tx_d_reg_n_0_[17]\,
      R => rx_reset
    );
\tx_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_39,
      Q => \tx_d_reg_n_0_[18]\,
      R => rx_reset
    );
\tx_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_38,
      Q => \tx_d_reg_n_0_[19]\,
      R => rx_reset
    );
\tx_d_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_d_reg[19]_i_4_n_0\,
      CO(3 downto 1) => \NLW_tx_d_reg[19]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tx_z_3(20),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tx_d_reg[19]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tx_d_reg[19]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_d_reg[15]_i_3_n_0\,
      CO(3) => \tx_d_reg[19]_i_4_n_0\,
      CO(2) => \tx_d_reg[19]_i_4_n_1\,
      CO(1) => \tx_d_reg[19]_i_4_n_2\,
      CO(0) => \tx_d_reg[19]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \tx_d_reg_n_0_[19]\,
      DI(2) => \tx_d_reg_n_0_[18]\,
      DI(1) => \tx_d_reg_n_0_[17]\,
      DI(0) => \tx_d_reg_n_0_[16]\,
      O(3 downto 0) => tx_z_3(19 downto 16),
      S(3) => \tx_d[19]_i_6_n_0\,
      S(2) => \tx_d[19]_i_7_n_0\,
      S(1) => \tx_d[19]_i_8_n_0\,
      S(0) => \tx_d[19]_i_9_n_0\
    );
\tx_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_56,
      Q => \tx_d_reg_n_0_[1]\,
      R => rx_reset
    );
\tx_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_55,
      Q => \tx_d_reg_n_0_[2]\,
      R => rx_reset
    );
\tx_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_54,
      Q => \tx_d_reg_n_0_[3]\,
      R => rx_reset
    );
\tx_d_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tx_d_reg[3]_i_3_n_0\,
      CO(2) => \tx_d_reg[3]_i_3_n_1\,
      CO(1) => \tx_d_reg[3]_i_3_n_2\,
      CO(0) => \tx_d_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \tx_d_reg_n_0_[3]\,
      DI(2) => \tx_d_reg_n_0_[2]\,
      DI(1) => \tx_d_reg_n_0_[1]\,
      DI(0) => \tx_d_reg_n_0_[0]\,
      O(3 downto 0) => tx_z_3(3 downto 0),
      S(3) => \tx_d[3]_i_4_n_0\,
      S(2) => \tx_d[3]_i_5_n_0\,
      S(1) => \tx_d[3]_i_6_n_0\,
      S(0) => \tx_d[3]_i_7_n_0\
    );
\tx_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_53,
      Q => \tx_d_reg_n_0_[4]\,
      R => rx_reset
    );
\tx_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_52,
      Q => \tx_d_reg_n_0_[5]\,
      R => rx_reset
    );
\tx_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_51,
      Q => \tx_d_reg_n_0_[6]\,
      R => rx_reset
    );
\tx_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_50,
      Q => \tx_d_reg_n_0_[7]\,
      R => rx_reset
    );
\tx_d_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_d_reg[3]_i_3_n_0\,
      CO(3) => \tx_d_reg[7]_i_3_n_0\,
      CO(2) => \tx_d_reg[7]_i_3_n_1\,
      CO(1) => \tx_d_reg[7]_i_3_n_2\,
      CO(0) => \tx_d_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \tx_d_reg_n_0_[7]\,
      DI(2) => \tx_d_reg_n_0_[6]\,
      DI(1) => \tx_d_reg_n_0_[5]\,
      DI(0) => \tx_d_reg_n_0_[4]\,
      O(3 downto 0) => tx_z_3(7 downto 4),
      S(3) => \tx_d[7]_i_4_n_0\,
      S(2) => \tx_d[7]_i_5_n_0\,
      S(1) => \tx_d[7]_i_6_n_0\,
      S(0) => \tx_d[7]_i_7_n_0\
    );
\tx_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_49,
      Q => \tx_d_reg_n_0_[8]\,
      R => rx_reset
    );
\tx_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => chiplink_rx_clk,
      CE => '1',
      D => io_a_source_n_48,
      Q => \tx_d_reg_n_0_[9]\,
      R => rx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ChipLink is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqb/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqc/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqe/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sync_0_reg : out STD_LOGIC;
    bypass : out STD_LOGIC;
    \cam_a_0_bits_data_reg[63]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \beatsLeft_reg[1]\ : out STD_LOGIC;
    fixer_1_auto_in_a_bits_source : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cam_a_0_bits_mask_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    io_deq_bits : out STD_LOGIC_VECTOR ( 1 downto 0 );
    divertprobes_reg : out STD_LOGIC;
    mbypass_auto_in_1_a_bits_source : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \bundleOut_0_a_bits_data_rdata_0_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    repeat_count_reg : out STD_LOGIC;
    maybe_full : out STD_LOGIC;
    \counter_3_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \beatsLeft_reg[2]\ : out STD_LOGIC;
    \counter_3_reg[0]\ : out STD_LOGIC;
    maybe_full_reg : out STD_LOGIC;
    maybe_full_reg_0 : out STD_LOGIC;
    idle_reg : out STD_LOGIC;
    \saved_address_reg[0]\ : out STD_LOGIC;
    \bundleOut_0_a_bits_data_rdata_0_reg[21]\ : out STD_LOGIC;
    \saved_size_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_size_reg[1]\ : out STD_LOGIC;
    \saved_opcode_reg[2]\ : out STD_LOGIC;
    \cam_a_0_lut_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_2_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    fixer_1_auto_in_a_bits_param : out STD_LOGIC_VECTOR ( 0 to 0 );
    repeat_sel_sel_sources_31_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fixer_1_auto_in_a_bits_address : out STD_LOGIC_VECTOR ( 29 downto 0 );
    repeat_sel_sel_sources_31_reg_0 : out STD_LOGIC;
    O628 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O633 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    xbar_1_auto_out_0_d_valid : out STD_LOGIC;
    \enq_ptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    maybe_full_reg_1 : out STD_LOGIC;
    maybe_full_reg_2 : out STD_LOGIC;
    \_GEN_4\ : out STD_LOGIC;
    \_GEN_6\ : out STD_LOGIC;
    full_reg : out STD_LOGIC;
    \cam_a_0_bits_data_reg[63]_0\ : out STD_LOGIC;
    cam_a_0_fifoId : out STD_LOGIC;
    \cam_a_0_bits_mask_reg[7]\ : out STD_LOGIC;
    xbar_auto_in_d_ready : out STD_LOGIC;
    \saved_opcode_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    a_isSupported : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    hints_auto_in_c_valid : out STD_LOGIC;
    hints_auto_in_a_bits_mask : out STD_LOGIC_VECTOR ( 7 downto 0 );
    chiplink_auto_mbypass_out_a_bits_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cam_a_0_bits_address_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    repeat_sel_sel_sources_1_reg : out STD_LOGIC;
    repeat_sel_sel_sources_3_reg : out STD_LOGIC;
    repeat_sel_sel_sources_5_reg : out STD_LOGIC;
    repeat_sel_sel_sources_7_reg : out STD_LOGIC;
    repeat_sel_sel_sources_9_reg : out STD_LOGIC;
    repeat_sel_sel_sources_11_reg : out STD_LOGIC;
    repeat_sel_sel_sources_13_reg : out STD_LOGIC;
    repeat_sel_sel_sources_15_reg : out STD_LOGIC;
    repeat_sel_sel_sources_17_reg : out STD_LOGIC;
    repeat_sel_sel_sources_19_reg : out STD_LOGIC;
    repeat_sel_sel_sources_21_reg : out STD_LOGIC;
    repeat_sel_sel_sources_23_reg : out STD_LOGIC;
    repeat_sel_sel_sources_25_reg : out STD_LOGIC;
    repeat_sel_sel_sources_27_reg : out STD_LOGIC;
    repeat_sel_sel_sources_29_reg : out STD_LOGIC;
    repeat_sel_sel_sources_31_reg_1 : out STD_LOGIC;
    repeat_sel_sel_sources_33_reg : out STD_LOGIC;
    repeat_sel_sel_sources_35_reg : out STD_LOGIC;
    repeat_sel_sel_sources_37_reg : out STD_LOGIC;
    repeat_sel_sel_sources_39_reg : out STD_LOGIC;
    repeat_sel_sel_sources_41_reg : out STD_LOGIC;
    repeat_sel_sel_sources_43_reg : out STD_LOGIC;
    repeat_sel_sel_sources_45_reg : out STD_LOGIC;
    repeat_sel_sel_sources_47_reg : out STD_LOGIC;
    repeat_sel_sel_sources_49_reg : out STD_LOGIC;
    repeat_sel_sel_sources_51_reg : out STD_LOGIC;
    repeat_sel_sel_sources_53_reg : out STD_LOGIC;
    repeat_sel_sel_sources_55_reg : out STD_LOGIC;
    repeat_sel_sel_sources_57_reg : out STD_LOGIC;
    repeat_sel_sel_sources_59_reg : out STD_LOGIC;
    repeat_sel_sel_sources_61_reg : out STD_LOGIC;
    repeat_sel_sel_sources_63_reg : out STD_LOGIC;
    count_reg : out STD_LOGIC;
    repeat_sel_sel_sources_62_reg : out STD_LOGIC;
    repeat_sel_sel_sources_60_reg : out STD_LOGIC;
    repeat_sel_sel_sources_58_reg : out STD_LOGIC;
    repeat_sel_sel_sources_56_reg : out STD_LOGIC;
    repeat_sel_sel_sources_54_reg : out STD_LOGIC;
    repeat_sel_sel_sources_52_reg : out STD_LOGIC;
    repeat_sel_sel_sources_50_reg : out STD_LOGIC;
    repeat_sel_sel_sources_48_reg : out STD_LOGIC;
    repeat_sel_sel_sources_46_reg : out STD_LOGIC;
    repeat_sel_sel_sources_44_reg : out STD_LOGIC;
    repeat_sel_sel_sources_42_reg : out STD_LOGIC;
    repeat_sel_sel_sources_40_reg : out STD_LOGIC;
    repeat_sel_sel_sources_38_reg : out STD_LOGIC;
    repeat_sel_sel_sources_36_reg : out STD_LOGIC;
    repeat_sel_sel_sources_34_reg : out STD_LOGIC;
    repeat_sel_sel_sources_32_reg : out STD_LOGIC;
    repeat_sel_sel_sources_30_reg : out STD_LOGIC;
    repeat_sel_sel_sources_28_reg : out STD_LOGIC;
    repeat_sel_sel_sources_26_reg : out STD_LOGIC;
    repeat_sel_sel_sources_24_reg : out STD_LOGIC;
    repeat_sel_sel_sources_22_reg : out STD_LOGIC;
    repeat_sel_sel_sources_20_reg : out STD_LOGIC;
    repeat_sel_sel_sources_18_reg : out STD_LOGIC;
    repeat_sel_sel_sources_16_reg : out STD_LOGIC;
    repeat_sel_sel_sources_14_reg : out STD_LOGIC;
    repeat_sel_sel_sources_12_reg : out STD_LOGIC;
    repeat_sel_sel_sources_10_reg : out STD_LOGIC;
    repeat_sel_sel_sources_8_reg : out STD_LOGIC;
    repeat_sel_sel_sources_6_reg : out STD_LOGIC;
    repeat_sel_sel_sources_4_reg : out STD_LOGIC;
    repeat_sel_sel_sources_2_reg : out STD_LOGIC;
    repeat_sel_sel_sources_0_reg : out STD_LOGIC;
    count_1_reg : out STD_LOGIC;
    \beatsLeft_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \beatsLeft_reg[0]\ : out STD_LOGIC;
    \beatsLeft_reg[0]_0\ : out STD_LOGIC;
    \beatsLeft_reg[3]\ : out STD_LOGIC;
    xbar_1_auto_in_d_bits_source : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_size_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_3_reg[2]\ : out STD_LOGIC;
    chiplink_auto_mbypass_out_a_bits_param : out STD_LOGIC_VECTOR ( 2 downto 0 );
    chiplink_auto_mbypass_out_a_bits_data : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \stalls_id_3_reg[1]\ : out STD_LOGIC;
    \stalls_id_5_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \stalls_id_5_reg[1]_0\ : out STD_LOGIC;
    \a_first_counter_reg[2]\ : out STD_LOGIC;
    a_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_231_in : out STD_LOGIC;
    \saved_opcode_reg[2]_0\ : out STD_LOGIC;
    full_reg_0 : out STD_LOGIC;
    flight_97_reg : out STD_LOGIC;
    flight_98_reg : out STD_LOGIC;
    flight_99_reg : out STD_LOGIC;
    flight_100_reg : out STD_LOGIC;
    \saved_opcode_reg[2]_1\ : out STD_LOGIC;
    \saved_opcode_reg[2]_2\ : out STD_LOGIC;
    \stalls_id_5_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \stalls_id_5_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_opcode_reg[2]_3\ : out STD_LOGIC;
    \a_repeater_io_repeat_counter_reg[0]\ : out STD_LOGIC;
    \cam_a_0_bits_size_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_repeater_io_repeat_counter_reg[1]\ : out STD_LOGIC;
    fixer_1_auto_in_a_bits_opcode : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_a_0_bits_source_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cam_a_0_bits_source_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_source_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mbypass_auto_in_1_c_bits_source : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_param_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_reg_1 : out STD_LOGIC;
    repeat_count_1_reg : out STD_LOGIC;
    \ram_size_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    auto_in_c_bits_opcode : out STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_opcode_reg[0]\ : out STD_LOGIC;
    \counter_3_reg[0]_0\ : out STD_LOGIC;
    \saved_size_reg[0]_0\ : out STD_LOGIC;
    \saved_size_reg[1]_0\ : out STD_LOGIC;
    \saved_size_reg[2]_0\ : out STD_LOGIC;
    \saved_address_reg[0]_0\ : out STD_LOGIC;
    \saved_source_reg[1]\ : out STD_LOGIC;
    \saved_param_reg[0]\ : out STD_LOGIC;
    \saved_size_reg[1]_1\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O618 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O623 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    chiplink_tx_rst : out STD_LOGIC;
    chiplink_tx_send : out STD_LOGIC;
    chiplink_tx_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mbypass_auto_in_1_a_bits_address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mbypass_auto_in_1_a_bits_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \elts_1_beats_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_denied : out STD_LOGIC;
    mbypass_auto_in_1_c_bits_param : out STD_LOGIC_VECTOR ( 0 to 0 );
    chiplink_rx_clk : in STD_LOGIC;
    chiplink_rx_send : in STD_LOGIC;
    chiplink_rx_rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetn : in STD_LOGIC;
    \cam_s_0_state_reg[0]\ : in STD_LOGIC;
    latch : in STD_LOGIC;
    fixer_1_auto_in_a_ready : in STD_LOGIC;
    full_reg_2 : in STD_LOGIC;
    repeat_count_reg_0 : in STD_LOGIC;
    \saved_size_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \saved_size_reg[2]_2\ : in STD_LOGIC;
    state_0_reg : in STD_LOGIC;
    \beatsLeft_reg[1]_0\ : in STD_LOGIC;
    count_reg_0 : in STD_LOGIC;
    muxStateEarly_0 : in STD_LOGIC;
    count_1 : in STD_LOGIC;
    saved_address : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \saved_address_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    state_0_reg_0 : in STD_LOGIC;
    \beatsLeft_reg[1]_1\ : in STD_LOGIC;
    maybe_full_reg_3 : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    xbar_1_auto_in_d_valid : in STD_LOGIC;
    maybe_full_0 : in STD_LOGIC;
    bundleOut_0_a_bits_data_rdata_written_once : in STD_LOGIC;
    bundleOut_0_a_bits_mask_rdata_written_once : in STD_LOGIC;
    \cam_s_0_state_reg[0]_0\ : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    d_drop : in STD_LOGIC;
    muxStateEarly_1 : in STD_LOGIC;
    bundleOut_0_a_bits_mask_rdata_written_once_reg : in STD_LOGIC;
    \bundleOut_0_a_bits_mask_rdata_0_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_reg_1 : in STD_LOGIC;
    repeat_sel_sel_sources_1 : in STD_LOGIC;
    repeat_sel_sel_sources_3 : in STD_LOGIC;
    repeat_sel_sel_sources_5 : in STD_LOGIC;
    repeat_sel_sel_sources_7 : in STD_LOGIC;
    repeat_sel_sel_sources_9 : in STD_LOGIC;
    repeat_sel_sel_sources_11 : in STD_LOGIC;
    repeat_sel_sel_sources_13 : in STD_LOGIC;
    repeat_sel_sel_sources_15 : in STD_LOGIC;
    repeat_sel_sel_sources_17 : in STD_LOGIC;
    repeat_sel_sel_sources_19 : in STD_LOGIC;
    repeat_sel_sel_sources_21 : in STD_LOGIC;
    repeat_sel_sel_sources_23 : in STD_LOGIC;
    repeat_sel_sel_sources_25 : in STD_LOGIC;
    repeat_sel_sel_sources_27 : in STD_LOGIC;
    repeat_sel_sel_sources_29 : in STD_LOGIC;
    repeat_sel_sel_sources_31 : in STD_LOGIC;
    repeat_sel_sel_sources_33 : in STD_LOGIC;
    repeat_sel_sel_sources_35 : in STD_LOGIC;
    repeat_sel_sel_sources_37 : in STD_LOGIC;
    repeat_sel_sel_sources_39 : in STD_LOGIC;
    repeat_sel_sel_sources_41 : in STD_LOGIC;
    repeat_sel_sel_sources_43 : in STD_LOGIC;
    repeat_sel_sel_sources_45 : in STD_LOGIC;
    repeat_sel_sel_sources_47 : in STD_LOGIC;
    repeat_sel_sel_sources_49 : in STD_LOGIC;
    repeat_sel_sel_sources_51 : in STD_LOGIC;
    repeat_sel_sel_sources_53 : in STD_LOGIC;
    repeat_sel_sel_sources_55 : in STD_LOGIC;
    repeat_sel_sel_sources_57 : in STD_LOGIC;
    repeat_sel_sel_sources_59 : in STD_LOGIC;
    repeat_sel_sel_sources_61 : in STD_LOGIC;
    repeat_sel_sel_sources_63 : in STD_LOGIC;
    repeat_sel_sel_sources_62 : in STD_LOGIC;
    repeat_sel_sel_sources_60 : in STD_LOGIC;
    repeat_sel_sel_sources_58 : in STD_LOGIC;
    repeat_sel_sel_sources_56 : in STD_LOGIC;
    repeat_sel_sel_sources_54 : in STD_LOGIC;
    repeat_sel_sel_sources_52 : in STD_LOGIC;
    repeat_sel_sel_sources_50 : in STD_LOGIC;
    repeat_sel_sel_sources_48 : in STD_LOGIC;
    repeat_sel_sel_sources_46 : in STD_LOGIC;
    repeat_sel_sel_sources_44 : in STD_LOGIC;
    repeat_sel_sel_sources_42 : in STD_LOGIC;
    repeat_sel_sel_sources_40 : in STD_LOGIC;
    repeat_sel_sel_sources_38 : in STD_LOGIC;
    repeat_sel_sel_sources_36 : in STD_LOGIC;
    repeat_sel_sel_sources_34 : in STD_LOGIC;
    repeat_sel_sel_sources_32 : in STD_LOGIC;
    repeat_sel_sel_sources_30 : in STD_LOGIC;
    repeat_sel_sel_sources_28 : in STD_LOGIC;
    repeat_sel_sel_sources_26 : in STD_LOGIC;
    repeat_sel_sel_sources_24 : in STD_LOGIC;
    repeat_sel_sel_sources_22 : in STD_LOGIC;
    repeat_sel_sel_sources_20 : in STD_LOGIC;
    repeat_sel_sel_sources_18 : in STD_LOGIC;
    repeat_sel_sel_sources_16 : in STD_LOGIC;
    repeat_sel_sel_sources_14 : in STD_LOGIC;
    repeat_sel_sel_sources_12 : in STD_LOGIC;
    repeat_sel_sel_sources_10 : in STD_LOGIC;
    repeat_sel_sel_sources_8 : in STD_LOGIC;
    repeat_sel_sel_sources_6 : in STD_LOGIC;
    repeat_sel_sel_sources_4 : in STD_LOGIC;
    repeat_sel_sel_sources_2 : in STD_LOGIC;
    repeat_sel_sel_sources_0 : in STD_LOGIC;
    maybe_full_reg_4 : in STD_LOGIC;
    full_1 : in STD_LOGIC;
    \beatsLeft_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \beatsLeft_reg[2]_1\ : in STD_LOGIC;
    \beatsLeft_reg[1]_2\ : in STD_LOGIC;
    \saved_opcode_reg[2]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_3_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_size_reg[2]_3\ : in STD_LOGIC;
    chiplink_auto_mbypass_out_d_bits_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cam_s_0_state_reg[0]_1\ : in STD_LOGIC;
    stalls_id_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \saved_source_reg[4]\ : in STD_LOGIC;
    \saved_source_reg[3]\ : in STD_LOGIC;
    \cam_s_0_state_reg[0]_2\ : in STD_LOGIC;
    \stalls_id_6_reg[1]\ : in STD_LOGIC;
    p_29_in : in STD_LOGIC;
    p_30_in : in STD_LOGIC;
    \stalls_id_5_reg[0]_1\ : in STD_LOGIC;
    saved_source : in STD_LOGIC_VECTOR ( 3 downto 0 );
    flight_37_reg : in STD_LOGIC;
    flight_69_reg : in STD_LOGIC;
    bypass_reg_rep : in STD_LOGIC;
    \stalls_id_3_reg[1]_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \saved_address_reg[29]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_repeater_io_repeat_counter_reg[2]\ : in STD_LOGIC;
    \_a_repeater_io_repeat_T\ : in STD_LOGIC;
    a_repeater_io_repeat_counter : in STD_LOGIC_VECTOR ( 0 to 0 );
    saved_size : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \saved_size_reg[1]_2\ : in STD_LOGIC;
    bypass_reg_rep_0 : in STD_LOGIC;
    saved_source_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    saved_param : in STD_LOGIC_VECTOR ( 1 downto 0 );
    repeat_count_1 : in STD_LOGIC;
    saved_size_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    saved_opcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_reg_3 : in STD_LOGIC;
    \_GEN_00\ : in STD_LOGIC;
    chiplink_rx_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_R0_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_R0_data_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    d_io_deq_bits_denied : in STD_LOGIC;
    state_1_reg : in STD_LOGIC;
    \saved_param_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \saved_source_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    chiplink_auto_mbypass_out_d_bits_denied : in STD_LOGIC;
    repeat_bundleIn_0_d_bits_data_mux_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    atomics_auto_in_d_bits_data : in STD_LOGIC_VECTOR ( 29 downto 0 );
    repeat_index : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ChipLink : entity is "FPGA_ChipLink";
end meisha_chiplink_master_0_1_FPGA_ChipLink;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ChipLink is
  signal \_q_last_beats_c_T_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bar/p_2_in\ : STD_LOGIC;
  signal \^beatsleft_reg[0]\ : STD_LOGIC;
  signal \^bypass\ : STD_LOGIC;
  signal \cam/_free_T_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cam/p_0_in\ : STD_LOGIC;
  signal \^cam_a_0_bits_data_reg[63]\ : STD_LOGIC;
  signal \^cam_a_0_fifoid\ : STD_LOGIC;
  signal \cams_0/_free_T_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cams_1/_free_T_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cams_2/_free_T_2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \cams_3/_free_T_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cams_4/_free_T_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cams_5/_free_T_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cams_6/_free_T_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cams_7/_free_T_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal counter_2_reg : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \^counter_3_reg[0]\ : STD_LOGIC;
  signal divertprobes : STD_LOGIC;
  signal do_bypass_catcher_1_n_0 : STD_LOGIC;
  signal do_bypass_catcher_n_1 : STD_LOGIC;
  signal do_bypass_catcher_n_2 : STD_LOGIC;
  signal do_bypass_catcher_n_3 : STD_LOGIC;
  signal \extract/_shift_T_1\ : STD_LOGIC_VECTOR ( 19 downto 8 );
  signal \extract/_wide_T\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal header : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \^hints_auto_in_c_valid\ : STD_LOGIC;
  signal \^io_deq_bits\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^maybe_full\ : STD_LOGIC;
  signal mbypass_auto_in_1_a_bits_size : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mbypass_auto_in_1_c_bits_size : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^mbypass_auto_in_1_c_bits_source\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mbypass_auto_in_1_c_valid : STD_LOGIC;
  signal mbypass_n_10 : STD_LOGIC;
  signal mbypass_n_15 : STD_LOGIC;
  signal mbypass_n_16 : STD_LOGIC;
  signal mbypass_n_17 : STD_LOGIC;
  signal mbypass_n_18 : STD_LOGIC;
  signal mbypass_n_19 : STD_LOGIC;
  signal mbypass_n_21 : STD_LOGIC;
  signal mbypass_n_22 : STD_LOGIC;
  signal mbypass_n_4 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in_5 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_0_out : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal p_0_out_1 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal p_0_out_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_11_in : STD_LOGIC;
  signal q_last_beats_c : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal q_last_count_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal q_last_count_reg_3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \qd_q/elts_1_beats\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \qd_q/elts_1_data\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \qd_q/p_0_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \qd_q/valid_1\ : STD_LOGIC;
  signal relack : STD_LOGIC;
  signal ridx_ridx_bin : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ridx_ridx_bin_6 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ridx_ridx_bin_8 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rxInc_sink/valid_reg\ : STD_LOGIC;
  signal rx_io_a_ridx : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_io_a_safe_ridx_valid : STD_LOGIC;
  signal rx_io_a_safe_widx_valid : STD_LOGIC;
  signal rx_io_a_widx : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_io_bridx : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_io_bwidx : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_io_c_ridx : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_io_c_widx : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_io_d_ridx : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_io_d_widx : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_io_e_ridx : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_io_e_widx : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_io_rxc_mem_0_a : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal rx_io_rxc_mem_0_b : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal rx_io_rxc_mem_0_c : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal rx_io_rxc_mem_0_d : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal rx_io_rxc_mem_0_e : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal rx_io_rxc_ridx : STD_LOGIC;
  signal rx_io_rxc_widx : STD_LOGIC;
  signal rx_io_txc_mem_0_d : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal rx_io_txc_ridx : STD_LOGIC;
  signal rx_io_txc_widx : STD_LOGIC;
  signal rx_n_169 : STD_LOGIC;
  signal rx_n_170 : STD_LOGIC;
  signal rx_reset : STD_LOGIC;
  signal rx_reset_reg_n_1 : STD_LOGIC;
  signal sbypass_auto_node_out_out_d_bits_size : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sbypass_n_4 : STD_LOGIC;
  signal sinkD_io_a_tlSource_bits : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sinkD_io_c_clSource : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sinkD_io_q_bits_beats : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sinkD_io_q_bits_data : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal sinkD_io_q_bits_last : STD_LOGIC;
  signal sinkD_io_q_valid : STD_LOGIC;
  signal sinkD_n_101 : STD_LOGIC;
  signal sinkD_n_103 : STD_LOGIC;
  signal sinkD_n_105 : STD_LOGIC;
  signal sinkD_n_106 : STD_LOGIC;
  signal sinkD_n_107 : STD_LOGIC;
  signal sinkD_n_108 : STD_LOGIC;
  signal sinkD_n_110 : STD_LOGIC;
  signal sinkD_n_113 : STD_LOGIC;
  signal sinkD_n_38 : STD_LOGIC;
  signal sinkD_n_39 : STD_LOGIC;
  signal sinkD_n_46 : STD_LOGIC;
  signal sinkD_n_47 : STD_LOGIC;
  signal sinkD_n_48 : STD_LOGIC;
  signal sinkD_n_49 : STD_LOGIC;
  signal sinkD_n_50 : STD_LOGIC;
  signal sinkD_n_6 : STD_LOGIC;
  signal sinkD_n_87 : STD_LOGIC;
  signal sinkD_n_91 : STD_LOGIC;
  signal sinkD_n_93 : STD_LOGIC;
  signal sinkD_n_95 : STD_LOGIC;
  signal sinkD_n_97 : STD_LOGIC;
  signal sinkD_n_99 : STD_LOGIC;
  signal sourceA_io_q_bits : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sourceA_io_q_sink_n_100 : STD_LOGIC;
  signal sourceA_io_q_sink_n_101 : STD_LOGIC;
  signal sourceA_io_q_sink_n_102 : STD_LOGIC;
  signal sourceA_io_q_sink_n_103 : STD_LOGIC;
  signal sourceA_io_q_sink_n_104 : STD_LOGIC;
  signal sourceA_io_q_sink_n_105 : STD_LOGIC;
  signal sourceA_io_q_sink_n_40 : STD_LOGIC;
  signal sourceA_io_q_sink_n_41 : STD_LOGIC;
  signal sourceA_io_q_sink_n_42 : STD_LOGIC;
  signal sourceA_io_q_sink_n_43 : STD_LOGIC;
  signal sourceA_io_q_sink_n_44 : STD_LOGIC;
  signal sourceA_io_q_sink_n_45 : STD_LOGIC;
  signal sourceA_io_q_sink_n_46 : STD_LOGIC;
  signal sourceA_io_q_sink_n_47 : STD_LOGIC;
  signal sourceA_io_q_sink_n_48 : STD_LOGIC;
  signal sourceA_io_q_sink_n_49 : STD_LOGIC;
  signal sourceA_io_q_sink_n_50 : STD_LOGIC;
  signal sourceA_io_q_sink_n_51 : STD_LOGIC;
  signal sourceA_io_q_sink_n_52 : STD_LOGIC;
  signal sourceA_io_q_sink_n_53 : STD_LOGIC;
  signal sourceA_io_q_sink_n_58 : STD_LOGIC;
  signal sourceA_io_q_sink_n_59 : STD_LOGIC;
  signal sourceA_io_q_sink_n_60 : STD_LOGIC;
  signal sourceA_io_q_sink_n_61 : STD_LOGIC;
  signal sourceA_io_q_sink_n_7 : STD_LOGIC;
  signal sourceA_io_q_sink_n_70 : STD_LOGIC;
  signal sourceA_io_q_sink_n_71 : STD_LOGIC;
  signal sourceA_io_q_sink_n_72 : STD_LOGIC;
  signal sourceA_io_q_sink_n_73 : STD_LOGIC;
  signal sourceA_io_q_sink_n_74 : STD_LOGIC;
  signal sourceA_io_q_sink_n_75 : STD_LOGIC;
  signal sourceA_io_q_sink_n_76 : STD_LOGIC;
  signal sourceA_io_q_sink_n_77 : STD_LOGIC;
  signal sourceA_io_q_sink_n_78 : STD_LOGIC;
  signal sourceA_io_q_sink_n_79 : STD_LOGIC;
  signal sourceA_io_q_sink_n_80 : STD_LOGIC;
  signal sourceA_io_q_sink_n_81 : STD_LOGIC;
  signal sourceA_io_q_sink_n_82 : STD_LOGIC;
  signal sourceA_io_q_sink_n_83 : STD_LOGIC;
  signal sourceA_io_q_sink_n_84 : STD_LOGIC;
  signal sourceA_io_q_sink_n_85 : STD_LOGIC;
  signal sourceA_io_q_sink_n_86 : STD_LOGIC;
  signal sourceA_io_q_sink_n_87 : STD_LOGIC;
  signal sourceA_io_q_sink_n_88 : STD_LOGIC;
  signal sourceA_io_q_sink_n_89 : STD_LOGIC;
  signal sourceA_io_q_sink_n_90 : STD_LOGIC;
  signal sourceA_io_q_sink_n_91 : STD_LOGIC;
  signal sourceA_io_q_sink_n_92 : STD_LOGIC;
  signal sourceA_io_q_sink_n_93 : STD_LOGIC;
  signal sourceA_io_q_sink_n_94 : STD_LOGIC;
  signal sourceA_io_q_sink_n_95 : STD_LOGIC;
  signal sourceA_io_q_sink_n_96 : STD_LOGIC;
  signal sourceA_io_q_sink_n_97 : STD_LOGIC;
  signal sourceA_io_q_sink_n_98 : STD_LOGIC;
  signal sourceA_io_q_sink_n_99 : STD_LOGIC;
  signal sourceA_n_124 : STD_LOGIC;
  signal sourceA_n_125 : STD_LOGIC;
  signal sourceA_n_126 : STD_LOGIC;
  signal sourceA_n_127 : STD_LOGIC;
  signal sourceA_n_15 : STD_LOGIC;
  signal sourceA_n_16 : STD_LOGIC;
  signal sourceA_n_207 : STD_LOGIC;
  signal sourceA_n_208 : STD_LOGIC;
  signal sourceA_n_209 : STD_LOGIC;
  signal sourceA_n_210 : STD_LOGIC;
  signal sourceA_n_211 : STD_LOGIC;
  signal sourceA_n_212 : STD_LOGIC;
  signal sourceA_n_213 : STD_LOGIC;
  signal sourceA_n_214 : STD_LOGIC;
  signal sourceA_n_215 : STD_LOGIC;
  signal sourceA_n_216 : STD_LOGIC;
  signal sourceA_n_217 : STD_LOGIC;
  signal sourceA_n_218 : STD_LOGIC;
  signal sourceA_n_219 : STD_LOGIC;
  signal sourceA_n_220 : STD_LOGIC;
  signal sourceA_n_221 : STD_LOGIC;
  signal sourceA_n_222 : STD_LOGIC;
  signal sourceA_n_223 : STD_LOGIC;
  signal sourceA_n_224 : STD_LOGIC;
  signal sourceA_n_225 : STD_LOGIC;
  signal sourceA_n_226 : STD_LOGIC;
  signal sourceA_n_288 : STD_LOGIC;
  signal sourceA_n_290 : STD_LOGIC;
  signal sourceA_n_3 : STD_LOGIC;
  signal sourceA_n_4 : STD_LOGIC;
  signal sourceA_n_5 : STD_LOGIC;
  signal sourceB_io_q_bits : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal sourceB_io_q_sink_n_17 : STD_LOGIC;
  signal sourceB_io_q_sink_n_18 : STD_LOGIC;
  signal sourceB_io_q_sink_n_19 : STD_LOGIC;
  signal sourceB_io_q_sink_n_6 : STD_LOGIC;
  signal sourceB_io_q_sink_n_7 : STD_LOGIC;
  signal sourceB_io_q_sink_n_8 : STD_LOGIC;
  signal sourceB_io_q_sink_n_9 : STD_LOGIC;
  signal sourceB_n_0 : STD_LOGIC;
  signal sourceB_n_6 : STD_LOGIC;
  signal sourceB_n_7 : STD_LOGIC;
  signal sourceC_io_q_bits : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal sourceC_io_q_sink_n_5 : STD_LOGIC;
  signal sourceC_io_q_sink_n_7 : STD_LOGIC;
  signal sourceC_io_q_sink_n_8 : STD_LOGIC;
  signal sourceC_n_0 : STD_LOGIC;
  signal sourceC_n_10 : STD_LOGIC;
  signal sourceC_n_2 : STD_LOGIC;
  signal sourceC_n_3 : STD_LOGIC;
  signal sourceC_n_4 : STD_LOGIC;
  signal sourceC_n_5 : STD_LOGIC;
  signal sourceC_n_8 : STD_LOGIC;
  signal sourceD_io_q_bits : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal sourceD_io_q_sink_n_10 : STD_LOGIC;
  signal sourceD_io_q_sink_n_20 : STD_LOGIC;
  signal sourceD_io_q_sink_n_21 : STD_LOGIC;
  signal sourceD_io_q_sink_n_22 : STD_LOGIC;
  signal sourceD_io_q_sink_n_23 : STD_LOGIC;
  signal sourceD_io_q_sink_n_24 : STD_LOGIC;
  signal sourceD_io_q_sink_n_25 : STD_LOGIC;
  signal sourceD_io_q_sink_n_5 : STD_LOGIC;
  signal sourceD_io_q_sink_n_6 : STD_LOGIC;
  signal sourceD_io_q_sink_n_8 : STD_LOGIC;
  signal sourceD_io_q_sink_n_9 : STD_LOGIC;
  signal sourceD_n_0 : STD_LOGIC;
  signal sourceD_n_1 : STD_LOGIC;
  signal sourceD_n_17 : STD_LOGIC;
  signal sourceD_n_18 : STD_LOGIC;
  signal sourceD_n_19 : STD_LOGIC;
  signal sourceD_n_2 : STD_LOGIC;
  signal sourceD_n_3 : STD_LOGIC;
  signal sourceE_io_q_sink_n_5 : STD_LOGIC;
  signal sourceE_io_q_sink_n_6 : STD_LOGIC;
  signal sourceE_io_q_sink_n_7 : STD_LOGIC;
  signal source_valid_io_out : STD_LOGIC;
  signal sync_0 : STD_LOGIC;
  signal \^sync_0_reg\ : STD_LOGIC;
  signal \txInc_sink/valid_reg\ : STD_LOGIC;
  signal valid_reg : STD_LOGIC;
  signal valid_reg_4 : STD_LOGIC;
  signal valid_reg_7 : STD_LOGIC;
  signal valid_reg_9 : STD_LOGIC;
  signal xbar_1_auto_out_0_d_bits_size : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \beatsLeft_reg[0]\ <= \^beatsleft_reg[0]\;
  bypass <= \^bypass\;
  \cam_a_0_bits_data_reg[63]\ <= \^cam_a_0_bits_data_reg[63]\;
  cam_a_0_fifoId <= \^cam_a_0_fifoid\;
  \counter_3_reg[0]\ <= \^counter_3_reg[0]\;
  hints_auto_in_c_valid <= \^hints_auto_in_c_valid\;
  io_deq_bits(1 downto 0) <= \^io_deq_bits\(1 downto 0);
  maybe_full <= \^maybe_full\;
  mbypass_auto_in_1_c_bits_source(2 downto 0) <= \^mbypass_auto_in_1_c_bits_source\(2 downto 0);
  sync_0_reg <= \^sync_0_reg\;
do_bypass_catcher: entity work.meisha_chiplink_master_0_1_FPGA_ResetCatchAndSync_d3
     port map (
      bypass_reg => do_bypass_catcher_n_2,
      bypass_reg_0 => \^bypass\,
      bypass_reg_reg => do_bypass_catcher_n_1,
      bypass_reg_rep => do_bypass_catcher_n_3,
      clk => clk,
      \flight_reg[2]\ => mbypass_n_22,
      \flight_reg[5]\ => mbypass_n_21,
      resetn => resetn,
      rx_reset => rx_reset,
      sync_0 => sync_0,
      sync_0_reg => do_bypass_catcher_1_n_0
    );
do_bypass_catcher_1: entity work.meisha_chiplink_master_0_1_FPGA_ResetCatchAndSync_d3_0
     port map (
      SR(0) => \^sync_0_reg\,
      bypass_reg => do_bypass_catcher_1_n_0,
      clk => clk
    );
mbypass: entity work.meisha_chiplink_master_0_1_FPGA_StuckSnooper
     port map (
      D(0) => p_0_in_5(2),
      Q(1 downto 0) => \counter_3_reg[3]\(1 downto 0),
      SR(0) => \^sync_0_reg\,
      \_GEN_00\ => \_GEN_00\,
      bypass => \^bypass\,
      bypass_reg_0 => mbypass_n_21,
      bypass_reg_1 => mbypass_n_22,
      bypass_reg_rep_0 => sourceA_n_126,
      \cam_a_0_bits_data_reg[63]\ => \^cam_a_0_bits_data_reg[63]\,
      \cam_a_0_bits_data_reg[63]_0\ => \cam_a_0_bits_data_reg[63]_0\,
      cam_a_0_fifoId => \^cam_a_0_fifoid\,
      \cdc_reg_reg[11]\ => sourceC_n_5,
      \cdc_reg_reg[9]\ => sourceA_n_127,
      \cdc_reg_reg[9]_0\ => sourceA_n_125,
      chiplink_auto_mbypass_out_d_bits_size(0) => chiplink_auto_mbypass_out_d_bits_size(1),
      clk => clk,
      count_1 => count_1,
      count_1_reg => count_1_reg,
      count_1_reg_0 => sourceC_n_2,
      \counter_2_reg[0]_0\(1 downto 0) => counter_2_reg(3 downto 2),
      \counter_2_reg[0]_1\ => mbypass_n_15,
      \counter_2_reg[2]_0\ => mbypass_n_19,
      \counter_3_reg[2]_0\ => \counter_3_reg[2]\,
      \counter_3_reg[3]_0\(0) => \counter_3_reg[3]_0\(0),
      \counter_reg[3]_0\ => mbypass_n_18,
      divertprobes => divertprobes,
      divertprobes_reg_0 => sourceA_n_124,
      full => full,
      full_1 => full_1,
      full_reg => full_reg,
      full_reg_0 => sinkD_n_50,
      full_reg_1 => full_reg_3,
      hints_auto_in_c_valid => \^hints_auto_in_c_valid\,
      maybe_full_reg => \^maybe_full\,
      maybe_full_reg_0 => maybe_full_reg_4,
      mbypass_auto_in_1_a_bits_size(0) => mbypass_auto_in_1_a_bits_size(1),
      mbypass_auto_in_1_c_bits_size(0) => mbypass_auto_in_1_c_bits_size(1),
      mbypass_auto_in_1_c_bits_source(2 downto 0) => \^mbypass_auto_in_1_c_bits_source\(2 downto 0),
      mbypass_auto_in_1_c_valid => mbypass_auto_in_1_c_valid,
      p_11_in => p_11_in,
      \r_1_reg[1]\ => sourceC_n_10,
      \r_3_reg[2]\ => sourceC_n_8,
      \ram_data_reg[0]\ => mbypass_n_10,
      \ram_source_reg[3]\(2 downto 0) => \ram_source_reg[3]\(2 downto 0),
      repeat_count_reg => repeat_count_reg,
      repeat_count_reg_0 => repeat_count_reg_0,
      resetn => resetn,
      \ridx_ridx_bin_reg[1]\ => mbypass_n_16,
      \saved_address_reg[0]\ => mbypass_n_17,
      \saved_address_reg[0]_0\ => \saved_address_reg[0]_0\,
      \saved_opcode_reg[2]\(1 downto 0) => \saved_opcode_reg[2]_4\(2 downto 1),
      \saved_size_reg[2]\ => \saved_size_reg[2]_2\,
      \saved_size_reg[2]_0\ => \saved_size_reg[2]_3\,
      saved_source_2(2 downto 0) => saved_source_2(2 downto 0),
      \saved_source_reg[1]\ => \saved_source_reg[1]\,
      sinkD_io_q_valid => sinkD_io_q_valid,
      state_0_reg => state_0_reg_0,
      sync_0 => sync_0,
      sync_0_reg => do_bypass_catcher_n_2,
      sync_0_reg_0 => do_bypass_catcher_n_3,
      sync_0_reg_1 => sourceE_io_q_sink_n_5,
      sync_0_reg_2 => do_bypass_catcher_1_n_0,
      valid_1 => \qd_q/valid_1\,
      valid_1_reg => mbypass_n_4
    );
rx: entity work.meisha_chiplink_master_0_1_FPGA_RX
     port map (
      ADDRARDADDR(4 downto 0) => ADDRARDADDR(4 downto 0),
      D(31 downto 0) => p_0_out_2(31 downto 0),
      DOADO(6 downto 0) => DOADO(6 downto 0),
      DOBDO(0) => DOBDO(0),
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      \cdc_reg_reg[12]\(6 downto 3) => p_0_out_1(12 downto 9),
      \cdc_reg_reg[12]\(2 downto 0) => p_0_out_1(5 downto 3),
      \cdc_reg_reg[15]\(9 downto 3) => p_0_out(15 downto 9),
      \cdc_reg_reg[15]\(2 downto 0) => p_0_out(5 downto 3),
      \cdc_reg_reg[16]\ => rx_n_169,
      \cdc_reg_reg[16]_0\ => rx_n_170,
      \cdc_reg_reg[19]\(19 downto 0) => rx_io_rxc_mem_0_e(19 downto 0),
      \cdc_reg_reg[31]\(24 downto 9) => p_0_out_0(31 downto 16),
      \cdc_reg_reg[31]\(8 downto 5) => p_0_out_0(12 downto 9),
      \cdc_reg_reg[31]\(4 downto 0) => p_0_out_0(7 downto 3),
      \cdc_reg_reg[39]\(19 downto 0) => rx_io_txc_mem_0_d(19 downto 0),
      \cdc_reg_reg[39]_0\(19 downto 0) => rx_io_rxc_mem_0_d(19 downto 0),
      \cdc_reg_reg[59]\(19 downto 0) => rx_io_rxc_mem_0_c(19 downto 0),
      \cdc_reg_reg[79]\(19 downto 0) => rx_io_rxc_mem_0_b(19 downto 0),
      \cdc_reg_reg[99]\(19 downto 0) => rx_io_rxc_mem_0_a(19 downto 0),
      chiplink_rx_clk => chiplink_rx_clk,
      chiplink_rx_data(7 downto 0) => chiplink_rx_data(7 downto 0),
      chiplink_rx_send => chiplink_rx_send,
      \enq_ptr_reg[0]\(0) => \enq_ptr_reg[0]\(0),
      \enq_ptr_reg[0]_0\(0) => \enq_ptr_reg[0]_0\(0),
      \enq_ptr_reg[0]_1\(0) => \enq_ptr_reg[0]_1\(0),
      \enq_ptr_reg[0]_2\(0) => \enq_ptr_reg[0]_2\(0),
      \hqa/fq/ram/ram_ext/ram_reg\(4 downto 0) => \out\(4 downto 0),
      \hqb/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqb/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqb/fq/ram/ram_ext/ram_reg_0\(4 downto 0) => O618(4 downto 0),
      \hqc/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqc/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqc/fq/ram/ram_ext/ram_reg_0\(4 downto 0) => O623(4 downto 0),
      \hqd/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqd/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqd/fq/ram/ram_ext/ram_reg_0\(4 downto 0) => O628(4 downto 0),
      \hqd/fq/ram/ram_ext/ram_reg_1\(9 downto 0) => \hqd/fq/ram/ram_ext/ram_reg_0\(9 downto 0),
      \hqe/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqe/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqe/fq/ram/ram_ext/ram_reg_0\(4 downto 0) => O633(4 downto 0),
      io_rxc_ridx => rx_io_rxc_ridx,
      io_rxc_widx => rx_io_rxc_widx,
      io_txc_ridx => rx_io_txc_ridx,
      io_txc_widx => rx_io_txc_widx,
      ram_R0_data(31 downto 0) => ram_R0_data(31 downto 0),
      ram_R0_data_0(24 downto 0) => ram_R0_data_0(24 downto 0),
      \reg__reg\ => rx_reset_reg_n_1,
      \ridx_ridx_bin_reg[0]\ => sourceA_io_q_sink_n_44,
      \ridx_ridx_bin_reg[0]_0\ => sourceA_io_q_sink_n_45,
      \ridx_ridx_bin_reg[0]_1\ => sourceB_io_q_sink_n_6,
      \ridx_ridx_bin_reg[1]\ => sourceA_io_q_sink_n_46,
      \ridx_ridx_bin_reg[1]_0\ => sourceB_io_q_sink_n_7,
      \ridx_ridx_bin_reg[1]_1\ => sourceC_io_q_sink_n_7,
      \ridx_ridx_bin_reg[1]_2\ => sourceD_io_q_sink_n_8,
      \ridx_ridx_bin_reg[1]_3\ => sourceE_io_q_sink_n_7,
      \ridx_ridx_bin_reg[2]\ => sourceC_io_q_sink_n_5,
      \ridx_ridx_bin_reg[2]_0\ => sourceD_io_q_sink_n_6,
      \ridx_ridx_bin_reg[2]_1\ => sourceE_io_q_sink_n_6,
      rx_io_a_ridx(3 downto 0) => rx_io_a_ridx(3 downto 0),
      rx_io_a_safe_ridx_valid => rx_io_a_safe_ridx_valid,
      rx_io_a_safe_widx_valid => rx_io_a_safe_widx_valid,
      rx_io_a_widx(3 downto 0) => rx_io_a_widx(3 downto 0),
      rx_io_bridx(3 downto 0) => rx_io_bridx(3 downto 0),
      rx_io_bwidx(3 downto 0) => rx_io_bwidx(3 downto 0),
      rx_io_c_ridx(3 downto 0) => rx_io_c_ridx(3 downto 0),
      rx_io_c_widx(3 downto 0) => rx_io_c_widx(3 downto 0),
      rx_io_d_ridx(3 downto 0) => rx_io_d_ridx(3 downto 0),
      rx_io_d_widx(3 downto 0) => rx_io_d_widx(3 downto 0),
      rx_io_e_ridx(3 downto 0) => rx_io_e_ridx(3 downto 0),
      rx_io_e_widx(3 downto 0) => rx_io_e_widx(3 downto 0),
      rx_reset => rx_reset,
      sync_0_reg => sourceB_io_q_sink_n_8,
      sync_0_reg_0 => sourceC_io_q_sink_n_8,
      sync_0_reg_1 => sourceD_io_q_sink_n_9
    );
rx_reset_reg: entity work.meisha_chiplink_master_0_1_FPGA_AsyncResetReg
     port map (
      chiplink_rx_clk => chiplink_rx_clk,
      chiplink_rx_rst => chiplink_rx_rst,
      resetn => resetn,
      rx_reset => rx_reset,
      sync_0_reg => rx_reset_reg_n_1
    );
sbypass: entity work.meisha_chiplink_master_0_1_FPGA_TLBusBypass
     port map (
      E(0) => \bar/p_2_in\,
      SR(0) => \^sync_0_reg\,
      \beatsLeft_reg[0]\ => \^beatsleft_reg[0]\,
      \beatsLeft_reg[0]_0\ => \beatsLeft_reg[0]_0\,
      \cdc_reg_reg[11]\ => sourceD_n_19,
      clk => clk,
      \counter_3_reg[0]\ => \^counter_3_reg[0]\,
      d_first_reg => sourceD_n_3,
      \flight_reg[3]\ => sbypass_n_4,
      maybe_full_reg => maybe_full_reg_3,
      \r_1_reg[0]\ => sourceD_n_18,
      sbypass_auto_node_out_out_d_bits_size(0) => sbypass_auto_node_out_out_d_bits_size(1),
      state_0 => state_0,
      state_0_reg => sourceD_n_17,
      sync_0 => sync_0,
      sync_0_reg => do_bypass_catcher_1_n_0,
      sync_0_reg_0 => do_bypass_catcher_n_1,
      valid_reg_reg => sourceD_io_q_sink_n_5,
      xbar_1_auto_out_0_d_bits_size(1 downto 0) => xbar_1_auto_out_0_d_bits_size(1 downto 0),
      xbar_1_auto_out_0_d_valid => xbar_1_auto_out_0_d_valid
    );
sinkD: entity work.meisha_chiplink_master_0_1_FPGA_SinkD
     port map (
      D(4 downto 1) => sinkD_io_q_bits_beats(4 downto 1),
      D(0) => sinkD_n_6,
      Q(1 downto 0) => \qd_q/elts_1_beats\(4 downto 3),
      SR(0) => \^sync_0_reg\,
      a_first_reg => sourceA_n_4,
      a_first_reg_0 => sourceA_n_5,
      a_first_reg_1 => sourceA_n_218,
      a_first_reg_2 => sourceA_n_220,
      a_first_reg_3 => sourceA_n_222,
      a_first_reg_4 => sourceA_n_224,
      a_first_reg_5 => sourceA_n_226,
      atomics_auto_in_d_bits_data(29 downto 0) => atomics_auto_in_d_bits_data(29 downto 0),
      bypass_reg_rep => \^cam_a_0_bits_data_reg[63]\,
      \cam_d_0_data_reg[31]\(31 downto 0) => D(31 downto 0),
      \cdc_reg_reg[15]\ => sourceA_n_214,
      chiplink_auto_mbypass_out_d_bits_denied => chiplink_auto_mbypass_out_d_bits_denied,
      chiplink_auto_mbypass_out_d_bits_size(2 downto 0) => chiplink_auto_mbypass_out_d_bits_size(2 downto 0),
      clk => clk,
      \counter_3_reg[0]\ => sinkD_n_50,
      d_drop => d_drop,
      d_io_deq_bits_denied => d_io_deq_bits_denied,
      \elts_0_beats_reg[4]\(1) => sinkD_n_48,
      \elts_0_beats_reg[4]\(0) => sinkD_n_49,
      \elts_0_data_reg[31]\(31 downto 0) => \qd_q/p_0_in\(31 downto 0),
      \elts_1_beats_reg[0]\(0) => \elts_1_beats_reg[0]\(0),
      \elts_1_data_reg[16]\ => \^maybe_full\,
      \elts_1_data_reg[31]\(31 downto 1) => sinkD_io_q_bits_data(31 downto 1),
      \elts_1_data_reg[31]\(0) => sinkD_n_38,
      \elts_1_data_reg[31]_0\(31 downto 0) => \qd_q/elts_1_data\(31 downto 0),
      \free_reg[0]\ => sinkD_n_87,
      \free_reg[0]_0\ => sinkD_n_91,
      \free_reg[0]_1\(0) => \cams_0/_free_T_2\(0),
      \free_reg[0]_10\ => sinkD_n_101,
      \free_reg[0]_11\(0) => \cams_4/_free_T_2\(0),
      \free_reg[0]_12\ => sinkD_n_103,
      \free_reg[0]_13\ => sourceA_n_207,
      \free_reg[0]_14\ => sourceA_n_210,
      \free_reg[0]_15\(0) => sourceA_n_215,
      \free_reg[0]_16\(0) => sourceA_n_217,
      \free_reg[0]_17\(0) => sourceA_n_219,
      \free_reg[0]_18\(0) => sourceA_n_221,
      \free_reg[0]_19\(0) => sourceA_n_223,
      \free_reg[0]_2\ => sinkD_n_93,
      \free_reg[0]_20\(0) => sourceA_n_225,
      \free_reg[0]_3\(0) => \cams_1/_free_T_2\(0),
      \free_reg[0]_4\ => sinkD_n_95,
      \free_reg[0]_5\(0) => \cams_7/_free_T_2\(0),
      \free_reg[0]_6\ => sinkD_n_97,
      \free_reg[0]_7\(0) => \cams_6/_free_T_2\(0),
      \free_reg[0]_8\ => sinkD_n_99,
      \free_reg[0]_9\(0) => \cams_5/_free_T_2\(0),
      \free_reg[1]\ => sinkD_n_47,
      \free_reg[1]_0\(1 downto 0) => \cam/_free_T_2\(1 downto 0),
      \free_reg[1]_1\ => sinkD_n_113,
      \free_reg[1]_2\(1) => sourceC_n_3,
      \free_reg[1]_2\(0) => sourceC_n_4,
      \free_reg[2]\ => sinkD_n_46,
      \free_reg[3]\ => sinkD_n_39,
      \free_reg[3]_0\(1) => \cams_3/_free_T_2\(3),
      \free_reg[3]_0\(0) => \cams_3/_free_T_2\(0),
      \free_reg[3]_1\(1) => sourceA_n_208,
      \free_reg[3]_1\(0) => sourceA_n_209,
      \free_reg[4]\(2 downto 1) => \cams_2/_free_T_2\(4 downto 3),
      \free_reg[4]\(0) => \cams_2/_free_T_2\(0),
      \free_reg[4]_0\ => sinkD_n_108,
      \free_reg[4]_1\(2) => sourceA_n_211,
      \free_reg[4]_1\(1) => sourceA_n_212,
      \free_reg[4]_1\(0) => sourceA_n_213,
      \free_reg[5]\ => sinkD_n_107,
      \free_reg[6]\ => sinkD_n_106,
      \free_reg[7]\ => sinkD_n_105,
      \free_reg[7]_0\ => sinkD_n_110,
      full => full,
      full_reg => mbypass_n_10,
      header(15 downto 0) => header(31 downto 16),
      p_0_in => \cam/p_0_in\,
      p_231_in => p_231_in,
      \r_4_reg[2]\ => sourceA_n_216,
      ram_denied => ram_denied,
      relack => relack,
      repeat_bundleIn_0_d_bits_data_mux_0(29 downto 0) => repeat_bundleIn_0_d_bits_data_mux_0(29 downto 0),
      repeat_index => repeat_index,
      resetn => resetn,
      \saved_opcode_reg[2]\(2 downto 0) => \saved_opcode_reg[2]_4\(2 downto 0),
      \saved_param_reg[1]\(1 downto 0) => \saved_param_reg[1]\(1 downto 0),
      \saved_size_reg[2]\(0) => \saved_size_reg[2]_1\(0),
      \saved_source_reg[5]\(5 downto 0) => \saved_source_reg[5]\(5 downto 0),
      sinkD_io_a_tlSource_bits(5 downto 0) => sinkD_io_a_tlSource_bits(5 downto 0),
      sinkD_io_q_bits_last => sinkD_io_q_bits_last,
      sinkD_io_q_valid => sinkD_io_q_valid,
      state_0_reg => state_0_reg_0,
      valid_1 => \qd_q/valid_1\,
      valid_1_reg => mbypass_n_4,
      xbar_auto_in_d_ready => xbar_auto_in_d_ready
    );
sourceA: entity work.meisha_chiplink_master_0_1_FPGA_SourceA
     port map (
      CO(0) => CO(0),
      D(2 downto 0) => mbypass_auto_in_1_a_bits_source(5 downto 3),
      Q(31 downto 8) => sourceA_io_q_bits(31 downto 8),
      Q(7 downto 6) => \^io_deq_bits\(1 downto 0),
      Q(5 downto 0) => sourceA_io_q_bits(5 downto 0),
      S(0) => S(0),
      SR(0) => \^sync_0_reg\,
      \_GEN_00\ => \_GEN_00\,
      \_GEN_4\ => \_GEN_4\,
      \_GEN_6\ => \_GEN_6\,
      \_a_repeater_io_repeat_T\ => \_a_repeater_io_repeat_T\,
      \_wide_T\(3 downto 0) => \extract/_wide_T\(5 downto 2),
      \a_first_counter_reg[2]\ => \a_first_counter_reg[2]\,
      a_first_reg_0 => state(0),
      a_first_reg_1 => state(1),
      a_isSupported => a_isSupported,
      a_repeater_io_repeat_counter(0) => a_repeater_io_repeat_counter(0),
      \a_repeater_io_repeat_counter_reg[0]\ => \a_repeater_io_repeat_counter_reg[0]\,
      \a_repeater_io_repeat_counter_reg[1]\ => \a_repeater_io_repeat_counter_reg[1]\,
      \a_repeater_io_repeat_counter_reg[2]\ => \a_repeater_io_repeat_counter_reg[2]\,
      \beatsLeft_reg[1]\ => \beatsLeft_reg[1]\,
      \bundleOut_0_a_bits_data_rdata_0_reg[0]\(0) => \bundleOut_0_a_bits_data_rdata_0_reg[0]\(0),
      \bundleOut_0_a_bits_data_rdata_0_reg[21]\ => \bundleOut_0_a_bits_data_rdata_0_reg[21]\,
      bundleOut_0_a_bits_data_rdata_written_once => bundleOut_0_a_bits_data_rdata_written_once,
      \bundleOut_0_a_bits_mask_rdata_0_reg[3]\(3 downto 0) => \bundleOut_0_a_bits_mask_rdata_0_reg[3]\(3 downto 0),
      bundleOut_0_a_bits_mask_rdata_written_once => bundleOut_0_a_bits_mask_rdata_written_once,
      bundleOut_0_a_bits_mask_rdata_written_once_reg => bundleOut_0_a_bits_mask_rdata_written_once_reg,
      bypass_reg_rep => mbypass_n_17,
      bypass_reg_rep_0 => \^cam_a_0_bits_data_reg[63]\,
      bypass_reg_rep_1 => bypass_reg_rep,
      bypass_reg_rep_2 => bypass_reg_rep_0,
      \cam_a_0_bits_address_reg[28]\ => fixer_1_auto_in_a_bits_address(27),
      \cam_a_0_bits_address_reg[29]\(0) => \cam_a_0_bits_address_reg[29]\(3),
      \cam_a_0_bits_address_reg[30]\ => fixer_1_auto_in_a_bits_address(28),
      \cam_a_0_bits_address_reg[31]\ => fixer_1_auto_in_a_bits_address(29),
      \cam_a_0_bits_data_reg[34]\ => sourceA_n_16,
      \cam_a_0_bits_mask_reg[2]\ => \cam_a_0_bits_mask_reg[2]\(0),
      \cam_a_0_bits_mask_reg[6]\ => \cam_a_0_bits_address_reg[29]\(0),
      \cam_a_0_bits_mask_reg[6]_0\ => \cam_a_0_bits_address_reg[29]\(1),
      \cam_a_0_bits_mask_reg[6]_1\ => \cam_a_0_bits_address_reg[29]\(2),
      \cam_a_0_bits_mask_reg[7]\ => \cam_a_0_bits_mask_reg[7]\,
      \cam_a_0_bits_size_reg[2]\(2 downto 0) => \cam_a_0_bits_size_reg[2]\(2 downto 0),
      \cam_a_0_bits_source_reg[0]\ => fixer_1_auto_in_a_bits_source(0),
      \cam_a_0_bits_source_reg[0]_0\(0) => \cam_a_0_bits_source_reg[0]\(0),
      \cam_a_0_bits_source_reg[0]_1\(0) => \cam_a_0_bits_source_reg[0]_0\(0),
      \cam_a_0_bits_source_reg[2]\ => repeat_sel_sel_sources_31_reg(0),
      cam_a_0_fifoId => \^cam_a_0_fifoid\,
      \cam_a_0_lut_reg[2]\(0) => \cam_a_0_lut_reg[2]\(0),
      \cam_s_0_state_reg[0]\ => \cam_s_0_state_reg[0]\,
      \cam_s_0_state_reg[0]_0\ => \cam_s_0_state_reg[0]_0\,
      \cam_s_0_state_reg[0]_1\ => \cam_s_0_state_reg[0]_1\,
      \cam_s_0_state_reg[0]_2\ => \cam_s_0_state_reg[0]_2\,
      \cdc_reg_reg[0]\ => sourceA_io_q_sink_n_70,
      \cdc_reg_reg[10]\ => sourceA_io_q_sink_n_101,
      \cdc_reg_reg[10]_0\ => sourceA_io_q_sink_n_79,
      \cdc_reg_reg[11]\ => sourceA_io_q_sink_n_99,
      \cdc_reg_reg[11]_0\ => sourceA_io_q_sink_n_80,
      \cdc_reg_reg[12]\ => sourceA_io_q_sink_n_97,
      \cdc_reg_reg[12]_0\ => sourceA_io_q_sink_n_78,
      \cdc_reg_reg[13]\ => sourceA_io_q_sink_n_93,
      \cdc_reg_reg[14]\ => sourceA_io_q_sink_n_87,
      \cdc_reg_reg[15]\ => sourceA_io_q_sink_n_85,
      \cdc_reg_reg[19]\(7 downto 4) => \extract/_shift_T_1\(19 downto 16),
      \cdc_reg_reg[19]\(3 downto 0) => \extract/_shift_T_1\(11 downto 8),
      \cdc_reg_reg[1]\ => sourceA_io_q_sink_n_71,
      \cdc_reg_reg[20]\ => sourceA_io_q_sink_n_95,
      \cdc_reg_reg[21]\ => sourceA_io_q_sink_n_91,
      \cdc_reg_reg[22]\ => sourceA_io_q_sink_n_89,
      \cdc_reg_reg[23]\ => sourceA_io_q_sink_n_83,
      \cdc_reg_reg[28]\ => sourceA_io_q_sink_n_43,
      \cdc_reg_reg[29]\ => sourceA_io_q_sink_n_42,
      \cdc_reg_reg[2]\ => sourceA_io_q_sink_n_72,
      \cdc_reg_reg[30]\ => sourceA_io_q_sink_n_41,
      \cdc_reg_reg[31]\ => sourceA_io_q_sink_n_40,
      \cdc_reg_reg[3]\ => sourceA_io_q_sink_n_73,
      \cdc_reg_reg[4]\ => sourceA_io_q_sink_n_74,
      \cdc_reg_reg[4]_0\ => sourceA_io_q_sink_n_94,
      \cdc_reg_reg[5]\ => sourceA_io_q_sink_n_75,
      \cdc_reg_reg[5]_0\ => sourceA_io_q_sink_n_90,
      \cdc_reg_reg[5]_1\ => sourceA_io_q_sink_n_81,
      \cdc_reg_reg[6]\ => sourceA_io_q_sink_n_76,
      \cdc_reg_reg[6]_0\ => sourceA_io_q_sink_n_88,
      \cdc_reg_reg[7]\ => sourceA_io_q_sink_n_77,
      \cdc_reg_reg[7]_0\ => sourceA_io_q_sink_n_82,
      \cdc_reg_reg[8]\ => sourceA_io_q_sink_n_105,
      \cdc_reg_reg[9]\ => sourceA_io_q_sink_n_103,
      chiplink_auto_mbypass_out_a_bits_data(16 downto 0) => chiplink_auto_mbypass_out_a_bits_data(16 downto 0),
      chiplink_auto_mbypass_out_a_bits_mask(3 downto 0) => chiplink_auto_mbypass_out_a_bits_mask(3 downto 0),
      chiplink_auto_mbypass_out_a_bits_param(2 downto 0) => chiplink_auto_mbypass_out_a_bits_param(2 downto 0),
      clk => clk,
      count_reg => count_reg,
      count_reg_0 => count_reg_1,
      divertprobes => divertprobes,
      divertprobes_reg => divertprobes_reg,
      divertprobes_reg_0 => sourceA_n_124,
      fixer_1_auto_in_a_bits_address(26 downto 0) => fixer_1_auto_in_a_bits_address(26 downto 0),
      fixer_1_auto_in_a_bits_opcode(0) => fixer_1_auto_in_a_bits_opcode(0),
      fixer_1_auto_in_a_bits_param(0) => fixer_1_auto_in_a_bits_param(0),
      fixer_1_auto_in_a_bits_source(2 downto 0) => fixer_1_auto_in_a_bits_source(3 downto 1),
      fixer_1_auto_in_a_ready => fixer_1_auto_in_a_ready,
      flight_100_reg => flight_100_reg,
      flight_37_reg => flight_37_reg,
      flight_69_reg => flight_69_reg,
      flight_97_reg => flight_97_reg,
      flight_98_reg => flight_98_reg,
      flight_99_reg => flight_99_reg,
      \free_reg[0]\(0) => \cams_1/_free_T_2\(0),
      \free_reg[0]_0\(0) => \cams_0/_free_T_2\(0),
      \free_reg[0]_1\(0) => \cams_7/_free_T_2\(0),
      \free_reg[0]_2\(0) => \cams_6/_free_T_2\(0),
      \free_reg[0]_3\(0) => \cams_5/_free_T_2\(0),
      \free_reg[0]_4\(0) => \cams_4/_free_T_2\(0),
      \free_reg[1]\ => sourceA_n_5,
      \free_reg[2]\(0) => sourceA_n_215,
      \free_reg[2]_0\(0) => sourceA_n_217,
      \free_reg[2]_1\(0) => sourceA_n_219,
      \free_reg[2]_2\(0) => sourceA_n_221,
      \free_reg[2]_3\(0) => sourceA_n_223,
      \free_reg[2]_4\(0) => sourceA_n_225,
      \free_reg[3]\ => sourceA_n_207,
      \free_reg[3]_0\(1) => sourceA_n_208,
      \free_reg[3]_0\(0) => sourceA_n_209,
      \free_reg[3]_1\ => sourceA_n_210,
      \free_reg[3]_2\(1) => \cams_3/_free_T_2\(3),
      \free_reg[3]_2\(0) => \cams_3/_free_T_2\(0),
      \free_reg[4]\ => sourceA_n_214,
      \free_reg[4]_0\(2 downto 1) => \cams_2/_free_T_2\(4 downto 3),
      \free_reg[4]_0\(0) => \cams_2/_free_T_2\(0),
      \free_reg[5]\(2) => sourceA_n_211,
      \free_reg[5]\(1) => sourceA_n_212,
      \free_reg[5]\(0) => sourceA_n_213,
      \free_reg[7]\ => sourceA_n_4,
      \free_reg[7]_0\ => sourceA_n_216,
      \free_reg[7]_1\ => sourceA_n_218,
      \free_reg[7]_2\ => sourceA_n_220,
      \free_reg[7]_3\ => sourceA_n_222,
      \free_reg[7]_4\ => sourceA_n_224,
      \free_reg[7]_5\ => sourceA_n_226,
      full_reg => full_reg_0,
      full_reg_0 => full_reg_2,
      header(15 downto 0) => header(31 downto 16),
      hints_auto_in_a_bits_mask(7 downto 0) => hints_auto_in_a_bits_mask(7 downto 0),
      latch => latch,
      mbypass_auto_in_1_a_bits_address(31 downto 0) => mbypass_auto_in_1_a_bits_address(31 downto 0),
      mbypass_auto_in_1_a_bits_data(27 downto 0) => mbypass_auto_in_1_a_bits_data(27 downto 0),
      mbypass_auto_in_1_a_bits_source(2 downto 0) => mbypass_auto_in_1_a_bits_source(2 downto 0),
      muxStateEarly_1 => muxStateEarly_1,
      p_0_in5_in => p_0_in5_in,
      p_11_in => p_11_in,
      p_29_in => p_29_in,
      p_30_in => p_30_in,
      \q_last_count_reg[0]_0\ => sourceA_n_290,
      \q_last_count_reg[0]_1\(0) => sourceA_io_q_sink_n_7,
      \q_last_count_reg[1]_0\(0) => q_last_count_reg(0),
      \q_last_count_reg[4]_0\ => sourceA_n_3,
      \r_2_reg[1]_0\(1 downto 0) => \r_2_reg[1]\(1 downto 0),
      \r_3_reg[1]_0\(0) => mbypass_auto_in_1_a_bits_size(1),
      \ram_source_reg[2]\ => sinkD_n_47,
      \ram_source_reg[2]_0\ => sinkD_n_46,
      \ram_source_reg[2]_1\ => sinkD_n_107,
      \ram_source_reg[2]_2\ => sinkD_n_106,
      \ram_source_reg[2]_3\ => sinkD_n_105,
      \ram_source_reg[2]_4\ => sinkD_n_108,
      \ram_source_reg[2]_5\ => sinkD_n_39,
      \ram_source_reg[3]\ => sinkD_n_93,
      \ram_source_reg[3]_0\ => sinkD_n_97,
      \ram_source_reg[3]_1\ => sinkD_n_101,
      \ram_source_reg[4]\ => sinkD_n_99,
      \ram_source_reg[5]\ => sinkD_n_103,
      relack => relack,
      repeat_sel_sel_sources_0 => repeat_sel_sel_sources_0,
      repeat_sel_sel_sources_0_reg => repeat_sel_sel_sources_0_reg,
      repeat_sel_sel_sources_1 => repeat_sel_sel_sources_1,
      repeat_sel_sel_sources_10 => repeat_sel_sel_sources_10,
      repeat_sel_sel_sources_10_reg => repeat_sel_sel_sources_10_reg,
      repeat_sel_sel_sources_11 => repeat_sel_sel_sources_11,
      repeat_sel_sel_sources_11_reg => repeat_sel_sel_sources_11_reg,
      repeat_sel_sel_sources_12 => repeat_sel_sel_sources_12,
      repeat_sel_sel_sources_12_reg => repeat_sel_sel_sources_12_reg,
      repeat_sel_sel_sources_13 => repeat_sel_sel_sources_13,
      repeat_sel_sel_sources_13_reg => repeat_sel_sel_sources_13_reg,
      repeat_sel_sel_sources_14 => repeat_sel_sel_sources_14,
      repeat_sel_sel_sources_14_reg => repeat_sel_sel_sources_14_reg,
      repeat_sel_sel_sources_15 => repeat_sel_sel_sources_15,
      repeat_sel_sel_sources_15_reg => repeat_sel_sel_sources_15_reg,
      repeat_sel_sel_sources_16 => repeat_sel_sel_sources_16,
      repeat_sel_sel_sources_16_reg => repeat_sel_sel_sources_16_reg,
      repeat_sel_sel_sources_17 => repeat_sel_sel_sources_17,
      repeat_sel_sel_sources_17_reg => repeat_sel_sel_sources_17_reg,
      repeat_sel_sel_sources_18 => repeat_sel_sel_sources_18,
      repeat_sel_sel_sources_18_reg => repeat_sel_sel_sources_18_reg,
      repeat_sel_sel_sources_19 => repeat_sel_sel_sources_19,
      repeat_sel_sel_sources_19_reg => repeat_sel_sel_sources_19_reg,
      repeat_sel_sel_sources_1_reg => repeat_sel_sel_sources_1_reg,
      repeat_sel_sel_sources_2 => repeat_sel_sel_sources_2,
      repeat_sel_sel_sources_20 => repeat_sel_sel_sources_20,
      repeat_sel_sel_sources_20_reg => repeat_sel_sel_sources_20_reg,
      repeat_sel_sel_sources_21 => repeat_sel_sel_sources_21,
      repeat_sel_sel_sources_21_reg => repeat_sel_sel_sources_21_reg,
      repeat_sel_sel_sources_22 => repeat_sel_sel_sources_22,
      repeat_sel_sel_sources_22_reg => repeat_sel_sel_sources_22_reg,
      repeat_sel_sel_sources_23 => repeat_sel_sel_sources_23,
      repeat_sel_sel_sources_23_reg => repeat_sel_sel_sources_23_reg,
      repeat_sel_sel_sources_24 => repeat_sel_sel_sources_24,
      repeat_sel_sel_sources_24_reg => repeat_sel_sel_sources_24_reg,
      repeat_sel_sel_sources_25 => repeat_sel_sel_sources_25,
      repeat_sel_sel_sources_25_reg => repeat_sel_sel_sources_25_reg,
      repeat_sel_sel_sources_26 => repeat_sel_sel_sources_26,
      repeat_sel_sel_sources_26_reg => repeat_sel_sel_sources_26_reg,
      repeat_sel_sel_sources_27 => repeat_sel_sel_sources_27,
      repeat_sel_sel_sources_27_reg => repeat_sel_sel_sources_27_reg,
      repeat_sel_sel_sources_28 => repeat_sel_sel_sources_28,
      repeat_sel_sel_sources_28_reg => repeat_sel_sel_sources_28_reg,
      repeat_sel_sel_sources_29 => repeat_sel_sel_sources_29,
      repeat_sel_sel_sources_29_reg => repeat_sel_sel_sources_29_reg,
      repeat_sel_sel_sources_2_reg => repeat_sel_sel_sources_2_reg,
      repeat_sel_sel_sources_3 => repeat_sel_sel_sources_3,
      repeat_sel_sel_sources_30 => repeat_sel_sel_sources_30,
      repeat_sel_sel_sources_30_reg => repeat_sel_sel_sources_30_reg,
      repeat_sel_sel_sources_31 => repeat_sel_sel_sources_31,
      repeat_sel_sel_sources_31_reg => repeat_sel_sel_sources_31_reg_0,
      repeat_sel_sel_sources_31_reg_0 => repeat_sel_sel_sources_31_reg_1,
      repeat_sel_sel_sources_31_reg_1 => repeat_sel_sel_sources_31_reg(3),
      repeat_sel_sel_sources_32 => repeat_sel_sel_sources_32,
      repeat_sel_sel_sources_32_reg => repeat_sel_sel_sources_32_reg,
      repeat_sel_sel_sources_33 => repeat_sel_sel_sources_33,
      repeat_sel_sel_sources_33_reg => repeat_sel_sel_sources_33_reg,
      repeat_sel_sel_sources_34 => repeat_sel_sel_sources_34,
      repeat_sel_sel_sources_34_reg => repeat_sel_sel_sources_34_reg,
      repeat_sel_sel_sources_35 => repeat_sel_sel_sources_35,
      repeat_sel_sel_sources_35_reg => repeat_sel_sel_sources_35_reg,
      repeat_sel_sel_sources_36 => repeat_sel_sel_sources_36,
      repeat_sel_sel_sources_36_reg => repeat_sel_sel_sources_36_reg,
      repeat_sel_sel_sources_37 => repeat_sel_sel_sources_37,
      repeat_sel_sel_sources_37_reg => repeat_sel_sel_sources_37_reg,
      repeat_sel_sel_sources_38 => repeat_sel_sel_sources_38,
      repeat_sel_sel_sources_38_reg => repeat_sel_sel_sources_38_reg,
      repeat_sel_sel_sources_39 => repeat_sel_sel_sources_39,
      repeat_sel_sel_sources_39_reg => repeat_sel_sel_sources_31_reg(2),
      repeat_sel_sel_sources_39_reg_0 => repeat_sel_sel_sources_39_reg,
      repeat_sel_sel_sources_3_reg => repeat_sel_sel_sources_3_reg,
      repeat_sel_sel_sources_4 => repeat_sel_sel_sources_4,
      repeat_sel_sel_sources_40 => repeat_sel_sel_sources_40,
      repeat_sel_sel_sources_40_reg => repeat_sel_sel_sources_40_reg,
      repeat_sel_sel_sources_41 => repeat_sel_sel_sources_41,
      repeat_sel_sel_sources_41_reg => repeat_sel_sel_sources_41_reg,
      repeat_sel_sel_sources_42 => repeat_sel_sel_sources_42,
      repeat_sel_sel_sources_42_reg => repeat_sel_sel_sources_42_reg,
      repeat_sel_sel_sources_43 => repeat_sel_sel_sources_43,
      repeat_sel_sel_sources_43_reg => repeat_sel_sel_sources_43_reg,
      repeat_sel_sel_sources_44 => repeat_sel_sel_sources_44,
      repeat_sel_sel_sources_44_reg => repeat_sel_sel_sources_44_reg,
      repeat_sel_sel_sources_45 => repeat_sel_sel_sources_45,
      repeat_sel_sel_sources_45_reg => repeat_sel_sel_sources_45_reg,
      repeat_sel_sel_sources_46 => repeat_sel_sel_sources_46,
      repeat_sel_sel_sources_46_reg => repeat_sel_sel_sources_46_reg,
      repeat_sel_sel_sources_47 => repeat_sel_sel_sources_47,
      repeat_sel_sel_sources_47_reg => repeat_sel_sel_sources_47_reg,
      repeat_sel_sel_sources_48 => repeat_sel_sel_sources_48,
      repeat_sel_sel_sources_48_reg => repeat_sel_sel_sources_48_reg,
      repeat_sel_sel_sources_49 => repeat_sel_sel_sources_49,
      repeat_sel_sel_sources_49_reg => repeat_sel_sel_sources_49_reg,
      repeat_sel_sel_sources_4_reg => repeat_sel_sel_sources_4_reg,
      repeat_sel_sel_sources_5 => repeat_sel_sel_sources_5,
      repeat_sel_sel_sources_50 => repeat_sel_sel_sources_50,
      repeat_sel_sel_sources_50_reg => repeat_sel_sel_sources_50_reg,
      repeat_sel_sel_sources_51 => repeat_sel_sel_sources_51,
      repeat_sel_sel_sources_51_reg => repeat_sel_sel_sources_51_reg,
      repeat_sel_sel_sources_52 => repeat_sel_sel_sources_52,
      repeat_sel_sel_sources_52_reg => repeat_sel_sel_sources_52_reg,
      repeat_sel_sel_sources_53 => repeat_sel_sel_sources_53,
      repeat_sel_sel_sources_53_reg => repeat_sel_sel_sources_53_reg,
      repeat_sel_sel_sources_54 => repeat_sel_sel_sources_54,
      repeat_sel_sel_sources_54_reg => repeat_sel_sel_sources_54_reg,
      repeat_sel_sel_sources_55 => repeat_sel_sel_sources_55,
      repeat_sel_sel_sources_55_reg => repeat_sel_sel_sources_55_reg,
      repeat_sel_sel_sources_56 => repeat_sel_sel_sources_56,
      repeat_sel_sel_sources_56_reg => repeat_sel_sel_sources_56_reg,
      repeat_sel_sel_sources_57 => repeat_sel_sel_sources_57,
      repeat_sel_sel_sources_57_reg => repeat_sel_sel_sources_57_reg,
      repeat_sel_sel_sources_58 => repeat_sel_sel_sources_58,
      repeat_sel_sel_sources_58_reg => repeat_sel_sel_sources_58_reg,
      repeat_sel_sel_sources_59 => repeat_sel_sel_sources_59,
      repeat_sel_sel_sources_59_reg => repeat_sel_sel_sources_31_reg(1),
      repeat_sel_sel_sources_59_reg_0 => repeat_sel_sel_sources_59_reg,
      repeat_sel_sel_sources_5_reg => repeat_sel_sel_sources_5_reg,
      repeat_sel_sel_sources_6 => repeat_sel_sel_sources_6,
      repeat_sel_sel_sources_60 => repeat_sel_sel_sources_60,
      repeat_sel_sel_sources_60_reg => repeat_sel_sel_sources_60_reg,
      repeat_sel_sel_sources_61 => repeat_sel_sel_sources_61,
      repeat_sel_sel_sources_61_reg => repeat_sel_sel_sources_61_reg,
      repeat_sel_sel_sources_62 => repeat_sel_sel_sources_62,
      repeat_sel_sel_sources_62_reg => repeat_sel_sel_sources_62_reg,
      repeat_sel_sel_sources_63 => repeat_sel_sel_sources_63,
      repeat_sel_sel_sources_63_reg => repeat_sel_sel_sources_63_reg,
      repeat_sel_sel_sources_6_reg => repeat_sel_sel_sources_6_reg,
      repeat_sel_sel_sources_7 => repeat_sel_sel_sources_7,
      repeat_sel_sel_sources_7_reg => repeat_sel_sel_sources_7_reg,
      repeat_sel_sel_sources_8 => repeat_sel_sel_sources_8,
      repeat_sel_sel_sources_8_reg => repeat_sel_sel_sources_8_reg,
      repeat_sel_sel_sources_9 => repeat_sel_sel_sources_9,
      repeat_sel_sel_sources_9_reg => repeat_sel_sel_sources_9_reg,
      resetn => resetn,
      saved_address(29 downto 0) => saved_address(29 downto 0),
      \saved_address_reg[0]\ => \saved_address_reg[0]\,
      \saved_address_reg[29]\(0) => \saved_address_reg[29]\(0),
      \saved_address_reg[29]_0\(0) => \saved_address_reg[29]_0\(0),
      \saved_opcode_reg[1]\(1 downto 0) => \saved_opcode_reg[1]\(1 downto 0),
      \saved_opcode_reg[2]\ => \saved_opcode_reg[2]\,
      \saved_opcode_reg[2]_0\ => \saved_opcode_reg[2]_0\,
      \saved_opcode_reg[2]_1\ => \saved_opcode_reg[2]_1\,
      \saved_opcode_reg[2]_2\ => \saved_opcode_reg[2]_2\,
      \saved_opcode_reg[2]_3\ => \saved_opcode_reg[2]_3\,
      saved_size(1 downto 0) => saved_size(1 downto 0),
      \saved_size_reg[0]\ => \saved_size_reg[0]\(0),
      \saved_size_reg[0]_0\ => \saved_size_reg[0]_0\,
      \saved_size_reg[1]\ => \saved_size_reg[1]\,
      \saved_size_reg[1]_0\ => \saved_size_reg[1]_0\,
      \saved_size_reg[1]_1\ => \saved_size_reg[1]_2\,
      \saved_size_reg[2]\ => \saved_size_reg[2]_0\,
      saved_source(3 downto 0) => saved_source(3 downto 0),
      \saved_source_reg[3]\ => \saved_source_reg[3]\,
      \saved_source_reg[4]\ => \saved_source_reg[4]\,
      \shift_reg[23]\ => sourceA_n_15,
      sinkD_io_a_tlSource_bits(5 downto 0) => sinkD_io_a_tlSource_bits(5 downto 0),
      sinkD_io_c_clSource(15 downto 0) => sinkD_io_c_clSource(15 downto 0),
      source_valid_io_out => source_valid_io_out,
      \stall_counter_reg[0]\ => sourceA_n_127,
      \stall_counter_reg[1]\ => mbypass_n_18,
      \stall_counter_reg[2]\ => sourceA_n_125,
      \stall_counter_reg[3]\ => sourceA_n_126,
      stalls_id_3(1 downto 0) => stalls_id_3(1 downto 0),
      \stalls_id_3_reg[1]\ => \stalls_id_3_reg[1]\,
      \stalls_id_3_reg[1]_0\ => \stalls_id_3_reg[1]_0\,
      \stalls_id_5_reg[0]\ => a_id(0),
      \stalls_id_5_reg[0]_0\(0) => \stalls_id_5_reg[0]\(0),
      \stalls_id_5_reg[0]_1\(0) => \stalls_id_5_reg[0]_0\(0),
      \stalls_id_5_reg[0]_2\ => \stalls_id_5_reg[0]_1\,
      \stalls_id_5_reg[1]\(0) => \stalls_id_5_reg[1]\(0),
      \stalls_id_5_reg[1]_0\ => \stalls_id_5_reg[1]_0\,
      \stalls_id_6_reg[1]\ => \stalls_id_6_reg[1]\,
      state_1_reg => state_1_reg,
      \state_reg[1]_0\ => sinkD_n_87,
      \state_reg[1]_1\ => sinkD_n_91,
      \state_reg[1]_2\ => sinkD_n_95,
      \state_reg[2]\ => sourceA_io_q_sink_n_84,
      \state_reg[2]_0\ => sourceA_io_q_sink_n_98,
      \state_reg[2]_1\ => sourceA_io_q_sink_n_100,
      \state_reg[2]_10\ => sourceA_io_q_sink_n_58,
      \state_reg[2]_2\ => sourceA_io_q_sink_n_102,
      \state_reg[2]_3\ => sourceA_io_q_sink_n_104,
      \state_reg[2]_4\ => sourceA_io_q_sink_n_86,
      \state_reg[2]_5\ => sourceA_io_q_sink_n_92,
      \state_reg[2]_6\ => sourceA_io_q_sink_n_96,
      \state_reg[2]_7\ => sourceA_io_q_sink_n_61,
      \state_reg[2]_8\ => sourceA_io_q_sink_n_60,
      \state_reg[2]_9\ => sourceA_io_q_sink_n_59,
      \state_reg[3]\ => sourceA_n_288,
      sync_0_reg => do_bypass_catcher_n_1,
      valid_reg => valid_reg
    );
sourceA_io_q_sink: entity work.meisha_chiplink_master_0_1_FPGA_AsyncQueueSink
     port map (
      D(0) => sourceA_io_q_sink_n_44,
      Q(31 downto 8) => sourceA_io_q_bits(31 downto 8),
      Q(7 downto 6) => \^io_deq_bits\(1 downto 0),
      Q(5 downto 0) => sourceA_io_q_bits(5 downto 0),
      SR(0) => \^sync_0_reg\,
      \_wide_T\(3 downto 0) => \extract/_wide_T\(5 downto 2),
      \cam_a_0_bits_data_reg[60]\ => sourceA_io_q_sink_n_61,
      \cam_a_0_bits_data_reg[60]_0\ => sourceA_io_q_sink_n_94,
      \cam_a_0_bits_data_reg[61]\ => sourceA_io_q_sink_n_60,
      \cam_a_0_bits_data_reg[61]_0\ => sourceA_io_q_sink_n_90,
      \cam_a_0_bits_data_reg[62]\ => sourceA_io_q_sink_n_59,
      \cam_a_0_bits_data_reg[62]_0\ => sourceA_io_q_sink_n_88,
      \cam_a_0_bits_data_reg[63]\ => sourceA_io_q_sink_n_58,
      \cam_a_0_bits_data_reg[63]_0\ => sourceA_io_q_sink_n_82,
      \cdc_reg_reg[3]\ => sourceA_n_16,
      clk => clk,
      \free_reg[5]\ => sourceA_io_q_sink_n_50,
      mbypass_auto_in_1_a_bits_data(3 downto 0) => mbypass_auto_in_1_a_bits_data(31 downto 28),
      \q_last_count_reg[0]\(0) => sourceA_io_q_sink_n_7,
      \q_last_count_reg[0]_0\(0) => q_last_count_reg(0),
      \q_last_count_reg[1]\ => sourceA_io_q_sink_n_79,
      \q_last_count_reg[2]\ => sourceA_io_q_sink_n_78,
      \q_last_count_reg[2]_0\ => sourceA_n_290,
      \q_last_count_reg[3]\ => sourceA_io_q_sink_n_81,
      \q_last_count_reg[4]\ => sourceA_io_q_sink_n_80,
      \reg__reg\ => rx_reset_reg_n_1,
      \ridx_gray_reg[0]_0\ => sourceA_io_q_sink_n_46,
      \ridx_gray_reg[1]_0\ => sourceA_io_q_sink_n_45,
      \ridx_ridx_bin_reg[0]_0\(0) => sourceA_io_q_sink_n_47,
      \ridx_ridx_bin_reg[0]_1\(0) => sourceA_io_q_sink_n_49,
      \ridx_ridx_bin_reg[0]_2\(0) => sourceA_io_q_sink_n_51,
      \ridx_ridx_bin_reg[0]_3\(0) => ridx_ridx_bin(0),
      \ridx_ridx_bin_reg[0]_4\(0) => ridx_ridx_bin_6(0),
      \ridx_ridx_bin_reg[0]_5\(0) => ridx_ridx_bin_8(0),
      \ridx_ridx_bin_reg[0]_6\(31 downto 0) => p_0_out_2(31 downto 0),
      \rx_e_reg[19]\ => sourceA_io_q_sink_n_53,
      rx_io_a_ridx(3 downto 0) => rx_io_a_ridx(3 downto 0),
      rx_io_a_safe_ridx_valid => rx_io_a_safe_ridx_valid,
      rx_io_a_safe_widx_valid => rx_io_a_safe_widx_valid,
      rx_io_a_widx(3 downto 0) => rx_io_a_widx(3 downto 0),
      \shift_reg[0]\ => sourceA_io_q_sink_n_105,
      \shift_reg[10]\ => sourceA_io_q_sink_n_72,
      \shift_reg[11]\ => sourceA_io_q_sink_n_73,
      \shift_reg[12]\ => sourceA_io_q_sink_n_95,
      \shift_reg[13]\ => sourceA_io_q_sink_n_91,
      \shift_reg[14]\ => sourceA_io_q_sink_n_89,
      \shift_reg[15]\ => sourceA_io_q_sink_n_83,
      \shift_reg[16]\ => sourceA_io_q_sink_n_43,
      \shift_reg[16]_0\ => sourceA_io_q_sink_n_74,
      \shift_reg[17]\ => sourceA_io_q_sink_n_42,
      \shift_reg[17]_0\ => sourceA_io_q_sink_n_75,
      \shift_reg[18]\ => sourceA_io_q_sink_n_41,
      \shift_reg[18]_0\ => sourceA_io_q_sink_n_76,
      \shift_reg[19]\ => sourceA_io_q_sink_n_40,
      \shift_reg[19]_0\(7 downto 4) => \extract/_shift_T_1\(19 downto 16),
      \shift_reg[19]_0\(3 downto 0) => \extract/_shift_T_1\(11 downto 8),
      \shift_reg[19]_1\ => sourceA_io_q_sink_n_77,
      \shift_reg[1]\ => sourceA_io_q_sink_n_103,
      \shift_reg[20]\ => sourceA_io_q_sink_n_96,
      \shift_reg[20]_0\ => sourceA_io_q_sink_n_97,
      \shift_reg[21]\ => sourceA_io_q_sink_n_92,
      \shift_reg[21]_0\ => sourceA_io_q_sink_n_93,
      \shift_reg[22]\ => sourceA_io_q_sink_n_86,
      \shift_reg[22]_0\ => sourceA_io_q_sink_n_87,
      \shift_reg[23]\ => sourceA_io_q_sink_n_84,
      \shift_reg[23]_0\ => sourceA_io_q_sink_n_85,
      \shift_reg[24]\ => sourceA_io_q_sink_n_104,
      \shift_reg[25]\ => sourceA_io_q_sink_n_102,
      \shift_reg[26]\ => sourceA_io_q_sink_n_100,
      \shift_reg[27]\ => sourceA_io_q_sink_n_98,
      \shift_reg[2]\ => sourceA_io_q_sink_n_101,
      \shift_reg[3]\ => sourceA_io_q_sink_n_99,
      \shift_reg[8]\ => sourceA_io_q_sink_n_70,
      \shift_reg[9]\ => sourceA_io_q_sink_n_71,
      source_valid_io_out => source_valid_io_out,
      \state_reg[1]\ => sourceA_io_q_sink_n_48,
      \state_reg[1]_0\ => sourceB_n_0,
      \state_reg[2]\ => sourceA_n_288,
      \state_reg[3]\ => sourceA_n_15,
      \tx_d_reg[7]\ => sourceA_io_q_sink_n_52,
      valid_reg => valid_reg,
      valid_reg_0 => valid_reg_4,
      valid_reg_1 => valid_reg_7,
      valid_reg_2 => \txInc_sink/valid_reg\,
      valid_reg_3 => \rxInc_sink/valid_reg\,
      valid_reg_reg_0 => sourceA_n_3,
      valid_reg_reg_1 => sourceC_n_0,
      valid_reg_reg_2 => sourceD_n_0
    );
sourceB: entity work.meisha_chiplink_master_0_1_FPGA_SourceB
     port map (
      D(1) => p_0_in(3),
      D(0) => p_0_in(0),
      Q(4 downto 3) => sourceB_io_q_bits(10 downto 9),
      Q(2 downto 0) => sourceB_io_q_bits(5 downto 3),
      SR(0) => \^sync_0_reg\,
      \cdc_reg_reg[12]\ => sourceB_io_q_sink_n_19,
      \cdc_reg_reg[4]\ => sourceB_io_q_sink_n_17,
      \cdc_reg_reg[5]\ => sourceB_io_q_sink_n_9,
      \cdc_reg_reg[9]\ => sourceB_io_q_sink_n_18,
      clk => clk,
      \q_last_count_reg[0]_0\ => sourceB_n_7,
      \q_last_count_reg[2]_0\(4 downto 0) => q_last_count_reg_3(4 downto 0),
      \q_last_count_reg[3]_0\ => sourceB_n_6,
      resetn => resetn,
      source_valid_io_out => source_valid_io_out,
      \state_reg[0]_0\ => sourceB_n_0,
      sync_0_reg => sourceA_io_q_sink_n_48,
      valid_reg => valid_reg_4
    );
sourceB_io_q_sink: entity work.meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_1
     port map (
      D(0) => sourceB_io_q_sink_n_8,
      Q(0) => ridx_ridx_bin(0),
      SR(0) => \^sync_0_reg\,
      \cdc_reg_reg[12]\ => sourceB_io_q_sink_n_6,
      clk => clk,
      \q_last_count_reg[0]\ => sourceB_io_q_sink_n_17,
      \q_last_count_reg[1]\ => sourceB_io_q_sink_n_19,
      \q_last_count_reg[2]\ => sourceB_io_q_sink_n_9,
      \q_last_count_reg[2]_0\ => sourceB_n_6,
      \q_last_count_reg[3]\(4 downto 3) => sourceB_io_q_bits(10 downto 9),
      \q_last_count_reg[3]\(2 downto 0) => sourceB_io_q_bits(5 downto 3),
      \q_last_count_reg[3]_0\(1) => p_0_in(3),
      \q_last_count_reg[3]_0\(0) => p_0_in(0),
      \q_last_count_reg[4]\ => sourceB_io_q_sink_n_18,
      \q_last_count_reg[4]_0\(4 downto 0) => q_last_count_reg_3(4 downto 0),
      \q_last_count_reg[4]_1\ => sourceB_n_7,
      \ridx_gray_reg[0]_0\ => sourceB_io_q_sink_n_7,
      rx_io_bridx(3 downto 0) => rx_io_bridx(3 downto 0),
      rx_io_bwidx(3 downto 0) => rx_io_bwidx(3 downto 0),
      source_valid_io_out => source_valid_io_out,
      \state_reg[1]\ => sourceB_n_0,
      sync_0_reg(6 downto 3) => p_0_out_1(12 downto 9),
      sync_0_reg(2 downto 0) => p_0_out_1(5 downto 3),
      sync_0_reg_0(0) => sourceA_io_q_sink_n_47,
      valid_reg => valid_reg_4
    );
sourceC: entity work.meisha_chiplink_master_0_1_FPGA_SourceC
     port map (
      D(0) => p_0_in_5(2),
      Q(23 downto 8) => sourceC_io_q_bits(31 downto 16),
      Q(7 downto 5) => sourceC_io_q_bits(11 downto 9),
      Q(4 downto 0) => sourceC_io_q_bits(7 downto 3),
      SR(0) => \^sync_0_reg\,
      \_q_last_beats_c_T_1\(1 downto 0) => \_q_last_beats_c_T_1\(1 downto 0),
      auto_in_c_bits_opcode(0) => auto_in_c_bits_opcode(0),
      bypass_reg_rep => mbypass_n_15,
      bypass_reg_rep_0 => \^cam_a_0_bits_data_reg[63]\,
      clk => clk,
      count_1 => count_1,
      count_1_reg => sourceC_n_2,
      \counter_2_reg[0]\ => sourceC_n_5,
      \counter_2_reg[1]\ => mbypass_n_19,
      \counter_2_reg[2]\ => sourceC_n_8,
      \counter_2_reg[3]\(1 downto 0) => counter_2_reg(3 downto 2),
      divertprobes => divertprobes,
      divertprobes_reg => mbypass_n_16,
      \flight_reg[3]\ => sourceC_n_10,
      \free_reg[1]\(1) => sourceC_n_3,
      \free_reg[1]\(0) => sourceC_n_4,
      \free_reg[1]_0\(1 downto 0) => \cam/_free_T_2\(1 downto 0),
      full_1 => full_1,
      full_reg => full_reg_1,
      full_reg_0 => full_reg_3,
      hints_auto_in_c_valid => \^hints_auto_in_c_valid\,
      mbypass_auto_in_1_c_bits_param(0) => mbypass_auto_in_1_c_bits_param(0),
      mbypass_auto_in_1_c_bits_size(0) => mbypass_auto_in_1_c_bits_size(1),
      mbypass_auto_in_1_c_bits_source(2 downto 0) => \^mbypass_auto_in_1_c_bits_source\(2 downto 0),
      mbypass_auto_in_1_c_valid => mbypass_auto_in_1_c_valid,
      p_0_in => \cam/p_0_in\,
      q_last_beats_c(2 downto 0) => q_last_beats_c(4 downto 2),
      \ram_param_reg[1]\(1 downto 0) => \ram_param_reg[1]\(1 downto 0),
      \ram_size_reg[2]\(2 downto 0) => \ram_size_reg[2]\(2 downto 0),
      repeat_count_1 => repeat_count_1,
      repeat_count_1_reg => repeat_count_1_reg,
      resetn => resetn,
      saved_opcode(0) => saved_opcode(0),
      \saved_opcode_reg[0]\ => \saved_opcode_reg[0]\,
      saved_param(1 downto 0) => saved_param(1 downto 0),
      \saved_param_reg[0]\ => \saved_param_reg[0]\,
      saved_size_3(2 downto 0) => saved_size_3(2 downto 0),
      \saved_size_reg[0]\ => \saved_size_reg[2]\(0),
      \saved_size_reg[1]\ => \saved_size_reg[1]_1\,
      \saved_size_reg[2]\(0) => \saved_size_reg[2]\(1),
      sinkD_io_a_tlSource_bits(2 downto 0) => sinkD_io_a_tlSource_bits(2 downto 0),
      sinkD_io_c_clSource(15 downto 0) => sinkD_io_c_clSource(15 downto 0),
      source_valid_io_out => source_valid_io_out,
      \state_reg[0]_0\ => sourceC_n_0,
      \state_reg[0]_1\ => sinkD_n_110,
      \state_reg[0]_2\ => sinkD_n_113,
      sync_0_reg => sourceA_io_q_sink_n_50,
      valid_reg => valid_reg_7
    );
sourceC_io_q_sink: entity work.meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_2
     port map (
      D(0) => sourceC_io_q_sink_n_8,
      Q(0) => ridx_ridx_bin_6(0),
      SR(0) => \^sync_0_reg\,
      \_q_last_beats_c_T_1\(1 downto 0) => \_q_last_beats_c_T_1\(1 downto 0),
      \cdc_reg_reg[31]\ => sourceC_io_q_sink_n_5,
      clk => clk,
      q_last_beats_c(2 downto 0) => q_last_beats_c(4 downto 2),
      \r_5_reg[15]\(23 downto 8) => sourceC_io_q_bits(31 downto 16),
      \r_5_reg[15]\(7 downto 5) => sourceC_io_q_bits(11 downto 9),
      \r_5_reg[15]\(4 downto 0) => sourceC_io_q_bits(7 downto 3),
      \ridx_gray_reg[0]_0\ => sourceC_io_q_sink_n_7,
      rx_io_c_ridx(3 downto 0) => rx_io_c_ridx(3 downto 0),
      rx_io_c_widx(3 downto 0) => rx_io_c_widx(3 downto 0),
      source_valid_io_out => source_valid_io_out,
      sync_0_reg(24 downto 9) => p_0_out_0(31 downto 16),
      sync_0_reg(8 downto 5) => p_0_out_0(12 downto 9),
      sync_0_reg(4 downto 0) => p_0_out_0(7 downto 3),
      sync_0_reg_0(0) => sourceA_io_q_sink_n_49,
      valid_reg => valid_reg_7,
      valid_reg_reg_0 => sourceC_n_0
    );
sourceD: entity work.meisha_chiplink_master_0_1_FPGA_SourceD
     port map (
      E(0) => \bar/p_2_in\,
      Q(8 downto 6) => sourceD_io_q_bits(15 downto 13),
      Q(5 downto 3) => sourceD_io_q_bits(11 downto 9),
      Q(2 downto 0) => sourceD_io_q_bits(5 downto 3),
      SR(0) => \^sync_0_reg\,
      \beatsLeft_reg[1]\ => \beatsLeft_reg[1]_0\,
      \beatsLeft_reg[1]_0\ => \beatsLeft_reg[1]_1\,
      \beatsLeft_reg[1]_1\ => \beatsLeft_reg[1]_2\,
      \beatsLeft_reg[2]\ => \beatsLeft_reg[2]\,
      \beatsLeft_reg[2]_0\(1 downto 0) => \beatsLeft_reg[2]_0\(1 downto 0),
      \beatsLeft_reg[2]_1\ => \beatsLeft_reg[2]_1\,
      \beatsLeft_reg[3]\ => \beatsLeft_reg[3]\,
      \beatsLeft_reg[3]_0\(3 downto 0) => \beatsLeft_reg[3]_0\(3 downto 0),
      \cdc_reg_reg[10]\ => sourceD_io_q_sink_n_23,
      \cdc_reg_reg[11]\ => sourceD_io_q_sink_n_10,
      \cdc_reg_reg[12]\ => sourceD_io_q_sink_n_21,
      \cdc_reg_reg[3]\ => sourceD_io_q_sink_n_22,
      \cdc_reg_reg[4]\ => sourceD_io_q_sink_n_25,
      \cdc_reg_reg[5]\ => sourceD_io_q_sink_n_20,
      \cdc_reg_reg[9]\ => sourceD_io_q_sink_n_24,
      clk => clk,
      count_reg => count_reg_0,
      \counter_3_reg[0]\ => sourceD_n_3,
      \counter_3_reg[0]_0\ => sourceD_n_19,
      \counter_3_reg[0]_1\ => \counter_3_reg[0]_0\,
      \counter_3_reg[2]\ => sourceD_n_18,
      \counter_3_reg[3]\ => sbypass_n_4,
      \flight_reg[3]\ => sourceD_n_17,
      maybe_full_0 => maybe_full_0,
      maybe_full_reg => maybe_full_reg,
      maybe_full_reg_0 => maybe_full_reg_0,
      maybe_full_reg_1 => maybe_full_reg_1,
      maybe_full_reg_2 => maybe_full_reg_2,
      maybe_full_reg_3 => maybe_full_reg_3,
      muxStateEarly_0 => muxStateEarly_0,
      \q_last_count_reg[0]_0\ => sourceD_n_0,
      \q_last_count_reg[0]_1\ => sourceD_n_1,
      \q_last_count_reg[0]_2\ => sourceD_n_2,
      \r_3_reg[1]_0\(0) => sbypass_auto_node_out_out_d_bits_size(1),
      resetn => resetn,
      source_valid_io_out => source_valid_io_out,
      state_0 => state_0,
      state_0_reg => state_0_reg,
      state_0_reg_0 => \^beatsleft_reg[0]\,
      sync_0_reg => \^counter_3_reg[0]\,
      valid_reg => valid_reg_9,
      valid_reg_reg => sourceD_io_q_sink_n_5,
      xbar_1_auto_in_d_bits_source(0) => xbar_1_auto_in_d_bits_source(0),
      xbar_1_auto_in_d_valid => xbar_1_auto_in_d_valid,
      xbar_1_auto_out_0_d_bits_size(1 downto 0) => xbar_1_auto_out_0_d_bits_size(1 downto 0)
    );
sourceD_io_q_sink: entity work.meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_3
     port map (
      D(0) => sourceD_io_q_sink_n_9,
      Q(0) => ridx_ridx_bin_8(0),
      SR(0) => \^sync_0_reg\,
      \cdc_reg_reg[15]\ => sourceD_io_q_sink_n_6,
      clk => clk,
      \counter_3_reg[0]\ => sourceD_io_q_sink_n_5,
      \q_last_count_reg[0]\ => sourceD_io_q_sink_n_25,
      \q_last_count_reg[0]_0\ => sourceD_n_1,
      \q_last_count_reg[1]\ => sourceD_io_q_sink_n_21,
      \q_last_count_reg[2]\ => sourceD_io_q_sink_n_23,
      \q_last_count_reg[3]\ => sourceD_io_q_sink_n_22,
      \q_last_count_reg[4]\ => sourceD_io_q_sink_n_24,
      \r_4_reg[2]\(8 downto 6) => sourceD_io_q_bits(15 downto 13),
      \r_4_reg[2]\(5 downto 3) => sourceD_io_q_bits(11 downto 9),
      \r_4_reg[2]\(2 downto 0) => sourceD_io_q_bits(5 downto 3),
      \ridx_gray_reg[0]_0\ => sourceD_io_q_sink_n_8,
      rx_io_d_ridx(3 downto 0) => rx_io_d_ridx(3 downto 0),
      rx_io_d_widx(3 downto 0) => rx_io_d_widx(3 downto 0),
      source_valid_io_out => source_valid_io_out,
      \state_reg[1]\ => sourceD_io_q_sink_n_10,
      \state_reg[1]_0\ => sourceD_io_q_sink_n_20,
      \state_reg[1]_1\ => sourceD_n_2,
      sync_0_reg(9 downto 3) => p_0_out(15 downto 9),
      sync_0_reg(2 downto 0) => p_0_out(5 downto 3),
      sync_0_reg_0(0) => sourceA_io_q_sink_n_51,
      valid_reg => valid_reg_9,
      valid_reg_reg_0 => sourceD_n_0
    );
sourceE_io_q_sink: entity work.meisha_chiplink_master_0_1_FPGA_AsyncQueueSink_4
     port map (
      D(1) => sourceE_io_q_sink_n_6,
      D(0) => sourceE_io_q_sink_n_7,
      SR(0) => \^sync_0_reg\,
      bypass => \^bypass\,
      bypass_reg_rep => \^cam_a_0_bits_data_reg[63]\,
      clk => clk,
      divertprobes => divertprobes,
      divertprobes_reg => mbypass_n_16,
      \flight_reg[3]\ => sourceE_io_q_sink_n_5,
      idle_reg => idle_reg,
      \mem_1_reg[16]\ => rx_n_169,
      \mem_5_reg[16]\ => rx_n_170,
      resetn => resetn,
      rx_io_e_ridx(3 downto 0) => rx_io_e_ridx(3 downto 0),
      rx_io_e_widx(3 downto 0) => rx_io_e_widx(3 downto 0),
      source_valid_io_out => source_valid_io_out
    );
tx: entity work.meisha_chiplink_master_0_1_FPGA_TX
     port map (
      D(4 downto 1) => sinkD_io_q_bits_beats(4 downto 1),
      D(0) => sinkD_n_6,
      Q(1 downto 0) => \qd_q/elts_1_beats\(4 downto 3),
      SR(0) => \^sync_0_reg\,
      chiplink_tx_data(7 downto 0) => chiplink_tx_data(7 downto 0),
      chiplink_tx_rst => chiplink_tx_rst,
      chiplink_tx_send => chiplink_tx_send,
      clk => clk,
      \elts_0_data_reg[31]\(31 downto 0) => \qd_q/elts_1_data\(31 downto 0),
      \elts_1_beats_reg[4]\(1) => sinkD_n_48,
      \elts_1_beats_reg[4]\(0) => sinkD_n_49,
      \elts_1_data_reg[31]\(31 downto 0) => \qd_q/p_0_in\(31 downto 0),
      io_rxc_ridx => rx_io_rxc_ridx,
      io_rxc_widx => rx_io_rxc_widx,
      io_txc_ridx => rx_io_txc_ridx,
      io_txc_widx => rx_io_txc_widx,
      \mem_0_a_reg[19]\(99 downto 80) => rx_io_rxc_mem_0_a(19 downto 0),
      \mem_0_a_reg[19]\(79 downto 60) => rx_io_rxc_mem_0_b(19 downto 0),
      \mem_0_a_reg[19]\(59 downto 40) => rx_io_rxc_mem_0_c(19 downto 0),
      \mem_0_a_reg[19]\(39 downto 20) => rx_io_rxc_mem_0_d(19 downto 0),
      \mem_0_a_reg[19]\(19 downto 0) => rx_io_rxc_mem_0_e(19 downto 0),
      \mem_0_d_reg[19]\(19 downto 0) => rx_io_txc_mem_0_d(19 downto 0),
      resetn => resetn,
      sinkD_io_q_bits_last => sinkD_io_q_bits_last,
      sinkD_io_q_valid => sinkD_io_q_valid,
      source_valid_io_out => source_valid_io_out,
      \state_reg[0]\(31 downto 1) => sinkD_io_q_bits_data(31 downto 1),
      \state_reg[0]\(0) => sinkD_n_38,
      sync_0_reg => sourceA_io_q_sink_n_52,
      sync_0_reg_0 => sourceA_io_q_sink_n_53,
      valid_1 => \qd_q/valid_1\,
      valid_1_reg => mbypass_n_4,
      valid_reg => \rxInc_sink/valid_reg\,
      valid_reg_0 => \txInc_sink/valid_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ChipLinkMaster is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqb/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqc/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqe/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    a_repeater_io_full : out STD_LOGIC;
    \saved_size_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hqd/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqe/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \enq_ptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \io_axi4_0_awid[3]\ : out STD_LOGIC;
    \io_axi4_0_awid[2]\ : out STD_LOGIC;
    \io_axi4_0_awid[0]\ : out STD_LOGIC;
    io_axi4_0_bready : out STD_LOGIC;
    \cam_a_0_bits_size_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_axi4_0_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \hqa/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqb/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqc/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    chiplink_tx_rst : out STD_LOGIC;
    chiplink_tx_send : out STD_LOGIC;
    chiplink_tx_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    io_axi4_0_wvalid : out STD_LOGIC;
    io_axi4_0_rready : out STD_LOGIC;
    io_axi4_0_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    io_axi4_0_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    io_axi4_0_wlast : out STD_LOGIC;
    io_axi4_0_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \io_axi4_0_awid[1]\ : out STD_LOGIC;
    io_axi4_0_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \saved_size_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_axi4_0_arvalid : out STD_LOGIC;
    io_axi4_0_awvalid : out STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    chiplink_rx_send : in STD_LOGIC;
    chiplink_rx_rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetn : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_axi4_0_rlast : in STD_LOGIC;
    io_axi4_0_bvalid : in STD_LOGIC;
    io_axi4_0_rvalid : in STD_LOGIC;
    io_axi4_0_arready : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_axi4_0_awready : in STD_LOGIC;
    io_axi4_0_wready : in STD_LOGIC;
    chiplink_rx_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_R0_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_R0_data_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    io_axi4_0_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \saved_size_reg[1]_1\ : in STD_LOGIC;
    io_axi4_0_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ChipLinkMaster : entity is "FPGA_ChipLinkMaster";
end meisha_chiplink_master_0_1_FPGA_ChipLinkMaster;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ChipLinkMaster is
  signal \QueueCompatibility/enq_ptr_value_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \QueueCompatibility_1/enq_ptr_value_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \QueueCompatibility_10/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_11/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_12/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_13/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_14/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_15/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_16/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_16/enq_ptr_value_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \QueueCompatibility_17/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_17/enq_ptr_value_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \QueueCompatibility_18/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_18/enq_ptr_value_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \QueueCompatibility_19/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_19/enq_ptr_value_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \QueueCompatibility_2/deq_ptr_value\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \QueueCompatibility_2/enq_ptr_value_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \QueueCompatibility_20/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_21/do_enq\ : STD_LOGIC;
  signal QueueCompatibility_21_io_enq_ready : STD_LOGIC;
  signal \QueueCompatibility_23/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_24/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_25/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_26/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_27/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_28/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_29/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_3/deq_ptr_value\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \QueueCompatibility_3/enq_ptr_value_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \QueueCompatibility_30/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_31/do_enq\ : STD_LOGIC;
  signal QueueCompatibility_5_io_enq_ready : STD_LOGIC;
  signal \QueueCompatibility_7/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_8/do_enq\ : STD_LOGIC;
  signal \QueueCompatibility_9/do_enq\ : STD_LOGIC;
  signal \_GEN_4\ : STD_LOGIC;
  signal \_GEN_6\ : STD_LOGIC;
  signal \_T\ : STD_LOGIC;
  signal \_a_canLogical_T_39\ : STD_LOGIC;
  signal \_a_id_T_24\ : STD_LOGIC;
  signal \_a_id_T_33\ : STD_LOGIC;
  signal \_a_id_T_4\ : STD_LOGIC;
  signal \_a_repeater_io_repeat_T\ : STD_LOGIC;
  signal \_helpPP_T_24\ : STD_LOGIC;
  signal \_helpPP_T_4\ : STD_LOGIC;
  signal \_out_arw_bits_len_T_3\ : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \a/do_enq\ : STD_LOGIC;
  signal a_first : STD_LOGIC;
  signal a_id : STD_LOGIC_VECTOR ( 0 to 0 );
  signal a_io_deq_bits_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal a_isPut : STD_LOGIC;
  signal a_isSupported : STD_LOGIC;
  signal \a_repeater/_GEN_00\ : STD_LOGIC;
  signal \a_repeater/saved_size\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \a_repeater/saved_source\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^a_repeater_io_full\ : STD_LOGIC;
  signal a_repeater_io_repeat_counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal atomics_auto_in_a_ready : STD_LOGIC;
  signal atomics_auto_in_d_bits_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal atomics_auto_in_d_bits_denied : STD_LOGIC;
  signal atomics_auto_in_d_bits_opcode : STD_LOGIC_VECTOR ( 0 to 0 );
  signal atomics_n_116 : STD_LOGIC;
  signal atomics_n_122 : STD_LOGIC;
  signal atomics_n_123 : STD_LOGIC;
  signal atomics_n_196 : STD_LOGIC;
  signal atomics_n_197 : STD_LOGIC;
  signal atomics_n_2 : STD_LOGIC;
  signal atomics_n_207 : STD_LOGIC;
  signal atomics_n_208 : STD_LOGIC;
  signal atomics_n_209 : STD_LOGIC;
  signal atomics_n_210 : STD_LOGIC;
  signal atomics_n_211 : STD_LOGIC;
  signal atomics_n_212 : STD_LOGIC;
  signal atomics_n_213 : STD_LOGIC;
  signal atomics_n_214 : STD_LOGIC;
  signal atomics_n_216 : STD_LOGIC;
  signal atomics_n_217 : STD_LOGIC;
  signal atomics_n_218 : STD_LOGIC;
  signal atomics_n_220 : STD_LOGIC;
  signal atomics_n_222 : STD_LOGIC;
  signal atomics_n_223 : STD_LOGIC;
  signal atomics_n_224 : STD_LOGIC;
  signal atomics_n_225 : STD_LOGIC;
  signal atomics_n_226 : STD_LOGIC;
  signal atomics_n_227 : STD_LOGIC;
  signal atomics_n_228 : STD_LOGIC;
  signal atomics_n_229 : STD_LOGIC;
  signal atomics_n_232 : STD_LOGIC;
  signal atomics_n_233 : STD_LOGIC;
  signal atomics_n_234 : STD_LOGIC;
  signal atomics_n_235 : STD_LOGIC;
  signal atomics_n_236 : STD_LOGIC;
  signal atomics_n_237 : STD_LOGIC;
  signal atomics_n_238 : STD_LOGIC;
  signal atomics_n_270 : STD_LOGIC;
  signal atomics_n_287 : STD_LOGIC;
  signal atomics_n_296 : STD_LOGIC;
  signal atomics_n_3 : STD_LOGIC;
  signal atomics_n_303 : STD_LOGIC;
  signal atomics_n_305 : STD_LOGIC;
  signal atomics_n_380 : STD_LOGIC;
  signal atomics_n_381 : STD_LOGIC;
  signal atomics_n_382 : STD_LOGIC;
  signal atomics_n_387 : STD_LOGIC;
  signal atomics_n_388 : STD_LOGIC;
  signal atomics_n_389 : STD_LOGIC;
  signal atomics_n_390 : STD_LOGIC;
  signal atomics_n_391 : STD_LOGIC;
  signal atomics_n_392 : STD_LOGIC;
  signal atomics_n_4 : STD_LOGIC;
  signal atomics_n_63 : STD_LOGIC;
  signal atomics_n_64 : STD_LOGIC;
  signal atomics_n_65 : STD_LOGIC;
  signal atomics_n_66 : STD_LOGIC;
  signal atomics_n_67 : STD_LOGIC;
  signal atomics_n_68 : STD_LOGIC;
  signal atomics_n_69 : STD_LOGIC;
  signal atomics_n_70 : STD_LOGIC;
  signal atomics_n_72 : STD_LOGIC;
  signal atomics_n_74 : STD_LOGIC;
  signal atomics_n_76 : STD_LOGIC;
  signal atomics_n_78 : STD_LOGIC;
  signal atomics_n_81 : STD_LOGIC;
  signal axi42tl_n_0 : STD_LOGIC;
  signal axi42tl_n_2 : STD_LOGIC;
  signal axi42tl_n_3 : STD_LOGIC;
  signal axi42tl_n_4 : STD_LOGIC;
  signal axi42tl_n_5 : STD_LOGIC;
  signal axi42tl_n_6 : STD_LOGIC;
  signal axi42tl_n_7 : STD_LOGIC;
  signal axi4index_1_auto_in_arvalid : STD_LOGIC;
  signal axi4index_1_auto_in_awecho_tl_state_size : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi4index_1_auto_in_awecho_tl_state_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal axi4index_1_auto_in_awid : STD_LOGIC_VECTOR ( 4 to 4 );
  signal axi4index_1_auto_in_awvalid : STD_LOGIC;
  signal axi4yank_1_n_10 : STD_LOGIC;
  signal axi4yank_1_n_11 : STD_LOGIC;
  signal axi4yank_1_n_12 : STD_LOGIC;
  signal axi4yank_1_n_13 : STD_LOGIC;
  signal axi4yank_1_n_14 : STD_LOGIC;
  signal axi4yank_1_n_15 : STD_LOGIC;
  signal axi4yank_1_n_16 : STD_LOGIC;
  signal axi4yank_1_n_17 : STD_LOGIC;
  signal axi4yank_1_n_18 : STD_LOGIC;
  signal axi4yank_1_n_19 : STD_LOGIC;
  signal axi4yank_1_n_20 : STD_LOGIC;
  signal axi4yank_1_n_21 : STD_LOGIC;
  signal axi4yank_1_n_22 : STD_LOGIC;
  signal axi4yank_1_n_23 : STD_LOGIC;
  signal axi4yank_1_n_24 : STD_LOGIC;
  signal axi4yank_1_n_25 : STD_LOGIC;
  signal axi4yank_1_n_26 : STD_LOGIC;
  signal axi4yank_1_n_28 : STD_LOGIC;
  signal axi4yank_1_n_31 : STD_LOGIC;
  signal axi4yank_1_n_32 : STD_LOGIC;
  signal axi4yank_1_n_41 : STD_LOGIC;
  signal axi4yank_1_n_42 : STD_LOGIC;
  signal axi4yank_1_n_43 : STD_LOGIC;
  signal axi4yank_1_n_44 : STD_LOGIC;
  signal axi4yank_1_n_45 : STD_LOGIC;
  signal axi4yank_1_n_46 : STD_LOGIC;
  signal axi4yank_1_n_47 : STD_LOGIC;
  signal axi4yank_1_n_48 : STD_LOGIC;
  signal axi4yank_1_n_49 : STD_LOGIC;
  signal axi4yank_1_n_50 : STD_LOGIC;
  signal axi4yank_1_n_51 : STD_LOGIC;
  signal axi4yank_1_n_52 : STD_LOGIC;
  signal axi4yank_1_n_9 : STD_LOGIC;
  signal axi4yank_auto_in_becho_real_last : STD_LOGIC;
  signal beatsLeft : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bundleOut_0_a_bits_data_rdata_written_once : STD_LOGIC;
  signal bundleOut_0_a_bits_mask_rdata_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bundleOut_0_a_bits_mask_rdata_written_once : STD_LOGIC;
  signal \c/do_enq\ : STD_LOGIC;
  signal \^cam_a_0_bits_size_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cam_a_0_bits_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal cam_a_0_fifoId : STD_LOGIC;
  signal cam_d_0_data : STD_LOGIC;
  signal cam_d_0_denied : STD_LOGIC;
  signal chiplink_auto_mbypass_out_a_bits_address : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal chiplink_auto_mbypass_out_a_bits_data : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal chiplink_auto_mbypass_out_a_bits_mask : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal chiplink_auto_mbypass_out_a_bits_opcode : STD_LOGIC_VECTOR ( 2 to 2 );
  signal chiplink_auto_mbypass_out_a_bits_param : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal chiplink_auto_mbypass_out_a_bits_size : STD_LOGIC_VECTOR ( 0 to 0 );
  signal chiplink_auto_mbypass_out_a_bits_source : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal chiplink_auto_mbypass_out_d_bits_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal chiplink_auto_mbypass_out_d_bits_denied : STD_LOGIC;
  signal chiplink_auto_mbypass_out_d_bits_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal chiplink_auto_mbypass_out_d_bits_param : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal chiplink_auto_mbypass_out_d_bits_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal chiplink_auto_mbypass_out_d_bits_source : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal chiplink_n_132 : STD_LOGIC;
  signal chiplink_n_147 : STD_LOGIC;
  signal chiplink_n_148 : STD_LOGIC;
  signal chiplink_n_151 : STD_LOGIC;
  signal chiplink_n_152 : STD_LOGIC;
  signal chiplink_n_154 : STD_LOGIC;
  signal chiplink_n_177 : STD_LOGIC;
  signal chiplink_n_178 : STD_LOGIC;
  signal chiplink_n_179 : STD_LOGIC;
  signal chiplink_n_180 : STD_LOGIC;
  signal chiplink_n_181 : STD_LOGIC;
  signal chiplink_n_182 : STD_LOGIC;
  signal chiplink_n_183 : STD_LOGIC;
  signal chiplink_n_184 : STD_LOGIC;
  signal chiplink_n_185 : STD_LOGIC;
  signal chiplink_n_186 : STD_LOGIC;
  signal chiplink_n_187 : STD_LOGIC;
  signal chiplink_n_188 : STD_LOGIC;
  signal chiplink_n_189 : STD_LOGIC;
  signal chiplink_n_190 : STD_LOGIC;
  signal chiplink_n_191 : STD_LOGIC;
  signal chiplink_n_192 : STD_LOGIC;
  signal chiplink_n_193 : STD_LOGIC;
  signal chiplink_n_194 : STD_LOGIC;
  signal chiplink_n_195 : STD_LOGIC;
  signal chiplink_n_196 : STD_LOGIC;
  signal chiplink_n_197 : STD_LOGIC;
  signal chiplink_n_198 : STD_LOGIC;
  signal chiplink_n_199 : STD_LOGIC;
  signal chiplink_n_200 : STD_LOGIC;
  signal chiplink_n_201 : STD_LOGIC;
  signal chiplink_n_202 : STD_LOGIC;
  signal chiplink_n_203 : STD_LOGIC;
  signal chiplink_n_204 : STD_LOGIC;
  signal chiplink_n_205 : STD_LOGIC;
  signal chiplink_n_206 : STD_LOGIC;
  signal chiplink_n_207 : STD_LOGIC;
  signal chiplink_n_208 : STD_LOGIC;
  signal chiplink_n_209 : STD_LOGIC;
  signal chiplink_n_210 : STD_LOGIC;
  signal chiplink_n_211 : STD_LOGIC;
  signal chiplink_n_212 : STD_LOGIC;
  signal chiplink_n_213 : STD_LOGIC;
  signal chiplink_n_214 : STD_LOGIC;
  signal chiplink_n_215 : STD_LOGIC;
  signal chiplink_n_216 : STD_LOGIC;
  signal chiplink_n_217 : STD_LOGIC;
  signal chiplink_n_218 : STD_LOGIC;
  signal chiplink_n_219 : STD_LOGIC;
  signal chiplink_n_220 : STD_LOGIC;
  signal chiplink_n_221 : STD_LOGIC;
  signal chiplink_n_222 : STD_LOGIC;
  signal chiplink_n_223 : STD_LOGIC;
  signal chiplink_n_224 : STD_LOGIC;
  signal chiplink_n_225 : STD_LOGIC;
  signal chiplink_n_226 : STD_LOGIC;
  signal chiplink_n_227 : STD_LOGIC;
  signal chiplink_n_228 : STD_LOGIC;
  signal chiplink_n_229 : STD_LOGIC;
  signal chiplink_n_230 : STD_LOGIC;
  signal chiplink_n_231 : STD_LOGIC;
  signal chiplink_n_232 : STD_LOGIC;
  signal chiplink_n_233 : STD_LOGIC;
  signal chiplink_n_234 : STD_LOGIC;
  signal chiplink_n_235 : STD_LOGIC;
  signal chiplink_n_236 : STD_LOGIC;
  signal chiplink_n_237 : STD_LOGIC;
  signal chiplink_n_238 : STD_LOGIC;
  signal chiplink_n_239 : STD_LOGIC;
  signal chiplink_n_240 : STD_LOGIC;
  signal chiplink_n_241 : STD_LOGIC;
  signal chiplink_n_242 : STD_LOGIC;
  signal chiplink_n_243 : STD_LOGIC;
  signal chiplink_n_244 : STD_LOGIC;
  signal chiplink_n_245 : STD_LOGIC;
  signal chiplink_n_246 : STD_LOGIC;
  signal chiplink_n_247 : STD_LOGIC;
  signal chiplink_n_25 : STD_LOGIC;
  signal chiplink_n_251 : STD_LOGIC;
  signal chiplink_n_27 : STD_LOGIC;
  signal chiplink_n_272 : STD_LOGIC;
  signal chiplink_n_274 : STD_LOGIC;
  signal chiplink_n_275 : STD_LOGIC;
  signal chiplink_n_278 : STD_LOGIC;
  signal chiplink_n_279 : STD_LOGIC;
  signal chiplink_n_280 : STD_LOGIC;
  signal chiplink_n_281 : STD_LOGIC;
  signal chiplink_n_282 : STD_LOGIC;
  signal chiplink_n_283 : STD_LOGIC;
  signal chiplink_n_284 : STD_LOGIC;
  signal chiplink_n_285 : STD_LOGIC;
  signal chiplink_n_288 : STD_LOGIC;
  signal chiplink_n_289 : STD_LOGIC;
  signal chiplink_n_293 : STD_LOGIC;
  signal chiplink_n_305 : STD_LOGIC;
  signal chiplink_n_306 : STD_LOGIC;
  signal chiplink_n_311 : STD_LOGIC;
  signal chiplink_n_312 : STD_LOGIC;
  signal chiplink_n_313 : STD_LOGIC;
  signal chiplink_n_314 : STD_LOGIC;
  signal chiplink_n_315 : STD_LOGIC;
  signal chiplink_n_316 : STD_LOGIC;
  signal chiplink_n_317 : STD_LOGIC;
  signal chiplink_n_318 : STD_LOGIC;
  signal chiplink_n_319 : STD_LOGIC;
  signal chiplink_n_409 : STD_LOGIC;
  signal chiplink_n_62 : STD_LOGIC;
  signal chiplink_n_72 : STD_LOGIC;
  signal chiplink_n_79 : STD_LOGIC;
  signal chiplink_n_80 : STD_LOGIC;
  signal chiplink_n_84 : STD_LOGIC;
  signal chiplink_n_85 : STD_LOGIC;
  signal chiplink_n_86 : STD_LOGIC;
  signal chiplink_n_87 : STD_LOGIC;
  signal chiplink_n_88 : STD_LOGIC;
  signal chiplink_n_89 : STD_LOGIC;
  signal chiplink_n_90 : STD_LOGIC;
  signal chiplink_n_93 : STD_LOGIC;
  signal chiplink_n_94 : STD_LOGIC;
  signal count : STD_LOGIC;
  signal count_1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal count_10 : STD_LOGIC;
  signal count_1002_out : STD_LOGIC;
  signal count_11 : STD_LOGIC;
  signal count_1103_out : STD_LOGIC;
  signal count_12 : STD_LOGIC;
  signal count_1204_out : STD_LOGIC;
  signal count_13 : STD_LOGIC;
  signal count_1305_out : STD_LOGIC;
  signal count_14 : STD_LOGIC;
  signal count_1406_out : STD_LOGIC;
  signal count_15 : STD_LOGIC;
  signal count_1507_out : STD_LOGIC;
  signal count_16 : STD_LOGIC;
  signal count_1608_out : STD_LOGIC;
  signal count_17 : STD_LOGIC;
  signal count_1709_out : STD_LOGIC;
  signal count_18 : STD_LOGIC;
  signal count_18010_out : STD_LOGIC;
  signal count_19 : STD_LOGIC;
  signal count_19011_out : STD_LOGIC;
  signal count_1_3 : STD_LOGIC;
  signal count_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_20 : STD_LOGIC;
  signal count_20012_out : STD_LOGIC;
  signal count_21 : STD_LOGIC;
  signal count_21013_out : STD_LOGIC;
  signal count_22 : STD_LOGIC;
  signal count_22014_out : STD_LOGIC;
  signal count_23 : STD_LOGIC;
  signal count_23015_out : STD_LOGIC;
  signal count_3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal count_5 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal count_6 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal count_7 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal count_9 : STD_LOGIC;
  signal count_901_out : STD_LOGIC;
  signal d_ackd : STD_LOGIC;
  signal d_drop : STD_LOGIC;
  signal d_first : STD_LOGIC;
  signal d_replace : STD_LOGIC;
  signal d_sel_shiftAmount : STD_LOGIC_VECTOR ( 4 to 4 );
  signal deq_io_enq_valid : STD_LOGIC;
  signal doneAW : STD_LOGIC;
  signal err_auto_in_a_bits_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal err_auto_in_a_bits_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal err_auto_in_a_bits_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal err_auto_in_c_bits_opcode : STD_LOGIC_VECTOR ( 0 to 0 );
  signal err_auto_in_c_bits_param : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal err_auto_in_c_bits_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal err_auto_in_c_bits_source : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal err_auto_in_d_bits_opcode : STD_LOGIC_VECTOR ( 0 to 0 );
  signal err_auto_in_d_bits_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal err_n_1 : STD_LOGIC;
  signal err_n_100 : STD_LOGIC;
  signal err_n_101 : STD_LOGIC;
  signal err_n_102 : STD_LOGIC;
  signal err_n_103 : STD_LOGIC;
  signal err_n_104 : STD_LOGIC;
  signal err_n_105 : STD_LOGIC;
  signal err_n_106 : STD_LOGIC;
  signal err_n_107 : STD_LOGIC;
  signal err_n_108 : STD_LOGIC;
  signal err_n_109 : STD_LOGIC;
  signal err_n_110 : STD_LOGIC;
  signal err_n_111 : STD_LOGIC;
  signal err_n_112 : STD_LOGIC;
  signal err_n_113 : STD_LOGIC;
  signal err_n_114 : STD_LOGIC;
  signal err_n_115 : STD_LOGIC;
  signal err_n_116 : STD_LOGIC;
  signal err_n_117 : STD_LOGIC;
  signal err_n_118 : STD_LOGIC;
  signal err_n_119 : STD_LOGIC;
  signal err_n_12 : STD_LOGIC;
  signal err_n_120 : STD_LOGIC;
  signal err_n_121 : STD_LOGIC;
  signal err_n_122 : STD_LOGIC;
  signal err_n_128 : STD_LOGIC;
  signal err_n_129 : STD_LOGIC;
  signal err_n_13 : STD_LOGIC;
  signal err_n_136 : STD_LOGIC;
  signal err_n_137 : STD_LOGIC;
  signal err_n_138 : STD_LOGIC;
  signal err_n_139 : STD_LOGIC;
  signal err_n_14 : STD_LOGIC;
  signal err_n_140 : STD_LOGIC;
  signal err_n_141 : STD_LOGIC;
  signal err_n_15 : STD_LOGIC;
  signal err_n_16 : STD_LOGIC;
  signal err_n_17 : STD_LOGIC;
  signal err_n_18 : STD_LOGIC;
  signal err_n_19 : STD_LOGIC;
  signal err_n_2 : STD_LOGIC;
  signal err_n_20 : STD_LOGIC;
  signal err_n_21 : STD_LOGIC;
  signal err_n_22 : STD_LOGIC;
  signal err_n_23 : STD_LOGIC;
  signal err_n_24 : STD_LOGIC;
  signal err_n_25 : STD_LOGIC;
  signal err_n_26 : STD_LOGIC;
  signal err_n_27 : STD_LOGIC;
  signal err_n_28 : STD_LOGIC;
  signal err_n_29 : STD_LOGIC;
  signal err_n_30 : STD_LOGIC;
  signal err_n_31 : STD_LOGIC;
  signal err_n_32 : STD_LOGIC;
  signal err_n_33 : STD_LOGIC;
  signal err_n_34 : STD_LOGIC;
  signal err_n_35 : STD_LOGIC;
  signal err_n_36 : STD_LOGIC;
  signal err_n_37 : STD_LOGIC;
  signal err_n_38 : STD_LOGIC;
  signal err_n_39 : STD_LOGIC;
  signal err_n_40 : STD_LOGIC;
  signal err_n_41 : STD_LOGIC;
  signal err_n_42 : STD_LOGIC;
  signal err_n_43 : STD_LOGIC;
  signal err_n_44 : STD_LOGIC;
  signal err_n_45 : STD_LOGIC;
  signal err_n_46 : STD_LOGIC;
  signal err_n_47 : STD_LOGIC;
  signal err_n_48 : STD_LOGIC;
  signal err_n_49 : STD_LOGIC;
  signal err_n_50 : STD_LOGIC;
  signal err_n_51 : STD_LOGIC;
  signal err_n_52 : STD_LOGIC;
  signal err_n_53 : STD_LOGIC;
  signal err_n_54 : STD_LOGIC;
  signal err_n_55 : STD_LOGIC;
  signal err_n_56 : STD_LOGIC;
  signal err_n_57 : STD_LOGIC;
  signal err_n_58 : STD_LOGIC;
  signal err_n_59 : STD_LOGIC;
  signal err_n_60 : STD_LOGIC;
  signal err_n_61 : STD_LOGIC;
  signal err_n_62 : STD_LOGIC;
  signal err_n_63 : STD_LOGIC;
  signal err_n_64 : STD_LOGIC;
  signal err_n_65 : STD_LOGIC;
  signal err_n_66 : STD_LOGIC;
  signal err_n_67 : STD_LOGIC;
  signal err_n_68 : STD_LOGIC;
  signal err_n_69 : STD_LOGIC;
  signal err_n_7 : STD_LOGIC;
  signal err_n_70 : STD_LOGIC;
  signal err_n_71 : STD_LOGIC;
  signal err_n_72 : STD_LOGIC;
  signal err_n_73 : STD_LOGIC;
  signal err_n_74 : STD_LOGIC;
  signal err_n_75 : STD_LOGIC;
  signal err_n_76 : STD_LOGIC;
  signal err_n_77 : STD_LOGIC;
  signal err_n_78 : STD_LOGIC;
  signal err_n_79 : STD_LOGIC;
  signal err_n_8 : STD_LOGIC;
  signal err_n_80 : STD_LOGIC;
  signal err_n_81 : STD_LOGIC;
  signal err_n_82 : STD_LOGIC;
  signal err_n_83 : STD_LOGIC;
  signal err_n_84 : STD_LOGIC;
  signal err_n_85 : STD_LOGIC;
  signal err_n_86 : STD_LOGIC;
  signal err_n_87 : STD_LOGIC;
  signal err_n_88 : STD_LOGIC;
  signal err_n_89 : STD_LOGIC;
  signal err_n_90 : STD_LOGIC;
  signal err_n_91 : STD_LOGIC;
  signal err_n_92 : STD_LOGIC;
  signal err_n_93 : STD_LOGIC;
  signal err_n_94 : STD_LOGIC;
  signal err_n_95 : STD_LOGIC;
  signal err_n_96 : STD_LOGIC;
  signal err_n_97 : STD_LOGIC;
  signal err_n_98 : STD_LOGIC;
  signal err_n_99 : STD_LOGIC;
  signal fixer_1_auto_in_a_bits_address : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal fixer_1_auto_in_a_bits_opcode : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fixer_1_auto_in_a_bits_param : STD_LOGIC_VECTOR ( 1 to 1 );
  signal fixer_1_auto_in_a_bits_size : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fixer_1_auto_in_a_bits_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal fixer_1_auto_in_a_ready : STD_LOGIC;
  signal fixer_1_n_0 : STD_LOGIC;
  signal fixer_1_n_1 : STD_LOGIC;
  signal fixer_1_n_10 : STD_LOGIC;
  signal fixer_1_n_100 : STD_LOGIC;
  signal fixer_1_n_101 : STD_LOGIC;
  signal fixer_1_n_102 : STD_LOGIC;
  signal fixer_1_n_103 : STD_LOGIC;
  signal fixer_1_n_104 : STD_LOGIC;
  signal fixer_1_n_105 : STD_LOGIC;
  signal fixer_1_n_106 : STD_LOGIC;
  signal fixer_1_n_107 : STD_LOGIC;
  signal fixer_1_n_108 : STD_LOGIC;
  signal fixer_1_n_109 : STD_LOGIC;
  signal fixer_1_n_11 : STD_LOGIC;
  signal fixer_1_n_110 : STD_LOGIC;
  signal fixer_1_n_111 : STD_LOGIC;
  signal fixer_1_n_112 : STD_LOGIC;
  signal fixer_1_n_113 : STD_LOGIC;
  signal fixer_1_n_114 : STD_LOGIC;
  signal fixer_1_n_116 : STD_LOGIC;
  signal fixer_1_n_117 : STD_LOGIC;
  signal fixer_1_n_118 : STD_LOGIC;
  signal fixer_1_n_119 : STD_LOGIC;
  signal fixer_1_n_12 : STD_LOGIC;
  signal fixer_1_n_120 : STD_LOGIC;
  signal fixer_1_n_122 : STD_LOGIC;
  signal fixer_1_n_123 : STD_LOGIC;
  signal fixer_1_n_124 : STD_LOGIC;
  signal fixer_1_n_125 : STD_LOGIC;
  signal fixer_1_n_126 : STD_LOGIC;
  signal fixer_1_n_13 : STD_LOGIC;
  signal fixer_1_n_14 : STD_LOGIC;
  signal fixer_1_n_15 : STD_LOGIC;
  signal fixer_1_n_16 : STD_LOGIC;
  signal fixer_1_n_17 : STD_LOGIC;
  signal fixer_1_n_18 : STD_LOGIC;
  signal fixer_1_n_19 : STD_LOGIC;
  signal fixer_1_n_2 : STD_LOGIC;
  signal fixer_1_n_20 : STD_LOGIC;
  signal fixer_1_n_21 : STD_LOGIC;
  signal fixer_1_n_22 : STD_LOGIC;
  signal fixer_1_n_23 : STD_LOGIC;
  signal fixer_1_n_24 : STD_LOGIC;
  signal fixer_1_n_25 : STD_LOGIC;
  signal fixer_1_n_26 : STD_LOGIC;
  signal fixer_1_n_27 : STD_LOGIC;
  signal fixer_1_n_28 : STD_LOGIC;
  signal fixer_1_n_29 : STD_LOGIC;
  signal fixer_1_n_3 : STD_LOGIC;
  signal fixer_1_n_30 : STD_LOGIC;
  signal fixer_1_n_31 : STD_LOGIC;
  signal fixer_1_n_32 : STD_LOGIC;
  signal fixer_1_n_33 : STD_LOGIC;
  signal fixer_1_n_34 : STD_LOGIC;
  signal fixer_1_n_35 : STD_LOGIC;
  signal fixer_1_n_36 : STD_LOGIC;
  signal fixer_1_n_37 : STD_LOGIC;
  signal fixer_1_n_38 : STD_LOGIC;
  signal fixer_1_n_39 : STD_LOGIC;
  signal fixer_1_n_4 : STD_LOGIC;
  signal fixer_1_n_40 : STD_LOGIC;
  signal fixer_1_n_41 : STD_LOGIC;
  signal fixer_1_n_42 : STD_LOGIC;
  signal fixer_1_n_43 : STD_LOGIC;
  signal fixer_1_n_44 : STD_LOGIC;
  signal fixer_1_n_45 : STD_LOGIC;
  signal fixer_1_n_46 : STD_LOGIC;
  signal fixer_1_n_47 : STD_LOGIC;
  signal fixer_1_n_48 : STD_LOGIC;
  signal fixer_1_n_49 : STD_LOGIC;
  signal fixer_1_n_5 : STD_LOGIC;
  signal fixer_1_n_50 : STD_LOGIC;
  signal fixer_1_n_51 : STD_LOGIC;
  signal fixer_1_n_52 : STD_LOGIC;
  signal fixer_1_n_53 : STD_LOGIC;
  signal fixer_1_n_54 : STD_LOGIC;
  signal fixer_1_n_55 : STD_LOGIC;
  signal fixer_1_n_56 : STD_LOGIC;
  signal fixer_1_n_57 : STD_LOGIC;
  signal fixer_1_n_58 : STD_LOGIC;
  signal fixer_1_n_59 : STD_LOGIC;
  signal fixer_1_n_6 : STD_LOGIC;
  signal fixer_1_n_60 : STD_LOGIC;
  signal fixer_1_n_61 : STD_LOGIC;
  signal fixer_1_n_62 : STD_LOGIC;
  signal fixer_1_n_63 : STD_LOGIC;
  signal fixer_1_n_64 : STD_LOGIC;
  signal fixer_1_n_65 : STD_LOGIC;
  signal fixer_1_n_66 : STD_LOGIC;
  signal fixer_1_n_67 : STD_LOGIC;
  signal fixer_1_n_68 : STD_LOGIC;
  signal fixer_1_n_69 : STD_LOGIC;
  signal fixer_1_n_7 : STD_LOGIC;
  signal fixer_1_n_70 : STD_LOGIC;
  signal fixer_1_n_71 : STD_LOGIC;
  signal fixer_1_n_72 : STD_LOGIC;
  signal fixer_1_n_73 : STD_LOGIC;
  signal fixer_1_n_74 : STD_LOGIC;
  signal fixer_1_n_75 : STD_LOGIC;
  signal fixer_1_n_76 : STD_LOGIC;
  signal fixer_1_n_77 : STD_LOGIC;
  signal fixer_1_n_78 : STD_LOGIC;
  signal fixer_1_n_79 : STD_LOGIC;
  signal fixer_1_n_8 : STD_LOGIC;
  signal fixer_1_n_80 : STD_LOGIC;
  signal fixer_1_n_81 : STD_LOGIC;
  signal fixer_1_n_82 : STD_LOGIC;
  signal fixer_1_n_83 : STD_LOGIC;
  signal fixer_1_n_84 : STD_LOGIC;
  signal fixer_1_n_85 : STD_LOGIC;
  signal fixer_1_n_86 : STD_LOGIC;
  signal fixer_1_n_87 : STD_LOGIC;
  signal fixer_1_n_88 : STD_LOGIC;
  signal fixer_1_n_89 : STD_LOGIC;
  signal fixer_1_n_9 : STD_LOGIC;
  signal fixer_1_n_90 : STD_LOGIC;
  signal fixer_1_n_91 : STD_LOGIC;
  signal fixer_1_n_92 : STD_LOGIC;
  signal fixer_1_n_93 : STD_LOGIC;
  signal fixer_1_n_94 : STD_LOGIC;
  signal fixer_1_n_95 : STD_LOGIC;
  signal fixer_1_n_96 : STD_LOGIC;
  signal fixer_1_n_97 : STD_LOGIC;
  signal fixer_1_n_98 : STD_LOGIC;
  signal fixer_1_n_99 : STD_LOGIC;
  signal hints_auto_in_a_bits_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal hints_auto_in_a_bits_mask : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hints_auto_in_c_valid : STD_LOGIC;
  signal hints_auto_in_d_bits_opcode : STD_LOGIC_VECTOR ( 1 to 1 );
  signal hints_n_100 : STD_LOGIC;
  signal hints_n_101 : STD_LOGIC;
  signal hints_n_102 : STD_LOGIC;
  signal hints_n_103 : STD_LOGIC;
  signal hints_n_104 : STD_LOGIC;
  signal hints_n_105 : STD_LOGIC;
  signal hints_n_106 : STD_LOGIC;
  signal hints_n_107 : STD_LOGIC;
  signal hints_n_108 : STD_LOGIC;
  signal hints_n_109 : STD_LOGIC;
  signal hints_n_110 : STD_LOGIC;
  signal hints_n_111 : STD_LOGIC;
  signal hints_n_112 : STD_LOGIC;
  signal hints_n_113 : STD_LOGIC;
  signal hints_n_114 : STD_LOGIC;
  signal hints_n_115 : STD_LOGIC;
  signal hints_n_116 : STD_LOGIC;
  signal hints_n_117 : STD_LOGIC;
  signal hints_n_118 : STD_LOGIC;
  signal hints_n_119 : STD_LOGIC;
  signal hints_n_12 : STD_LOGIC;
  signal hints_n_120 : STD_LOGIC;
  signal hints_n_121 : STD_LOGIC;
  signal hints_n_122 : STD_LOGIC;
  signal hints_n_123 : STD_LOGIC;
  signal hints_n_124 : STD_LOGIC;
  signal hints_n_125 : STD_LOGIC;
  signal hints_n_126 : STD_LOGIC;
  signal hints_n_127 : STD_LOGIC;
  signal hints_n_128 : STD_LOGIC;
  signal hints_n_129 : STD_LOGIC;
  signal hints_n_13 : STD_LOGIC;
  signal hints_n_130 : STD_LOGIC;
  signal hints_n_131 : STD_LOGIC;
  signal hints_n_132 : STD_LOGIC;
  signal hints_n_133 : STD_LOGIC;
  signal hints_n_134 : STD_LOGIC;
  signal hints_n_135 : STD_LOGIC;
  signal hints_n_136 : STD_LOGIC;
  signal hints_n_137 : STD_LOGIC;
  signal hints_n_138 : STD_LOGIC;
  signal hints_n_16 : STD_LOGIC;
  signal hints_n_17 : STD_LOGIC;
  signal hints_n_173 : STD_LOGIC;
  signal hints_n_174 : STD_LOGIC;
  signal hints_n_18 : STD_LOGIC;
  signal hints_n_19 : STD_LOGIC;
  signal hints_n_20 : STD_LOGIC;
  signal hints_n_21 : STD_LOGIC;
  signal hints_n_22 : STD_LOGIC;
  signal hints_n_23 : STD_LOGIC;
  signal hints_n_24 : STD_LOGIC;
  signal hints_n_25 : STD_LOGIC;
  signal hints_n_26 : STD_LOGIC;
  signal hints_n_27 : STD_LOGIC;
  signal hints_n_28 : STD_LOGIC;
  signal hints_n_29 : STD_LOGIC;
  signal hints_n_30 : STD_LOGIC;
  signal hints_n_31 : STD_LOGIC;
  signal hints_n_32 : STD_LOGIC;
  signal hints_n_33 : STD_LOGIC;
  signal hints_n_34 : STD_LOGIC;
  signal hints_n_35 : STD_LOGIC;
  signal hints_n_36 : STD_LOGIC;
  signal hints_n_37 : STD_LOGIC;
  signal hints_n_38 : STD_LOGIC;
  signal hints_n_39 : STD_LOGIC;
  signal hints_n_40 : STD_LOGIC;
  signal hints_n_41 : STD_LOGIC;
  signal hints_n_42 : STD_LOGIC;
  signal hints_n_43 : STD_LOGIC;
  signal hints_n_44 : STD_LOGIC;
  signal hints_n_45 : STD_LOGIC;
  signal hints_n_46 : STD_LOGIC;
  signal hints_n_47 : STD_LOGIC;
  signal hints_n_48 : STD_LOGIC;
  signal hints_n_49 : STD_LOGIC;
  signal hints_n_50 : STD_LOGIC;
  signal hints_n_51 : STD_LOGIC;
  signal hints_n_52 : STD_LOGIC;
  signal hints_n_53 : STD_LOGIC;
  signal hints_n_54 : STD_LOGIC;
  signal hints_n_55 : STD_LOGIC;
  signal hints_n_56 : STD_LOGIC;
  signal hints_n_57 : STD_LOGIC;
  signal hints_n_58 : STD_LOGIC;
  signal hints_n_59 : STD_LOGIC;
  signal hints_n_60 : STD_LOGIC;
  signal hints_n_61 : STD_LOGIC;
  signal hints_n_62 : STD_LOGIC;
  signal hints_n_63 : STD_LOGIC;
  signal hints_n_64 : STD_LOGIC;
  signal hints_n_65 : STD_LOGIC;
  signal hints_n_66 : STD_LOGIC;
  signal hints_n_67 : STD_LOGIC;
  signal hints_n_68 : STD_LOGIC;
  signal hints_n_69 : STD_LOGIC;
  signal hints_n_70 : STD_LOGIC;
  signal hints_n_71 : STD_LOGIC;
  signal hints_n_72 : STD_LOGIC;
  signal hints_n_73 : STD_LOGIC;
  signal hints_n_74 : STD_LOGIC;
  signal hints_n_75 : STD_LOGIC;
  signal hints_n_76 : STD_LOGIC;
  signal hints_n_77 : STD_LOGIC;
  signal hints_n_78 : STD_LOGIC;
  signal hints_n_79 : STD_LOGIC;
  signal hints_n_80 : STD_LOGIC;
  signal hints_n_81 : STD_LOGIC;
  signal hints_n_82 : STD_LOGIC;
  signal hints_n_83 : STD_LOGIC;
  signal hints_n_84 : STD_LOGIC;
  signal hints_n_85 : STD_LOGIC;
  signal hints_n_86 : STD_LOGIC;
  signal hints_n_87 : STD_LOGIC;
  signal hints_n_88 : STD_LOGIC;
  signal hints_n_89 : STD_LOGIC;
  signal hints_n_90 : STD_LOGIC;
  signal hints_n_91 : STD_LOGIC;
  signal hints_n_92 : STD_LOGIC;
  signal hints_n_93 : STD_LOGIC;
  signal hints_n_94 : STD_LOGIC;
  signal hints_n_95 : STD_LOGIC;
  signal hints_n_96 : STD_LOGIC;
  signal hints_n_97 : STD_LOGIC;
  signal hints_n_98 : STD_LOGIC;
  signal hints_n_99 : STD_LOGIC;
  signal indexes_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_10 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_11 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_12 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_13 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_14 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_16 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_17 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_18 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_19 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_20 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_21 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_22 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_24 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_25 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_26 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_27 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_28 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_29 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_30 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_32 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_33 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_34 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_35 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_36 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_37 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_38 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_40 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_41 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_42 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_43 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_44 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_45 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_46 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_48 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_49 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_5 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_50 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_51 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_52 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_53 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_54 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_56 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_57 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_58 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_59 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_6 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_60 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_61 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_62 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_63 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_8 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_9 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indexes_lo_15 : STD_LOGIC;
  signal indexes_lo_23 : STD_LOGIC;
  signal indexes_lo_31 : STD_LOGIC;
  signal indexes_lo_39 : STD_LOGIC;
  signal indexes_lo_47 : STD_LOGIC;
  signal indexes_lo_55 : STD_LOGIC;
  signal indexes_lo_7 : STD_LOGIC;
  signal \^io_axi4_0_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^io_axi4_0_awid[0]\ : STD_LOGIC;
  signal \^io_axi4_0_awid[1]\ : STD_LOGIC;
  signal \^io_axi4_0_awid[2]\ : STD_LOGIC;
  signal \^io_axi4_0_awid[3]\ : STD_LOGIC;
  signal latch : STD_LOGIC;
  signal maybe_full : STD_LOGIC;
  signal maybe_full_0 : STD_LOGIC;
  signal maybe_full_1 : STD_LOGIC;
  signal maybe_full_2 : STD_LOGIC;
  signal \mbypass/bypass\ : STD_LOGIC;
  signal \mbypass/counter_3_reg\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \mbypass/p_0_in__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal mbypass_auto_in_1_a_bits_address : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mbypass_auto_in_1_a_bits_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mbypass_auto_in_1_a_bits_source : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mbypass_auto_in_1_c_bits_param : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mbypass_auto_in_1_c_bits_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mbypass_auto_in_1_c_bits_source : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal muxStateEarly_0 : STD_LOGIC;
  signal muxStateEarly_0_5 : STD_LOGIC;
  signal muxStateEarly_0_7 : STD_LOGIC;
  signal muxStateEarly_1 : STD_LOGIC;
  signal muxStateEarly_1_6 : STD_LOGIC;
  signal out_arw_valid : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_231_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal \queue_arw_deq/ram_wen\ : STD_LOGIC;
  signal queue_arw_deq_io_deq_bits_wen : STD_LOGIC;
  signal queue_arw_deq_io_deq_ready : STD_LOGIC;
  signal queue_arw_deq_io_enq_bits_size : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_addr : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal ram_len : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal repeat_bundleIn_0_d_bits_data_mux_0 : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal repeat_count_1 : STD_LOGIC;
  signal repeat_index : STD_LOGIC;
  signal repeat_sel_sel_sources_0 : STD_LOGIC;
  signal repeat_sel_sel_sources_1 : STD_LOGIC;
  signal repeat_sel_sel_sources_10 : STD_LOGIC;
  signal repeat_sel_sel_sources_11 : STD_LOGIC;
  signal repeat_sel_sel_sources_12 : STD_LOGIC;
  signal repeat_sel_sel_sources_13 : STD_LOGIC;
  signal repeat_sel_sel_sources_14 : STD_LOGIC;
  signal repeat_sel_sel_sources_15 : STD_LOGIC;
  signal repeat_sel_sel_sources_16 : STD_LOGIC;
  signal repeat_sel_sel_sources_17 : STD_LOGIC;
  signal repeat_sel_sel_sources_18 : STD_LOGIC;
  signal repeat_sel_sel_sources_19 : STD_LOGIC;
  signal repeat_sel_sel_sources_2 : STD_LOGIC;
  signal repeat_sel_sel_sources_20 : STD_LOGIC;
  signal repeat_sel_sel_sources_21 : STD_LOGIC;
  signal repeat_sel_sel_sources_22 : STD_LOGIC;
  signal repeat_sel_sel_sources_23 : STD_LOGIC;
  signal repeat_sel_sel_sources_24 : STD_LOGIC;
  signal repeat_sel_sel_sources_25 : STD_LOGIC;
  signal repeat_sel_sel_sources_26 : STD_LOGIC;
  signal repeat_sel_sel_sources_27 : STD_LOGIC;
  signal repeat_sel_sel_sources_28 : STD_LOGIC;
  signal repeat_sel_sel_sources_29 : STD_LOGIC;
  signal repeat_sel_sel_sources_3 : STD_LOGIC;
  signal repeat_sel_sel_sources_30 : STD_LOGIC;
  signal repeat_sel_sel_sources_31 : STD_LOGIC;
  signal repeat_sel_sel_sources_32 : STD_LOGIC;
  signal repeat_sel_sel_sources_33 : STD_LOGIC;
  signal repeat_sel_sel_sources_34 : STD_LOGIC;
  signal repeat_sel_sel_sources_35 : STD_LOGIC;
  signal repeat_sel_sel_sources_36 : STD_LOGIC;
  signal repeat_sel_sel_sources_37 : STD_LOGIC;
  signal repeat_sel_sel_sources_38 : STD_LOGIC;
  signal repeat_sel_sel_sources_39 : STD_LOGIC;
  signal repeat_sel_sel_sources_4 : STD_LOGIC;
  signal repeat_sel_sel_sources_40 : STD_LOGIC;
  signal repeat_sel_sel_sources_41 : STD_LOGIC;
  signal repeat_sel_sel_sources_42 : STD_LOGIC;
  signal repeat_sel_sel_sources_43 : STD_LOGIC;
  signal repeat_sel_sel_sources_44 : STD_LOGIC;
  signal repeat_sel_sel_sources_45 : STD_LOGIC;
  signal repeat_sel_sel_sources_46 : STD_LOGIC;
  signal repeat_sel_sel_sources_47 : STD_LOGIC;
  signal repeat_sel_sel_sources_48 : STD_LOGIC;
  signal repeat_sel_sel_sources_49 : STD_LOGIC;
  signal repeat_sel_sel_sources_5 : STD_LOGIC;
  signal repeat_sel_sel_sources_50 : STD_LOGIC;
  signal repeat_sel_sel_sources_51 : STD_LOGIC;
  signal repeat_sel_sel_sources_52 : STD_LOGIC;
  signal repeat_sel_sel_sources_53 : STD_LOGIC;
  signal repeat_sel_sel_sources_54 : STD_LOGIC;
  signal repeat_sel_sel_sources_55 : STD_LOGIC;
  signal repeat_sel_sel_sources_56 : STD_LOGIC;
  signal repeat_sel_sel_sources_57 : STD_LOGIC;
  signal repeat_sel_sel_sources_58 : STD_LOGIC;
  signal repeat_sel_sel_sources_59 : STD_LOGIC;
  signal repeat_sel_sel_sources_6 : STD_LOGIC;
  signal repeat_sel_sel_sources_60 : STD_LOGIC;
  signal repeat_sel_sel_sources_61 : STD_LOGIC;
  signal repeat_sel_sel_sources_62 : STD_LOGIC;
  signal repeat_sel_sel_sources_63 : STD_LOGIC;
  signal repeat_sel_sel_sources_7 : STD_LOGIC;
  signal repeat_sel_sel_sources_8 : STD_LOGIC;
  signal repeat_sel_sel_sources_9 : STD_LOGIC;
  signal \repeated_repeater/_GEN_00\ : STD_LOGIC;
  signal \repeated_repeater/full\ : STD_LOGIC;
  signal \repeated_repeater/full_4\ : STD_LOGIC;
  signal \repeated_repeater/saved_param\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \repeated_repeater/saved_source\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \repeated_repeater_1/full\ : STD_LOGIC;
  signal \repeated_repeater_1/saved_opcode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \repeated_repeater_1/saved_param\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \repeated_repeater_1/saved_size\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \repeated_repeater_1/saved_source\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal saved_address : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^saved_size_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^saved_size_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sinkD/d/ram_denied\ : STD_LOGIC;
  signal \sinkD/d_io_deq_bits_denied\ : STD_LOGIC;
  signal \sinkD/d_io_deq_bits_size\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \sinkD/maybe_full\ : STD_LOGIC;
  signal \sourceA/r_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sourceA/state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sourceA_io_q_bits : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal stalls_id_3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_0 : STD_LOGIC;
  signal tl2axi4_n_196 : STD_LOGIC;
  signal tl2axi4_n_197 : STD_LOGIC;
  signal tl2axi4_n_198 : STD_LOGIC;
  signal tl2axi4_n_199 : STD_LOGIC;
  signal tl2axi4_n_20 : STD_LOGIC;
  signal tl2axi4_n_200 : STD_LOGIC;
  signal tl2axi4_n_206 : STD_LOGIC;
  signal tl2axi4_n_207 : STD_LOGIC;
  signal tl2axi4_n_209 : STD_LOGIC;
  signal tl2axi4_n_210 : STD_LOGIC;
  signal tl2axi4_n_211 : STD_LOGIC;
  signal tl2axi4_n_212 : STD_LOGIC;
  signal tl2axi4_n_216 : STD_LOGIC;
  signal tl2axi4_n_217 : STD_LOGIC;
  signal tl2axi4_n_218 : STD_LOGIC;
  signal tl2axi4_n_237 : STD_LOGIC;
  signal tl2axi4_n_238 : STD_LOGIC;
  signal tl2axi4_n_239 : STD_LOGIC;
  signal tl2axi4_n_240 : STD_LOGIC;
  signal tl2axi4_n_241 : STD_LOGIC;
  signal tl2axi4_n_242 : STD_LOGIC;
  signal tl2axi4_n_243 : STD_LOGIC;
  signal tl2axi4_n_244 : STD_LOGIC;
  signal tl2axi4_n_245 : STD_LOGIC;
  signal tl2axi4_n_246 : STD_LOGIC;
  signal tl2axi4_n_28 : STD_LOGIC;
  signal tl2axi4_n_29 : STD_LOGIC;
  signal tl2axi4_n_30 : STD_LOGIC;
  signal tl2axi4_n_31 : STD_LOGIC;
  signal tl2axi4_n_32 : STD_LOGIC;
  signal tl2axi4_n_34 : STD_LOGIC;
  signal tl2axi4_n_35 : STD_LOGIC;
  signal tl2axi4_n_37 : STD_LOGIC;
  signal tl2axi4_n_38 : STD_LOGIC;
  signal tl2axi4_n_39 : STD_LOGIC;
  signal tl2axi4_n_40 : STD_LOGIC;
  signal tl2axi4_n_41 : STD_LOGIC;
  signal tl2axi4_n_42 : STD_LOGIC;
  signal tl2axi4_n_43 : STD_LOGIC;
  signal tl2axi4_n_46 : STD_LOGIC;
  signal tl2axi4_n_47 : STD_LOGIC;
  signal tl2axi4_n_48 : STD_LOGIC;
  signal tl2axi4_n_49 : STD_LOGIC;
  signal tl2axi4_n_50 : STD_LOGIC;
  signal tl2axi4_n_51 : STD_LOGIC;
  signal tl2axi4_n_52 : STD_LOGIC;
  signal tl2axi4_n_53 : STD_LOGIC;
  signal tl2axi4_n_54 : STD_LOGIC;
  signal tl2axi4_n_57 : STD_LOGIC;
  signal tl2axi4_n_59 : STD_LOGIC;
  signal tl2axi4_n_61 : STD_LOGIC;
  signal tl2axi4_n_64 : STD_LOGIC;
  signal tl2axi4_n_67 : STD_LOGIC;
  signal tl2axi4_n_70 : STD_LOGIC;
  signal tl2axi4_n_73 : STD_LOGIC;
  signal tl2axi4_n_76 : STD_LOGIC;
  signal tl2axi4_n_77 : STD_LOGIC;
  signal tl2axi4_n_79 : STD_LOGIC;
  signal tl2axi4_n_80 : STD_LOGIC;
  signal tl2axi4_n_81 : STD_LOGIC;
  signal tl2axi4_n_82 : STD_LOGIC;
  signal tl2axi4_n_83 : STD_LOGIC;
  signal tl2axi4_n_84 : STD_LOGIC;
  signal widget_1_n_3 : STD_LOGIC;
  signal widget_1_n_69 : STD_LOGIC;
  signal widget_1_n_73 : STD_LOGIC;
  signal widget_1_n_76 : STD_LOGIC;
  signal widget_1_n_77 : STD_LOGIC;
  signal widget_2_n_10 : STD_LOGIC;
  signal widget_2_n_2 : STD_LOGIC;
  signal widget_n_0 : STD_LOGIC;
  signal write : STD_LOGIC;
  signal write_1 : STD_LOGIC;
  signal write_2 : STD_LOGIC;
  signal write_3 : STD_LOGIC;
  signal write_4 : STD_LOGIC;
  signal write_5 : STD_LOGIC;
  signal write_6 : STD_LOGIC;
  signal xbar_1_auto_in_d_bits_source : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_1_auto_in_d_valid : STD_LOGIC;
  signal xbar_1_auto_out_0_d_valid : STD_LOGIC;
  signal xbar_1_n_10 : STD_LOGIC;
  signal xbar_1_n_11 : STD_LOGIC;
  signal xbar_1_n_2 : STD_LOGIC;
  signal xbar_1_n_7 : STD_LOGIC;
  signal xbar_1_n_9 : STD_LOGIC;
  signal xbar_auto_in_a_bits_address : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_auto_in_a_bits_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal xbar_auto_in_a_bits_mask : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_auto_in_a_bits_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_auto_in_a_bits_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_auto_in_a_bits_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal xbar_auto_in_d_bits_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_auto_in_d_bits_param : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_auto_in_d_bits_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_auto_in_d_bits_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal xbar_auto_in_d_ready : STD_LOGIC;
  signal xbar_auto_out_0_d_bits_denied : STD_LOGIC;
  signal xbar_auto_out_0_d_bits_opcode : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_auto_out_0_d_bits_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_auto_out_0_d_bits_source : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal xbar_auto_out_0_d_valid : STD_LOGIC;
  signal xbar_auto_out_1_a_valid : STD_LOGIC;
  signal xbar_n_15 : STD_LOGIC;
  signal xbar_n_16 : STD_LOGIC;
  signal xbar_n_2 : STD_LOGIC;
  signal xbar_n_20 : STD_LOGIC;
  signal xbar_n_21 : STD_LOGIC;
  signal xbar_n_22 : STD_LOGIC;
  signal xbar_n_23 : STD_LOGIC;
  signal xbar_n_24 : STD_LOGIC;
  signal xbar_n_25 : STD_LOGIC;
  signal xbar_n_26 : STD_LOGIC;
  signal xbar_n_27 : STD_LOGIC;
  signal xbar_n_28 : STD_LOGIC;
  signal xbar_n_29 : STD_LOGIC;
  signal xbar_n_3 : STD_LOGIC;
  signal xbar_n_30 : STD_LOGIC;
  signal xbar_n_31 : STD_LOGIC;
  signal xbar_n_32 : STD_LOGIC;
  signal xbar_n_4 : STD_LOGIC;
  signal xbar_n_5 : STD_LOGIC;
  signal xbar_n_6 : STD_LOGIC;
  signal xbar_n_8 : STD_LOGIC;
begin
  a_repeater_io_full <= \^a_repeater_io_full\;
  \cam_a_0_bits_size_reg[2]\(0) <= \^cam_a_0_bits_size_reg[2]\(0);
  io_axi4_0_arlen(3 downto 0) <= \^io_axi4_0_arlen\(3 downto 0);
  \io_axi4_0_awid[0]\ <= \^io_axi4_0_awid[0]\;
  \io_axi4_0_awid[1]\ <= \^io_axi4_0_awid[1]\;
  \io_axi4_0_awid[2]\ <= \^io_axi4_0_awid[2]\;
  \io_axi4_0_awid[3]\ <= \^io_axi4_0_awid[3]\;
  \saved_size_reg[1]\(0) <= \^saved_size_reg[1]\(0);
  \saved_size_reg[1]_0\(0) <= \^saved_size_reg[1]_0\(0);
atomics: entity work.meisha_chiplink_master_0_1_FPGA_TLAtomicAutomata
     port map (
      CO(0) => \_a_canLogical_T_39\,
      D(31 downto 0) => hints_auto_in_a_bits_data(31 downto 0),
      E(0) => atomics_n_69,
      Q(0) => \QueueCompatibility/enq_ptr_value_reg\(4),
      a_first => a_first,
      \a_first_counter_reg[2]\ => atomics_n_380,
      \a_first_counter_reg[2]_0\ => fixer_1_n_122,
      a_id(0) => a_id(0),
      a_isPut => a_isPut,
      a_isSupported => a_isSupported,
      atomics_auto_in_a_ready => atomics_auto_in_a_ready,
      atomics_auto_in_d_bits_data(61 downto 11) => atomics_auto_in_d_bits_data(63 downto 13),
      atomics_auto_in_d_bits_data(10 downto 2) => atomics_auto_in_d_bits_data(11 downto 3),
      atomics_auto_in_d_bits_data(1 downto 0) => atomics_auto_in_d_bits_data(1 downto 0),
      atomics_auto_in_d_bits_opcode(0) => atomics_auto_in_d_bits_opcode(0),
      axi4index_1_auto_in_arvalid => axi4index_1_auto_in_arvalid,
      axi4index_1_auto_in_awvalid => axi4index_1_auto_in_awvalid,
      \b_delay_reg[0]\ => tl2axi4_n_77,
      \b_delay_reg[0]_0\ => tl2axi4_n_79,
      \b_delay_reg[0]_1\ => tl2axi4_n_80,
      \b_delay_reg[0]_10\ => tl2axi4_n_64,
      \b_delay_reg[0]_11\ => tl2axi4_n_67,
      \b_delay_reg[0]_12\ => tl2axi4_n_70,
      \b_delay_reg[0]_13\ => tl2axi4_n_73,
      \b_delay_reg[0]_14\ => tl2axi4_n_76,
      \b_delay_reg[0]_15\ => xbar_n_22,
      \b_delay_reg[0]_16\ => axi4yank_1_n_44,
      \b_delay_reg[0]_17\ => axi4yank_1_n_43,
      \b_delay_reg[0]_2\ => tl2axi4_n_81,
      \b_delay_reg[0]_3\ => tl2axi4_n_82,
      \b_delay_reg[0]_4\ => tl2axi4_n_83,
      \b_delay_reg[0]_5\ => tl2axi4_n_84,
      \b_delay_reg[0]_6\ => xbar_n_21,
      \b_delay_reg[0]_7\ => tl2axi4_n_57,
      \b_delay_reg[0]_8\ => tl2axi4_n_59,
      \b_delay_reg[0]_9\ => tl2axi4_n_61,
      \beatsLeft_reg[1]_0\ => atomics_n_123,
      bypass => \mbypass/bypass\,
      bypass_reg_rep => chiplink_n_152,
      bypass_reg_rep_0 => chiplink_n_93,
      bypass_reg_rep_1 => chiplink_n_27,
      \cam_a_0_bits_opcode_reg[0]_0\ => atomics_n_305,
      \cam_a_0_bits_source_reg[0]_0\ => xbar_n_26,
      \cam_a_0_bits_source_reg[2]_0\ => tl2axi4_n_199,
      \cam_a_0_bits_source_reg[3]_0\ => axi4yank_1_n_41,
      \cam_a_0_bits_source_reg[6]_0\ => xbar_n_25,
      cam_a_0_fifoId => cam_a_0_fifoId,
      cam_d_0_data => cam_d_0_data,
      cam_d_0_denied => cam_d_0_denied,
      cam_d_0_denied_reg_0 => xbar_n_15,
      \cdc_reg_reg[10]\ => \^saved_size_reg[1]\(0),
      \cdc_reg_reg[15]\ => chiplink_n_132,
      \cdc_reg_reg[6]\(0) => chiplink_n_94,
      \cdc_reg_reg[7]\(1 downto 0) => sourceA_io_q_bits(7 downto 6),
      chiplink_auto_mbypass_out_a_bits_address(2 downto 0) => chiplink_auto_mbypass_out_a_bits_address(2 downto 0),
      chiplink_auto_mbypass_out_a_bits_data(16 downto 10) => chiplink_auto_mbypass_out_a_bits_data(20 downto 14),
      chiplink_auto_mbypass_out_a_bits_data(9 downto 0) => chiplink_auto_mbypass_out_a_bits_data(9 downto 0),
      chiplink_auto_mbypass_out_a_bits_param(2 downto 0) => chiplink_auto_mbypass_out_a_bits_param(2 downto 0),
      chiplink_auto_mbypass_out_a_bits_size(0) => chiplink_auto_mbypass_out_a_bits_size(0),
      chiplink_auto_mbypass_out_a_bits_source(1 downto 0) => chiplink_auto_mbypass_out_a_bits_source(2 downto 1),
      clk => clk,
      count_10 => count_10,
      count_1002_out => count_1002_out,
      count_10_reg => atomics_n_211,
      count_11 => count_11,
      count_1103_out => count_1103_out,
      count_11_reg => atomics_n_210,
      count_12 => count_12,
      count_1204_out => count_1204_out,
      count_12_reg => atomics_n_212,
      count_13 => count_13,
      count_1305_out => count_1305_out,
      count_13_reg => atomics_n_209,
      count_13_reg_0 => tl2axi4_n_206,
      count_14 => count_14,
      count_1406_out => count_1406_out,
      count_14_reg => atomics_n_208,
      count_15 => count_15,
      count_1507_out => count_1507_out,
      count_15_reg => atomics_n_207,
      count_16 => count_16,
      count_1608_out => count_1608_out,
      count_16_reg => atomics_n_214,
      count_17 => count_17,
      count_1709_out => count_1709_out,
      count_18 => count_18,
      count_18010_out => count_18010_out,
      count_19 => count_19,
      count_19011_out => count_19011_out,
      \count_1_reg[0]\(0) => atomics_n_222,
      \count_1_reg[0]_0\ => atomics_n_223,
      \count_1_reg[0]_1\ => tl2axi4_n_207,
      \count_1_reg[4]\(1) => count_1(4),
      \count_1_reg[4]\(0) => count_1(0),
      count_20 => count_20,
      count_20012_out => count_20012_out,
      count_21 => count_21,
      count_21013_out => count_21013_out,
      count_22 => count_22,
      count_22014_out => count_22014_out,
      count_23 => count_23,
      count_23015_out => count_23015_out,
      \count_2_reg[0]\(0) => atomics_n_224,
      \count_2_reg[0]_0\(0) => count_2(0),
      \count_3_reg[0]\(0) => atomics_n_225,
      \count_3_reg[0]_0\(0) => count_3(0),
      \count_3_reg[4]\ => tl2axi4_n_197,
      \count_4_reg[0]\(0) => atomics_n_226,
      \count_4_reg[0]_0\ => tl2axi4_n_209,
      \count_4_reg[4]\(1) => count_4(4),
      \count_4_reg[4]\(0) => count_4(0),
      \count_5_reg[0]\(0) => atomics_n_227,
      \count_5_reg[0]_0\ => tl2axi4_n_211,
      \count_5_reg[4]\(1) => count_5(4),
      \count_5_reg[4]\(0) => count_5(0),
      \count_6_reg[0]\(0) => atomics_n_228,
      \count_6_reg[0]_0\ => tl2axi4_n_210,
      \count_6_reg[4]\(1) => count_6(4),
      \count_6_reg[4]\(0) => count_6(0),
      \count_7_reg[0]\(0) => atomics_n_229,
      \count_7_reg[0]_0\ => tl2axi4_n_212,
      \count_7_reg[4]\(1) => count_7(4),
      \count_7_reg[4]\(0) => count_7(0),
      count_9 => count_9,
      count_901_out => count_901_out,
      count_9_reg => atomics_n_63,
      count_9_reg_0 => atomics_n_65,
      count_9_reg_1 => atomics_n_67,
      count_9_reg_10 => atomics_n_391,
      count_9_reg_11 => atomics_n_392,
      count_9_reg_2 => atomics_n_72,
      count_9_reg_3 => atomics_n_74,
      count_9_reg_4 => atomics_n_76,
      count_9_reg_5 => atomics_n_213,
      count_9_reg_6 => atomics_n_387,
      count_9_reg_7 => atomics_n_388,
      count_9_reg_8 => atomics_n_389,
      count_9_reg_9 => atomics_n_390,
      \counter_reg[1]\ => atomics_n_287,
      \counter_reg[2]\(0) => \_T\,
      \counter_reg[2]_0\ => atomics_n_296,
      d_ackd => d_ackd,
      d_drop => d_drop,
      d_first => d_first,
      \d_first_counter_reg[0]_0\ => xbar_n_23,
      \d_first_counter_reg[1]_0\ => xbar_n_24,
      \d_first_counter_reg[2]_0\ => atomics_n_2,
      \d_first_counter_reg[2]_1\ => atomics_n_3,
      \d_first_counter_reg[2]_2\ => atomics_n_4,
      d_replace => d_replace,
      deq_io_enq_valid => deq_io_enq_valid,
      do_enq => \QueueCompatibility_20/do_enq\,
      do_enq_0 => \QueueCompatibility_19/do_enq\,
      do_enq_1 => \QueueCompatibility_18/do_enq\,
      do_enq_2 => \QueueCompatibility_16/do_enq\,
      doneAW => doneAW,
      \enq_ptr_value_reg[4]\ => atomics_n_64,
      \enq_ptr_value_reg[4]_0\ => atomics_n_66,
      \enq_ptr_value_reg[4]_1\ => atomics_n_68,
      \enq_ptr_value_reg[4]_2\ => atomics_n_70,
      \enq_ptr_value_reg[4]_3\ => atomics_n_196,
      \enq_ptr_value_reg[4]_4\ => atomics_n_197,
      \enq_ptr_value_reg[4]_5\(0) => \QueueCompatibility_2/enq_ptr_value_reg\(4),
      \enq_ptr_value_reg[4]_6\(0) => \QueueCompatibility_3/enq_ptr_value_reg\(4),
      \enq_ptr_value_reg[4]_7\(0) => \QueueCompatibility_19/enq_ptr_value_reg\(4),
      \enq_ptr_value_reg[4]_8\(0) => \QueueCompatibility_18/enq_ptr_value_reg\(4),
      \enq_ptr_value_reg[4]_9\(0) => \QueueCompatibility_16/enq_ptr_value_reg\(4),
      fixer_1_auto_in_a_bits_address(31 downto 0) => fixer_1_auto_in_a_bits_address(31 downto 0),
      fixer_1_auto_in_a_bits_opcode(0) => fixer_1_auto_in_a_bits_opcode(0),
      fixer_1_auto_in_a_bits_param(0) => fixer_1_auto_in_a_bits_param(1),
      fixer_1_auto_in_a_bits_source(6 downto 0) => fixer_1_auto_in_a_bits_source(6 downto 0),
      full => \repeated_repeater/full_4\,
      full_reg => atomics_n_382,
      full_reg_0 => chiplink_n_154,
      full_reg_1 => chiplink_n_279,
      full_reg_2 => tl2axi4_n_241,
      full_reg_3 => chiplink_n_62,
      full_reg_4 => \^a_repeater_io_full\,
      hints_auto_in_a_bits_mask(7 downto 0) => hints_auto_in_a_bits_mask(7 downto 0),
      indexes_lo_15 => indexes_lo_15,
      indexes_lo_23 => indexes_lo_23,
      indexes_lo_31 => indexes_lo_31,
      indexes_lo_39 => indexes_lo_39,
      indexes_lo_47 => indexes_lo_47,
      indexes_lo_55 => indexes_lo_55,
      indexes_lo_7 => indexes_lo_7,
      io_axi4_0_araddr(28 downto 2) => io_axi4_0_araddr(29 downto 3),
      io_axi4_0_araddr(1 downto 0) => io_axi4_0_araddr(1 downto 0),
      io_axi4_0_arlen(1) => \^io_axi4_0_arlen\(3),
      io_axi4_0_arlen(0) => \^io_axi4_0_arlen\(1),
      io_axi4_0_arready => io_axi4_0_arready,
      io_axi4_0_arvalid => io_axi4_0_arvalid,
      \io_axi4_0_awid[0]\ => \^io_axi4_0_awid[0]\,
      io_axi4_0_awready => io_axi4_0_awready,
      io_axi4_0_awvalid => io_axi4_0_awvalid,
      io_axi4_0_rdata(63 downto 0) => io_axi4_0_rdata(63 downto 0),
      io_axi4_0_wready => io_axi4_0_wready,
      io_axi4_0_wvalid => io_axi4_0_wvalid,
      io_enq_bits_extra_id => axi4index_1_auto_in_awid(4),
      io_enq_bits_tl_state_source(2 downto 1) => axi4index_1_auto_in_awecho_tl_state_source(5 downto 4),
      io_enq_bits_tl_state_source(0) => axi4index_1_auto_in_awecho_tl_state_source(0),
      latch => latch,
      maybe_full => maybe_full_2,
      maybe_full_4 => maybe_full_1,
      maybe_full_reg => atomics_n_218,
      maybe_full_reg_0 => atomics_n_220,
      maybe_full_reg_1 => tl2axi4_n_32,
      maybe_full_reg_10 => axi4yank_1_n_45,
      maybe_full_reg_11 => tl2axi4_n_20,
      maybe_full_reg_12 => tl2axi4_n_198,
      maybe_full_reg_13 => axi4yank_1_n_32,
      maybe_full_reg_14 => axi4yank_1_n_31,
      maybe_full_reg_2 => axi4yank_1_n_26,
      maybe_full_reg_3 => tl2axi4_n_34,
      maybe_full_reg_4 => axi4yank_1_n_28,
      maybe_full_reg_5 => axi4yank_1_n_49,
      maybe_full_reg_6 => axi4yank_1_n_50,
      maybe_full_reg_7 => axi4yank_1_n_52,
      maybe_full_reg_8 => axi4yank_1_n_48,
      maybe_full_reg_9 => axi4yank_1_n_46,
      mbypass_auto_in_1_a_bits_data(31 downto 0) => mbypass_auto_in_1_a_bits_data(31 downto 0),
      muxStateEarly_0 => muxStateEarly_0,
      muxStateEarly_0_3 => muxStateEarly_0_5,
      muxStateEarly_1 => muxStateEarly_1,
      out_arw_valid => out_arw_valid,
      p_0_in5_in => p_0_in5_in,
      p_29_in => p_29_in,
      p_30_in => p_30_in,
      p_31_in => p_31_in,
      \q_last_count_reg[4]\ => atomics_n_381,
      queue_arw_deq_io_deq_ready => queue_arw_deq_io_deq_ready,
      \r_2_reg[1]\(1 downto 0) => \sourceA/r_2\(1 downto 0),
      \ram_addr_reg[29]\(28 downto 2) => ram_addr(29 downto 3),
      \ram_addr_reg[29]\(1 downto 0) => ram_addr(1 downto 0),
      \ram_data_reg[0]\(0) => indexes_0(0),
      \ram_data_reg[10]\(0) => indexes_10(0),
      \ram_data_reg[11]\(0) => indexes_11(0),
      \ram_data_reg[12]\(0) => indexes_12(0),
      \ram_data_reg[13]\(0) => indexes_13(0),
      \ram_data_reg[14]\(0) => indexes_14(0),
      \ram_data_reg[16]\(0) => indexes_16(0),
      \ram_data_reg[17]\(0) => indexes_17(0),
      \ram_data_reg[18]\(0) => indexes_18(0),
      \ram_data_reg[19]\(0) => indexes_19(0),
      \ram_data_reg[1]\(0) => indexes_1(0),
      \ram_data_reg[20]\(0) => indexes_20(0),
      \ram_data_reg[21]\(0) => indexes_21(0),
      \ram_data_reg[22]\(0) => indexes_22(0),
      \ram_data_reg[24]\(0) => indexes_24(0),
      \ram_data_reg[25]\(0) => indexes_25(0),
      \ram_data_reg[26]\(0) => indexes_26(0),
      \ram_data_reg[27]\(0) => indexes_27(0),
      \ram_data_reg[28]\(0) => indexes_28(0),
      \ram_data_reg[29]\(0) => indexes_29(0),
      \ram_data_reg[2]\(0) => indexes_2(0),
      \ram_data_reg[30]\(0) => indexes_30(0),
      \ram_data_reg[3]\(0) => indexes_3(0),
      \ram_data_reg[4]\(0) => indexes_4(0),
      \ram_data_reg[5]\(0) => indexes_5(0),
      \ram_data_reg[63]\(63 downto 0) => xbar_auto_in_a_bits_data(63 downto 0),
      \ram_data_reg[6]\(0) => indexes_6(0),
      \ram_data_reg[8]\(0) => indexes_8(0),
      \ram_data_reg[9]\(0) => indexes_9(0),
      \ram_echo_tl_state_source_reg[5]\(2) => tl2axi4_n_244,
      \ram_echo_tl_state_source_reg[5]\(1) => tl2axi4_n_245,
      \ram_echo_tl_state_source_reg[5]\(0) => tl2axi4_n_246,
      \ram_extra_id_reg[0]\ => atomics_n_216,
      \ram_id_reg[0]\ => atomics_n_122,
      \ram_id_reg[1]\ => atomics_n_303,
      \ram_id_reg[1]_0\ => \^io_axi4_0_awid[1]\,
      \ram_id_reg[2]\ => \^io_axi4_0_awid[2]\,
      \ram_id_reg[3]\ => atomics_n_116,
      \ram_id_reg[3]_0\ => atomics_n_217,
      \ram_id_reg[3]_1\ => \^io_axi4_0_awid[3]\,
      \ram_id_reg[4]\(1) => tl2axi4_n_242,
      \ram_id_reg[4]\(0) => tl2axi4_n_243,
      \ram_len_reg[3]\(2 downto 0) => \_out_arw_bits_len_T_3\(6 downto 4),
      \ram_len_reg[3]_0\(1) => ram_len(3),
      \ram_len_reg[3]_0\(0) => ram_len(1),
      \ram_size_reg[1]\(1 downto 0) => queue_arw_deq_io_enq_bits_size(1 downto 0),
      \ram_source_reg[1]\ => err_n_138,
      \ram_source_reg[2]\ => err_n_137,
      \ram_source_reg[5]\(2 downto 1) => err_auto_in_a_bits_source(5 downto 4),
      \ram_source_reg[5]\(0) => err_auto_in_a_bits_source(0),
      \ram_strb_reg[7]\(7 downto 0) => xbar_auto_in_a_bits_mask(7 downto 0),
      ram_wen => \queue_arw_deq/ram_wen\,
      repeat_count_reg => widget_2_n_10,
      resetn => resetn,
      resetn_0 => chiplink_n_25,
      saved_address(2 downto 0) => saved_address(2 downto 0),
      \saved_data_reg[32]\(0) => indexes_32(0),
      \saved_data_reg[33]\(0) => indexes_33(0),
      \saved_data_reg[34]\(0) => indexes_34(0),
      \saved_data_reg[35]\(0) => indexes_35(0),
      \saved_data_reg[36]\(0) => indexes_36(0),
      \saved_data_reg[37]\(0) => indexes_37(0),
      \saved_data_reg[38]\(0) => indexes_38(0),
      \saved_data_reg[40]\(0) => indexes_40(0),
      \saved_data_reg[41]\(0) => indexes_41(0),
      \saved_data_reg[42]\(0) => indexes_42(0),
      \saved_data_reg[43]\(0) => indexes_43(0),
      \saved_data_reg[44]\(0) => indexes_44(0),
      \saved_data_reg[45]\(0) => indexes_45(0),
      \saved_data_reg[46]\(0) => indexes_46(0),
      \saved_data_reg[48]\(0) => indexes_48(0),
      \saved_data_reg[49]\(0) => indexes_49(0),
      \saved_data_reg[50]\(0) => indexes_50(0),
      \saved_data_reg[51]\(0) => indexes_51(0),
      \saved_data_reg[52]\(0) => indexes_52(0),
      \saved_data_reg[53]\(0) => indexes_53(0),
      \saved_data_reg[54]\(0) => indexes_54(0),
      \saved_data_reg[56]\(0) => indexes_56(0),
      \saved_data_reg[57]\(0) => indexes_57(0),
      \saved_data_reg[58]\(0) => indexes_58(0),
      \saved_data_reg[59]\(0) => indexes_59(0),
      \saved_data_reg[60]\(0) => indexes_60(0),
      \saved_data_reg[61]\(0) => indexes_61(0),
      \saved_data_reg[62]\(0) => indexes_62(0),
      \saved_data_reg[63]\(0) => indexes_63(0),
      \saved_opcode_reg[2]\(0) => atomics_n_81,
      saved_size(0) => \a_repeater/saved_size\(0),
      \saved_size_reg[0]\ => hints_n_12,
      \saved_size_reg[1]\ => \^saved_size_reg[1]_0\(0),
      \saved_size_reg[1]_0\ => \saved_size_reg[1]_1\,
      \saved_size_reg[2]\(2) => \^cam_a_0_bits_size_reg[2]\(0),
      \saved_size_reg[2]\(1 downto 0) => fixer_1_auto_in_a_bits_size(1 downto 0),
      saved_source(2) => \a_repeater/saved_source\(5),
      saved_source(1 downto 0) => \a_repeater/saved_source\(2 downto 1),
      \saved_source_reg[0]\(0) => \repeated_repeater/_GEN_00\,
      \saved_source_reg[0]_0\ => atomics_n_270,
      \saved_source_reg[5]\(2 downto 1) => \repeated_repeater/saved_source\(5 downto 4),
      \saved_source_reg[5]\(0) => \repeated_repeater/saved_source\(0),
      \saved_source_reg[6]\(4 downto 1) => cam_a_0_bits_source(6 downto 3),
      \saved_source_reg[6]\(0) => cam_a_0_bits_source(0),
      \stalls_id_3_reg[1]\ => atomics_n_78,
      state(1 downto 0) => \sourceA/state\(1 downto 0),
      state_0_reg_0 => xbar_n_3,
      state_1_reg_0 => tl2axi4_n_200,
      state_1_reg_1 => xbar_n_16,
      \state_reg[0]\ => chiplink_n_72,
      write => write,
      write_1 => write_1,
      write_1_reg => atomics_n_237,
      write_1_reg_0 => tl2axi4_n_196,
      write_2 => write_2,
      write_2_reg => atomics_n_236,
      write_3 => write_3,
      write_3_reg => atomics_n_235,
      write_4 => write_4,
      write_4_reg => atomics_n_234,
      write_5 => write_5,
      write_5_reg => atomics_n_233,
      write_6 => write_6,
      write_6_reg => atomics_n_232,
      write_reg => atomics_n_238,
      xbar_auto_in_a_bits_address(31 downto 0) => xbar_auto_in_a_bits_address(31 downto 0),
      xbar_auto_in_a_bits_opcode(0) => xbar_auto_in_a_bits_opcode(2),
      xbar_auto_in_a_bits_size(2 downto 0) => xbar_auto_in_a_bits_size(2 downto 0),
      xbar_auto_in_a_bits_source(6 downto 0) => xbar_auto_in_a_bits_source(6 downto 0),
      xbar_auto_in_d_bits_opcode(2 downto 0) => xbar_auto_in_d_bits_opcode(2 downto 0),
      xbar_auto_in_d_bits_source(2 downto 1) => xbar_auto_in_d_bits_source(5 downto 4),
      xbar_auto_in_d_bits_source(0) => xbar_auto_in_d_bits_source(0),
      xbar_auto_out_1_a_valid => xbar_auto_out_1_a_valid
    );
axi42tl: entity work.meisha_chiplink_master_0_1_FPGA_AXI4ToTL
     port map (
      axi4yank_auto_in_becho_real_last => axi4yank_auto_in_becho_real_last,
      \cdc_reg_reg[3]\ => chiplink_n_87,
      clk => clk,
      count_reg => axi42tl_n_0,
      count_reg_0 => axi42tl_n_2,
      count_reg_1 => chiplink_n_86,
      count_reg_2 => widget_n_0,
      deq_ptr_value(1 downto 0) => \QueueCompatibility_2/deq_ptr_value\(1 downto 0),
      deq_ptr_value_0(1 downto 0) => \QueueCompatibility_3/deq_ptr_value\(1 downto 0),
      \deq_ptr_value_reg[0]\ => axi42tl_n_4,
      \deq_ptr_value_reg[0]_0\ => axi42tl_n_6,
      \deq_ptr_value_reg[1]\ => axi42tl_n_3,
      \deq_ptr_value_reg[1]_0\ => axi42tl_n_5,
      \deq_ptr_value_reg[1]_1\ => axi42tl_n_7,
      maybe_full => maybe_full,
      maybe_full_reg => chiplink_n_147,
      resetn => resetn,
      resetn_0 => chiplink_n_25,
      state_0_reg => chiplink_n_148,
      xbar_1_auto_in_d_bits_source(0) => xbar_1_auto_in_d_bits_source(3),
      xbar_1_auto_in_d_valid => xbar_1_auto_in_d_valid
    );
axi4yank: entity work.meisha_chiplink_master_0_1_FPGA_AXI4UserYanker
     port map (
      axi4yank_auto_in_becho_real_last => axi4yank_auto_in_becho_real_last,
      clk => clk,
      deq_ptr_value(1 downto 0) => \QueueCompatibility_2/deq_ptr_value\(1 downto 0),
      deq_ptr_value_0(1 downto 0) => \QueueCompatibility_3/deq_ptr_value\(1 downto 0),
      \deq_ptr_value_reg[1]\ => axi42tl_n_5,
      \deq_ptr_value_reg[1]_0\ => axi42tl_n_4,
      \deq_ptr_value_reg[1]_1\ => axi42tl_n_7,
      \deq_ptr_value_reg[1]_2\ => axi42tl_n_6,
      \ram_id_reg[0]\ => axi42tl_n_3,
      resetn => chiplink_n_25
    );
axi4yank_1: entity work.meisha_chiplink_master_0_1_FPGA_AXI4UserYanker_1
     port map (
      DIA(1 downto 0) => axi4index_1_auto_in_awecho_tl_state_size(1 downto 0),
      DIB(0) => \^io_axi4_0_arlen\(0),
      E(0) => atomics_n_64,
      Q(0) => \QueueCompatibility/enq_ptr_value_reg\(4),
      QueueCompatibility_21_io_enq_ready => QueueCompatibility_21_io_enq_ready,
      QueueCompatibility_5_io_enq_ready => QueueCompatibility_5_io_enq_ready,
      \b_delay_reg[0]\ => tl2axi4_n_237,
      \b_delay_reg[0]_0\ => tl2axi4_n_238,
      \cam_a_0_bits_source_reg[3]\(0) => cam_a_0_bits_source(3),
      \cam_d_0_data_reg[63]\ => axi4yank_1_n_41,
      clk => clk,
      d_sel_shiftAmount(0) => d_sel_shiftAmount(4),
      \deq_ptr_value_reg[4]\(0) => tl2axi4_n_30,
      \deq_ptr_value_reg[4]_0\ => \QueueCompatibility_21/do_enq\,
      do_enq => \QueueCompatibility_20/do_enq\,
      do_enq_0 => \QueueCompatibility_16/do_enq\,
      do_enq_1 => \QueueCompatibility_17/do_enq\,
      do_enq_2 => \QueueCompatibility_18/do_enq\,
      do_enq_3 => \QueueCompatibility_19/do_enq\,
      \enq_ptr_value_reg[0]\ => axi4yank_1_n_45,
      \enq_ptr_value_reg[0]_0\ => axi4yank_1_n_46,
      \enq_ptr_value_reg[0]_1\ => axi4yank_1_n_47,
      \enq_ptr_value_reg[0]_2\ => axi4yank_1_n_48,
      \enq_ptr_value_reg[4]\(0) => \QueueCompatibility_1/enq_ptr_value_reg\(4),
      \enq_ptr_value_reg[4]_0\(0) => \QueueCompatibility_2/enq_ptr_value_reg\(4),
      \enq_ptr_value_reg[4]_1\(0) => \QueueCompatibility_3/enq_ptr_value_reg\(4),
      \enq_ptr_value_reg[4]_10\ => axi4yank_1_n_52,
      \enq_ptr_value_reg[4]_11\ => atomics_n_63,
      \enq_ptr_value_reg[4]_12\ => atomics_n_387,
      \enq_ptr_value_reg[4]_13\ => tl2axi4_n_28,
      \enq_ptr_value_reg[4]_14\ => tl2axi4_n_217,
      \enq_ptr_value_reg[4]_15\ => atomics_n_65,
      \enq_ptr_value_reg[4]_16\ => atomics_n_388,
      \enq_ptr_value_reg[4]_17\ => atomics_n_67,
      \enq_ptr_value_reg[4]_18\ => atomics_n_389,
      \enq_ptr_value_reg[4]_19\ => atomics_n_76,
      \enq_ptr_value_reg[4]_2\(0) => \QueueCompatibility_16/enq_ptr_value_reg\(4),
      \enq_ptr_value_reg[4]_20\ => atomics_n_390,
      \enq_ptr_value_reg[4]_21\ => tl2axi4_n_35,
      \enq_ptr_value_reg[4]_22\ => tl2axi4_n_218,
      \enq_ptr_value_reg[4]_23\ => atomics_n_74,
      \enq_ptr_value_reg[4]_24\ => atomics_n_391,
      \enq_ptr_value_reg[4]_25\ => atomics_n_72,
      \enq_ptr_value_reg[4]_26\ => atomics_n_392,
      \enq_ptr_value_reg[4]_3\(0) => \QueueCompatibility_17/enq_ptr_value_reg\(4),
      \enq_ptr_value_reg[4]_4\(0) => \QueueCompatibility_18/enq_ptr_value_reg\(4),
      \enq_ptr_value_reg[4]_5\(0) => \QueueCompatibility_19/enq_ptr_value_reg\(4),
      \enq_ptr_value_reg[4]_6\ => axi4yank_1_n_28,
      \enq_ptr_value_reg[4]_7\ => axi4yank_1_n_49,
      \enq_ptr_value_reg[4]_8\ => axi4yank_1_n_50,
      \enq_ptr_value_reg[4]_9\ => axi4yank_1_n_51,
      io_axi4_0_arready => io_axi4_0_arready,
      io_axi4_0_awready => io_axi4_0_awready,
      io_axi4_0_bid(3 downto 0) => io_axi4_0_bid(3 downto 0),
      io_axi4_0_rid(3 downto 0) => io_axi4_0_rid(3 downto 0),
      io_axi4_0_rlast => io_axi4_0_rlast,
      io_enq_bits_extra_id => axi4index_1_auto_in_awid(4),
      io_enq_bits_tl_state_source(6 downto 0) => axi4index_1_auto_in_awecho_tl_state_source(6 downto 0),
      maybe_full => maybe_full_0,
      maybe_full_reg => axi4yank_1_n_10,
      maybe_full_reg_0 => axi4yank_1_n_11,
      maybe_full_reg_1 => axi4yank_1_n_12,
      maybe_full_reg_10 => axi4yank_1_n_22,
      maybe_full_reg_11 => axi4yank_1_n_23,
      maybe_full_reg_12 => axi4yank_1_n_24,
      maybe_full_reg_13 => axi4yank_1_n_25,
      maybe_full_reg_14 => axi4yank_1_n_26,
      maybe_full_reg_15 => tl2axi4_n_29,
      maybe_full_reg_16(0) => atomics_n_66,
      maybe_full_reg_17(0) => atomics_n_68,
      maybe_full_reg_18(0) => atomics_n_69,
      maybe_full_reg_19(0) => \QueueCompatibility_31/do_enq\,
      maybe_full_reg_2 => axi4yank_1_n_14,
      maybe_full_reg_20(0) => \QueueCompatibility_30/do_enq\,
      maybe_full_reg_21(0) => \QueueCompatibility_29/do_enq\,
      maybe_full_reg_22(0) => \QueueCompatibility_28/do_enq\,
      maybe_full_reg_23(0) => \QueueCompatibility_27/do_enq\,
      maybe_full_reg_24(0) => \QueueCompatibility_26/do_enq\,
      maybe_full_reg_25(0) => \QueueCompatibility_25/do_enq\,
      maybe_full_reg_26(0) => \QueueCompatibility_24/do_enq\,
      maybe_full_reg_27(0) => \QueueCompatibility_23/do_enq\,
      maybe_full_reg_28(0) => \QueueCompatibility_15/do_enq\,
      maybe_full_reg_29(0) => \QueueCompatibility_14/do_enq\,
      maybe_full_reg_3 => axi4yank_1_n_15,
      maybe_full_reg_30(0) => \QueueCompatibility_13/do_enq\,
      maybe_full_reg_31(0) => \QueueCompatibility_12/do_enq\,
      maybe_full_reg_32(0) => \QueueCompatibility_11/do_enq\,
      maybe_full_reg_33(0) => \QueueCompatibility_10/do_enq\,
      maybe_full_reg_34(0) => \QueueCompatibility_9/do_enq\,
      maybe_full_reg_35(0) => \QueueCompatibility_8/do_enq\,
      maybe_full_reg_36(0) => \QueueCompatibility_7/do_enq\,
      maybe_full_reg_37 => tl2axi4_n_43,
      maybe_full_reg_38 => tl2axi4_n_240,
      maybe_full_reg_39 => tl2axi4_n_42,
      maybe_full_reg_4 => axi4yank_1_n_16,
      maybe_full_reg_40 => tl2axi4_n_41,
      maybe_full_reg_41 => tl2axi4_n_40,
      maybe_full_reg_42 => tl2axi4_n_239,
      maybe_full_reg_43 => tl2axi4_n_39,
      maybe_full_reg_44 => tl2axi4_n_38,
      maybe_full_reg_45 => tl2axi4_n_37,
      maybe_full_reg_46 => tl2axi4_n_54,
      maybe_full_reg_47 => tl2axi4_n_53,
      maybe_full_reg_48 => tl2axi4_n_52,
      maybe_full_reg_49 => tl2axi4_n_51,
      maybe_full_reg_5 => axi4yank_1_n_17,
      maybe_full_reg_50 => tl2axi4_n_50,
      maybe_full_reg_51 => tl2axi4_n_49,
      maybe_full_reg_52 => tl2axi4_n_48,
      maybe_full_reg_53 => tl2axi4_n_47,
      maybe_full_reg_54 => tl2axi4_n_46,
      maybe_full_reg_55 => tl2axi4_n_32,
      maybe_full_reg_56 => tl2axi4_n_34,
      maybe_full_reg_6 => axi4yank_1_n_18,
      maybe_full_reg_7 => axi4yank_1_n_19,
      maybe_full_reg_8 => axi4yank_1_n_20,
      maybe_full_reg_9 => axi4yank_1_n_21,
      muxStateEarly_0 => muxStateEarly_0_5,
      queue_arw_deq_io_deq_bits_wen => queue_arw_deq_io_deq_bits_wen,
      queue_arw_deq_io_deq_ready => queue_arw_deq_io_deq_ready,
      \ram_extra_id_reg[0]\ => axi4yank_1_n_9,
      \ram_extra_id_reg[0]_0\ => axi4yank_1_n_13,
      \ram_id_reg[0]\ => atomics_n_197,
      \ram_id_reg[0]_0\ => atomics_n_70,
      \ram_id_reg[0]_1\ => \^io_axi4_0_awid[0]\,
      \ram_id_reg[1]\ => tl2axi4_n_31,
      \ram_id_reg[1]_0\ => \^io_axi4_0_awid[1]\,
      \ram_id_reg[2]\ => \^io_axi4_0_awid[2]\,
      \ram_id_reg[3]\ => \^io_axi4_0_awid[3]\,
      \ram_source_reg[3]\ => err_n_136,
      \ram_wen_reg[0]\ => axi4yank_1_n_31,
      \ram_wen_reg[0]_0\ => axi4yank_1_n_32,
      resetn => resetn,
      resetn_0 => chiplink_n_25,
      \saved_source_reg[0]\ => axi4yank_1_n_44,
      \saved_source_reg[1]\ => axi4yank_1_n_43,
      \saved_source_reg[2]\ => axi4yank_1_n_42,
      xbar_auto_out_0_d_bits_opcode(0) => xbar_auto_out_0_d_bits_opcode(0),
      xbar_auto_out_0_d_bits_size(2 downto 0) => xbar_auto_out_0_d_bits_size(2 downto 0),
      xbar_auto_out_0_d_bits_source(3 downto 1) => xbar_auto_out_0_d_bits_source(6 downto 4),
      xbar_auto_out_0_d_bits_source(0) => xbar_auto_out_0_d_bits_source(0)
    );
chiplink: entity work.meisha_chiplink_master_0_1_FPGA_ChipLink
     port map (
      ADDRARDADDR(4 downto 0) => ADDRARDADDR(4 downto 0),
      CO(0) => \_a_canLogical_T_39\,
      D(31 downto 0) => chiplink_auto_mbypass_out_d_bits_data(31 downto 0),
      DOADO(6 downto 0) => DOADO(6 downto 0),
      DOBDO(0) => DOBDO(0),
      E(0) => E(0),
      O618(4 downto 0) => \hqb/fq/ram/ram_ext/ram_reg_0\(4 downto 0),
      O623(4 downto 0) => \hqc/fq/ram/ram_ext/ram_reg_0\(4 downto 0),
      O628(4 downto 0) => \hqd/fq/ram/ram_ext/ram_reg_0\(4 downto 0),
      O633(4 downto 0) => \hqe/fq/ram/ram_ext/ram_reg_0\(4 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      S(0) => hints_n_174,
      \_GEN_00\ => \a_repeater/_GEN_00\,
      \_GEN_4\ => \_GEN_4\,
      \_GEN_6\ => \_GEN_6\,
      \_a_repeater_io_repeat_T\ => \_a_repeater_io_repeat_T\,
      \a_first_counter_reg[2]\ => chiplink_n_275,
      a_id(0) => a_id(0),
      a_isSupported => a_isSupported,
      a_repeater_io_repeat_counter(0) => a_repeater_io_repeat_counter(0),
      \a_repeater_io_repeat_counter_reg[0]\ => chiplink_n_289,
      \a_repeater_io_repeat_counter_reg[1]\ => chiplink_n_293,
      \a_repeater_io_repeat_counter_reg[2]\ => hints_n_173,
      atomics_auto_in_d_bits_data(29 downto 11) => atomics_auto_in_d_bits_data(31 downto 13),
      atomics_auto_in_d_bits_data(10 downto 2) => atomics_auto_in_d_bits_data(11 downto 3),
      atomics_auto_in_d_bits_data(1 downto 0) => atomics_auto_in_d_bits_data(1 downto 0),
      auto_in_c_bits_opcode(0) => err_auto_in_c_bits_opcode(0),
      \beatsLeft_reg[0]\ => chiplink_n_245,
      \beatsLeft_reg[0]_0\ => chiplink_n_246,
      \beatsLeft_reg[1]\ => chiplink_n_62,
      \beatsLeft_reg[1]_0\ => xbar_1_n_2,
      \beatsLeft_reg[1]_1\ => xbar_1_n_9,
      \beatsLeft_reg[1]_2\ => xbar_1_n_7,
      \beatsLeft_reg[2]\ => chiplink_n_84,
      \beatsLeft_reg[2]_0\(1) => chiplink_n_243,
      \beatsLeft_reg[2]_0\(0) => chiplink_n_244,
      \beatsLeft_reg[2]_1\ => xbar_1_n_10,
      \beatsLeft_reg[3]\ => chiplink_n_247,
      \beatsLeft_reg[3]_0\(3 downto 0) => beatsLeft(3 downto 0),
      \bundleOut_0_a_bits_data_rdata_0_reg[0]\(0) => chiplink_n_79,
      \bundleOut_0_a_bits_data_rdata_0_reg[21]\ => chiplink_n_90,
      bundleOut_0_a_bits_data_rdata_written_once => bundleOut_0_a_bits_data_rdata_written_once,
      \bundleOut_0_a_bits_mask_rdata_0_reg[3]\(3 downto 0) => bundleOut_0_a_bits_mask_rdata_0(3 downto 0),
      bundleOut_0_a_bits_mask_rdata_written_once => bundleOut_0_a_bits_mask_rdata_written_once,
      bundleOut_0_a_bits_mask_rdata_written_once_reg => widget_1_n_73,
      bypass => \mbypass/bypass\,
      bypass_reg_rep => fixer_1_n_125,
      bypass_reg_rep_0 => tl2axi4_n_216,
      \cam_a_0_bits_address_reg[29]\(3) => chiplink_auto_mbypass_out_a_bits_address(29),
      \cam_a_0_bits_address_reg[29]\(2 downto 0) => chiplink_auto_mbypass_out_a_bits_address(2 downto 0),
      \cam_a_0_bits_data_reg[63]\ => chiplink_n_27,
      \cam_a_0_bits_data_reg[63]_0\ => chiplink_n_152,
      \cam_a_0_bits_mask_reg[2]\(0) => chiplink_auto_mbypass_out_a_bits_opcode(2),
      \cam_a_0_bits_mask_reg[7]\ => chiplink_n_154,
      \cam_a_0_bits_size_reg[2]\(2) => \^cam_a_0_bits_size_reg[2]\(0),
      \cam_a_0_bits_size_reg[2]\(1 downto 0) => fixer_1_auto_in_a_bits_size(1 downto 0),
      \cam_a_0_bits_source_reg[0]\(0) => \_helpPP_T_24\,
      \cam_a_0_bits_source_reg[0]_0\(0) => \_helpPP_T_4\,
      cam_a_0_fifoId => cam_a_0_fifoId,
      \cam_a_0_lut_reg[2]\(0) => chiplink_n_94,
      \cam_s_0_state_reg[0]\ => atomics_n_123,
      \cam_s_0_state_reg[0]_0\ => atomics_n_305,
      \cam_s_0_state_reg[0]_1\ => atomics_n_380,
      \cam_s_0_state_reg[0]_2\ => atomics_n_78,
      chiplink_auto_mbypass_out_a_bits_data(16 downto 10) => chiplink_auto_mbypass_out_a_bits_data(20 downto 14),
      chiplink_auto_mbypass_out_a_bits_data(9 downto 0) => chiplink_auto_mbypass_out_a_bits_data(9 downto 0),
      chiplink_auto_mbypass_out_a_bits_mask(3 downto 0) => chiplink_auto_mbypass_out_a_bits_mask(3 downto 0),
      chiplink_auto_mbypass_out_a_bits_param(2 downto 0) => chiplink_auto_mbypass_out_a_bits_param(2 downto 0),
      chiplink_auto_mbypass_out_d_bits_denied => chiplink_auto_mbypass_out_d_bits_denied,
      chiplink_auto_mbypass_out_d_bits_size(2 downto 0) => chiplink_auto_mbypass_out_d_bits_size(2 downto 0),
      chiplink_rx_clk => chiplink_rx_clk,
      chiplink_rx_data(7 downto 0) => chiplink_rx_data(7 downto 0),
      chiplink_rx_rst => chiplink_rx_rst,
      chiplink_rx_send => chiplink_rx_send,
      chiplink_tx_data(7 downto 0) => chiplink_tx_data(7 downto 0),
      chiplink_tx_rst => chiplink_tx_rst,
      chiplink_tx_send => chiplink_tx_send,
      clk => clk,
      count_1 => count_1_3,
      count_1_reg => chiplink_n_242,
      count_reg => chiplink_n_209,
      count_reg_0 => widget_n_0,
      count_reg_1 => widget_1_n_3,
      \counter_3_reg[0]\ => chiplink_n_85,
      \counter_3_reg[0]_0\ => chiplink_n_312,
      \counter_3_reg[2]\ => chiplink_n_251,
      \counter_3_reg[3]\(1 downto 0) => \mbypass/counter_3_reg\(3 downto 2),
      \counter_3_reg[3]_0\(0) => \mbypass/p_0_in__0\(2),
      d_drop => d_drop,
      d_io_deq_bits_denied => \sinkD/d_io_deq_bits_denied\,
      divertprobes_reg => chiplink_n_72,
      \elts_1_beats_reg[0]\(0) => chiplink_n_409,
      \enq_ptr_reg[0]\(0) => \enq_ptr_reg[0]\(0),
      \enq_ptr_reg[0]_0\(0) => \enq_ptr_reg[0]_0\(0),
      \enq_ptr_reg[0]_1\(0) => \enq_ptr_reg[0]_1\(0),
      \enq_ptr_reg[0]_2\(0) => \enq_ptr_reg[0]_2\(0),
      fixer_1_auto_in_a_bits_address(29 downto 28) => fixer_1_auto_in_a_bits_address(31 downto 30),
      fixer_1_auto_in_a_bits_address(27 downto 2) => fixer_1_auto_in_a_bits_address(28 downto 3),
      fixer_1_auto_in_a_bits_address(1 downto 0) => fixer_1_auto_in_a_bits_address(1 downto 0),
      fixer_1_auto_in_a_bits_opcode(0) => fixer_1_auto_in_a_bits_opcode(0),
      fixer_1_auto_in_a_bits_param(0) => fixer_1_auto_in_a_bits_param(1),
      fixer_1_auto_in_a_bits_source(3 downto 1) => fixer_1_auto_in_a_bits_source(6 downto 4),
      fixer_1_auto_in_a_bits_source(0) => fixer_1_auto_in_a_bits_source(0),
      fixer_1_auto_in_a_ready => fixer_1_auto_in_a_ready,
      flight_100_reg => chiplink_n_283,
      flight_37_reg => fixer_1_n_119,
      flight_69_reg => fixer_1_n_116,
      flight_97_reg => chiplink_n_280,
      flight_98_reg => chiplink_n_281,
      flight_99_reg => chiplink_n_282,
      full => \repeated_repeater/full\,
      full_1 => \repeated_repeater_1/full\,
      full_reg => chiplink_n_151,
      full_reg_0 => chiplink_n_279,
      full_reg_1 => chiplink_n_305,
      full_reg_2 => \^a_repeater_io_full\,
      full_reg_3 => widget_2_n_2,
      hints_auto_in_a_bits_mask(7 downto 0) => hints_auto_in_a_bits_mask(7 downto 0),
      hints_auto_in_c_valid => hints_auto_in_c_valid,
      \hqb/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqb/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqc/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqc/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqd/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqd/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqd/fq/ram/ram_ext/ram_reg_0\(9 downto 0) => \hqd/fq/ram/ram_ext/ram_reg_1\(9 downto 0),
      \hqe/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqe/fq/ram/ram_ext/ram_reg\(4 downto 0),
      idle_reg => chiplink_n_88,
      io_deq_bits(1 downto 0) => sourceA_io_q_bits(7 downto 6),
      latch => latch,
      maybe_full => \sinkD/maybe_full\,
      maybe_full_0 => maybe_full,
      maybe_full_reg => chiplink_n_86,
      maybe_full_reg_0 => chiplink_n_87,
      maybe_full_reg_1 => chiplink_n_147,
      maybe_full_reg_2 => chiplink_n_148,
      maybe_full_reg_3 => axi42tl_n_0,
      maybe_full_reg_4 => err_n_1,
      mbypass_auto_in_1_a_bits_address(31 downto 0) => mbypass_auto_in_1_a_bits_address(31 downto 0),
      mbypass_auto_in_1_a_bits_data(31 downto 0) => mbypass_auto_in_1_a_bits_data(31 downto 0),
      mbypass_auto_in_1_a_bits_source(5 downto 0) => mbypass_auto_in_1_a_bits_source(5 downto 0),
      mbypass_auto_in_1_c_bits_param(0) => mbypass_auto_in_1_c_bits_param(1),
      mbypass_auto_in_1_c_bits_source(2 downto 0) => mbypass_auto_in_1_c_bits_source(2 downto 0),
      muxStateEarly_0 => muxStateEarly_0_7,
      muxStateEarly_1 => muxStateEarly_1,
      \out\(4 downto 0) => \hqa/fq/ram/ram_ext/ram_reg\(4 downto 0),
      p_0_in5_in => p_0_in5_in,
      p_231_in => p_231_in,
      p_29_in => p_29_in,
      p_30_in => p_30_in,
      \r_2_reg[1]\(1 downto 0) => \sourceA/r_2\(1 downto 0),
      ram_R0_data(31 downto 0) => ram_R0_data(31 downto 0),
      ram_R0_data_0(24 downto 0) => ram_R0_data_0(24 downto 0),
      ram_denied => \sinkD/d/ram_denied\,
      \ram_param_reg[1]\(1 downto 0) => err_auto_in_c_bits_param(1 downto 0),
      \ram_size_reg[2]\(2 downto 0) => err_auto_in_c_bits_size(2 downto 0),
      \ram_source_reg[3]\(2 downto 0) => err_auto_in_c_bits_source(3 downto 1),
      repeat_bundleIn_0_d_bits_data_mux_0(29 downto 11) => repeat_bundleIn_0_d_bits_data_mux_0(63 downto 45),
      repeat_bundleIn_0_d_bits_data_mux_0(10 downto 2) => repeat_bundleIn_0_d_bits_data_mux_0(43 downto 35),
      repeat_bundleIn_0_d_bits_data_mux_0(1 downto 0) => repeat_bundleIn_0_d_bits_data_mux_0(33 downto 32),
      repeat_count_1 => repeat_count_1,
      repeat_count_1_reg => chiplink_n_306,
      repeat_count_reg => chiplink_n_80,
      repeat_count_reg_0 => widget_1_n_69,
      repeat_index => repeat_index,
      repeat_sel_sel_sources_0 => repeat_sel_sel_sources_0,
      repeat_sel_sel_sources_0_reg => chiplink_n_241,
      repeat_sel_sel_sources_1 => repeat_sel_sel_sources_1,
      repeat_sel_sel_sources_10 => repeat_sel_sel_sources_10,
      repeat_sel_sel_sources_10_reg => chiplink_n_236,
      repeat_sel_sel_sources_11 => repeat_sel_sel_sources_11,
      repeat_sel_sel_sources_11_reg => chiplink_n_182,
      repeat_sel_sel_sources_12 => repeat_sel_sel_sources_12,
      repeat_sel_sel_sources_12_reg => chiplink_n_235,
      repeat_sel_sel_sources_13 => repeat_sel_sel_sources_13,
      repeat_sel_sel_sources_13_reg => chiplink_n_183,
      repeat_sel_sel_sources_14 => repeat_sel_sel_sources_14,
      repeat_sel_sel_sources_14_reg => chiplink_n_234,
      repeat_sel_sel_sources_15 => repeat_sel_sel_sources_15,
      repeat_sel_sel_sources_15_reg => chiplink_n_184,
      repeat_sel_sel_sources_16 => repeat_sel_sel_sources_16,
      repeat_sel_sel_sources_16_reg => chiplink_n_233,
      repeat_sel_sel_sources_17 => repeat_sel_sel_sources_17,
      repeat_sel_sel_sources_17_reg => chiplink_n_185,
      repeat_sel_sel_sources_18 => repeat_sel_sel_sources_18,
      repeat_sel_sel_sources_18_reg => chiplink_n_232,
      repeat_sel_sel_sources_19 => repeat_sel_sel_sources_19,
      repeat_sel_sel_sources_19_reg => chiplink_n_186,
      repeat_sel_sel_sources_1_reg => chiplink_n_177,
      repeat_sel_sel_sources_2 => repeat_sel_sel_sources_2,
      repeat_sel_sel_sources_20 => repeat_sel_sel_sources_20,
      repeat_sel_sel_sources_20_reg => chiplink_n_231,
      repeat_sel_sel_sources_21 => repeat_sel_sel_sources_21,
      repeat_sel_sel_sources_21_reg => chiplink_n_187,
      repeat_sel_sel_sources_22 => repeat_sel_sel_sources_22,
      repeat_sel_sel_sources_22_reg => chiplink_n_230,
      repeat_sel_sel_sources_23 => repeat_sel_sel_sources_23,
      repeat_sel_sel_sources_23_reg => chiplink_n_188,
      repeat_sel_sel_sources_24 => repeat_sel_sel_sources_24,
      repeat_sel_sel_sources_24_reg => chiplink_n_229,
      repeat_sel_sel_sources_25 => repeat_sel_sel_sources_25,
      repeat_sel_sel_sources_25_reg => chiplink_n_189,
      repeat_sel_sel_sources_26 => repeat_sel_sel_sources_26,
      repeat_sel_sel_sources_26_reg => chiplink_n_228,
      repeat_sel_sel_sources_27 => repeat_sel_sel_sources_27,
      repeat_sel_sel_sources_27_reg => chiplink_n_190,
      repeat_sel_sel_sources_28 => repeat_sel_sel_sources_28,
      repeat_sel_sel_sources_28_reg => chiplink_n_227,
      repeat_sel_sel_sources_29 => repeat_sel_sel_sources_29,
      repeat_sel_sel_sources_29_reg => chiplink_n_191,
      repeat_sel_sel_sources_2_reg => chiplink_n_240,
      repeat_sel_sel_sources_3 => repeat_sel_sel_sources_3,
      repeat_sel_sel_sources_30 => repeat_sel_sel_sources_30,
      repeat_sel_sel_sources_30_reg => chiplink_n_226,
      repeat_sel_sel_sources_31 => repeat_sel_sel_sources_31,
      repeat_sel_sel_sources_31_reg(3 downto 0) => chiplink_auto_mbypass_out_a_bits_source(4 downto 1),
      repeat_sel_sel_sources_31_reg_0 => chiplink_n_132,
      repeat_sel_sel_sources_31_reg_1 => chiplink_n_192,
      repeat_sel_sel_sources_32 => repeat_sel_sel_sources_32,
      repeat_sel_sel_sources_32_reg => chiplink_n_225,
      repeat_sel_sel_sources_33 => repeat_sel_sel_sources_33,
      repeat_sel_sel_sources_33_reg => chiplink_n_193,
      repeat_sel_sel_sources_34 => repeat_sel_sel_sources_34,
      repeat_sel_sel_sources_34_reg => chiplink_n_224,
      repeat_sel_sel_sources_35 => repeat_sel_sel_sources_35,
      repeat_sel_sel_sources_35_reg => chiplink_n_194,
      repeat_sel_sel_sources_36 => repeat_sel_sel_sources_36,
      repeat_sel_sel_sources_36_reg => chiplink_n_223,
      repeat_sel_sel_sources_37 => repeat_sel_sel_sources_37,
      repeat_sel_sel_sources_37_reg => chiplink_n_195,
      repeat_sel_sel_sources_38 => repeat_sel_sel_sources_38,
      repeat_sel_sel_sources_38_reg => chiplink_n_222,
      repeat_sel_sel_sources_39 => repeat_sel_sel_sources_39,
      repeat_sel_sel_sources_39_reg => chiplink_n_196,
      repeat_sel_sel_sources_3_reg => chiplink_n_178,
      repeat_sel_sel_sources_4 => repeat_sel_sel_sources_4,
      repeat_sel_sel_sources_40 => repeat_sel_sel_sources_40,
      repeat_sel_sel_sources_40_reg => chiplink_n_221,
      repeat_sel_sel_sources_41 => repeat_sel_sel_sources_41,
      repeat_sel_sel_sources_41_reg => chiplink_n_197,
      repeat_sel_sel_sources_42 => repeat_sel_sel_sources_42,
      repeat_sel_sel_sources_42_reg => chiplink_n_220,
      repeat_sel_sel_sources_43 => repeat_sel_sel_sources_43,
      repeat_sel_sel_sources_43_reg => chiplink_n_198,
      repeat_sel_sel_sources_44 => repeat_sel_sel_sources_44,
      repeat_sel_sel_sources_44_reg => chiplink_n_219,
      repeat_sel_sel_sources_45 => repeat_sel_sel_sources_45,
      repeat_sel_sel_sources_45_reg => chiplink_n_199,
      repeat_sel_sel_sources_46 => repeat_sel_sel_sources_46,
      repeat_sel_sel_sources_46_reg => chiplink_n_218,
      repeat_sel_sel_sources_47 => repeat_sel_sel_sources_47,
      repeat_sel_sel_sources_47_reg => chiplink_n_200,
      repeat_sel_sel_sources_48 => repeat_sel_sel_sources_48,
      repeat_sel_sel_sources_48_reg => chiplink_n_217,
      repeat_sel_sel_sources_49 => repeat_sel_sel_sources_49,
      repeat_sel_sel_sources_49_reg => chiplink_n_201,
      repeat_sel_sel_sources_4_reg => chiplink_n_239,
      repeat_sel_sel_sources_5 => repeat_sel_sel_sources_5,
      repeat_sel_sel_sources_50 => repeat_sel_sel_sources_50,
      repeat_sel_sel_sources_50_reg => chiplink_n_216,
      repeat_sel_sel_sources_51 => repeat_sel_sel_sources_51,
      repeat_sel_sel_sources_51_reg => chiplink_n_202,
      repeat_sel_sel_sources_52 => repeat_sel_sel_sources_52,
      repeat_sel_sel_sources_52_reg => chiplink_n_215,
      repeat_sel_sel_sources_53 => repeat_sel_sel_sources_53,
      repeat_sel_sel_sources_53_reg => chiplink_n_203,
      repeat_sel_sel_sources_54 => repeat_sel_sel_sources_54,
      repeat_sel_sel_sources_54_reg => chiplink_n_214,
      repeat_sel_sel_sources_55 => repeat_sel_sel_sources_55,
      repeat_sel_sel_sources_55_reg => chiplink_n_204,
      repeat_sel_sel_sources_56 => repeat_sel_sel_sources_56,
      repeat_sel_sel_sources_56_reg => chiplink_n_213,
      repeat_sel_sel_sources_57 => repeat_sel_sel_sources_57,
      repeat_sel_sel_sources_57_reg => chiplink_n_205,
      repeat_sel_sel_sources_58 => repeat_sel_sel_sources_58,
      repeat_sel_sel_sources_58_reg => chiplink_n_212,
      repeat_sel_sel_sources_59 => repeat_sel_sel_sources_59,
      repeat_sel_sel_sources_59_reg => chiplink_n_206,
      repeat_sel_sel_sources_5_reg => chiplink_n_179,
      repeat_sel_sel_sources_6 => repeat_sel_sel_sources_6,
      repeat_sel_sel_sources_60 => repeat_sel_sel_sources_60,
      repeat_sel_sel_sources_60_reg => chiplink_n_211,
      repeat_sel_sel_sources_61 => repeat_sel_sel_sources_61,
      repeat_sel_sel_sources_61_reg => chiplink_n_207,
      repeat_sel_sel_sources_62 => repeat_sel_sel_sources_62,
      repeat_sel_sel_sources_62_reg => chiplink_n_210,
      repeat_sel_sel_sources_63 => repeat_sel_sel_sources_63,
      repeat_sel_sel_sources_63_reg => chiplink_n_208,
      repeat_sel_sel_sources_6_reg => chiplink_n_238,
      repeat_sel_sel_sources_7 => repeat_sel_sel_sources_7,
      repeat_sel_sel_sources_7_reg => chiplink_n_180,
      repeat_sel_sel_sources_8 => repeat_sel_sel_sources_8,
      repeat_sel_sel_sources_8_reg => chiplink_n_237,
      repeat_sel_sel_sources_9 => repeat_sel_sel_sources_9,
      repeat_sel_sel_sources_9_reg => chiplink_n_181,
      resetn => resetn,
      saved_address(29 downto 28) => saved_address(31 downto 30),
      saved_address(27 downto 2) => saved_address(28 downto 3),
      saved_address(1 downto 0) => saved_address(1 downto 0),
      \saved_address_reg[0]\ => chiplink_n_89,
      \saved_address_reg[0]_0\ => chiplink_n_316,
      \saved_address_reg[29]\(0) => fixer_1_auto_in_a_bits_address(29),
      \saved_address_reg[29]_0\(0) => hints_n_13,
      saved_opcode(0) => \repeated_repeater_1/saved_opcode\(0),
      \saved_opcode_reg[0]\ => chiplink_n_311,
      \saved_opcode_reg[1]\(1 downto 0) => xbar_auto_in_a_bits_opcode(1 downto 0),
      \saved_opcode_reg[2]\ => chiplink_n_93,
      \saved_opcode_reg[2]_0\ => chiplink_n_278,
      \saved_opcode_reg[2]_1\ => chiplink_n_284,
      \saved_opcode_reg[2]_2\ => chiplink_n_285,
      \saved_opcode_reg[2]_3\ => chiplink_n_288,
      \saved_opcode_reg[2]_4\(2 downto 0) => chiplink_auto_mbypass_out_d_bits_opcode(2 downto 0),
      saved_param(1 downto 0) => \repeated_repeater_1/saved_param\(1 downto 0),
      \saved_param_reg[0]\ => chiplink_n_318,
      \saved_param_reg[1]\(1 downto 0) => chiplink_auto_mbypass_out_d_bits_param(1 downto 0),
      saved_size(1) => \a_repeater/saved_size\(2),
      saved_size(0) => \a_repeater/saved_size\(0),
      saved_size_3(2 downto 0) => \repeated_repeater_1/saved_size\(2 downto 0),
      \saved_size_reg[0]\(0) => chiplink_auto_mbypass_out_a_bits_size(0),
      \saved_size_reg[0]_0\ => chiplink_n_313,
      \saved_size_reg[1]\ => \^saved_size_reg[1]\(0),
      \saved_size_reg[1]_0\ => chiplink_n_314,
      \saved_size_reg[1]_1\ => chiplink_n_319,
      \saved_size_reg[1]_2\ => \^saved_size_reg[1]_0\(0),
      \saved_size_reg[2]\(1) => mbypass_auto_in_1_c_bits_size(2),
      \saved_size_reg[2]\(0) => mbypass_auto_in_1_c_bits_size(0),
      \saved_size_reg[2]_0\ => chiplink_n_315,
      \saved_size_reg[2]_1\(0) => \sinkD/d_io_deq_bits_size\(2),
      \saved_size_reg[2]_2\ => widget_1_n_77,
      \saved_size_reg[2]_3\ => widget_1_n_76,
      saved_source(3 downto 1) => \a_repeater/saved_source\(5 downto 3),
      saved_source(0) => \a_repeater/saved_source\(0),
      saved_source_2(2 downto 0) => \repeated_repeater_1/saved_source\(3 downto 1),
      \saved_source_reg[1]\ => chiplink_n_317,
      \saved_source_reg[3]\ => hints_n_18,
      \saved_source_reg[4]\ => hints_n_17,
      \saved_source_reg[5]\(5 downto 0) => chiplink_auto_mbypass_out_d_bits_source(5 downto 0),
      stalls_id_3(1 downto 0) => stalls_id_3(1 downto 0),
      \stalls_id_3_reg[1]\ => chiplink_n_272,
      \stalls_id_3_reg[1]_0\ => fixer_1_n_126,
      \stalls_id_5_reg[0]\(0) => \_a_id_T_4\,
      \stalls_id_5_reg[0]_0\(0) => \_a_id_T_24\,
      \stalls_id_5_reg[0]_1\ => fixer_1_n_118,
      \stalls_id_5_reg[1]\(0) => \_a_id_T_33\,
      \stalls_id_5_reg[1]_0\ => chiplink_n_274,
      \stalls_id_6_reg[1]\ => fixer_1_n_117,
      state(1 downto 0) => \sourceA/state\(1 downto 0),
      state_0 => state_0,
      state_0_reg => xbar_1_n_11,
      state_0_reg_0 => xbar_n_2,
      state_1_reg => atomics_n_381,
      sync_0_reg => chiplink_n_25,
      xbar_1_auto_in_d_bits_source(0) => xbar_1_auto_in_d_bits_source(3),
      xbar_1_auto_in_d_valid => xbar_1_auto_in_d_valid,
      xbar_1_auto_out_0_d_valid => xbar_1_auto_out_0_d_valid,
      xbar_auto_in_d_ready => xbar_auto_in_d_ready
    );
err: entity work.meisha_chiplink_master_0_1_FPGA_TLError_2
     port map (
      D(1 downto 0) => xbar_auto_in_d_bits_param(1 downto 0),
      E(0) => \c/do_enq\,
      Q(1 downto 0) => \repeated_repeater/saved_param\(1 downto 0),
      auto_in_c_bits_opcode(0) => err_auto_in_c_bits_opcode(0),
      \b_delay_reg[0]\ => axi4yank_1_n_42,
      \b_delay_reg[0]_0\ => axi4yank_1_n_43,
      \b_delay_reg[0]_1\ => axi4yank_1_n_44,
      \beatsLeft_reg[0]_0\ => err_n_129,
      \beatsLeft_reg[0]_1\ => xbar_n_4,
      \beatsLeft_reg[1]_0\ => err_n_139,
      \beatsLeft_reg[2]_0\ => err_n_128,
      \cam_d_0_data_reg[63]\ => err_n_136,
      \cam_d_0_data_reg[63]_0\ => err_n_137,
      \cam_d_0_data_reg[63]_1\ => err_n_138,
      \cdc_reg_reg[16]\ => chiplink_n_88,
      clk => clk,
      count => count,
      count_reg => err_n_2,
      count_reg_0 => err_n_141,
      d_ackd => d_ackd,
      \d_first_counter_reg[2]\ => fixer_1_n_123,
      \d_first_counter_reg[2]_0\ => fixer_1_n_124,
      d_replace => d_replace,
      err_auto_in_d_bits_opcode(0) => err_auto_in_d_bits_opcode(0),
      err_auto_in_d_bits_size(2 downto 0) => err_auto_in_d_bits_size(2 downto 0),
      flight_100_reg => err_n_30,
      flight_100_reg_0 => hints_n_126,
      flight_101_reg => err_n_22,
      flight_101_reg_0 => hints_n_127,
      flight_102_reg => err_n_29,
      flight_102_reg_0 => hints_n_128,
      flight_103_reg => err_n_21,
      flight_103_reg_0 => hints_n_129,
      flight_104_reg => err_n_45,
      flight_104_reg_0 => hints_n_130,
      flight_105_reg => err_n_52,
      flight_105_reg_0 => hints_n_131,
      flight_106_reg => err_n_44,
      flight_106_reg_0 => hints_n_132,
      flight_107_reg => err_n_51,
      flight_107_reg_0 => hints_n_133,
      flight_108_reg => err_n_28,
      flight_108_reg_0 => hints_n_134,
      flight_109_reg => err_n_20,
      flight_109_reg_0 => hints_n_135,
      flight_110_reg => err_n_27,
      flight_110_reg_0 => hints_n_136,
      flight_111_reg => err_n_19,
      flight_111_reg_0 => hints_n_137,
      flight_112_reg => err_n_111,
      flight_112_reg_0 => hints_n_42,
      flight_113_reg => err_n_122,
      flight_113_reg_0 => hints_n_27,
      flight_114_reg => err_n_114,
      flight_114_reg_0 => hints_n_28,
      flight_115_reg => err_n_121,
      flight_115_reg_0 => hints_n_29,
      flight_116_reg => err_n_90,
      flight_116_reg_0 => hints_n_30,
      flight_117_reg => err_n_82,
      flight_117_reg_0 => hints_n_31,
      flight_118_reg => err_n_89,
      flight_118_reg_0 => hints_n_32,
      flight_119_reg => err_n_81,
      flight_119_reg_0 => hints_n_33,
      flight_120_reg => err_n_113,
      flight_120_reg_0 => hints_n_34,
      flight_121_reg => err_n_120,
      flight_121_reg_0 => hints_n_35,
      flight_122_reg => err_n_112,
      flight_122_reg_0 => hints_n_36,
      flight_123_reg => err_n_119,
      flight_123_reg_0 => hints_n_37,
      flight_124_reg => err_n_88,
      flight_124_reg_0 => hints_n_38,
      flight_125_reg => err_n_80,
      flight_125_reg_0 => hints_n_39,
      flight_126_reg => err_n_87,
      flight_126_reg_0 => hints_n_40,
      flight_127_reg => err_n_79,
      flight_127_reg_0 => hints_n_41,
      flight_16_reg => err_n_95,
      flight_16_reg_0 => hints_n_58,
      flight_17_reg => err_n_106,
      flight_17_reg_0 => hints_n_43,
      flight_18_reg => err_n_98,
      flight_18_reg_0 => hints_n_44,
      flight_19_reg => err_n_105,
      flight_19_reg_0 => hints_n_45,
      flight_20_reg => err_n_74,
      flight_20_reg_0 => hints_n_46,
      flight_21_reg => err_n_66,
      flight_21_reg_0 => hints_n_47,
      flight_22_reg => err_n_73,
      flight_22_reg_0 => hints_n_48,
      flight_23_reg => err_n_65,
      flight_23_reg_0 => hints_n_49,
      flight_24_reg => err_n_97,
      flight_24_reg_0 => hints_n_50,
      flight_25_reg => err_n_104,
      flight_25_reg_0 => hints_n_51,
      flight_26_reg => err_n_96,
      flight_26_reg_0 => hints_n_52,
      flight_27_reg => err_n_103,
      flight_27_reg_0 => hints_n_53,
      flight_28_reg => err_n_72,
      flight_28_reg_0 => hints_n_54,
      flight_29_reg => err_n_64,
      flight_29_reg_0 => hints_n_55,
      flight_30_reg => err_n_71,
      flight_30_reg_0 => hints_n_56,
      flight_31_reg => err_n_63,
      flight_31_reg_0 => hints_n_57,
      flight_32_reg => err_n_47,
      flight_32_reg_0 => hints_n_74,
      flight_33_reg => err_n_58,
      flight_33_reg_0 => err_n_140,
      flight_33_reg_1 => hints_n_59,
      flight_34_reg => err_n_50,
      flight_34_reg_0 => hints_n_60,
      flight_35_reg => err_n_57,
      flight_35_reg_0 => hints_n_61,
      flight_36_reg => err_n_34,
      flight_36_reg_0 => hints_n_62,
      flight_37_reg => err_n_26,
      flight_37_reg_0 => hints_n_63,
      flight_38_reg => err_n_33,
      flight_38_reg_0 => hints_n_64,
      flight_39_reg => err_n_25,
      flight_39_reg_0 => hints_n_65,
      flight_40_reg => err_n_49,
      flight_40_reg_0 => hints_n_66,
      flight_41_reg => err_n_56,
      flight_41_reg_0 => hints_n_67,
      flight_42_reg => err_n_48,
      flight_42_reg_0 => hints_n_68,
      flight_43_reg => err_n_55,
      flight_43_reg_0 => hints_n_69,
      flight_44_reg => err_n_32,
      flight_44_reg_0 => hints_n_70,
      flight_45_reg => err_n_24,
      flight_45_reg_0 => hints_n_71,
      flight_46_reg => err_n_31,
      flight_46_reg_0 => hints_n_72,
      flight_47_reg => err_n_23,
      flight_47_reg_0 => hints_n_73,
      flight_48_reg => err_n_107,
      flight_48_reg_0 => hints_n_90,
      flight_49_reg => err_n_118,
      flight_49_reg_0 => hints_n_75,
      flight_50_reg => err_n_110,
      flight_50_reg_0 => hints_n_76,
      flight_51_reg => err_n_117,
      flight_51_reg_0 => hints_n_77,
      flight_52_reg => err_n_86,
      flight_52_reg_0 => hints_n_78,
      flight_53_reg => err_n_78,
      flight_53_reg_0 => hints_n_79,
      flight_54_reg => err_n_85,
      flight_54_reg_0 => hints_n_80,
      flight_55_reg => err_n_77,
      flight_55_reg_0 => hints_n_81,
      flight_56_reg => err_n_109,
      flight_56_reg_0 => hints_n_82,
      flight_57_reg => err_n_116,
      flight_57_reg_0 => hints_n_83,
      flight_58_reg => err_n_108,
      flight_58_reg_0 => hints_n_84,
      flight_59_reg => err_n_115,
      flight_59_reg_0 => hints_n_85,
      flight_60_reg => err_n_84,
      flight_60_reg_0 => hints_n_86,
      flight_61_reg => err_n_76,
      flight_61_reg_0 => hints_n_87,
      flight_62_reg => err_n_83,
      flight_62_reg_0 => hints_n_88,
      flight_63_reg => err_n_75,
      flight_63_reg_0 => hints_n_89,
      flight_64_reg => err_n_35,
      flight_64_reg_0 => hints_n_106,
      flight_65_reg => err_n_42,
      flight_65_reg_0 => hints_n_91,
      flight_66_reg => err_n_38,
      flight_66_reg_0 => hints_n_92,
      flight_67_reg => err_n_41,
      flight_67_reg_0 => hints_n_93,
      flight_68_reg => err_n_18,
      flight_68_reg_0 => hints_n_94,
      flight_69_reg => err_n_14,
      flight_69_reg_0 => hints_n_95,
      flight_70_reg => err_n_17,
      flight_70_reg_0 => hints_n_96,
      flight_71_reg => err_n_13,
      flight_71_reg_0 => hints_n_97,
      flight_72_reg => err_n_37,
      flight_72_reg_0 => hints_n_98,
      flight_73_reg => err_n_40,
      flight_73_reg_0 => hints_n_99,
      flight_74_reg => err_n_36,
      flight_74_reg_0 => hints_n_100,
      flight_75_reg => err_n_39,
      flight_75_reg_0 => hints_n_101,
      flight_76_reg => err_n_16,
      flight_76_reg_0 => hints_n_102,
      flight_77_reg => err_n_12,
      flight_77_reg_0 => hints_n_103,
      flight_78_reg => err_n_15,
      flight_78_reg_0 => hints_n_104,
      flight_79_reg => err_n_8,
      flight_79_reg_0 => hints_n_105,
      flight_80_reg => err_n_91,
      flight_80_reg_0 => hints_n_122,
      flight_81_reg => err_n_102,
      flight_81_reg_0 => hints_n_107,
      flight_82_reg => err_n_94,
      flight_82_reg_0 => hints_n_108,
      flight_83_reg => err_n_101,
      flight_83_reg_0 => hints_n_109,
      flight_84_reg => err_n_70,
      flight_84_reg_0 => hints_n_110,
      flight_85_reg => err_n_62,
      flight_85_reg_0 => hints_n_111,
      flight_86_reg => err_n_69,
      flight_86_reg_0 => hints_n_112,
      flight_87_reg => err_n_61,
      flight_87_reg_0 => hints_n_113,
      flight_88_reg => err_n_93,
      flight_88_reg_0 => hints_n_114,
      flight_89_reg => err_n_100,
      flight_89_reg_0 => hints_n_115,
      flight_90_reg => err_n_92,
      flight_90_reg_0 => hints_n_116,
      flight_91_reg => err_n_99,
      flight_91_reg_0 => hints_n_117,
      flight_92_reg => err_n_68,
      flight_92_reg_0 => hints_n_118,
      flight_93_reg => err_n_60,
      flight_93_reg_0 => hints_n_119,
      flight_94_reg => err_n_67,
      flight_94_reg_0 => hints_n_120,
      flight_95_reg => err_n_59,
      flight_95_reg_0 => hints_n_121,
      flight_96_reg => err_n_43,
      flight_96_reg_0 => hints_n_138,
      flight_97_reg => err_n_54,
      flight_97_reg_0 => hints_n_123,
      flight_98_reg => err_n_46,
      flight_98_reg_0 => hints_n_124,
      flight_99_reg => err_n_53,
      flight_99_reg_0 => hints_n_125,
      full => \repeated_repeater/full_4\,
      full_0 => \repeated_repeater/full\,
      full_reg(0) => \a/do_enq\,
      maybe_full => maybe_full_1,
      maybe_full_reg => err_n_1,
      muxStateEarly_1 => muxStateEarly_1_6,
      \ram_param_reg[1]\(1 downto 0) => chiplink_auto_mbypass_out_d_bits_param(1 downto 0),
      \ram_source_reg[0]\ => xbar_n_31,
      \ram_source_reg[0]_0\ => xbar_n_32,
      \ram_source_reg[0]_1\ => xbar_n_29,
      \ram_source_reg[5]\ => xbar_n_30,
      \ram_source_reg[6]\(0) => xbar_auto_in_d_bits_source(6),
      \readys_mask_reg[0]\ => xbar_n_20,
      \readys_mask_reg[0]_0\ => xbar_n_27,
      \readys_mask_reg[1]\ => xbar_n_6,
      resetn => resetn,
      resetn_0 => chiplink_n_25,
      \saved_opcode_reg[2]\(2 downto 0) => err_auto_in_a_bits_opcode(2 downto 0),
      \saved_param_reg[1]\(1 downto 0) => err_auto_in_c_bits_param(1 downto 0),
      \saved_size_reg[2]\(2 downto 0) => err_auto_in_a_bits_size(2 downto 0),
      \saved_size_reg[2]_0\(2 downto 0) => err_auto_in_c_bits_size(2 downto 0),
      \saved_source_reg[3]\(2 downto 0) => err_auto_in_c_bits_source(3 downto 1),
      \saved_source_reg[5]\(3 downto 1) => a_io_deq_bits_source(6 downto 4),
      \saved_source_reg[5]\(0) => a_io_deq_bits_source(0),
      \saved_source_reg[6]\(6 downto 0) => err_auto_in_a_bits_source(6 downto 0),
      state_1_reg_0 => err_n_7,
      state_1_reg_1(0) => xbar_auto_in_d_bits_opcode(0),
      xbar_auto_in_d_bits_opcode(1 downto 0) => xbar_auto_in_d_bits_opcode(2 downto 1),
      xbar_auto_in_d_bits_source(2 downto 0) => xbar_auto_in_d_bits_source(3 downto 1),
      xbar_auto_out_0_d_bits_size(1 downto 0) => xbar_auto_out_0_d_bits_size(1 downto 0),
      xbar_auto_out_1_a_valid => xbar_auto_out_1_a_valid
    );
fixer_1: entity work.meisha_chiplink_master_0_1_FPGA_TLFIFOFixer_1
     port map (
      \_a_repeater_io_repeat_T\ => \_a_repeater_io_repeat_T\,
      \a_first_counter_reg[2]_0\ => fixer_1_n_117,
      \a_first_counter_reg[2]_1\ => fixer_1_n_118,
      a_id(0) => a_id(0),
      atomics_auto_in_a_ready => atomics_auto_in_a_ready,
      atomics_auto_in_d_bits_opcode(0) => atomics_auto_in_d_bits_opcode(0),
      bypass_reg_rep(0) => \_a_id_T_33\,
      bypass_reg_rep_0(0) => \_a_id_T_24\,
      bypass_reg_rep_1(0) => \_a_id_T_4\,
      \cam_s_0_state_reg[0]\ => atomics_n_78,
      \cam_s_0_state_reg[0]_0\ => atomics_n_380,
      \cdc_reg_reg[5]\(0) => chiplink_auto_mbypass_out_a_bits_opcode(2),
      clk => clk,
      \d_first_counter_reg[0]_0\ => fixer_1_n_112,
      \d_first_counter_reg[0]_1\ => fixer_1_n_113,
      \d_first_counter_reg[0]_2\ => fixer_1_n_114,
      \d_first_counter_reg[2]_0\ => xbar_n_28,
      fixer_1_auto_in_a_bits_source(3 downto 1) => fixer_1_auto_in_a_bits_source(6 downto 4),
      fixer_1_auto_in_a_bits_source(0) => fixer_1_auto_in_a_bits_source(0),
      fixer_1_auto_in_a_ready => fixer_1_auto_in_a_ready,
      flight_100_reg_0 => fixer_1_n_99,
      flight_101_reg_0 => fixer_1_n_100,
      flight_102_reg_0 => fixer_1_n_101,
      flight_103_reg_0 => fixer_1_n_102,
      flight_104_reg_0 => fixer_1_n_103,
      flight_105_reg_0 => fixer_1_n_104,
      flight_106_reg_0 => fixer_1_n_105,
      flight_107_reg_0 => fixer_1_n_106,
      flight_108_reg_0 => fixer_1_n_107,
      flight_109_reg_0 => fixer_1_n_108,
      flight_110_reg_0 => fixer_1_n_109,
      flight_111_reg_0 => fixer_1_n_110,
      flight_112_reg_0 => fixer_1_n_15,
      flight_113_reg_0 => fixer_1_n_0,
      flight_113_reg_1 => fixer_1_n_124,
      flight_114_reg_0 => fixer_1_n_1,
      flight_115_reg_0 => fixer_1_n_2,
      flight_116_reg_0 => fixer_1_n_3,
      flight_117_reg_0 => fixer_1_n_4,
      flight_118_reg_0 => fixer_1_n_5,
      flight_119_reg_0 => fixer_1_n_6,
      flight_120_reg_0 => fixer_1_n_7,
      flight_121_reg_0 => fixer_1_n_8,
      flight_122_reg_0 => fixer_1_n_9,
      flight_123_reg_0 => fixer_1_n_10,
      flight_124_reg_0 => fixer_1_n_11,
      flight_125_reg_0 => fixer_1_n_12,
      flight_126_reg_0 => fixer_1_n_13,
      flight_127_reg_0 => fixer_1_n_14,
      flight_16_reg_0 => fixer_1_n_31,
      flight_17_reg_0 => fixer_1_n_16,
      flight_18_reg_0 => fixer_1_n_17,
      flight_19_reg_0 => fixer_1_n_18,
      flight_20_reg_0 => fixer_1_n_19,
      flight_21_reg_0 => fixer_1_n_20,
      flight_22_reg_0 => fixer_1_n_21,
      flight_23_reg_0 => fixer_1_n_22,
      flight_24_reg_0 => fixer_1_n_23,
      flight_25_reg_0 => fixer_1_n_24,
      flight_26_reg_0 => fixer_1_n_25,
      flight_27_reg_0 => fixer_1_n_26,
      flight_28_reg_0 => fixer_1_n_27,
      flight_29_reg_0 => fixer_1_n_28,
      flight_30_reg_0 => fixer_1_n_29,
      flight_31_reg_0 => fixer_1_n_30,
      flight_32_reg_0 => fixer_1_n_47,
      flight_33_reg_0 => fixer_1_n_32,
      flight_33_reg_1 => fixer_1_n_123,
      flight_34_reg_0 => fixer_1_n_33,
      flight_35_reg_0 => fixer_1_n_34,
      flight_36_reg_0 => fixer_1_n_35,
      flight_37_reg_0 => fixer_1_n_36,
      flight_38_reg_0 => fixer_1_n_37,
      flight_39_reg_0 => fixer_1_n_38,
      flight_40_reg_0 => fixer_1_n_39,
      flight_41_reg_0 => fixer_1_n_40,
      flight_42_reg_0 => fixer_1_n_41,
      flight_43_reg_0 => fixer_1_n_42,
      flight_44_reg_0 => fixer_1_n_43,
      flight_45_reg_0 => fixer_1_n_44,
      flight_46_reg_0 => fixer_1_n_45,
      flight_47_reg_0 => fixer_1_n_46,
      flight_48_reg_0 => fixer_1_n_63,
      flight_49_reg_0 => fixer_1_n_48,
      flight_50_reg_0 => fixer_1_n_49,
      flight_51_reg_0 => fixer_1_n_50,
      flight_52_reg_0 => fixer_1_n_51,
      flight_53_reg_0 => fixer_1_n_52,
      flight_54_reg_0 => fixer_1_n_53,
      flight_55_reg_0 => fixer_1_n_54,
      flight_56_reg_0 => fixer_1_n_55,
      flight_57_reg_0 => fixer_1_n_56,
      flight_58_reg_0 => fixer_1_n_57,
      flight_59_reg_0 => fixer_1_n_58,
      flight_60_reg_0 => fixer_1_n_59,
      flight_61_reg_0 => fixer_1_n_60,
      flight_62_reg_0 => fixer_1_n_61,
      flight_63_reg_0 => fixer_1_n_62,
      flight_64_reg_0 => fixer_1_n_79,
      flight_65_reg_0 => fixer_1_n_64,
      flight_66_reg_0 => fixer_1_n_65,
      flight_67_reg_0 => fixer_1_n_66,
      flight_68_reg_0 => fixer_1_n_67,
      flight_69_reg_0 => fixer_1_n_68,
      flight_70_reg_0 => fixer_1_n_69,
      flight_71_reg_0 => fixer_1_n_70,
      flight_72_reg_0 => fixer_1_n_71,
      flight_73_reg_0 => fixer_1_n_72,
      flight_74_reg_0 => fixer_1_n_73,
      flight_75_reg_0 => fixer_1_n_74,
      flight_76_reg_0 => fixer_1_n_75,
      flight_77_reg_0 => fixer_1_n_76,
      flight_78_reg_0 => fixer_1_n_77,
      flight_79_reg_0 => fixer_1_n_78,
      flight_80_reg_0 => fixer_1_n_95,
      flight_81_reg_0 => fixer_1_n_80,
      flight_82_reg_0 => fixer_1_n_81,
      flight_83_reg_0 => fixer_1_n_82,
      flight_84_reg_0 => fixer_1_n_83,
      flight_85_reg_0 => fixer_1_n_84,
      flight_86_reg_0 => fixer_1_n_85,
      flight_87_reg_0 => fixer_1_n_86,
      flight_88_reg_0 => fixer_1_n_87,
      flight_89_reg_0 => fixer_1_n_88,
      flight_90_reg_0 => fixer_1_n_89,
      flight_91_reg_0 => fixer_1_n_90,
      flight_92_reg_0 => fixer_1_n_91,
      flight_93_reg_0 => fixer_1_n_92,
      flight_94_reg_0 => fixer_1_n_93,
      flight_95_reg_0 => fixer_1_n_94,
      flight_96_reg_0 => fixer_1_n_111,
      flight_96_reg_1 => fixer_1_n_120,
      flight_97_reg_0 => fixer_1_n_96,
      flight_98_reg_0 => fixer_1_n_97,
      flight_99_reg_0 => fixer_1_n_98,
      full_reg => chiplink_n_279,
      p_231_in => p_231_in,
      p_29_in => p_29_in,
      p_31_in => p_31_in,
      \ram_opcode_reg[1]\ => err_n_140,
      \ram_source_reg[2]\ => err_n_122,
      \ram_source_reg[2]_0\ => err_n_114,
      \ram_source_reg[2]_1\ => err_n_121,
      \ram_source_reg[2]_10\ => err_n_88,
      \ram_source_reg[2]_100\ => err_n_29,
      \ram_source_reg[2]_101\ => err_n_21,
      \ram_source_reg[2]_102\ => err_n_45,
      \ram_source_reg[2]_103\ => err_n_52,
      \ram_source_reg[2]_104\ => err_n_44,
      \ram_source_reg[2]_105\ => err_n_51,
      \ram_source_reg[2]_106\ => err_n_28,
      \ram_source_reg[2]_107\ => err_n_20,
      \ram_source_reg[2]_108\ => err_n_27,
      \ram_source_reg[2]_109\ => err_n_19,
      \ram_source_reg[2]_11\ => err_n_80,
      \ram_source_reg[2]_110\ => err_n_43,
      \ram_source_reg[2]_12\ => err_n_87,
      \ram_source_reg[2]_13\ => err_n_79,
      \ram_source_reg[2]_14\ => err_n_111,
      \ram_source_reg[2]_15\ => err_n_106,
      \ram_source_reg[2]_16\ => err_n_98,
      \ram_source_reg[2]_17\ => err_n_105,
      \ram_source_reg[2]_18\ => err_n_74,
      \ram_source_reg[2]_19\ => err_n_66,
      \ram_source_reg[2]_2\ => err_n_90,
      \ram_source_reg[2]_20\ => err_n_73,
      \ram_source_reg[2]_21\ => err_n_65,
      \ram_source_reg[2]_22\ => err_n_97,
      \ram_source_reg[2]_23\ => err_n_104,
      \ram_source_reg[2]_24\ => err_n_96,
      \ram_source_reg[2]_25\ => err_n_103,
      \ram_source_reg[2]_26\ => err_n_72,
      \ram_source_reg[2]_27\ => err_n_64,
      \ram_source_reg[2]_28\ => err_n_71,
      \ram_source_reg[2]_29\ => err_n_63,
      \ram_source_reg[2]_3\ => err_n_82,
      \ram_source_reg[2]_30\ => err_n_95,
      \ram_source_reg[2]_31\ => err_n_58,
      \ram_source_reg[2]_32\ => err_n_50,
      \ram_source_reg[2]_33\ => err_n_57,
      \ram_source_reg[2]_34\ => err_n_34,
      \ram_source_reg[2]_35\ => err_n_26,
      \ram_source_reg[2]_36\ => err_n_33,
      \ram_source_reg[2]_37\ => err_n_25,
      \ram_source_reg[2]_38\ => err_n_49,
      \ram_source_reg[2]_39\ => err_n_56,
      \ram_source_reg[2]_4\ => err_n_89,
      \ram_source_reg[2]_40\ => err_n_48,
      \ram_source_reg[2]_41\ => err_n_55,
      \ram_source_reg[2]_42\ => err_n_32,
      \ram_source_reg[2]_43\ => err_n_24,
      \ram_source_reg[2]_44\ => err_n_31,
      \ram_source_reg[2]_45\ => err_n_23,
      \ram_source_reg[2]_46\ => err_n_47,
      \ram_source_reg[2]_47\ => err_n_118,
      \ram_source_reg[2]_48\ => err_n_110,
      \ram_source_reg[2]_49\ => err_n_117,
      \ram_source_reg[2]_5\ => err_n_81,
      \ram_source_reg[2]_50\ => err_n_86,
      \ram_source_reg[2]_51\ => err_n_78,
      \ram_source_reg[2]_52\ => err_n_85,
      \ram_source_reg[2]_53\ => err_n_77,
      \ram_source_reg[2]_54\ => err_n_109,
      \ram_source_reg[2]_55\ => err_n_116,
      \ram_source_reg[2]_56\ => err_n_108,
      \ram_source_reg[2]_57\ => err_n_115,
      \ram_source_reg[2]_58\ => err_n_84,
      \ram_source_reg[2]_59\ => err_n_76,
      \ram_source_reg[2]_6\ => err_n_113,
      \ram_source_reg[2]_60\ => err_n_83,
      \ram_source_reg[2]_61\ => err_n_75,
      \ram_source_reg[2]_62\ => err_n_107,
      \ram_source_reg[2]_63\ => err_n_42,
      \ram_source_reg[2]_64\ => err_n_38,
      \ram_source_reg[2]_65\ => err_n_41,
      \ram_source_reg[2]_66\ => err_n_18,
      \ram_source_reg[2]_67\ => err_n_14,
      \ram_source_reg[2]_68\ => err_n_17,
      \ram_source_reg[2]_69\ => err_n_13,
      \ram_source_reg[2]_7\ => err_n_120,
      \ram_source_reg[2]_70\ => err_n_37,
      \ram_source_reg[2]_71\ => err_n_40,
      \ram_source_reg[2]_72\ => err_n_36,
      \ram_source_reg[2]_73\ => err_n_39,
      \ram_source_reg[2]_74\ => err_n_16,
      \ram_source_reg[2]_75\ => err_n_12,
      \ram_source_reg[2]_76\ => err_n_15,
      \ram_source_reg[2]_77\ => err_n_8,
      \ram_source_reg[2]_78\ => err_n_35,
      \ram_source_reg[2]_79\ => err_n_102,
      \ram_source_reg[2]_8\ => err_n_112,
      \ram_source_reg[2]_80\ => err_n_94,
      \ram_source_reg[2]_81\ => err_n_101,
      \ram_source_reg[2]_82\ => err_n_70,
      \ram_source_reg[2]_83\ => err_n_62,
      \ram_source_reg[2]_84\ => err_n_69,
      \ram_source_reg[2]_85\ => err_n_61,
      \ram_source_reg[2]_86\ => err_n_93,
      \ram_source_reg[2]_87\ => err_n_100,
      \ram_source_reg[2]_88\ => err_n_92,
      \ram_source_reg[2]_89\ => err_n_99,
      \ram_source_reg[2]_9\ => err_n_119,
      \ram_source_reg[2]_90\ => err_n_68,
      \ram_source_reg[2]_91\ => err_n_60,
      \ram_source_reg[2]_92\ => err_n_67,
      \ram_source_reg[2]_93\ => err_n_59,
      \ram_source_reg[2]_94\ => err_n_91,
      \ram_source_reg[2]_95\ => err_n_54,
      \ram_source_reg[2]_96\ => err_n_46,
      \ram_source_reg[2]_97\ => err_n_53,
      \ram_source_reg[2]_98\ => err_n_30,
      \ram_source_reg[2]_99\ => err_n_22,
      resetn => resetn,
      \saved_address_reg[0]\ => fixer_1_n_122,
      \saved_address_reg[30]\ => chiplink_n_285,
      \saved_address_reg[31]\ => chiplink_n_274,
      \saved_address_reg[31]_0\ => chiplink_n_288,
      \saved_opcode_reg[2]\ => fixer_1_n_125,
      \saved_opcode_reg[2]_0\ => fixer_1_n_126,
      \saved_size_reg[1]\ => hints_n_16,
      \saved_size_reg[1]_0\ => \saved_size_reg[1]_1\,
      \saved_size_reg[2]\(0) => \^cam_a_0_bits_size_reg[2]\(0),
      \saved_source_reg[3]\ => hints_n_25,
      \saved_source_reg[3]_0\ => hints_n_24,
      \saved_source_reg[3]_1\ => hints_n_18,
      \saved_source_reg[3]_2\ => hints_n_26,
      \saved_source_reg[4]\ => hints_n_23,
      \saved_source_reg[4]_0\ => hints_n_17,
      \saved_source_reg[4]_1\ => hints_n_19,
      \saved_source_reg[4]_2\ => hints_n_22,
      \saved_source_reg[4]_3\ => hints_n_20,
      \saved_source_reg[4]_4\ => hints_n_21,
      \saved_source_reg[5]\ => chiplink_n_284,
      \stalls_id_1_reg[1]_0\ => fixer_1_n_119,
      stalls_id_3(1 downto 0) => stalls_id_3(1 downto 0),
      \stalls_id_3_reg[0]_0\ => chiplink_n_272,
      \stalls_id_3_reg[0]_1\ => chiplink_n_275,
      \stalls_id_3_reg[1]_0\ => fixer_1_n_116,
      \stalls_id_6_reg[1]_0\ => chiplink_n_278,
      state_1_reg => xbar_n_16,
      xbar_auto_in_d_bits_size(0) => xbar_auto_in_d_bits_size(2),
      xbar_auto_in_d_bits_source(0) => xbar_auto_in_d_bits_source(4)
    );
hints: entity work.meisha_chiplink_master_0_1_FPGA_TLHintHandler
     port map (
      S(0) => hints_n_174,
      \_GEN_00\ => \a_repeater/_GEN_00\,
      \_a_repeater_io_repeat_T\ => \_a_repeater_io_repeat_T\,
      \a_first_counter_reg[1]\ => hints_n_16,
      \a_first_counter_reg[2]\ => hints_n_18,
      \a_first_counter_reg[2]_0\ => hints_n_26,
      \a_repeater_io_repeat_counter_reg[0]_0\ => hints_n_173,
      \a_repeater_io_repeat_counter_reg[0]_1\ => chiplink_n_289,
      \a_repeater_io_repeat_counter_reg[1]_0\(0) => a_repeater_io_repeat_counter(0),
      \beatsLeft_reg[1]\ => hints_n_12,
      bypass_reg_rep => chiplink_n_316,
      bypass_reg_rep_0 => chiplink_n_89,
      bypass_reg_rep_1 => chiplink_n_27,
      \cam_a_0_bits_address_reg[31]\(30 downto 29) => saved_address(31 downto 30),
      \cam_a_0_bits_address_reg[31]\(28 downto 0) => saved_address(28 downto 0),
      \cam_a_0_bits_source_reg[3]\(2 downto 0) => fixer_1_auto_in_a_bits_source(3 downto 1),
      \cdc_reg_reg[10]\ => chiplink_n_314,
      \cdc_reg_reg[10]_0\ => \^saved_size_reg[1]\(0),
      \cdc_reg_reg[11]\ => chiplink_n_315,
      \cdc_reg_reg[14]\(3 downto 0) => chiplink_auto_mbypass_out_a_bits_source(4 downto 1),
      \cdc_reg_reg[15]\ => chiplink_n_132,
      \cdc_reg_reg[29]\(1) => chiplink_auto_mbypass_out_a_bits_address(29),
      \cdc_reg_reg[29]\(0) => chiplink_auto_mbypass_out_a_bits_address(2),
      \cdc_reg_reg[5]\(0) => chiplink_auto_mbypass_out_a_bits_opcode(2),
      \cdc_reg_reg[9]\ => chiplink_n_313,
      \cdc_reg_reg[9]_0\(0) => chiplink_auto_mbypass_out_a_bits_size(0),
      clk => clk,
      fixer_1_auto_in_a_bits_address(1) => fixer_1_auto_in_a_bits_address(29),
      fixer_1_auto_in_a_bits_address(0) => fixer_1_auto_in_a_bits_address(2),
      fixer_1_auto_in_a_bits_source(1) => fixer_1_auto_in_a_bits_source(6),
      fixer_1_auto_in_a_bits_source(0) => fixer_1_auto_in_a_bits_source(0),
      fixer_1_auto_in_a_ready => fixer_1_auto_in_a_ready,
      flight_100_reg => hints_n_126,
      flight_100_reg_0 => fixer_1_n_99,
      flight_101_reg => hints_n_127,
      flight_101_reg_0 => fixer_1_n_100,
      flight_102_reg => hints_n_128,
      flight_102_reg_0 => fixer_1_n_101,
      flight_103_reg => hints_n_129,
      flight_103_reg_0 => fixer_1_n_102,
      flight_104_reg => hints_n_130,
      flight_104_reg_0 => fixer_1_n_103,
      flight_105_reg => hints_n_131,
      flight_105_reg_0 => fixer_1_n_104,
      flight_106_reg => hints_n_132,
      flight_106_reg_0 => fixer_1_n_105,
      flight_107_reg => hints_n_133,
      flight_107_reg_0 => fixer_1_n_106,
      flight_108_reg => hints_n_134,
      flight_108_reg_0 => fixer_1_n_107,
      flight_109_reg => hints_n_135,
      flight_109_reg_0 => fixer_1_n_108,
      flight_110_reg => hints_n_136,
      flight_110_reg_0 => fixer_1_n_109,
      flight_111_reg => hints_n_137,
      flight_111_reg_0 => fixer_1_n_110,
      flight_112_reg => hints_n_20,
      flight_112_reg_0 => hints_n_42,
      flight_112_reg_1 => fixer_1_n_15,
      flight_113_reg => hints_n_27,
      flight_113_reg_0 => fixer_1_n_0,
      flight_114_reg => hints_n_28,
      flight_114_reg_0 => fixer_1_n_1,
      flight_115_reg => hints_n_29,
      flight_115_reg_0 => fixer_1_n_2,
      flight_116_reg => hints_n_30,
      flight_116_reg_0 => fixer_1_n_3,
      flight_117_reg => hints_n_31,
      flight_117_reg_0 => fixer_1_n_4,
      flight_118_reg => hints_n_32,
      flight_118_reg_0 => fixer_1_n_5,
      flight_119_reg => hints_n_33,
      flight_119_reg_0 => fixer_1_n_6,
      flight_120_reg => hints_n_34,
      flight_120_reg_0 => fixer_1_n_7,
      flight_121_reg => hints_n_35,
      flight_121_reg_0 => fixer_1_n_8,
      flight_122_reg => hints_n_36,
      flight_122_reg_0 => fixer_1_n_9,
      flight_123_reg => hints_n_37,
      flight_123_reg_0 => fixer_1_n_10,
      flight_124_reg => hints_n_38,
      flight_124_reg_0 => fixer_1_n_11,
      flight_125_reg => hints_n_39,
      flight_125_reg_0 => fixer_1_n_12,
      flight_126_reg => hints_n_40,
      flight_126_reg_0 => fixer_1_n_13,
      flight_127_reg => hints_n_41,
      flight_127_reg_0 => fixer_1_n_14,
      flight_16_reg => hints_n_22,
      flight_16_reg_0 => hints_n_58,
      flight_16_reg_1 => fixer_1_n_31,
      flight_17_reg => hints_n_43,
      flight_17_reg_0 => fixer_1_n_16,
      flight_18_reg => hints_n_44,
      flight_18_reg_0 => fixer_1_n_17,
      flight_19_reg => hints_n_45,
      flight_19_reg_0 => fixer_1_n_18,
      flight_20_reg => hints_n_46,
      flight_20_reg_0 => fixer_1_n_19,
      flight_21_reg => hints_n_47,
      flight_21_reg_0 => fixer_1_n_20,
      flight_22_reg => hints_n_48,
      flight_22_reg_0 => fixer_1_n_21,
      flight_23_reg => hints_n_49,
      flight_23_reg_0 => fixer_1_n_22,
      flight_24_reg => hints_n_50,
      flight_24_reg_0 => fixer_1_n_23,
      flight_25_reg => hints_n_51,
      flight_25_reg_0 => fixer_1_n_24,
      flight_26_reg => hints_n_52,
      flight_26_reg_0 => fixer_1_n_25,
      flight_27_reg => hints_n_53,
      flight_27_reg_0 => fixer_1_n_26,
      flight_28_reg => hints_n_54,
      flight_28_reg_0 => fixer_1_n_27,
      flight_29_reg => hints_n_55,
      flight_29_reg_0 => fixer_1_n_28,
      flight_30_reg => hints_n_56,
      flight_30_reg_0 => fixer_1_n_29,
      flight_31_reg => hints_n_57,
      flight_31_reg_0 => fixer_1_n_30,
      flight_32_reg => hints_n_24,
      flight_32_reg_0 => hints_n_74,
      flight_32_reg_1 => fixer_1_n_47,
      flight_33_reg => hints_n_59,
      flight_33_reg_0 => fixer_1_n_32,
      flight_34_reg => hints_n_60,
      flight_34_reg_0 => fixer_1_n_33,
      flight_35_reg => hints_n_61,
      flight_35_reg_0 => fixer_1_n_34,
      flight_36_reg => hints_n_62,
      flight_36_reg_0 => fixer_1_n_35,
      flight_37_reg => hints_n_63,
      flight_37_reg_0 => fixer_1_n_36,
      flight_38_reg => hints_n_64,
      flight_38_reg_0 => fixer_1_n_37,
      flight_39_reg => hints_n_65,
      flight_39_reg_0 => fixer_1_n_38,
      flight_40_reg => hints_n_66,
      flight_40_reg_0 => fixer_1_n_39,
      flight_41_reg => hints_n_67,
      flight_41_reg_0 => fixer_1_n_40,
      flight_42_reg => hints_n_68,
      flight_42_reg_0 => fixer_1_n_41,
      flight_43_reg => hints_n_69,
      flight_43_reg_0 => fixer_1_n_42,
      flight_44_reg => hints_n_70,
      flight_44_reg_0 => fixer_1_n_43,
      flight_45_reg => hints_n_71,
      flight_45_reg_0 => fixer_1_n_44,
      flight_46_reg => hints_n_72,
      flight_46_reg_0 => fixer_1_n_45,
      flight_47_reg => hints_n_73,
      flight_47_reg_0 => fixer_1_n_46,
      flight_48_reg => hints_n_19,
      flight_48_reg_0 => hints_n_90,
      flight_48_reg_1 => fixer_1_n_63,
      flight_49_reg => hints_n_75,
      flight_49_reg_0 => fixer_1_n_48,
      flight_50_reg => hints_n_76,
      flight_50_reg_0 => fixer_1_n_49,
      flight_51_reg => hints_n_77,
      flight_51_reg_0 => fixer_1_n_50,
      flight_52_reg => hints_n_78,
      flight_52_reg_0 => fixer_1_n_51,
      flight_53_reg => hints_n_79,
      flight_53_reg_0 => fixer_1_n_52,
      flight_54_reg => hints_n_80,
      flight_54_reg_0 => fixer_1_n_53,
      flight_55_reg => hints_n_81,
      flight_55_reg_0 => fixer_1_n_54,
      flight_56_reg => hints_n_82,
      flight_56_reg_0 => fixer_1_n_55,
      flight_57_reg => hints_n_83,
      flight_57_reg_0 => fixer_1_n_56,
      flight_58_reg => hints_n_84,
      flight_58_reg_0 => fixer_1_n_57,
      flight_59_reg => hints_n_85,
      flight_59_reg_0 => fixer_1_n_58,
      flight_60_reg => hints_n_86,
      flight_60_reg_0 => fixer_1_n_59,
      flight_61_reg => hints_n_87,
      flight_61_reg_0 => fixer_1_n_60,
      flight_62_reg => hints_n_88,
      flight_62_reg_0 => fixer_1_n_61,
      flight_63_reg => hints_n_89,
      flight_63_reg_0 => fixer_1_n_62,
      flight_64_reg => hints_n_17,
      flight_64_reg_0 => hints_n_106,
      flight_64_reg_1 => fixer_1_n_79,
      flight_65_reg => hints_n_91,
      flight_65_reg_0 => fixer_1_n_64,
      flight_66_reg => hints_n_92,
      flight_66_reg_0 => fixer_1_n_65,
      flight_67_reg => hints_n_93,
      flight_67_reg_0 => fixer_1_n_66,
      flight_68_reg => hints_n_94,
      flight_68_reg_0 => fixer_1_n_67,
      flight_69_reg => hints_n_95,
      flight_69_reg_0 => fixer_1_n_68,
      flight_70_reg => hints_n_96,
      flight_70_reg_0 => fixer_1_n_69,
      flight_71_reg => hints_n_97,
      flight_71_reg_0 => fixer_1_n_70,
      flight_72_reg => hints_n_98,
      flight_72_reg_0 => fixer_1_n_71,
      flight_73_reg => hints_n_99,
      flight_73_reg_0 => fixer_1_n_72,
      flight_74_reg => hints_n_100,
      flight_74_reg_0 => fixer_1_n_73,
      flight_75_reg => hints_n_101,
      flight_75_reg_0 => fixer_1_n_74,
      flight_76_reg => hints_n_102,
      flight_76_reg_0 => fixer_1_n_75,
      flight_77_reg => hints_n_103,
      flight_77_reg_0 => fixer_1_n_76,
      flight_78_reg => hints_n_104,
      flight_78_reg_0 => fixer_1_n_77,
      flight_79_reg => hints_n_105,
      flight_79_reg_0 => fixer_1_n_78,
      flight_80_reg => hints_n_23,
      flight_80_reg_0 => hints_n_122,
      flight_80_reg_1 => fixer_1_n_95,
      flight_81_reg => hints_n_107,
      flight_81_reg_0 => fixer_1_n_80,
      flight_82_reg => hints_n_108,
      flight_82_reg_0 => fixer_1_n_81,
      flight_83_reg => hints_n_109,
      flight_83_reg_0 => fixer_1_n_82,
      flight_84_reg => hints_n_110,
      flight_84_reg_0 => fixer_1_n_83,
      flight_85_reg => hints_n_111,
      flight_85_reg_0 => fixer_1_n_84,
      flight_86_reg => hints_n_112,
      flight_86_reg_0 => fixer_1_n_85,
      flight_87_reg => hints_n_113,
      flight_87_reg_0 => fixer_1_n_86,
      flight_88_reg => hints_n_114,
      flight_88_reg_0 => fixer_1_n_87,
      flight_89_reg => hints_n_115,
      flight_89_reg_0 => fixer_1_n_88,
      flight_90_reg => hints_n_116,
      flight_90_reg_0 => fixer_1_n_89,
      flight_91_reg => hints_n_117,
      flight_91_reg_0 => fixer_1_n_90,
      flight_92_reg => hints_n_118,
      flight_92_reg_0 => fixer_1_n_91,
      flight_93_reg => hints_n_119,
      flight_93_reg_0 => fixer_1_n_92,
      flight_94_reg => hints_n_120,
      flight_94_reg_0 => fixer_1_n_93,
      flight_95_reg => hints_n_121,
      flight_95_reg_0 => fixer_1_n_94,
      flight_96_reg => hints_n_25,
      flight_96_reg_0 => hints_n_138,
      flight_96_reg_1 => fixer_1_n_111,
      flight_97_reg => hints_n_123,
      flight_97_reg_0 => fixer_1_n_96,
      flight_98_reg => hints_n_124,
      flight_98_reg_0 => fixer_1_n_97,
      flight_99_reg => hints_n_125,
      flight_99_reg_0 => fixer_1_n_98,
      full_reg => \^a_repeater_io_full\,
      full_reg_0 => chiplink_n_280,
      full_reg_1 => chiplink_n_281,
      full_reg_2 => chiplink_n_282,
      full_reg_3 => chiplink_n_283,
      mbypass_auto_in_1_a_bits_address(31 downto 0) => mbypass_auto_in_1_a_bits_address(31 downto 0),
      mbypass_auto_in_1_a_bits_source(5 downto 0) => mbypass_auto_in_1_a_bits_source(5 downto 0),
      resetn => resetn,
      resetn_0 => chiplink_n_25,
      \saved_opcode_reg[2]\ => hints_n_21,
      saved_size(1) => \a_repeater/saved_size\(2),
      saved_size(0) => \a_repeater/saved_size\(0),
      \saved_size_reg[1]\ => \^saved_size_reg[1]_0\(0),
      \saved_size_reg[1]_0\ => \saved_size_reg[1]_1\,
      \saved_size_reg[2]\(0) => \^cam_a_0_bits_size_reg[2]\(0),
      \saved_size_reg[2]_0\ => chiplink_n_293,
      saved_source(5 downto 0) => \a_repeater/saved_source\(5 downto 0),
      \stalls_id_5_reg[0]\(0) => hints_n_13,
      \stalls_id_6_reg[1]\ => fixer_1_n_120
    );
tl2axi4: entity work.meisha_chiplink_master_0_1_FPGA_TLToAXI4
     port map (
      D(63 downto 0) => xbar_auto_in_a_bits_data(63 downto 0),
      DIA(1 downto 0) => axi4index_1_auto_in_awecho_tl_state_size(1 downto 0),
      E(0) => \_T\,
      Q(1) => ram_len(3),
      Q(0) => ram_len(1),
      QueueCompatibility_21_io_enq_ready => QueueCompatibility_21_io_enq_ready,
      QueueCompatibility_5_io_enq_ready => QueueCompatibility_5_io_enq_ready,
      a_first => a_first,
      a_isPut => a_isPut,
      axi4index_1_auto_in_arvalid => axi4index_1_auto_in_arvalid,
      axi4index_1_auto_in_awvalid => axi4index_1_auto_in_awvalid,
      \b_delay_reg[0]_0\(0) => d_sel_shiftAmount(4),
      \beatsLeft_reg[0]\ => tl2axi4_n_198,
      bypass_reg_rep(0) => \_helpPP_T_4\,
      bypass_reg_rep_0(0) => \_helpPP_T_24\,
      \cam_a_0_bits_address_reg[31]\(31 downto 0) => xbar_auto_in_a_bits_address(31 downto 0),
      \cam_a_0_bits_size_reg[0]\(2 downto 0) => \_out_arw_bits_len_T_3\(6 downto 4),
      \cam_a_0_bits_size_reg[1]\(7 downto 0) => xbar_auto_in_a_bits_mask(7 downto 0),
      \cam_a_0_bits_size_reg[2]\ => atomics_n_287,
      \cam_a_0_bits_size_reg[2]_0\(1 downto 0) => queue_arw_deq_io_enq_bits_size(1 downto 0),
      \cam_a_0_bits_source_reg[0]\ => tl2axi4_n_216,
      \cam_a_0_bits_source_reg[4]\ => atomics_n_303,
      \cam_a_0_bits_source_reg[4]_0\(0) => atomics_n_217,
      \cam_a_0_bits_source_reg[4]_1\ => atomics_n_116,
      \cam_a_0_bits_source_reg[4]_2\ => atomics_n_216,
      \cam_a_0_bits_source_reg[5]\ => atomics_n_122,
      \cam_a_0_bits_source_reg[5]_0\(1 downto 0) => cam_a_0_bits_source(5 downto 4),
      \cam_a_0_bits_source_reg[6]\ => atomics_n_213,
      \cam_a_0_bits_source_reg[6]_0\ => atomics_n_211,
      \cam_a_0_bits_source_reg[6]_1\ => atomics_n_210,
      \cam_a_0_bits_source_reg[6]_2\ => atomics_n_212,
      \cam_a_0_bits_source_reg[6]_3\ => atomics_n_209,
      \cam_a_0_bits_source_reg[6]_4\ => atomics_n_208,
      \cam_a_0_bits_source_reg[6]_5\ => atomics_n_207,
      \cam_a_0_bits_source_reg[6]_6\ => atomics_n_214,
      clk => clk,
      count_10 => count_10,
      count_1002_out => count_1002_out,
      count_11 => count_11,
      count_1103_out => count_1103_out,
      count_12 => count_12,
      count_1204_out => count_1204_out,
      count_13 => count_13,
      count_1305_out => count_1305_out,
      count_14 => count_14,
      count_1406_out => count_1406_out,
      count_15 => count_15,
      count_1507_out => count_1507_out,
      count_16 => count_16,
      count_1608_out => count_1608_out,
      count_17 => count_17,
      count_1709_out => count_1709_out,
      count_18 => count_18,
      count_18010_out => count_18010_out,
      count_19 => count_19,
      count_19011_out => count_19011_out,
      \count_1_reg[0]_0\ => tl2axi4_n_77,
      \count_1_reg[0]_1\(0) => atomics_n_222,
      \count_1_reg[1]_0\ => tl2axi4_n_57,
      \count_1_reg[4]_0\(1) => count_1(4),
      \count_1_reg[4]_0\(0) => count_1(0),
      count_20 => count_20,
      count_20012_out => count_20012_out,
      count_21 => count_21,
      count_21013_out => count_21013_out,
      count_22 => count_22,
      count_22014_out => count_22014_out,
      count_23 => count_23,
      count_23015_out => count_23015_out,
      \count_2_reg[0]_0\ => tl2axi4_n_79,
      \count_2_reg[0]_1\(0) => atomics_n_224,
      \count_2_reg[1]_0\(0) => count_2(0),
      \count_2_reg[1]_1\ => tl2axi4_n_59,
      \count_3_reg[0]_0\ => tl2axi4_n_80,
      \count_3_reg[0]_1\(0) => atomics_n_225,
      \count_3_reg[1]_0\(0) => count_3(0),
      \count_3_reg[1]_1\ => tl2axi4_n_61,
      \count_4_reg[0]_0\ => tl2axi4_n_81,
      \count_4_reg[0]_1\(0) => atomics_n_226,
      \count_4_reg[1]_0\ => tl2axi4_n_64,
      \count_4_reg[4]_0\(1) => count_4(4),
      \count_4_reg[4]_0\(0) => count_4(0),
      \count_5_reg[0]_0\ => tl2axi4_n_82,
      \count_5_reg[0]_1\(0) => atomics_n_227,
      \count_5_reg[1]_0\ => tl2axi4_n_67,
      \count_5_reg[4]_0\(1) => count_5(4),
      \count_5_reg[4]_0\(0) => count_5(0),
      \count_6_reg[0]_0\ => tl2axi4_n_83,
      \count_6_reg[0]_1\(0) => atomics_n_228,
      \count_6_reg[1]_0\ => tl2axi4_n_70,
      \count_6_reg[4]_0\(1) => count_6(4),
      \count_6_reg[4]_0\(0) => count_6(0),
      \count_7_reg[0]_0\ => tl2axi4_n_84,
      \count_7_reg[0]_1\(0) => atomics_n_229,
      \count_7_reg[1]_0\ => tl2axi4_n_73,
      \count_7_reg[4]_0\(1) => count_7(4),
      \count_7_reg[4]_0\(0) => count_7(0),
      count_8_reg_0 => tl2axi4_n_76,
      count_9 => count_9,
      count_901_out => count_901_out,
      count_9_reg_0 => tl2axi4_n_28,
      count_9_reg_1 => tl2axi4_n_35,
      count_9_reg_2 => tl2axi4_n_217,
      count_9_reg_3 => tl2axi4_n_218,
      \counter_reg[2]_0\ => tl2axi4_n_196,
      \counter_reg[2]_1\ => tl2axi4_n_197,
      \counter_reg[2]_2\ => tl2axi4_n_206,
      \counter_reg[2]_3\ => tl2axi4_n_207,
      \counter_reg[2]_4\ => tl2axi4_n_209,
      \counter_reg[2]_5\ => tl2axi4_n_210,
      \counter_reg[2]_6\ => tl2axi4_n_211,
      \counter_reg[2]_7\ => tl2axi4_n_212,
      deq_io_enq_valid => deq_io_enq_valid,
      \deq_ptr_value_reg[0]\ => tl2axi4_n_237,
      \deq_ptr_value_reg[0]_0\ => tl2axi4_n_238,
      do_enq => \QueueCompatibility_17/do_enq\,
      doneAW => doneAW,
      \enq_ptr_value_reg[0]\ => tl2axi4_n_31,
      \enq_ptr_value_reg[0]_0\ => \QueueCompatibility_21/do_enq\,
      \enq_ptr_value_reg[4]\ => tl2axi4_n_29,
      \enq_ptr_value_reg[4]_0\(0) => tl2axi4_n_30,
      \enq_ptr_value_reg[4]_1\(0) => \QueueCompatibility_1/enq_ptr_value_reg\(4),
      \enq_ptr_value_reg[4]_2\(0) => \QueueCompatibility_17/enq_ptr_value_reg\(4),
      fixer_1_auto_in_a_bits_source(1 downto 0) => fixer_1_auto_in_a_bits_source(5 downto 4),
      full_reg => \^a_repeater_io_full\,
      io_axi4_0_araddr(2 downto 1) => io_axi4_0_araddr(31 downto 30),
      io_axi4_0_araddr(0) => io_axi4_0_araddr(2),
      io_axi4_0_arlen(1) => \^io_axi4_0_arlen\(2),
      io_axi4_0_arlen(0) => \^io_axi4_0_arlen\(0),
      io_axi4_0_arready => io_axi4_0_arready,
      io_axi4_0_arsize(1 downto 0) => io_axi4_0_arsize(1 downto 0),
      \io_axi4_0_awaddr[29]\(28 downto 2) => ram_addr(29 downto 3),
      \io_axi4_0_awaddr[29]\(1 downto 0) => ram_addr(1 downto 0),
      \io_axi4_0_awid[1]\ => \^io_axi4_0_awid[1]\,
      \io_axi4_0_awid[2]\ => \^io_axi4_0_awid[2]\,
      \io_axi4_0_awid[3]\ => \^io_axi4_0_awid[3]\,
      io_axi4_0_awready => io_axi4_0_awready,
      io_axi4_0_bid(3 downto 0) => io_axi4_0_bid(3 downto 0),
      io_axi4_0_bready => io_axi4_0_bready,
      io_axi4_0_bresp(1 downto 0) => io_axi4_0_bresp(1 downto 0),
      io_axi4_0_bvalid => io_axi4_0_bvalid,
      io_axi4_0_rid(3 downto 0) => io_axi4_0_rid(3 downto 0),
      io_axi4_0_rlast => io_axi4_0_rlast,
      io_axi4_0_rready => io_axi4_0_rready,
      io_axi4_0_rresp(1 downto 0) => io_axi4_0_rresp(1 downto 0),
      io_axi4_0_rvalid => io_axi4_0_rvalid,
      io_axi4_0_wdata(63 downto 0) => io_axi4_0_wdata(63 downto 0),
      io_axi4_0_wlast => io_axi4_0_wlast,
      io_axi4_0_wready => io_axi4_0_wready,
      io_axi4_0_wstrb(7 downto 0) => io_axi4_0_wstrb(7 downto 0),
      io_enq_bits_tl_state_source(3) => axi4index_1_auto_in_awecho_tl_state_source(6),
      io_enq_bits_tl_state_source(2 downto 0) => axi4index_1_auto_in_awecho_tl_state_source(3 downto 1),
      maybe_full => maybe_full_2,
      maybe_full_0 => maybe_full_0,
      maybe_full_reg => tl2axi4_n_32,
      maybe_full_reg_0 => tl2axi4_n_34,
      maybe_full_reg_1 => tl2axi4_n_37,
      maybe_full_reg_10 => tl2axi4_n_48,
      maybe_full_reg_11 => tl2axi4_n_49,
      maybe_full_reg_12 => tl2axi4_n_50,
      maybe_full_reg_13 => tl2axi4_n_51,
      maybe_full_reg_14 => tl2axi4_n_52,
      maybe_full_reg_15 => tl2axi4_n_53,
      maybe_full_reg_16 => tl2axi4_n_54,
      maybe_full_reg_17 => tl2axi4_n_239,
      maybe_full_reg_18 => tl2axi4_n_240,
      maybe_full_reg_19 => atomics_n_218,
      maybe_full_reg_2 => tl2axi4_n_38,
      maybe_full_reg_20 => atomics_n_220,
      maybe_full_reg_21 => axi4yank_1_n_16,
      maybe_full_reg_22 => axi4yank_1_n_15,
      maybe_full_reg_23 => axi4yank_1_n_14,
      maybe_full_reg_24 => axi4yank_1_n_12,
      maybe_full_reg_25 => axi4yank_1_n_11,
      maybe_full_reg_26 => axi4yank_1_n_10,
      maybe_full_reg_27 => axi4yank_1_n_51,
      maybe_full_reg_28 => axi4yank_1_n_25,
      maybe_full_reg_29 => axi4yank_1_n_24,
      maybe_full_reg_3 => tl2axi4_n_39,
      maybe_full_reg_30 => axi4yank_1_n_23,
      maybe_full_reg_31 => axi4yank_1_n_22,
      maybe_full_reg_32 => axi4yank_1_n_21,
      maybe_full_reg_33 => axi4yank_1_n_20,
      maybe_full_reg_34 => axi4yank_1_n_19,
      maybe_full_reg_35 => axi4yank_1_n_18,
      maybe_full_reg_36 => axi4yank_1_n_17,
      maybe_full_reg_37 => axi4yank_1_n_47,
      maybe_full_reg_38 => atomics_n_223,
      maybe_full_reg_39 => axi4yank_1_n_13,
      maybe_full_reg_4 => tl2axi4_n_40,
      maybe_full_reg_40 => axi4yank_1_n_9,
      maybe_full_reg_5 => tl2axi4_n_41,
      maybe_full_reg_6 => tl2axi4_n_42,
      maybe_full_reg_7 => tl2axi4_n_43,
      maybe_full_reg_8 => tl2axi4_n_46,
      maybe_full_reg_9 => tl2axi4_n_47,
      muxStateEarly_0 => muxStateEarly_0,
      muxStateEarly_1 => muxStateEarly_1,
      out_arw_valid => out_arw_valid,
      queue_arw_deq_io_deq_bits_wen => queue_arw_deq_io_deq_bits_wen,
      queue_arw_deq_io_deq_ready => queue_arw_deq_io_deq_ready,
      \r_4_reg[0]\(0) => chiplink_auto_mbypass_out_a_bits_source(3),
      \ram_extra_id_reg[0]\(0) => \QueueCompatibility_15/do_enq\,
      \ram_extra_id_reg[0]_0\(0) => \QueueCompatibility_14/do_enq\,
      \ram_extra_id_reg[0]_1\(0) => \QueueCompatibility_13/do_enq\,
      \ram_extra_id_reg[0]_10\(0) => \QueueCompatibility_29/do_enq\,
      \ram_extra_id_reg[0]_11\(0) => \QueueCompatibility_28/do_enq\,
      \ram_extra_id_reg[0]_12\(0) => \QueueCompatibility_27/do_enq\,
      \ram_extra_id_reg[0]_13\(0) => \QueueCompatibility_26/do_enq\,
      \ram_extra_id_reg[0]_14\(0) => \QueueCompatibility_25/do_enq\,
      \ram_extra_id_reg[0]_15\(0) => \QueueCompatibility_24/do_enq\,
      \ram_extra_id_reg[0]_16\(0) => \QueueCompatibility_23/do_enq\,
      \ram_extra_id_reg[0]_17\(1) => tl2axi4_n_242,
      \ram_extra_id_reg[0]_17\(0) => tl2axi4_n_243,
      \ram_extra_id_reg[0]_2\(0) => \QueueCompatibility_12/do_enq\,
      \ram_extra_id_reg[0]_3\(0) => \QueueCompatibility_11/do_enq\,
      \ram_extra_id_reg[0]_4\(0) => \QueueCompatibility_10/do_enq\,
      \ram_extra_id_reg[0]_5\(0) => \QueueCompatibility_9/do_enq\,
      \ram_extra_id_reg[0]_6\(0) => \QueueCompatibility_8/do_enq\,
      \ram_extra_id_reg[0]_7\(0) => \QueueCompatibility_7/do_enq\,
      \ram_extra_id_reg[0]_8\(0) => \QueueCompatibility_31/do_enq\,
      \ram_extra_id_reg[0]_9\(0) => \QueueCompatibility_30/do_enq\,
      \ram_id_reg[0]\ => tl2axi4_n_241,
      \ram_id_reg[0]_0\ => atomics_n_196,
      \ram_id_reg[0]_1\ => atomics_n_197,
      \ram_id_reg[0]_2\ => atomics_n_70,
      \ram_id_reg[0]_3\ => \^io_axi4_0_awid[0]\,
      \ram_id_reg[2]\(1) => tl2axi4_n_199,
      \ram_id_reg[2]\(0) => tl2axi4_n_200,
      \ram_tl_state_source_reg[1]\ => tl2axi4_n_20,
      \ram_tl_state_source_reg[5]\(2) => tl2axi4_n_244,
      \ram_tl_state_source_reg[5]\(1) => tl2axi4_n_245,
      \ram_tl_state_source_reg[5]\(0) => tl2axi4_n_246,
      ram_wen => \queue_arw_deq/ram_wen\,
      \readys_mask_reg[1]\ => xbar_n_5,
      resetn => resetn,
      resetn_0 => chiplink_n_25,
      saved_source(0) => \a_repeater/saved_source\(3),
      write => write,
      write_1 => write_1,
      write_1_reg_0 => atomics_n_237,
      write_2 => write_2,
      write_2_reg_0 => atomics_n_236,
      write_3 => write_3,
      write_3_reg_0 => atomics_n_235,
      write_4 => write_4,
      write_4_reg_0 => atomics_n_234,
      write_5 => write_5,
      write_5_reg_0 => atomics_n_233,
      write_6 => write_6,
      write_6_reg_0 => atomics_n_232,
      write_reg_0 => atomics_n_238,
      write_reg_1 => atomics_n_296,
      xbar_auto_in_a_bits_opcode(0) => xbar_auto_in_a_bits_opcode(2),
      xbar_auto_in_a_bits_size(2 downto 0) => xbar_auto_in_a_bits_size(2 downto 0),
      xbar_auto_in_a_bits_source(6 downto 0) => xbar_auto_in_a_bits_source(6 downto 0),
      xbar_auto_out_0_d_bits_denied => xbar_auto_out_0_d_bits_denied,
      xbar_auto_out_0_d_bits_opcode(0) => xbar_auto_out_0_d_bits_opcode(0),
      xbar_auto_out_0_d_valid => xbar_auto_out_0_d_valid
    );
widget: entity work.meisha_chiplink_master_0_1_FPGA_TLWidthWidget
     port map (
      clk => clk,
      count_reg_0 => widget_n_0,
      count_reg_1 => axi42tl_n_2
    );
widget_1: entity work.meisha_chiplink_master_0_1_FPGA_TLWidthWidget_1
     port map (
      D(31 downto 0) => hints_auto_in_a_bits_data(31 downto 0),
      E(0) => chiplink_n_79,
      Q(3 downto 0) => bundleOut_0_a_bits_mask_rdata_0(3 downto 0),
      \_GEN_4\ => \_GEN_4\,
      \_GEN_6\ => \_GEN_6\,
      atomics_auto_in_d_bits_denied => atomics_auto_in_d_bits_denied,
      \bundleOut_0_a_bits_data_rdata_0_reg[21]_0\ => widget_1_n_3,
      bundleOut_0_a_bits_data_rdata_written_once => bundleOut_0_a_bits_data_rdata_written_once,
      \bundleOut_0_a_bits_mask_rdata_0_reg[0]_0\ => widget_1_n_73,
      bundleOut_0_a_bits_mask_rdata_written_once => bundleOut_0_a_bits_mask_rdata_written_once,
      bypass_reg_rep => chiplink_n_27,
      bypass_reg_rep_0 => chiplink_n_90,
      \cam_d_0_data_reg[0]\(0) => indexes_0(0),
      \cam_d_0_data_reg[10]\(0) => indexes_10(0),
      \cam_d_0_data_reg[11]\(0) => indexes_11(0),
      \cam_d_0_data_reg[12]\(0) => indexes_12(0),
      \cam_d_0_data_reg[13]\(0) => indexes_13(0),
      \cam_d_0_data_reg[14]\(0) => indexes_14(0),
      \cam_d_0_data_reg[16]\(0) => indexes_16(0),
      \cam_d_0_data_reg[17]\(0) => indexes_17(0),
      \cam_d_0_data_reg[18]\(0) => indexes_18(0),
      \cam_d_0_data_reg[19]\(0) => indexes_19(0),
      \cam_d_0_data_reg[1]\(0) => indexes_1(0),
      \cam_d_0_data_reg[20]\(0) => indexes_20(0),
      \cam_d_0_data_reg[21]\(0) => indexes_21(0),
      \cam_d_0_data_reg[22]\(0) => indexes_22(0),
      \cam_d_0_data_reg[24]\(0) => indexes_24(0),
      \cam_d_0_data_reg[25]\(0) => indexes_25(0),
      \cam_d_0_data_reg[26]\(0) => indexes_26(0),
      \cam_d_0_data_reg[27]\(0) => indexes_27(0),
      \cam_d_0_data_reg[28]\(0) => indexes_28(0),
      \cam_d_0_data_reg[29]\(0) => indexes_29(0),
      \cam_d_0_data_reg[2]\(0) => indexes_2(0),
      \cam_d_0_data_reg[30]\(0) => indexes_30(0),
      \cam_d_0_data_reg[32]\(0) => indexes_32(0),
      \cam_d_0_data_reg[33]\(0) => indexes_33(0),
      \cam_d_0_data_reg[34]\(0) => indexes_34(0),
      \cam_d_0_data_reg[35]\(0) => indexes_35(0),
      \cam_d_0_data_reg[36]\(0) => indexes_36(0),
      \cam_d_0_data_reg[37]\(0) => indexes_37(0),
      \cam_d_0_data_reg[38]\(0) => indexes_38(0),
      \cam_d_0_data_reg[3]\(0) => indexes_3(0),
      \cam_d_0_data_reg[40]\(0) => indexes_40(0),
      \cam_d_0_data_reg[41]\(0) => indexes_41(0),
      \cam_d_0_data_reg[42]\(0) => indexes_42(0),
      \cam_d_0_data_reg[43]\(0) => indexes_43(0),
      \cam_d_0_data_reg[44]\(0) => indexes_44(0),
      \cam_d_0_data_reg[45]\(0) => indexes_45(0),
      \cam_d_0_data_reg[46]\(0) => indexes_46(0),
      \cam_d_0_data_reg[48]\(0) => indexes_48(0),
      \cam_d_0_data_reg[49]\(0) => indexes_49(0),
      \cam_d_0_data_reg[4]\(0) => indexes_4(0),
      \cam_d_0_data_reg[50]\(0) => indexes_50(0),
      \cam_d_0_data_reg[51]\(0) => indexes_51(0),
      \cam_d_0_data_reg[52]\(0) => indexes_52(0),
      \cam_d_0_data_reg[53]\(0) => indexes_53(0),
      \cam_d_0_data_reg[54]\(0) => indexes_54(0),
      \cam_d_0_data_reg[56]\(0) => indexes_56(0),
      \cam_d_0_data_reg[57]\(0) => indexes_57(0),
      \cam_d_0_data_reg[58]\(0) => indexes_58(0),
      \cam_d_0_data_reg[59]\(0) => indexes_59(0),
      \cam_d_0_data_reg[5]\(0) => indexes_5(0),
      \cam_d_0_data_reg[60]\(0) => indexes_60(0),
      \cam_d_0_data_reg[61]\(0) => indexes_61(0),
      \cam_d_0_data_reg[62]\(0) => indexes_62(0),
      \cam_d_0_data_reg[63]\(0) => indexes_63(0),
      \cam_d_0_data_reg[63]_0\(31 downto 0) => atomics_auto_in_d_bits_data(63 downto 32),
      \cam_d_0_data_reg[6]\(0) => indexes_6(0),
      \cam_d_0_data_reg[8]\(0) => indexes_8(0),
      \cam_d_0_data_reg[9]\(0) => indexes_9(0),
      chiplink_auto_mbypass_out_a_bits_data(16 downto 10) => chiplink_auto_mbypass_out_a_bits_data(20 downto 14),
      chiplink_auto_mbypass_out_a_bits_data(9 downto 0) => chiplink_auto_mbypass_out_a_bits_data(9 downto 0),
      chiplink_auto_mbypass_out_a_bits_mask(3 downto 0) => chiplink_auto_mbypass_out_a_bits_mask(3 downto 0),
      chiplink_auto_mbypass_out_d_bits_denied => chiplink_auto_mbypass_out_d_bits_denied,
      chiplink_auto_mbypass_out_d_bits_size(2 downto 0) => chiplink_auto_mbypass_out_d_bits_size(2 downto 0),
      clk => clk,
      count_1 => count_1_3,
      count_1_reg_0 => chiplink_n_242,
      count_reg_0 => chiplink_n_209,
      \counter_3_reg[0]\ => widget_1_n_77,
      \counter_3_reg[1]\ => chiplink_n_251,
      \counter_3_reg[2]\ => widget_1_n_76,
      \counter_3_reg[2]_0\(0) => \mbypass/p_0_in__0\(2),
      \counter_3_reg[3]\(1 downto 0) => \mbypass/counter_3_reg\(3 downto 2),
      d_io_deq_bits_denied => \sinkD/d_io_deq_bits_denied\,
      d_replace => d_replace,
      \elts_1_beats_reg[0]\(0) => \sinkD/d_io_deq_bits_size\(2),
      full => \repeated_repeater/full\,
      full_reg => chiplink_n_151,
      full_reg_0 => chiplink_n_80,
      indexes_lo_15 => indexes_lo_15,
      indexes_lo_23 => indexes_lo_23,
      indexes_lo_31 => indexes_lo_31,
      indexes_lo_39 => indexes_lo_39,
      indexes_lo_47 => indexes_lo_47,
      indexes_lo_55 => indexes_lo_55,
      indexes_lo_7 => indexes_lo_7,
      io_axi4_0_rdata(63 downto 0) => io_axi4_0_rdata(63 downto 0),
      maybe_full => \sinkD/maybe_full\,
      mbypass_auto_in_1_a_bits_data(14 downto 4) => mbypass_auto_in_1_a_bits_data(31 downto 21),
      mbypass_auto_in_1_a_bits_data(3 downto 0) => mbypass_auto_in_1_a_bits_data(13 downto 10),
      muxStateEarly_0 => muxStateEarly_0_5,
      \ram_data_reg[31]\(31 downto 0) => chiplink_auto_mbypass_out_d_bits_data(31 downto 0),
      \ram_data_reg[31]_0\(29 downto 11) => repeat_bundleIn_0_d_bits_data_mux_0(63 downto 45),
      \ram_data_reg[31]_0\(10 downto 2) => repeat_bundleIn_0_d_bits_data_mux_0(43 downto 35),
      \ram_data_reg[31]_0\(1 downto 0) => repeat_bundleIn_0_d_bits_data_mux_0(33 downto 32),
      ram_denied => \sinkD/d/ram_denied\,
      \ram_opcode_reg[1]\(2) => atomics_n_81,
      \ram_opcode_reg[1]\(1) => hints_auto_in_d_bits_opcode(1),
      \ram_opcode_reg[1]\(0) => xbar_n_8,
      \ram_opcode_reg[2]\(2 downto 0) => chiplink_auto_mbypass_out_d_bits_opcode(2 downto 0),
      \ram_param_reg[1]\(1 downto 0) => \repeated_repeater/saved_param\(1 downto 0),
      \ram_param_reg[1]_0\(1 downto 0) => xbar_auto_in_d_bits_param(1 downto 0),
      \ram_size_reg[2]\(0) => chiplink_n_409,
      \ram_source_reg[5]\(5 downto 0) => chiplink_auto_mbypass_out_d_bits_source(5 downto 0),
      repeat_count_reg_0 => widget_1_n_69,
      repeat_index => repeat_index,
      repeat_sel_sel_sources_0 => repeat_sel_sel_sources_0,
      repeat_sel_sel_sources_0_reg_0 => chiplink_n_241,
      repeat_sel_sel_sources_1 => repeat_sel_sel_sources_1,
      repeat_sel_sel_sources_10 => repeat_sel_sel_sources_10,
      repeat_sel_sel_sources_10_reg_0 => chiplink_n_236,
      repeat_sel_sel_sources_11 => repeat_sel_sel_sources_11,
      repeat_sel_sel_sources_11_reg_0 => chiplink_n_182,
      repeat_sel_sel_sources_12 => repeat_sel_sel_sources_12,
      repeat_sel_sel_sources_12_reg_0 => chiplink_n_235,
      repeat_sel_sel_sources_13 => repeat_sel_sel_sources_13,
      repeat_sel_sel_sources_13_reg_0 => chiplink_n_183,
      repeat_sel_sel_sources_14 => repeat_sel_sel_sources_14,
      repeat_sel_sel_sources_14_reg_0 => chiplink_n_234,
      repeat_sel_sel_sources_15 => repeat_sel_sel_sources_15,
      repeat_sel_sel_sources_15_reg_0 => chiplink_n_184,
      repeat_sel_sel_sources_16 => repeat_sel_sel_sources_16,
      repeat_sel_sel_sources_16_reg_0 => chiplink_n_233,
      repeat_sel_sel_sources_17 => repeat_sel_sel_sources_17,
      repeat_sel_sel_sources_17_reg_0 => chiplink_n_185,
      repeat_sel_sel_sources_18 => repeat_sel_sel_sources_18,
      repeat_sel_sel_sources_18_reg_0 => chiplink_n_232,
      repeat_sel_sel_sources_19 => repeat_sel_sel_sources_19,
      repeat_sel_sel_sources_19_reg_0 => chiplink_n_186,
      repeat_sel_sel_sources_1_reg_0 => chiplink_n_177,
      repeat_sel_sel_sources_2 => repeat_sel_sel_sources_2,
      repeat_sel_sel_sources_20 => repeat_sel_sel_sources_20,
      repeat_sel_sel_sources_20_reg_0 => chiplink_n_231,
      repeat_sel_sel_sources_21 => repeat_sel_sel_sources_21,
      repeat_sel_sel_sources_21_reg_0 => chiplink_n_187,
      repeat_sel_sel_sources_22 => repeat_sel_sel_sources_22,
      repeat_sel_sel_sources_22_reg_0 => chiplink_n_230,
      repeat_sel_sel_sources_23 => repeat_sel_sel_sources_23,
      repeat_sel_sel_sources_23_reg_0 => chiplink_n_188,
      repeat_sel_sel_sources_24 => repeat_sel_sel_sources_24,
      repeat_sel_sel_sources_24_reg_0 => chiplink_n_229,
      repeat_sel_sel_sources_25 => repeat_sel_sel_sources_25,
      repeat_sel_sel_sources_25_reg_0 => chiplink_n_189,
      repeat_sel_sel_sources_26 => repeat_sel_sel_sources_26,
      repeat_sel_sel_sources_26_reg_0 => chiplink_n_228,
      repeat_sel_sel_sources_27 => repeat_sel_sel_sources_27,
      repeat_sel_sel_sources_27_reg_0 => chiplink_n_190,
      repeat_sel_sel_sources_28 => repeat_sel_sel_sources_28,
      repeat_sel_sel_sources_28_reg_0 => chiplink_n_227,
      repeat_sel_sel_sources_29 => repeat_sel_sel_sources_29,
      repeat_sel_sel_sources_29_reg_0 => chiplink_n_191,
      repeat_sel_sel_sources_2_reg_0 => chiplink_n_240,
      repeat_sel_sel_sources_3 => repeat_sel_sel_sources_3,
      repeat_sel_sel_sources_30 => repeat_sel_sel_sources_30,
      repeat_sel_sel_sources_30_reg_0 => chiplink_n_226,
      repeat_sel_sel_sources_31 => repeat_sel_sel_sources_31,
      repeat_sel_sel_sources_31_reg_0 => chiplink_n_192,
      repeat_sel_sel_sources_32 => repeat_sel_sel_sources_32,
      repeat_sel_sel_sources_32_reg_0 => chiplink_n_225,
      repeat_sel_sel_sources_33 => repeat_sel_sel_sources_33,
      repeat_sel_sel_sources_33_reg_0 => chiplink_n_193,
      repeat_sel_sel_sources_34 => repeat_sel_sel_sources_34,
      repeat_sel_sel_sources_34_reg_0 => chiplink_n_224,
      repeat_sel_sel_sources_35 => repeat_sel_sel_sources_35,
      repeat_sel_sel_sources_35_reg_0 => chiplink_n_194,
      repeat_sel_sel_sources_36 => repeat_sel_sel_sources_36,
      repeat_sel_sel_sources_36_reg_0 => chiplink_n_223,
      repeat_sel_sel_sources_37 => repeat_sel_sel_sources_37,
      repeat_sel_sel_sources_37_reg_0 => chiplink_n_195,
      repeat_sel_sel_sources_38 => repeat_sel_sel_sources_38,
      repeat_sel_sel_sources_38_reg_0 => chiplink_n_222,
      repeat_sel_sel_sources_39 => repeat_sel_sel_sources_39,
      repeat_sel_sel_sources_39_reg_0 => chiplink_n_196,
      repeat_sel_sel_sources_3_reg_0 => chiplink_n_178,
      repeat_sel_sel_sources_4 => repeat_sel_sel_sources_4,
      repeat_sel_sel_sources_40 => repeat_sel_sel_sources_40,
      repeat_sel_sel_sources_40_reg_0 => chiplink_n_221,
      repeat_sel_sel_sources_41 => repeat_sel_sel_sources_41,
      repeat_sel_sel_sources_41_reg_0 => chiplink_n_197,
      repeat_sel_sel_sources_42 => repeat_sel_sel_sources_42,
      repeat_sel_sel_sources_42_reg_0 => chiplink_n_220,
      repeat_sel_sel_sources_43 => repeat_sel_sel_sources_43,
      repeat_sel_sel_sources_43_reg_0 => chiplink_n_198,
      repeat_sel_sel_sources_44 => repeat_sel_sel_sources_44,
      repeat_sel_sel_sources_44_reg_0 => chiplink_n_219,
      repeat_sel_sel_sources_45 => repeat_sel_sel_sources_45,
      repeat_sel_sel_sources_45_reg_0 => chiplink_n_199,
      repeat_sel_sel_sources_46 => repeat_sel_sel_sources_46,
      repeat_sel_sel_sources_46_reg_0 => chiplink_n_218,
      repeat_sel_sel_sources_47 => repeat_sel_sel_sources_47,
      repeat_sel_sel_sources_47_reg_0 => chiplink_n_200,
      repeat_sel_sel_sources_48 => repeat_sel_sel_sources_48,
      repeat_sel_sel_sources_48_reg_0 => chiplink_n_217,
      repeat_sel_sel_sources_49 => repeat_sel_sel_sources_49,
      repeat_sel_sel_sources_49_reg_0 => chiplink_n_201,
      repeat_sel_sel_sources_4_reg_0 => chiplink_n_239,
      repeat_sel_sel_sources_5 => repeat_sel_sel_sources_5,
      repeat_sel_sel_sources_50 => repeat_sel_sel_sources_50,
      repeat_sel_sel_sources_50_reg_0 => chiplink_n_216,
      repeat_sel_sel_sources_51 => repeat_sel_sel_sources_51,
      repeat_sel_sel_sources_51_reg_0 => chiplink_n_202,
      repeat_sel_sel_sources_52 => repeat_sel_sel_sources_52,
      repeat_sel_sel_sources_52_reg_0 => chiplink_n_215,
      repeat_sel_sel_sources_53 => repeat_sel_sel_sources_53,
      repeat_sel_sel_sources_53_reg_0 => chiplink_n_203,
      repeat_sel_sel_sources_54 => repeat_sel_sel_sources_54,
      repeat_sel_sel_sources_54_reg_0 => chiplink_n_214,
      repeat_sel_sel_sources_55 => repeat_sel_sel_sources_55,
      repeat_sel_sel_sources_55_reg_0 => chiplink_n_204,
      repeat_sel_sel_sources_56 => repeat_sel_sel_sources_56,
      repeat_sel_sel_sources_56_reg_0 => chiplink_n_213,
      repeat_sel_sel_sources_57 => repeat_sel_sel_sources_57,
      repeat_sel_sel_sources_57_reg_0 => chiplink_n_205,
      repeat_sel_sel_sources_58 => repeat_sel_sel_sources_58,
      repeat_sel_sel_sources_58_reg_0 => chiplink_n_212,
      repeat_sel_sel_sources_59 => repeat_sel_sel_sources_59,
      repeat_sel_sel_sources_59_reg_0 => chiplink_n_206,
      repeat_sel_sel_sources_5_reg_0 => chiplink_n_179,
      repeat_sel_sel_sources_6 => repeat_sel_sel_sources_6,
      repeat_sel_sel_sources_60 => repeat_sel_sel_sources_60,
      repeat_sel_sel_sources_60_reg_0 => chiplink_n_211,
      repeat_sel_sel_sources_61 => repeat_sel_sel_sources_61,
      repeat_sel_sel_sources_61_reg_0 => chiplink_n_207,
      repeat_sel_sel_sources_62 => repeat_sel_sel_sources_62,
      repeat_sel_sel_sources_62_reg_0 => chiplink_n_210,
      repeat_sel_sel_sources_63 => repeat_sel_sel_sources_63,
      repeat_sel_sel_sources_63_reg_0 => chiplink_n_208,
      repeat_sel_sel_sources_6_reg_0 => chiplink_n_238,
      repeat_sel_sel_sources_7 => repeat_sel_sel_sources_7,
      repeat_sel_sel_sources_7_reg_0 => chiplink_n_180,
      repeat_sel_sel_sources_8 => repeat_sel_sel_sources_8,
      repeat_sel_sel_sources_8_reg_0 => chiplink_n_237,
      repeat_sel_sel_sources_9 => repeat_sel_sel_sources_9,
      repeat_sel_sel_sources_9_reg_0 => chiplink_n_181,
      resetn => resetn,
      resetn_0 => chiplink_n_25,
      state_0_reg => xbar_n_2,
      xbar_auto_in_d_bits_opcode(2 downto 0) => xbar_auto_in_d_bits_opcode(2 downto 0),
      xbar_auto_in_d_bits_size(2 downto 0) => xbar_auto_in_d_bits_size(2 downto 0),
      xbar_auto_in_d_bits_source(6 downto 0) => xbar_auto_in_d_bits_source(6 downto 0)
    );
widget_2: entity work.meisha_chiplink_master_0_1_FPGA_TLWidthWidget_2
     port map (
      D(2 downto 0) => xbar_auto_in_a_bits_size(2 downto 0),
      E(0) => \c/do_enq\,
      Q(2 downto 1) => \repeated_repeater/saved_source\(5 downto 4),
      Q(0) => \repeated_repeater/saved_source\(0),
      bypass_reg_rep => chiplink_n_317,
      \cam_a_0_bits_source_reg[6]\(6 downto 0) => xbar_auto_in_a_bits_source(6 downto 0),
      \cdc_reg_reg[10]\ => chiplink_n_319,
      \cdc_reg_reg[11]\(1) => mbypass_auto_in_1_c_bits_size(2),
      \cdc_reg_reg[11]\(0) => mbypass_auto_in_1_c_bits_size(0),
      clk => clk,
      count => count,
      count_reg_0 => err_n_141,
      full => \repeated_repeater/full_4\,
      full_0 => \repeated_repeater_1/full\,
      hints_auto_in_c_valid => hints_auto_in_c_valid,
      maybe_full => maybe_full_1,
      maybe_full_reg => err_n_1,
      maybe_full_reg_0(0) => \repeated_repeater/_GEN_00\,
      mbypass_auto_in_1_c_bits_param(0) => mbypass_auto_in_1_c_bits_param(1),
      mbypass_auto_in_1_c_bits_source(2 downto 0) => mbypass_auto_in_1_c_bits_source(2 downto 0),
      \r_1_reg[0]\ => chiplink_n_311,
      \r_2_reg[0]\ => chiplink_n_318,
      \ram_opcode_reg[2]\(2 downto 0) => err_auto_in_a_bits_opcode(2 downto 0),
      \ram_size_reg[2]\(2 downto 0) => err_auto_in_a_bits_size(2 downto 0),
      \ram_source_reg[0]\(0) => \a/do_enq\,
      \ram_source_reg[6]\(3) => err_auto_in_a_bits_source(6),
      \ram_source_reg[6]\(2 downto 0) => err_auto_in_a_bits_source(3 downto 1),
      repeat_count_1 => repeat_count_1,
      repeat_count_1_reg_0 => chiplink_n_305,
      repeat_count_1_reg_1 => chiplink_n_306,
      repeat_count_reg_0 => widget_2_n_10,
      repeat_count_reg_1 => atomics_n_270,
      repeat_count_reg_2 => atomics_n_382,
      resetn => resetn,
      saved_opcode(0) => \repeated_repeater_1/saved_opcode\(0),
      saved_param(1 downto 0) => \repeated_repeater_1/saved_param\(1 downto 0),
      \saved_param_reg[1]\ => widget_2_n_2,
      saved_size(2 downto 0) => \repeated_repeater_1/saved_size\(2 downto 0),
      saved_source(2 downto 0) => \repeated_repeater_1/saved_source\(3 downto 1),
      state_1_reg(2 downto 0) => xbar_auto_in_a_bits_opcode(2 downto 0),
      xbar_auto_out_1_a_valid => xbar_auto_out_1_a_valid
    );
xbar: entity work.meisha_chiplink_master_0_1_FPGA_TLXbar
     port map (
      atomics_auto_in_d_bits_denied => atomics_auto_in_d_bits_denied,
      \beatsLeft_reg[0]_0\ => xbar_n_20,
      \cam_a_0_bits_source_reg[6]\(1) => cam_a_0_bits_source(6),
      \cam_a_0_bits_source_reg[6]\(0) => cam_a_0_bits_source(0),
      cam_d_0_data => cam_d_0_data,
      \cam_d_0_data_reg[63]\ => xbar_n_25,
      \cam_d_0_data_reg[63]_0\ => xbar_n_26,
      cam_d_0_denied => cam_d_0_denied,
      cam_d_0_denied_reg => xbar_n_15,
      clk => clk,
      count_17_reg => xbar_n_22,
      \count_7_reg[1]\ => xbar_n_5,
      count_9_reg => xbar_n_21,
      count_reg => xbar_n_6,
      count_reg_0 => err_n_2,
      d_drop => d_drop,
      d_first => d_first,
      \d_first_counter_reg[0]\ => xbar_n_3,
      \d_first_counter_reg[0]_0\ => xbar_n_23,
      \d_first_counter_reg[0]_1\ => atomics_n_4,
      \d_first_counter_reg[0]_2\ => fixer_1_n_113,
      \d_first_counter_reg[1]\ => xbar_n_24,
      \d_first_counter_reg[1]_0\ => xbar_n_28,
      \d_first_counter_reg[1]_1\ => atomics_n_3,
      \d_first_counter_reg[1]_2\ => fixer_1_n_114,
      \d_first_counter_reg[2]\ => xbar_n_16,
      \d_first_counter_reg[2]_0\ => atomics_n_2,
      \d_first_counter_reg[2]_1\ => fixer_1_n_112,
      d_replace => d_replace,
      d_sel_shiftAmount(0) => d_sel_shiftAmount(4),
      err_auto_in_d_bits_opcode(0) => err_auto_in_d_bits_opcode(0),
      err_auto_in_d_bits_size(2 downto 0) => err_auto_in_d_bits_size(2 downto 0),
      flight_113_reg => xbar_n_29,
      flight_114_reg => xbar_n_30,
      flight_17_reg => xbar_n_31,
      flight_18_reg => xbar_n_32,
      io_axi4_0_bid(0) => io_axi4_0_bid(3),
      io_axi4_0_bvalid => io_axi4_0_bvalid,
      io_axi4_0_rid(0) => io_axi4_0_rid(3),
      io_axi4_0_rlast => io_axi4_0_rlast,
      io_axi4_0_rvalid => io_axi4_0_rvalid,
      muxStateEarly_0 => muxStateEarly_0_5,
      muxStateEarly_1 => muxStateEarly_1_6,
      \ram_opcode_reg[2]\ => err_n_129,
      \ram_opcode_reg[2]_0\(0) => xbar_auto_in_d_bits_opcode(1),
      \ram_size_reg[0]\ => err_n_139,
      \ram_size_reg[1]\ => err_n_128,
      \ram_source_reg[6]\(3 downto 1) => a_io_deq_bits_source(6 downto 4),
      \ram_source_reg[6]\(0) => a_io_deq_bits_source(0),
      \readys_mask_reg[0]_0\ => xbar_n_4,
      resetn => resetn,
      resetn_0 => chiplink_n_25,
      \saved_opcode_reg[1]\(1) => hints_auto_in_d_bits_opcode(1),
      \saved_opcode_reg[1]\(0) => xbar_n_8,
      \saved_opcode_reg[2]\ => xbar_n_2,
      state_1_reg_0 => xbar_n_27,
      state_1_reg_1 => err_n_7,
      xbar_auto_in_d_bits_opcode(0) => xbar_auto_in_d_bits_opcode(0),
      xbar_auto_in_d_bits_size(2 downto 0) => xbar_auto_in_d_bits_size(2 downto 0),
      xbar_auto_in_d_bits_source(3 downto 1) => xbar_auto_in_d_bits_source(6 downto 4),
      xbar_auto_in_d_bits_source(0) => xbar_auto_in_d_bits_source(0),
      xbar_auto_in_d_ready => xbar_auto_in_d_ready,
      xbar_auto_out_0_d_bits_denied => xbar_auto_out_0_d_bits_denied,
      xbar_auto_out_0_d_bits_opcode(0) => xbar_auto_out_0_d_bits_opcode(0),
      xbar_auto_out_0_d_bits_size(2 downto 0) => xbar_auto_out_0_d_bits_size(2 downto 0),
      xbar_auto_out_0_d_bits_source(3 downto 1) => xbar_auto_out_0_d_bits_source(6 downto 4),
      xbar_auto_out_0_d_bits_source(0) => xbar_auto_out_0_d_bits_source(0),
      xbar_auto_out_0_d_valid => xbar_auto_out_0_d_valid
    );
xbar_1: entity work.meisha_chiplink_master_0_1_FPGA_TLXbar_1
     port map (
      D(1) => chiplink_n_243,
      D(0) => chiplink_n_244,
      Q(3 downto 0) => beatsLeft(3 downto 0),
      \beatsLeft_reg[0]_0\ => xbar_1_n_10,
      \beatsLeft_reg[2]_0\ => xbar_1_n_2,
      \beatsLeft_reg[3]_0\ => xbar_1_n_7,
      bypass_reg_reg => chiplink_n_246,
      \cdc_reg_reg[10]\ => chiplink_n_247,
      \cdc_reg_reg[11]\ => chiplink_n_84,
      clk => clk,
      \counter_3_reg[0]\ => xbar_1_n_9,
      maybe_full_reg => axi42tl_n_0,
      muxStateEarly_0 => muxStateEarly_0_7,
      \q_last_count_reg[0]\ => xbar_1_n_11,
      \r_1_reg[0]\ => chiplink_n_312,
      resetn => chiplink_n_25,
      state_0 => state_0,
      state_0_reg_0 => chiplink_n_245,
      sync_0_reg => chiplink_n_85,
      xbar_1_auto_in_d_valid => xbar_1_auto_in_d_valid,
      xbar_1_auto_out_0_d_valid => xbar_1_auto_out_0_d_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ChipLinkBridgeLazy is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqb/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqc/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqe/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O628 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O633 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \enq_ptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \io_axi4_0_awid[3]\ : out STD_LOGIC;
    \io_axi4_0_awid[2]\ : out STD_LOGIC;
    \io_axi4_0_awid[0]\ : out STD_LOGIC;
    io_axi4_0_bready : out STD_LOGIC;
    io_axi4_0_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O618 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O623 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    chiplink_tx_rst : out STD_LOGIC;
    chiplink_tx_send : out STD_LOGIC;
    chiplink_tx_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    io_axi4_0_wvalid : out STD_LOGIC;
    io_axi4_0_rready : out STD_LOGIC;
    io_axi4_0_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    io_axi4_0_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    io_axi4_0_wlast : out STD_LOGIC;
    io_axi4_0_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \io_axi4_0_awid[1]\ : out STD_LOGIC;
    io_axi4_0_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_arvalid : out STD_LOGIC;
    io_axi4_0_awvalid : out STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    chiplink_rx_send : in STD_LOGIC;
    chiplink_rx_rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetn : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_axi4_0_rlast : in STD_LOGIC;
    io_axi4_0_bvalid : in STD_LOGIC;
    io_axi4_0_rvalid : in STD_LOGIC;
    io_axi4_0_arready : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_axi4_0_awready : in STD_LOGIC;
    io_axi4_0_wready : in STD_LOGIC;
    chiplink_rx_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_R0_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_R0_data_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    io_axi4_0_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ChipLinkBridgeLazy : entity is "FPGA_ChipLinkBridgeLazy";
end meisha_chiplink_master_0_1_FPGA_ChipLinkBridgeLazy;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ChipLinkBridgeLazy is
  signal \beatsLeft[2]_i_4_n_0\ : STD_LOGIC;
  signal chiplink_auto_mbypass_out_a_bits_size : STD_LOGIC_VECTOR ( 1 to 1 );
  signal fixer_1_auto_in_a_bits_size : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \hints/a_repeater/saved_size\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \hints/a_repeater_io_full\ : STD_LOGIC;
begin
\beatsLeft[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \hints/a_repeater/saved_size\(1),
      I1 => \hints/a_repeater_io_full\,
      I2 => chiplink_auto_mbypass_out_a_bits_size(1),
      I3 => fixer_1_auto_in_a_bits_size(2),
      O => \beatsLeft[2]_i_4_n_0\
    );
chipLinkConverter: entity work.meisha_chiplink_master_0_1_FPGA_ChipLinkMaster
     port map (
      ADDRARDADDR(4 downto 0) => ADDRARDADDR(4 downto 0),
      DOADO(6 downto 0) => DOADO(6 downto 0),
      DOBDO(0) => DOBDO(0),
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      a_repeater_io_full => \hints/a_repeater_io_full\,
      \cam_a_0_bits_size_reg[2]\(0) => fixer_1_auto_in_a_bits_size(2),
      chiplink_rx_clk => chiplink_rx_clk,
      chiplink_rx_data(7 downto 0) => chiplink_rx_data(7 downto 0),
      chiplink_rx_rst => chiplink_rx_rst,
      chiplink_rx_send => chiplink_rx_send,
      chiplink_tx_data(7 downto 0) => chiplink_tx_data(7 downto 0),
      chiplink_tx_rst => chiplink_tx_rst,
      chiplink_tx_send => chiplink_tx_send,
      clk => clk,
      \enq_ptr_reg[0]\(0) => \enq_ptr_reg[0]\(0),
      \enq_ptr_reg[0]_0\(0) => \enq_ptr_reg[0]_0\(0),
      \enq_ptr_reg[0]_1\(0) => \enq_ptr_reg[0]_1\(0),
      \enq_ptr_reg[0]_2\(0) => \enq_ptr_reg[0]_2\(0),
      \hqa/fq/ram/ram_ext/ram_reg\(4 downto 0) => \out\(4 downto 0),
      \hqb/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqb/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqb/fq/ram/ram_ext/ram_reg_0\(4 downto 0) => O618(4 downto 0),
      \hqc/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqc/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqc/fq/ram/ram_ext/ram_reg_0\(4 downto 0) => O623(4 downto 0),
      \hqd/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqd/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqd/fq/ram/ram_ext/ram_reg_0\(4 downto 0) => O628(4 downto 0),
      \hqd/fq/ram/ram_ext/ram_reg_1\(9 downto 0) => \hqd/fq/ram/ram_ext/ram_reg_0\(9 downto 0),
      \hqe/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqe/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqe/fq/ram/ram_ext/ram_reg_0\(4 downto 0) => O633(4 downto 0),
      io_axi4_0_araddr(31 downto 0) => io_axi4_0_araddr(31 downto 0),
      io_axi4_0_arlen(3 downto 0) => io_axi4_0_arlen(3 downto 0),
      io_axi4_0_arready => io_axi4_0_arready,
      io_axi4_0_arsize(1 downto 0) => io_axi4_0_arsize(1 downto 0),
      io_axi4_0_arvalid => io_axi4_0_arvalid,
      \io_axi4_0_awid[0]\ => \io_axi4_0_awid[0]\,
      \io_axi4_0_awid[1]\ => \io_axi4_0_awid[1]\,
      \io_axi4_0_awid[2]\ => \io_axi4_0_awid[2]\,
      \io_axi4_0_awid[3]\ => \io_axi4_0_awid[3]\,
      io_axi4_0_awready => io_axi4_0_awready,
      io_axi4_0_awvalid => io_axi4_0_awvalid,
      io_axi4_0_bid(3 downto 0) => io_axi4_0_bid(3 downto 0),
      io_axi4_0_bready => io_axi4_0_bready,
      io_axi4_0_bresp(1 downto 0) => io_axi4_0_bresp(1 downto 0),
      io_axi4_0_bvalid => io_axi4_0_bvalid,
      io_axi4_0_rdata(63 downto 0) => io_axi4_0_rdata(63 downto 0),
      io_axi4_0_rid(3 downto 0) => io_axi4_0_rid(3 downto 0),
      io_axi4_0_rlast => io_axi4_0_rlast,
      io_axi4_0_rready => io_axi4_0_rready,
      io_axi4_0_rresp(1 downto 0) => io_axi4_0_rresp(1 downto 0),
      io_axi4_0_rvalid => io_axi4_0_rvalid,
      io_axi4_0_wdata(63 downto 0) => io_axi4_0_wdata(63 downto 0),
      io_axi4_0_wlast => io_axi4_0_wlast,
      io_axi4_0_wready => io_axi4_0_wready,
      io_axi4_0_wstrb(7 downto 0) => io_axi4_0_wstrb(7 downto 0),
      io_axi4_0_wvalid => io_axi4_0_wvalid,
      ram_R0_data(31 downto 0) => ram_R0_data(31 downto 0),
      ram_R0_data_0(24 downto 0) => ram_R0_data_0(24 downto 0),
      resetn => resetn,
      \saved_size_reg[1]\(0) => chiplink_auto_mbypass_out_a_bits_size(1),
      \saved_size_reg[1]_0\(0) => \hints/a_repeater/saved_size\(1),
      \saved_size_reg[1]_1\ => \beatsLeft[2]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_FPGA_ChiplinkBridge is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqb/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqc/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqe/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqe/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \enq_ptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \io_axi4_0_awid[3]\ : out STD_LOGIC;
    \io_axi4_0_awid[2]\ : out STD_LOGIC;
    \io_axi4_0_awid[0]\ : out STD_LOGIC;
    io_axi4_0_bready : out STD_LOGIC;
    io_axi4_0_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \hqa/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqb/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqc/fq/ram/ram_ext/ram_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    chiplink_tx_rst : out STD_LOGIC;
    chiplink_tx_send : out STD_LOGIC;
    chiplink_tx_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    io_axi4_0_wvalid : out STD_LOGIC;
    io_axi4_0_rready : out STD_LOGIC;
    io_axi4_0_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    io_axi4_0_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    io_axi4_0_wlast : out STD_LOGIC;
    io_axi4_0_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \io_axi4_0_awid[1]\ : out STD_LOGIC;
    io_axi4_0_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_arvalid : out STD_LOGIC;
    io_axi4_0_awvalid : out STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    chiplink_rx_send : in STD_LOGIC;
    chiplink_rx_rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetn : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_axi4_0_rlast : in STD_LOGIC;
    io_axi4_0_bvalid : in STD_LOGIC;
    io_axi4_0_rvalid : in STD_LOGIC;
    io_axi4_0_arready : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_axi4_0_awready : in STD_LOGIC;
    io_axi4_0_wready : in STD_LOGIC;
    chiplink_rx_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_R0_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_R0_data_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    io_axi4_0_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_FPGA_ChiplinkBridge : entity is "FPGA_ChiplinkBridge";
end meisha_chiplink_master_0_1_FPGA_ChiplinkBridge;

architecture STRUCTURE of meisha_chiplink_master_0_1_FPGA_ChiplinkBridge is
begin
clBridge: entity work.meisha_chiplink_master_0_1_FPGA_ChipLinkBridgeLazy
     port map (
      ADDRARDADDR(4 downto 0) => ADDRARDADDR(4 downto 0),
      DOADO(6 downto 0) => DOADO(6 downto 0),
      DOBDO(0) => DOBDO(0),
      E(0) => E(0),
      O618(4 downto 0) => \hqb/fq/ram/ram_ext/ram_reg_0\(4 downto 0),
      O623(4 downto 0) => \hqc/fq/ram/ram_ext/ram_reg_0\(4 downto 0),
      O628(4 downto 0) => \hqd/fq/ram/ram_ext/ram_reg_0\(4 downto 0),
      O633(4 downto 0) => \hqe/fq/ram/ram_ext/ram_reg_0\(4 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      chiplink_rx_clk => chiplink_rx_clk,
      chiplink_rx_data(7 downto 0) => chiplink_rx_data(7 downto 0),
      chiplink_rx_rst => chiplink_rx_rst,
      chiplink_rx_send => chiplink_rx_send,
      chiplink_tx_data(7 downto 0) => chiplink_tx_data(7 downto 0),
      chiplink_tx_rst => chiplink_tx_rst,
      chiplink_tx_send => chiplink_tx_send,
      clk => clk,
      \enq_ptr_reg[0]\(0) => \enq_ptr_reg[0]\(0),
      \enq_ptr_reg[0]_0\(0) => \enq_ptr_reg[0]_0\(0),
      \enq_ptr_reg[0]_1\(0) => \enq_ptr_reg[0]_1\(0),
      \enq_ptr_reg[0]_2\(0) => \enq_ptr_reg[0]_2\(0),
      \hqb/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqb/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqc/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqc/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqd/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqd/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqd/fq/ram/ram_ext/ram_reg_0\(9 downto 0) => \hqd/fq/ram/ram_ext/ram_reg_1\(9 downto 0),
      \hqe/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqe/fq/ram/ram_ext/ram_reg\(4 downto 0),
      io_axi4_0_araddr(31 downto 0) => io_axi4_0_araddr(31 downto 0),
      io_axi4_0_arlen(3 downto 0) => io_axi4_0_arlen(3 downto 0),
      io_axi4_0_arready => io_axi4_0_arready,
      io_axi4_0_arsize(1 downto 0) => io_axi4_0_arsize(1 downto 0),
      io_axi4_0_arvalid => io_axi4_0_arvalid,
      \io_axi4_0_awid[0]\ => \io_axi4_0_awid[0]\,
      \io_axi4_0_awid[1]\ => \io_axi4_0_awid[1]\,
      \io_axi4_0_awid[2]\ => \io_axi4_0_awid[2]\,
      \io_axi4_0_awid[3]\ => \io_axi4_0_awid[3]\,
      io_axi4_0_awready => io_axi4_0_awready,
      io_axi4_0_awvalid => io_axi4_0_awvalid,
      io_axi4_0_bid(3 downto 0) => io_axi4_0_bid(3 downto 0),
      io_axi4_0_bready => io_axi4_0_bready,
      io_axi4_0_bresp(1 downto 0) => io_axi4_0_bresp(1 downto 0),
      io_axi4_0_bvalid => io_axi4_0_bvalid,
      io_axi4_0_rdata(63 downto 0) => io_axi4_0_rdata(63 downto 0),
      io_axi4_0_rid(3 downto 0) => io_axi4_0_rid(3 downto 0),
      io_axi4_0_rlast => io_axi4_0_rlast,
      io_axi4_0_rready => io_axi4_0_rready,
      io_axi4_0_rresp(1 downto 0) => io_axi4_0_rresp(1 downto 0),
      io_axi4_0_rvalid => io_axi4_0_rvalid,
      io_axi4_0_wdata(63 downto 0) => io_axi4_0_wdata(63 downto 0),
      io_axi4_0_wlast => io_axi4_0_wlast,
      io_axi4_0_wready => io_axi4_0_wready,
      io_axi4_0_wstrb(7 downto 0) => io_axi4_0_wstrb(7 downto 0),
      io_axi4_0_wvalid => io_axi4_0_wvalid,
      \out\(4 downto 0) => \hqa/fq/ram/ram_ext/ram_reg\(4 downto 0),
      ram_R0_data(31 downto 0) => ram_R0_data(31 downto 0),
      ram_R0_data_0(24 downto 0) => ram_R0_data_0(24 downto 0),
      resetn => resetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1_chiplink_master is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqb/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqc/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hqe/fq/ram/ram_ext/ram_reg\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O628 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O633 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \enq_ptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enq_ptr_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \io_axi4_0_awid[3]\ : out STD_LOGIC;
    \io_axi4_0_awid[2]\ : out STD_LOGIC;
    \io_axi4_0_awid[0]\ : out STD_LOGIC;
    io_axi4_0_bready : out STD_LOGIC;
    io_axi4_0_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O618 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O623 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    chiplink_tx_rst : out STD_LOGIC;
    chiplink_tx_send : out STD_LOGIC;
    chiplink_tx_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    io_axi4_0_wvalid : out STD_LOGIC;
    io_axi4_0_rready : out STD_LOGIC;
    io_axi4_0_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    io_axi4_0_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    io_axi4_0_wlast : out STD_LOGIC;
    io_axi4_0_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \io_axi4_0_awid[1]\ : out STD_LOGIC;
    io_axi4_0_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_arvalid : out STD_LOGIC;
    io_axi4_0_awvalid : out STD_LOGIC;
    chiplink_rx_clk : in STD_LOGIC;
    chiplink_rx_send : in STD_LOGIC;
    chiplink_rx_rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetn : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_axi4_0_rlast : in STD_LOGIC;
    io_axi4_0_bvalid : in STD_LOGIC;
    io_axi4_0_rvalid : in STD_LOGIC;
    io_axi4_0_arready : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_axi4_0_awready : in STD_LOGIC;
    io_axi4_0_wready : in STD_LOGIC;
    chiplink_rx_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_R0_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_R0_data_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \hqd/fq/ram/ram_ext/ram_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    io_axi4_0_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of meisha_chiplink_master_0_1_chiplink_master : entity is "chiplink_master";
end meisha_chiplink_master_0_1_chiplink_master;

architecture STRUCTURE of meisha_chiplink_master_0_1_chiplink_master is
begin
u_FPGA_ChiplinkBridge: entity work.meisha_chiplink_master_0_1_FPGA_ChiplinkBridge
     port map (
      ADDRARDADDR(4 downto 0) => ADDRARDADDR(4 downto 0),
      DOADO(6 downto 0) => DOADO(6 downto 0),
      DOBDO(0) => DOBDO(0),
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      chiplink_rx_clk => chiplink_rx_clk,
      chiplink_rx_data(7 downto 0) => chiplink_rx_data(7 downto 0),
      chiplink_rx_rst => chiplink_rx_rst,
      chiplink_rx_send => chiplink_rx_send,
      chiplink_tx_data(7 downto 0) => chiplink_tx_data(7 downto 0),
      chiplink_tx_rst => chiplink_tx_rst,
      chiplink_tx_send => chiplink_tx_send,
      clk => clk,
      \enq_ptr_reg[0]\(0) => \enq_ptr_reg[0]\(0),
      \enq_ptr_reg[0]_0\(0) => \enq_ptr_reg[0]_0\(0),
      \enq_ptr_reg[0]_1\(0) => \enq_ptr_reg[0]_1\(0),
      \enq_ptr_reg[0]_2\(0) => \enq_ptr_reg[0]_2\(0),
      \hqa/fq/ram/ram_ext/ram_reg\(4 downto 0) => \out\(4 downto 0),
      \hqb/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqb/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqb/fq/ram/ram_ext/ram_reg_0\(4 downto 0) => O618(4 downto 0),
      \hqc/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqc/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqc/fq/ram/ram_ext/ram_reg_0\(4 downto 0) => O623(4 downto 0),
      \hqd/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqd/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqd/fq/ram/ram_ext/ram_reg_0\(4 downto 0) => O628(4 downto 0),
      \hqd/fq/ram/ram_ext/ram_reg_1\(9 downto 0) => \hqd/fq/ram/ram_ext/ram_reg_0\(9 downto 0),
      \hqe/fq/ram/ram_ext/ram_reg\(4 downto 0) => \hqe/fq/ram/ram_ext/ram_reg\(4 downto 0),
      \hqe/fq/ram/ram_ext/ram_reg_0\(4 downto 0) => O633(4 downto 0),
      io_axi4_0_araddr(31 downto 0) => io_axi4_0_araddr(31 downto 0),
      io_axi4_0_arlen(3 downto 0) => io_axi4_0_arlen(3 downto 0),
      io_axi4_0_arready => io_axi4_0_arready,
      io_axi4_0_arsize(1 downto 0) => io_axi4_0_arsize(1 downto 0),
      io_axi4_0_arvalid => io_axi4_0_arvalid,
      \io_axi4_0_awid[0]\ => \io_axi4_0_awid[0]\,
      \io_axi4_0_awid[1]\ => \io_axi4_0_awid[1]\,
      \io_axi4_0_awid[2]\ => \io_axi4_0_awid[2]\,
      \io_axi4_0_awid[3]\ => \io_axi4_0_awid[3]\,
      io_axi4_0_awready => io_axi4_0_awready,
      io_axi4_0_awvalid => io_axi4_0_awvalid,
      io_axi4_0_bid(3 downto 0) => io_axi4_0_bid(3 downto 0),
      io_axi4_0_bready => io_axi4_0_bready,
      io_axi4_0_bresp(1 downto 0) => io_axi4_0_bresp(1 downto 0),
      io_axi4_0_bvalid => io_axi4_0_bvalid,
      io_axi4_0_rdata(63 downto 0) => io_axi4_0_rdata(63 downto 0),
      io_axi4_0_rid(3 downto 0) => io_axi4_0_rid(3 downto 0),
      io_axi4_0_rlast => io_axi4_0_rlast,
      io_axi4_0_rready => io_axi4_0_rready,
      io_axi4_0_rresp(1 downto 0) => io_axi4_0_rresp(1 downto 0),
      io_axi4_0_rvalid => io_axi4_0_rvalid,
      io_axi4_0_wdata(63 downto 0) => io_axi4_0_wdata(63 downto 0),
      io_axi4_0_wlast => io_axi4_0_wlast,
      io_axi4_0_wready => io_axi4_0_wready,
      io_axi4_0_wstrb(7 downto 0) => io_axi4_0_wstrb(7 downto 0),
      io_axi4_0_wvalid => io_axi4_0_wvalid,
      ram_R0_data(31 downto 0) => ram_R0_data(31 downto 0),
      ram_R0_data_0(24 downto 0) => ram_R0_data_0(24 downto 0),
      resetn => resetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity meisha_chiplink_master_0_1 is
  port (
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    chiplink_tx_clk : out STD_LOGIC;
    chiplink_tx_rst : out STD_LOGIC;
    chiplink_tx_send : out STD_LOGIC;
    chiplink_tx_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    chiplink_rx_clk : in STD_LOGIC;
    chiplink_rx_rst : in STD_LOGIC;
    chiplink_rx_send : in STD_LOGIC;
    chiplink_rx_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    io_axi4_0_awready : in STD_LOGIC;
    io_axi4_0_awvalid : out STD_LOGIC;
    io_axi4_0_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    io_axi4_0_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    io_axi4_0_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    io_axi4_0_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    io_axi4_0_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_wready : in STD_LOGIC;
    io_axi4_0_wvalid : out STD_LOGIC;
    io_axi4_0_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    io_axi4_0_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    io_axi4_0_wlast : out STD_LOGIC;
    io_axi4_0_bready : out STD_LOGIC;
    io_axi4_0_bvalid : in STD_LOGIC;
    io_axi4_0_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_axi4_0_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_arready : in STD_LOGIC;
    io_axi4_0_arvalid : out STD_LOGIC;
    io_axi4_0_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    io_axi4_0_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    io_axi4_0_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    io_axi4_0_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    io_axi4_0_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_rready : out STD_LOGIC;
    io_axi4_0_rvalid : in STD_LOGIC;
    io_axi4_0_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_axi4_0_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    io_axi4_0_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_axi4_0_rlast : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of meisha_chiplink_master_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of meisha_chiplink_master_0_1 : entity is "meisha_chiplink_master_0_1,chiplink_master,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of meisha_chiplink_master_0_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of meisha_chiplink_master_0_1 : entity is "chiplink_master,Vivado 2016.4";
end meisha_chiplink_master_0_1;

architecture STRUCTURE of meisha_chiplink_master_0_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^clk\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_0\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_1\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_13\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_14\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_15\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_16\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_17\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_18\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_19\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_2\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_20\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_21\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_22\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_23\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_24\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_25\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_26\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_27\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_28\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_29\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_30\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_31\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_7\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_8\ : STD_LOGIC;
  signal \hqb/fq/ram/ram_ext/ram_reg_n_9\ : STD_LOGIC;
  signal \hqc/fq/ram/ram_ext/ram_reg_n_0\ : STD_LOGIC;
  signal \hqc/fq/ram/ram_ext/ram_reg_n_1\ : STD_LOGIC;
  signal \hqc/fq/ram/ram_ext/ram_reg_n_13\ : STD_LOGIC;
  signal \hqc/fq/ram/ram_ext/ram_reg_n_14\ : STD_LOGIC;
  signal \hqc/fq/ram/ram_ext/ram_reg_n_15\ : STD_LOGIC;
  signal \hqc/fq/ram/ram_ext/ram_reg_n_2\ : STD_LOGIC;
  signal \hqc/fq/ram/ram_ext/ram_reg_n_7\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_13\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_14\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_15\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_16\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_17\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_18\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_19\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_20\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_21\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_22\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_23\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_24\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_25\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_26\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_27\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_28\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_29\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_30\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_31\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_7\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_8\ : STD_LOGIC;
  signal \hqd/fq/ram/ram_ext/ram_reg_n_9\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_0\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_1\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_10\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_11\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_12\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_13\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_14\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_15\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_16\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_17\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_18\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_19\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_2\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_20\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_21\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_22\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_23\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_24\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_25\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_26\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_27\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_28\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_29\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_3\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_30\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_4\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_5\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_6\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_7\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_8\ : STD_LOGIC;
  signal \hqe/fq/ram/ram_ext/ram_reg_n_9\ : STD_LOGIC;
  signal inst_n_0 : STD_LOGIC;
  signal inst_n_1 : STD_LOGIC;
  signal inst_n_10 : STD_LOGIC;
  signal inst_n_11 : STD_LOGIC;
  signal inst_n_12 : STD_LOGIC;
  signal inst_n_13 : STD_LOGIC;
  signal inst_n_14 : STD_LOGIC;
  signal inst_n_15 : STD_LOGIC;
  signal inst_n_16 : STD_LOGIC;
  signal inst_n_17 : STD_LOGIC;
  signal inst_n_18 : STD_LOGIC;
  signal inst_n_19 : STD_LOGIC;
  signal inst_n_2 : STD_LOGIC;
  signal inst_n_20 : STD_LOGIC;
  signal inst_n_21 : STD_LOGIC;
  signal inst_n_22 : STD_LOGIC;
  signal inst_n_23 : STD_LOGIC;
  signal inst_n_24 : STD_LOGIC;
  signal inst_n_3 : STD_LOGIC;
  signal inst_n_4 : STD_LOGIC;
  signal inst_n_5 : STD_LOGIC;
  signal inst_n_6 : STD_LOGIC;
  signal inst_n_7 : STD_LOGIC;
  signal inst_n_8 : STD_LOGIC;
  signal inst_n_9 : STD_LOGIC;
  signal \^io_axi4_0_araddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^io_axi4_0_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^io_axi4_0_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^io_axi4_0_awid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1\ : STD_LOGIC_VECTOR ( 14 downto 8 );
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/do_enq\ : STD_LOGIC;
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/enq_ptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/ram_R0_data\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/do_enq\ : STD_LOGIC;
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/enq_ptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/ram_R0_data\ : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/do_enq\ : STD_LOGIC;
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/enq_ptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/ram_R0_data\ : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/do_enq\ : STD_LOGIC;
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/enq_ptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/ram_R0_data\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/do_enq\ : STD_LOGIC;
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/enq_ptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/ram_R0_data\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/p_0_in\ : STD_LOGIC;
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_a_shiftAmount\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_c_shiftAmount\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_d_shiftAmount\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_e_shiftAmount\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_hqa/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_hqa/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_hqb/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_hqb/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_hqc/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_hqc/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_hqd/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_hqd/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_hqe/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_hqe/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \hqa/fq/ram/ram_ext/ram_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \hqa/fq/ram/ram_ext/ram_reg\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \hqa/fq/ram/ram_ext/ram_reg\ : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \hqa/fq/ram/ram_ext/ram_reg\ : label is "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \hqa/fq/ram/ram_ext/ram_reg\ : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \hqa/fq/ram/ram_ext/ram_reg\ : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \hqa/fq/ram/ram_ext/ram_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \hqa/fq/ram/ram_ext/ram_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \hqa/fq/ram/ram_ext/ram_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \hqa/fq/ram/ram_ext/ram_reg\ : label is 31;
  attribute CLOCK_DOMAINS of \hqb/fq/ram/ram_ext/ram_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \hqb/fq/ram/ram_ext/ram_reg\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \hqb/fq/ram/ram_ext/ram_reg\ : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS of \hqb/fq/ram/ram_ext/ram_reg\ : label is "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \hqb/fq/ram/ram_ext/ram_reg\ : label is 1024;
  attribute RTL_RAM_NAME of \hqb/fq/ram/ram_ext/ram_reg\ : label is "ram";
  attribute bram_addr_begin of \hqb/fq/ram/ram_ext/ram_reg\ : label is 0;
  attribute bram_addr_end of \hqb/fq/ram/ram_ext/ram_reg\ : label is 511;
  attribute bram_slice_begin of \hqb/fq/ram/ram_ext/ram_reg\ : label is 0;
  attribute bram_slice_end of \hqb/fq/ram/ram_ext/ram_reg\ : label is 31;
  attribute CLOCK_DOMAINS of \hqc/fq/ram/ram_ext/ram_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \hqc/fq/ram/ram_ext/ram_reg\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \hqc/fq/ram/ram_ext/ram_reg\ : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS of \hqc/fq/ram/ram_ext/ram_reg\ : label is "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \hqc/fq/ram/ram_ext/ram_reg\ : label is 1024;
  attribute RTL_RAM_NAME of \hqc/fq/ram/ram_ext/ram_reg\ : label is "ram";
  attribute bram_addr_begin of \hqc/fq/ram/ram_ext/ram_reg\ : label is 0;
  attribute bram_addr_end of \hqc/fq/ram/ram_ext/ram_reg\ : label is 511;
  attribute bram_slice_begin of \hqc/fq/ram/ram_ext/ram_reg\ : label is 0;
  attribute bram_slice_end of \hqc/fq/ram/ram_ext/ram_reg\ : label is 31;
  attribute CLOCK_DOMAINS of \hqd/fq/ram/ram_ext/ram_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \hqd/fq/ram/ram_ext/ram_reg\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \hqd/fq/ram/ram_ext/ram_reg\ : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS of \hqd/fq/ram/ram_ext/ram_reg\ : label is "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \hqd/fq/ram/ram_ext/ram_reg\ : label is 1024;
  attribute RTL_RAM_NAME of \hqd/fq/ram/ram_ext/ram_reg\ : label is "ram";
  attribute bram_addr_begin of \hqd/fq/ram/ram_ext/ram_reg\ : label is 0;
  attribute bram_addr_end of \hqd/fq/ram/ram_ext/ram_reg\ : label is 511;
  attribute bram_slice_begin of \hqd/fq/ram/ram_ext/ram_reg\ : label is 0;
  attribute bram_slice_end of \hqd/fq/ram/ram_ext/ram_reg\ : label is 31;
  attribute CLOCK_DOMAINS of \hqe/fq/ram/ram_ext/ram_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \hqe/fq/ram/ram_ext/ram_reg\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \hqe/fq/ram/ram_ext/ram_reg\ : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS of \hqe/fq/ram/ram_ext/ram_reg\ : label is "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \hqe/fq/ram/ram_ext/ram_reg\ : label is 1024;
  attribute RTL_RAM_NAME of \hqe/fq/ram/ram_ext/ram_reg\ : label is "ram";
  attribute bram_addr_begin of \hqe/fq/ram/ram_ext/ram_reg\ : label is 0;
  attribute bram_addr_end of \hqe/fq/ram/ram_ext/ram_reg\ : label is 511;
  attribute bram_slice_begin of \hqe/fq/ram/ram_ext/ram_reg\ : label is 0;
  attribute bram_slice_end of \hqe/fq/ram/ram_ext/ram_reg\ : label is 31;
begin
  \^clk\ <= clk;
  chiplink_tx_clk <= \^clk\;
  io_axi4_0_araddr(31 downto 0) <= \^io_axi4_0_araddr\(31 downto 0);
  io_axi4_0_arburst(1) <= \<const0>\;
  io_axi4_0_arburst(0) <= \<const1>\;
  io_axi4_0_arid(3 downto 0) <= \^io_axi4_0_awid\(3 downto 0);
  io_axi4_0_arlen(7) <= \<const0>\;
  io_axi4_0_arlen(6) <= \<const0>\;
  io_axi4_0_arlen(5) <= \<const0>\;
  io_axi4_0_arlen(4) <= \<const0>\;
  io_axi4_0_arlen(3 downto 0) <= \^io_axi4_0_arlen\(3 downto 0);
  io_axi4_0_arsize(2) <= \<const0>\;
  io_axi4_0_arsize(1 downto 0) <= \^io_axi4_0_arsize\(1 downto 0);
  io_axi4_0_awaddr(31 downto 0) <= \^io_axi4_0_araddr\(31 downto 0);
  io_axi4_0_awburst(1) <= \<const0>\;
  io_axi4_0_awburst(0) <= \<const1>\;
  io_axi4_0_awid(3 downto 0) <= \^io_axi4_0_awid\(3 downto 0);
  io_axi4_0_awlen(7) <= \<const0>\;
  io_axi4_0_awlen(6) <= \<const0>\;
  io_axi4_0_awlen(5) <= \<const0>\;
  io_axi4_0_awlen(4) <= \<const0>\;
  io_axi4_0_awlen(3 downto 0) <= \^io_axi4_0_arlen\(3 downto 0);
  io_axi4_0_awsize(2) <= \<const0>\;
  io_axi4_0_awsize(1 downto 0) <= \^io_axi4_0_arsize\(1 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\hqa/fq/ram/ram_ext/ram_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"1111",
      ADDRARDADDR(9) => inst_n_0,
      ADDRARDADDR(8) => inst_n_1,
      ADDRARDADDR(7) => inst_n_2,
      ADDRARDADDR(6) => inst_n_3,
      ADDRARDADDR(5) => inst_n_4,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 10) => B"1111",
      ADDRBWRADDR(9 downto 5) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/enq_ptr_reg\(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => chiplink_rx_clk,
      CLKBWRCLK => chiplink_rx_clk,
      DIADI(15 downto 12) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount\(3 downto 0),
      DIADI(11 downto 7) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_a_shiftAmount\(4 downto 0),
      DIADI(6) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1\(14),
      DIADI(5) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/p_0_in\,
      DIADI(4 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1\(12 downto 8),
      DIBDI(15 downto 11) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_e_shiftAmount\(4 downto 0),
      DIBDI(10 downto 6) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_d_shiftAmount\(4 downto 0),
      DIBDI(5 downto 1) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_c_shiftAmount\(4 downto 0),
      DIBDI(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount\(4),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/ram_R0_data\(15 downto 0),
      DOBDO(15 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/ram_R0_data\(31 downto 16),
      DOPADOP(1 downto 0) => \NLW_hqa/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_hqa/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/do_enq\,
      WEBWE(2) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/do_enq\,
      WEBWE(1) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/do_enq\,
      WEBWE(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/do_enq\
    );
\hqb/fq/ram/ram_ext/ram_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"1111",
      ADDRARDADDR(9) => inst_n_5,
      ADDRARDADDR(8) => inst_n_6,
      ADDRARDADDR(7) => inst_n_7,
      ADDRARDADDR(6) => inst_n_8,
      ADDRARDADDR(5) => inst_n_9,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 10) => B"1111",
      ADDRBWRADDR(9 downto 5) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/enq_ptr_reg\(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => chiplink_rx_clk,
      CLKBWRCLK => chiplink_rx_clk,
      DIADI(15 downto 12) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount\(3 downto 0),
      DIADI(11 downto 7) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_a_shiftAmount\(4 downto 0),
      DIADI(6) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1\(14),
      DIADI(5) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/p_0_in\,
      DIADI(4 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1\(12 downto 8),
      DIBDI(15 downto 11) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_e_shiftAmount\(4 downto 0),
      DIBDI(10 downto 6) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_d_shiftAmount\(4 downto 0),
      DIBDI(5 downto 1) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_c_shiftAmount\(4 downto 0),
      DIBDI(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount\(4),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => \hqb/fq/ram/ram_ext/ram_reg_n_0\,
      DOADO(14) => \hqb/fq/ram/ram_ext/ram_reg_n_1\,
      DOADO(13) => \hqb/fq/ram/ram_ext/ram_reg_n_2\,
      DOADO(12 downto 9) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/ram_R0_data\(12 downto 9),
      DOADO(8) => \hqb/fq/ram/ram_ext/ram_reg_n_7\,
      DOADO(7) => \hqb/fq/ram/ram_ext/ram_reg_n_8\,
      DOADO(6) => \hqb/fq/ram/ram_ext/ram_reg_n_9\,
      DOADO(5 downto 3) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/ram_R0_data\(5 downto 3),
      DOADO(2) => \hqb/fq/ram/ram_ext/ram_reg_n_13\,
      DOADO(1) => \hqb/fq/ram/ram_ext/ram_reg_n_14\,
      DOADO(0) => \hqb/fq/ram/ram_ext/ram_reg_n_15\,
      DOBDO(15) => \hqb/fq/ram/ram_ext/ram_reg_n_16\,
      DOBDO(14) => \hqb/fq/ram/ram_ext/ram_reg_n_17\,
      DOBDO(13) => \hqb/fq/ram/ram_ext/ram_reg_n_18\,
      DOBDO(12) => \hqb/fq/ram/ram_ext/ram_reg_n_19\,
      DOBDO(11) => \hqb/fq/ram/ram_ext/ram_reg_n_20\,
      DOBDO(10) => \hqb/fq/ram/ram_ext/ram_reg_n_21\,
      DOBDO(9) => \hqb/fq/ram/ram_ext/ram_reg_n_22\,
      DOBDO(8) => \hqb/fq/ram/ram_ext/ram_reg_n_23\,
      DOBDO(7) => \hqb/fq/ram/ram_ext/ram_reg_n_24\,
      DOBDO(6) => \hqb/fq/ram/ram_ext/ram_reg_n_25\,
      DOBDO(5) => \hqb/fq/ram/ram_ext/ram_reg_n_26\,
      DOBDO(4) => \hqb/fq/ram/ram_ext/ram_reg_n_27\,
      DOBDO(3) => \hqb/fq/ram/ram_ext/ram_reg_n_28\,
      DOBDO(2) => \hqb/fq/ram/ram_ext/ram_reg_n_29\,
      DOBDO(1) => \hqb/fq/ram/ram_ext/ram_reg_n_30\,
      DOBDO(0) => \hqb/fq/ram/ram_ext/ram_reg_n_31\,
      DOPADOP(1 downto 0) => \NLW_hqb/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_hqb/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/do_enq\,
      WEBWE(2) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/do_enq\,
      WEBWE(1) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/do_enq\,
      WEBWE(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/do_enq\
    );
\hqc/fq/ram/ram_ext/ram_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"1111",
      ADDRARDADDR(9) => inst_n_10,
      ADDRARDADDR(8) => inst_n_11,
      ADDRARDADDR(7) => inst_n_12,
      ADDRARDADDR(6) => inst_n_13,
      ADDRARDADDR(5) => inst_n_14,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 10) => B"1111",
      ADDRBWRADDR(9 downto 5) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/enq_ptr_reg\(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => chiplink_rx_clk,
      CLKBWRCLK => chiplink_rx_clk,
      DIADI(15 downto 12) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount\(3 downto 0),
      DIADI(11 downto 7) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_a_shiftAmount\(4 downto 0),
      DIADI(6) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1\(14),
      DIADI(5) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/p_0_in\,
      DIADI(4 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1\(12 downto 8),
      DIBDI(15 downto 11) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_e_shiftAmount\(4 downto 0),
      DIBDI(10 downto 6) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_d_shiftAmount\(4 downto 0),
      DIBDI(5 downto 1) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_c_shiftAmount\(4 downto 0),
      DIBDI(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount\(4),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => \hqc/fq/ram/ram_ext/ram_reg_n_0\,
      DOADO(14) => \hqc/fq/ram/ram_ext/ram_reg_n_1\,
      DOADO(13) => \hqc/fq/ram/ram_ext/ram_reg_n_2\,
      DOADO(12 downto 9) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/ram_R0_data\(12 downto 9),
      DOADO(8) => \hqc/fq/ram/ram_ext/ram_reg_n_7\,
      DOADO(7 downto 3) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/ram_R0_data\(7 downto 3),
      DOADO(2) => \hqc/fq/ram/ram_ext/ram_reg_n_13\,
      DOADO(1) => \hqc/fq/ram/ram_ext/ram_reg_n_14\,
      DOADO(0) => \hqc/fq/ram/ram_ext/ram_reg_n_15\,
      DOBDO(15 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/ram_R0_data\(31 downto 16),
      DOPADOP(1 downto 0) => \NLW_hqc/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_hqc/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/do_enq\,
      WEBWE(2) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/do_enq\,
      WEBWE(1) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/do_enq\,
      WEBWE(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/do_enq\
    );
\hqd/fq/ram/ram_ext/ram_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"1111",
      ADDRARDADDR(9) => inst_n_15,
      ADDRARDADDR(8) => inst_n_16,
      ADDRARDADDR(7) => inst_n_17,
      ADDRARDADDR(6) => inst_n_18,
      ADDRARDADDR(5) => inst_n_19,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 10) => B"1111",
      ADDRBWRADDR(9 downto 5) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/enq_ptr_reg\(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => chiplink_rx_clk,
      CLKBWRCLK => chiplink_rx_clk,
      DIADI(15 downto 12) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount\(3 downto 0),
      DIADI(11 downto 7) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_a_shiftAmount\(4 downto 0),
      DIADI(6) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1\(14),
      DIADI(5) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/p_0_in\,
      DIADI(4 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1\(12 downto 8),
      DIBDI(15 downto 11) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_e_shiftAmount\(4 downto 0),
      DIBDI(10 downto 6) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_d_shiftAmount\(4 downto 0),
      DIBDI(5 downto 1) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_c_shiftAmount\(4 downto 0),
      DIBDI(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount\(4),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 9) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/ram_R0_data\(15 downto 9),
      DOADO(8) => \hqd/fq/ram/ram_ext/ram_reg_n_7\,
      DOADO(7) => \hqd/fq/ram/ram_ext/ram_reg_n_8\,
      DOADO(6) => \hqd/fq/ram/ram_ext/ram_reg_n_9\,
      DOADO(5 downto 3) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/ram_R0_data\(5 downto 3),
      DOADO(2) => \hqd/fq/ram/ram_ext/ram_reg_n_13\,
      DOADO(1) => \hqd/fq/ram/ram_ext/ram_reg_n_14\,
      DOADO(0) => \hqd/fq/ram/ram_ext/ram_reg_n_15\,
      DOBDO(15) => \hqd/fq/ram/ram_ext/ram_reg_n_16\,
      DOBDO(14) => \hqd/fq/ram/ram_ext/ram_reg_n_17\,
      DOBDO(13) => \hqd/fq/ram/ram_ext/ram_reg_n_18\,
      DOBDO(12) => \hqd/fq/ram/ram_ext/ram_reg_n_19\,
      DOBDO(11) => \hqd/fq/ram/ram_ext/ram_reg_n_20\,
      DOBDO(10) => \hqd/fq/ram/ram_ext/ram_reg_n_21\,
      DOBDO(9) => \hqd/fq/ram/ram_ext/ram_reg_n_22\,
      DOBDO(8) => \hqd/fq/ram/ram_ext/ram_reg_n_23\,
      DOBDO(7) => \hqd/fq/ram/ram_ext/ram_reg_n_24\,
      DOBDO(6) => \hqd/fq/ram/ram_ext/ram_reg_n_25\,
      DOBDO(5) => \hqd/fq/ram/ram_ext/ram_reg_n_26\,
      DOBDO(4) => \hqd/fq/ram/ram_ext/ram_reg_n_27\,
      DOBDO(3) => \hqd/fq/ram/ram_ext/ram_reg_n_28\,
      DOBDO(2) => \hqd/fq/ram/ram_ext/ram_reg_n_29\,
      DOBDO(1) => \hqd/fq/ram/ram_ext/ram_reg_n_30\,
      DOBDO(0) => \hqd/fq/ram/ram_ext/ram_reg_n_31\,
      DOPADOP(1 downto 0) => \NLW_hqd/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_hqd/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/do_enq\,
      WEBWE(2) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/do_enq\,
      WEBWE(1) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/do_enq\,
      WEBWE(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/do_enq\
    );
\hqe/fq/ram/ram_ext/ram_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"1111",
      ADDRARDADDR(9) => inst_n_20,
      ADDRARDADDR(8) => inst_n_21,
      ADDRARDADDR(7) => inst_n_22,
      ADDRARDADDR(6) => inst_n_23,
      ADDRARDADDR(5) => inst_n_24,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 10) => B"1111",
      ADDRBWRADDR(9 downto 5) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/enq_ptr_reg\(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => chiplink_rx_clk,
      CLKBWRCLK => chiplink_rx_clk,
      DIADI(15 downto 12) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount\(3 downto 0),
      DIADI(11 downto 7) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_a_shiftAmount\(4 downto 0),
      DIADI(6) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1\(14),
      DIADI(5) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/p_0_in\,
      DIADI(4 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1\(12 downto 8),
      DIBDI(15 downto 11) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_e_shiftAmount\(4 downto 0),
      DIBDI(10 downto 6) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_d_shiftAmount\(4 downto 0),
      DIBDI(5 downto 1) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_c_shiftAmount\(4 downto 0),
      DIBDI(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount\(4),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => \hqe/fq/ram/ram_ext/ram_reg_n_0\,
      DOADO(14) => \hqe/fq/ram/ram_ext/ram_reg_n_1\,
      DOADO(13) => \hqe/fq/ram/ram_ext/ram_reg_n_2\,
      DOADO(12) => \hqe/fq/ram/ram_ext/ram_reg_n_3\,
      DOADO(11) => \hqe/fq/ram/ram_ext/ram_reg_n_4\,
      DOADO(10) => \hqe/fq/ram/ram_ext/ram_reg_n_5\,
      DOADO(9) => \hqe/fq/ram/ram_ext/ram_reg_n_6\,
      DOADO(8) => \hqe/fq/ram/ram_ext/ram_reg_n_7\,
      DOADO(7) => \hqe/fq/ram/ram_ext/ram_reg_n_8\,
      DOADO(6) => \hqe/fq/ram/ram_ext/ram_reg_n_9\,
      DOADO(5) => \hqe/fq/ram/ram_ext/ram_reg_n_10\,
      DOADO(4) => \hqe/fq/ram/ram_ext/ram_reg_n_11\,
      DOADO(3) => \hqe/fq/ram/ram_ext/ram_reg_n_12\,
      DOADO(2) => \hqe/fq/ram/ram_ext/ram_reg_n_13\,
      DOADO(1) => \hqe/fq/ram/ram_ext/ram_reg_n_14\,
      DOADO(0) => \hqe/fq/ram/ram_ext/ram_reg_n_15\,
      DOBDO(15) => \hqe/fq/ram/ram_ext/ram_reg_n_16\,
      DOBDO(14) => \hqe/fq/ram/ram_ext/ram_reg_n_17\,
      DOBDO(13) => \hqe/fq/ram/ram_ext/ram_reg_n_18\,
      DOBDO(12) => \hqe/fq/ram/ram_ext/ram_reg_n_19\,
      DOBDO(11) => \hqe/fq/ram/ram_ext/ram_reg_n_20\,
      DOBDO(10) => \hqe/fq/ram/ram_ext/ram_reg_n_21\,
      DOBDO(9) => \hqe/fq/ram/ram_ext/ram_reg_n_22\,
      DOBDO(8) => \hqe/fq/ram/ram_ext/ram_reg_n_23\,
      DOBDO(7) => \hqe/fq/ram/ram_ext/ram_reg_n_24\,
      DOBDO(6) => \hqe/fq/ram/ram_ext/ram_reg_n_25\,
      DOBDO(5) => \hqe/fq/ram/ram_ext/ram_reg_n_26\,
      DOBDO(4) => \hqe/fq/ram/ram_ext/ram_reg_n_27\,
      DOBDO(3) => \hqe/fq/ram/ram_ext/ram_reg_n_28\,
      DOBDO(2) => \hqe/fq/ram/ram_ext/ram_reg_n_29\,
      DOBDO(1) => \hqe/fq/ram/ram_ext/ram_reg_n_30\,
      DOBDO(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/ram_R0_data\(16),
      DOPADOP(1 downto 0) => \NLW_hqe/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_hqe/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/do_enq\,
      WEBWE(2) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/do_enq\,
      WEBWE(1) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/do_enq\,
      WEBWE(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/do_enq\
    );
inst: entity work.meisha_chiplink_master_0_1_chiplink_master
     port map (
      ADDRARDADDR(4) => inst_n_0,
      ADDRARDADDR(3) => inst_n_1,
      ADDRARDADDR(2) => inst_n_2,
      ADDRARDADDR(1) => inst_n_3,
      ADDRARDADDR(0) => inst_n_4,
      DOADO(6 downto 3) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/ram_R0_data\(12 downto 9),
      DOADO(2 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/ram_R0_data\(5 downto 3),
      DOBDO(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/ram_R0_data\(16),
      E(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/do_enq\,
      O618(4 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/enq_ptr_reg\(4 downto 0),
      O623(4 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/enq_ptr_reg\(4 downto 0),
      O628(4 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/enq_ptr_reg\(4 downto 0),
      O633(4 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/enq_ptr_reg\(4 downto 0),
      Q(31 downto 27) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_e_shiftAmount\(4 downto 0),
      Q(26 downto 22) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_d_shiftAmount\(4 downto 0),
      Q(21 downto 17) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_c_shiftAmount\(4 downto 0),
      Q(16 downto 12) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount\(4 downto 0),
      Q(11 downto 7) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_a_shiftAmount\(4 downto 0),
      Q(6) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1\(14),
      Q(5) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/p_0_in\,
      Q(4 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1\(12 downto 8),
      chiplink_rx_clk => chiplink_rx_clk,
      chiplink_rx_data(7 downto 0) => chiplink_rx_data(7 downto 0),
      chiplink_rx_rst => chiplink_rx_rst,
      chiplink_rx_send => chiplink_rx_send,
      chiplink_tx_data(7 downto 0) => chiplink_tx_data(7 downto 0),
      chiplink_tx_rst => chiplink_tx_rst,
      chiplink_tx_send => chiplink_tx_send,
      clk => \^clk\,
      \enq_ptr_reg[0]\(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/do_enq\,
      \enq_ptr_reg[0]_0\(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/do_enq\,
      \enq_ptr_reg[0]_1\(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/do_enq\,
      \enq_ptr_reg[0]_2\(0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/do_enq\,
      \hqb/fq/ram/ram_ext/ram_reg\(4) => inst_n_5,
      \hqb/fq/ram/ram_ext/ram_reg\(3) => inst_n_6,
      \hqb/fq/ram/ram_ext/ram_reg\(2) => inst_n_7,
      \hqb/fq/ram/ram_ext/ram_reg\(1) => inst_n_8,
      \hqb/fq/ram/ram_ext/ram_reg\(0) => inst_n_9,
      \hqc/fq/ram/ram_ext/ram_reg\(4) => inst_n_10,
      \hqc/fq/ram/ram_ext/ram_reg\(3) => inst_n_11,
      \hqc/fq/ram/ram_ext/ram_reg\(2) => inst_n_12,
      \hqc/fq/ram/ram_ext/ram_reg\(1) => inst_n_13,
      \hqc/fq/ram/ram_ext/ram_reg\(0) => inst_n_14,
      \hqd/fq/ram/ram_ext/ram_reg\(4) => inst_n_15,
      \hqd/fq/ram/ram_ext/ram_reg\(3) => inst_n_16,
      \hqd/fq/ram/ram_ext/ram_reg\(2) => inst_n_17,
      \hqd/fq/ram/ram_ext/ram_reg\(1) => inst_n_18,
      \hqd/fq/ram/ram_ext/ram_reg\(0) => inst_n_19,
      \hqd/fq/ram/ram_ext/ram_reg_0\(9 downto 3) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/ram_R0_data\(15 downto 9),
      \hqd/fq/ram/ram_ext/ram_reg_0\(2 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/ram_R0_data\(5 downto 3),
      \hqe/fq/ram/ram_ext/ram_reg\(4) => inst_n_20,
      \hqe/fq/ram/ram_ext/ram_reg\(3) => inst_n_21,
      \hqe/fq/ram/ram_ext/ram_reg\(2) => inst_n_22,
      \hqe/fq/ram/ram_ext/ram_reg\(1) => inst_n_23,
      \hqe/fq/ram/ram_ext/ram_reg\(0) => inst_n_24,
      io_axi4_0_araddr(31 downto 0) => \^io_axi4_0_araddr\(31 downto 0),
      io_axi4_0_arlen(3 downto 0) => \^io_axi4_0_arlen\(3 downto 0),
      io_axi4_0_arready => io_axi4_0_arready,
      io_axi4_0_arsize(1 downto 0) => \^io_axi4_0_arsize\(1 downto 0),
      io_axi4_0_arvalid => io_axi4_0_arvalid,
      \io_axi4_0_awid[0]\ => \^io_axi4_0_awid\(0),
      \io_axi4_0_awid[1]\ => \^io_axi4_0_awid\(1),
      \io_axi4_0_awid[2]\ => \^io_axi4_0_awid\(2),
      \io_axi4_0_awid[3]\ => \^io_axi4_0_awid\(3),
      io_axi4_0_awready => io_axi4_0_awready,
      io_axi4_0_awvalid => io_axi4_0_awvalid,
      io_axi4_0_bid(3 downto 0) => io_axi4_0_bid(3 downto 0),
      io_axi4_0_bready => io_axi4_0_bready,
      io_axi4_0_bresp(1 downto 0) => io_axi4_0_bresp(1 downto 0),
      io_axi4_0_bvalid => io_axi4_0_bvalid,
      io_axi4_0_rdata(63 downto 0) => io_axi4_0_rdata(63 downto 0),
      io_axi4_0_rid(3 downto 0) => io_axi4_0_rid(3 downto 0),
      io_axi4_0_rlast => io_axi4_0_rlast,
      io_axi4_0_rready => io_axi4_0_rready,
      io_axi4_0_rresp(1 downto 0) => io_axi4_0_rresp(1 downto 0),
      io_axi4_0_rvalid => io_axi4_0_rvalid,
      io_axi4_0_wdata(63 downto 0) => io_axi4_0_wdata(63 downto 0),
      io_axi4_0_wlast => io_axi4_0_wlast,
      io_axi4_0_wready => io_axi4_0_wready,
      io_axi4_0_wstrb(7 downto 0) => io_axi4_0_wstrb(7 downto 0),
      io_axi4_0_wvalid => io_axi4_0_wvalid,
      \out\(4 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/enq_ptr_reg\(4 downto 0),
      ram_R0_data(31 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/ram_R0_data\(31 downto 0),
      ram_R0_data_0(24 downto 9) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/ram_R0_data\(31 downto 16),
      ram_R0_data_0(8 downto 5) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/ram_R0_data\(12 downto 9),
      ram_R0_data_0(4 downto 0) => \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/ram_R0_data\(7 downto 3),
      resetn => resetn
    );
end STRUCTURE;
