
---------- Begin Simulation Statistics ----------
final_tick                                40384396500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191093                       # Simulator instruction rate (inst/s)
host_mem_usage                                4491040                       # Number of bytes of host memory used
host_op_rate                                   350338                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    88.81                       # Real time elapsed on the host
host_tick_rate                              454721038                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16971229                       # Number of instructions simulated
sim_ops                                      31113958                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040384                       # Number of seconds simulated
sim_ticks                                 40384396500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              287                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    287                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              8.076879                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5692618                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2460722                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35069                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493535                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          537                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       40223975                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.123810                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5352247                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          611                       # TLB misses on write requests
system.cpu0.numCycles                        80768793                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40544818                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    6971229                       # Number of instructions committed
system.cpu1.committedOps                     10136416                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.586010                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1351614                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1310927                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       253531                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    5051148                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        19703                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       66797138                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086311                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1619343                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          262                       # TLB misses on write requests
system.cpu1.numCycles                        80768730                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3523168     34.76%     34.78% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.78% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.79% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               754347      7.44%     42.23% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     42.23% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     42.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     42.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     42.23% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     42.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     42.23% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     42.23% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     42.25% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     42.25% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     42.26% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     42.26% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.02%     42.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     42.29% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     42.29% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     42.29% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.42%     42.71% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               272898      2.69%     45.41% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           756429      7.46%     52.87% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         4777473     47.13%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                10136416                       # Class of committed instruction
system.cpu1.tickCycles                       13971592                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       766996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1535036                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2176101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          245                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4352269                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            245                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             119708                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       652911                       # Transaction distribution
system.membus.trans_dist::CleanEvict           114085                       # Transaction distribution
system.membus.trans_dist::ReadExReq            648332                       # Transaction distribution
system.membus.trans_dist::ReadExResp           648330                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        119708                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2303074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2303074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2303074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     90940736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     90940736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                90940736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            768040                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  768040    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              768040                       # Request fanout histogram
system.membus.reqLayer4.occupancy          4413997000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4036964000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4213382                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4213382                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4213382                       # number of overall hits
system.cpu0.icache.overall_hits::total        4213382                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1138706                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1138706                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1138706                       # number of overall misses
system.cpu0.icache.overall_misses::total      1138706                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  21297649000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  21297649000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  21297649000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  21297649000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5352088                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5352088                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5352088                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5352088                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.212759                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.212759                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.212759                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.212759                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 18703.378221                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18703.378221                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 18703.378221                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18703.378221                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1138689                       # number of writebacks
system.cpu0.icache.writebacks::total          1138689                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1138706                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1138706                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1138706                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1138706                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  20158944000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  20158944000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  20158944000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  20158944000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.212759                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.212759                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.212759                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.212759                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17703.379099                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17703.379099                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17703.379099                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17703.379099                       # average overall mshr miss latency
system.cpu0.icache.replacements               1138689                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4213382                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4213382                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1138706                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1138706                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  21297649000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  21297649000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5352088                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5352088                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.212759                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.212759                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 18703.378221                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18703.378221                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1138706                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1138706                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  20158944000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  20158944000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.212759                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.212759                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17703.379099                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17703.379099                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999662                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5352087                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1138705                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.700152                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999662                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999979                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43955409                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43955409                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3326619                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3326619                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3327569                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3327569                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       462305                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        462305                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       463409                       # number of overall misses
system.cpu0.dcache.overall_misses::total       463409                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  12111956500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12111956500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  12111956500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12111956500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3788924                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3788924                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3790978                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3790978                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.122015                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.122015                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122240                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122240                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26199.060144                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26199.060144                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26136.644951                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26136.644951                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       176209                       # number of writebacks
system.cpu0.dcache.writebacks::total           176209                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76535                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76535                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76535                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76535                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385770                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385770                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386808                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386808                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   9376725000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9376725000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   9435651000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9435651000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101815                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101815                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102034                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 24306.516836                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24306.516836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 24393.629398                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24393.629398                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386792                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2074232                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2074232                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297591                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297591                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   7241769500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7241769500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2371823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2371823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125469                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125469                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24334.638816                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24334.638816                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12917                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12917                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284674                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284674                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6627615500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6627615500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.120023                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.120023                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23281.421907                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23281.421907                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1252387                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1252387                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       164714                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       164714                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4870187000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4870187000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116233                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116233                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29567.535243                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29567.535243                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63618                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63618                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101096                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101096                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2749109500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2749109500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071340                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071340                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27193.059073                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27193.059073                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          950                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          950                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1104                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1104                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.537488                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.537488                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     58926000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     58926000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 56768.786127                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 56768.786127                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999683                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3714377                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386808                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.602637                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999683                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30714632                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30714632                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1608170                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1608170                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1608170                       # number of overall hits
system.cpu1.icache.overall_hits::total        1608170                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11106                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11106                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11106                       # number of overall misses
system.cpu1.icache.overall_misses::total        11106                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    287172000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    287172000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    287172000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    287172000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1619276                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1619276                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1619276                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1619276                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006859                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006859                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006859                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006859                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25857.374392                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25857.374392                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25857.374392                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25857.374392                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11090                       # number of writebacks
system.cpu1.icache.writebacks::total            11090                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11106                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11106                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11106                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11106                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    276066000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    276066000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    276066000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    276066000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006859                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006859                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006859                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006859                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24857.374392                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24857.374392                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24857.374392                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24857.374392                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11090                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1608170                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1608170                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11106                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11106                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    287172000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    287172000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1619276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1619276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006859                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006859                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25857.374392                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25857.374392                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11106                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11106                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    276066000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    276066000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006859                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006859                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24857.374392                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24857.374392                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999646                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1619276                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11106                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           145.801909                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999646                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12965314                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12965314                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5079704                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5079704                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5079704                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5079704                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1017788                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1017788                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1017788                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1017788                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  69146208000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  69146208000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  69146208000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  69146208000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6097492                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6097492                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6097492                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6097492                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166919                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166919                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166919                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166919                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67937.731630                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67937.731630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67937.731630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67937.731630                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       632197                       # number of writebacks
system.cpu1.dcache.writebacks::total           632197                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       378240                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       378240                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       378240                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       378240                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       639548                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       639548                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       639548                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       639548                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54660514500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54660514500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54660514500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54660514500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104887                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104887                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104887                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104887                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85467.415268                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85467.415268                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85467.415268                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85467.415268                       # average overall mshr miss latency
system.cpu1.dcache.replacements                639530                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1047575                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1047575                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9378                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9378                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    341565000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    341565000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1056953                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1056953                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.008873                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008873                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 36421.944978                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36421.944978                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9044                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9044                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    318130000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    318130000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.008557                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008557                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 35175.807165                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35175.807165                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4032129                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4032129                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1008410                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1008410                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  68804643000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  68804643000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5040539                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5040539                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200060                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200060                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68230.821789                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68230.821789                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       377906                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       377906                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       630504                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       630504                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  54342384500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  54342384500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86188.802133                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86188.802133                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999668                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5719250                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           639546                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.942672                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999668                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         49419482                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        49419482                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1061301                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              330178                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7535                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1408128                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1061301                       # number of overall hits
system.l2.overall_hits::.cpu0.data             330178                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9114                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7535                       # number of overall hits
system.l2.overall_hits::total                 1408128                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             77405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             56630                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1992                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            632013                       # number of demand (read+write) misses
system.l2.demand_misses::total                 768040                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            77405                       # number of overall misses
system.l2.overall_misses::.cpu0.data            56630                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1992                       # number of overall misses
system.l2.overall_misses::.cpu1.data           632013                       # number of overall misses
system.l2.overall_misses::total                768040                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7068688500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   5321933000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    158232000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  53595447500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      66144301000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7068688500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   5321933000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    158232000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  53595447500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     66144301000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1138706                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386808                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11106                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          639548                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2176168                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1138706                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386808                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11106                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         639548                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2176168                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.067976                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.146403                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.179363                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.988218                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.352932                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.067976                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.146403                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.179363                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.988218                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.352932                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91320.825528                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93977.273530                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79433.734940                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84801.178931                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86120.906463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91320.825528                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93977.273530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79433.734940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84801.178931                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86120.906463                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              652911                       # number of writebacks
system.l2.writebacks::total                    652911                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        77405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        56630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       632013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            768040                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        77405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        56630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       632013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           768040                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6294638500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   4755633000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    138312000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  47275337500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  58463921000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6294638500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   4755633000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    138312000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  47275337500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  58463921000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.067976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.146403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.179363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.988218                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.352932                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.067976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.146403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.179363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.988218                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.352932                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81320.825528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83977.273530                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69433.734940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74801.210576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76120.932504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81320.825528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83977.273530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69433.734940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74801.210576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76120.932504                       # average overall mshr miss latency
system.l2.replacements                         767211                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       808406                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           808406                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       808406                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       808406                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1149779                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1149779                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1149779                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1149779                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           30                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            30                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            81898                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1401                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83299                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          19229                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         629103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              648332                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1708847500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  53356996000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   55065843500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       630504                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            731631                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.190147                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.997778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.886146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88868.245879                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84814.404001                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84934.637655                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        19229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       629103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         648332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1516557500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  47065986000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  48582543500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.190147                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.997778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.886146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78868.245879                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74814.435792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74934.668503                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1061301                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1070415                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        77405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1992                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            79397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7068688500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    158232000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7226920500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1138706                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1149812                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.067976                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.179363                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.069052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91320.825528                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79433.734940                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91022.589015                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        77405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1992                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        79397                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6294638500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    138312000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6432950500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.067976                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.179363                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.069052                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81320.825528                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69433.734940                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81022.589015                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       248280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            254414                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        37401                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2910                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           40311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   3613085500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    238451500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3851537000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285681                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        294725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.130919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.321760                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.136775                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96603.981177                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81942.096220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95545.558284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        37401                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2910                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        40311                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   3239075500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    209351500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3448427000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.130919                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.321760                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.136775                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86603.981177                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71942.096220                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85545.558284                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.455329                       # Cycle average of tags in use
system.l2.tags.total_refs                     4352237                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    768235                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.665242                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.180895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      263.617483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      247.796304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.804977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      505.055670                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.257439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.241989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.493218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999468                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          430                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  35586387                       # Number of tag accesses
system.l2.tags.data_accesses                 35586387                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       4953920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       3624320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        127488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      40448832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           49154560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4953920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       127488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5081408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41786304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41786304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          77405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          56630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         632013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              768040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       652911                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             652911                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        122669160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         89745553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3156863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1001595554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1217167130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    122669160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3156863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        125826023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1034714088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1034714088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1034714088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       122669160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        89745553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3156863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1001595554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2251881219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    652900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     77405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     56099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    631983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000148880500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40701                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40701                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2090322                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             613313                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      768040                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     652911                       # Number of write requests accepted
system.mem_ctrls.readBursts                    768040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   652911                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    561                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             46279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             47846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             55174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             49260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             45171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             47925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             43233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             50262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            52414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            44008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            45420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            47519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40676                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12410362750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3837395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26800594000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16170.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34920.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   648729                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  595481                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                768040                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               652911                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  427308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  294043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   44133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  40023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  40972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  40974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  44083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       176141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    516.066197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   284.776412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   436.134200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        57441     32.61%     32.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22323     12.67%     45.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9458      5.37%     50.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5308      3.01%     53.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4140      2.35%     56.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3751      2.13%     58.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3682      2.09%     60.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3855      2.19%     62.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66183     37.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       176141                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.856392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.512127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.735892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          40637     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           42      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           13      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40701                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.040859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.037568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.345951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            40007     98.29%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              218      0.54%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              141      0.35%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              195      0.48%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              122      0.30%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               18      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40701                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               49118656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   35904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41784256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                49154560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41786304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1216.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1034.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1217.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1034.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   40384364000                       # Total gap between requests
system.mem_ctrls.avgGap                      28420.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4953920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      3590336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       127488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     40446912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41784256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 122669160.104942992330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 88904039.955134645104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3156862.824482222553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1001548011.247363805771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1034663375.494542717934                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        77405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        56630                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       632013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       652911                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3095590250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   2414822250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     56636000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  21233545500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1012127105750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39992.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42642.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28431.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33596.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1550176.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            621851160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            330506550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2686953360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1707336720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3187523040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17364415020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        884943360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        26783529210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.214794                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2113087000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1348360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  36922949500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            635845560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            337948545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2792846700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1700691660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3187523040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17513499090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        759398880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        26927753475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        666.786081                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1792591000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1348360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  37243445500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1444536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1461317                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1149779                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          332216                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           731631                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          731629                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1149812                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       294725                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3416100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1918624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6528434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    145753216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     36033088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1420544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     81391552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              264598400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          767211                       # Total snoops (count)
system.tol2bus.snoopTraffic                  41786304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2943379                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000083                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009123                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2943134     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    245      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2943379                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4134319500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         965299016                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16676964                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580253916                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1708073967                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  40384396500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
