Analysis & Synthesis report for HLSTM_FIXED
Tue Jun 04 12:03:08 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for LSTM_cell:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated
 13. Parameter Settings for User Entity Instance: counter:c0
 14. Parameter Settings for User Entity Instance: counter:c0|lpm_counter:LPM_COUNTER_component
 15. Parameter Settings for User Entity Instance: LSTM_cell:u0|nReg:r0
 16. Parameter Settings for User Entity Instance: LSTM_cell:u0|nReg:r1
 17. Parameter Settings for User Entity Instance: LSTM_cell:u0|LSTM_gate:u0|nReg:r0
 18. Parameter Settings for User Entity Instance: LSTM_cell:u0|LSTM_gate:u0|nReg:r1
 19. Parameter Settings for User Entity Instance: LSTM_cell:u0|LSTM_gate:u0|nReg:r2
 20. Parameter Settings for User Entity Instance: LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff0
 21. Parameter Settings for User Entity Instance: LSTM_cell:u0|LSTM_gate:u0|nReg:r3
 22. Parameter Settings for User Entity Instance: LSTM_cell:u0|LSTM_gate:u0|nReg:r4
 23. Parameter Settings for User Entity Instance: LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1
 24. Parameter Settings for User Entity Instance: LSTM_cell:u0|lut:m0|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: LSTM_cell:u0|nReg:r2
 26. Parameter Settings for User Entity Instance: LSTM_cell:u0|nReg:r3
 27. Parameter Settings for User Entity Instance: LSTM_cell:u0|nReg:r4
 28. Parameter Settings for User Entity Instance: LSTM_cell:u0|nReg:r5
 29. Parameter Settings for User Entity Instance: LSTM_cell:u0|flip_flop_chain:ff0
 30. Parameter Settings for User Entity Instance: nReg:r0
 31. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1a
 32. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1b
 33. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1c
 34. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1d
 35. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r2
 36. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r3
 37. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r4
 38. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r5
 39. Parameter Settings for User Entity Instance: output_layer:u1|flip_flop_chain:ff0
 40. Parameter Settings for User Entity Instance: flip_flop_chain:ff0
 41. Parameter Settings for User Entity Instance: flip_flop_chain:ff1
 42. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0
 43. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1d|fixed_multiplier:u0|lpm_mult:Mult0
 44. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0
 45. Parameter Settings for Inferred Entity Instance: LSTM_cell:u0|fixed_multiplier:u1|lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0
 47. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0
 48. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1b|fixed_multiplier:u0|lpm_mult:Mult0
 49. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0
 50. Parameter Settings for Inferred Entity Instance: LSTM_cell:u0|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0
 51. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1a|fixed_multiplier:u0|lpm_mult:Mult0
 52. Parameter Settings for Inferred Entity Instance: LSTM_cell:u0|LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0|lpm_mult:Mult0
 53. Parameter Settings for Inferred Entity Instance: LSTM_cell:u0|LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0|lpm_mult:Mult0
 54. altsyncram Parameter Settings by Entity Instance
 55. lpm_mult Parameter Settings by Entity Instance
 56. Port Connectivity Checks: "flip_flop_chain:ff0"
 57. Port Connectivity Checks: "output_layer:u1|flip_flop_chain:ff0"
 58. Port Connectivity Checks: "output_layer:u1|mac_pe:u5"
 59. Port Connectivity Checks: "output_layer:u1|mac_pe:u4"
 60. Port Connectivity Checks: "output_layer:u1|mac_pe:u3"
 61. Port Connectivity Checks: "output_layer:u1|mac_pe:u2"
 62. Port Connectivity Checks: "output_layer:u1|mac_pe:u1d"
 63. Port Connectivity Checks: "output_layer:u1|mac_pe:u1c"
 64. Port Connectivity Checks: "output_layer:u1|mac_pe:u1b"
 65. Port Connectivity Checks: "output_layer:u1|mac_pe:u1a"
 66. Port Connectivity Checks: "LSTM_cell:u0|flip_flop_chain:ff0"
 67. Port Connectivity Checks: "LSTM_cell:u0|lut:m0"
 68. Port Connectivity Checks: "LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1"
 69. Port Connectivity Checks: "LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff0"
 70. Port Connectivity Checks: "LSTM_cell:u0|LSTM_gate:u0"
 71. Port Connectivity Checks: "shiftReg:l0"
 72. Post-Synthesis Netlist Statistics for Top Partition
 73. Elapsed Time Per Partition
 74. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 04 12:03:08 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; HLSTM_FIXED                                 ;
; Top-level Entity Name              ; network                                     ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 1,671                                       ;
;     Total combinational functions  ; 1,442                                       ;
;     Dedicated logic registers      ; 720                                         ;
; Total registers                    ; 720                                         ;
; Total pins                         ; 112                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; network            ; HLSTM_FIXED        ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                          ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; src/mytypes.vhd                  ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mytypes.vhd          ;         ;
; src/network.vhd                  ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd          ;         ;
; src/LSTM_cell.vhd                ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd        ;         ;
; src/LSTM_gate.vhd                ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd        ;         ;
; src/mac_pe.vhd                   ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd           ;         ;
; src/fixed_multiplier.vhd         ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd ;         ;
; src/fixed_adder.vhd              ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_adder.vhd      ;         ;
; src/output_layer.vhd             ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/output_layer.vhd     ;         ;
; src/lut.vhd                      ; yes             ; User Wizard-Generated File             ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd              ;         ;
; src/nReg.vhd                     ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/nReg.vhd             ;         ;
; src/shiftReg.vhd                 ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/shiftReg.vhd         ;         ;
; src/counter.vhd                  ; yes             ; User Wizard-Generated File             ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd          ;         ;
; src/d_flip_flop.vhd              ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/d_flip_flop.vhd      ;         ;
; src/flip_flop_chain.vhd          ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd  ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                 ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                     ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                 ;         ;
; db/cntr_gaj.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/cntr_gaj.tdf          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                     ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; db/altsyncram_los3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/altsyncram_los3.tdf   ;         ;
; init/tanh_lut.mif                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/init/tanh_lut.mif        ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                   ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                   ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                   ;         ;
; multcore.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf                                   ;         ;
; csa_add.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc                                    ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc                                   ;         ;
; muleabz.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc                                    ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc                                   ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc                                 ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc                               ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                             ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                                    ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf                                   ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc                                    ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc                                   ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                        ;         ;
; db/add_sub_ckh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_ckh.tdf       ;         ;
; db/add_sub_i9h.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_i9h.tdf       ;         ;
; db/add_sub_7kh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_7kh.tdf       ;         ;
; altshift.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf                                   ;         ;
; db/add_sub_fkh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_fkh.tdf       ;         ;
; db/add_sub_c9h.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_c9h.tdf       ;         ;
; db/add_sub_akh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_akh.tdf       ;         ;
; db/mult_s5t.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/mult_s5t.tdf          ;         ;
; db/add_sub_bkh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_bkh.tdf       ;         ;
; db/add_sub_h9h.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_h9h.tdf       ;         ;
; db/add_sub_6kh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_6kh.tdf       ;         ;
; db/add_sub_g9h.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_g9h.tdf       ;         ;
; db/add_sub_5kh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_5kh.tdf       ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,671       ;
;                                             ;             ;
; Total combinational functions               ; 1442        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 416         ;
;     -- 3 input functions                    ; 624         ;
;     -- <=2 input functions                  ; 402         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 877         ;
;     -- arithmetic mode                      ; 565         ;
;                                             ;             ;
; Total registers                             ; 720         ;
;     -- Dedicated logic registers            ; 720         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 112         ;
; Total memory bits                           ; 8192        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 8           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 736         ;
; Total fan-out                               ; 7263        ;
; Average fan-out                             ; 3.01        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                            ; Entity Name      ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |network                                                ; 1442 (121)          ; 720 (0)                   ; 8192        ; 8            ; 0       ; 4         ; 112  ; 0            ; |network                                                                                                                                                                       ; network          ; work         ;
;    |LSTM_cell:u0|                                       ; 297 (42)            ; 272 (0)                   ; 8192        ; 8            ; 0       ; 4         ; 0    ; 0            ; |network|LSTM_cell:u0                                                                                                                                                          ; LSTM_cell        ; work         ;
;       |LSTM_gate:u0|                                    ; 153 (36)            ; 137 (0)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0                                                                                                                                             ; LSTM_gate        ; work         ;
;          |fixed_adder:u2|                               ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|fixed_adder:u2                                                                                                                              ; fixed_adder      ; work         ;
;          |flip_flop_chain:ff0|                          ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff0                                                                                                                         ; flip_flop_chain  ; work         ;
;             |d_flip_flop:\gen_ff:0:ff|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff                                                                                                ; d_flip_flop      ; work         ;
;             |d_flip_flop:\gen_ff:1:ff|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff                                                                                                ; d_flip_flop      ; work         ;
;          |flip_flop_chain:ff1|                          ; 0 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1                                                                                                                         ; flip_flop_chain  ; work         ;
;             |d_flip_flop:\gen_ff:0:ff|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:0:ff                                                                                                ; d_flip_flop      ; work         ;
;             |d_flip_flop:\gen_ff:1:ff|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:1:ff                                                                                                ; d_flip_flop      ; work         ;
;             |d_flip_flop:\gen_ff:2:ff|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:2:ff                                                                                                ; d_flip_flop      ; work         ;
;             |d_flip_flop:\gen_ff:3:ff|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:3:ff                                                                                                ; d_flip_flop      ; work         ;
;             |d_flip_flop:\gen_ff:4:ff|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:4:ff                                                                                                ; d_flip_flop      ; work         ;
;             |d_flip_flop:\gen_ff:5:ff|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:5:ff                                                                                                ; d_flip_flop      ; work         ;
;             |d_flip_flop:\gen_ff:6:ff|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:6:ff                                                                                                ; d_flip_flop      ; work         ;
;          |mac_pe:u0|                                    ; 16 (0)              ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u0                                                                                                                                   ; mac_pe           ; work         ;
;             |fixed_adder:u1|                            ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u0|fixed_adder:u1                                                                                                                    ; fixed_adder      ; work         ;
;             |fixed_multiplier:u0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0                                                                                                               ; fixed_multiplier ; work         ;
;                |lpm_mult:Mult0|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0|lpm_mult:Mult0                                                                                                ; lpm_mult         ; work         ;
;                   |mult_s5t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0|lpm_mult:Mult0|mult_s5t:auto_generated                                                                        ; mult_s5t         ; work         ;
;          |mac_pe:u1|                                    ; 16 (0)              ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u1                                                                                                                                   ; mac_pe           ; work         ;
;             |fixed_adder:u1|                            ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u1|fixed_adder:u1                                                                                                                    ; fixed_adder      ; work         ;
;             |fixed_multiplier:u0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0                                                                                                               ; fixed_multiplier ; work         ;
;                |lpm_mult:Mult0|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0|lpm_mult:Mult0                                                                                                ; lpm_mult         ; work         ;
;                   |mult_s5t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0|lpm_mult:Mult0|mult_s5t:auto_generated                                                                        ; mult_s5t         ; work         ;
;          |nReg:r0|                                      ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|nReg:r0                                                                                                                                     ; nReg             ; work         ;
;          |nReg:r1|                                      ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|nReg:r1                                                                                                                                     ; nReg             ; work         ;
;          |nReg:r2|                                      ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|nReg:r2                                                                                                                                     ; nReg             ; work         ;
;          |nReg:r3|                                      ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|nReg:r3                                                                                                                                     ; nReg             ; work         ;
;          |nReg:r4|                                      ; 2 (2)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|LSTM_gate:u0|nReg:r4                                                                                                                                     ; nReg             ; work         ;
;       |fixed_multiplier:u1|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |network|LSTM_cell:u0|fixed_multiplier:u1                                                                                                                                      ; fixed_multiplier ; work         ;
;          |lpm_mult:Mult0|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |network|LSTM_cell:u0|fixed_multiplier:u1|lpm_mult:Mult0                                                                                                                       ; lpm_mult         ; work         ;
;             |mult_s5t:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |network|LSTM_cell:u0|fixed_multiplier:u1|lpm_mult:Mult0|mult_s5t:auto_generated                                                                                               ; mult_s5t         ; work         ;
;       |flip_flop_chain:ff0|                             ; 0 (0)               ; 23 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0                                                                                                                                      ; flip_flop_chain  ; work         ;
;          |d_flip_flop:\gen_ff:0:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff                                                                                                             ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:10:ff|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:10:ff                                                                                                            ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:11:ff|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:11:ff                                                                                                            ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:12:ff|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:12:ff                                                                                                            ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:13:ff|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:13:ff                                                                                                            ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:14:ff|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:14:ff                                                                                                            ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:15:ff|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:15:ff                                                                                                            ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:16:ff|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:16:ff                                                                                                            ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:17:ff|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:17:ff                                                                                                            ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:18:ff|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:18:ff                                                                                                            ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:19:ff|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:19:ff                                                                                                            ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:1:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff                                                                                                             ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:20:ff|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:20:ff                                                                                                            ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:21:ff|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:21:ff                                                                                                            ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:22:ff|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:22:ff                                                                                                            ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:2:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff                                                                                                             ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:3:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff                                                                                                             ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:4:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff                                                                                                             ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:5:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff                                                                                                             ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:6:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff                                                                                                             ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:7:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff                                                                                                             ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:8:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff                                                                                                             ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:9:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff                                                                                                             ; d_flip_flop      ; work         ;
;       |lut:m0|                                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|lut:m0                                                                                                                                                   ; lut              ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|lut:m0|altsyncram:altsyncram_component                                                                                                                   ; altsyncram       ; work         ;
;             |altsyncram_los3:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated                                                                                    ; altsyncram_los3  ; work         ;
;       |mac_pe:u2|                                       ; 16 (0)              ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |network|LSTM_cell:u0|mac_pe:u2                                                                                                                                                ; mac_pe           ; work         ;
;          |fixed_adder:u1|                               ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|mac_pe:u2|fixed_adder:u1                                                                                                                                 ; fixed_adder      ; work         ;
;          |fixed_multiplier:u0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |network|LSTM_cell:u0|mac_pe:u2|fixed_multiplier:u0                                                                                                                            ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |network|LSTM_cell:u0|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0                                                                                                             ; lpm_mult         ; work         ;
;                |mult_s5t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |network|LSTM_cell:u0|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0|mult_s5t:auto_generated                                                                                     ; mult_s5t         ; work         ;
;       |nReg:r0|                                         ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|nReg:r0                                                                                                                                                  ; nReg             ; work         ;
;       |nReg:r1|                                         ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|nReg:r1                                                                                                                                                  ; nReg             ; work         ;
;       |nReg:r2|                                         ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|nReg:r2                                                                                                                                                  ; nReg             ; work         ;
;       |nReg:r3|                                         ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|nReg:r3                                                                                                                                                  ; nReg             ; work         ;
;       |nReg:r4|                                         ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|nReg:r4                                                                                                                                                  ; nReg             ; work         ;
;       |nReg:r5|                                         ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|LSTM_cell:u0|nReg:r5                                                                                                                                                  ; nReg             ; work         ;
;    |counter:c0|                                         ; 4 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|counter:c0                                                                                                                                                            ; counter          ; work         ;
;       |lpm_counter:LPM_COUNTER_component|               ; 4 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|counter:c0|lpm_counter:LPM_COUNTER_component                                                                                                                          ; lpm_counter      ; work         ;
;          |cntr_gaj:auto_generated|                      ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated                                                                                                  ; cntr_gaj         ; work         ;
;    |flip_flop_chain:ff0|                                ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|flip_flop_chain:ff0                                                                                                                                                   ; flip_flop_chain  ; work         ;
;       |d_flip_flop:\gen_ff:0:ff|                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff                                                                                                                          ; d_flip_flop      ; work         ;
;    |flip_flop_chain:ff1|                                ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|flip_flop_chain:ff1                                                                                                                                                   ; flip_flop_chain  ; work         ;
;       |d_flip_flop:\gen_ff:0:ff|                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|flip_flop_chain:ff1|d_flip_flop:\gen_ff:0:ff                                                                                                                          ; d_flip_flop      ; work         ;
;    |nReg:r0|                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|nReg:r0                                                                                                                                                               ; nReg             ; work         ;
;    |output_layer:u1|                                    ; 1003 (37)           ; 266 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1                                                                                                                                                       ; output_layer     ; work         ;
;       |flip_flop_chain:ff0|                             ; 0 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|flip_flop_chain:ff0                                                                                                                                   ; flip_flop_chain  ; work         ;
;          |d_flip_flop:\gen_ff:0:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff                                                                                                          ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:1:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff                                                                                                          ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:2:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff                                                                                                          ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:3:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff                                                                                                          ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:4:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff                                                                                                          ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:5:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff                                                                                                          ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:6:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff                                                                                                          ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:7:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff                                                                                                          ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:8:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff                                                                                                          ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:9:ff|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff                                                                                                          ; d_flip_flop      ; work         ;
;       |mac_pe:u1a|                                      ; 79 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1a                                                                                                                                            ; mac_pe           ; work         ;
;          |fixed_adder:u1|                               ; 14 (14)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1a|fixed_adder:u1                                                                                                                             ; fixed_adder      ; work         ;
;          |fixed_multiplier:u0|                          ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1a|fixed_multiplier:u0                                                                                                                        ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|                            ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1a|fixed_multiplier:u0|lpm_mult:Mult0                                                                                                         ; lpm_mult         ; work         ;
;                |multcore:mult_core|                     ; 65 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1a|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore         ; work         ;
;                   |mpar_add:padder|                     ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1a|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add         ; work         ;
;                      |lpm_add_sub:adder[0]|             ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1a|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub      ; work         ;
;                         |add_sub_i9h:auto_generated|    ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1a|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated                      ; add_sub_i9h      ; work         ;
;                      |lpm_add_sub:adder[1]|             ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1a|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub      ; work         ;
;                         |add_sub_ckh:auto_generated|    ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1a|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated                      ; add_sub_ckh      ; work         ;
;                      |mpar_add:sub_par_add|             ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1a|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add         ; work         ;
;                         |lpm_add_sub:adder[0]|          ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1a|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub      ; work         ;
;                            |add_sub_7kh:auto_generated| ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1a|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated ; add_sub_7kh      ; work         ;
;       |mac_pe:u1b|                                      ; 78 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1b                                                                                                                                            ; mac_pe           ; work         ;
;          |fixed_adder:u1|                               ; 14 (14)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1b|fixed_adder:u1                                                                                                                             ; fixed_adder      ; work         ;
;          |fixed_multiplier:u0|                          ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1b|fixed_multiplier:u0                                                                                                                        ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|                            ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1b|fixed_multiplier:u0|lpm_mult:Mult0                                                                                                         ; lpm_mult         ; work         ;
;                |multcore:mult_core|                     ; 64 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1b|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore         ; work         ;
;                   |mpar_add:padder|                     ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1b|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add         ; work         ;
;                      |lpm_add_sub:adder[0]|             ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1b|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub      ; work         ;
;                         |add_sub_g9h:auto_generated|    ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1b|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated                      ; add_sub_g9h      ; work         ;
;                      |lpm_add_sub:adder[1]|             ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1b|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub      ; work         ;
;                         |add_sub_akh:auto_generated|    ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1b|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated                      ; add_sub_akh      ; work         ;
;                      |mpar_add:sub_par_add|             ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1b|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add         ; work         ;
;                         |lpm_add_sub:adder[0]|          ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1b|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub      ; work         ;
;                            |add_sub_5kh:auto_generated| ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1b|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated ; add_sub_5kh      ; work         ;
;       |mac_pe:u1c|                                      ; 85 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1c                                                                                                                                            ; mac_pe           ; work         ;
;          |fixed_adder:u1|                               ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1c|fixed_adder:u1                                                                                                                             ; fixed_adder      ; work         ;
;          |fixed_multiplier:u0|                          ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1c|fixed_multiplier:u0                                                                                                                        ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|                            ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0                                                                                                         ; lpm_mult         ; work         ;
;                |multcore:mult_core|                     ; 69 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore         ; work         ;
;                   |mpar_add:padder|                     ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add         ; work         ;
;                      |lpm_add_sub:adder[0]|             ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub      ; work         ;
;                         |add_sub_h9h:auto_generated|    ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                      ; add_sub_h9h      ; work         ;
;                      |lpm_add_sub:adder[1]|             ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub      ; work         ;
;                         |add_sub_bkh:auto_generated|    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated                      ; add_sub_bkh      ; work         ;
;                      |mpar_add:sub_par_add|             ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add         ; work         ;
;                         |lpm_add_sub:adder[0]|          ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub      ; work         ;
;                            |add_sub_6kh:auto_generated| ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated ; add_sub_6kh      ; work         ;
;       |mac_pe:u1d|                                      ; 134 (0)             ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1d                                                                                                                                            ; mac_pe           ; work         ;
;          |fixed_adder:u1|                               ; 15 (15)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1d|fixed_adder:u1                                                                                                                             ; fixed_adder      ; work         ;
;          |fixed_multiplier:u0|                          ; 119 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1d|fixed_multiplier:u0                                                                                                                        ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|                            ; 119 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1d|fixed_multiplier:u0|lpm_mult:Mult0                                                                                                         ; lpm_mult         ; work         ;
;                |multcore:mult_core|                     ; 119 (65)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1d|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore         ; work         ;
;                   |mpar_add:padder|                     ; 54 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1d|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add         ; work         ;
;                      |lpm_add_sub:adder[0]|             ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1d|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub      ; work         ;
;                         |add_sub_i9h:auto_generated|    ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1d|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated                      ; add_sub_i9h      ; work         ;
;                      |lpm_add_sub:adder[1]|             ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1d|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub      ; work         ;
;                         |add_sub_ckh:auto_generated|    ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1d|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated                      ; add_sub_ckh      ; work         ;
;                      |mpar_add:sub_par_add|             ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1d|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add         ; work         ;
;                         |lpm_add_sub:adder[0]|          ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1d|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub      ; work         ;
;                            |add_sub_7kh:auto_generated| ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u1d|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated ; add_sub_7kh      ; work         ;
;       |mac_pe:u2|                                       ; 137 (0)             ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u2                                                                                                                                             ; mac_pe           ; work         ;
;          |fixed_adder:u1|                               ; 15 (15)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u2|fixed_adder:u1                                                                                                                              ; fixed_adder      ; work         ;
;          |fixed_multiplier:u0|                          ; 122 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u2|fixed_multiplier:u0                                                                                                                         ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|                            ; 122 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0                                                                                                          ; lpm_mult         ; work         ;
;                |multcore:mult_core|                     ; 122 (68)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core                                                                                       ; multcore         ; work         ;
;                   |mpar_add:padder|                     ; 54 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                       ; mpar_add         ; work         ;
;                      |lpm_add_sub:adder[0]|             ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                  ; lpm_add_sub      ; work         ;
;                         |add_sub_i9h:auto_generated|    ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated                       ; add_sub_i9h      ; work         ;
;                      |lpm_add_sub:adder[1]|             ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                  ; lpm_add_sub      ; work         ;
;                         |add_sub_ckh:auto_generated|    ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated                       ; add_sub_ckh      ; work         ;
;                      |mpar_add:sub_par_add|             ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                  ; mpar_add         ; work         ;
;                         |lpm_add_sub:adder[0]|          ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                             ; lpm_add_sub      ; work         ;
;                            |add_sub_7kh:auto_generated| ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated  ; add_sub_7kh      ; work         ;
;       |mac_pe:u3|                                       ; 121 (0)             ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u3                                                                                                                                             ; mac_pe           ; work         ;
;          |fixed_adder:u1|                               ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u3|fixed_adder:u1                                                                                                                              ; fixed_adder      ; work         ;
;          |fixed_multiplier:u0|                          ; 105 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u3|fixed_multiplier:u0                                                                                                                         ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|                            ; 105 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0                                                                                                          ; lpm_mult         ; work         ;
;                |multcore:mult_core|                     ; 105 (56)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core                                                                                       ; multcore         ; work         ;
;                   |mpar_add:padder|                     ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                       ; mpar_add         ; work         ;
;                      |lpm_add_sub:adder[0]|             ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                  ; lpm_add_sub      ; work         ;
;                         |add_sub_g9h:auto_generated|    ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated                       ; add_sub_g9h      ; work         ;
;                      |lpm_add_sub:adder[1]|             ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                  ; lpm_add_sub      ; work         ;
;                         |add_sub_akh:auto_generated|    ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated                       ; add_sub_akh      ; work         ;
;                      |mpar_add:sub_par_add|             ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                  ; mpar_add         ; work         ;
;                         |lpm_add_sub:adder[0]|          ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                             ; lpm_add_sub      ; work         ;
;                            |add_sub_5kh:auto_generated| ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated  ; add_sub_5kh      ; work         ;
;       |mac_pe:u4|                                       ; 73 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u4                                                                                                                                             ; mac_pe           ; work         ;
;          |fixed_adder:u1|                               ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u4|fixed_adder:u1                                                                                                                              ; fixed_adder      ; work         ;
;          |fixed_multiplier:u0|                          ; 57 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u4|fixed_multiplier:u0                                                                                                                         ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|                            ; 57 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0                                                                                                          ; lpm_mult         ; work         ;
;                |multcore:mult_core|                     ; 57 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core                                                                                       ; multcore         ; work         ;
;                   |mpar_add:padder|                     ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                       ; mpar_add         ; work         ;
;                      |lpm_add_sub:adder[0]|             ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                  ; lpm_add_sub      ; work         ;
;                         |add_sub_c9h:auto_generated|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated                       ; add_sub_c9h      ; work         ;
;                      |lpm_add_sub:adder[1]|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                  ; lpm_add_sub      ; work         ;
;                         |add_sub_fkh:auto_generated|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated                       ; add_sub_fkh      ; work         ;
;                      |mpar_add:sub_par_add|             ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                  ; mpar_add         ; work         ;
;                         |lpm_add_sub:adder[0]|          ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                             ; lpm_add_sub      ; work         ;
;                            |add_sub_akh:auto_generated| ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated  ; add_sub_akh      ; work         ;
;       |mac_pe:u5|                                       ; 126 (0)             ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u5                                                                                                                                             ; mac_pe           ; work         ;
;          |fixed_adder:u1|                               ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u5|fixed_adder:u1                                                                                                                              ; fixed_adder      ; work         ;
;          |fixed_multiplier:u0|                          ; 110 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u5|fixed_multiplier:u0                                                                                                                         ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|                            ; 110 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0                                                                                                          ; lpm_mult         ; work         ;
;                |multcore:mult_core|                     ; 110 (53)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core                                                                                       ; multcore         ; work         ;
;                   |mpar_add:padder|                     ; 57 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                       ; mpar_add         ; work         ;
;                      |lpm_add_sub:adder[0]|             ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                  ; lpm_add_sub      ; work         ;
;                         |add_sub_i9h:auto_generated|    ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated                       ; add_sub_i9h      ; work         ;
;                      |lpm_add_sub:adder[1]|             ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                  ; lpm_add_sub      ; work         ;
;                         |add_sub_ckh:auto_generated|    ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated                       ; add_sub_ckh      ; work         ;
;                      |mpar_add:sub_par_add|             ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                  ; mpar_add         ; work         ;
;                         |lpm_add_sub:adder[0]|          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                             ; lpm_add_sub      ; work         ;
;                            |add_sub_7kh:auto_generated| ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated  ; add_sub_7kh      ; work         ;
;       |nReg:r1a|                                        ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|nReg:r1a                                                                                                                                              ; nReg             ; work         ;
;       |nReg:r1b|                                        ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|nReg:r1b                                                                                                                                              ; nReg             ; work         ;
;       |nReg:r1c|                                        ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|nReg:r1c                                                                                                                                              ; nReg             ; work         ;
;       |nReg:r1d|                                        ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|nReg:r1d                                                                                                                                              ; nReg             ; work         ;
;       |nReg:r2|                                         ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|nReg:r2                                                                                                                                               ; nReg             ; work         ;
;       |nReg:r3|                                         ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|nReg:r3                                                                                                                                               ; nReg             ; work         ;
;       |nReg:r4|                                         ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|nReg:r4                                                                                                                                               ; nReg             ; work         ;
;       |nReg:r5|                                         ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|output_layer:u1|nReg:r5                                                                                                                                               ; nReg             ; work         ;
;    |shiftReg:l0|                                        ; 0 (0)               ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |network|shiftReg:l0                                                                                                                                                           ; shiftReg         ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------------+
; Name                                                                                          ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                 ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------------+
; LSTM_cell:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 512          ; 16           ; --           ; --           ; 8192 ; ./init/tanh_lut.mif ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 720   ;
; Number of registers using Synchronous Clear  ; 35    ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 528   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 484   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |network|output_layer:u1|nReg:r5|Q[13]           ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |network|output_layer:u1|nReg:r1a|Q[10]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |network|output_layer:u1|nReg:r4|Q[13]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |network|output_layer:u1|nReg:r3|Q[13]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |network|LSTM_cell:u0|nReg:r5|Q[12]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |network|output_layer:u1|nReg:r2|Q[7]            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |network|LSTM_cell:u0|LSTM_gate:u0|nReg:r4|Q[7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |network|LSTM_cell:u0|LSTM_gate:u0|nReg:r2|Q[15] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |network|LSTM_cell:u0|LSTM_gate:u0|nReg:r0|Q[12] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |network|LSTM_cell:u0|LSTM_gate:u0|nReg:r3|Q[2]  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |network|LSTM_cell:u0|nReg:r3|Q[15]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |network|nReg:r0|Q[0]                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |network|LSTM_cell:u0|nReg:r0|Q[5]               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |network|LSTM_cell:u0|nReg:r1|Q[13]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |network|LSTM_cell:u0|nReg:r2|Q[15]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |network|LSTM_cell:u0|nReg:r4|Q[15]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |network|LSTM_cell:u0|mul_a[3]                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |network|LSTM_cell:u0|address[12]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |network|LSTM_cell:u0|w_ad[1]                    ;
; 16:1               ; 16 bits   ; 160 LEs       ; 112 LEs              ; 48 LEs                 ; No         ; |network|Mux0                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for LSTM_cell:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:c0 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 4     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:c0|lpm_counter:LPM_COUNTER_component ;
+------------------------+---------------+--------------------------------------------------+
; Parameter Name         ; Value         ; Type                                             ;
+------------------------+---------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 4             ; Signed Integer                                   ;
; LPM_DIRECTION          ; UP            ; Untyped                                          ;
; LPM_MODULUS            ; 0             ; Untyped                                          ;
; LPM_AVALUE             ; UNUSED        ; Untyped                                          ;
; LPM_SVALUE             ; UNUSED        ; Untyped                                          ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED   ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                          ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                               ;
; NOT_GATE_PUSH_BACK     ; ON            ; NOT_GATE_PUSH_BACK                               ;
; CARRY_CNT_EN           ; SMART         ; Untyped                                          ;
; LABWIDE_SCLR           ; ON            ; Untyped                                          ;
; USE_NEW_VERSION        ; TRUE          ; Untyped                                          ;
; CBXI_PARAMETER         ; cntr_gaj      ; Untyped                                          ;
+------------------------+---------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell:u0|nReg:r0 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell:u0|nReg:r1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell:u0|LSTM_gate:u0|nReg:r0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell:u0|LSTM_gate:u0|nReg:r1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell:u0|LSTM_gate:u0|nReg:r2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell:u0|LSTM_gate:u0|nReg:r3 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell:u0|LSTM_gate:u0|nReg:r4 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell:u0|lut:m0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                       ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                       ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; ./init/tanh_lut.mif  ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                       ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_los3      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell:u0|nReg:r2 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell:u0|nReg:r3 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell:u0|nReg:r4 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell:u0|nReg:r5 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell:u0|flip_flop_chain:ff0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 23    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: nReg:r0 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; n              ; 16    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1a ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1b ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1c ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1d ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r5 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|flip_flop_chain:ff0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 10    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop_chain:ff0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 11    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop_chain:ff1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+----------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                         ;
+------------------------------------------------+---------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 16            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 15            ; Untyped                                      ;
; LPM_WIDTHP                                     ; 31            ; Untyped                                      ;
; LPM_WIDTHR                                     ; 31            ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                      ;
; LATENCY                                        ; 0             ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped                                      ;
; USE_EAB                                        ; OFF           ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                      ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                      ;
+------------------------------------------------+---------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1d|fixed_multiplier:u0|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+-----------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                          ;
+------------------------------------------------+---------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                ;
; LPM_WIDTHA                                     ; 16            ; Untyped                                       ;
; LPM_WIDTHB                                     ; 15            ; Untyped                                       ;
; LPM_WIDTHP                                     ; 31            ; Untyped                                       ;
; LPM_WIDTHR                                     ; 31            ; Untyped                                       ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                       ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                       ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                       ;
; LATENCY                                        ; 0             ; Untyped                                       ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                       ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped                                       ;
; USE_EAB                                        ; OFF           ; Untyped                                       ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                       ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                       ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                       ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                       ;
+------------------------------------------------+---------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+----------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                         ;
+------------------------------------------------+---------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 16            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 9             ; Untyped                                      ;
; LPM_WIDTHP                                     ; 25            ; Untyped                                      ;
; LPM_WIDTHR                                     ; 25            ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                      ;
; LATENCY                                        ; 0             ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped                                      ;
; USE_EAB                                        ; OFF           ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                      ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                      ;
+------------------------------------------------+---------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LSTM_cell:u0|fixed_multiplier:u1|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+---------------------------------+
; Parameter Name                                 ; Value         ; Type                            ;
+------------------------------------------------+---------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 16            ; Untyped                         ;
; LPM_WIDTHB                                     ; 16            ; Untyped                         ;
; LPM_WIDTHP                                     ; 32            ; Untyped                         ;
; LPM_WIDTHR                                     ; 32            ; Untyped                         ;
; LPM_WIDTHS                                     ; 1             ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                         ;
; LPM_PIPELINE                                   ; 0             ; Untyped                         ;
; LATENCY                                        ; 0             ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                         ;
; USE_EAB                                        ; OFF           ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_s5t      ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                         ;
+------------------------------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+-----------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                          ;
+------------------------------------------------+---------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                ;
; LPM_WIDTHA                                     ; 16            ; Untyped                                       ;
; LPM_WIDTHB                                     ; 14            ; Untyped                                       ;
; LPM_WIDTHP                                     ; 30            ; Untyped                                       ;
; LPM_WIDTHR                                     ; 30            ; Untyped                                       ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                       ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                       ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                       ;
; LATENCY                                        ; 0             ; Untyped                                       ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                       ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped                                       ;
; USE_EAB                                        ; OFF           ; Untyped                                       ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                       ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                       ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                       ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                       ;
+------------------------------------------------+---------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+----------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                         ;
+------------------------------------------------+---------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 16            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 13            ; Untyped                                      ;
; LPM_WIDTHP                                     ; 29            ; Untyped                                      ;
; LPM_WIDTHR                                     ; 29            ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                      ;
; LATENCY                                        ; 0             ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped                                      ;
; USE_EAB                                        ; OFF           ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                      ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                      ;
+------------------------------------------------+---------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1b|fixed_multiplier:u0|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+-----------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                          ;
+------------------------------------------------+---------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                ;
; LPM_WIDTHA                                     ; 16            ; Untyped                                       ;
; LPM_WIDTHB                                     ; 13            ; Untyped                                       ;
; LPM_WIDTHP                                     ; 29            ; Untyped                                       ;
; LPM_WIDTHR                                     ; 29            ; Untyped                                       ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                       ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                       ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                       ;
; LATENCY                                        ; 0             ; Untyped                                       ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                       ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped                                       ;
; USE_EAB                                        ; OFF           ; Untyped                                       ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                       ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                       ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                       ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                       ;
+------------------------------------------------+---------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+----------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                         ;
+------------------------------------------------+---------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 16            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 15            ; Untyped                                      ;
; LPM_WIDTHP                                     ; 31            ; Untyped                                      ;
; LPM_WIDTHR                                     ; 31            ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                      ;
; LATENCY                                        ; 0             ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped                                      ;
; USE_EAB                                        ; OFF           ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                      ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                      ;
+------------------------------------------------+---------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LSTM_cell:u0|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+-------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                      ;
+------------------------------------------------+---------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 16            ; Untyped                                   ;
; LPM_WIDTHB                                     ; 16            ; Untyped                                   ;
; LPM_WIDTHP                                     ; 32            ; Untyped                                   ;
; LPM_WIDTHR                                     ; 32            ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                   ;
; LATENCY                                        ; 0             ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                   ;
; USE_EAB                                        ; OFF           ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_s5t      ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                   ;
+------------------------------------------------+---------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1a|fixed_multiplier:u0|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+-----------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                          ;
+------------------------------------------------+---------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                ;
; LPM_WIDTHA                                     ; 16            ; Untyped                                       ;
; LPM_WIDTHB                                     ; 15            ; Untyped                                       ;
; LPM_WIDTHP                                     ; 31            ; Untyped                                       ;
; LPM_WIDTHR                                     ; 31            ; Untyped                                       ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                       ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                       ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                       ;
; LATENCY                                        ; 0             ; Untyped                                       ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                       ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped                                       ;
; USE_EAB                                        ; OFF           ; Untyped                                       ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                       ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                       ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                       ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                       ;
+------------------------------------------------+---------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LSTM_cell:u0|LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+--------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                   ;
+------------------------------------------------+---------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 16            ; Untyped                                                ;
; LPM_WIDTHB                                     ; 16            ; Untyped                                                ;
; LPM_WIDTHP                                     ; 32            ; Untyped                                                ;
; LPM_WIDTHR                                     ; 32            ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                ;
; LATENCY                                        ; 0             ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                ;
; USE_EAB                                        ; OFF           ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_s5t      ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                ;
+------------------------------------------------+---------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LSTM_cell:u0|LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+--------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                   ;
+------------------------------------------------+---------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 16            ; Untyped                                                ;
; LPM_WIDTHB                                     ; 16            ; Untyped                                                ;
; LPM_WIDTHP                                     ; 32            ; Untyped                                                ;
; LPM_WIDTHR                                     ; 32            ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                ;
; LATENCY                                        ; 0             ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                ;
; USE_EAB                                        ; OFF           ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_s5t      ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                ;
+------------------------------------------------+---------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 1                                                   ;
; Entity Instance                           ; LSTM_cell:u0|lut:m0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 16                                                  ;
;     -- NUMWORDS_A                         ; 512                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 0                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                 ;
+---------------------------------------+------------------------------------------------------------------------+
; Name                                  ; Value                                                                  ;
+---------------------------------------+------------------------------------------------------------------------+
; Number of entity instances            ; 12                                                                     ;
; Entity Instance                       ; output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0           ;
;     -- LPM_WIDTHA                     ; 16                                                                     ;
;     -- LPM_WIDTHB                     ; 15                                                                     ;
;     -- LPM_WIDTHP                     ; 31                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                    ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; output_layer:u1|mac_pe:u1d|fixed_multiplier:u0|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 16                                                                     ;
;     -- LPM_WIDTHB                     ; 15                                                                     ;
;     -- LPM_WIDTHP                     ; 31                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                    ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0           ;
;     -- LPM_WIDTHA                     ; 16                                                                     ;
;     -- LPM_WIDTHB                     ; 9                                                                      ;
;     -- LPM_WIDTHP                     ; 25                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                    ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; LSTM_cell:u0|fixed_multiplier:u1|lpm_mult:Mult0                        ;
;     -- LPM_WIDTHA                     ; 16                                                                     ;
;     -- LPM_WIDTHB                     ; 16                                                                     ;
;     -- LPM_WIDTHP                     ; 32                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 16                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                     ;
;     -- LPM_WIDTHP                     ; 30                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                    ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0           ;
;     -- LPM_WIDTHA                     ; 16                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                     ;
;     -- LPM_WIDTHP                     ; 29                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                    ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; output_layer:u1|mac_pe:u1b|fixed_multiplier:u0|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 16                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                     ;
;     -- LPM_WIDTHP                     ; 29                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                    ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; output_layer:u1|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0           ;
;     -- LPM_WIDTHA                     ; 16                                                                     ;
;     -- LPM_WIDTHB                     ; 15                                                                     ;
;     -- LPM_WIDTHP                     ; 31                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                    ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; LSTM_cell:u0|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0              ;
;     -- LPM_WIDTHA                     ; 16                                                                     ;
;     -- LPM_WIDTHB                     ; 16                                                                     ;
;     -- LPM_WIDTHP                     ; 32                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; output_layer:u1|mac_pe:u1a|fixed_multiplier:u0|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 16                                                                     ;
;     -- LPM_WIDTHB                     ; 15                                                                     ;
;     -- LPM_WIDTHP                     ; 31                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                    ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; LSTM_cell:u0|LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                     ;
;     -- LPM_WIDTHB                     ; 16                                                                     ;
;     -- LPM_WIDTHP                     ; 32                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; LSTM_cell:u0|LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                     ;
;     -- LPM_WIDTHB                     ; 16                                                                     ;
;     -- LPM_WIDTHP                     ; 32                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
+---------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flip_flop_chain:ff0"                                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[10..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|flip_flop_chain:ff0"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u5" ;
+--------------+-------+----------+---------------------+
; Port         ; Type  ; Severity ; Details             ;
+--------------+-------+----------+---------------------+
; in_a[15]     ; Input ; Info     ; Stuck at GND        ;
; in_b[4..3]   ; Input ; Info     ; Stuck at VCC        ;
; in_b[15..14] ; Input ; Info     ; Stuck at GND        ;
; in_b[12..10] ; Input ; Info     ; Stuck at GND        ;
; in_b[6..5]   ; Input ; Info     ; Stuck at GND        ;
; in_b[2..1]   ; Input ; Info     ; Stuck at GND        ;
; in_b[13]     ; Input ; Info     ; Stuck at VCC        ;
; in_b[9]      ; Input ; Info     ; Stuck at VCC        ;
; in_b[8]      ; Input ; Info     ; Stuck at GND        ;
; in_b[7]      ; Input ; Info     ; Stuck at VCC        ;
; in_b[0]      ; Input ; Info     ; Stuck at VCC        ;
+--------------+-------+----------+---------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u4" ;
+-------------+-------+----------+----------------------+
; Port        ; Type  ; Severity ; Details              ;
+-------------+-------+----------+----------------------+
; in_a[15]    ; Input ; Info     ; Stuck at GND         ;
; in_b[7..5]  ; Input ; Info     ; Stuck at VCC         ;
; in_b[15..8] ; Input ; Info     ; Stuck at GND         ;
; in_b[4..0]  ; Input ; Info     ; Stuck at GND         ;
+-------------+-------+----------+----------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u3" ;
+--------------+-------+----------+---------------------+
; Port         ; Type  ; Severity ; Details             ;
+--------------+-------+----------+---------------------+
; in_a[15]     ; Input ; Info     ; Stuck at GND        ;
; in_b[15..12] ; Input ; Info     ; Stuck at VCC        ;
; in_b[7..5]   ; Input ; Info     ; Stuck at VCC        ;
; in_b[11..10] ; Input ; Info     ; Stuck at GND        ;
; in_b[4..3]   ; Input ; Info     ; Stuck at GND        ;
; in_b[1..0]   ; Input ; Info     ; Stuck at GND        ;
; in_b[9]      ; Input ; Info     ; Stuck at VCC        ;
; in_b[8]      ; Input ; Info     ; Stuck at GND        ;
; in_b[2]      ; Input ; Info     ; Stuck at VCC        ;
+--------------+-------+----------+---------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u2" ;
+--------------+-------+----------+---------------------+
; Port         ; Type  ; Severity ; Details             ;
+--------------+-------+----------+---------------------+
; in_a[15]     ; Input ; Info     ; Stuck at GND        ;
; in_b[11..10] ; Input ; Info     ; Stuck at VCC        ;
; in_b[15..14] ; Input ; Info     ; Stuck at GND        ;
; in_b[5..4]   ; Input ; Info     ; Stuck at GND        ;
; in_b[13]     ; Input ; Info     ; Stuck at VCC        ;
; in_b[12]     ; Input ; Info     ; Stuck at GND        ;
; in_b[9]      ; Input ; Info     ; Stuck at GND        ;
; in_b[8]      ; Input ; Info     ; Stuck at VCC        ;
; in_b[7]      ; Input ; Info     ; Stuck at GND        ;
; in_b[6]      ; Input ; Info     ; Stuck at VCC        ;
; in_b[3]      ; Input ; Info     ; Stuck at VCC        ;
; in_b[2]      ; Input ; Info     ; Stuck at GND        ;
; in_b[1]      ; Input ; Info     ; Stuck at VCC        ;
; in_b[0]      ; Input ; Info     ; Stuck at GND        ;
; in_c[11..7]  ; Input ; Info     ; Stuck at VCC        ;
; in_c[4..3]   ; Input ; Info     ; Stuck at VCC        ;
; in_c[6..5]   ; Input ; Info     ; Stuck at GND        ;
; in_c[15]     ; Input ; Info     ; Stuck at VCC        ;
; in_c[14]     ; Input ; Info     ; Stuck at GND        ;
; in_c[13]     ; Input ; Info     ; Stuck at VCC        ;
; in_c[12]     ; Input ; Info     ; Stuck at GND        ;
; in_c[2]      ; Input ; Info     ; Stuck at GND        ;
; in_c[1]      ; Input ; Info     ; Stuck at VCC        ;
; in_c[0]      ; Input ; Info     ; Stuck at GND        ;
+--------------+-------+----------+---------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u1d" ;
+--------------+-------+----------+----------------------+
; Port         ; Type  ; Severity ; Details              ;
+--------------+-------+----------+----------------------+
; in_b[13..10] ; Input ; Info     ; Stuck at VCC         ;
; in_b[3..1]   ; Input ; Info     ; Stuck at VCC         ;
; in_b[15..14] ; Input ; Info     ; Stuck at GND         ;
; in_b[9..7]   ; Input ; Info     ; Stuck at GND         ;
; in_b[5..4]   ; Input ; Info     ; Stuck at GND         ;
; in_b[6]      ; Input ; Info     ; Stuck at VCC         ;
; in_b[0]      ; Input ; Info     ; Stuck at GND         ;
; in_c[3..1]   ; Input ; Info     ; Stuck at VCC         ;
; in_c[15..13] ; Input ; Info     ; Stuck at GND         ;
; in_c[11..10] ; Input ; Info     ; Stuck at GND         ;
; in_c[8..7]   ; Input ; Info     ; Stuck at GND         ;
; in_c[5..4]   ; Input ; Info     ; Stuck at GND         ;
; in_c[12]     ; Input ; Info     ; Stuck at VCC         ;
; in_c[9]      ; Input ; Info     ; Stuck at VCC         ;
; in_c[6]      ; Input ; Info     ; Stuck at VCC         ;
; in_c[0]      ; Input ; Info     ; Stuck at GND         ;
+--------------+-------+----------+----------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u1c" ;
+--------------+-------+----------+----------------------+
; Port         ; Type  ; Severity ; Details              ;
+--------------+-------+----------+----------------------+
; in_b[15..13] ; Input ; Info     ; Stuck at VCC         ;
; in_b[9..7]   ; Input ; Info     ; Stuck at VCC         ;
; in_b[12..10] ; Input ; Info     ; Stuck at GND         ;
; in_b[4..0]   ; Input ; Info     ; Stuck at GND         ;
; in_b[6]      ; Input ; Info     ; Stuck at GND         ;
; in_b[5]      ; Input ; Info     ; Stuck at VCC         ;
; in_c[15..13] ; Input ; Info     ; Stuck at VCC         ;
; in_c[4..3]   ; Input ; Info     ; Stuck at VCC         ;
; in_c[1..0]   ; Input ; Info     ; Stuck at VCC         ;
; in_c[12..10] ; Input ; Info     ; Stuck at GND         ;
; in_c[6..5]   ; Input ; Info     ; Stuck at GND         ;
; in_c[9]      ; Input ; Info     ; Stuck at VCC         ;
; in_c[8]      ; Input ; Info     ; Stuck at GND         ;
; in_c[7]      ; Input ; Info     ; Stuck at VCC         ;
; in_c[2]      ; Input ; Info     ; Stuck at GND         ;
+--------------+-------+----------+----------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u1b" ;
+--------------+-------+----------+----------------------+
; Port         ; Type  ; Severity ; Details              ;
+--------------+-------+----------+----------------------+
; in_b[8..7]   ; Input ; Info     ; Stuck at VCC         ;
; in_b[4..2]   ; Input ; Info     ; Stuck at VCC         ;
; in_b[15..12] ; Input ; Info     ; Stuck at GND         ;
; in_b[10..9]  ; Input ; Info     ; Stuck at GND         ;
; in_b[6..5]   ; Input ; Info     ; Stuck at GND         ;
; in_b[1..0]   ; Input ; Info     ; Stuck at GND         ;
; in_b[11]     ; Input ; Info     ; Stuck at VCC         ;
; in_c[15..12] ; Input ; Info     ; Stuck at VCC         ;
; in_c[5..2]   ; Input ; Info     ; Stuck at VCC         ;
; in_c[11..8]  ; Input ; Info     ; Stuck at GND         ;
; in_c[1..0]   ; Input ; Info     ; Stuck at GND         ;
; in_c[7]      ; Input ; Info     ; Stuck at VCC         ;
; in_c[6]      ; Input ; Info     ; Stuck at GND         ;
+--------------+-------+----------+----------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u1a" ;
+--------------+-------+----------+----------------------+
; Port         ; Type  ; Severity ; Details              ;
+--------------+-------+----------+----------------------+
; in_b[13..9]  ; Input ; Info     ; Stuck at VCC         ;
; in_b[5..4]   ; Input ; Info     ; Stuck at VCC         ;
; in_b[15..14] ; Input ; Info     ; Stuck at GND         ;
; in_b[8..6]   ; Input ; Info     ; Stuck at GND         ;
; in_b[3..0]   ; Input ; Info     ; Stuck at GND         ;
; in_c[7..6]   ; Input ; Info     ; Stuck at VCC         ;
; in_c[15..13] ; Input ; Info     ; Stuck at GND         ;
; in_c[11..10] ; Input ; Info     ; Stuck at GND         ;
; in_c[1..0]   ; Input ; Info     ; Stuck at GND         ;
; in_c[12]     ; Input ; Info     ; Stuck at VCC         ;
; in_c[9]      ; Input ; Info     ; Stuck at VCC         ;
; in_c[8]      ; Input ; Info     ; Stuck at GND         ;
; in_c[5]      ; Input ; Info     ; Stuck at GND         ;
; in_c[4]      ; Input ; Info     ; Stuck at VCC         ;
; in_c[3]      ; Input ; Info     ; Stuck at GND         ;
; in_c[2]      ; Input ; Info     ; Stuck at VCC         ;
+--------------+-------+----------+----------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSTM_cell:u0|flip_flop_chain:ff0"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[19..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[16..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[9..6]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "LSTM_cell:u0|lut:m0" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; data ; Input ; Info     ; Stuck at GND          ;
; wren ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1"                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff0"                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[3..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSTM_cell:u0|LSTM_gate:u0"                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; lutad[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lutad[15]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; done        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shiftReg:l0"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 112                         ;
; cycloneiii_ff         ; 720                         ;
;     CLR               ; 44                          ;
;     ENA CLR           ; 445                         ;
;     ENA CLR SCLR      ; 35                          ;
;     ENA CLR SLD       ; 4                           ;
;     plain             ; 192                         ;
; cycloneiii_lcell_comb ; 1442                        ;
;     arith             ; 565                         ;
;         2 data inputs ; 129                         ;
;         3 data inputs ; 436                         ;
;     normal            ; 877                         ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 251                         ;
;         3 data inputs ; 188                         ;
;         4 data inputs ; 416                         ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 3.83                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jun 04 12:02:56 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HLSTM_FIXED -c HLSTM_FIXED
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file src/mytypes.vhd
    Info (12022): Found design unit 1: myTypes File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mytypes.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/network.vhd
    Info (12022): Found design unit 1: network-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 25
    Info (12023): Found entity 1: network File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/lstm_cell.vhd
    Info (12022): Found design unit 1: LSTM_cell-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 24
    Info (12023): Found entity 1: LSTM_cell File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/lstm_gate.vhd
    Info (12022): Found design unit 1: LSTM_gate-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd Line: 29
    Info (12023): Found entity 1: LSTM_gate File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file src/mac_pe.vhd
    Info (12022): Found design unit 1: mac_pe-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 19
    Info (12023): Found entity 1: mac_pe File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/fixed_multiplier.vhd
    Info (12022): Found design unit 1: fixed_multiplier-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 18
    Info (12023): Found entity 1: fixed_multiplier File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/fixed_adder.vhd
    Info (12022): Found design unit 1: fixed_adder-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_adder.vhd Line: 18
    Info (12023): Found entity 1: fixed_adder File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_adder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file src/output_layer.vhd
    Info (12022): Found design unit 1: output_layer-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/output_layer.vhd Line: 21
    Info (12023): Found entity 1: output_layer File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/output_layer.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/in_ram.vhd
    Info (12022): Found design unit 1: IN_RAM-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/in_RAM.vhd Line: 57
    Info (12023): Found entity 1: IN_RAM File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/in_RAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/wb_ram.vhd
    Info (12022): Found design unit 1: wb_ram-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/wb_RAM.vhd Line: 57
    Info (12023): Found entity 1: wb_RAM File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/wb_RAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/lut.vhd
    Info (12022): Found design unit 1: lut-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd Line: 56
    Info (12023): Found entity 1: lut File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/nreg.vhd
    Info (12022): Found design unit 1: nReg-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/nReg.vhd Line: 18
    Info (12023): Found entity 1: nReg File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/nReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/shiftreg.vhd
    Info (12022): Found design unit 1: shiftReg-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/shiftReg.vhd Line: 26
    Info (12023): Found entity 1: shiftReg File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/shiftReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/counter.vhd
    Info (12022): Found design unit 1: counter-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 56
    Info (12023): Found entity 1: counter File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/d_flip_flop.vhd
    Info (12022): Found design unit 1: d_flip_flop-Behavioral File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/d_flip_flop.vhd Line: 11
    Info (12023): Found entity 1: d_flip_flop File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/d_flip_flop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/flip_flop_chain.vhd
    Info (12022): Found design unit 1: flip_flop_chain-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd Line: 17
    Info (12023): Found entity 1: flip_flop_chain File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd Line: 5
Info (12127): Elaborating entity "network" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at network.vhd(164): signal "x0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 164
Warning (10492): VHDL Process Statement warning at network.vhd(165): signal "x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 165
Warning (10492): VHDL Process Statement warning at network.vhd(166): signal "x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 166
Warning (10492): VHDL Process Statement warning at network.vhd(167): signal "x3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 167
Warning (10492): VHDL Process Statement warning at network.vhd(168): signal "x4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 168
Warning (10492): VHDL Process Statement warning at network.vhd(169): signal "x5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 169
Warning (10492): VHDL Process Statement warning at network.vhd(170): signal "x6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 170
Warning (10492): VHDL Process Statement warning at network.vhd(171): signal "x7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 171
Warning (10492): VHDL Process Statement warning at network.vhd(172): signal "x8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 172
Warning (10492): VHDL Process Statement warning at network.vhd(173): signal "x9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 173
Info (12128): Elaborating entity "counter" for hierarchy "counter:c0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 133
Info (12128): Elaborating entity "lpm_counter" for hierarchy "counter:c0|lpm_counter:LPM_COUNTER_component" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 81
Info (12130): Elaborated megafunction instantiation "counter:c0|lpm_counter:LPM_COUNTER_component" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 81
Info (12133): Instantiated megafunction "counter:c0|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 81
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gaj.tdf
    Info (12023): Found entity 1: cntr_gaj File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/cntr_gaj.tdf Line: 26
Info (12128): Elaborating entity "cntr_gaj" for hierarchy "counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "shiftReg" for hierarchy "shiftReg:l0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 142
Info (12128): Elaborating entity "LSTM_cell" for hierarchy "LSTM_cell:u0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 178
Warning (10036): Verilog HDL or VHDL warning at LSTM_cell.vhd(50): object "gdone" assigned a value but never read File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 50
Info (12128): Elaborating entity "nReg" for hierarchy "LSTM_cell:u0|nReg:r0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 142
Info (12128): Elaborating entity "LSTM_gate" for hierarchy "LSTM_cell:u0|LSTM_gate:u0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 181
Info (12128): Elaborating entity "mac_pe" for hierarchy "LSTM_cell:u0|LSTM_gate:u0|mac_pe:u0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd Line: 91
Info (12128): Elaborating entity "fixed_multiplier" for hierarchy "LSTM_cell:u0|LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 45
Info (12128): Elaborating entity "fixed_adder" for hierarchy "LSTM_cell:u0|LSTM_gate:u0|mac_pe:u0|fixed_adder:u1" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 53
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd Line: 156
Info (12128): Elaborating entity "d_flip_flop" for hierarchy "LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd Line: 34
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd Line: 214
Info (12128): Elaborating entity "lut" for hierarchy "LSTM_cell:u0|lut:m0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 206
Info (12128): Elaborating entity "altsyncram" for hierarchy "LSTM_cell:u0|lut:m0|altsyncram:altsyncram_component" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "LSTM_cell:u0|lut:m0|altsyncram:altsyncram_component" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd Line: 63
Info (12133): Instantiated megafunction "LSTM_cell:u0|lut:m0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./init/tanh_lut.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_los3.tdf
    Info (12023): Found entity 1: altsyncram_los3 File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/altsyncram_los3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_los3" for hierarchy "LSTM_cell:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "LSTM_cell:u0|flip_flop_chain:ff0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 295
Info (12128): Elaborating entity "output_layer" for hierarchy "output_layer:u1" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 202
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "output_layer:u1|flip_flop_chain:ff0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/output_layer.vhd Line: 268
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "flip_flop_chain:ff0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 213
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "flip_flop_chain:ff1" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 222
Info (278001): Inferred 12 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u1d|fixed_multiplier:u0|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LSTM_cell:u0|fixed_multiplier:u1|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u3|fixed_multiplier:u0|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u1b|fixed_multiplier:u0|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u2|fixed_multiplier:u0|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LSTM_cell:u0|mac_pe:u2|fixed_multiplier:u0|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u1a|fixed_multiplier:u0|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LSTM_cell:u0|LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LSTM_cell:u0|LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf
    Info (12023): Found entity 1: add_sub_ckh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_ckh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf
    Info (12023): Found entity 1: add_sub_i9h File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_i9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7kh.tdf
    Info (12023): Found entity 1: add_sub_7kh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_7kh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1d|fixed_multiplier:u0|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u1d|fixed_multiplier:u0|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf
    Info (12023): Found entity 1: add_sub_fkh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_fkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_c9h.tdf
    Info (12023): Found entity 1: add_sub_c9h File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_c9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_akh.tdf
    Info (12023): Found entity 1: add_sub_akh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_akh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "LSTM_cell:u0|fixed_multiplier:u1|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
Info (12133): Instantiated megafunction "LSTM_cell:u0|fixed_multiplier:u1|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_s5t.tdf
    Info (12023): Found entity 1: mult_s5t File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/mult_s5t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf
    Info (12023): Found entity 1: add_sub_bkh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_bkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf
    Info (12023): Found entity 1: add_sub_h9h File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_h9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6kh.tdf
    Info (12023): Found entity 1: add_sub_6kh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_6kh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_g9h.tdf
    Info (12023): Found entity 1: add_sub_g9h File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_g9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5kh.tdf
    Info (12023): Found entity 1: add_sub_5kh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_5kh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|fixed_multiplier:u0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1b|fixed_multiplier:u0|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u1b|fixed_multiplier:u0|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u2|fixed_multiplier:u0|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1a|fixed_multiplier:u0|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u1a|fixed_multiplier:u0|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 25
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1836 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 89 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 1700 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Tue Jun 04 12:03:08 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


