// Seed: 109240369
module module_0 (
    output wand id_0,
    input  tri  id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
  assign module_1.id_0  = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    input supply1 id_2,
    output tri1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 (
    output tri0 id_0,
    input  wor  id_1,
    output tri  id_2,
    input  tri1 id_3,
    output tri1 id_4
);
  id_6 :
  assert property (@(posedge id_1) 1'b0 == id_1)
  else $clog2(77);
  ;
endmodule
