-- AddRoundKey : initial round

Library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity addroundkey is
  port( Plaintext : in std_logic_vector(127 downto 0);
        Key       : in std_logic_vector(127 downto 0);
        addroundkey_out : out std_logic_vector(127 downto 0));
        
end AES;

architecture AES_archi of AES is
begin
end AES_archi;