$date
	Sun Oct 23 04:41:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#329569
b10011 !
1"
#329570
b10011 &
b10011 %
1$
#329571
0"
#329574
b111010 &
b111010 %
#329578
b11101 &
b11101 %
#329582
b1011000 &
b1011000 %
#329586
b101100 &
b101100 %
#329590
b10110 &
b10110 %
#329594
b1011 &
b1011 %
#329598
b100010 &
b100010 %
#329602
b10001 &
b10001 %
#329606
b110100 &
b110100 %
#329610
b11010 &
b11010 %
#329614
b1101 &
b1101 %
#329618
b101000 &
b101000 %
#329622
b10100 &
b10100 %
#329626
b1010 &
b1010 %
#329630
b101 &
b101 %
#329634
b10000 &
b10000 %
#329638
b1000 &
b1000 %
#329642
b100 &
b100 %
#329646
b10 &
b10 %
#329650
b1 &
b1 %
1#
#329654
b0 &
0#
b0 %
0$
#1340704
b1100 !
1"
#1340706
b1100 &
b1100 %
1$
#1340707
0"
#1340710
b110 &
b110 %
#1340714
b11 &
b11 %
#1340718
b1010 &
b1010 %
#1340722
b101 &
b101 %
#1340726
b10000 &
b10000 %
#1340730
b1000 &
b1000 %
#1340734
b100 &
b100 %
#1340738
b10 &
b10 %
#1340742
b1 &
1#
b1 %
#1340746
b0 &
b0 %
0#
0$
#2366481
b100 !
1"
#2366482
b100 &
b100 %
1$
#2366483
0"
#2366486
b10 &
b10 %
#2366490
b1 &
b1 %
1#
#2366494
b0 &
0#
b0 %
0$
#4500012
