/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [22:0] _00_;
  reg [17:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [29:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire [17:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~celloutsig_1_2z;
  assign celloutsig_0_7z = ~celloutsig_0_1z[23];
  assign celloutsig_1_1z = ~in_data[105];
  assign celloutsig_1_10z = ~celloutsig_1_5z;
  assign celloutsig_1_9z = { celloutsig_1_0z[3:1], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } + in_data[187:181];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_2z)
    if (celloutsig_1_2z) _00_ <= 23'h000000;
    else _00_ <= { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z };
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 18'h00000;
    else _01_ <= { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_4z } >= _00_[17:3];
  assign celloutsig_0_17z = _00_[14:9] >= celloutsig_0_1z[26:21];
  assign celloutsig_1_4z = { in_data[157:144], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } >= in_data[191:172];
  assign celloutsig_1_5z = { celloutsig_1_0z[1:0], celloutsig_1_1z, celloutsig_1_1z } >= { in_data[139:137], celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z } >= { celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_6z = in_data[134:129] * in_data[116:111];
  assign celloutsig_1_15z = { celloutsig_1_9z[6:2], celloutsig_1_2z, celloutsig_1_0z } != in_data[177:167];
  assign celloutsig_1_16z = { celloutsig_1_13z[9:7], celloutsig_1_5z, celloutsig_1_1z } !== celloutsig_1_14z[16:12];
  assign celloutsig_0_3z = celloutsig_0_1z[29:13] !== in_data[70:54];
  assign celloutsig_0_6z = ^ celloutsig_0_4z[4:2];
  assign celloutsig_0_11z = ^ { celloutsig_0_4z[5:0], celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_2z[7:3], celloutsig_0_0z, celloutsig_0_0z } >> celloutsig_0_1z[8:2];
  assign celloutsig_0_8z = in_data[49:39] >> { in_data[35:27], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[77:48] >> in_data[63:34];
  assign celloutsig_1_13z = _01_[9:0] >> in_data[134:125];
  assign celloutsig_1_14z = { in_data[173:169], celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z } >> { celloutsig_1_9z[3:0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_6z[2:0], celloutsig_1_15z, celloutsig_1_13z } >> { celloutsig_1_14z[13:2], celloutsig_1_16z, celloutsig_1_4z };
  assign celloutsig_1_0z = in_data[168:164] >> in_data[169:165];
  assign celloutsig_0_2z = celloutsig_0_1z[9:2] >> { in_data[46:44], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z } >> { in_data[125:119], celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_6z[2], celloutsig_1_9z, celloutsig_1_3z } >> celloutsig_1_11z[10:2];
  assign celloutsig_0_0z = ~((in_data[95] & in_data[3]) | in_data[62]);
  assign celloutsig_1_2z = ~((in_data[165] & in_data[159]) | in_data[163]);
  assign celloutsig_1_3z = ~((in_data[112] & in_data[186]) | celloutsig_1_2z);
  assign { out_data[141:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
