|component_test
REG_write_outp <= ID_CTRL_REG:inst.REG_write_outp
clk => ID_CTRL_REG:inst.clk
global_reset => ID_CTRL_REG:inst.global_reset
REG_write_inp => ID_CTRL_REG:inst.REG_write_inp
instruction[0] => ID_CTRL_REG:inst.instruction[0]
instruction[1] => ID_CTRL_REG:inst.instruction[1]
instruction[2] => ID_CTRL_REG:inst.instruction[2]
instruction[3] => ID_CTRL_REG:inst.instruction[3]
instruction[4] => ID_CTRL_REG:inst.instruction[4]
instruction[5] => ID_CTRL_REG:inst.instruction[5]
instruction[6] => ID_CTRL_REG:inst.instruction[6]
instruction[7] => ID_CTRL_REG:inst.instruction[7]
instruction[8] => ID_CTRL_REG:inst.instruction[8]
instruction[9] => ID_CTRL_REG:inst.instruction[9]
instruction[10] => ID_CTRL_REG:inst.instruction[10]
instruction[11] => ID_CTRL_REG:inst.instruction[11]
instruction[12] => ID_CTRL_REG:inst.instruction[12]
instruction[13] => ID_CTRL_REG:inst.instruction[13]
instruction[14] => ID_CTRL_REG:inst.instruction[14]
instruction[15] => ID_CTRL_REG:inst.instruction[15]
instruction[16] => ID_CTRL_REG:inst.instruction[16]
instruction[17] => ID_CTRL_REG:inst.instruction[17]
instruction[18] => ID_CTRL_REG:inst.instruction[18]
instruction[19] => ID_CTRL_REG:inst.instruction[19]
instruction[20] => ID_CTRL_REG:inst.instruction[20]
instruction[21] => ID_CTRL_REG:inst.instruction[21]
instruction[22] => ID_CTRL_REG:inst.instruction[22]
instruction[23] => ID_CTRL_REG:inst.instruction[23]
instruction[24] => ID_CTRL_REG:inst.instruction[24]
instruction[25] => ID_CTRL_REG:inst.instruction[25]
instruction[26] => ID_CTRL_REG:inst.instruction[26]
instruction[27] => ID_CTRL_REG:inst.instruction[27]
instruction[28] => ID_CTRL_REG:inst.instruction[28]
instruction[29] => ID_CTRL_REG:inst.instruction[29]
instruction[30] => ID_CTRL_REG:inst.instruction[30]
instruction[31] => ID_CTRL_REG:inst.instruction[31]
PC_inc[0] => ID_CTRL_REG:inst.PC_inc[0]
PC_inc[1] => ID_CTRL_REG:inst.PC_inc[1]
PC_inc[2] => ID_CTRL_REG:inst.PC_inc[2]
PC_inc[3] => ID_CTRL_REG:inst.PC_inc[3]
PC_inc[4] => ID_CTRL_REG:inst.PC_inc[4]
PC_inc[5] => ID_CTRL_REG:inst.PC_inc[5]
PC_inc[6] => ID_CTRL_REG:inst.PC_inc[6]
PC_inc[7] => ID_CTRL_REG:inst.PC_inc[7]
PC_inc[8] => ID_CTRL_REG:inst.PC_inc[8]
PC_inc[9] => ID_CTRL_REG:inst.PC_inc[9]
PC_inc[10] => ID_CTRL_REG:inst.PC_inc[10]
PC_inc[11] => ID_CTRL_REG:inst.PC_inc[11]
PC_inc[12] => ID_CTRL_REG:inst.PC_inc[12]
PC_inc[13] => ID_CTRL_REG:inst.PC_inc[13]
PC_inc[14] => ID_CTRL_REG:inst.PC_inc[14]
PC_inc[15] => ID_CTRL_REG:inst.PC_inc[15]
PC_inc[16] => ID_CTRL_REG:inst.PC_inc[16]
PC_inc[17] => ID_CTRL_REG:inst.PC_inc[17]
PC_inc[18] => ID_CTRL_REG:inst.PC_inc[18]
PC_inc[19] => ID_CTRL_REG:inst.PC_inc[19]
PC_inc[20] => ID_CTRL_REG:inst.PC_inc[20]
PC_inc[21] => ID_CTRL_REG:inst.PC_inc[21]
PC_inc[22] => ID_CTRL_REG:inst.PC_inc[22]
PC_inc[23] => ID_CTRL_REG:inst.PC_inc[23]
PC_inc[24] => ID_CTRL_REG:inst.PC_inc[24]
PC_inc[25] => ID_CTRL_REG:inst.PC_inc[25]
PC_inc[26] => ID_CTRL_REG:inst.PC_inc[26]
PC_inc[27] => ID_CTRL_REG:inst.PC_inc[27]
PC_inc[28] => ID_CTRL_REG:inst.PC_inc[28]
PC_inc[29] => ID_CTRL_REG:inst.PC_inc[29]
PC_inc[30] => ID_CTRL_REG:inst.PC_inc[30]
PC_inc[31] => ID_CTRL_REG:inst.PC_inc[31]
REG_write_adr_inp[0] => ID_CTRL_REG:inst.REG_write_adr_inp[0]
REG_write_adr_inp[1] => ID_CTRL_REG:inst.REG_write_adr_inp[1]
REG_write_adr_inp[2] => ID_CTRL_REG:inst.REG_write_adr_inp[2]
REG_write_data_inp[0] => ID_CTRL_REG:inst.REG_write_data_inp[0]
REG_write_data_inp[1] => ID_CTRL_REG:inst.REG_write_data_inp[1]
REG_write_data_inp[2] => ID_CTRL_REG:inst.REG_write_data_inp[2]
REG_write_data_inp[3] => ID_CTRL_REG:inst.REG_write_data_inp[3]
REG_write_data_inp[4] => ID_CTRL_REG:inst.REG_write_data_inp[4]
REG_write_data_inp[5] => ID_CTRL_REG:inst.REG_write_data_inp[5]
REG_write_data_inp[6] => ID_CTRL_REG:inst.REG_write_data_inp[6]
REG_write_data_inp[7] => ID_CTRL_REG:inst.REG_write_data_inp[7]
ALU_src <= ID_CTRL_REG:inst.ALU_src
MEM_write <= ID_CTRL_REG:inst.MEM_write
MEM_read <= ID_CTRL_REG:inst.MEM_read
MEM_to_REG <= ID_CTRL_REG:inst.MEM_to_REG
jump <= ID_CTRL_REG:inst.jump
branch <= ID_CTRL_REG:inst.branch
ALU_funct[0] <= ID_CTRL_REG:inst.ALU_funct[0]
ALU_funct[1] <= ID_CTRL_REG:inst.ALU_funct[1]
ALU_funct[2] <= ID_CTRL_REG:inst.ALU_funct[2]
ALU_funct[3] <= ID_CTRL_REG:inst.ALU_funct[3]
ALU_funct[4] <= ID_CTRL_REG:inst.ALU_funct[4]
ALU_funct[5] <= ID_CTRL_REG:inst.ALU_funct[5]
ALU_op[0] <= ID_CTRL_REG:inst.ALU_op[0]
ALU_op[1] <= ID_CTRL_REG:inst.ALU_op[1]
ALU_op[2] <= ID_CTRL_REG:inst.ALU_op[2]
ALU_op[3] <= ID_CTRL_REG:inst.ALU_op[3]
ALU_op[4] <= ID_CTRL_REG:inst.ALU_op[4]
ALU_op[5] <= ID_CTRL_REG:inst.ALU_op[5]
ALU_shamt[6] <= ID_CTRL_REG:inst.ALU_shamt[6]
ALU_shamt[7] <= ID_CTRL_REG:inst.ALU_shamt[7]
ALU_shamt[8] <= ID_CTRL_REG:inst.ALU_shamt[8]
ALU_shamt[9] <= ID_CTRL_REG:inst.ALU_shamt[9]
ALU_shamt[10] <= ID_CTRL_REG:inst.ALU_shamt[10]
PC_branch_offset[0] <= ID_CTRL_REG:inst.PC_branch_offset[0]
PC_branch_offset[1] <= ID_CTRL_REG:inst.PC_branch_offset[1]
PC_branch_offset[2] <= ID_CTRL_REG:inst.PC_branch_offset[2]
PC_branch_offset[3] <= ID_CTRL_REG:inst.PC_branch_offset[3]
PC_branch_offset[4] <= ID_CTRL_REG:inst.PC_branch_offset[4]
PC_branch_offset[5] <= ID_CTRL_REG:inst.PC_branch_offset[5]
PC_branch_offset[6] <= ID_CTRL_REG:inst.PC_branch_offset[6]
PC_branch_offset[7] <= ID_CTRL_REG:inst.PC_branch_offset[7]
PC_branch_offset[8] <= ID_CTRL_REG:inst.PC_branch_offset[8]
PC_branch_offset[9] <= ID_CTRL_REG:inst.PC_branch_offset[9]
PC_branch_offset[10] <= ID_CTRL_REG:inst.PC_branch_offset[10]
PC_branch_offset[11] <= ID_CTRL_REG:inst.PC_branch_offset[11]
PC_branch_offset[12] <= ID_CTRL_REG:inst.PC_branch_offset[12]
PC_branch_offset[13] <= ID_CTRL_REG:inst.PC_branch_offset[13]
PC_branch_offset[14] <= ID_CTRL_REG:inst.PC_branch_offset[14]
PC_branch_offset[15] <= ID_CTRL_REG:inst.PC_branch_offset[15]
PC_branch_offset[16] <= ID_CTRL_REG:inst.PC_branch_offset[16]
PC_branch_offset[17] <= ID_CTRL_REG:inst.PC_branch_offset[17]
PC_branch_offset[18] <= ID_CTRL_REG:inst.PC_branch_offset[18]
PC_branch_offset[19] <= ID_CTRL_REG:inst.PC_branch_offset[19]
PC_branch_offset[20] <= ID_CTRL_REG:inst.PC_branch_offset[20]
PC_branch_offset[21] <= ID_CTRL_REG:inst.PC_branch_offset[21]
PC_branch_offset[22] <= ID_CTRL_REG:inst.PC_branch_offset[22]
PC_branch_offset[23] <= ID_CTRL_REG:inst.PC_branch_offset[23]
PC_branch_offset[24] <= ID_CTRL_REG:inst.PC_branch_offset[24]
PC_branch_offset[25] <= ID_CTRL_REG:inst.PC_branch_offset[25]
PC_branch_offset[26] <= ID_CTRL_REG:inst.PC_branch_offset[26]
PC_branch_offset[27] <= ID_CTRL_REG:inst.PC_branch_offset[27]
PC_branch_offset[28] <= ID_CTRL_REG:inst.PC_branch_offset[28]
PC_branch_offset[29] <= ID_CTRL_REG:inst.PC_branch_offset[29]
PC_branch_offset[30] <= ID_CTRL_REG:inst.PC_branch_offset[30]
PC_branch_offset[31] <= ID_CTRL_REG:inst.PC_branch_offset[31]
PC_jump[0] <= ID_CTRL_REG:inst.PC_jump[0]
PC_jump[1] <= ID_CTRL_REG:inst.PC_jump[1]
PC_jump[2] <= ID_CTRL_REG:inst.PC_jump[2]
PC_jump[3] <= ID_CTRL_REG:inst.PC_jump[3]
PC_jump[4] <= ID_CTRL_REG:inst.PC_jump[4]
PC_jump[5] <= ID_CTRL_REG:inst.PC_jump[5]
PC_jump[6] <= ID_CTRL_REG:inst.PC_jump[6]
PC_jump[7] <= ID_CTRL_REG:inst.PC_jump[7]
PC_jump[8] <= ID_CTRL_REG:inst.PC_jump[8]
PC_jump[9] <= ID_CTRL_REG:inst.PC_jump[9]
PC_jump[10] <= ID_CTRL_REG:inst.PC_jump[10]
PC_jump[11] <= ID_CTRL_REG:inst.PC_jump[11]
PC_jump[12] <= ID_CTRL_REG:inst.PC_jump[12]
PC_jump[13] <= ID_CTRL_REG:inst.PC_jump[13]
PC_jump[14] <= ID_CTRL_REG:inst.PC_jump[14]
PC_jump[15] <= ID_CTRL_REG:inst.PC_jump[15]
PC_jump[16] <= ID_CTRL_REG:inst.PC_jump[16]
PC_jump[17] <= ID_CTRL_REG:inst.PC_jump[17]
PC_jump[18] <= ID_CTRL_REG:inst.PC_jump[18]
PC_jump[19] <= ID_CTRL_REG:inst.PC_jump[19]
PC_jump[20] <= ID_CTRL_REG:inst.PC_jump[20]
PC_jump[21] <= ID_CTRL_REG:inst.PC_jump[21]
PC_jump[22] <= ID_CTRL_REG:inst.PC_jump[22]
PC_jump[23] <= ID_CTRL_REG:inst.PC_jump[23]
PC_jump[24] <= ID_CTRL_REG:inst.PC_jump[24]
PC_jump[25] <= ID_CTRL_REG:inst.PC_jump[25]
PC_jump[26] <= ID_CTRL_REG:inst.PC_jump[26]
PC_jump[27] <= ID_CTRL_REG:inst.PC_jump[27]
PC_jump[28] <= ID_CTRL_REG:inst.PC_jump[28]
PC_jump[29] <= ID_CTRL_REG:inst.PC_jump[29]
PC_jump[30] <= ID_CTRL_REG:inst.PC_jump[30]
PC_jump[31] <= ID_CTRL_REG:inst.PC_jump[31]
REG_data1[0] <= ID_CTRL_REG:inst.REG_data1[0]
REG_data1[1] <= ID_CTRL_REG:inst.REG_data1[1]
REG_data1[2] <= ID_CTRL_REG:inst.REG_data1[2]
REG_data1[3] <= ID_CTRL_REG:inst.REG_data1[3]
REG_data1[4] <= ID_CTRL_REG:inst.REG_data1[4]
REG_data1[5] <= ID_CTRL_REG:inst.REG_data1[5]
REG_data1[6] <= ID_CTRL_REG:inst.REG_data1[6]
REG_data1[7] <= ID_CTRL_REG:inst.REG_data1[7]
REG_data2[0] <= ID_CTRL_REG:inst.REG_data2[0]
REG_data2[1] <= ID_CTRL_REG:inst.REG_data2[1]
REG_data2[2] <= ID_CTRL_REG:inst.REG_data2[2]
REG_data2[3] <= ID_CTRL_REG:inst.REG_data2[3]
REG_data2[4] <= ID_CTRL_REG:inst.REG_data2[4]
REG_data2[5] <= ID_CTRL_REG:inst.REG_data2[5]
REG_data2[6] <= ID_CTRL_REG:inst.REG_data2[6]
REG_data2[7] <= ID_CTRL_REG:inst.REG_data2[7]
REG_write_adr_outp[0] <= ID_CTRL_REG:inst.REG_write_adr_outp[0]
REG_write_adr_outp[1] <= ID_CTRL_REG:inst.REG_write_adr_outp[1]
REG_write_adr_outp[2] <= ID_CTRL_REG:inst.REG_write_adr_outp[2]


|component_test|ID_CTRL_REG:inst
clk => reg_block_r2w1:registers.clk
global_reset => reg_block_r2w1:registers.global_reset
PC_inc[0] => ~NO_FANOUT~
PC_inc[1] => ~NO_FANOUT~
PC_inc[2] => ~NO_FANOUT~
PC_inc[3] => ~NO_FANOUT~
PC_inc[4] => ~NO_FANOUT~
PC_inc[5] => ~NO_FANOUT~
PC_inc[6] => ~NO_FANOUT~
PC_inc[7] => ~NO_FANOUT~
PC_inc[8] => ~NO_FANOUT~
PC_inc[9] => ~NO_FANOUT~
PC_inc[10] => ~NO_FANOUT~
PC_inc[11] => ~NO_FANOUT~
PC_inc[12] => ~NO_FANOUT~
PC_inc[13] => ~NO_FANOUT~
PC_inc[14] => ~NO_FANOUT~
PC_inc[15] => ~NO_FANOUT~
PC_inc[16] => ~NO_FANOUT~
PC_inc[17] => ~NO_FANOUT~
PC_inc[18] => ~NO_FANOUT~
PC_inc[19] => ~NO_FANOUT~
PC_inc[20] => ~NO_FANOUT~
PC_inc[21] => ~NO_FANOUT~
PC_inc[22] => ~NO_FANOUT~
PC_inc[23] => ~NO_FANOUT~
PC_inc[24] => ~NO_FANOUT~
PC_inc[25] => ~NO_FANOUT~
PC_inc[26] => PC_jump[26].DATAIN
PC_inc[27] => PC_jump[27].DATAIN
PC_inc[28] => PC_jump[28].DATAIN
PC_inc[29] => PC_jump[29].DATAIN
PC_inc[30] => PC_jump[30].DATAIN
PC_inc[31] => PC_jump[31].DATAIN
instruction[0] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[0]
instruction[1] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[1]
instruction[2] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[2]
instruction[3] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[3]
instruction[4] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[4]
instruction[5] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[5]
instruction[6] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[6]
instruction[7] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[7]
instruction[8] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[8]
instruction[9] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[9]
instruction[10] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[10]
instruction[11] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[11]
instruction[12] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[12]
instruction[13] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[13]
instruction[14] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[14]
instruction[15] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[15]
instruction[16] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[16]
instruction[17] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[17]
instruction[18] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[18]
instruction[19] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[19]
instruction[20] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[20]
instruction[21] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[21]
instruction[22] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[22]
instruction[23] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[23]
instruction[24] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[24]
instruction[25] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[25]
instruction[26] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[26]
instruction[26] => maincontrolunit:MainControlUnit_rkjerh.Instruction[0]
instruction[27] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[27]
instruction[27] => maincontrolunit:MainControlUnit_rkjerh.Instruction[1]
instruction[28] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[28]
instruction[28] => maincontrolunit:MainControlUnit_rkjerh.Instruction[2]
instruction[29] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[29]
instruction[29] => maincontrolunit:MainControlUnit_rkjerh.Instruction[3]
instruction[30] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[30]
instruction[30] => maincontrolunit:MainControlUnit_rkjerh.Instruction[4]
instruction[31] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[31]
instruction[31] => maincontrolunit:MainControlUnit_rkjerh.Instruction[5]
REG_write_inp => reg_block_r2w1:registers.write_en
REG_write_adr_inp[0] => ~NO_FANOUT~
REG_write_adr_inp[1] => ~NO_FANOUT~
REG_write_adr_inp[2] => ~NO_FANOUT~
REG_write_data_inp[0] => reg_block_r2w1:registers.write_data[0]
REG_write_data_inp[1] => reg_block_r2w1:registers.write_data[1]
REG_write_data_inp[2] => reg_block_r2w1:registers.write_data[2]
REG_write_data_inp[3] => reg_block_r2w1:registers.write_data[3]
REG_write_data_inp[4] => reg_block_r2w1:registers.write_data[4]
REG_write_data_inp[5] => reg_block_r2w1:registers.write_data[5]
REG_write_data_inp[6] => reg_block_r2w1:registers.write_data[6]
REG_write_data_inp[7] => reg_block_r2w1:registers.write_data[7]
REG_write_outp <= maincontrolunit:MainControlUnit_rkjerh.RegWrite
ALU_src <= maincontrolunit:MainControlUnit_rkjerh.ALUSrc
MEM_write <= maincontrolunit:MainControlUnit_rkjerh.MemWrite
MEM_read <= maincontrolunit:MainControlUnit_rkjerh.MemRead
MEM_to_REG <= maincontrolunit:MainControlUnit_rkjerh.MemToReg
jump <= maincontrolunit:MainControlUnit_rkjerh.Jump
branch <= maincontrolunit:MainControlUnit_rkjerh.Branch
REG_write_adr_outp[0] <= nbit_mux2:REG_mux.outp[0]
REG_write_adr_outp[1] <= nbit_mux2:REG_mux.outp[1]
REG_write_adr_outp[2] <= nbit_mux2:REG_mux.outp[2]
ALU_op[0] <= maincontrolunit:MainControlUnit_rkjerh.ALUOp[0]
ALU_op[1] <= maincontrolunit:MainControlUnit_rkjerh.ALUOp[1]
ALU_op[2] <= <GND>
ALU_op[3] <= <GND>
ALU_op[4] <= <GND>
ALU_op[5] <= <GND>
ALU_shamt[6] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.shamt[6]
ALU_shamt[7] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.shamt[7]
ALU_shamt[8] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.shamt[8]
ALU_shamt[9] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.shamt[9]
ALU_shamt[10] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.shamt[10]
ALU_funct[0] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.funct[0]
ALU_funct[1] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.funct[1]
ALU_funct[2] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.funct[2]
ALU_funct[3] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.funct[3]
ALU_funct[4] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.funct[4]
ALU_funct[5] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.funct[5]
REG_data1[0] <= reg_block_r2w1:registers.reg1_data[0]
REG_data1[1] <= reg_block_r2w1:registers.reg1_data[1]
REG_data1[2] <= reg_block_r2w1:registers.reg1_data[2]
REG_data1[3] <= reg_block_r2w1:registers.reg1_data[3]
REG_data1[4] <= reg_block_r2w1:registers.reg1_data[4]
REG_data1[5] <= reg_block_r2w1:registers.reg1_data[5]
REG_data1[6] <= reg_block_r2w1:registers.reg1_data[6]
REG_data1[7] <= reg_block_r2w1:registers.reg1_data[7]
REG_data2[0] <= reg_block_r2w1:registers.reg2_data[0]
REG_data2[1] <= reg_block_r2w1:registers.reg2_data[1]
REG_data2[2] <= reg_block_r2w1:registers.reg2_data[2]
REG_data2[3] <= reg_block_r2w1:registers.reg2_data[3]
REG_data2[4] <= reg_block_r2w1:registers.reg2_data[4]
REG_data2[5] <= reg_block_r2w1:registers.reg2_data[5]
REG_data2[6] <= reg_block_r2w1:registers.reg2_data[6]
REG_data2[7] <= reg_block_r2w1:registers.reg2_data[7]
PC_jump[0] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[0]
PC_jump[1] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[1]
PC_jump[2] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[2]
PC_jump[3] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[3]
PC_jump[4] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[4]
PC_jump[5] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[5]
PC_jump[6] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[6]
PC_jump[7] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[7]
PC_jump[8] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[8]
PC_jump[9] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[9]
PC_jump[10] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[10]
PC_jump[11] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[11]
PC_jump[12] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[12]
PC_jump[13] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[13]
PC_jump[14] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[14]
PC_jump[15] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[15]
PC_jump[16] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[16]
PC_jump[17] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[17]
PC_jump[18] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[18]
PC_jump[19] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[19]
PC_jump[20] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[20]
PC_jump[21] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[21]
PC_jump[22] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[22]
PC_jump[23] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[23]
PC_jump[24] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[24]
PC_jump[25] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[25]
PC_jump[26] <= PC_inc[26].DB_MAX_OUTPUT_PORT_TYPE
PC_jump[27] <= PC_inc[27].DB_MAX_OUTPUT_PORT_TYPE
PC_jump[28] <= PC_inc[28].DB_MAX_OUTPUT_PORT_TYPE
PC_jump[29] <= PC_inc[29].DB_MAX_OUTPUT_PORT_TYPE
PC_jump[30] <= PC_inc[30].DB_MAX_OUTPUT_PORT_TYPE
PC_jump[31] <= PC_inc[31].DB_MAX_OUTPUT_PORT_TYPE
PC_branch_offset[0] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[0]
PC_branch_offset[1] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[1]
PC_branch_offset[2] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[2]
PC_branch_offset[3] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[3]
PC_branch_offset[4] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[4]
PC_branch_offset[5] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[5]
PC_branch_offset[6] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[6]
PC_branch_offset[7] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[7]
PC_branch_offset[8] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[8]
PC_branch_offset[9] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[9]
PC_branch_offset[10] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[10]
PC_branch_offset[11] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[11]
PC_branch_offset[12] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[12]
PC_branch_offset[13] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[13]
PC_branch_offset[14] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[14]
PC_branch_offset[15] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[16] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[17] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[18] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[19] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[20] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[21] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[22] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[23] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[24] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[25] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[26] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[27] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[28] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[29] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[30] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[31] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]


|component_test|ID_CTRL_REG:inst|MIPS_RISK_SingleCycle_instruction_breakdown:inst_breakdown
instruction[0] => address_j[0].DATAIN
instruction[0] => funct[0].DATAIN
instruction[0] => address_b[0].DATAIN
instruction[1] => address_j[1].DATAIN
instruction[1] => funct[1].DATAIN
instruction[1] => address_b[1].DATAIN
instruction[2] => address_j[2].DATAIN
instruction[2] => funct[2].DATAIN
instruction[2] => address_b[2].DATAIN
instruction[3] => address_j[3].DATAIN
instruction[3] => funct[3].DATAIN
instruction[3] => address_b[3].DATAIN
instruction[4] => address_j[4].DATAIN
instruction[4] => funct[4].DATAIN
instruction[4] => address_b[4].DATAIN
instruction[5] => address_j[5].DATAIN
instruction[5] => funct[5].DATAIN
instruction[5] => address_b[5].DATAIN
instruction[6] => address_j[6].DATAIN
instruction[6] => shamt[6].DATAIN
instruction[6] => address_b[6].DATAIN
instruction[7] => address_j[7].DATAIN
instruction[7] => shamt[7].DATAIN
instruction[7] => address_b[7].DATAIN
instruction[8] => address_j[8].DATAIN
instruction[8] => shamt[8].DATAIN
instruction[8] => address_b[8].DATAIN
instruction[9] => address_j[9].DATAIN
instruction[9] => shamt[9].DATAIN
instruction[9] => address_b[9].DATAIN
instruction[10] => address_j[10].DATAIN
instruction[10] => shamt[10].DATAIN
instruction[10] => address_b[10].DATAIN
instruction[11] => address_j[11].DATAIN
instruction[11] => rd[0].DATAIN
instruction[11] => address_b[11].DATAIN
instruction[12] => address_j[12].DATAIN
instruction[12] => rd[1].DATAIN
instruction[12] => address_b[12].DATAIN
instruction[13] => address_j[13].DATAIN
instruction[13] => rd[2].DATAIN
instruction[13] => address_b[13].DATAIN
instruction[14] => address_j[14].DATAIN
instruction[14] => address_b[14].DATAIN
instruction[15] => address_j[15].DATAIN
instruction[15] => address_b[15].DATAIN
instruction[16] => address_j[16].DATAIN
instruction[16] => rt[0].DATAIN
instruction[17] => address_j[17].DATAIN
instruction[17] => rt[1].DATAIN
instruction[18] => address_j[18].DATAIN
instruction[18] => rt[2].DATAIN
instruction[19] => address_j[19].DATAIN
instruction[20] => address_j[20].DATAIN
instruction[21] => address_j[21].DATAIN
instruction[21] => rs[0].DATAIN
instruction[22] => address_j[22].DATAIN
instruction[22] => rs[1].DATAIN
instruction[23] => address_j[23].DATAIN
instruction[23] => rs[2].DATAIN
instruction[24] => address_j[24].DATAIN
instruction[25] => address_j[25].DATAIN
instruction[26] => instruction_type[0].DATAIN
instruction[27] => instruction_type[1].DATAIN
instruction[28] => instruction_type[2].DATAIN
instruction[29] => instruction_type[3].DATAIN
instruction[30] => instruction_type[4].DATAIN
instruction[31] => instruction_type[5].DATAIN
instruction_type[0] <= instruction[26].DB_MAX_OUTPUT_PORT_TYPE
instruction_type[1] <= instruction[27].DB_MAX_OUTPUT_PORT_TYPE
instruction_type[2] <= instruction[28].DB_MAX_OUTPUT_PORT_TYPE
instruction_type[3] <= instruction[29].DB_MAX_OUTPUT_PORT_TYPE
instruction_type[4] <= instruction[30].DB_MAX_OUTPUT_PORT_TYPE
instruction_type[5] <= instruction[31].DB_MAX_OUTPUT_PORT_TYPE
rs[0] <= instruction[21].DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= instruction[22].DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= instruction[23].DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= instruction[18].DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
shamt[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
shamt[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
shamt[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
shamt[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
shamt[10] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
funct[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
funct[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
funct[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
funct[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
funct[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
funct[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
address_b[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
address_b[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
address_b[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
address_b[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
address_b[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
address_b[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
address_b[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
address_b[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
address_b[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
address_b[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
address_b[10] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
address_b[11] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
address_b[12] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
address_b[13] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
address_b[14] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
address_b[15] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
address_j[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
address_j[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
address_j[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
address_j[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
address_j[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
address_j[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
address_j[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
address_j[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
address_j[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
address_j[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
address_j[10] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
address_j[11] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
address_j[12] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
address_j[13] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
address_j[14] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
address_j[15] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
address_j[16] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
address_j[17] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
address_j[18] <= instruction[18].DB_MAX_OUTPUT_PORT_TYPE
address_j[19] <= instruction[19].DB_MAX_OUTPUT_PORT_TYPE
address_j[20] <= instruction[20].DB_MAX_OUTPUT_PORT_TYPE
address_j[21] <= instruction[21].DB_MAX_OUTPUT_PORT_TYPE
address_j[22] <= instruction[22].DB_MAX_OUTPUT_PORT_TYPE
address_j[23] <= instruction[23].DB_MAX_OUTPUT_PORT_TYPE
address_j[24] <= instruction[24].DB_MAX_OUTPUT_PORT_TYPE
address_j[25] <= instruction[25].DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|MainControlUnit:MainControlUnit_rkjerh
Instruction[0] => lw.IN0
Instruction[0] => sw.IN0
Instruction[1] => R.IN0
Instruction[2] => R.IN1
Instruction[2] => Branch.DATAIN
Instruction[2] => ALUOp[0].DATAIN
Instruction[3] => sw.IN1
Instruction[3] => lw.IN1
Instruction[4] => ~NO_FANOUT~
Instruction[5] => ~NO_FANOUT~
RegDst <= R.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= lw.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= lw.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= sw.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
Jump <= <GND>
ALUOp[0] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= R.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|nBit_mux2:REG_mux
sel => nbit_tristate_buffer:tsb1.en
sel => nbit_tristate_buffer:tsb0.en
inp0[0] => nbit_tristate_buffer:tsb0.inp[0]
inp0[1] => nbit_tristate_buffer:tsb0.inp[1]
inp0[2] => nbit_tristate_buffer:tsb0.inp[2]
inp1[0] => nbit_tristate_buffer:tsb1.inp[0]
inp1[1] => nbit_tristate_buffer:tsb1.inp[1]
inp1[2] => nbit_tristate_buffer:tsb1.inp[2]
outp[0] <= outp[0].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= outp[1].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= outp[2].DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp


|component_test|ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp


|component_test|ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers
clk => nbit_reg_en:loop0:0:reg.clk
clk => nbit_reg_en:loop0:1:reg.clk
clk => nbit_reg_en:loop0:2:reg.clk
clk => nbit_reg_en:loop0:3:reg.clk
clk => nbit_reg_en:loop0:4:reg.clk
clk => nbit_reg_en:loop0:5:reg.clk
clk => nbit_reg_en:loop0:6:reg.clk
clk => nbit_reg_en:loop0:7:reg.clk
global_reset => nbit_reg_en:loop0:0:reg.clear
global_reset => nbit_reg_en:loop0:1:reg.clear
global_reset => nbit_reg_en:loop0:2:reg.clear
global_reset => nbit_reg_en:loop0:3:reg.clear
global_reset => nbit_reg_en:loop0:4:reg.clear
global_reset => nbit_reg_en:loop0:5:reg.clear
global_reset => nbit_reg_en:loop0:6:reg.clear
global_reset => nbit_reg_en:loop0:7:reg.clear
write_en => write_mask_en[7].IN1
write_en => write_mask_en[6].IN1
write_en => write_mask_en[5].IN1
write_en => write_mask_en[4].IN1
write_en => write_mask_en[3].IN1
write_en => write_mask_en[2].IN1
write_en => write_mask_en[1].IN1
write_en => write_mask_en[0].IN1
reg1_adr[0] => nbit_decoder:dec1.inp[0]
reg1_adr[1] => nbit_decoder:dec1.inp[1]
reg1_adr[2] => nbit_decoder:dec1.inp[2]
reg2_adr[0] => nbit_decoder:dec2.inp[0]
reg2_adr[1] => nbit_decoder:dec2.inp[1]
reg2_adr[2] => nbit_decoder:dec2.inp[2]
write_adr[0] => nbit_decoder:decode.inp[0]
write_adr[1] => nbit_decoder:decode.inp[1]
write_adr[2] => nbit_decoder:decode.inp[2]
write_data[0] => nbit_reg_en:loop0:0:reg.parallel_in[0]
write_data[0] => nbit_reg_en:loop0:1:reg.parallel_in[0]
write_data[0] => nbit_reg_en:loop0:2:reg.parallel_in[0]
write_data[0] => nbit_reg_en:loop0:3:reg.parallel_in[0]
write_data[0] => nbit_reg_en:loop0:4:reg.parallel_in[0]
write_data[0] => nbit_reg_en:loop0:5:reg.parallel_in[0]
write_data[0] => nbit_reg_en:loop0:6:reg.parallel_in[0]
write_data[0] => nbit_reg_en:loop0:7:reg.parallel_in[0]
write_data[1] => nbit_reg_en:loop0:0:reg.parallel_in[1]
write_data[1] => nbit_reg_en:loop0:1:reg.parallel_in[1]
write_data[1] => nbit_reg_en:loop0:2:reg.parallel_in[1]
write_data[1] => nbit_reg_en:loop0:3:reg.parallel_in[1]
write_data[1] => nbit_reg_en:loop0:4:reg.parallel_in[1]
write_data[1] => nbit_reg_en:loop0:5:reg.parallel_in[1]
write_data[1] => nbit_reg_en:loop0:6:reg.parallel_in[1]
write_data[1] => nbit_reg_en:loop0:7:reg.parallel_in[1]
write_data[2] => nbit_reg_en:loop0:0:reg.parallel_in[2]
write_data[2] => nbit_reg_en:loop0:1:reg.parallel_in[2]
write_data[2] => nbit_reg_en:loop0:2:reg.parallel_in[2]
write_data[2] => nbit_reg_en:loop0:3:reg.parallel_in[2]
write_data[2] => nbit_reg_en:loop0:4:reg.parallel_in[2]
write_data[2] => nbit_reg_en:loop0:5:reg.parallel_in[2]
write_data[2] => nbit_reg_en:loop0:6:reg.parallel_in[2]
write_data[2] => nbit_reg_en:loop0:7:reg.parallel_in[2]
write_data[3] => nbit_reg_en:loop0:0:reg.parallel_in[3]
write_data[3] => nbit_reg_en:loop0:1:reg.parallel_in[3]
write_data[3] => nbit_reg_en:loop0:2:reg.parallel_in[3]
write_data[3] => nbit_reg_en:loop0:3:reg.parallel_in[3]
write_data[3] => nbit_reg_en:loop0:4:reg.parallel_in[3]
write_data[3] => nbit_reg_en:loop0:5:reg.parallel_in[3]
write_data[3] => nbit_reg_en:loop0:6:reg.parallel_in[3]
write_data[3] => nbit_reg_en:loop0:7:reg.parallel_in[3]
write_data[4] => nbit_reg_en:loop0:0:reg.parallel_in[4]
write_data[4] => nbit_reg_en:loop0:1:reg.parallel_in[4]
write_data[4] => nbit_reg_en:loop0:2:reg.parallel_in[4]
write_data[4] => nbit_reg_en:loop0:3:reg.parallel_in[4]
write_data[4] => nbit_reg_en:loop0:4:reg.parallel_in[4]
write_data[4] => nbit_reg_en:loop0:5:reg.parallel_in[4]
write_data[4] => nbit_reg_en:loop0:6:reg.parallel_in[4]
write_data[4] => nbit_reg_en:loop0:7:reg.parallel_in[4]
write_data[5] => nbit_reg_en:loop0:0:reg.parallel_in[5]
write_data[5] => nbit_reg_en:loop0:1:reg.parallel_in[5]
write_data[5] => nbit_reg_en:loop0:2:reg.parallel_in[5]
write_data[5] => nbit_reg_en:loop0:3:reg.parallel_in[5]
write_data[5] => nbit_reg_en:loop0:4:reg.parallel_in[5]
write_data[5] => nbit_reg_en:loop0:5:reg.parallel_in[5]
write_data[5] => nbit_reg_en:loop0:6:reg.parallel_in[5]
write_data[5] => nbit_reg_en:loop0:7:reg.parallel_in[5]
write_data[6] => nbit_reg_en:loop0:0:reg.parallel_in[6]
write_data[6] => nbit_reg_en:loop0:1:reg.parallel_in[6]
write_data[6] => nbit_reg_en:loop0:2:reg.parallel_in[6]
write_data[6] => nbit_reg_en:loop0:3:reg.parallel_in[6]
write_data[6] => nbit_reg_en:loop0:4:reg.parallel_in[6]
write_data[6] => nbit_reg_en:loop0:5:reg.parallel_in[6]
write_data[6] => nbit_reg_en:loop0:6:reg.parallel_in[6]
write_data[6] => nbit_reg_en:loop0:7:reg.parallel_in[6]
write_data[7] => nbit_reg_en:loop0:0:reg.parallel_in[7]
write_data[7] => nbit_reg_en:loop0:1:reg.parallel_in[7]
write_data[7] => nbit_reg_en:loop0:2:reg.parallel_in[7]
write_data[7] => nbit_reg_en:loop0:3:reg.parallel_in[7]
write_data[7] => nbit_reg_en:loop0:4:reg.parallel_in[7]
write_data[7] => nbit_reg_en:loop0:5:reg.parallel_in[7]
write_data[7] => nbit_reg_en:loop0:6:reg.parallel_in[7]
write_data[7] => nbit_reg_en:loop0:7:reg.parallel_in[7]
reg1_data[0] <= reg1_data[0].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[1] <= reg1_data[1].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[2] <= reg1_data[2].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[3] <= reg1_data[3].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[4] <= reg1_data[4].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[5] <= reg1_data[5].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[6] <= reg1_data[6].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[7] <= reg1_data[7].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[0] <= reg2_data[0].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[1] <= reg2_data[1].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[2] <= reg2_data[2].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[3] <= reg2_data[3].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[4] <= reg2_data[4].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[5] <= reg2_data[5].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[6] <= reg2_data[6].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[7] <= reg2_data[7].DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_decoder:decode
inp[0] => Equal0.IN2
inp[0] => Equal1.IN2
inp[0] => Equal2.IN1
inp[0] => Equal3.IN2
inp[0] => Equal4.IN1
inp[0] => Equal5.IN2
inp[0] => Equal6.IN0
inp[0] => Equal7.IN2
inp[1] => Equal0.IN1
inp[1] => Equal1.IN1
inp[1] => Equal2.IN2
inp[1] => Equal3.IN1
inp[1] => Equal4.IN0
inp[1] => Equal5.IN0
inp[1] => Equal6.IN2
inp[1] => Equal7.IN1
inp[2] => Equal0.IN0
inp[2] => Equal1.IN0
inp[2] => Equal2.IN0
inp[2] => Equal3.IN0
inp[2] => Equal4.IN2
inp[2] => Equal5.IN1
inp[2] => Equal6.IN1
inp[2] => Equal7.IN0
outp[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg
parallel_in[0] => d_flipflop_en:loop0:0:dff.d
parallel_in[1] => d_flipflop_en:loop0:1:dff.d
parallel_in[2] => d_flipflop_en:loop0:2:dff.d
parallel_in[3] => d_flipflop_en:loop0:3:dff.d
parallel_in[4] => d_flipflop_en:loop0:4:dff.d
parallel_in[5] => d_flipflop_en:loop0:5:dff.d
parallel_in[6] => d_flipflop_en:loop0:6:dff.d
parallel_in[7] => d_flipflop_en:loop0:7:dff.d
clk => d_flipflop_en:loop0:0:dff.clk
clk => d_flipflop_en:loop0:1:dff.clk
clk => d_flipflop_en:loop0:2:dff.clk
clk => d_flipflop_en:loop0:3:dff.clk
clk => d_flipflop_en:loop0:4:dff.clk
clk => d_flipflop_en:loop0:5:dff.clk
clk => d_flipflop_en:loop0:6:dff.clk
clk => d_flipflop_en:loop0:7:dff.clk
preset => d_flipflop_en:loop0:0:dff.preset
preset => d_flipflop_en:loop0:1:dff.preset
preset => d_flipflop_en:loop0:2:dff.preset
preset => d_flipflop_en:loop0:3:dff.preset
preset => d_flipflop_en:loop0:4:dff.preset
preset => d_flipflop_en:loop0:5:dff.preset
preset => d_flipflop_en:loop0:6:dff.preset
preset => d_flipflop_en:loop0:7:dff.preset
clear => d_flipflop_en:loop0:0:dff.clear
clear => d_flipflop_en:loop0:1:dff.clear
clear => d_flipflop_en:loop0:2:dff.clear
clear => d_flipflop_en:loop0:3:dff.clear
clear => d_flipflop_en:loop0:4:dff.clear
clear => d_flipflop_en:loop0:5:dff.clear
clear => d_flipflop_en:loop0:6:dff.clear
clear => d_flipflop_en:loop0:7:dff.clear
en => d_flipflop_en:loop0:0:dff.en
en => d_flipflop_en:loop0:1:dff.en
en => d_flipflop_en:loop0:2:dff.en
en => d_flipflop_en:loop0:3:dff.en
en => d_flipflop_en:loop0:4:dff.en
en => d_flipflop_en:loop0:5:dff.en
en => d_flipflop_en:loop0:6:dff.en
en => d_flipflop_en:loop0:7:dff.en
q[0] <= d_flipflop_en:loop0:0:dff.q
q[1] <= d_flipflop_en:loop0:1:dff.q
q[2] <= d_flipflop_en:loop0:2:dff.q
q[3] <= d_flipflop_en:loop0:3:dff.q
q[4] <= d_flipflop_en:loop0:4:dff.q
q[5] <= d_flipflop_en:loop0:5:dff.q
q[6] <= d_flipflop_en:loop0:6:dff.q
q[7] <= d_flipflop_en:loop0:7:dff.q
q_not[0] <= d_flipflop_en:loop0:0:dff.q_not
q_not[1] <= d_flipflop_en:loop0:1:dff.q_not
q_not[2] <= d_flipflop_en:loop0:2:dff.q_not
q_not[3] <= d_flipflop_en:loop0:3:dff.q_not
q_not[4] <= d_flipflop_en:loop0:4:dff.q_not
q_not[5] <= d_flipflop_en:loop0:5:dff.q_not
q_not[6] <= d_flipflop_en:loop0:6:dff.q_not
q_not[7] <= d_flipflop_en:loop0:7:dff.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:1:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:1:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:2:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:2:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:3:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:3:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:4:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:4:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:5:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:5:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:6:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:6:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:7:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:7:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg
parallel_in[0] => d_flipflop_en:loop0:0:dff.d
parallel_in[1] => d_flipflop_en:loop0:1:dff.d
parallel_in[2] => d_flipflop_en:loop0:2:dff.d
parallel_in[3] => d_flipflop_en:loop0:3:dff.d
parallel_in[4] => d_flipflop_en:loop0:4:dff.d
parallel_in[5] => d_flipflop_en:loop0:5:dff.d
parallel_in[6] => d_flipflop_en:loop0:6:dff.d
parallel_in[7] => d_flipflop_en:loop0:7:dff.d
clk => d_flipflop_en:loop0:0:dff.clk
clk => d_flipflop_en:loop0:1:dff.clk
clk => d_flipflop_en:loop0:2:dff.clk
clk => d_flipflop_en:loop0:3:dff.clk
clk => d_flipflop_en:loop0:4:dff.clk
clk => d_flipflop_en:loop0:5:dff.clk
clk => d_flipflop_en:loop0:6:dff.clk
clk => d_flipflop_en:loop0:7:dff.clk
preset => d_flipflop_en:loop0:0:dff.preset
preset => d_flipflop_en:loop0:1:dff.preset
preset => d_flipflop_en:loop0:2:dff.preset
preset => d_flipflop_en:loop0:3:dff.preset
preset => d_flipflop_en:loop0:4:dff.preset
preset => d_flipflop_en:loop0:5:dff.preset
preset => d_flipflop_en:loop0:6:dff.preset
preset => d_flipflop_en:loop0:7:dff.preset
clear => d_flipflop_en:loop0:0:dff.clear
clear => d_flipflop_en:loop0:1:dff.clear
clear => d_flipflop_en:loop0:2:dff.clear
clear => d_flipflop_en:loop0:3:dff.clear
clear => d_flipflop_en:loop0:4:dff.clear
clear => d_flipflop_en:loop0:5:dff.clear
clear => d_flipflop_en:loop0:6:dff.clear
clear => d_flipflop_en:loop0:7:dff.clear
en => d_flipflop_en:loop0:0:dff.en
en => d_flipflop_en:loop0:1:dff.en
en => d_flipflop_en:loop0:2:dff.en
en => d_flipflop_en:loop0:3:dff.en
en => d_flipflop_en:loop0:4:dff.en
en => d_flipflop_en:loop0:5:dff.en
en => d_flipflop_en:loop0:6:dff.en
en => d_flipflop_en:loop0:7:dff.en
q[0] <= d_flipflop_en:loop0:0:dff.q
q[1] <= d_flipflop_en:loop0:1:dff.q
q[2] <= d_flipflop_en:loop0:2:dff.q
q[3] <= d_flipflop_en:loop0:3:dff.q
q[4] <= d_flipflop_en:loop0:4:dff.q
q[5] <= d_flipflop_en:loop0:5:dff.q
q[6] <= d_flipflop_en:loop0:6:dff.q
q[7] <= d_flipflop_en:loop0:7:dff.q
q_not[0] <= d_flipflop_en:loop0:0:dff.q_not
q_not[1] <= d_flipflop_en:loop0:1:dff.q_not
q_not[2] <= d_flipflop_en:loop0:2:dff.q_not
q_not[3] <= d_flipflop_en:loop0:3:dff.q_not
q_not[4] <= d_flipflop_en:loop0:4:dff.q_not
q_not[5] <= d_flipflop_en:loop0:5:dff.q_not
q_not[6] <= d_flipflop_en:loop0:6:dff.q_not
q_not[7] <= d_flipflop_en:loop0:7:dff.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:0:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:0:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:1:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:1:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:2:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:2:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:3:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:3:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:4:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:4:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:5:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:5:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:6:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:6:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:7:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:7:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg
parallel_in[0] => d_flipflop_en:loop0:0:dff.d
parallel_in[1] => d_flipflop_en:loop0:1:dff.d
parallel_in[2] => d_flipflop_en:loop0:2:dff.d
parallel_in[3] => d_flipflop_en:loop0:3:dff.d
parallel_in[4] => d_flipflop_en:loop0:4:dff.d
parallel_in[5] => d_flipflop_en:loop0:5:dff.d
parallel_in[6] => d_flipflop_en:loop0:6:dff.d
parallel_in[7] => d_flipflop_en:loop0:7:dff.d
clk => d_flipflop_en:loop0:0:dff.clk
clk => d_flipflop_en:loop0:1:dff.clk
clk => d_flipflop_en:loop0:2:dff.clk
clk => d_flipflop_en:loop0:3:dff.clk
clk => d_flipflop_en:loop0:4:dff.clk
clk => d_flipflop_en:loop0:5:dff.clk
clk => d_flipflop_en:loop0:6:dff.clk
clk => d_flipflop_en:loop0:7:dff.clk
preset => d_flipflop_en:loop0:0:dff.preset
preset => d_flipflop_en:loop0:1:dff.preset
preset => d_flipflop_en:loop0:2:dff.preset
preset => d_flipflop_en:loop0:3:dff.preset
preset => d_flipflop_en:loop0:4:dff.preset
preset => d_flipflop_en:loop0:5:dff.preset
preset => d_flipflop_en:loop0:6:dff.preset
preset => d_flipflop_en:loop0:7:dff.preset
clear => d_flipflop_en:loop0:0:dff.clear
clear => d_flipflop_en:loop0:1:dff.clear
clear => d_flipflop_en:loop0:2:dff.clear
clear => d_flipflop_en:loop0:3:dff.clear
clear => d_flipflop_en:loop0:4:dff.clear
clear => d_flipflop_en:loop0:5:dff.clear
clear => d_flipflop_en:loop0:6:dff.clear
clear => d_flipflop_en:loop0:7:dff.clear
en => d_flipflop_en:loop0:0:dff.en
en => d_flipflop_en:loop0:1:dff.en
en => d_flipflop_en:loop0:2:dff.en
en => d_flipflop_en:loop0:3:dff.en
en => d_flipflop_en:loop0:4:dff.en
en => d_flipflop_en:loop0:5:dff.en
en => d_flipflop_en:loop0:6:dff.en
en => d_flipflop_en:loop0:7:dff.en
q[0] <= d_flipflop_en:loop0:0:dff.q
q[1] <= d_flipflop_en:loop0:1:dff.q
q[2] <= d_flipflop_en:loop0:2:dff.q
q[3] <= d_flipflop_en:loop0:3:dff.q
q[4] <= d_flipflop_en:loop0:4:dff.q
q[5] <= d_flipflop_en:loop0:5:dff.q
q[6] <= d_flipflop_en:loop0:6:dff.q
q[7] <= d_flipflop_en:loop0:7:dff.q
q_not[0] <= d_flipflop_en:loop0:0:dff.q_not
q_not[1] <= d_flipflop_en:loop0:1:dff.q_not
q_not[2] <= d_flipflop_en:loop0:2:dff.q_not
q_not[3] <= d_flipflop_en:loop0:3:dff.q_not
q_not[4] <= d_flipflop_en:loop0:4:dff.q_not
q_not[5] <= d_flipflop_en:loop0:5:dff.q_not
q_not[6] <= d_flipflop_en:loop0:6:dff.q_not
q_not[7] <= d_flipflop_en:loop0:7:dff.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:0:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:0:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:1:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:1:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:2:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:2:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:3:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:3:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:4:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:4:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:5:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:5:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:6:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:6:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:7:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:7:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg
parallel_in[0] => d_flipflop_en:loop0:0:dff.d
parallel_in[1] => d_flipflop_en:loop0:1:dff.d
parallel_in[2] => d_flipflop_en:loop0:2:dff.d
parallel_in[3] => d_flipflop_en:loop0:3:dff.d
parallel_in[4] => d_flipflop_en:loop0:4:dff.d
parallel_in[5] => d_flipflop_en:loop0:5:dff.d
parallel_in[6] => d_flipflop_en:loop0:6:dff.d
parallel_in[7] => d_flipflop_en:loop0:7:dff.d
clk => d_flipflop_en:loop0:0:dff.clk
clk => d_flipflop_en:loop0:1:dff.clk
clk => d_flipflop_en:loop0:2:dff.clk
clk => d_flipflop_en:loop0:3:dff.clk
clk => d_flipflop_en:loop0:4:dff.clk
clk => d_flipflop_en:loop0:5:dff.clk
clk => d_flipflop_en:loop0:6:dff.clk
clk => d_flipflop_en:loop0:7:dff.clk
preset => d_flipflop_en:loop0:0:dff.preset
preset => d_flipflop_en:loop0:1:dff.preset
preset => d_flipflop_en:loop0:2:dff.preset
preset => d_flipflop_en:loop0:3:dff.preset
preset => d_flipflop_en:loop0:4:dff.preset
preset => d_flipflop_en:loop0:5:dff.preset
preset => d_flipflop_en:loop0:6:dff.preset
preset => d_flipflop_en:loop0:7:dff.preset
clear => d_flipflop_en:loop0:0:dff.clear
clear => d_flipflop_en:loop0:1:dff.clear
clear => d_flipflop_en:loop0:2:dff.clear
clear => d_flipflop_en:loop0:3:dff.clear
clear => d_flipflop_en:loop0:4:dff.clear
clear => d_flipflop_en:loop0:5:dff.clear
clear => d_flipflop_en:loop0:6:dff.clear
clear => d_flipflop_en:loop0:7:dff.clear
en => d_flipflop_en:loop0:0:dff.en
en => d_flipflop_en:loop0:1:dff.en
en => d_flipflop_en:loop0:2:dff.en
en => d_flipflop_en:loop0:3:dff.en
en => d_flipflop_en:loop0:4:dff.en
en => d_flipflop_en:loop0:5:dff.en
en => d_flipflop_en:loop0:6:dff.en
en => d_flipflop_en:loop0:7:dff.en
q[0] <= d_flipflop_en:loop0:0:dff.q
q[1] <= d_flipflop_en:loop0:1:dff.q
q[2] <= d_flipflop_en:loop0:2:dff.q
q[3] <= d_flipflop_en:loop0:3:dff.q
q[4] <= d_flipflop_en:loop0:4:dff.q
q[5] <= d_flipflop_en:loop0:5:dff.q
q[6] <= d_flipflop_en:loop0:6:dff.q
q[7] <= d_flipflop_en:loop0:7:dff.q
q_not[0] <= d_flipflop_en:loop0:0:dff.q_not
q_not[1] <= d_flipflop_en:loop0:1:dff.q_not
q_not[2] <= d_flipflop_en:loop0:2:dff.q_not
q_not[3] <= d_flipflop_en:loop0:3:dff.q_not
q_not[4] <= d_flipflop_en:loop0:4:dff.q_not
q_not[5] <= d_flipflop_en:loop0:5:dff.q_not
q_not[6] <= d_flipflop_en:loop0:6:dff.q_not
q_not[7] <= d_flipflop_en:loop0:7:dff.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:0:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:0:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:1:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:1:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:2:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:2:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:3:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:3:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:4:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:4:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:5:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:5:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:6:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:6:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:7:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:7:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg
parallel_in[0] => d_flipflop_en:loop0:0:dff.d
parallel_in[1] => d_flipflop_en:loop0:1:dff.d
parallel_in[2] => d_flipflop_en:loop0:2:dff.d
parallel_in[3] => d_flipflop_en:loop0:3:dff.d
parallel_in[4] => d_flipflop_en:loop0:4:dff.d
parallel_in[5] => d_flipflop_en:loop0:5:dff.d
parallel_in[6] => d_flipflop_en:loop0:6:dff.d
parallel_in[7] => d_flipflop_en:loop0:7:dff.d
clk => d_flipflop_en:loop0:0:dff.clk
clk => d_flipflop_en:loop0:1:dff.clk
clk => d_flipflop_en:loop0:2:dff.clk
clk => d_flipflop_en:loop0:3:dff.clk
clk => d_flipflop_en:loop0:4:dff.clk
clk => d_flipflop_en:loop0:5:dff.clk
clk => d_flipflop_en:loop0:6:dff.clk
clk => d_flipflop_en:loop0:7:dff.clk
preset => d_flipflop_en:loop0:0:dff.preset
preset => d_flipflop_en:loop0:1:dff.preset
preset => d_flipflop_en:loop0:2:dff.preset
preset => d_flipflop_en:loop0:3:dff.preset
preset => d_flipflop_en:loop0:4:dff.preset
preset => d_flipflop_en:loop0:5:dff.preset
preset => d_flipflop_en:loop0:6:dff.preset
preset => d_flipflop_en:loop0:7:dff.preset
clear => d_flipflop_en:loop0:0:dff.clear
clear => d_flipflop_en:loop0:1:dff.clear
clear => d_flipflop_en:loop0:2:dff.clear
clear => d_flipflop_en:loop0:3:dff.clear
clear => d_flipflop_en:loop0:4:dff.clear
clear => d_flipflop_en:loop0:5:dff.clear
clear => d_flipflop_en:loop0:6:dff.clear
clear => d_flipflop_en:loop0:7:dff.clear
en => d_flipflop_en:loop0:0:dff.en
en => d_flipflop_en:loop0:1:dff.en
en => d_flipflop_en:loop0:2:dff.en
en => d_flipflop_en:loop0:3:dff.en
en => d_flipflop_en:loop0:4:dff.en
en => d_flipflop_en:loop0:5:dff.en
en => d_flipflop_en:loop0:6:dff.en
en => d_flipflop_en:loop0:7:dff.en
q[0] <= d_flipflop_en:loop0:0:dff.q
q[1] <= d_flipflop_en:loop0:1:dff.q
q[2] <= d_flipflop_en:loop0:2:dff.q
q[3] <= d_flipflop_en:loop0:3:dff.q
q[4] <= d_flipflop_en:loop0:4:dff.q
q[5] <= d_flipflop_en:loop0:5:dff.q
q[6] <= d_flipflop_en:loop0:6:dff.q
q[7] <= d_flipflop_en:loop0:7:dff.q
q_not[0] <= d_flipflop_en:loop0:0:dff.q_not
q_not[1] <= d_flipflop_en:loop0:1:dff.q_not
q_not[2] <= d_flipflop_en:loop0:2:dff.q_not
q_not[3] <= d_flipflop_en:loop0:3:dff.q_not
q_not[4] <= d_flipflop_en:loop0:4:dff.q_not
q_not[5] <= d_flipflop_en:loop0:5:dff.q_not
q_not[6] <= d_flipflop_en:loop0:6:dff.q_not
q_not[7] <= d_flipflop_en:loop0:7:dff.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:0:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:0:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:1:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:1:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:2:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:2:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:3:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:3:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:4:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:4:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:5:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:5:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:6:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:6:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:7:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:7:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg
parallel_in[0] => d_flipflop_en:loop0:0:dff.d
parallel_in[1] => d_flipflop_en:loop0:1:dff.d
parallel_in[2] => d_flipflop_en:loop0:2:dff.d
parallel_in[3] => d_flipflop_en:loop0:3:dff.d
parallel_in[4] => d_flipflop_en:loop0:4:dff.d
parallel_in[5] => d_flipflop_en:loop0:5:dff.d
parallel_in[6] => d_flipflop_en:loop0:6:dff.d
parallel_in[7] => d_flipflop_en:loop0:7:dff.d
clk => d_flipflop_en:loop0:0:dff.clk
clk => d_flipflop_en:loop0:1:dff.clk
clk => d_flipflop_en:loop0:2:dff.clk
clk => d_flipflop_en:loop0:3:dff.clk
clk => d_flipflop_en:loop0:4:dff.clk
clk => d_flipflop_en:loop0:5:dff.clk
clk => d_flipflop_en:loop0:6:dff.clk
clk => d_flipflop_en:loop0:7:dff.clk
preset => d_flipflop_en:loop0:0:dff.preset
preset => d_flipflop_en:loop0:1:dff.preset
preset => d_flipflop_en:loop0:2:dff.preset
preset => d_flipflop_en:loop0:3:dff.preset
preset => d_flipflop_en:loop0:4:dff.preset
preset => d_flipflop_en:loop0:5:dff.preset
preset => d_flipflop_en:loop0:6:dff.preset
preset => d_flipflop_en:loop0:7:dff.preset
clear => d_flipflop_en:loop0:0:dff.clear
clear => d_flipflop_en:loop0:1:dff.clear
clear => d_flipflop_en:loop0:2:dff.clear
clear => d_flipflop_en:loop0:3:dff.clear
clear => d_flipflop_en:loop0:4:dff.clear
clear => d_flipflop_en:loop0:5:dff.clear
clear => d_flipflop_en:loop0:6:dff.clear
clear => d_flipflop_en:loop0:7:dff.clear
en => d_flipflop_en:loop0:0:dff.en
en => d_flipflop_en:loop0:1:dff.en
en => d_flipflop_en:loop0:2:dff.en
en => d_flipflop_en:loop0:3:dff.en
en => d_flipflop_en:loop0:4:dff.en
en => d_flipflop_en:loop0:5:dff.en
en => d_flipflop_en:loop0:6:dff.en
en => d_flipflop_en:loop0:7:dff.en
q[0] <= d_flipflop_en:loop0:0:dff.q
q[1] <= d_flipflop_en:loop0:1:dff.q
q[2] <= d_flipflop_en:loop0:2:dff.q
q[3] <= d_flipflop_en:loop0:3:dff.q
q[4] <= d_flipflop_en:loop0:4:dff.q
q[5] <= d_flipflop_en:loop0:5:dff.q
q[6] <= d_flipflop_en:loop0:6:dff.q
q[7] <= d_flipflop_en:loop0:7:dff.q
q_not[0] <= d_flipflop_en:loop0:0:dff.q_not
q_not[1] <= d_flipflop_en:loop0:1:dff.q_not
q_not[2] <= d_flipflop_en:loop0:2:dff.q_not
q_not[3] <= d_flipflop_en:loop0:3:dff.q_not
q_not[4] <= d_flipflop_en:loop0:4:dff.q_not
q_not[5] <= d_flipflop_en:loop0:5:dff.q_not
q_not[6] <= d_flipflop_en:loop0:6:dff.q_not
q_not[7] <= d_flipflop_en:loop0:7:dff.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:0:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:0:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:1:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:1:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:2:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:2:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:3:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:3:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:4:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:4:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:5:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:5:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:6:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:6:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:7:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:7:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg
parallel_in[0] => d_flipflop_en:loop0:0:dff.d
parallel_in[1] => d_flipflop_en:loop0:1:dff.d
parallel_in[2] => d_flipflop_en:loop0:2:dff.d
parallel_in[3] => d_flipflop_en:loop0:3:dff.d
parallel_in[4] => d_flipflop_en:loop0:4:dff.d
parallel_in[5] => d_flipflop_en:loop0:5:dff.d
parallel_in[6] => d_flipflop_en:loop0:6:dff.d
parallel_in[7] => d_flipflop_en:loop0:7:dff.d
clk => d_flipflop_en:loop0:0:dff.clk
clk => d_flipflop_en:loop0:1:dff.clk
clk => d_flipflop_en:loop0:2:dff.clk
clk => d_flipflop_en:loop0:3:dff.clk
clk => d_flipflop_en:loop0:4:dff.clk
clk => d_flipflop_en:loop0:5:dff.clk
clk => d_flipflop_en:loop0:6:dff.clk
clk => d_flipflop_en:loop0:7:dff.clk
preset => d_flipflop_en:loop0:0:dff.preset
preset => d_flipflop_en:loop0:1:dff.preset
preset => d_flipflop_en:loop0:2:dff.preset
preset => d_flipflop_en:loop0:3:dff.preset
preset => d_flipflop_en:loop0:4:dff.preset
preset => d_flipflop_en:loop0:5:dff.preset
preset => d_flipflop_en:loop0:6:dff.preset
preset => d_flipflop_en:loop0:7:dff.preset
clear => d_flipflop_en:loop0:0:dff.clear
clear => d_flipflop_en:loop0:1:dff.clear
clear => d_flipflop_en:loop0:2:dff.clear
clear => d_flipflop_en:loop0:3:dff.clear
clear => d_flipflop_en:loop0:4:dff.clear
clear => d_flipflop_en:loop0:5:dff.clear
clear => d_flipflop_en:loop0:6:dff.clear
clear => d_flipflop_en:loop0:7:dff.clear
en => d_flipflop_en:loop0:0:dff.en
en => d_flipflop_en:loop0:1:dff.en
en => d_flipflop_en:loop0:2:dff.en
en => d_flipflop_en:loop0:3:dff.en
en => d_flipflop_en:loop0:4:dff.en
en => d_flipflop_en:loop0:5:dff.en
en => d_flipflop_en:loop0:6:dff.en
en => d_flipflop_en:loop0:7:dff.en
q[0] <= d_flipflop_en:loop0:0:dff.q
q[1] <= d_flipflop_en:loop0:1:dff.q
q[2] <= d_flipflop_en:loop0:2:dff.q
q[3] <= d_flipflop_en:loop0:3:dff.q
q[4] <= d_flipflop_en:loop0:4:dff.q
q[5] <= d_flipflop_en:loop0:5:dff.q
q[6] <= d_flipflop_en:loop0:6:dff.q
q[7] <= d_flipflop_en:loop0:7:dff.q
q_not[0] <= d_flipflop_en:loop0:0:dff.q_not
q_not[1] <= d_flipflop_en:loop0:1:dff.q_not
q_not[2] <= d_flipflop_en:loop0:2:dff.q_not
q_not[3] <= d_flipflop_en:loop0:3:dff.q_not
q_not[4] <= d_flipflop_en:loop0:4:dff.q_not
q_not[5] <= d_flipflop_en:loop0:5:dff.q_not
q_not[6] <= d_flipflop_en:loop0:6:dff.q_not
q_not[7] <= d_flipflop_en:loop0:7:dff.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:0:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:0:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:1:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:1:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:2:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:2:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:3:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:3:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:4:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:4:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:5:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:5:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:6:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:6:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:7:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:7:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg
parallel_in[0] => d_flipflop_en:loop0:0:dff.d
parallel_in[1] => d_flipflop_en:loop0:1:dff.d
parallel_in[2] => d_flipflop_en:loop0:2:dff.d
parallel_in[3] => d_flipflop_en:loop0:3:dff.d
parallel_in[4] => d_flipflop_en:loop0:4:dff.d
parallel_in[5] => d_flipflop_en:loop0:5:dff.d
parallel_in[6] => d_flipflop_en:loop0:6:dff.d
parallel_in[7] => d_flipflop_en:loop0:7:dff.d
clk => d_flipflop_en:loop0:0:dff.clk
clk => d_flipflop_en:loop0:1:dff.clk
clk => d_flipflop_en:loop0:2:dff.clk
clk => d_flipflop_en:loop0:3:dff.clk
clk => d_flipflop_en:loop0:4:dff.clk
clk => d_flipflop_en:loop0:5:dff.clk
clk => d_flipflop_en:loop0:6:dff.clk
clk => d_flipflop_en:loop0:7:dff.clk
preset => d_flipflop_en:loop0:0:dff.preset
preset => d_flipflop_en:loop0:1:dff.preset
preset => d_flipflop_en:loop0:2:dff.preset
preset => d_flipflop_en:loop0:3:dff.preset
preset => d_flipflop_en:loop0:4:dff.preset
preset => d_flipflop_en:loop0:5:dff.preset
preset => d_flipflop_en:loop0:6:dff.preset
preset => d_flipflop_en:loop0:7:dff.preset
clear => d_flipflop_en:loop0:0:dff.clear
clear => d_flipflop_en:loop0:1:dff.clear
clear => d_flipflop_en:loop0:2:dff.clear
clear => d_flipflop_en:loop0:3:dff.clear
clear => d_flipflop_en:loop0:4:dff.clear
clear => d_flipflop_en:loop0:5:dff.clear
clear => d_flipflop_en:loop0:6:dff.clear
clear => d_flipflop_en:loop0:7:dff.clear
en => d_flipflop_en:loop0:0:dff.en
en => d_flipflop_en:loop0:1:dff.en
en => d_flipflop_en:loop0:2:dff.en
en => d_flipflop_en:loop0:3:dff.en
en => d_flipflop_en:loop0:4:dff.en
en => d_flipflop_en:loop0:5:dff.en
en => d_flipflop_en:loop0:6:dff.en
en => d_flipflop_en:loop0:7:dff.en
q[0] <= d_flipflop_en:loop0:0:dff.q
q[1] <= d_flipflop_en:loop0:1:dff.q
q[2] <= d_flipflop_en:loop0:2:dff.q
q[3] <= d_flipflop_en:loop0:3:dff.q
q[4] <= d_flipflop_en:loop0:4:dff.q
q[5] <= d_flipflop_en:loop0:5:dff.q
q[6] <= d_flipflop_en:loop0:6:dff.q
q[7] <= d_flipflop_en:loop0:7:dff.q
q_not[0] <= d_flipflop_en:loop0:0:dff.q_not
q_not[1] <= d_flipflop_en:loop0:1:dff.q_not
q_not[2] <= d_flipflop_en:loop0:2:dff.q_not
q_not[3] <= d_flipflop_en:loop0:3:dff.q_not
q_not[4] <= d_flipflop_en:loop0:4:dff.q_not
q_not[5] <= d_flipflop_en:loop0:5:dff.q_not
q_not[6] <= d_flipflop_en:loop0:6:dff.q_not
q_not[7] <= d_flipflop_en:loop0:7:dff.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:0:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:0:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:1:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:1:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:2:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:2:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:3:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:3:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:4:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:4:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:5:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:5:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:6:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:6:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:7:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:7:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_decoder:dec1
inp[0] => Equal0.IN2
inp[0] => Equal1.IN2
inp[0] => Equal2.IN1
inp[0] => Equal3.IN2
inp[0] => Equal4.IN1
inp[0] => Equal5.IN2
inp[0] => Equal6.IN0
inp[0] => Equal7.IN2
inp[1] => Equal0.IN1
inp[1] => Equal1.IN1
inp[1] => Equal2.IN2
inp[1] => Equal3.IN1
inp[1] => Equal4.IN0
inp[1] => Equal5.IN0
inp[1] => Equal6.IN2
inp[1] => Equal7.IN1
inp[2] => Equal0.IN0
inp[2] => Equal1.IN0
inp[2] => Equal2.IN0
inp[2] => Equal3.IN0
inp[2] => Equal4.IN2
inp[2] => Equal5.IN1
inp[2] => Equal6.IN1
inp[2] => Equal7.IN0
outp[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_decoder:dec2
inp[0] => Equal0.IN2
inp[0] => Equal1.IN2
inp[0] => Equal2.IN1
inp[0] => Equal3.IN2
inp[0] => Equal4.IN1
inp[0] => Equal5.IN2
inp[0] => Equal6.IN0
inp[0] => Equal7.IN2
inp[1] => Equal0.IN1
inp[1] => Equal1.IN1
inp[1] => Equal2.IN2
inp[1] => Equal3.IN1
inp[1] => Equal4.IN0
inp[1] => Equal5.IN0
inp[1] => Equal6.IN2
inp[1] => Equal7.IN1
inp[2] => Equal0.IN0
inp[2] => Equal1.IN0
inp[2] => Equal2.IN0
inp[2] => Equal3.IN0
inp[2] => Equal4.IN2
inp[2] => Equal5.IN1
inp[2] => Equal6.IN1
inp[2] => Equal7.IN0
outp[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


