INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficControl
WARNING: [VRFC 10-1315] redeclaration of ansi port St1 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port St2 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_tb
