

================================================================
== Vivado HLS Report for 'color_convert'
================================================================
* Date:           Sun Oct 15 10:20:50 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        color_convert
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      6.38|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      6|       -|      -|
|Expression       |        -|      -|       0|    216|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      3|     222|    280|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      3|
|Register         |        -|      -|     493|    108|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      9|     715|    607|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+-------+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------+--------------------------------+---------+-------+-----+-----+
    |color_convert_AXILiteS_s_axi_U     |color_convert_AXILiteS_s_axi    |        0|      0|  222|  280|
    |color_convert_mul_8ns_10s_18_2_U1  |color_convert_mul_8ns_10s_18_2  |        0|      1|    0|    0|
    |color_convert_mul_8ns_10s_18_2_U2  |color_convert_mul_8ns_10s_18_2  |        0|      1|    0|    0|
    |color_convert_mul_8ns_10s_18_2_U3  |color_convert_mul_8ns_10s_18_2  |        0|      1|    0|    0|
    +-----------------------------------+--------------------------------+---------+-------+-----+-----+
    |Total                              |                                |        0|      3|  222|  280|
    +-----------------------------------+--------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +----------------------------------------------+-------------------------------------------+--------------+
    |                   Instance                   |                   Module                  |  Expression  |
    +----------------------------------------------+-------------------------------------------+--------------+
    |color_convert_mac_muladd_8ns_10s_18s_19_1_U4  |color_convert_mac_muladd_8ns_10s_18s_19_1  | i0 + i1 * i2 |
    |color_convert_mac_muladd_8ns_10s_18s_19_1_U7  |color_convert_mac_muladd_8ns_10s_18s_19_1  | i0 + i1 * i2 |
    |color_convert_mac_muladd_8ns_10s_18s_19_1_U8  |color_convert_mac_muladd_8ns_10s_18s_19_1  | i0 + i1 * i2 |
    |color_convert_mac_muladd_8ns_10s_19s_20_1_U5  |color_convert_mac_muladd_8ns_10s_19s_20_1  | i0 * i1 + i2 |
    |color_convert_mac_muladd_8ns_10s_19s_20_1_U6  |color_convert_mac_muladd_8ns_10s_19s_20_1  | i0 * i1 + i2 |
    |color_convert_mac_muladd_8ns_10s_19s_20_1_U9  |color_convert_mac_muladd_8ns_10s_19s_20_1  | i0 * i1 + i2 |
    +----------------------------------------------+-------------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_13_fu_434_p2               |     +    |      0|  0|  20|          20|          20|
    |p_Val2_15_fu_468_p2               |     +    |      0|  0|   8|           8|           8|
    |p_Val2_21_fu_527_p2               |     +    |      0|  0|  20|          20|          20|
    |p_Val2_23_fu_561_p2               |     +    |      0|  0|   8|           8|           8|
    |p_Val2_5_fu_341_p2                |     +    |      0|  0|  20|          20|          20|
    |p_Val2_7_fu_375_p2                |     +    |      0|  0|   8|           8|           8|
    |brmerge_i_i466_not_fu_721_p2      |    and   |      0|  0|   1|           1|           1|
    |brmerge_i_i490_not_fu_797_p2      |    and   |      0|  0|   1|           1|           1|
    |brmerge_i_i_not_fu_645_p2         |    and   |      0|  0|   1|           1|           1|
    |carry_1_fu_488_p2                 |    and   |      0|  0|   1|           1|           1|
    |carry_2_fu_581_p2                 |    and   |      0|  0|   1|           1|           1|
    |carry_fu_395_p2                   |    and   |      0|  0|   1|           1|           1|
    |neg_src_6_fu_700_p2               |    and   |      0|  0|   1|           1|           1|
    |neg_src_7_fu_776_p2               |    and   |      0|  0|   1|           1|           1|
    |neg_src_fu_624_p2                 |    and   |      0|  0|   1|           1|           1|
    |p_38_i1_fu_690_p2                 |    and   |      0|  0|   1|           1|           1|
    |p_38_i2_fu_766_p2                 |    and   |      0|  0|   1|           1|           1|
    |p_38_i_fu_614_p2                  |    and   |      0|  0|   1|           1|           1|
    |Range1_all_ones_1_fu_504_p2       |   icmp   |      0|  0|   2|           4|           2|
    |Range1_all_ones_2_fu_597_p2       |   icmp   |      0|  0|   2|           4|           2|
    |Range1_all_ones_fu_411_p2         |   icmp   |      0|  0|   2|           4|           2|
    |Range1_all_zeros_1_fu_510_p2      |   icmp   |      0|  0|   2|           4|           1|
    |Range1_all_zeros_2_fu_603_p2      |   icmp   |      0|  0|   2|           4|           1|
    |Range1_all_zeros_fu_417_p2        |   icmp   |      0|  0|   2|           4|           1|
    |brmerge1_fu_733_p2                |    or    |      0|  0|   1|           1|           1|
    |brmerge2_fu_809_p2                |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_657_p2                 |    or    |      0|  0|   1|           1|           1|
    |neg_src_5_not_fu_639_p2           |    or    |      0|  0|   1|           1|           1|
    |neg_src_6_not_fu_791_p2           |    or    |      0|  0|   1|           1|           1|
    |neg_src_not_fu_715_p2             |    or    |      0|  0|   1|           1|           1|
    |p_39_demorgan_i1_fu_705_p2        |    or    |      0|  0|   1|           1|           1|
    |p_39_demorgan_i2_fu_781_p2        |    or    |      0|  0|   1|           1|           1|
    |p_39_demorgan_i_fu_629_p2         |    or    |      0|  0|   1|           1|           1|
    |deleted_zeros_1_fu_685_p3         |  select  |      0|  0|   1|           1|           1|
    |deleted_zeros_2_fu_761_p3         |  select  |      0|  0|   1|           1|           1|
    |deleted_zeros_fu_609_p3           |  select  |      0|  0|   1|           1|           1|
    |out1_V_fu_677_p3                  |  select  |      0|  0|   8|           1|           8|
    |out2_V_fu_753_p3                  |  select  |      0|  0|   8|           1|           8|
    |out3_V_fu_829_p3                  |  select  |      0|  0|   8|           1|           8|
    |p_1_fu_746_p3                     |  select  |      0|  0|   8|           1|           1|
    |p_2_fu_822_p3                     |  select  |      0|  0|   8|           1|           1|
    |p_mux1_fu_739_p3                  |  select  |      0|  0|   8|           1|           8|
    |p_mux2_fu_815_p3                  |  select  |      0|  0|   8|           1|           8|
    |p_mux_fu_663_p3                   |  select  |      0|  0|   8|           1|           8|
    |p_s_fu_670_p3                     |  select  |      0|  0|   8|           1|           1|
    |p_39_demorgan_i464_not_fu_727_p2  |    xor   |      0|  0|   2|           1|           2|
    |p_39_demorgan_i488_not_fu_803_p2  |    xor   |      0|  0|   2|           1|           2|
    |p_39_demorgan_i_not_fu_651_p2     |    xor   |      0|  0|   2|           1|           2|
    |signbit_1_not_fu_710_p2           |    xor   |      0|  0|   2|           1|           2|
    |signbit_2_not_fu_786_p2           |    xor   |      0|  0|   2|           1|           2|
    |signbit_not_fu_634_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_14_fu_482_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_16_fu_694_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_23_fu_575_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_25_fu_770_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_5_fu_389_p2                   |    xor   |      0|  0|   2|           1|           2|
    |tmp_8_fu_618_p2                   |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 216|         153|         192|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_sig_ioackin_out_data_TREADY  |   1|          2|    1|          2|
    |in_data_TDATA_blk_n             |   1|          2|    1|          2|
    |out_data_TDATA_blk_n            |   1|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |   3|          6|    3|          6|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |Range1_all_ones_1_reg_1115              |   1|   0|    1|          0|
    |Range1_all_ones_2_reg_1145              |   1|   0|    1|          0|
    |Range1_all_ones_reg_1085                |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_1121             |   1|   0|    1|          0|
    |Range1_all_zeros_2_reg_1151             |   1|   0|    1|          0|
    |Range1_all_zeros_reg_1091               |   1|   0|    1|          0|
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_reg_ioackin_out_data_TREADY          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                   |   1|   0|    1|          0|
    |ap_reg_ppstg_loc_V_1_reg_914_pp0_iter1  |   8|   0|    8|          0|
    |bias_c1_V_0_data_reg                    |  10|   0|   10|          0|
    |bias_c1_V_0_vld_reg                     |   0|   0|    1|          1|
    |bias_c1_V_read_reg_934                  |  10|   0|   10|          0|
    |bias_c2_V_0_data_reg                    |  10|   0|   10|          0|
    |bias_c2_V_0_vld_reg                     |   0|   0|    1|          1|
    |bias_c2_V_read_reg_929                  |  10|   0|   10|          0|
    |bias_c3_V_0_data_reg                    |  10|   0|   10|          0|
    |bias_c3_V_0_vld_reg                     |   0|   0|    1|          1|
    |bias_c3_V_read_reg_924                  |  10|   0|   10|          0|
    |c1_c1_V_0_data_reg                      |  10|   0|   10|          0|
    |c1_c1_V_0_vld_reg                       |   0|   0|    1|          1|
    |c1_c1_V_read_reg_979                    |  10|   0|   10|          0|
    |c1_c2_V_0_data_reg                      |  10|   0|   10|          0|
    |c1_c2_V_0_vld_reg                       |   0|   0|    1|          1|
    |c1_c2_V_read_reg_974                    |  10|   0|   10|          0|
    |c1_c3_V_0_data_reg                      |  10|   0|   10|          0|
    |c1_c3_V_0_vld_reg                       |   0|   0|    1|          1|
    |c1_c3_V_read_reg_969                    |  10|   0|   10|          0|
    |c2_c1_V_0_data_reg                      |  10|   0|   10|          0|
    |c2_c1_V_0_vld_reg                       |   0|   0|    1|          1|
    |c2_c1_V_read_reg_964                    |  10|   0|   10|          0|
    |c2_c2_V_0_data_reg                      |  10|   0|   10|          0|
    |c2_c2_V_0_vld_reg                       |   0|   0|    1|          1|
    |c2_c2_V_read_reg_959                    |  10|   0|   10|          0|
    |c2_c3_V_0_data_reg                      |  10|   0|   10|          0|
    |c2_c3_V_0_vld_reg                       |   0|   0|    1|          1|
    |c2_c3_V_read_reg_954                    |  10|   0|   10|          0|
    |c3_c1_V_0_data_reg                      |  10|   0|   10|          0|
    |c3_c1_V_0_vld_reg                       |   0|   0|    1|          1|
    |c3_c1_V_read_reg_949                    |  10|   0|   10|          0|
    |c3_c2_V_0_data_reg                      |  10|   0|   10|          0|
    |c3_c2_V_0_vld_reg                       |   0|   0|    1|          1|
    |c3_c2_V_read_reg_944                    |  10|   0|   10|          0|
    |c3_c3_V_0_data_reg                      |  10|   0|   10|          0|
    |c3_c3_V_0_vld_reg                       |   0|   0|    1|          1|
    |c3_c3_V_read_reg_939                    |  10|   0|   10|          0|
    |carry_1_reg_1109                        |   1|   0|    1|          0|
    |carry_2_reg_1139                        |   1|   0|    1|          0|
    |carry_reg_1079                          |   1|   0|    1|          0|
    |in_data_last_V_tmp_reg_904              |   1|   0|    1|          0|
    |in_data_user_V_tmp_reg_899              |   1|   0|    1|          0|
    |loc_V_1_reg_914                         |   8|   0|    8|          0|
    |loc_V_2_reg_919                         |   8|   0|    8|          0|
    |loc_V_reg_909                           |   8|   0|    8|          0|
    |p_Val2_11_reg_1026                      |  19|   0|   19|          0|
    |p_Val2_12_reg_1046                      |  20|   0|   20|          0|
    |p_Val2_15_reg_1103                      |   8|   0|    8|          0|
    |p_Val2_16_reg_1016                      |  18|   0|   18|          0|
    |p_Val2_19_reg_1031                      |  19|   0|   19|          0|
    |p_Val2_1_reg_1006                       |  18|   0|   18|          0|
    |p_Val2_20_reg_1056                      |  20|   0|   20|          0|
    |p_Val2_23_reg_1133                      |   8|   0|    8|          0|
    |p_Val2_2_reg_1021                       |  19|   0|   19|          0|
    |p_Val2_4_reg_1036                       |  20|   0|   20|          0|
    |p_Val2_7_reg_1073                       |   8|   0|    8|          0|
    |p_Val2_9_reg_1011                       |  18|   0|   18|          0|
    |signbit_1_reg_1096                      |   1|   0|    1|          0|
    |signbit_2_reg_1126                      |   1|   0|    1|          0|
    |signbit_reg_1066                        |   1|   0|    1|          0|
    |tmp_28_reg_1041                         |   1|   0|    1|          0|
    |tmp_32_reg_1051                         |   1|   0|    1|          0|
    |tmp_36_reg_1061                         |   1|   0|    1|          0|
    |bias_c1_V_read_reg_934                  |   0|  10|   10|          0|
    |bias_c2_V_read_reg_929                  |   0|  10|   10|          0|
    |bias_c3_V_read_reg_924                  |   0|  10|   10|          0|
    |c1_c1_V_read_reg_979                    |   0|  10|   10|          0|
    |c1_c3_V_read_reg_969                    |   0|  10|   10|          0|
    |c2_c1_V_read_reg_964                    |   0|  10|   10|          0|
    |c2_c3_V_read_reg_954                    |   0|  10|   10|          0|
    |c3_c1_V_read_reg_949                    |   0|  10|   10|          0|
    |c3_c3_V_read_reg_939                    |   0|  10|   10|          0|
    |in_data_last_V_tmp_reg_904              |   0|   1|    1|          0|
    |in_data_user_V_tmp_reg_899              |   0|   1|    1|          0|
    |loc_V_2_reg_919                         |   0|   8|    8|          0|
    |loc_V_reg_909                           |   0|   8|    8|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 493| 108|  613|         12|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+------------------------+-----+-----+--------------+-----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |     AXILiteS    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |  color_convert  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |  color_convert  | return value |
|control                 |  in |    1| ap_ctrl_none |  color_convert  | return value |
|ap_rst_n_control        |  in |    1| ap_ctrl_none |  color_convert  | return value |
|in_data_TDATA           |  in |   24|     axis     |   in_data_data  |    pointer   |
|in_data_TVALID          |  in |    1|     axis     |   in_data_data  |    pointer   |
|in_data_TREADY          | out |    1|     axis     |  in_data_last_V |    pointer   |
|in_data_TLAST           |  in |    1|     axis     |  in_data_last_V |    pointer   |
|in_data_TUSER           |  in |    1|     axis     |  in_data_user_V |    pointer   |
|out_data_TDATA          | out |   24|     axis     |  out_data_data  |    pointer   |
|out_data_TVALID         | out |    1|     axis     | out_data_last_V |    pointer   |
|out_data_TREADY         |  in |    1|     axis     | out_data_last_V |    pointer   |
|out_data_TLAST          | out |    1|     axis     | out_data_last_V |    pointer   |
|out_data_TUSER          | out |    1|     axis     | out_data_user_V |    pointer   |
+------------------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: bias_c3_V_read [2/2] 1.00ns
_ifconv:0  %bias_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c3_V)

ST_1: bias_c2_V_read [2/2] 1.00ns
_ifconv:1  %bias_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c2_V)

ST_1: bias_c1_V_read [2/2] 1.00ns
_ifconv:2  %bias_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c1_V)

ST_1: c3_c3_V_read [2/2] 1.00ns
_ifconv:3  %c3_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c3_V)

ST_1: c3_c2_V_read [2/2] 1.00ns
_ifconv:4  %c3_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c2_V)

ST_1: c3_c1_V_read [2/2] 1.00ns
_ifconv:5  %c3_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c1_V)

ST_1: c2_c3_V_read [2/2] 1.00ns
_ifconv:6  %c2_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c3_V)

ST_1: c2_c2_V_read [2/2] 1.00ns
_ifconv:7  %c2_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c2_V)

ST_1: c2_c1_V_read [2/2] 1.00ns
_ifconv:8  %c2_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c1_V)

ST_1: c1_c3_V_read [2/2] 1.00ns
_ifconv:9  %c1_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c3_V)

ST_1: c1_c2_V_read [2/2] 1.00ns
_ifconv:10  %c1_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c2_V)

ST_1: c1_c1_V_read [2/2] 1.00ns
_ifconv:11  %c1_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c1_V)

ST_1: empty [1/1] 0.00ns
_ifconv:40  %empty = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_data_data, i1* %in_data_user_V, i1* %in_data_last_V)

ST_1: in_data_data_tmp [1/1] 0.00ns
_ifconv:41  %in_data_data_tmp = extractvalue { i24, i1, i1 } %empty, 0

ST_1: in_data_user_V_tmp [1/1] 0.00ns
_ifconv:42  %in_data_user_V_tmp = extractvalue { i24, i1, i1 } %empty, 1

ST_1: in_data_last_V_tmp [1/1] 0.00ns
_ifconv:43  %in_data_last_V_tmp = extractvalue { i24, i1, i1 } %empty, 2

ST_1: loc_V [1/1] 0.00ns
_ifconv:44  %loc_V = trunc i24 %in_data_data_tmp to i8

ST_1: loc_V_1 [1/1] 0.00ns
_ifconv:45  %loc_V_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %in_data_data_tmp, i32 8, i32 15)

ST_1: loc_V_2 [1/1] 0.00ns
_ifconv:46  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %in_data_data_tmp, i32 16, i32 23)


 <State 2>: 1.00ns
ST_2: bias_c3_V_read [1/2] 1.00ns
_ifconv:0  %bias_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c3_V)

ST_2: bias_c2_V_read [1/2] 1.00ns
_ifconv:1  %bias_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c2_V)

ST_2: bias_c1_V_read [1/2] 1.00ns
_ifconv:2  %bias_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c1_V)

ST_2: c3_c3_V_read [1/2] 1.00ns
_ifconv:3  %c3_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c3_V)

ST_2: c3_c2_V_read [1/2] 1.00ns
_ifconv:4  %c3_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c2_V)

ST_2: c3_c1_V_read [1/2] 1.00ns
_ifconv:5  %c3_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c1_V)

ST_2: c2_c3_V_read [1/2] 1.00ns
_ifconv:6  %c2_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c3_V)

ST_2: c2_c2_V_read [1/2] 1.00ns
_ifconv:7  %c2_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c2_V)

ST_2: c2_c1_V_read [1/2] 1.00ns
_ifconv:8  %c2_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c1_V)

ST_2: c1_c3_V_read [1/2] 1.00ns
_ifconv:9  %c1_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c3_V)

ST_2: c1_c2_V_read [1/2] 1.00ns
_ifconv:10  %c1_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c2_V)

ST_2: c1_c1_V_read [1/2] 1.00ns
_ifconv:11  %c1_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c1_V)


 <State 3>: 6.08ns
ST_3: OP1_V_1 [1/1] 0.00ns
_ifconv:50  %OP1_V_1 = zext i8 %loc_V_1 to i18

ST_3: OP2_V_1 [1/1] 0.00ns
_ifconv:51  %OP2_V_1 = sext i10 %c1_c2_V_read to i18

ST_3: p_Val2_1 [2/2] 6.08ns
_ifconv:52  %p_Val2_1 = mul i18 %OP1_V_1, %OP2_V_1

ST_3: OP2_V_4 [1/1] 0.00ns
_ifconv:92  %OP2_V_4 = sext i10 %c2_c2_V_read to i18

ST_3: p_Val2_9 [2/2] 6.08ns
_ifconv:93  %p_Val2_9 = mul i18 %OP1_V_1, %OP2_V_4

ST_3: OP2_V_7 [1/1] 0.00ns
_ifconv:132  %OP2_V_7 = sext i10 %c3_c2_V_read to i18

ST_3: p_Val2_16 [2/2] 6.08ns
_ifconv:133  %p_Val2_16 = mul i18 %OP1_V_1, %OP2_V_7


 <State 4>: 6.08ns
ST_4: p_Val2_1 [1/2] 6.08ns
_ifconv:52  %p_Val2_1 = mul i18 %OP1_V_1, %OP2_V_1

ST_4: p_Val2_9 [1/2] 6.08ns
_ifconv:93  %p_Val2_9 = mul i18 %OP1_V_1, %OP2_V_4

ST_4: p_Val2_16 [1/2] 6.08ns
_ifconv:133  %p_Val2_16 = mul i18 %OP1_V_1, %OP2_V_7


 <State 5>: 6.38ns
ST_5: OP1_V [1/1] 0.00ns
_ifconv:47  %OP1_V = zext i8 %loc_V to i18

ST_5: OP2_V [1/1] 0.00ns
_ifconv:48  %OP2_V = sext i10 %c1_c1_V_read to i18

ST_5: p_Val2_s [1/1] 3.36ns
_ifconv:49  %p_Val2_s = mul i18 %OP1_V, %OP2_V

ST_5: tmp [1/1] 0.00ns
_ifconv:53  %tmp = sext i18 %p_Val2_s to i19

ST_5: tmp_4 [1/1] 0.00ns
_ifconv:54  %tmp_4 = sext i18 %p_Val2_1 to i19

ST_5: p_Val2_2 [1/1] 3.02ns
_ifconv:55  %p_Val2_2 = add i19 %tmp_4, %tmp

ST_5: OP2_V_3 [1/1] 0.00ns
_ifconv:90  %OP2_V_3 = sext i10 %c2_c1_V_read to i18

ST_5: p_Val2_8 [1/1] 3.36ns
_ifconv:91  %p_Val2_8 = mul i18 %OP1_V, %OP2_V_3

ST_5: tmp_6 [1/1] 0.00ns
_ifconv:94  %tmp_6 = sext i18 %p_Val2_8 to i19

ST_5: tmp_1 [1/1] 0.00ns
_ifconv:95  %tmp_1 = sext i18 %p_Val2_9 to i19

ST_5: p_Val2_11 [1/1] 3.02ns
_ifconv:96  %p_Val2_11 = add i19 %tmp_1, %tmp_6

ST_5: OP2_V_6 [1/1] 0.00ns
_ifconv:130  %OP2_V_6 = sext i10 %c3_c1_V_read to i18

ST_5: p_Val2_17 [1/1] 3.36ns
_ifconv:131  %p_Val2_17 = mul i18 %OP1_V, %OP2_V_6

ST_5: tmp_17 [1/1] 0.00ns
_ifconv:134  %tmp_17 = sext i18 %p_Val2_17 to i19

ST_5: tmp_18 [1/1] 0.00ns
_ifconv:135  %tmp_18 = sext i18 %p_Val2_16 to i19

ST_5: p_Val2_19 [1/1] 3.02ns
_ifconv:136  %p_Val2_19 = add i19 %tmp_18, %tmp_17


 <State 6>: 6.38ns
ST_6: OP1_V_2 [1/1] 0.00ns
_ifconv:56  %OP1_V_2 = zext i8 %loc_V_2 to i18

ST_6: OP2_V_2 [1/1] 0.00ns
_ifconv:57  %OP2_V_2 = sext i10 %c1_c3_V_read to i18

ST_6: p_Val2_3 [1/1] 3.36ns
_ifconv:58  %p_Val2_3 = mul i18 %OP1_V_2, %OP2_V_2

ST_6: tmp_9 [1/1] 0.00ns
_ifconv:59  %tmp_9 = sext i19 %p_Val2_2 to i20

ST_6: tmp_s [1/1] 0.00ns
_ifconv:60  %tmp_s = sext i18 %p_Val2_3 to i20

ST_6: p_Val2_4 [1/1] 3.02ns
_ifconv:61  %p_Val2_4 = add i20 %tmp_s, %tmp_9

ST_6: tmp_28 [1/1] 0.00ns
_ifconv:67  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_4, i32 7)

ST_6: OP2_V_5 [1/1] 0.00ns
_ifconv:97  %OP2_V_5 = sext i10 %c2_c3_V_read to i18

ST_6: p_Val2_10 [1/1] 3.36ns
_ifconv:98  %p_Val2_10 = mul i18 %OP1_V_2, %OP2_V_5

ST_6: tmp_10 [1/1] 0.00ns
_ifconv:99  %tmp_10 = sext i19 %p_Val2_11 to i20

ST_6: tmp_11 [1/1] 0.00ns
_ifconv:100  %tmp_11 = sext i18 %p_Val2_10 to i20

ST_6: p_Val2_12 [1/1] 3.02ns
_ifconv:101  %p_Val2_12 = add i20 %tmp_11, %tmp_10

ST_6: tmp_32 [1/1] 0.00ns
_ifconv:107  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_12, i32 7)

ST_6: OP2_V_8 [1/1] 0.00ns
_ifconv:137  %OP2_V_8 = sext i10 %c3_c3_V_read to i18

ST_6: p_Val2_18 [1/1] 3.36ns
_ifconv:138  %p_Val2_18 = mul i18 %OP1_V_2, %OP2_V_8

ST_6: tmp_19 [1/1] 0.00ns
_ifconv:139  %tmp_19 = sext i19 %p_Val2_19 to i20

ST_6: tmp_20 [1/1] 0.00ns
_ifconv:140  %tmp_20 = sext i18 %p_Val2_18 to i20

ST_6: p_Val2_20 [1/1] 3.02ns
_ifconv:141  %p_Val2_20 = add i20 %tmp_20, %tmp_19

ST_6: tmp_36 [1/1] 0.00ns
_ifconv:147  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_20, i32 7)


 <State 7>: 5.17ns
ST_7: tmp_3 [1/1] 0.00ns
_ifconv:62  %tmp_3 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %bias_c1_V_read, i8 0)

ST_7: tmp_3_cast [1/1] 0.00ns
_ifconv:63  %tmp_3_cast = sext i18 %tmp_3 to i20

ST_7: p_Val2_5 [1/1] 2.08ns
_ifconv:64  %p_Val2_5 = add i20 %p_Val2_4, %tmp_3_cast

ST_7: signbit [1/1] 0.00ns
_ifconv:65  %signbit = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_5, i32 19)

ST_7: p_Val2_6 [1/1] 0.00ns
_ifconv:66  %p_Val2_6 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %p_Val2_5, i32 8, i32 15)

ST_7: tmp_7 [1/1] 0.00ns
_ifconv:68  %tmp_7 = zext i1 %tmp_28 to i8

ST_7: tmp_29 [1/1] 0.00ns (grouped into LUT with out node carry)
_ifconv:69  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_5, i32 15)

ST_7: p_Val2_7 [1/1] 1.72ns
_ifconv:70  %p_Val2_7 = add i8 %tmp_7, %p_Val2_6

ST_7: tmp_30 [1/1] 0.00ns (grouped into LUT with out node carry)
_ifconv:71  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_7, i32 7)

ST_7: tmp_5 [1/1] 0.00ns (grouped into LUT with out node carry)
_ifconv:72  %tmp_5 = xor i1 %tmp_30, true

ST_7: carry [1/1] 1.37ns (out node of the LUT)
_ifconv:73  %carry = and i1 %tmp_29, %tmp_5

ST_7: tmp_2 [1/1] 0.00ns
_ifconv:74  %tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i20.i32.i32(i20 %p_Val2_5, i32 16, i32 19)

ST_7: Range1_all_ones [1/1] 1.88ns
_ifconv:75  %Range1_all_ones = icmp eq i4 %tmp_2, -1

ST_7: Range1_all_zeros [1/1] 1.88ns
_ifconv:76  %Range1_all_zeros = icmp eq i4 %tmp_2, 0

ST_7: tmp_12 [1/1] 0.00ns
_ifconv:102  %tmp_12 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %bias_c2_V_read, i8 0)

ST_7: tmp_16_cast [1/1] 0.00ns
_ifconv:103  %tmp_16_cast = sext i18 %tmp_12 to i20

ST_7: p_Val2_13 [1/1] 2.08ns
_ifconv:104  %p_Val2_13 = add i20 %p_Val2_12, %tmp_16_cast

ST_7: signbit_1 [1/1] 0.00ns
_ifconv:105  %signbit_1 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_13, i32 19)

ST_7: p_Val2_14 [1/1] 0.00ns
_ifconv:106  %p_Val2_14 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %p_Val2_13, i32 8, i32 15)

ST_7: tmp_13 [1/1] 0.00ns
_ifconv:108  %tmp_13 = zext i1 %tmp_32 to i8

ST_7: tmp_33 [1/1] 0.00ns (grouped into LUT with out node carry_1)
_ifconv:109  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_13, i32 15)

ST_7: p_Val2_15 [1/1] 1.72ns
_ifconv:110  %p_Val2_15 = add i8 %tmp_13, %p_Val2_14

ST_7: tmp_34 [1/1] 0.00ns (grouped into LUT with out node carry_1)
_ifconv:111  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_15, i32 7)

ST_7: tmp_14 [1/1] 0.00ns (grouped into LUT with out node carry_1)
_ifconv:112  %tmp_14 = xor i1 %tmp_34, true

ST_7: carry_1 [1/1] 1.37ns (out node of the LUT)
_ifconv:113  %carry_1 = and i1 %tmp_33, %tmp_14

ST_7: tmp_15 [1/1] 0.00ns
_ifconv:114  %tmp_15 = call i4 @_ssdm_op_PartSelect.i4.i20.i32.i32(i20 %p_Val2_13, i32 16, i32 19)

ST_7: Range1_all_ones_1 [1/1] 1.88ns
_ifconv:115  %Range1_all_ones_1 = icmp eq i4 %tmp_15, -1

ST_7: Range1_all_zeros_1 [1/1] 1.88ns
_ifconv:116  %Range1_all_zeros_1 = icmp eq i4 %tmp_15, 0

ST_7: tmp_21 [1/1] 0.00ns
_ifconv:142  %tmp_21 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %bias_c3_V_read, i8 0)

ST_7: tmp_27_cast [1/1] 0.00ns
_ifconv:143  %tmp_27_cast = sext i18 %tmp_21 to i20

ST_7: p_Val2_21 [1/1] 2.08ns
_ifconv:144  %p_Val2_21 = add i20 %p_Val2_20, %tmp_27_cast

ST_7: signbit_2 [1/1] 0.00ns
_ifconv:145  %signbit_2 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_21, i32 19)

ST_7: p_Val2_22 [1/1] 0.00ns
_ifconv:146  %p_Val2_22 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %p_Val2_21, i32 8, i32 15)

ST_7: tmp_22 [1/1] 0.00ns
_ifconv:148  %tmp_22 = zext i1 %tmp_36 to i8

ST_7: tmp_37 [1/1] 0.00ns (grouped into LUT with out node carry_2)
_ifconv:149  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_21, i32 15)

ST_7: p_Val2_23 [1/1] 1.72ns
_ifconv:150  %p_Val2_23 = add i8 %tmp_22, %p_Val2_22

ST_7: tmp_38 [1/1] 0.00ns (grouped into LUT with out node carry_2)
_ifconv:151  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_23, i32 7)

ST_7: tmp_23 [1/1] 0.00ns (grouped into LUT with out node carry_2)
_ifconv:152  %tmp_23 = xor i1 %tmp_38, true

ST_7: carry_2 [1/1] 1.37ns (out node of the LUT)
_ifconv:153  %carry_2 = and i1 %tmp_37, %tmp_23

ST_7: tmp_24 [1/1] 0.00ns
_ifconv:154  %tmp_24 = call i4 @_ssdm_op_PartSelect.i4.i20.i32.i32(i20 %p_Val2_21, i32 16, i32 19)

ST_7: Range1_all_ones_2 [1/1] 1.88ns
_ifconv:155  %Range1_all_ones_2 = icmp eq i4 %tmp_24, -1

ST_7: Range1_all_zeros_2 [1/1] 1.88ns
_ifconv:156  %Range1_all_zeros_2 = icmp eq i4 %tmp_24, 0


 <State 8>: 4.11ns
ST_8: stg_127 [1/1] 0.00ns
_ifconv:12  call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_data_data), !map !79

ST_8: stg_128 [1/1] 0.00ns
_ifconv:13  call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_data_data), !map !89

ST_8: stg_129 [1/1] 0.00ns
_ifconv:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_user_V), !map !99

ST_8: stg_130 [1/1] 0.00ns
_ifconv:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_last_V), !map !103

ST_8: stg_131 [1/1] 0.00ns
_ifconv:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_user_V), !map !107

ST_8: stg_132 [1/1] 0.00ns
_ifconv:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_last_V), !map !111

ST_8: stg_133 [1/1] 0.00ns
_ifconv:18  call void (...)* @_ssdm_op_SpecBitsMap(i10 %c1_c1_V), !map !115

ST_8: stg_134 [1/1] 0.00ns
_ifconv:19  call void (...)* @_ssdm_op_SpecBitsMap(i10 %c1_c2_V), !map !121

ST_8: stg_135 [1/1] 0.00ns
_ifconv:20  call void (...)* @_ssdm_op_SpecBitsMap(i10 %c1_c3_V), !map !125

ST_8: stg_136 [1/1] 0.00ns
_ifconv:21  call void (...)* @_ssdm_op_SpecBitsMap(i10 %c2_c1_V), !map !129

ST_8: stg_137 [1/1] 0.00ns
_ifconv:22  call void (...)* @_ssdm_op_SpecBitsMap(i10 %c2_c2_V), !map !133

ST_8: stg_138 [1/1] 0.00ns
_ifconv:23  call void (...)* @_ssdm_op_SpecBitsMap(i10 %c2_c3_V), !map !137

ST_8: stg_139 [1/1] 0.00ns
_ifconv:24  call void (...)* @_ssdm_op_SpecBitsMap(i10 %c3_c1_V), !map !141

ST_8: stg_140 [1/1] 0.00ns
_ifconv:25  call void (...)* @_ssdm_op_SpecBitsMap(i10 %c3_c2_V), !map !145

ST_8: stg_141 [1/1] 0.00ns
_ifconv:26  call void (...)* @_ssdm_op_SpecBitsMap(i10 %c3_c3_V), !map !149

ST_8: stg_142 [1/1] 0.00ns
_ifconv:27  call void (...)* @_ssdm_op_SpecBitsMap(i10 %bias_c1_V), !map !153

ST_8: stg_143 [1/1] 0.00ns
_ifconv:28  call void (...)* @_ssdm_op_SpecBitsMap(i10 %bias_c2_V), !map !157

ST_8: stg_144 [1/1] 0.00ns
_ifconv:29  call void (...)* @_ssdm_op_SpecBitsMap(i10 %bias_c3_V), !map !161

ST_8: stg_145 [1/1] 0.00ns
_ifconv:30  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @color_convert_str) nounwind

ST_8: stg_146 [1/1] 0.00ns
_ifconv:31  call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @p_str, [1 x i8]* @p_str1) nounwind

ST_8: stg_147 [1/1] 0.00ns
_ifconv:32  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_8: stg_148 [1/1] 0.00ns
_ifconv:33  call void (...)* @_ssdm_op_SpecInterface(i10 %c1_c1_V, i10 %c1_c2_V, i10 %c1_c3_V, [10 x i8]* @p_str3, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_8: stg_149 [1/1] 0.00ns
_ifconv:34  call void (...)* @_ssdm_op_SpecInterface(i10 %c2_c1_V, i10 %c2_c2_V, i10 %c2_c3_V, [10 x i8]* @p_str3, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_8: stg_150 [1/1] 0.00ns
_ifconv:35  call void (...)* @_ssdm_op_SpecInterface(i10 %c3_c1_V, i10 %c3_c2_V, i10 %c3_c3_V, [10 x i8]* @p_str3, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_8: stg_151 [1/1] 0.00ns
_ifconv:36  call void (...)* @_ssdm_op_SpecInterface(i10 %bias_c1_V, i10 %bias_c2_V, i10 %bias_c3_V, [10 x i8]* @p_str3, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_8: stg_152 [1/1] 0.00ns
_ifconv:37  call void (...)* @_ssdm_op_SpecInterface(i24* %in_data_data, i1* %in_data_user_V, i1* %in_data_last_V, [5 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_8: stg_153 [1/1] 0.00ns
_ifconv:38  call void (...)* @_ssdm_op_SpecInterface(i24* %out_data_data, i1* %out_data_user_V, i1* %out_data_last_V, [5 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_8: stg_154 [1/1] 0.00ns
_ifconv:39  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_8: deleted_zeros [1/1] 0.00ns (grouped into LUT with out node p_39_demorgan_i)
_ifconv:77  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_8: p_38_i [1/1] 1.37ns
_ifconv:78  %p_38_i = and i1 %carry, %Range1_all_ones

ST_8: tmp_8 [1/1] 0.00ns (grouped into LUT with out node p_s)
_ifconv:79  %tmp_8 = xor i1 %p_38_i, true

ST_8: neg_src [1/1] 0.00ns (grouped into LUT with out node p_s)
_ifconv:80  %neg_src = and i1 %signbit, %tmp_8

ST_8: p_39_demorgan_i [1/1] 1.37ns (out node of the LUT)
_ifconv:81  %p_39_demorgan_i = or i1 %deleted_zeros, %signbit

ST_8: signbit_not [1/1] 0.00ns (grouped into LUT with out node neg_src_5_not)
_ifconv:82  %signbit_not = xor i1 %signbit, true

ST_8: neg_src_5_not [1/1] 1.37ns (out node of the LUT)
_ifconv:83  %neg_src_5_not = or i1 %p_38_i, %signbit_not

ST_8: brmerge_i_i_not [1/1] 0.00ns (grouped into LUT with out node out1_V)
_ifconv:84  %brmerge_i_i_not = and i1 %p_39_demorgan_i, %neg_src_5_not

ST_8: p_39_demorgan_i_not [1/1] 0.00ns (grouped into LUT with out node out1_V)
_ifconv:85  %p_39_demorgan_i_not = xor i1 %p_39_demorgan_i, true

ST_8: brmerge [1/1] 0.00ns (grouped into LUT with out node out1_V)
_ifconv:86  %brmerge = or i1 %neg_src_5_not, %p_39_demorgan_i_not

ST_8: p_mux [1/1] 0.00ns (grouped into LUT with out node out1_V)
_ifconv:87  %p_mux = select i1 %brmerge_i_i_not, i8 %p_Val2_7, i8 -1

ST_8: p_s [1/1] 1.37ns (out node of the LUT)
_ifconv:88  %p_s = select i1 %neg_src, i8 0, i8 %p_Val2_7

ST_8: out1_V [1/1] 1.37ns (out node of the LUT)
_ifconv:89  %out1_V = select i1 %brmerge, i8 %p_mux, i8 %p_s

ST_8: deleted_zeros_1 [1/1] 0.00ns (grouped into LUT with out node p_39_demorgan_i1)
_ifconv:117  %deleted_zeros_1 = select i1 %carry_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

ST_8: p_38_i1 [1/1] 1.37ns
_ifconv:118  %p_38_i1 = and i1 %carry_1, %Range1_all_ones_1

ST_8: tmp_16 [1/1] 0.00ns (grouped into LUT with out node p_1)
_ifconv:119  %tmp_16 = xor i1 %p_38_i1, true

ST_8: neg_src_6 [1/1] 0.00ns (grouped into LUT with out node p_1)
_ifconv:120  %neg_src_6 = and i1 %signbit_1, %tmp_16

ST_8: p_39_demorgan_i1 [1/1] 1.37ns (out node of the LUT)
_ifconv:121  %p_39_demorgan_i1 = or i1 %deleted_zeros_1, %signbit_1

ST_8: signbit_1_not [1/1] 0.00ns (grouped into LUT with out node neg_src_not)
_ifconv:122  %signbit_1_not = xor i1 %signbit_1, true

ST_8: neg_src_not [1/1] 1.37ns (out node of the LUT)
_ifconv:123  %neg_src_not = or i1 %p_38_i1, %signbit_1_not

ST_8: brmerge_i_i466_not [1/1] 0.00ns (grouped into LUT with out node out2_V)
_ifconv:124  %brmerge_i_i466_not = and i1 %p_39_demorgan_i1, %neg_src_not

ST_8: p_39_demorgan_i464_not [1/1] 0.00ns (grouped into LUT with out node out2_V)
_ifconv:125  %p_39_demorgan_i464_not = xor i1 %p_39_demorgan_i1, true

ST_8: brmerge1 [1/1] 0.00ns (grouped into LUT with out node out2_V)
_ifconv:126  %brmerge1 = or i1 %neg_src_not, %p_39_demorgan_i464_not

ST_8: p_mux1 [1/1] 0.00ns (grouped into LUT with out node out2_V)
_ifconv:127  %p_mux1 = select i1 %brmerge_i_i466_not, i8 %p_Val2_15, i8 -1

ST_8: p_1 [1/1] 1.37ns (out node of the LUT)
_ifconv:128  %p_1 = select i1 %neg_src_6, i8 0, i8 %p_Val2_15

ST_8: out2_V [1/1] 1.37ns (out node of the LUT)
_ifconv:129  %out2_V = select i1 %brmerge1, i8 %p_mux1, i8 %p_1

ST_8: deleted_zeros_2 [1/1] 0.00ns (grouped into LUT with out node p_39_demorgan_i2)
_ifconv:157  %deleted_zeros_2 = select i1 %carry_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

ST_8: p_38_i2 [1/1] 1.37ns
_ifconv:158  %p_38_i2 = and i1 %carry_2, %Range1_all_ones_2

ST_8: tmp_25 [1/1] 0.00ns (grouped into LUT with out node p_2)
_ifconv:159  %tmp_25 = xor i1 %p_38_i2, true

ST_8: neg_src_7 [1/1] 0.00ns (grouped into LUT with out node p_2)
_ifconv:160  %neg_src_7 = and i1 %signbit_2, %tmp_25

ST_8: p_39_demorgan_i2 [1/1] 1.37ns (out node of the LUT)
_ifconv:161  %p_39_demorgan_i2 = or i1 %deleted_zeros_2, %signbit_2

ST_8: signbit_2_not [1/1] 0.00ns (grouped into LUT with out node neg_src_6_not)
_ifconv:162  %signbit_2_not = xor i1 %signbit_2, true

ST_8: neg_src_6_not [1/1] 1.37ns (out node of the LUT)
_ifconv:163  %neg_src_6_not = or i1 %p_38_i2, %signbit_2_not

ST_8: brmerge_i_i490_not [1/1] 0.00ns (grouped into LUT with out node out3_V)
_ifconv:164  %brmerge_i_i490_not = and i1 %p_39_demorgan_i2, %neg_src_6_not

ST_8: p_39_demorgan_i488_not [1/1] 0.00ns (grouped into LUT with out node out3_V)
_ifconv:165  %p_39_demorgan_i488_not = xor i1 %p_39_demorgan_i2, true

ST_8: brmerge2 [1/1] 0.00ns (grouped into LUT with out node out3_V)
_ifconv:166  %brmerge2 = or i1 %neg_src_6_not, %p_39_demorgan_i488_not

ST_8: p_mux2 [1/1] 0.00ns (grouped into LUT with out node out3_V)
_ifconv:167  %p_mux2 = select i1 %brmerge_i_i490_not, i8 %p_Val2_23, i8 -1

ST_8: p_2 [1/1] 1.37ns (out node of the LUT)
_ifconv:168  %p_2 = select i1 %neg_src_7, i8 0, i8 %p_Val2_23

ST_8: out3_V [1/1] 1.37ns (out node of the LUT)
_ifconv:169  %out3_V = select i1 %brmerge2, i8 %p_mux2, i8 %p_2

ST_8: out_data_data_tmp [1/1] 0.00ns
_ifconv:170  %out_data_data_tmp = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %out3_V, i8 %out2_V, i8 %out1_V)

ST_8: stg_195 [1/1] 0.00ns
_ifconv:171  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %out_data_data, i1* %out_data_user_V, i1* %out_data_last_V, i24 %out_data_data_tmp, i1 %in_data_user_V_tmp, i1 %in_data_last_V_tmp)

ST_8: stg_196 [1/1] 0.00ns
_ifconv:172  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_data_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ c1_c1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c1_c2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c1_c3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c2_c1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c2_c2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c2_c3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_c1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_c2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_c3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_c1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_c2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_c3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (read           ) [ 000000000]
in_data_data_tmp       (extractvalue   ) [ 000000000]
in_data_user_V_tmp     (extractvalue   ) [ 011111111]
in_data_last_V_tmp     (extractvalue   ) [ 011111111]
loc_V                  (trunc          ) [ 011111000]
loc_V_1                (partselect     ) [ 011100000]
loc_V_2                (partselect     ) [ 011111100]
bias_c3_V_read         (read           ) [ 010111110]
bias_c2_V_read         (read           ) [ 010111110]
bias_c1_V_read         (read           ) [ 010111110]
c3_c3_V_read           (read           ) [ 010111100]
c3_c2_V_read           (read           ) [ 010100000]
c3_c1_V_read           (read           ) [ 010111000]
c2_c3_V_read           (read           ) [ 010111100]
c2_c2_V_read           (read           ) [ 010100000]
c2_c1_V_read           (read           ) [ 010111000]
c1_c3_V_read           (read           ) [ 010111100]
c1_c2_V_read           (read           ) [ 010100000]
c1_c1_V_read           (read           ) [ 010111000]
OP1_V_1                (zext           ) [ 010010000]
OP2_V_1                (sext           ) [ 010010000]
OP2_V_4                (sext           ) [ 010010000]
OP2_V_7                (sext           ) [ 010010000]
p_Val2_1               (mul            ) [ 010001000]
p_Val2_9               (mul            ) [ 010001000]
p_Val2_16              (mul            ) [ 010001000]
OP1_V                  (zext           ) [ 000000000]
OP2_V                  (sext           ) [ 000000000]
p_Val2_s               (mul            ) [ 000000000]
tmp                    (sext           ) [ 000000000]
tmp_4                  (sext           ) [ 000000000]
p_Val2_2               (add            ) [ 010000100]
OP2_V_3                (sext           ) [ 000000000]
p_Val2_8               (mul            ) [ 000000000]
tmp_6                  (sext           ) [ 000000000]
tmp_1                  (sext           ) [ 000000000]
p_Val2_11              (add            ) [ 010000100]
OP2_V_6                (sext           ) [ 000000000]
p_Val2_17              (mul            ) [ 000000000]
tmp_17                 (sext           ) [ 000000000]
tmp_18                 (sext           ) [ 000000000]
p_Val2_19              (add            ) [ 010000100]
OP1_V_2                (zext           ) [ 000000000]
OP2_V_2                (sext           ) [ 000000000]
p_Val2_3               (mul            ) [ 000000000]
tmp_9                  (sext           ) [ 000000000]
tmp_s                  (sext           ) [ 000000000]
p_Val2_4               (add            ) [ 010000010]
tmp_28                 (bitselect      ) [ 010000010]
OP2_V_5                (sext           ) [ 000000000]
p_Val2_10              (mul            ) [ 000000000]
tmp_10                 (sext           ) [ 000000000]
tmp_11                 (sext           ) [ 000000000]
p_Val2_12              (add            ) [ 010000010]
tmp_32                 (bitselect      ) [ 010000010]
OP2_V_8                (sext           ) [ 000000000]
p_Val2_18              (mul            ) [ 000000000]
tmp_19                 (sext           ) [ 000000000]
tmp_20                 (sext           ) [ 000000000]
p_Val2_20              (add            ) [ 010000010]
tmp_36                 (bitselect      ) [ 010000010]
tmp_3                  (bitconcatenate ) [ 000000000]
tmp_3_cast             (sext           ) [ 000000000]
p_Val2_5               (add            ) [ 000000000]
signbit                (bitselect      ) [ 010000001]
p_Val2_6               (partselect     ) [ 000000000]
tmp_7                  (zext           ) [ 000000000]
tmp_29                 (bitselect      ) [ 000000000]
p_Val2_7               (add            ) [ 010000001]
tmp_30                 (bitselect      ) [ 000000000]
tmp_5                  (xor            ) [ 000000000]
carry                  (and            ) [ 010000001]
tmp_2                  (partselect     ) [ 000000000]
Range1_all_ones        (icmp           ) [ 010000001]
Range1_all_zeros       (icmp           ) [ 010000001]
tmp_12                 (bitconcatenate ) [ 000000000]
tmp_16_cast            (sext           ) [ 000000000]
p_Val2_13              (add            ) [ 000000000]
signbit_1              (bitselect      ) [ 010000001]
p_Val2_14              (partselect     ) [ 000000000]
tmp_13                 (zext           ) [ 000000000]
tmp_33                 (bitselect      ) [ 000000000]
p_Val2_15              (add            ) [ 010000001]
tmp_34                 (bitselect      ) [ 000000000]
tmp_14                 (xor            ) [ 000000000]
carry_1                (and            ) [ 010000001]
tmp_15                 (partselect     ) [ 000000000]
Range1_all_ones_1      (icmp           ) [ 010000001]
Range1_all_zeros_1     (icmp           ) [ 010000001]
tmp_21                 (bitconcatenate ) [ 000000000]
tmp_27_cast            (sext           ) [ 000000000]
p_Val2_21              (add            ) [ 000000000]
signbit_2              (bitselect      ) [ 010000001]
p_Val2_22              (partselect     ) [ 000000000]
tmp_22                 (zext           ) [ 000000000]
tmp_37                 (bitselect      ) [ 000000000]
p_Val2_23              (add            ) [ 010000001]
tmp_38                 (bitselect      ) [ 000000000]
tmp_23                 (xor            ) [ 000000000]
carry_2                (and            ) [ 010000001]
tmp_24                 (partselect     ) [ 000000000]
Range1_all_ones_2      (icmp           ) [ 010000001]
Range1_all_zeros_2     (icmp           ) [ 010000001]
stg_127                (specbitsmap    ) [ 000000000]
stg_128                (specbitsmap    ) [ 000000000]
stg_129                (specbitsmap    ) [ 000000000]
stg_130                (specbitsmap    ) [ 000000000]
stg_131                (specbitsmap    ) [ 000000000]
stg_132                (specbitsmap    ) [ 000000000]
stg_133                (specbitsmap    ) [ 000000000]
stg_134                (specbitsmap    ) [ 000000000]
stg_135                (specbitsmap    ) [ 000000000]
stg_136                (specbitsmap    ) [ 000000000]
stg_137                (specbitsmap    ) [ 000000000]
stg_138                (specbitsmap    ) [ 000000000]
stg_139                (specbitsmap    ) [ 000000000]
stg_140                (specbitsmap    ) [ 000000000]
stg_141                (specbitsmap    ) [ 000000000]
stg_142                (specbitsmap    ) [ 000000000]
stg_143                (specbitsmap    ) [ 000000000]
stg_144                (specbitsmap    ) [ 000000000]
stg_145                (spectopmodule  ) [ 000000000]
stg_146                (specclockdomain) [ 000000000]
stg_147                (specinterface  ) [ 000000000]
stg_148                (specinterface  ) [ 000000000]
stg_149                (specinterface  ) [ 000000000]
stg_150                (specinterface  ) [ 000000000]
stg_151                (specinterface  ) [ 000000000]
stg_152                (specinterface  ) [ 000000000]
stg_153                (specinterface  ) [ 000000000]
stg_154                (specpipeline   ) [ 000000000]
deleted_zeros          (select         ) [ 000000000]
p_38_i                 (and            ) [ 000000000]
tmp_8                  (xor            ) [ 000000000]
neg_src                (and            ) [ 000000000]
p_39_demorgan_i        (or             ) [ 000000000]
signbit_not            (xor            ) [ 000000000]
neg_src_5_not          (or             ) [ 000000000]
brmerge_i_i_not        (and            ) [ 000000000]
p_39_demorgan_i_not    (xor            ) [ 000000000]
brmerge                (or             ) [ 000000000]
p_mux                  (select         ) [ 000000000]
p_s                    (select         ) [ 000000000]
out1_V                 (select         ) [ 000000000]
deleted_zeros_1        (select         ) [ 000000000]
p_38_i1                (and            ) [ 000000000]
tmp_16                 (xor            ) [ 000000000]
neg_src_6              (and            ) [ 000000000]
p_39_demorgan_i1       (or             ) [ 000000000]
signbit_1_not          (xor            ) [ 000000000]
neg_src_not            (or             ) [ 000000000]
brmerge_i_i466_not     (and            ) [ 000000000]
p_39_demorgan_i464_not (xor            ) [ 000000000]
brmerge1               (or             ) [ 000000000]
p_mux1                 (select         ) [ 000000000]
p_1                    (select         ) [ 000000000]
out2_V                 (select         ) [ 000000000]
deleted_zeros_2        (select         ) [ 000000000]
p_38_i2                (and            ) [ 000000000]
tmp_25                 (xor            ) [ 000000000]
neg_src_7              (and            ) [ 000000000]
p_39_demorgan_i2       (or             ) [ 000000000]
signbit_2_not          (xor            ) [ 000000000]
neg_src_6_not          (or             ) [ 000000000]
brmerge_i_i490_not     (and            ) [ 000000000]
p_39_demorgan_i488_not (xor            ) [ 000000000]
brmerge2               (or             ) [ 000000000]
p_mux2                 (select         ) [ 000000000]
p_2                    (select         ) [ 000000000]
out3_V                 (select         ) [ 000000000]
out_data_data_tmp      (bitconcatenate ) [ 000000000]
stg_195                (write          ) [ 000000000]
stg_196                (ret            ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_data_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_data_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_data_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_data_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c1_c1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_c1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="c1_c2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_c2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c1_c3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_c3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="c2_c1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2_c1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="c2_c2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2_c2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="c2_c3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2_c3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="c3_c1_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_c1_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="c3_c2_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_c2_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="c3_c3_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_c3_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bias_c1_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_c1_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="bias_c2_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_c2_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bias_c3_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_c3_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="color_convert_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecClockDomain"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="grp_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="10" slack="0"/>
<pin id="109" dir="1" index="2" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_c3_V_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="0"/>
<pin id="115" dir="1" index="2" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_c2_V_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="10" slack="0"/>
<pin id="121" dir="1" index="2" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_c1_V_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="10" slack="0"/>
<pin id="127" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_c3_V_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="10" slack="0"/>
<pin id="133" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_c2_V_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_c1_V_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="10" slack="0"/>
<pin id="145" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c2_c3_V_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="10" slack="0"/>
<pin id="151" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c2_c2_V_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="0"/>
<pin id="157" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c2_c1_V_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="0" index="1" bw="10" slack="0"/>
<pin id="163" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c1_c3_V_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="0" index="1" bw="10" slack="0"/>
<pin id="169" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c1_c2_V_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="10" slack="0"/>
<pin id="175" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c1_c1_V_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="empty_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="26" slack="0"/>
<pin id="180" dir="0" index="1" bw="24" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="0" index="3" bw="1" slack="0"/>
<pin id="183" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="stg_195_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="24" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="0" index="3" bw="1" slack="0"/>
<pin id="193" dir="0" index="4" bw="24" slack="0"/>
<pin id="194" dir="0" index="5" bw="1" slack="7"/>
<pin id="195" dir="0" index="6" bw="1" slack="7"/>
<pin id="196" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_195/8 "/>
</bind>
</comp>

<comp id="201" class="1004" name="in_data_data_tmp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="26" slack="0"/>
<pin id="203" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_data_tmp/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="in_data_user_V_tmp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="26" slack="0"/>
<pin id="207" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_user_V_tmp/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="in_data_last_V_tmp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="26" slack="0"/>
<pin id="211" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_last_V_tmp/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="loc_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="24" slack="0"/>
<pin id="215" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="loc_V_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="24" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="0" index="3" bw="5" slack="0"/>
<pin id="222" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="loc_V_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="24" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="0" index="3" bw="6" slack="0"/>
<pin id="232" dir="1" index="4" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="OP1_V_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="2"/>
<pin id="239" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="OP2_V_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="1"/>
<pin id="242" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="10" slack="0"/>
<pin id="246" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="OP2_V_4_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="1"/>
<pin id="251" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_4/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="10" slack="0"/>
<pin id="255" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="OP2_V_7_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="1"/>
<pin id="260" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_7/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="10" slack="0"/>
<pin id="264" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_16/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="OP1_V_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="4"/>
<pin id="269" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="OP2_V_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="3"/>
<pin id="272" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_4_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="18" slack="1"/>
<pin id="275" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="OP2_V_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="3"/>
<pin id="278" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_3/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="18" slack="1"/>
<pin id="281" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="OP2_V_6_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="3"/>
<pin id="284" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_6/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_18_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="18" slack="1"/>
<pin id="287" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="OP1_V_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="5"/>
<pin id="290" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="OP2_V_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="4"/>
<pin id="293" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_9_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="19" slack="1"/>
<pin id="296" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_28_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="20" slack="0"/>
<pin id="300" dir="0" index="2" bw="4" slack="0"/>
<pin id="301" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="OP2_V_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="4"/>
<pin id="306" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_5/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_10_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="19" slack="1"/>
<pin id="309" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_32_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="20" slack="0"/>
<pin id="313" dir="0" index="2" bw="4" slack="0"/>
<pin id="314" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="OP2_V_8_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="4"/>
<pin id="319" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_8/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_19_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="19" slack="1"/>
<pin id="322" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_36_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="20" slack="0"/>
<pin id="326" dir="0" index="2" bw="4" slack="0"/>
<pin id="327" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="18" slack="0"/>
<pin id="332" dir="0" index="1" bw="10" slack="5"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_3_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="18" slack="0"/>
<pin id="339" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_Val2_5_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="20" slack="1"/>
<pin id="343" dir="0" index="1" bw="18" slack="0"/>
<pin id="344" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="signbit_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="20" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/7 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_Val2_6_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="20" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="0" index="3" bw="5" slack="0"/>
<pin id="359" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_6/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_7_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_29_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="20" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_Val2_7_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_30_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="0" index="2" bw="4" slack="0"/>
<pin id="385" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_5_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="carry_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="20" slack="0"/>
<pin id="404" dir="0" index="2" bw="6" slack="0"/>
<pin id="405" dir="0" index="3" bw="6" slack="0"/>
<pin id="406" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="Range1_all_ones_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="4" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="Range1_all_zeros_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="0" index="1" bw="4" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_12_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="18" slack="0"/>
<pin id="425" dir="0" index="1" bw="10" slack="5"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_16_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="18" slack="0"/>
<pin id="432" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Val2_13_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="20" slack="1"/>
<pin id="436" dir="0" index="1" bw="18" slack="0"/>
<pin id="437" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_13/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="signbit_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="20" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit_1/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_Val2_14_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="20" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="0"/>
<pin id="451" dir="0" index="3" bw="5" slack="0"/>
<pin id="452" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_14/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_13_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_33_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="20" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_Val2_15_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_15/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_34_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="0"/>
<pin id="477" dir="0" index="2" bw="4" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_14_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="carry_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_15_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="0" index="1" bw="20" slack="0"/>
<pin id="497" dir="0" index="2" bw="6" slack="0"/>
<pin id="498" dir="0" index="3" bw="6" slack="0"/>
<pin id="499" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="Range1_all_ones_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="0" index="1" bw="4" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_1/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="Range1_all_zeros_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="0" index="1" bw="4" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_21_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="18" slack="0"/>
<pin id="518" dir="0" index="1" bw="10" slack="5"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_27_cast_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="18" slack="0"/>
<pin id="525" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_cast/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_Val2_21_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="20" slack="1"/>
<pin id="529" dir="0" index="1" bw="18" slack="0"/>
<pin id="530" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="signbit_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="20" slack="0"/>
<pin id="535" dir="0" index="2" bw="6" slack="0"/>
<pin id="536" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit_2/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_Val2_22_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="20" slack="0"/>
<pin id="543" dir="0" index="2" bw="5" slack="0"/>
<pin id="544" dir="0" index="3" bw="5" slack="0"/>
<pin id="545" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_22/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_22_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_37_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="20" slack="0"/>
<pin id="556" dir="0" index="2" bw="5" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="p_Val2_23_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="8" slack="0"/>
<pin id="564" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_23/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_38_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="8" slack="0"/>
<pin id="570" dir="0" index="2" bw="4" slack="0"/>
<pin id="571" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_23_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="carry_2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_2/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_24_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="0" index="1" bw="20" slack="0"/>
<pin id="590" dir="0" index="2" bw="6" slack="0"/>
<pin id="591" dir="0" index="3" bw="6" slack="0"/>
<pin id="592" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="Range1_all_ones_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="0" index="1" bw="4" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_2/7 "/>
</bind>
</comp>

<comp id="603" class="1004" name="Range1_all_zeros_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="0" index="1" bw="4" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_2/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="deleted_zeros_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="0" index="1" bw="1" slack="1"/>
<pin id="612" dir="0" index="2" bw="1" slack="1"/>
<pin id="613" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/8 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_38_i_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="0" index="1" bw="1" slack="1"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i/8 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_8_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="624" class="1004" name="neg_src_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="neg_src/8 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_39_demorgan_i_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="1"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_39_demorgan_i/8 "/>
</bind>
</comp>

<comp id="634" class="1004" name="signbit_not_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="signbit_not/8 "/>
</bind>
</comp>

<comp id="639" class="1004" name="neg_src_5_not_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="neg_src_5_not/8 "/>
</bind>
</comp>

<comp id="645" class="1004" name="brmerge_i_i_not_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_i_i_not/8 "/>
</bind>
</comp>

<comp id="651" class="1004" name="p_39_demorgan_i_not_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_39_demorgan_i_not/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="brmerge_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/8 "/>
</bind>
</comp>

<comp id="663" class="1004" name="p_mux_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="8" slack="1"/>
<pin id="666" dir="0" index="2" bw="8" slack="0"/>
<pin id="667" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux/8 "/>
</bind>
</comp>

<comp id="670" class="1004" name="p_s_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="0"/>
<pin id="673" dir="0" index="2" bw="8" slack="1"/>
<pin id="674" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="out1_V_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="8" slack="0"/>
<pin id="680" dir="0" index="2" bw="8" slack="0"/>
<pin id="681" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out1_V/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="deleted_zeros_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="0" index="1" bw="1" slack="1"/>
<pin id="688" dir="0" index="2" bw="1" slack="1"/>
<pin id="689" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_1/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="p_38_i1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="0" index="1" bw="1" slack="1"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i1/8 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_16_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_16/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="neg_src_6_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="1"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="neg_src_6/8 "/>
</bind>
</comp>

<comp id="705" class="1004" name="p_39_demorgan_i1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="1"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_39_demorgan_i1/8 "/>
</bind>
</comp>

<comp id="710" class="1004" name="signbit_1_not_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="signbit_1_not/8 "/>
</bind>
</comp>

<comp id="715" class="1004" name="neg_src_not_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="neg_src_not/8 "/>
</bind>
</comp>

<comp id="721" class="1004" name="brmerge_i_i466_not_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_i_i466_not/8 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_39_demorgan_i464_not_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_39_demorgan_i464_not/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="brmerge1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge1/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_mux1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="8" slack="1"/>
<pin id="742" dir="0" index="2" bw="8" slack="0"/>
<pin id="743" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux1/8 "/>
</bind>
</comp>

<comp id="746" class="1004" name="p_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="8" slack="0"/>
<pin id="749" dir="0" index="2" bw="8" slack="1"/>
<pin id="750" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/8 "/>
</bind>
</comp>

<comp id="753" class="1004" name="out2_V_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="8" slack="0"/>
<pin id="756" dir="0" index="2" bw="8" slack="0"/>
<pin id="757" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out2_V/8 "/>
</bind>
</comp>

<comp id="761" class="1004" name="deleted_zeros_2_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="0" index="1" bw="1" slack="1"/>
<pin id="764" dir="0" index="2" bw="1" slack="1"/>
<pin id="765" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_2/8 "/>
</bind>
</comp>

<comp id="766" class="1004" name="p_38_i2_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="0" index="1" bw="1" slack="1"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i2/8 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_25_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="neg_src_7_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="neg_src_7/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="p_39_demorgan_i2_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="1"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_39_demorgan_i2/8 "/>
</bind>
</comp>

<comp id="786" class="1004" name="signbit_2_not_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="signbit_2_not/8 "/>
</bind>
</comp>

<comp id="791" class="1004" name="neg_src_6_not_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="neg_src_6_not/8 "/>
</bind>
</comp>

<comp id="797" class="1004" name="brmerge_i_i490_not_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_i_i490_not/8 "/>
</bind>
</comp>

<comp id="803" class="1004" name="p_39_demorgan_i488_not_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_39_demorgan_i488_not/8 "/>
</bind>
</comp>

<comp id="809" class="1004" name="brmerge2_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge2/8 "/>
</bind>
</comp>

<comp id="815" class="1004" name="p_mux2_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="8" slack="1"/>
<pin id="818" dir="0" index="2" bw="8" slack="0"/>
<pin id="819" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux2/8 "/>
</bind>
</comp>

<comp id="822" class="1004" name="p_2_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="8" slack="0"/>
<pin id="825" dir="0" index="2" bw="8" slack="1"/>
<pin id="826" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/8 "/>
</bind>
</comp>

<comp id="829" class="1004" name="out3_V_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="8" slack="0"/>
<pin id="832" dir="0" index="2" bw="8" slack="0"/>
<pin id="833" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out3_V/8 "/>
</bind>
</comp>

<comp id="837" class="1004" name="out_data_data_tmp_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="24" slack="0"/>
<pin id="839" dir="0" index="1" bw="8" slack="0"/>
<pin id="840" dir="0" index="2" bw="8" slack="0"/>
<pin id="841" dir="0" index="3" bw="8" slack="0"/>
<pin id="842" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_data_data_tmp/8 "/>
</bind>
</comp>

<comp id="848" class="1007" name="grp_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="0"/>
<pin id="850" dir="0" index="1" bw="10" slack="0"/>
<pin id="851" dir="0" index="2" bw="18" slack="0"/>
<pin id="852" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_s/5 tmp/5 p_Val2_2/5 "/>
</bind>
</comp>

<comp id="856" class="1007" name="grp_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="0" index="1" bw="10" slack="0"/>
<pin id="859" dir="0" index="2" bw="19" slack="0"/>
<pin id="860" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_10/6 tmp_11/6 p_Val2_12/6 "/>
</bind>
</comp>

<comp id="865" class="1007" name="grp_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="0" index="1" bw="10" slack="0"/>
<pin id="868" dir="0" index="2" bw="19" slack="0"/>
<pin id="869" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_18/6 tmp_20/6 p_Val2_20/6 "/>
</bind>
</comp>

<comp id="874" class="1007" name="grp_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="0"/>
<pin id="876" dir="0" index="1" bw="10" slack="0"/>
<pin id="877" dir="0" index="2" bw="18" slack="0"/>
<pin id="878" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_17/5 tmp_17/5 p_Val2_19/5 "/>
</bind>
</comp>

<comp id="882" class="1007" name="grp_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="0"/>
<pin id="884" dir="0" index="1" bw="10" slack="0"/>
<pin id="885" dir="0" index="2" bw="18" slack="0"/>
<pin id="886" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_8/5 tmp_6/5 p_Val2_11/5 "/>
</bind>
</comp>

<comp id="890" class="1007" name="grp_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="0" index="1" bw="10" slack="0"/>
<pin id="893" dir="0" index="2" bw="19" slack="0"/>
<pin id="894" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_3/6 tmp_s/6 p_Val2_4/6 "/>
</bind>
</comp>

<comp id="899" class="1005" name="in_data_user_V_tmp_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="7"/>
<pin id="901" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="in_data_user_V_tmp "/>
</bind>
</comp>

<comp id="904" class="1005" name="in_data_last_V_tmp_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="7"/>
<pin id="906" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="in_data_last_V_tmp "/>
</bind>
</comp>

<comp id="909" class="1005" name="loc_V_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="4"/>
<pin id="911" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="914" class="1005" name="loc_V_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="2"/>
<pin id="916" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="loc_V_2_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="5"/>
<pin id="921" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="loc_V_2 "/>
</bind>
</comp>

<comp id="924" class="1005" name="bias_c3_V_read_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="10" slack="5"/>
<pin id="926" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="bias_c3_V_read "/>
</bind>
</comp>

<comp id="929" class="1005" name="bias_c2_V_read_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="10" slack="5"/>
<pin id="931" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="bias_c2_V_read "/>
</bind>
</comp>

<comp id="934" class="1005" name="bias_c1_V_read_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="10" slack="5"/>
<pin id="936" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="bias_c1_V_read "/>
</bind>
</comp>

<comp id="939" class="1005" name="c3_c3_V_read_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="10" slack="4"/>
<pin id="941" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="c3_c3_V_read "/>
</bind>
</comp>

<comp id="944" class="1005" name="c3_c2_V_read_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="10" slack="1"/>
<pin id="946" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c3_c2_V_read "/>
</bind>
</comp>

<comp id="949" class="1005" name="c3_c1_V_read_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="10" slack="3"/>
<pin id="951" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="c3_c1_V_read "/>
</bind>
</comp>

<comp id="954" class="1005" name="c2_c3_V_read_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="10" slack="4"/>
<pin id="956" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="c2_c3_V_read "/>
</bind>
</comp>

<comp id="959" class="1005" name="c2_c2_V_read_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="10" slack="1"/>
<pin id="961" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c2_c2_V_read "/>
</bind>
</comp>

<comp id="964" class="1005" name="c2_c1_V_read_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="10" slack="3"/>
<pin id="966" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="c2_c1_V_read "/>
</bind>
</comp>

<comp id="969" class="1005" name="c1_c3_V_read_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="10" slack="4"/>
<pin id="971" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="c1_c3_V_read "/>
</bind>
</comp>

<comp id="974" class="1005" name="c1_c2_V_read_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="10" slack="1"/>
<pin id="976" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c1_c2_V_read "/>
</bind>
</comp>

<comp id="979" class="1005" name="c1_c1_V_read_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="10" slack="3"/>
<pin id="981" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="c1_c1_V_read "/>
</bind>
</comp>

<comp id="984" class="1005" name="OP1_V_1_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="18" slack="1"/>
<pin id="986" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1 "/>
</bind>
</comp>

<comp id="991" class="1005" name="OP2_V_1_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="18" slack="1"/>
<pin id="993" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1 "/>
</bind>
</comp>

<comp id="996" class="1005" name="OP2_V_4_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="18" slack="1"/>
<pin id="998" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_4 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="OP2_V_7_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="18" slack="1"/>
<pin id="1003" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_7 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="p_Val2_1_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="18" slack="1"/>
<pin id="1008" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="p_Val2_9_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="18" slack="1"/>
<pin id="1013" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="p_Val2_16_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="18" slack="1"/>
<pin id="1018" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="p_Val2_2_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="19" slack="1"/>
<pin id="1023" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="p_Val2_11_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="19" slack="1"/>
<pin id="1028" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_11 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="p_Val2_19_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="19" slack="1"/>
<pin id="1033" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="p_Val2_4_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="20" slack="1"/>
<pin id="1038" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="tmp_28_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="1"/>
<pin id="1043" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="p_Val2_12_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="20" slack="1"/>
<pin id="1048" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="tmp_32_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="1"/>
<pin id="1053" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="p_Val2_20_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="20" slack="1"/>
<pin id="1058" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="tmp_36_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="1"/>
<pin id="1063" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="signbit_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="1"/>
<pin id="1068" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="1073" class="1005" name="p_Val2_7_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="1"/>
<pin id="1075" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="carry_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="1085" class="1005" name="Range1_all_ones_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="1091" class="1005" name="Range1_all_zeros_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="1"/>
<pin id="1093" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="1096" class="1005" name="signbit_1_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="1"/>
<pin id="1098" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit_1 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="p_Val2_15_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="1"/>
<pin id="1105" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_15 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="carry_1_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="1"/>
<pin id="1111" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_1 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="Range1_all_ones_1_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="1"/>
<pin id="1117" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_1 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="Range1_all_zeros_1_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="1"/>
<pin id="1123" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="signbit_2_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="1"/>
<pin id="1128" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit_2 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="p_Val2_23_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="8" slack="1"/>
<pin id="1135" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="carry_2_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="1"/>
<pin id="1141" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_2 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="Range1_all_ones_2_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="1"/>
<pin id="1147" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_2 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="Range1_all_zeros_2_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="1"/>
<pin id="1153" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="197"><net_src comp="104" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="204"><net_src comp="178" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="178" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="178" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="201" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="201" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="201" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="256"><net_src comp="237" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="265"><net_src comp="237" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="302"><net_src comp="50" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="52" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="330" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="50" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="360"><net_src comp="60" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="341" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="42" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="372"><net_src comp="50" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="341" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="44" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="364" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="354" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="62" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="52" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="64" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="367" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="407"><net_src comp="66" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="341" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="46" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="58" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="415"><net_src comp="401" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="68" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="401" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="70" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="54" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="56" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="423" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="50" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="434" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="58" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="434" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="42" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="44" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="465"><net_src comp="50" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="434" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="44" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="457" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="447" pin="4"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="62" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="468" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="52" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="64" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="460" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="66" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="434" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="46" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="58" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="508"><net_src comp="494" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="68" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="494" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="70" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="54" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="56" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="526"><net_src comp="516" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="50" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="527" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="58" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="546"><net_src comp="60" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="527" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="548"><net_src comp="42" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="549"><net_src comp="44" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="558"><net_src comp="50" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="527" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="44" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="550" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="540" pin="4"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="62" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="561" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="52" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="64" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="553" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="593"><net_src comp="66" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="527" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="46" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="596"><net_src comp="58" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="601"><net_src comp="587" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="68" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="587" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="70" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="622"><net_src comp="614" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="64" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="618" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="609" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="64" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="614" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="634" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="629" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="629" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="64" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="639" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="651" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="645" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="100" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="675"><net_src comp="624" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="56" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="682"><net_src comp="657" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="663" pin="3"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="670" pin="3"/><net_sink comp="677" pin=2"/></net>

<net id="698"><net_src comp="690" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="64" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="694" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="685" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="714"><net_src comp="64" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="690" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="710" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="705" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="715" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="705" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="64" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="715" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="727" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="744"><net_src comp="721" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="100" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="751"><net_src comp="700" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="56" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="758"><net_src comp="733" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="739" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="746" pin="3"/><net_sink comp="753" pin=2"/></net>

<net id="774"><net_src comp="766" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="64" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="770" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="785"><net_src comp="761" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="790"><net_src comp="64" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="795"><net_src comp="766" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="786" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="781" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="791" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="781" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="64" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="791" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="803" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="820"><net_src comp="797" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="100" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="827"><net_src comp="776" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="56" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="834"><net_src comp="809" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="815" pin="3"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="822" pin="3"/><net_sink comp="829" pin=2"/></net>

<net id="843"><net_src comp="102" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="829" pin="3"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="753" pin="3"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="677" pin="3"/><net_sink comp="837" pin=3"/></net>

<net id="847"><net_src comp="837" pin="4"/><net_sink comp="188" pin=4"/></net>

<net id="853"><net_src comp="267" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="270" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="273" pin="1"/><net_sink comp="848" pin=2"/></net>

<net id="861"><net_src comp="288" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="304" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="307" pin="1"/><net_sink comp="856" pin=2"/></net>

<net id="864"><net_src comp="856" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="870"><net_src comp="288" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="317" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="320" pin="1"/><net_sink comp="865" pin=2"/></net>

<net id="873"><net_src comp="865" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="879"><net_src comp="267" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="282" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="881"><net_src comp="285" pin="1"/><net_sink comp="874" pin=2"/></net>

<net id="887"><net_src comp="267" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="276" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="279" pin="1"/><net_sink comp="882" pin=2"/></net>

<net id="895"><net_src comp="288" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="291" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="294" pin="1"/><net_sink comp="890" pin=2"/></net>

<net id="898"><net_src comp="890" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="902"><net_src comp="205" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="188" pin=5"/></net>

<net id="907"><net_src comp="209" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="188" pin=6"/></net>

<net id="912"><net_src comp="213" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="917"><net_src comp="217" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="922"><net_src comp="227" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="927"><net_src comp="106" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="932"><net_src comp="112" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="937"><net_src comp="118" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="942"><net_src comp="124" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="947"><net_src comp="130" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="952"><net_src comp="136" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="957"><net_src comp="142" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="962"><net_src comp="148" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="967"><net_src comp="154" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="972"><net_src comp="160" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="977"><net_src comp="166" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="982"><net_src comp="172" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="987"><net_src comp="237" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="990"><net_src comp="984" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="994"><net_src comp="240" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="999"><net_src comp="249" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="1004"><net_src comp="258" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1009"><net_src comp="243" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1014"><net_src comp="252" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1019"><net_src comp="261" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="1024"><net_src comp="848" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1029"><net_src comp="882" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1034"><net_src comp="874" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1039"><net_src comp="890" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1044"><net_src comp="297" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1049"><net_src comp="856" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1054"><net_src comp="310" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1059"><net_src comp="865" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1064"><net_src comp="323" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1069"><net_src comp="346" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="1072"><net_src comp="1066" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1076"><net_src comp="375" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="1082"><net_src comp="395" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1088"><net_src comp="411" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1094"><net_src comp="417" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="609" pin=2"/></net>

<net id="1099"><net_src comp="439" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="1102"><net_src comp="1096" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1106"><net_src comp="468" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="1112"><net_src comp="488" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1118"><net_src comp="504" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1124"><net_src comp="510" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="1129"><net_src comp="532" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="1132"><net_src comp="1126" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1136"><net_src comp="561" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="822" pin=2"/></net>

<net id="1142"><net_src comp="581" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1144"><net_src comp="1139" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1148"><net_src comp="597" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1154"><net_src comp="603" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="761" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_data | {8 }
	Port: out_data_user_V | {8 }
	Port: out_data_last_V | {8 }
 - Input state : 
	Port: color_convert : in_data_data | {1 }
	Port: color_convert : in_data_user_V | {1 }
	Port: color_convert : in_data_last_V | {1 }
	Port: color_convert : c1_c1_V | {1 }
	Port: color_convert : c1_c2_V | {1 }
	Port: color_convert : c1_c3_V | {1 }
	Port: color_convert : c2_c1_V | {1 }
	Port: color_convert : c2_c2_V | {1 }
	Port: color_convert : c2_c3_V | {1 }
	Port: color_convert : c3_c1_V | {1 }
	Port: color_convert : c3_c2_V | {1 }
	Port: color_convert : c3_c3_V | {1 }
	Port: color_convert : bias_c1_V | {1 }
	Port: color_convert : bias_c2_V | {1 }
	Port: color_convert : bias_c3_V | {1 }
  - Chain level:
	State 1
		loc_V : 1
		loc_V_1 : 1
		loc_V_2 : 1
	State 2
	State 3
		p_Val2_1 : 1
		p_Val2_9 : 1
		p_Val2_16 : 1
	State 4
	State 5
		p_Val2_s : 1
		tmp : 2
		p_Val2_2 : 3
		p_Val2_8 : 1
		tmp_6 : 2
		p_Val2_11 : 3
		p_Val2_17 : 1
		tmp_17 : 2
		p_Val2_19 : 3
	State 6
		p_Val2_3 : 1
		tmp_s : 2
		p_Val2_4 : 3
		tmp_28 : 4
		p_Val2_10 : 1
		tmp_11 : 2
		p_Val2_12 : 3
		tmp_32 : 4
		p_Val2_18 : 1
		tmp_20 : 2
		p_Val2_20 : 3
		tmp_36 : 4
	State 7
		tmp_3_cast : 1
		p_Val2_5 : 2
		signbit : 3
		p_Val2_6 : 3
		tmp_29 : 3
		p_Val2_7 : 4
		tmp_30 : 5
		tmp_5 : 6
		carry : 6
		tmp_2 : 3
		Range1_all_ones : 4
		Range1_all_zeros : 4
		tmp_16_cast : 1
		p_Val2_13 : 2
		signbit_1 : 3
		p_Val2_14 : 3
		tmp_33 : 3
		p_Val2_15 : 4
		tmp_34 : 5
		tmp_14 : 6
		carry_1 : 6
		tmp_15 : 3
		Range1_all_ones_1 : 4
		Range1_all_zeros_1 : 4
		tmp_27_cast : 1
		p_Val2_21 : 2
		signbit_2 : 3
		p_Val2_22 : 3
		tmp_37 : 3
		p_Val2_23 : 4
		tmp_38 : 5
		tmp_23 : 6
		carry_2 : 6
		tmp_24 : 3
		Range1_all_ones_2 : 4
		Range1_all_zeros_2 : 4
	State 8
		p_39_demorgan_i : 1
		p_39_demorgan_i_not : 1
		brmerge : 1
		out1_V : 1
		p_39_demorgan_i1 : 1
		p_39_demorgan_i464_not : 1
		brmerge1 : 1
		out2_V : 1
		p_39_demorgan_i2 : 1
		p_39_demorgan_i488_not : 1
		brmerge2 : 1
		out3_V : 1
		out_data_data_tmp : 2
		stg_195 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        p_Val2_5_fu_341        |    0    |    0    |    20   |
|          |        p_Val2_7_fu_375        |    0    |    0    |    8    |
|    add   |        p_Val2_13_fu_434       |    0    |    0    |    20   |
|          |        p_Val2_15_fu_468       |    0    |    0    |    8    |
|          |        p_Val2_21_fu_527       |    0    |    0    |    20   |
|          |        p_Val2_23_fu_561       |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |      deleted_zeros_fu_609     |    0    |    0    |    1    |
|          |          p_mux_fu_663         |    0    |    0    |    8    |
|          |           p_s_fu_670          |    0    |    0    |    8    |
|          |         out1_V_fu_677         |    0    |    0    |    8    |
|          |     deleted_zeros_1_fu_685    |    0    |    0    |    1    |
|  select  |         p_mux1_fu_739         |    0    |    0    |    8    |
|          |           p_1_fu_746          |    0    |    0    |    8    |
|          |         out2_V_fu_753         |    0    |    0    |    8    |
|          |     deleted_zeros_2_fu_761    |    0    |    0    |    1    |
|          |         p_mux2_fu_815         |    0    |    0    |    8    |
|          |           p_2_fu_822          |    0    |    0    |    8    |
|          |         out3_V_fu_829         |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_5_fu_389         |    0    |    0    |    1    |
|          |         tmp_14_fu_482         |    0    |    0    |    1    |
|          |         tmp_23_fu_575         |    0    |    0    |    1    |
|          |          tmp_8_fu_618         |    0    |    0    |    1    |
|          |       signbit_not_fu_634      |    0    |    0    |    1    |
|    xor   |   p_39_demorgan_i_not_fu_651  |    0    |    0    |    1    |
|          |         tmp_16_fu_694         |    0    |    0    |    1    |
|          |      signbit_1_not_fu_710     |    0    |    0    |    1    |
|          | p_39_demorgan_i464_not_fu_727 |    0    |    0    |    1    |
|          |         tmp_25_fu_770         |    0    |    0    |    1    |
|          |      signbit_2_not_fu_786     |    0    |    0    |    1    |
|          | p_39_demorgan_i488_not_fu_803 |    0    |    0    |    1    |
|----------|-------------------------------|---------|---------|---------|
|          |          carry_fu_395         |    0    |    0    |    1    |
|          |         carry_1_fu_488        |    0    |    0    |    1    |
|          |         carry_2_fu_581        |    0    |    0    |    1    |
|          |         p_38_i_fu_614         |    0    |    0    |    1    |
|          |         neg_src_fu_624        |    0    |    0    |    1    |
|    and   |     brmerge_i_i_not_fu_645    |    0    |    0    |    1    |
|          |         p_38_i1_fu_690        |    0    |    0    |    1    |
|          |        neg_src_6_fu_700       |    0    |    0    |    1    |
|          |   brmerge_i_i466_not_fu_721   |    0    |    0    |    1    |
|          |         p_38_i2_fu_766        |    0    |    0    |    1    |
|          |        neg_src_7_fu_776       |    0    |    0    |    1    |
|          |   brmerge_i_i490_not_fu_797   |    0    |    0    |    1    |
|----------|-------------------------------|---------|---------|---------|
|          |     Range1_all_ones_fu_411    |    0    |    0    |    2    |
|          |    Range1_all_zeros_fu_417    |    0    |    0    |    2    |
|   icmp   |    Range1_all_ones_1_fu_504   |    0    |    0    |    2    |
|          |   Range1_all_zeros_1_fu_510   |    0    |    0    |    2    |
|          |    Range1_all_ones_2_fu_597   |    0    |    0    |    2    |
|          |   Range1_all_zeros_2_fu_603   |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |     p_39_demorgan_i_fu_629    |    0    |    0    |    1    |
|          |      neg_src_5_not_fu_639     |    0    |    0    |    1    |
|          |         brmerge_fu_657        |    0    |    0    |    1    |
|          |    p_39_demorgan_i1_fu_705    |    0    |    0    |    1    |
|    or    |       neg_src_not_fu_715      |    0    |    0    |    1    |
|          |        brmerge1_fu_733        |    0    |    0    |    1    |
|          |    p_39_demorgan_i2_fu_781    |    0    |    0    |    1    |
|          |      neg_src_6_not_fu_791     |    0    |    0    |    1    |
|          |        brmerge2_fu_809        |    0    |    0    |    1    |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_848          |    1    |    0    |    0    |
|          |           grp_fu_856          |    1    |    0    |    0    |
|  muladd  |           grp_fu_865          |    1    |    0    |    0    |
|          |           grp_fu_874          |    1    |    0    |    0    |
|          |           grp_fu_882          |    1    |    0    |    0    |
|          |           grp_fu_890          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_243          |    1    |    0    |    0    |
|    mul   |           grp_fu_252          |    1    |    0    |    0    |
|          |           grp_fu_261          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        grp_read_fu_106        |    0    |    0    |    0    |
|          |        grp_read_fu_112        |    0    |    0    |    0    |
|          |        grp_read_fu_118        |    0    |    0    |    0    |
|          |        grp_read_fu_124        |    0    |    0    |    0    |
|          |        grp_read_fu_130        |    0    |    0    |    0    |
|          |        grp_read_fu_136        |    0    |    0    |    0    |
|   read   |        grp_read_fu_142        |    0    |    0    |    0    |
|          |        grp_read_fu_148        |    0    |    0    |    0    |
|          |        grp_read_fu_154        |    0    |    0    |    0    |
|          |        grp_read_fu_160        |    0    |    0    |    0    |
|          |        grp_read_fu_166        |    0    |    0    |    0    |
|          |        grp_read_fu_172        |    0    |    0    |    0    |
|          |       empty_read_fu_178       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |      stg_195_write_fu_188     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    in_data_data_tmp_fu_201    |    0    |    0    |    0    |
|extractvalue|   in_data_user_V_tmp_fu_205   |    0    |    0    |    0    |
|          |   in_data_last_V_tmp_fu_209   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |          loc_V_fu_213         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         loc_V_1_fu_217        |    0    |    0    |    0    |
|          |         loc_V_2_fu_227        |    0    |    0    |    0    |
|          |        p_Val2_6_fu_354        |    0    |    0    |    0    |
|partselect|          tmp_2_fu_401         |    0    |    0    |    0    |
|          |        p_Val2_14_fu_447       |    0    |    0    |    0    |
|          |         tmp_15_fu_494         |    0    |    0    |    0    |
|          |        p_Val2_22_fu_540       |    0    |    0    |    0    |
|          |         tmp_24_fu_587         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         OP1_V_1_fu_237        |    0    |    0    |    0    |
|          |          OP1_V_fu_267         |    0    |    0    |    0    |
|   zext   |         OP1_V_2_fu_288        |    0    |    0    |    0    |
|          |          tmp_7_fu_364         |    0    |    0    |    0    |
|          |         tmp_13_fu_457         |    0    |    0    |    0    |
|          |         tmp_22_fu_550         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         OP2_V_1_fu_240        |    0    |    0    |    0    |
|          |         OP2_V_4_fu_249        |    0    |    0    |    0    |
|          |         OP2_V_7_fu_258        |    0    |    0    |    0    |
|          |          OP2_V_fu_270         |    0    |    0    |    0    |
|          |          tmp_4_fu_273         |    0    |    0    |    0    |
|          |         OP2_V_3_fu_276        |    0    |    0    |    0    |
|          |          tmp_1_fu_279         |    0    |    0    |    0    |
|          |         OP2_V_6_fu_282        |    0    |    0    |    0    |
|   sext   |         tmp_18_fu_285         |    0    |    0    |    0    |
|          |         OP2_V_2_fu_291        |    0    |    0    |    0    |
|          |          tmp_9_fu_294         |    0    |    0    |    0    |
|          |         OP2_V_5_fu_304        |    0    |    0    |    0    |
|          |         tmp_10_fu_307         |    0    |    0    |    0    |
|          |         OP2_V_8_fu_317        |    0    |    0    |    0    |
|          |         tmp_19_fu_320         |    0    |    0    |    0    |
|          |       tmp_3_cast_fu_337       |    0    |    0    |    0    |
|          |       tmp_16_cast_fu_430      |    0    |    0    |    0    |
|          |       tmp_27_cast_fu_523      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_28_fu_297         |    0    |    0    |    0    |
|          |         tmp_32_fu_310         |    0    |    0    |    0    |
|          |         tmp_36_fu_323         |    0    |    0    |    0    |
|          |         signbit_fu_346        |    0    |    0    |    0    |
|          |         tmp_29_fu_367         |    0    |    0    |    0    |
| bitselect|         tmp_30_fu_381         |    0    |    0    |    0    |
|          |        signbit_1_fu_439       |    0    |    0    |    0    |
|          |         tmp_33_fu_460         |    0    |    0    |    0    |
|          |         tmp_34_fu_474         |    0    |    0    |    0    |
|          |        signbit_2_fu_532       |    0    |    0    |    0    |
|          |         tmp_37_fu_553         |    0    |    0    |    0    |
|          |         tmp_38_fu_567         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_3_fu_330         |    0    |    0    |    0    |
|bitconcatenate|         tmp_12_fu_423         |    0    |    0    |    0    |
|          |         tmp_21_fu_516         |    0    |    0    |    0    |
|          |    out_data_data_tmp_fu_837   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    9    |    0    |   204   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      OP1_V_1_reg_984      |   18   |
|      OP2_V_1_reg_991      |   18   |
|      OP2_V_4_reg_996      |   18   |
|      OP2_V_7_reg_1001     |   18   |
| Range1_all_ones_1_reg_1115|    1   |
| Range1_all_ones_2_reg_1145|    1   |
|  Range1_all_ones_reg_1085 |    1   |
|Range1_all_zeros_1_reg_1121|    1   |
|Range1_all_zeros_2_reg_1151|    1   |
| Range1_all_zeros_reg_1091 |    1   |
|   bias_c1_V_read_reg_934  |   10   |
|   bias_c2_V_read_reg_929  |   10   |
|   bias_c3_V_read_reg_924  |   10   |
|    c1_c1_V_read_reg_979   |   10   |
|    c1_c2_V_read_reg_974   |   10   |
|    c1_c3_V_read_reg_969   |   10   |
|    c2_c1_V_read_reg_964   |   10   |
|    c2_c2_V_read_reg_959   |   10   |
|    c2_c3_V_read_reg_954   |   10   |
|    c3_c1_V_read_reg_949   |   10   |
|    c3_c2_V_read_reg_944   |   10   |
|    c3_c3_V_read_reg_939   |   10   |
|      carry_1_reg_1109     |    1   |
|      carry_2_reg_1139     |    1   |
|       carry_reg_1079      |    1   |
| in_data_last_V_tmp_reg_904|    1   |
| in_data_user_V_tmp_reg_899|    1   |
|      loc_V_1_reg_914      |    8   |
|      loc_V_2_reg_919      |    8   |
|       loc_V_reg_909       |    8   |
|     p_Val2_11_reg_1026    |   19   |
|     p_Val2_12_reg_1046    |   20   |
|     p_Val2_15_reg_1103    |    8   |
|     p_Val2_16_reg_1016    |   18   |
|     p_Val2_19_reg_1031    |   19   |
|     p_Val2_1_reg_1006     |   18   |
|     p_Val2_20_reg_1056    |   20   |
|     p_Val2_23_reg_1133    |    8   |
|     p_Val2_2_reg_1021     |   19   |
|     p_Val2_4_reg_1036     |   20   |
|     p_Val2_7_reg_1073     |    8   |
|     p_Val2_9_reg_1011     |   18   |
|     signbit_1_reg_1096    |    1   |
|     signbit_2_reg_1126    |    1   |
|      signbit_reg_1066     |    1   |
|      tmp_28_reg_1041      |    1   |
|      tmp_32_reg_1051      |    1   |
|      tmp_36_reg_1061      |    1   |
+---------------------------+--------+
|           Total           |   428  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_243 |  p0  |   2  |   8  |   16   ||    8    |
| grp_fu_243 |  p1  |   2  |  10  |   20   ||    10   |
| grp_fu_252 |  p0  |   2  |   8  |   16   ||    8    |
| grp_fu_252 |  p1  |   2  |  10  |   20   ||    10   |
| grp_fu_261 |  p0  |   2  |   8  |   16   ||    8    |
| grp_fu_261 |  p1  |   2  |  10  |   20   ||    10   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   108  ||  9.426  ||    54   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   204  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |   428  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    9   |   428  |   258  |
+-----------+--------+--------+--------+--------+
