
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1151480                       # Simulator instruction rate (inst/s)
host_mem_usage                              134379764                       # Number of bytes of host memory used
host_op_rate                                  1296151                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3045.23                       # Real time elapsed on the host
host_tick_rate                              676615439                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3506525282                       # Number of instructions simulated
sim_ops                                    3947083234                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.060452                       # Number of seconds simulated
sim_ticks                                2060451723876                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   113                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3462581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6925159                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 246758100                       # Number of branches fetched
system.switch_cpus.committedInsts          1506525281                       # Number of instructions committed
system.switch_cpus.committedOps            1696070436                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4941131231                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4941131231                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    396747555                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    363303369                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    211057398                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            18703637                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1561689896                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1561689896                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2259663031                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1323009632                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           379602937                       # Number of load instructions
system.switch_cpus.num_mem_refs             599167657                       # number of memory refs
system.switch_cpus.num_store_insts          219564720                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      28744186                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             28744186                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     19162753                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes      9581433                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1000289680     58.98%     58.98% # Class of executed instruction
system.switch_cpus.op_class::IntMult         94755279      5.59%     64.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv           1857933      0.11%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::MemRead        379602937     22.38%     87.05% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       219564720     12.95%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1696070549                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3476487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3120854                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6952974                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3120854                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3300722                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1377693                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2084888                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161856                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161856                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3300722                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      5136276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      5251461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10387737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10387737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    307689856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    311864832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    619554688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               619554688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3462578                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3462578    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3462578                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10610380607                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10707360110                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        32640297901                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3314631                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2755381                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5417218                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           161856                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          161856                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3314631                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10429461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10429461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    621334400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              621334400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4696112                       # Total snoops (count)
system.tol2bus.snoopTraffic                 176344704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8172599                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.381868                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.485844                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5051745     61.81%     61.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3120854     38.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8172599                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5197373742                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7248475395                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    219147776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         219147776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     88542080                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       88542080                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1712092                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1712092                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       691735                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            691735                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    106359093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            106359093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      42972169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            42972169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      42972169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    106359093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           149331262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1383470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   3424184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000335249626                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        76843                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        76843                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            6348345                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1307904                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1712092                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    691735                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3424184                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1383470                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           555422                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           481106                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           249224                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            88908                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           339906                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           368876                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            36286                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           120964                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           122776                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           100012                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           86484                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           68344                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          122170                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           97970                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          276506                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          309230                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           232304                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           236094                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           137895                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           210424                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           232192                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              226                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            7256                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           94780                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          232278                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.07                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 57907130088                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               17120920000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           122110580088                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    16911.22                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35661.22                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2355203                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1232388                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                68.78                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.08                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3424184                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1383470                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1712092                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1712092                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 73494                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 73494                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 76849                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 76849                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 76844                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 76844                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 76843                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 76843                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 77759                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 77759                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 76860                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 78864                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 79178                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 77185                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 77057                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 77046                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 76843                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 76843                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1220038                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   252.195266                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   194.309066                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   233.196831                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         5812      0.48%      0.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       772825     63.34%     63.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       208731     17.11%     80.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        68698      5.63%     86.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        42261      3.46%     90.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        36779      3.01%     93.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        16926      1.39%     94.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         7340      0.60%     95.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        60666      4.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1220038                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        76843                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     44.560572                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.583578                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.244007                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23          306      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         1328      1.73%      2.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         2980      3.88%      6.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         7303      9.50%     15.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         8344     10.86%     26.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        14878     19.36%     45.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        12779     16.63%     62.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        12041     15.67%     78.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         6718      8.74%     86.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         4656      6.06%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         3575      4.65%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         1101      1.43%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          565      0.74%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          269      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        76843                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        76843                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.003579                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.993647                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.596573                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            3350      4.36%      4.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           70005     91.10%     95.46% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     95.46% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            3487      4.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        76843                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             219147776                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               88540736                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              219147776                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            88542080                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      106.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       42.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   106.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    42.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.17                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2060449712553                       # Total gap between requests
system.mem_ctrls0.avgGap                    857153.91                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    219147776                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     88540736                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 106359092.746784746647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 42971516.864002227783                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3424184                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1383470                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 122110580088                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47591943390070                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35661.22                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  34400415.90                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   74.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3124371180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1660638870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         8450132880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1746298800                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    465898291680                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    398875068480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1042404526530                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       505.910677                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1032390739483                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 959258224393                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5586728700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2969405340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        15998540880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        5475304980                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    755638775910                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    154885339200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1103203819650                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       535.418426                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 395584768767                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1596064195109                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    224062208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         224062208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     87802624                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       87802624                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1750486                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1750486                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       685958                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            685958                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    108744216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            108744216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      42613289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            42613289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      42613289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    108744216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           151357505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1371916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3500972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000335526514                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        76506                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        76506                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            6454431                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1297502                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1750486                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    685958                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3500972                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1371916                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           597294                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           496596                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           258292                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           128218                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           337032                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           317474                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           109472                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            84668                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           101608                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            87396                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           97980                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           74994                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           94950                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           79228                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          312844                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          322926                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           232306                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           232240                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           137903                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           214052                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           232192                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              226                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           90700                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          232274                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 58193049110                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               17504860000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           123836274110                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    16621.97                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35371.97                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2371326                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1223710                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.73                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.20                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3500972                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1371916                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1750486                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1750486                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 70722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 70722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 76205                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 76205                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 76507                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 76507                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 76507                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 76507                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 77212                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 77263                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 76557                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 78751                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 78762                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 76517                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 76972                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 76972                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 76506                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 76506                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1277822                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   244.057229                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   189.112659                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   227.079904                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         5079      0.40%      0.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       843185     65.99%     66.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       196303     15.36%     81.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        73634      5.76%     87.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        41632      3.26%     90.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        36718      2.87%     93.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        14854      1.16%     94.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         7187      0.56%     95.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        59230      4.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1277822                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        76506                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.760489                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.524583                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.818504                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27          649      0.85%      0.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         4428      5.79%      6.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         7255      9.48%     16.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        11316     14.79%     30.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        11476     15.00%     45.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        10129     13.24%     59.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         9315     12.18%     71.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         6739      8.81%     80.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         5416      7.08%     87.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         3192      4.17%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         3280      4.29%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         1745      2.28%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         1213      1.59%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          353      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        76506                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        76506                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.931835                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.918640                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.681129                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            5785      7.56%      7.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           67543     88.28%     95.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     95.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            3177      4.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        76506                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             224062208                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               87801152                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              224062208                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            87802624                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      108.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       42.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   108.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    42.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.18                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2060450476914                       # Total gap between requests
system.mem_ctrls1.avgGap                    845679.39                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    224062208                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     87801152                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 108744216.330634236336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 42612574.214955963194                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3500972                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1371916                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 123836274110                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47549016273078                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35371.97                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  34658839.37                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   73.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3181641120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1691074770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8367551640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1687104000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    474870042660                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    391320009120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1043767147950                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       506.571999                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1012684190182                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 978964773694                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5942057940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3158259720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        16629388440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        5474177460                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    729885413250                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    176573013600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1100312035050                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       534.014955                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 452175320985                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1539473642891                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        13909                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13909                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        13909                       # number of overall hits
system.l2.overall_hits::total                   13909                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3462578                       # number of demand (read+write) misses
system.l2.demand_misses::total                3462578                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3462578                       # number of overall misses
system.l2.overall_misses::total               3462578                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 298785353463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     298785353463                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 298785353463                       # number of overall miss cycles
system.l2.overall_miss_latency::total    298785353463                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      3476487                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3476487                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3476487                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3476487                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.995999                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995999                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.995999                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995999                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86289.854976                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86289.854976                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86289.854976                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86289.854976                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1377693                       # number of writebacks
system.l2.writebacks::total                   1377693                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3462578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3462578                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3462578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3462578                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 269185295356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 269185295356                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 269185295356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 269185295356                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.995999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995999                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.995999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995999                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77741.294306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77741.294306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77741.294306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77741.294306                       # average overall mshr miss latency
system.l2.replacements                        4696112                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1377688                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1377688                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1377688                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1377688                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1887323                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1887323                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data       161856                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161856                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  13313525640                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13313525640                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       161856                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            161856                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82255.372924                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82255.372924                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       161856                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161856                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  11930705860                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11930705860                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73711.854117                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73711.854117                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        13909                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13909                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3300722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3300722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 285471827823                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 285471827823                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3314631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3314631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.995804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.995804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86487.692033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86487.692033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3300722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3300722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 257254589496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 257254589496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.995804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.995804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77938.884128                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77938.884128                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     5065921                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4696368                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.078689                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.937007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.005507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   192.057486                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.249754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.750225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 115943696                       # Number of tag accesses
system.l2.tags.data_accesses                115943696                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939548276124                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2060451723876                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099786                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1506525395                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3508625181                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099786                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1506525395                       # number of overall hits
system.cpu.icache.overall_hits::total      3508625181                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          790                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            790                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          790                       # number of overall misses
system.cpu.icache.overall_misses::total           790                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1506525395                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3508625971                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1506525395                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3508625971                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.icache.writebacks::total               166                       # number of writebacks
system.cpu.icache.replacements                    166                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099786                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1506525395                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3508625181                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          790                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           790                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1506525395                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3508625971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.751346                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3508625971                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               790                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4441298.697468                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.751346                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999602                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999602                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      136836413659                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     136836413659                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721695481                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    564758818                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1286454299                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721695481                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    564758818                       # number of overall hits
system.cpu.dcache.overall_hits::total      1286454299                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7510298                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3476374                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10986672                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7510298                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3476374                       # number of overall misses
system.cpu.dcache.overall_misses::total      10986672                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 306147318744                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 306147318744                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 306147318744                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 306147318744                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729205779                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    568235192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1297440971                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729205779                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    568235192                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1297440971                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010299                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006118                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008468                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010299                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006118                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008468                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88065.127269                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27865.337087                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88065.127269                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27865.337087                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6469467                       # number of writebacks
system.cpu.dcache.writebacks::total           6469467                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3476374                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3476374                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3476374                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3476374                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 303248022828                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 303248022828                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 303248022828                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 303248022828                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006118                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002679                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006118                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002679                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87231.127269                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87231.127269                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87231.127269                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87231.127269                       # average overall mshr miss latency
system.cpu.dcache.replacements               10986667                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442203824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    361860351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       804064175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3795043                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3314518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7109561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 292496323344                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 292496323344                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    445998867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    365174869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    811173736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008509                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.009077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88247.016110                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41141.263623                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3314518                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3314518                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 289732015332                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 289732015332                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009077                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87413.016110                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87413.016110                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279491657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    202898467                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      482390124                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       161856                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3877111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  13650995400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13650995400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283206912                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    203060323                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    486267235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84340.372924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3520.919417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       161856                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       161856                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  13516007496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13516007496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000797                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83506.372924                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83506.372924                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20099621                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     16722002                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     36821623                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          138                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          113                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          251                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      8383368                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      8383368                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20099759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     16722115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     36821874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74189.097345                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33399.872510                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          113                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          113                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      8289126                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      8289126                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73355.097345                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73355.097345                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20099759                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     16722115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     36821874                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20099759                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     16722115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     36821874                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999532                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1371084719                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10986923                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            124.792421                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   114.519556                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   141.479976                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.447342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.552656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       43885697931                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      43885697931                       # Number of data accesses

---------- End Simulation Statistics   ----------
