Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Aug  2 12:08:43 2019
| Host         : travis-job-5baa1ac2-52bc-4561-9311-3c757181e7e0 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   181 |
| Unused register locations in slices containing registers |   359 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              96 |           53 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             977 |          344 |
| Yes          | No                    | No                     |             737 |          272 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1587 |          516 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                           Enable Signal                                           |                                     Set/Reset Signal                                     | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk     | spiflash_i_i_1_n_0                                                                                | sys_rst                                                                                  |                1 |              1 |
|  clk200_clk  |                                                                                                   |                                                                                          |                1 |              1 |
|  sys_clk     | basesoc_sdram_tfawcon_ready_reg016_in                                                             | basesoc_sdram_tfawcon_ready_i_1_n_0                                                      |                1 |              1 |
|  sys_clk     |                                                                                                   | basesoc_sdram_tccdcon_ready_i_1_n_0                                                      |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                                                 | sys_rst                                                                                  |                1 |              1 |
|  sys_clk     |                                                                                                   | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_decodeRemoved                  |                1 |              1 |
|  clk200_clk  |                                                                                                   | xilinxasyncresetsynchronizerimpl0                                                        |                1 |              2 |
|  sys_clk     |                                                                                                   | xilinxasyncresetsynchronizerimpl0                                                        |                1 |              2 |
|  sys_clk     | VexRiscv/_zz_203_                                                                                 | VexRiscv/IBusCachedPlugin_cache/reset0                                                   |                1 |              3 |
|  sys_clk     | basesoc_uart_phy_rx_bitcount                                                                      | basesoc_uart_phy_rx_bitcount[3]_i_1_n_0                                                  |                1 |              4 |
|  sys_clk     | basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re                                               | sys_rst                                                                                  |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]_0[0] | sys_rst                                                                                  |                1 |              4 |
|  sys_clk     | multiplexer_next_state                                                                            | sys_rst                                                                                  |                2 |              4 |
|  sys_clk     | VexRiscv/CsrPlugin_mstatus_MIE                                                                    | VexRiscv/IBusCachedPlugin_cache/reset0                                                   |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                                                  |                1 |              4 |
|  sys_clk     | bankmachine4_next_state                                                                           | sys_rst                                                                                  |                3 |              4 |
|  sys_clk     | bankmachine2_next_state                                                                           | sys_rst                                                                                  |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                                                  |                1 |              4 |
|  clk200_clk  | reset_counter[3]_i_1_n_0                                                                          | clk200_rst                                                                               |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                                                  |                1 |              4 |
|  sys_clk     | leds_storage_full[3]_i_1_n_0                                                                      | sys_rst                                                                                  |                1 |              4 |
|  sys_clk     | basesoc_csrbankarray_csrbank5_bitbang0_re                                                         | sys_rst                                                                                  |                1 |              4 |
|  sys_clk     | bankmachine7_next_state                                                                           | sys_rst                                                                                  |                2 |              4 |
|  sys_clk     | basesoc_sdram_time1[3]_i_1_n_0                                                                    | sys_rst                                                                                  |                2 |              4 |
|  sys_clk     | basesoc_uart_phy_sink_ready1349_out                                                               | basesoc_uart_phy_tx_bitcount[3]_i_1_n_0                                                  |                1 |              4 |
|  sys_clk     | bankmachine5_next_state                                                                           | sys_rst                                                                                  |                1 |              4 |
|  sys_clk     | bankmachine3_next_state                                                                           | sys_rst                                                                                  |                1 |              4 |
|  sys_clk     | bankmachine6_next_state                                                                           | sys_rst                                                                                  |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                                                  |                1 |              4 |
|  sys_clk     | bankmachine1_next_state                                                                           | sys_rst                                                                                  |                2 |              4 |
|  sys_clk     | bankmachine0_next_state                                                                           | sys_rst                                                                                  |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]_0[0] | sys_rst                                                                                  |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                                                  |                2 |              4 |
|  sys_clk     | basesoc_uart_tx_fifo_wrport_we                                                                    | sys_rst                                                                                  |                1 |              4 |
|  sys_clk     |                                                                                                   | basesoc_csrbankarray_interface5_bank_bus_dat_r[3]_i_1_n_0                                |                1 |              4 |
|  sys_clk     |                                                                                                   | basesoc_csrbankarray_interface0_bank_bus_dat_r[3]_i_1_n_0                                |                2 |              4 |
|  sys_clk     | basesoc_uart_tx_fifo_syncfifo_re                                                                  | sys_rst                                                                                  |                1 |              4 |
|  sys_clk     | basesoc_uart_rx_fifo_wrport_we                                                                    | sys_rst                                                                                  |                1 |              4 |
|  sys_clk     | basesoc_uart_rx_fifo_syncfifo_re                                                                  | sys_rst                                                                                  |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                                                  |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_234_                                                          |                                                                                          |                3 |              5 |
|  sys_clk     | basesoc_csrbankarray_csrbank2_half_sys8x_taps0_re                                                 | sys_rst                                                                                  |                3 |              5 |
|  sys_clk     | basesoc_uart_tx_fifo_level0[4]_i_1_n_0                                                            | sys_rst                                                                                  |                2 |              5 |
|  sys_clk     | basesoc_csrbankarray_csrbank4_dfii_control0_re                                                    | sys_rst                                                                                  |                2 |              5 |
|  sys_clk     | basesoc_uart_rx_fifo_level0[4]_i_1_n_0                                                            | sys_rst                                                                                  |                2 |              5 |
|  sys_clk     |                                                                                                   | basesoc_csrbankarray_interface2_bank_bus_dat_r[4]_i_1_n_0                                |                3 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/execute_LightShifterPlugin_amplitudeReg_reg[4][0]                 |                                                                                          |                2 |              5 |
|  sys_clk     | basesoc_sdram_time0[4]_i_1_n_0                                                                    | sys_rst                                                                                  |                2 |              5 |
|  sys_clk     | basesoc_sdram_generator_counter                                                                   | sys_rst                                                                                  |                1 |              6 |
|  sys_clk     |                                                                                                   | VexRiscv/IBusCachedPlugin_cache/SR[0]                                                    |                2 |              6 |
|  sys_clk     | basesoc_sdram_phaseinjector0_address_storage_full[13]_i_1_n_0                                     | sys_rst                                                                                  |                2 |              6 |
|  sys_clk     |                                                                                                   | VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_div_counter_value_reg[5][0] |                2 |              6 |
|  sys_clk     | basesoc_sdram_phaseinjector1_address_storage_full[13]_i_1_n_0                                     | sys_rst                                                                                  |                1 |              6 |
|  sys_clk     | basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re                                                | sys_rst                                                                                  |                5 |              6 |
|  sys_clk     | basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re                                                | sys_rst                                                                                  |                2 |              6 |
|  sys_clk     | basesoc_sdram_phaseinjector2_address_storage_full[13]_i_1_n_0                                     | sys_rst                                                                                  |                1 |              6 |
|  sys_clk     | basesoc_sdram_phaseinjector3_address_storage_full[13]_i_1_n_0                                     | sys_rst                                                                                  |                2 |              6 |
|  sys_clk     | basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re                                                | sys_rst                                                                                  |                3 |              6 |
|  sys_clk     | basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re                                                | sys_rst                                                                                  |                1 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_12_                                                           | VexRiscv/IBusCachedPlugin_cache/_zz_13_                                                  |                2 |              7 |
|  sys_clk     | dna_cnt[6]_i_1_n_0                                                                                | sys_rst                                                                                  |                3 |              7 |
|  sys_clk     | p_3_out[31]                                                                                       | sys_rst                                                                                  |                1 |              8 |
|  sys_clk     | p_3_out[15]                                                                                       | sys_rst                                                                                  |                2 |              8 |
|  sys_clk     | p_3_out[7]                                                                                        | sys_rst                                                                                  |                1 |              8 |
|  sys_clk     | basesoc_uart_phy_tx_reg[7]_i_1_n_0                                                                | sys_rst                                                                                  |                3 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0                                      | sys_rst                                                                                  |                5 |              8 |
|  sys_clk     | basesoc_uart_phy_source_payload_data[7]_i_1_n_0                                                   | sys_rst                                                                                  |                1 |              8 |
|  sys_clk     | p_3_out[23]                                                                                       | sys_rst                                                                                  |                1 |              8 |
|  sys_clk     |                                                                                                   | basesoc_csrbankarray_interface8_bank_bus_dat_r[7]_i_1_n_0                                |                2 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0                                      | sys_rst                                                                                  |                5 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0                                      | sys_rst                                                                                  |                4 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0                                      | sys_rst                                                                                  |                2 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                                       | sys_rst                                                                                  |                3 |              8 |
|  sys_clk     | basesoc_ctrl_storage_full[23]_i_1_n_0                                                             | sys_rst                                                                                  |                2 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0                                      | sys_rst                                                                                  |                5 |              8 |
|  sys_clk     | basesoc_uart_phy_rx_reg                                                                           | sys_rst                                                                                  |                2 |              8 |
|  sys_clk     | basesoc_uart_rx_fifo_syncfifo_re                                                                  |                                                                                          |                2 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector2_address_storage_full[7]_i_1_n_0                                      | sys_rst                                                                                  |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[0]                                                              | sys_rst                                                                                  |                3 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0                                      | sys_rst                                                                                  |                4 |              8 |
|  sys_clk     | basesoc_ctrl_storage_full[7]_i_1_n_0                                                              | sys_rst                                                                                  |                3 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0                                       | sys_rst                                                                                  |                2 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                                       | sys_rst                                                                                  |                3 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                                       | sys_rst                                                                                  |                2 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector3_address_storage_full[7]_i_1_n_0                                      | sys_rst                                                                                  |                2 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0                                      | sys_rst                                                                                  |                3 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector1_address_storage_full[7]_i_1_n_0                                      | sys_rst                                                                                  |                1 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector0_address_storage_full[7]_i_1_n_0                                      | sys_rst                                                                                  |                4 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0                                      | sys_rst                                                                                  |                3 |              8 |
|  sys_clk     | basesoc_timer0_load_storage_full[31]_i_1_n_0                                                      | sys_rst                                                                                  |                2 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0                                      | sys_rst                                                                                  |                3 |              8 |
|  sys_clk     | basesoc_uart_tx_fifo_syncfifo_re                                                                  |                                                                                          |                2 |              8 |
|  sys_clk     | basesoc_ctrl_storage_full[31]_i_1_n_0                                                             | sys_rst                                                                                  |                3 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0                                      | sys_rst                                                                                  |                4 |              8 |
|  sys_clk     | basesoc_timer0_load_storage_full[15]_i_1_n_0                                                      | sys_rst                                                                                  |                1 |              8 |
|  sys_clk     | basesoc_ctrl_storage_full[15]_i_1_n_0                                                             | sys_rst                                                                                  |                2 |              8 |
|  sys_clk     | basesoc_timer0_load_storage_full[7]_i_1_n_0                                                       | sys_rst                                                                                  |                2 |              8 |
|  sys_clk     | basesoc_timer0_reload_storage_full[23]_i_1_n_0                                                    | sys_rst                                                                                  |                2 |              8 |
|  sys_clk     | basesoc_timer0_reload_storage_full[31]_i_1_n_0                                                    | sys_rst                                                                                  |                2 |              8 |
|  sys_clk     | basesoc_timer0_load_storage_full[23]_i_1_n_0                                                      | sys_rst                                                                                  |                3 |              8 |
|  sys_clk     | basesoc_timer0_reload_storage_full[15]_i_1_n_0                                                    | sys_rst                                                                                  |                3 |              8 |
|  sys_clk     |                                                                                                   | basesoc_csrbankarray_interface7_bank_bus_dat_r[7]_i_1_n_0                                |                4 |              8 |
|  sys_clk     |                                                                                                   | basesoc_csrbankarray_interface6_bank_bus_dat_r[7]_i_1_n_0                                |                5 |              8 |
|  sys_clk     |                                                                                                   | basesoc_csrbankarray_interface1_bank_bus_dat_r[7]_i_1_n_0                                |                6 |              8 |
|  sys_clk     | spiflash_i                                                                                        | sys_rst                                                                                  |                3 |              8 |
|  sys_clk     | basesoc_timer0_reload_storage_full[7]_i_1_n_0                                                     | sys_rst                                                                                  |                2 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0                                      | sys_rst                                                                                  |                2 |              8 |
|  sys_clk     | basesoc_sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0                                      | sys_rst                                                                                  |                4 |              8 |
|  sys_clk     |                                                                                                   | basesoc_csrbankarray_interface3_bank_bus_dat_r[7]_i_1_n_0                                |                7 |              8 |
|  sys_clk     |                                                                                                   | basesoc_csrbankarray_interface4_bank_bus_dat_r[7]_i_1_n_0                                |                6 |              8 |
|  sys_clk     | basesoc_sdram_timer_count[9]_i_2_n_0                                                              | basesoc_sdram_timer_count[9]_i_1_n_0                                                     |                3 |             10 |
|  sys_clk     | vccint_status                                                                                     | sys_rst                                                                                  |                3 |             12 |
|  sys_clk     | temperature_status                                                                                | sys_rst                                                                                  |                3 |             12 |
|  sys_clk     | vccbram_status                                                                                    | sys_rst                                                                                  |                5 |             12 |
|  sys_clk     | vccaux_status                                                                                     | sys_rst                                                                                  |                6 |             12 |
|  sys_clk     | basesoc_sdram_bankmachine5_row                                                                    | sys_rst                                                                                  |                3 |             14 |
|  sys_clk     | basesoc_sdram_bankmachine1_row                                                                    | sys_rst                                                                                  |                4 |             14 |
|  sys_clk     | basesoc_sdram_bankmachine2_row                                                                    | sys_rst                                                                                  |                3 |             14 |
|  sys_clk     | basesoc_sdram_bankmachine0_row[13]_i_1_n_0                                                        | sys_rst                                                                                  |                3 |             14 |
|  sys_clk     | basesoc_sdram_bankmachine6_row                                                                    | sys_rst                                                                                  |                4 |             14 |
|  sys_clk     | basesoc_sdram_bankmachine4_row                                                                    | sys_rst                                                                                  |                5 |             14 |
|  sys_clk     | basesoc_sdram_bankmachine3_row                                                                    | sys_rst                                                                                  |                3 |             14 |
|  sys_clk     | basesoc_sdram_bankmachine7_row                                                                    | sys_rst                                                                                  |                3 |             14 |
|  sys_clk     | basesoc_uart_rx_fifo_wrport_we                                                                    |                                                                                          |                2 |             16 |
|  sys_clk     | basesoc_uart_tx_fifo_wrport_we                                                                    |                                                                                          |                2 |             16 |
|  sys_clk     | eventsourceprocess1_trigger                                                                       | waittimer1_count[0]_i_1_n_0                                                              |                5 |             20 |
|  sys_clk     | sel                                                                                               | VexRiscv/IBusCachedPlugin_cache/basesoc_count_reg_19_sn_1                                |                5 |             20 |
|  sys_clk     | eventsourceprocess2_trigger                                                                       | waittimer2_count[0]_i_1_n_0                                                              |                5 |             20 |
|  sys_clk     | eventsourceprocess0_trigger                                                                       | waittimer0_count[0]_i_1_n_0                                                              |                5 |             20 |
|  sys_clk     | eventsourceprocess3_trigger                                                                       | waittimer3_count[0]_i_1_n_0                                                              |                5 |             20 |
|  sys_clk     | spiflash_sr[31]_i_1_n_0                                                                           | sys_rst                                                                                  |               15 |             22 |
|  sys_clk     | basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce                                                     | sys_rst                                                                                  |                7 |             23 |
|  sys_clk     | basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce                                                     | sys_rst                                                                                  |                8 |             23 |
|  sys_clk     | basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce                                                     | sys_rst                                                                                  |                8 |             23 |
|  sys_clk     | basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce                                                     | sys_rst                                                                                  |                7 |             23 |
|  sys_clk     | basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce                                                     | sys_rst                                                                                  |                7 |             23 |
|  sys_clk     | basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce                                                     | sys_rst                                                                                  |                9 |             23 |
|  sys_clk     | basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce                                                     | sys_rst                                                                                  |                8 |             23 |
|  sys_clk     | basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce                                                     | sys_rst                                                                                  |                6 |             23 |
|  sys_clk     | a7ddrphy_bitslip0_value                                                                           | a7ddrphy_bitslip7_value                                                                  |               13 |             24 |
|  sys_clk     | basesoc_sdram_bandwidth_nwrites[0]_i_1_n_0                                                        | basesoc_sdram_bandwidth_nwrites                                                          |                6 |             24 |
|  sys_clk     | basesoc_sdram_bandwidth_nreads                                                                    | basesoc_sdram_bandwidth_nwrites                                                          |                6 |             24 |
|  sys_clk     | a7ddrphy_bitslip8_value                                                                           | a7ddrphy_bitslip15_value                                                                 |                9 |             24 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213_1_out                                                     |                                                                                          |               10 |             27 |
|  sys_clk     | VexRiscv/CsrPlugin_mtvec_base                                                                     |                                                                                          |               13 |             30 |
|  sys_clk     | VexRiscv/memory_to_writeBack_PC[31]_i_1_n_0                                                       |                                                                                          |               12 |             30 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2]                             | VexRiscv/IBusCachedPlugin_cache/reset0                                                   |                8 |             30 |
|  sys_clk     |                                                                                                   | basesoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0                                        |                8 |             31 |
|  sys_clk     | VexRiscv/CsrPlugin_hadException                                                                   |                                                                                          |               15 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_accumulator_reg[1][0]                | VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]              |               14 |             32 |
|  sys_clk     |                                                                                                   | basesoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0                                        |                8 |             32 |
|  sys_clk     | VexRiscv/memory_MulDivIterativePlugin_div_result[31]_i_1_n_0                                      |                                                                                          |                8 |             32 |
|  sys_clk     |                                                                                                   | VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA_reg[16]             |               11 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]      |                                                                                          |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]      |                                                                                          |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]      |                                                                                          |                4 |             32 |
|  sys_clk     | VexRiscv/CsrPlugin_mepc                                                                           |                                                                                          |               22 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[1]      |                                                                                          |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]      |                                                                                          |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]      |                                                                                          |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]      |                                                                                          |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][0]                       |                                                                                          |                8 |             32 |
|  sys_clk     | basesoc_timer0_update_value_re                                                                    | sys_rst                                                                                  |                7 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]      |                                                                                          |                4 |             32 |
|  sys_clk     | basesoc_ctrl_bus_errors                                                                           | sys_rst                                                                                  |                8 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[0][0]                        |                                                                                          |                8 |             32 |
|  sys_clk     | VexRiscv/_zz_200_                                                                                 | VexRiscv/IBusCachedPlugin_cache/reset0                                                   |               17 |             32 |
|  sys_clk     | VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_i_1_n_0                                     | VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]              |                9 |             33 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr              |                                                                                          |               25 |             35 |
|  sys_clk     | VexRiscv/_zz_219_                                                                                 |                                                                                          |               13 |             37 |
|  sys_clk     | basesoc_sdram_bandwidth_update_re                                                                 | sys_rst                                                                                  |                9 |             48 |
|  sys_clk     | basesoc_sdram_bandwidth_period                                                                    | sys_rst                                                                                  |               10 |             48 |
|  sys_clk     | dna_status                                                                                        | sys_rst                                                                                  |               15 |             57 |
|  sys_clk     |                                                                                                   | VexRiscv/IBusCachedPlugin_cache/reset0                                                   |               28 |             62 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/p_79_in                                                           |                                                                                          |               15 |             64 |
|  sys_clk     | VexRiscv/_zz_252_                                                                                 |                                                                                          |               31 |             67 |
|  sys_clk     |                                                                                                   |                                                                                          |               53 |             97 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]                       |                                                                                          |               35 |            116 |
|  sys_clk     | basesoc_sdram_inti_p0_rddata_valid                                                                | sys_rst                                                                                  |               52 |            128 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/decode_to_execute_INSTRUCTION_reg[31]_0[0]                        |                                                                                          |               48 |            145 |
|  sys_clk     |                                                                                                   | sys_rst                                                                                  |              247 |            745 |
+--------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                    31 |
| 5      |                     8 |
| 6      |                    11 |
| 7      |                     2 |
| 8      |                    49 |
| 10     |                     1 |
| 12     |                     4 |
| 14     |                     8 |
| 16+    |                    58 |
+--------+-----------------------+


