 DEBUG probe_rs::config::registry > Searching registry for chip with name esp32c3
 DEBUG probe_rs::config::registry > Exact match for chip name: esp32c3
 WARN  probe_rs::config::target   > Using custom sequence for ESP32c3
 TRACE probe_rs::probe::cmsisdap::tools > Attempting to open device matching 0403:6014
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 009 Device 002: ID 26ce:01a2
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 009 Device 001: ID 1d6b:0002
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 010 Device 001: ID 1d6b:0003
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 008 Device 002: ID 2833:0211
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 008 Device 001: ID 1d6b:0003
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 007 Device 003: ID 2833:0211
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 007 Device 002: ID 1a40:0101
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 007 Device 001: ID 1d6b:0002
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 006 Device 002: ID 2833:0211
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 006 Device 001: ID 1d6b:0003
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 005 Device 001: ID 1d6b:0002
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 004 Device 002: ID 2833:3031
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 004 Device 001: ID 1d6b:0003
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 003 Device 006: ID 04d9:0169
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 003 Device 005: ID 045e:02dd
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 003 Device 003: ID 046d:c049
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 003 Device 004: ID 2833:0031
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 003 Device 002: ID 2833:2031
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 003 Device 007: ID 0e8d:0616
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 003 Device 001: ID 1d6b:0002
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 002 Device 001: ID 1d6b:0003
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 001 Device 118: ID 303a:1001
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 001 Device 023: ID 0925:3881
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 001 Device 093: ID 2109:2815
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 001 Device 105: ID 0403:6014
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 001 Device 092: ID 1a40:0101
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 001 Device 091: ID 047d:2041
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 001 Device 090: ID 2109:2815
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 001 Device 001: ID 1d6b:0002
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 DEBUG probe_rs::probe::cmsisdap::tools > Attempting to open 0403:6014 in CMSIS-DAP v1 mode
 DEBUG probe_rs::probe::ftdi            > opened probe: FtdiProbe { adapter: JtagAdapter { device: Device { context: 0x55937f5085e0 }, chain_params: None }, speed_khz: 0, idle_cycles: 0 }
 DEBUG probe_rs::probe::ftdi            > attaching...
 DEBUG probe_rs::probe::ftdi            > tap found: 00005c25
 DEBUG probe_rs::probe::ftdi            > tap irlen: 5
 DEBUG probe_rs::probe::ftdi            > tap found: 00005c25
 DEBUG probe_rs::probe::ftdi            > tap irlen: 5
 DEBUG probe_rs::probe::ftdi            > Target chain params: ChainParams { irpre: 0, irpost: 0, drpre: 0, drpost: 0, irlen: 5 }
 DEBUG probe_rs::probe::ftdi            > read_register(0x10, 32)
 DEBUG probe_rs::probe::ftdi            > read_register result: [113, 16, 0, 0])
 DEBUG probe_rs::architecture::riscv::dtm > Dtmcs: Dtmcs { .0: 4209, idle: 1, dmistat: 0, abits: 7, version: 1 }
 DEBUG probe_rs::probe::ftdi              > set_idle_cycles(1)
 DEBUG probe_rs::architecture::riscv::communication_interface > Building RISCV interface
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x10, [0, 0, 1, 0], 32)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [113, 16, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 60, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: f0ca2, impebreak: false, allhavereset: true, anyhavereset: true, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > dmstatus: Dmstatus { .0: 986274, impebreak: false, allhavereset: true, anyhavereset: true, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 3ffffc1, hartreset: false, hasel: false, hartsello: 3ff, hartselhi: 3ff, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 255, 255, 15, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmcontrol' at 0x00000010
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 255, 255, 15, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 255, 255, 15, 64, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 3ffffc1, hartreset: false, hasel: false, hartsello: 3ff, hartselhi: 3ff, ndmreset: false, dmactive: true }
 DEBUG probe_rs::architecture::riscv::communication_interface > HARTSELLEN: 20
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 10001, hartreset: false, hasel: false, hartsello: 1, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 4, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 4, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 63, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: fcca2, impebreak: false, allhavereset: true, anyhavereset: true, allresumeack: true, anyresumeack: true, allnonexistent: true, anynonexistent: true, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Number of harts: 1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 16, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000402, progbufsize: 10, busy: false, cmderr: 4, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Program buffer size: 16
 DEBUG probe_rs::architecture::riscv::communication_interface > Number of data registers: 2
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'hartinfo' at 0x00000012
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 72, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 72, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'hartinfo' at 0x00000012 = Hartinfo { .0: 0, nscratch: 0, dataaccess: false, datasize: 0, dataaddr: 0 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Number of dscratch registers: 0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractauto' at 0x00000018 = Abstractauto { .0: ffff0003, autoexecprogbuf: ffff, autoexecdata: 3 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 0, 252, 255, 99, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractauto' at 0x00000018
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 96, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 0, 252, 255, 99, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 0, 252, 255, 99, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractauto' at 0x00000018 = Abstractauto { .0: ffff0003, autoexecprogbuf: ffff, autoexecdata: 3 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Support for autoexec: true
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractauto' at 0x00000018 = Abstractauto { .0: 0, autoexecprogbuf: 0, autoexecdata: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 0, 0, 96, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 96, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [16, 16, 82, 128, 224, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'sbcs' at 0x00000038 = Sbcs { .0: 20148404, sbversion: 1, sbbusyerror: false, sbbusy: false, sbreadonaddr: true, sbaccess: 2, sbautoincrement: false, sbreadondata: true, sberror: 0, sbasize: 20, sbaccess128: false, sbaccess64: false, sbaccess32: true, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmcontrol' at 0x00000010
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::architecture::riscv                          > Before requesting halt, the Dmcontrol register value was: Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 80000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 66, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 66, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 60, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: f03a2, impebreak: false, allhavereset: true, anyhavereset: true, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 983970, impebreak: false, allhavereset: true, anyhavereset: true, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 16, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000402, progbufsize: 10, busy: false, cmderr: 4, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436482, progbufsize: 16, busy: false, cmderr: 4, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [80, 3, 19, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4004c0d4)
 INFO  probe_rs::architecture::riscv::sequences::esp32c3      > Disabling esp32c3 watchdogs...
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(600080b0)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 140000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: true, sbaccess: 2, sbautoincrement: false, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 80, 0, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(600080ac)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [178, 2, 2, 128, 229, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 80, 0, 224, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 240, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [176, 2, 2, 128, 229, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 192, 18, 242, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [16, 16, 80, 128, 224, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'sbcs' at 0x00000038 = Sbcs { .0: 20140404, sbversion: 1, sbbusyerror: false, sbbusy: false, sbreadonaddr: true, sbaccess: 2, sbautoincrement: false, sbreadondata: false, sberror: 0, sbasize: 20, sbaccess128: false, sbaccess64: false, sbaccess32: true, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(600080ac)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(600080b0)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(6001f064)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(6001f048)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(6001f064)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(60020064)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(60020048)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(60020064)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(600080a8)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(60008090)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(600080a8)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::architecture::riscv                          > Determining number of HW breakpoints supported
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=0
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a4
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a4)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [146, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [144, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 INFO  probe_rs::architecture::riscv                          > Discovered trigger with index 0 and type 2
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=1
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(1)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a4
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a4)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [146, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [144, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 INFO  probe_rs::architecture::riscv                          > Discovered trigger with index 1 and type 2
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=2
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [10, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(2)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a4
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a4)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [146, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [144, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 INFO  probe_rs::architecture::riscv                          > Discovered trigger with index 2 and type 2
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=3
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(3)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a4
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a4)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [146, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [144, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 INFO  probe_rs::architecture::riscv                          > Discovered trigger with index 3 and type 2
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=4
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [18, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [16, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [16, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a4
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a4)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [146, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [144, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 INFO  probe_rs::architecture::riscv                          > Discovered trigger with index 4 and type 2
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=5
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [22, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [20, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [20, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(5)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a4
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a4)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [146, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [144, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 INFO  probe_rs::architecture::riscv                          > Discovered trigger with index 5 and type 2
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=6
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [26, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [24, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [24, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(6)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a4
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a4)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [146, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [144, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 INFO  probe_rs::architecture::riscv                          > Discovered trigger with index 6 and type 2
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=7
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [30, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(7)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a4
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a4)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [146, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [144, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 INFO  probe_rs::architecture::riscv                          > Discovered trigger with index 7 and type 2
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=8
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [34, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [32, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(7)
 DEBUG probe_rs::architecture::riscv                          > Target supports 8 breakpoints.
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 WARN  probe_rs::architecture::riscv                          > Breakpoint 0: Mcontrol { .0: 601882624, type_: 2, dmode: false, maskmax: 31, hit: false, select: false, timing: false, sizelo: 0, action: 0, chain: false, match_: 0, m: false, s: false, u: false, execute: false, store: false, load: false }
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 WARN  probe_rs::architecture::riscv                          > Breakpoint 1: Mcontrol { .0: 601882624, type_: 2, dmode: false, maskmax: 31, hit: false, select: false, timing: false, sizelo: 0, action: 0, chain: false, match_: 0, m: false, s: false, u: false, execute: false, store: false, load: false }
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [10, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 WARN  probe_rs::architecture::riscv                          > Breakpoint 2: Mcontrol { .0: 601882624, type_: 2, dmode: false, maskmax: 31, hit: false, select: false, timing: false, sizelo: 0, action: 0, chain: false, match_: 0, m: false, s: false, u: false, execute: false, store: false, load: false }
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 WARN  probe_rs::architecture::riscv                          > Breakpoint 3: Mcontrol { .0: 601882624, type_: 2, dmode: false, maskmax: 31, hit: false, select: false, timing: false, sizelo: 0, action: 0, chain: false, match_: 0, m: false, s: false, u: false, execute: false, store: false, load: false }
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [18, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [16, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 WARN  probe_rs::architecture::riscv                          > Breakpoint 4: Mcontrol { .0: 601882624, type_: 2, dmode: false, maskmax: 31, hit: false, select: false, timing: false, sizelo: 0, action: 0, chain: false, match_: 0, m: false, s: false, u: false, execute: false, store: false, load: false }
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [22, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [20, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 WARN  probe_rs::architecture::riscv                          > Breakpoint 5: Mcontrol { .0: 601882624, type_: 2, dmode: false, maskmax: 31, hit: false, select: false, timing: false, sizelo: 0, action: 0, chain: false, match_: 0, m: false, s: false, u: false, execute: false, store: false, load: false }
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [26, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [24, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 WARN  probe_rs::architecture::riscv                          > Breakpoint 6: Mcontrol { .0: 601882624, type_: 2, dmode: false, maskmax: 31, hit: false, select: false, timing: false, sizelo: 0, action: 0, chain: false, match_: 0, m: false, s: false, u: false, execute: false, store: false, load: false }
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [30, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 WARN  probe_rs::architecture::riscv                          > Breakpoint 7: Mcontrol { .0: 601882624, type_: 2, dmode: false, maskmax: 31, hit: false, select: false, timing: false, sizelo: 0, action: 0, chain: false, match_: 0, m: false, s: false, u: false, execute: false, store: false, load: false }
 INFO  probe_rs::flashing::download                           > Found loadable segment, physical address: 0x3c001000, virtual address: 0x3c001000, flags: 0x4
 INFO  probe_rs::flashing::download                           > Not adding segment, no matching sections found.
 INFO  probe_rs::flashing::download                           > Found loadable segment, physical address: 0x00000000, virtual address: 0x42000000, flags: 0x4
 INFO  probe_rs::flashing::download                           > Matching section: ".header"
 INFO  probe_rs::flashing::download                           > Found loadable segment, physical address: 0x00000008, virtual address: 0x42000008, flags: 0x5
 INFO  probe_rs::flashing::download                           > Matching section: ".text"
 INFO  probe_rs::flashing::download                           > Found loadable segment, physical address: 0x0000185e, virtual address: 0x3c00185e, flags: 0x4
 INFO  probe_rs::flashing::download                           > Matching section: ".rodata"
 INFO  probe_rs::flashing::loader                             > Found 3 loadable sections:
 INFO  probe_rs::flashing::loader                             >     .header at 00000000 (8 bytes)
 INFO  probe_rs::flashing::loader                             >     .text at 00000008 (6230 bytes)
 INFO  probe_rs::flashing::loader                             >     .rodata at 0000185E (482 bytes)
 TRACE probe_rs::flashing::loader                             > Adding data at address 0x00000000 with size 8 bytes
 TRACE probe_rs::flashing::loader                             > Adding data at address 0x00000008 with size 6230 bytes
 TRACE probe_rs::flashing::loader                             > Adding data at address 0x0000185e with size 482 bytes
 DEBUG probe_rs::flashing::loader                             > committing FlashLoader!
 DEBUG probe_rs::flashing::loader                             > Contents of builder:
 DEBUG probe_rs::flashing::loader                             >     data: 00000000-00001a40 (6720 bytes)
 DEBUG probe_rs::flashing::loader                             > Flash algorithms:
 DEBUG probe_rs::flashing::loader                             >     algo esp32c3-flashloader: 00000000-04000000 (67108864 bytes)
 DEBUG probe_rs::flashing::loader                             > Regions:
 DEBUG probe_rs::flashing::loader                             >     region: 00000000-04000000 (67108864 bytes)
 DEBUG probe_rs::flashing::loader                             >      -- using algorithm: esp32c3-flashloader
 DEBUG probe_rs::flashing::loader                             > Flashing ranges for algo: esp32c3-flashloader
 INFO  probe_rs::flashing::flasher                            > chosen RAM to run the algo: RamRegion { name: None, range: 40380000..403e0000, is_boot_memory: false, cores: ["main"] }
 DEBUG probe_rs::flashing::flasher                            > Initializing the flash algorithm.
 DEBUG probe_rs::flashing::flasher                            > Halting core 0
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmcontrol' at 0x00000010
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::architecture::riscv                          > Before requesting halt, the Dmcontrol register value was: Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 80000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 66, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 66, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 60, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: f03a2, impebreak: false, allhavereset: true, anyhavereset: true, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 983970, impebreak: false, allhavereset: true, anyhavereset: true, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [80, 3, 19, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4004c0d4)
 DEBUG probe_rs::flashing::flasher                            > PC = 0x4004c0d4
 DEBUG probe_rs::flashing::flasher                            > Reset and halt
 DEBUG probe_rs::architecture::riscv                          > Resetting core, setting hartreset bit
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: a0000001, hartreset: true, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 128, 66, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmcontrol' at 0x00000010
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 128, 66, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 128, 66, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: a0000001, hartreset: true, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::architecture::riscv                          > Clearing hartreset bit
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 80000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 66, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 66, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 60, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: f03a2, impebreak: false, allhavereset: true, anyhavereset: true, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 10000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 64, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 64, 64, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40000000)
 DEBUG probe_rs::flashing::flasher                            > Loading algorithm into RAM at address 0x4038fff8
 DEBUG probe_rs::architecture::riscv::communication_interface > write_32 to 0x4038fff8
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(4038fff8)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::architecture::riscv::communication_interface > read_32 from 0x4038fff8
 DEBUG probe_rs::architecture::riscv::communication_interface > read_32 from 0x4038fff8
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 158000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: true, sbaccess: 2, sbautoincrement: true, sbreadondata: true, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(4038fff8)
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 148000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: true, sbaccess: 2, sbautoincrement: false, sbreadondata: true, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::flashing::flasher                            > RAM contents match flashing algo blob.
 DEBUG probe_rs::flashing::loader                             >     programming region: 00000000-04000000 (67108864 bytes)
 DEBUG probe_rs::flashing::flasher                            > Starting program procedure.
 DEBUG probe_rs::flashing::flasher                            > Double Buffering enabled: true
 DEBUG probe_rs::flashing::flasher                            > Restoring unwritten bytes enabled: false
 DEBUG probe_rs::flashing::flasher                            > Preparing Flasher for operation Erase
 DEBUG probe_rs::flashing::flasher                            > Running init routine.
 DEBUG probe_rs::flashing::flasher                            > Calling routine 40390000(Some(0), Some(0), Some(1), None, init=true)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b1
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390000)
 DEBUG probe_rs::flashing::flasher                            > content of pc 0x7b1: 0x40390000 should be: 0x40390000
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100a
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 DEBUG probe_rs::flashing::flasher                            > content of a0 0x100a: 0x00000000 should be: 0x00000000
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100b
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100b)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [46, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [44, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100b
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100b)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [46, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [44, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 DEBUG probe_rs::flashing::flasher                            > content of a1 0x100b: 0x00000000 should be: 0x00000000
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100c
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100c)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [50, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [48, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100c
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100c)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [50, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [48, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(1)
 DEBUG probe_rs::flashing::flasher                            > content of a2 0x100c: 0x00000001 should be: 0x00000001
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x1009
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [210, 1, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [208, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(231009)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [38, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [36, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x1009
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(221009)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [38, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [36, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [208, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390074)
 DEBUG probe_rs::flashing::flasher                            > content of x9 0x1009: 0x40390074 should be: 0x40390074
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x1002
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [242, 9, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [240, 9, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(231002)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [10, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x1002
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(221002)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [10, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [240, 9, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4039027c)
 DEBUG probe_rs::flashing::flasher                            > content of sp 0x1002: 0x4039027c should be: 0x4039027c
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x1001
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [226, 255, 227, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(231001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x1001
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(221001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4038fff8)
 DEBUG probe_rs::flashing::flasher                            > content of ra 0x1001: 0x4038fff8 should be: 0x4038fff8
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 3, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(c3)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 195, 2, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 195, 2, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 195, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b0c3)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [30, 211, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 211, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390002)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 196, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b107)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 228, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 228, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::flashing::flasher                            > Waiting for routine call completion.
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 INFO  probe_rs::flashing::flasher                            > Erasing sector at address 0x00000000
 DEBUG probe_rs::flashing::flasher                            > Calling routine 40390040(Some(0), None, None, None, init=false)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b1
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 1, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390040)
 DEBUG probe_rs::flashing::flasher                            > content of pc 0x7b1: 0x40390040 should be: 0x40390040
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100a
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 DEBUG probe_rs::flashing::flasher                            > content of a0 0x100a: 0x00000000 should be: 0x00000000
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x1001
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [226, 255, 227, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(231001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x1001
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(221001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4038fff8)
 DEBUG probe_rs::flashing::flasher                            > content of ra 0x1001: 0x4038fff8 should be: 0x4038fff8
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 225, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [30, 209, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 209, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390042)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 196, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b107)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 228, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 228, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::flashing::flasher                            > Waiting for routine call completion.
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 199842, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 199842, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 199842, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 199842, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 199842, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 INFO  probe_rs::flashing::flasher                            > Done erasing sector. Result is 0. This took 383.992905ms
 INFO  probe_rs::flashing::flasher                            > Erasing sector at address 0x00001000
 DEBUG probe_rs::flashing::flasher                            > Calling routine 40390040(Some(4096), None, None, None, init=false)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b1
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 1, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390040)
 DEBUG probe_rs::flashing::flasher                            > content of pc 0x7b1: 0x40390040 should be: 0x40390040
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100a
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 64, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 64, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 64, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(1000)
 DEBUG probe_rs::flashing::flasher                            > content of a0 0x100a: 0x00001000 should be: 0x00001000
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x1001
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [226, 255, 227, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(231001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x1001
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(221001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4038fff8)
 DEBUG probe_rs::flashing::flasher                            > content of ra 0x1001: 0x4038fff8 should be: 0x4038fff8
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 225, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [30, 209, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 209, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390042)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 196, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b107)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 228, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 228, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::flashing::flasher                            > Waiting for routine call completion.
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 199842, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 199842, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 199842, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 199842, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 199842, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 199842, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 INFO  probe_rs::flashing::flasher                            > Done erasing sector. Result is 0. This took 389.927501ms
 DEBUG probe_rs::flashing::flasher                            > Running uninit routine.
 DEBUG probe_rs::flashing::flasher                            > Calling routine 4039006c(Some(1), None, None, None, init=false)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b1
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [178, 1, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [176, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [176, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4039006c)
 DEBUG probe_rs::flashing::flasher                            > content of pc 0x7b1: 0x4039006c should be: 0x4039006c
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100a
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(1)
 DEBUG probe_rs::flashing::flasher                            > content of a0 0x100a: 0x00000001 should be: 0x00000001
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x1001
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [226, 255, 227, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(231001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x1001
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(221001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4038fff8)
 DEBUG probe_rs::flashing::flasher                            > content of ra 0x1001: 0x4038fff8 should be: 0x4038fff8
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 225, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [30, 209, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 209, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [184, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4039006e)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 196, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b107)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 228, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 228, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::flashing::flasher                            > Waiting for routine call completion.
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 DEBUG probe_rs::flashing::flasher                            > Preparing Flasher for operation Program
 DEBUG probe_rs::flashing::flasher                            > Running init routine.
 DEBUG probe_rs::flashing::flasher                            > Calling routine 40390000(Some(0), Some(0), Some(2), None, init=true)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b1
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390000)
 DEBUG probe_rs::flashing::flasher                            > content of pc 0x7b1: 0x40390000 should be: 0x40390000
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100a
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 DEBUG probe_rs::flashing::flasher                            > content of a0 0x100a: 0x00000000 should be: 0x00000000
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100b
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100b)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [46, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [44, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100b
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100b)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [46, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [44, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 DEBUG probe_rs::flashing::flasher                            > content of a1 0x100b: 0x00000000 should be: 0x00000000
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100c
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [10, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100c)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [50, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [48, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100c
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100c)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [50, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [48, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(2)
 DEBUG probe_rs::flashing::flasher                            > content of a2 0x100c: 0x00000002 should be: 0x00000002
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x1009
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [210, 1, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [208, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(231009)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [38, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [36, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x1009
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(221009)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [38, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [36, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [208, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390074)
 DEBUG probe_rs::flashing::flasher                            > content of x9 0x1009: 0x40390074 should be: 0x40390074
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x1002
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [242, 9, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [240, 9, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(231002)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [10, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x1002
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(221002)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [10, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [240, 9, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4039027c)
 DEBUG probe_rs::flashing::flasher                            > content of sp 0x1002: 0x4039027c should be: 0x4039027c
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x1001
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [226, 255, 227, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(231001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x1001
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(221001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4038fff8)
 DEBUG probe_rs::flashing::flasher                            > content of ra 0x1001: 0x4038fff8 should be: 0x4038fff8
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 225, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [30, 209, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 209, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390002)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 196, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b107)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 228, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 228, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::flashing::flasher                            > Waiting for routine call completion.
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 DEBUG probe_rs::architecture::riscv::communication_interface > write_32 to 0x4039027c
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(4039027c)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 INFO  probe_rs::flashing::flasher                            > Took 36.131046ms to download 2048 byte page into ram
 DEBUG probe_rs::flashing::flasher                            > Waiting for routine call completion.
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 DEBUG probe_rs::flashing::flasher                            > Calling routine 40390052(Some(0), Some(2048), Some(1077478012), None, init=false)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b1
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [74, 1, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [72, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [72, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390052)
 DEBUG probe_rs::flashing::flasher                            > content of pc 0x7b1: 0x40390052 should be: 0x40390052
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100a
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 DEBUG probe_rs::flashing::flasher                            > content of a0 0x100a: 0x00000000 should be: 0x00000000
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100b
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 32, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 32, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100b)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [46, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [44, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100b
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100b)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [46, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [44, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 32, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(800)
 DEBUG probe_rs::flashing::flasher                            > content of a1 0x100b: 0x00000800 should be: 0x00000800
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100c
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [242, 9, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [240, 9, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100c)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [50, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [48, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100c
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100c)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [50, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [48, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [240, 9, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4039027c)
 DEBUG probe_rs::flashing::flasher                            > content of a2 0x100c: 0x4039027c should be: 0x4039027c
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x1001
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [226, 255, 227, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(231001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x1001
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(221001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4038fff8)
 DEBUG probe_rs::flashing::flasher                            > content of ra 0x1001: 0x4038fff8 should be: 0x4038fff8
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 225, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [30, 209, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 209, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [88, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390056)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 196, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b107)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 228, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 228, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > write_32 to 0x40390a7c
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(40390a7c)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 INFO  probe_rs::flashing::flasher                            > Took 36.118141ms to download 2048 byte page into ram
 DEBUG probe_rs::flashing::flasher                            > Waiting for routine call completion.
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 DEBUG probe_rs::flashing::flasher                            > Calling routine 40390052(Some(2048), Some(2048), Some(1077480060), None, init=false)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b1
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [74, 1, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [72, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [72, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390052)
 DEBUG probe_rs::flashing::flasher                            > content of pc 0x7b1: 0x40390052 should be: 0x40390052
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100a
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 32, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 32, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 32, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(800)
 DEBUG probe_rs::flashing::flasher                            > content of a0 0x100a: 0x00000800 should be: 0x00000800
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100b
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 32, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 32, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100b)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [46, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [44, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100b
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100b)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [46, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [44, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 32, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(800)
 DEBUG probe_rs::flashing::flasher                            > content of a1 0x100b: 0x00000800 should be: 0x00000800
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100c
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [242, 41, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [240, 41, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100c)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [50, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [48, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100c
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100c)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [50, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [48, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [240, 41, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390a7c)
 DEBUG probe_rs::flashing::flasher                            > content of a2 0x100c: 0x40390a7c should be: 0x40390a7c
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x1001
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [226, 255, 227, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(231001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x1001
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(221001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4038fff8)
 DEBUG probe_rs::flashing::flasher                            > content of ra 0x1001: 0x4038fff8 should be: 0x4038fff8
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 225, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [30, 209, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 209, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [88, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390056)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 196, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b107)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 228, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 228, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > write_32 to 0x4039027c
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(4039027c)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 INFO  probe_rs::flashing::flasher                            > Took 36.125124ms to download 2048 byte page into ram
 DEBUG probe_rs::flashing::flasher                            > Waiting for routine call completion.
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 DEBUG probe_rs::flashing::flasher                            > Calling routine 40390052(Some(4096), Some(2048), Some(1077478012), None, init=false)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b1
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [74, 1, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [72, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [72, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390052)
 DEBUG probe_rs::flashing::flasher                            > content of pc 0x7b1: 0x40390052 should be: 0x40390052
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100a
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 64, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 64, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 64, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(1000)
 DEBUG probe_rs::flashing::flasher                            > content of a0 0x100a: 0x00001000 should be: 0x00001000
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100b
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 32, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 32, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100b)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [46, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [44, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100b
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100b)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [46, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [44, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 32, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(800)
 DEBUG probe_rs::flashing::flasher                            > content of a1 0x100b: 0x00000800 should be: 0x00000800
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100c
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [242, 9, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [240, 9, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100c)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [50, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [48, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100c
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100c)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [50, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [48, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [240, 9, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4039027c)
 DEBUG probe_rs::flashing::flasher                            > content of a2 0x100c: 0x4039027c should be: 0x4039027c
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x1001
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [226, 255, 227, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(231001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x1001
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(221001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4038fff8)
 DEBUG probe_rs::flashing::flasher                            > content of ra 0x1001: 0x4038fff8 should be: 0x4038fff8
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 225, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [30, 209, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 209, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [88, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390056)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 196, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b107)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 228, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 228, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > write_32 to 0x40390a7c
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 50000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: false, sbaccess: 2, sbautoincrement: true, sbreadondata: false, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(40390a7c)
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 INFO  probe_rs::flashing::flasher                            > Took 36.113712ms to download 2048 byte page into ram
 DEBUG probe_rs::flashing::flasher                            > Waiting for routine call completion.
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 DEBUG probe_rs::flashing::flasher                            > Calling routine 40390052(Some(6144), Some(2048), Some(1077480060), None, init=false)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b1
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [74, 1, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [72, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [72, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390052)
 DEBUG probe_rs::flashing::flasher                            > content of pc 0x7b1: 0x40390052 should be: 0x40390052
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100a
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 96, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 96, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 96, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(1800)
 DEBUG probe_rs::flashing::flasher                            > content of a0 0x100a: 0x00001800 should be: 0x00001800
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100b
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 32, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 32, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100b)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [46, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [44, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100b
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100b)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [46, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [44, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 32, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(800)
 DEBUG probe_rs::flashing::flasher                            > content of a1 0x100b: 0x00000800 should be: 0x00000800
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100c
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [242, 41, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [240, 41, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100c)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [50, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [48, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100c
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100c)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [50, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [48, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [240, 41, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390a7c)
 DEBUG probe_rs::flashing::flasher                            > content of a2 0x100c: 0x40390a7c should be: 0x40390a7c
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x1001
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [226, 255, 227, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(231001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x1001
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(221001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4038fff8)
 DEBUG probe_rs::flashing::flasher                            > content of ra 0x1001: 0x4038fff8 should be: 0x4038fff8
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 225, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [30, 209, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 209, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [88, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40390056)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 196, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b107)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 228, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 228, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::flashing::flasher                            > Waiting for routine call completion.
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 DEBUG probe_rs::flashing::flasher                            > Running uninit routine.
 DEBUG probe_rs::flashing::flasher                            > Calling routine 4039006c(Some(2), None, None, None, init=false)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b1
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [178, 1, 228, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [176, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [176, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4039006c)
 DEBUG probe_rs::flashing::flasher                            > content of pc 0x7b1: 0x4039006c should be: 0x4039006c
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x100a
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [10, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(23100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(2)
 DEBUG probe_rs::flashing::flasher                            > content of a0 0x100a: 0x00000002 should be: 0x00000002
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x1001
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [226, 255, 227, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(231001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x1001
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(221001)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [224, 255, 227, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4038fff8)
 DEBUG probe_rs::flashing::flasher                            > content of ra 0x1001: 0x4038fff8 should be: 0x4038fff8
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 225, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 225, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b843)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [30, 209, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 209, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [184, 1, 228, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4039006e)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 196, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4000b107)
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7b0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 228, 2, 0, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 228, 2, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307b0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [194, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [192, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::flashing::flasher                            > Waiting for routine call completion.
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 303a2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 197538, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x100a
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(22100a)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [42, 64, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [40, 64, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 DEBUG probe_rs::flashing::loader                             > committing RAM!
 DEBUG probe_rs::flashing::loader                             >     region: 40380000-403e0000 (393216 bytes)
 DEBUG probe_rs::flashing::loader                             >      -- empty.
 DEBUG probe_rs::flashing::loader                             >     region: 3fc80000-3fc90000 (65536 bytes)
 DEBUG probe_rs::flashing::loader                             >      -- empty.
    Finished in 4.599s
 DEBUG probe_rs::architecture::riscv                          > Resetting core, setting hartreset bit
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: a0000001, hartreset: true, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 128, 66, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmcontrol' at 0x00000010
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 128, 66, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 128, 66, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: a0000001, hartreset: true, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::architecture::riscv                          > Clearing hartreset bit
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 80000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 66, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 66, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 60, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: f03a2, impebreak: false, allhavereset: true, anyhavereset: true, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 10000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 64, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 64, 64, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40000000)
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 INFO  probe_rs_cli_util::rtt                                 > Initializing RTT
 WARN  probe_rs_cli_util::rtt                                 > No RTT header info was present in the ELF file. Does your firmware run RTT?
 DEBUG probe_rs_rtt::rtt                                      > Scanning RAM
 DEBUG probe_rs::architecture::riscv::communication_interface > read_32 from 0x40380000
 DEBUG probe_rs::architecture::riscv::communication_interface > read_32 from 0x40380000
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 158000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: true, sbaccess: 2, sbautoincrement: true, sbreadondata: true, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbaddress0' at 0x00000039 = Sbaddress0(40380000)
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'sbcs' at 0x00000038 = Sbcs { .0: 148000, sbversion: 0, sbbusyerror: false, sbbusy: false, sbreadonaddr: true, sbaccess: 2, sbautoincrement: false, sbreadondata: true, sberror: 0, sbasize: 0, sbaccess128: false, sbaccess64: false, sbaccess32: false, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 TRACE probe_rs_rtt::rtt                                      > Expected control block to start with RTT ID: "SEGGER RTT\0\0\0\0\0\0"
. Got instead: "A\u{11}\"�&�\u{6}�\u{1}\0\0\0\0\0\0\0"
 ERROR probe_rs_cli::run                                      > Error attempting to attach to RTT: RTT control block not found in target memory.
- Make sure RTT is initialized on the target, AND that there are NO target breakpoints before RTT initalization.
- For VSCode and probe-rs-debugger users, using `halt_after_reset:true` in your `launch.json` file will prevent RTT 
	initialization from happening on time.
- Depending on the target, sleep modes can interfere with RTT. Continuing without RTT... 
 DEBUG probe_rs::architecture::riscv                          > Determining number of HW breakpoints supported
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=0
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 16, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000402, progbufsize: 10, busy: false, cmderr: 4, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436482, progbufsize: 16, busy: false, cmderr: 4, datacount: 2 }
 WARN  probe_rs::session                                      > Could not clear all hardware breakpoints: ArchitectureSpecific(AbstractCommand(HaltResume))
