$date
	Mon Feb 13 23:34:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_ff_async_reset_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module dff_inst $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
x!
$end
#5
0!
1"
#10
0"
0$
#15
1"
#20
0"
1$
#25
1"
#30
0"
1#
#35
1!
1"
#40
0"
