// Seed: 516763222
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input tri0 id_2,
    output tri id_3,
    output tri1 id_4,
    output uwire id_5,
    input wire id_6,
    output wand id_7,
    input wor id_8,
    input wand id_9,
    input tri0 id_10,
    input supply1 id_11,
    input tri1 id_12
);
  assign id_7 = id_9;
  wire id_14;
endmodule
module module_1 (
    output tri1  id_0,
    output wire  id_1,
    output wand  id_2,
    output wire  id_3,
    input  tri   id_4,
    input  tri0  id_5,
    output tri   id_6,
    output uwire id_7,
    inout  tri0  id_8,
    input  tri   id_9,
    output tri   id_10,
    input  wire  id_11
);
  module_0(
      id_5, id_10, id_8, id_8, id_6, id_7, id_5, id_7, id_11, id_8, id_9, id_8, id_5
  );
endmodule
