#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jan 11 20:36:01 2023
# Process ID: 23500
# Current directory: C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.runs/synth_1/top.vds
# Journal file: C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/xxxxx/Downloads/清大/邏輯設計實驗/Keyboard Sample Code/Keyboard Sample Code/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.cache/ip 
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'KeyboardCtrl_0' is locked:
* IP definition 'KeyboardCtrl (1.0)' for IP 'KeyboardCtrl_0' (customized with software release 2020.2) was not found in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15060
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1016.316 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/new/Top.v:2]
INFO: [Synth 8-6157] synthesizing module 'KeyBoard' [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/imports/Keyboard Sample Code/SampleDisplay.v:1]
	Parameter LEFT_SHIFT_CODES bound to: 9'b000010010 
	Parameter NO_ACTION bound to: 3'b000 
	Parameter MOVE_LEFT bound to: 3'b001 
	Parameter MOVE_RIGHT bound to: 3'b010 
	Parameter CLOCKWISE bound to: 3'b011 
	Parameter COUNTERCLOCKWISE bound to: 3'b100 
	Parameter SLOW_DOWN bound to: 3'b101 
	Parameter MOMENTARY_DROP bound to: 3'b110 
	Parameter HOLD_BLOCK bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/imports/Keyboard Sample Code/KeyboardDecoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.runs/synth_1/.Xil/Vivado-23500-LAPTOP-7J576QMB/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (1#1) [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.runs/synth_1/.Xil/Vivado-23500-LAPTOP-7J576QMB/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OnePulse' [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/imports/Keyboard Sample Code/OnePulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'OnePulse' (2#1) [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/imports/Keyboard Sample Code/OnePulse.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/imports/Keyboard Sample Code/KeyboardDecoder.v:69]
INFO: [Synth 8-226] default block is never used [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/imports/Keyboard Sample Code/KeyboardDecoder.v:79]
INFO: [Synth 8-226] default block is never used [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/imports/Keyboard Sample Code/KeyboardDecoder.v:89]
INFO: [Synth 8-226] default block is never used [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/imports/Keyboard Sample Code/KeyboardDecoder.v:99]
INFO: [Synth 8-226] default block is never used [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/imports/Keyboard Sample Code/KeyboardDecoder.v:109]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (3#1) [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/imports/Keyboard Sample Code/KeyboardDecoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'KeyBoard' (4#1) [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/imports/Keyboard Sample Code/SampleDisplay.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divisor' [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/imports/demo1/clock_divisor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divisor' (5#1) [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/imports/demo1/clock_divisor.v:1]
INFO: [Synth 8-6157] synthesizing module 'Tetris' [C:/Users/xxxxx/Downloads/Tetris_2.v:3]
	Parameter unit bound to: 10'b0000011000 
	Parameter I bound to: 4'b0000 
	Parameter J bound to: 4'b0001 
	Parameter L bound to: 4'b0010 
	Parameter O bound to: 4'b0011 
	Parameter S bound to: 4'b0100 
	Parameter T bound to: 4'b0101 
	Parameter Z bound to: 4'b0110 
	Parameter GARBAGE bound to: 4'b0111 
	Parameter EMPTY bound to: 4'b1000 
	Parameter FALLING_TIME bound to: 27'b101111101011110000100000000 
	Parameter ACTION_TIME bound to: 27'b000100110001001011010000000 
	Parameter GET_NEXT_BLOCK bound to: 3'b000 
	Parameter FALLING_CTBR bound to: 3'b001 
	Parameter FALLING bound to: 4'b0010 
	Parameter LOSE bound to: 4'b0011 
	Parameter RESTART bound to: 4'b0100 
	Parameter FALLING_CTBR2 bound to: 4'b0101 
	Parameter ELIMINATE bound to: 4'b0110 
	Parameter DRAWING bound to: 4'b0111 
	Parameter WAIT bound to: 4'b1000 
	Parameter READY bound to: 4'b1001 
	Parameter RECIPROCAL3 bound to: 4'b1010 
	Parameter RECIPROCAL2 bound to: 4'b1011 
	Parameter RECIPROCAL1 bound to: 4'b1100 
	Parameter WIN bound to: 4'b1101 
	Parameter NO_ACTION bound to: 3'b000 
	Parameter MOVE_LEFT bound to: 3'b001 
	Parameter MOVE_RIGHT bound to: 3'b010 
	Parameter CLOCKWISE bound to: 3'b011 
	Parameter COUNTERCLOCKWISE bound to: 3'b100 
	Parameter SLOW_DOWN bound to: 3'b101 
	Parameter MOMENTARY_DROP bound to: 3'b110 
	Parameter HOLD_BLOCK bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'next_block_gen' [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/new/next_block_generator.v:34]
INFO: [Synth 8-6157] synthesizing module 'Many_To_One_LFSR' [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/new/next_block_generator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Many_To_One_LFSR' (6#1) [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/new/next_block_generator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'next_block_gen' (7#1) [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/new/next_block_generator.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xxxxx/Downloads/Tetris_2.v:662]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xxxxx/Downloads/Tetris_2.v:432]
INFO: [Synth 8-6155] done synthesizing module 'Tetris' (8#1) [C:/Users/xxxxx/Downloads/Tetris_2.v:3]
WARNING: [Synth 8-7071] port 'game_state' of module 'Tetris' is unconnected for instance 'tetris' [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/new/Top.v:35]
WARNING: [Synth 8-7071] port 'end_signal' of module 'Tetris' is unconnected for instance 'tetris' [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/new/Top.v:35]
WARNING: [Synth 8-7023] instance 'tetris' of module 'Tetris' has 12 connections declared, but only 10 given [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/new/Top.v:35]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/imports/demo1/vga.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (9#1) [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/imports/demo1/vga.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/sources_1/new/Top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1330.504 ; gain = 314.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1330.504 ; gain = 314.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1330.504 ; gain = 314.188
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.415 . Memory (MB): peak = 1330.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'keyboard/key_de/inst'
Finished Parsing XDC File [c:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'keyboard/key_de/inst'
Parsing XDC File [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/demo1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/demo1/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/demo1/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'display[0]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'display[0]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'display[1]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'display[1]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'display[2]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'display[2]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'display[3]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'display[3]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'display[4]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'display[4]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'display[5]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'display[5]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'display[6]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'display[6]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'digit[0]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'digit[0]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'digit[1]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'digit[1]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'digit[2]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'digit[2]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'digit[3]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'digit[3]'. [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc:32]
Finished Parsing XDC File [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1359.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1359.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1359.254 ; gain = 342.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1359.254 ; gain = 342.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  c:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  c:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  c:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  c:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for keyboard/key_de/inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1359.254 ; gain = 342.938
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Tetris'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RESTART |                             0000 |                             0100
                    WAIT |                             0001 |                             1000
                   READY |                             0010 |                             1001
             RECIPROCAL3 |                             0011 |                             1010
             RECIPROCAL2 |                             0100 |                             1011
             RECIPROCAL1 |                             0101 |                             1100
          GET_NEXT_BLOCK |                             0110 |                             0000
                 FALLING |                             0111 |                             0010
                 DRAWING |                             1000 |                             0111
                    LOSE |                             1001 |                             0011
               ELIMINATE |                             1010 |                             0110
            FALLING_CTBR |                             1011 |                             0001
           FALLING_CTBR2 |                             1100 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Tetris'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 1359.254 ; gain = 342.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 1     
	   3 Input   27 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               27 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 1027  
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 9     
	   8 Input   27 Bit        Muxes := 2     
	  13 Input   27 Bit        Muxes := 3     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 7     
	  13 Input    5 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 4     
	   8 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 2433  
	  13 Input    4 Bit        Muxes := 1027  
	  38 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 28    
	  10 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 8     
	  13 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 7     
	  24 Input    3 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	  13 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 80    
	   8 Input    1 Bit        Muxes := 11    
	  13 Input    1 Bit        Muxes := 61    
	   4 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:36 . Memory (MB): peak = 1552.945 ; gain = 536.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:27 ; elapsed = 00:02:42 . Memory (MB): peak = 1552.945 ; gain = 536.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (2145.0/oG.CP 470.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:21 ; elapsed = 00:05:38 . Memory (MB): peak = 1898.777 ; gain = 882.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:32 ; elapsed = 00:05:49 . Memory (MB): peak = 1898.777 ; gain = 882.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:38 ; elapsed = 00:05:55 . Memory (MB): peak = 1898.777 ; gain = 882.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:38 ; elapsed = 00:05:55 . Memory (MB): peak = 1898.777 ; gain = 882.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:39 ; elapsed = 00:05:57 . Memory (MB): peak = 1898.777 ; gain = 882.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:40 ; elapsed = 00:05:57 . Memory (MB): peak = 1898.777 ; gain = 882.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:43 ; elapsed = 00:06:00 . Memory (MB): peak = 1898.777 ; gain = 882.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:43 ; elapsed = 00:06:00 . Memory (MB): peak = 1898.777 ; gain = 882.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |KeyboardCtrl |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |   132|
|4     |LUT1         |    13|
|5     |LUT2         |   580|
|6     |LUT3         |   732|
|7     |LUT4         |  2876|
|8     |LUT5         |  2777|
|9     |LUT6         |  3865|
|10    |MUXF7        |   353|
|11    |MUXF8        |   115|
|12    |FDCE         |   274|
|13    |FDRE         |  2115|
|14    |FDSE         |  2199|
|15    |IBUF         |     2|
|16    |OBUF         |    14|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:43 ; elapsed = 00:06:00 . Memory (MB): peak = 1898.777 ; gain = 882.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:16 ; elapsed = 00:05:55 . Memory (MB): peak = 1898.777 ; gain = 853.711
Synthesis Optimization Complete : Time (s): cpu = 00:05:43 ; elapsed = 00:06:01 . Memory (MB): peak = 1898.777 ; gain = 882.461
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1898.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 600 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'Tetris' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1898.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:51 ; elapsed = 00:06:11 . Memory (MB): peak = 1898.777 ; gain = 882.461
INFO: [Common 17-1381] The checkpoint 'C:/Users/xxxxx/Downloads/Final_Project_Tetris/Final_Project_Tetris/Final_Project_Tetris.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 11 20:42:19 2023...
