{"vcs1":{"timestamp_begin":1733661513.152111871, "rt":0.58, "ut":0.22, "st":0.15}}
{"vcselab":{"timestamp_begin":1733661513.848781603, "rt":0.44, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1733661514.382837614, "rt":0.38, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733661512.707729020}
{"VCS_COMP_START_TIME": 1733661512.707729020}
{"VCS_COMP_END_TIME": 1733661515.154872345}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all -timescale=1ps/1ps -f ../00_src/flist.f"}
{"vcs1": {"peak_mem": 382808}}
{"vcselab": {"peak_mem": 238508}}
