v 20040111 1
T 100 2900 5 10 0 0 0 0 1
Copyright Mark Salyzyn
T 50 2100 5 10 0 0 0 0 1
numslots=2
T 50 1900 5 10 0 0 0 0 1
slotdef=1:1,2,3,4,5
T 50 1700 5 10 0 0 0 0 1
slotdef=2:13,12,11,10,9
T 50 1300 5 10 0 0 0 0 1
net=VDD:14
T 50 1500 5 10 0 0 0 0 1
net=VSS:7
T 50 2300 5 10 0 0 0 0 1
slot=1
T 50 2500 5 10 0 0 0 0 1
description=2 4-input NOR gates
T 814 598 9 10 1 1 0 4 1
device=4002
T 100 2700 5 10 0 0 0 0 1
footprint=DIP14
T 550 1050 8 10 1 1 0 0 1
refdes=U?
P 100 300 400 300 1 0 0
{
T 300 332 5 8 1 1 0 6 1
pinnumber=2
T 300 250 5 8 0 1 0 8 1
pinseq=1
T 500 300 5 8 0 1 0 2 1
pintype=in
T 500 300 9 8 0 1 0 0 1
pinlabel=A
}
P 100 500 500 500 1 0 0
{
T 298 531 5 8 1 1 0 6 1
pinnumber=3
T 300 450 5 8 0 1 0 8 1
pinseq=2
T 650 500 5 8 0 1 0 2 1
pintype=in
T 650 500 9 8 0 1 0 0 1
pinlabel=B
}
P 100 700 500 700 1 0 0
{
T 303 727 5 8 1 1 0 6 1
pinnumber=4
T 300 650 5 8 0 1 0 8 1
pinseq=3
T 500 700 5 8 0 1 0 2 1
pintype=in
T 500 700 9 8 0 1 0 0 1
pinlabel=C
}
P 100 900 400 900 1 0 0
{
T 303 927 5 8 1 1 0 6 1
pinnumber=5
T 300 850 5 8 0 1 0 8 1
pinseq=4
T 500 900 5 8 0 1 0 2 1
pintype=in
T 500 900 9 8 0 1 0 0 1
pinlabel=D
}
P 1600 600 1408 600 1 0 0
{
T 1444 631 5 8 1 1 0 0 1
pinnumber=1
T 1500 550 5 8 0 1 0 2 1
pinseq=5
T 1250 600 5 8 0 1 0 8 1
pintype=out
T 1250 600 9 8 0 1 0 6 1
pinlabel=Y
}
A 673 300 700 25 65 3 0 0 0 -1 -1
A 675 902 700 270 65 3 0 0 0 -1 -1
A 5 600 500 307 106 3 0 0 0 -1 -1
V 1354 598 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 700 1000 300 1000 3 0 0 0 -1 -1
L 700 200 300 200 3 0 0 0 -1 -1
