5 18 1fda1 33 0 ffffffff TOP
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (always15.vcd) 2 -o (always15.cdd) 2 -v (always15.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 always15.verilator.v 7 26 1 
2 1 11 11 11 b000b 6 0 1004 0 0 32 48 0 0
2 2 11 11 11 9000c 6 23 100c 0 1 1 18 0 1 0 0 0 0 a
2 3 11 11 11 9000c 9 29 100a 2 0 1 18 0 1 0 0 0 0
2 4 11 11 11 f0013 3 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 5 16 16 16 11001e 20 1 300c 0 0 1 1 verilatorclock
2 6 16 16 16 9001e 30 27 300a 5 0 1 18 0 1 0 0 0 0
2 7 16 16 16 210025 10 3d 7002 0 0 1 18 0 1 0 0 0 0 u$1
1 verilatorclock 1 7 18 1 0 0 0 1 17 1 1 0 1 1 0
1 a 2 9 7000a 1 0 3 0 4 17 0 f 0 f 7 0
1 b 3 9 107000d 1 0 3 0 4 17 0 f 0 3 1 0
4 3 1 4 0 3
4 4 6 3 0 3
4 6 21 7 0 6
4 7 26 6 0 6
3 1 main.u$0 "TOP.v.u$0" 0 always15.verilator.v 11 13 1 
2 8 12 12 12 60006 3 1 101c 0 0 4 1 a
2 9 12 12 12 20002 0 1 1410 0 0 4 1 b
2 10 12 12 12 20006 3 37 3e 8 9
4 10 11 0 0 10
3 1 main.u$1 "TOP.v.u$1" 0 always15.verilator.v 16 23 1 
2 11 17 17 17 f000f 10 0 3008 0 0 32 48 1 0
2 12 17 17 17 6000a 10 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 13 17 17 17 6000f 10 11 10303c 11 12 1 18 0 1 1 1 0 0
2 14 17 17 17 20011 10 39 10202e 13 0
2 15 18 18 18 f000f 10 0 3008 0 0 32 48 5 0
2 16 18 18 18 6000a 10 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 17 18 18 18 6000f 10 11 10303c 15 16 1 18 0 1 1 1 0 0
2 18 18 18 18 20011 10 39 10202e 17 0
2 19 19 19 19 f0010 10 0 3008 0 0 32 48 b 0
2 20 19 19 19 6000a 10 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 21 19 19 19 60010 10 11 10303c 19 20 1 18 0 1 1 1 0 0
2 22 19 19 19 20012 10 39 10202e 21 0
2 23 20 20 20 f0010 10 0 3008 0 0 32 48 f 0
2 24 20 20 20 6000a 10 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 25 20 20 20 60010 10 11 10303c 23 24 1 18 0 1 1 1 0 0
2 26 20 20 20 20012 10 39 10202e 25 0
2 27 21 21 21 f0010 10 0 3008 0 0 32 48 15 0
2 28 21 21 21 6000a 10 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 29 21 21 21 60010 10 11 10303c 27 28 1 18 0 1 1 1 0 0
2 30 21 21 21 20012 10 39 10202e 29 0
2 31 22 22 22 f0010 10 0 3008 0 0 32 48 1f 0
2 32 22 22 22 6000a 10 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 33 22 22 22 60010 10 11 10303c 31 32 1 18 0 1 1 1 0 0
2 34 22 22 22 20012 10 39 10202e 33 0
2 35 0 0 0 0 1 5a 3002 0 0 1 18 0 1 0 0 0 0
2 36 21 21 21 19001c 1 0 63008 0 0 4 16 8 0
2 37 21 21 21 140014 0 1 3410 0 0 4 1 a
2 38 21 21 21 14001c 1 38 200a 36 37
2 39 20 20 20 19001c 1 0 63008 0 0 4 16 4 0
2 40 20 20 20 140014 0 1 3410 0 0 4 1 a
2 41 20 20 20 14001c 1 38 201a 39 40
2 42 19 19 19 19001c 1 0 63008 0 0 4 16 2 0
2 43 19 19 19 140014 0 1 3410 0 0 4 1 a
2 44 19 19 19 14001c 1 38 201a 42 43
2 45 18 18 18 19001c 1 0 63008 0 0 4 16 1 0
2 46 18 18 18 140014 0 1 3410 0 0 4 1 a
2 47 18 18 18 14001c 1 38 201a 45 46
2 48 17 17 17 19001c 1 0 63004 0 0 4 16 0 0
2 49 17 17 17 140014 0 1 3410 0 0 4 1 a
2 50 17 17 17 14001c 1 38 2016 48 49
4 35 20 0 0 14
4 14 31 50 18 14
4 50 26 18 18 14
4 18 20 47 22 14
4 47 26 22 22 14
4 22 20 44 26 14
4 44 26 26 26 14
4 26 20 41 30 14
4 41 26 30 30 14
4 30 20 38 34 14
4 38 26 34 34 14
4 34 20 35 0 14
