// Seed: 2493790948
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6,
    output id_7
);
  logic   id_8 = id_8;
  supply1 id_9;
  assign id_1[1] = 1;
  assign id_0 = id_8;
  assign id_0 = 1;
  assign id_5 = 1;
  assign id_5 = 1'b0;
  type_16(
      1, id_8
  );
  assign {1, 1} = id_9[1];
endmodule
