INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jean-Charles Mve/Documents/DSD2 Hw/DSD2_Project6/DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Projects/DSD2_Project5/DSD2_Project5.srcs/sources_1/new/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jean-Charles Mve/Documents/DSD2 Hw/DSD2_Project6/DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Projects/DSD2_Project5/DSD2_Project5.srcs/sources_1/new/memory_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_stage'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jean-Charles Mve/Documents/DSD2 Hw/DSD2_Project6/DSD2_Project6.srcs/sources_1/new/micro_processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'micro_processor'
