// Seed: 2120123662
module module_0;
  wire  id_1;
  logic id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  module_0 modCall_1 ();
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output tri1 id_1;
  assign id_1 = 1;
  wire id_8;
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1,
    input wand id_2,
    input tri1 id_3,
    output tri id_4
);
  assign id_4 = -1;
  module_0 modCall_1 ();
  assign id_4 = -1;
endmodule
