program nn_mnist.aleo;



closure rectified_linear_activation:
    input r0 as i32;
    gt r0 0i32 into r1;
    ternary r1 r0 0i32 into r2;
    output r2 as i32;


function main:
    input r0 as [i32; 32u32].private;
    input r1 as [i32; 32u32].private;
    input r2 as [i32; 32u32].private;
    input r3 as [i32; 32u32].private;
    input r4 as [i32; 32u32].private;
    input r5 as [i32; 32u32].private;
    input r6 as [i32; 4u32].private;
    mul r0[0u32] 0i32 into r7;
    div r7 1i32 into r8;
    mul r0[1u32] -2i32 into r9;
    div r9 1i32 into r10;
    add r8 r10 into r11;
    mul r0[2u32] 7i32 into r12;
    div r12 1i32 into r13;
    add r11 r13 into r14;
    mul r0[3u32] 3i32 into r15;
    div r15 1i32 into r16;
    add r14 r16 into r17;
    mul r0[4u32] 1i32 into r18;
    div r18 1i32 into r19;
    add r17 r19 into r20;
    mul r0[5u32] 6i32 into r21;
    div r21 1i32 into r22;
    add r20 r22 into r23;
    mul r0[6u32] -27i32 into r24;
    div r24 1i32 into r25;
    add r23 r25 into r26;
    mul r0[7u32] 23i32 into r27;
    div r27 1i32 into r28;
    add r26 r28 into r29;
    mul r0[8u32] 0i32 into r30;
    div r30 1i32 into r31;
    add r29 r31 into r32;
    mul r0[9u32] -5i32 into r33;
    div r33 1i32 into r34;
    add r32 r34 into r35;
    mul r0[10u32] -4i32 into r36;
    div r36 1i32 into r37;
    add r35 r37 into r38;
    mul r0[11u32] -6i32 into r39;
    div r39 1i32 into r40;
    add r38 r40 into r41;
    mul r0[12u32] -7i32 into r42;
    div r42 1i32 into r43;
    add r41 r43 into r44;
    mul r0[13u32] 4i32 into r45;
    div r45 1i32 into r46;
    add r44 r46 into r47;
    mul r0[14u32] 7i32 into r48;
    div r48 1i32 into r49;
    add r47 r49 into r50;
    mul r0[15u32] -1i32 into r51;
    div r51 1i32 into r52;
    add r50 r52 into r53;
    mul r0[16u32] -3i32 into r54;
    div r54 1i32 into r55;
    add r53 r55 into r56;
    mul r0[17u32] -3i32 into r57;
    div r57 1i32 into r58;
    add r56 r58 into r59;
    mul r0[18u32] 7i32 into r60;
    div r60 1i32 into r61;
    add r59 r61 into r62;
    mul r0[19u32] -7i32 into r63;
    div r63 1i32 into r64;
    add r62 r64 into r65;
    mul r0[20u32] 24i32 into r66;
    div r66 1i32 into r67;
    add r65 r67 into r68;
    mul r0[21u32] 11i32 into r69;
    div r69 1i32 into r70;
    add r68 r70 into r71;
    mul r0[22u32] 16i32 into r72;
    div r72 1i32 into r73;
    add r71 r73 into r74;
    mul r0[23u32] -34i32 into r75;
    div r75 1i32 into r76;
    add r74 r76 into r77;
    mul r0[24u32] -41i32 into r78;
    div r78 1i32 into r79;
    add r77 r79 into r80;
    mul r0[25u32] -62i32 into r81;
    div r81 1i32 into r82;
    add r80 r82 into r83;
    mul r0[26u32] 10i32 into r84;
    div r84 1i32 into r85;
    add r83 r85 into r86;
    mul r0[27u32] -6i32 into r87;
    div r87 1i32 into r88;
    add r86 r88 into r89;
    mul r0[28u32] -2i32 into r90;
    div r90 1i32 into r91;
    add r89 r91 into r92;
    mul r0[29u32] 44i32 into r93;
    div r93 1i32 into r94;
    add r92 r94 into r95;
    mul r0[30u32] 21i32 into r96;
    div r96 1i32 into r97;
    add r95 r97 into r98;
    mul r0[31u32] 7i32 into r99;
    div r99 1i32 into r100;
    add r98 r100 into r101;
    mul r1[0u32] 12i32 into r102;
    div r102 1i32 into r103;
    add r101 r103 into r104;
    mul r1[1u32] 15i32 into r105;
    div r105 1i32 into r106;
    add r104 r106 into r107;
    mul r1[2u32] 9i32 into r108;
    div r108 1i32 into r109;
    add r107 r109 into r110;
    mul r1[3u32] 17i32 into r111;
    div r111 1i32 into r112;
    add r110 r112 into r113;
    mul r1[4u32] 18i32 into r114;
    div r114 1i32 into r115;
    add r113 r115 into r116;
    mul r1[5u32] 4i32 into r117;
    div r117 1i32 into r118;
    add r116 r118 into r119;
    mul r1[6u32] -8i32 into r120;
    div r120 1i32 into r121;
    add r119 r121 into r122;
    mul r1[7u32] -48i32 into r123;
    div r123 1i32 into r124;
    add r122 r124 into r125;
    mul r1[8u32] -48i32 into r126;
    div r126 1i32 into r127;
    add r125 r127 into r128;
    mul r1[9u32] -1i32 into r129;
    div r129 1i32 into r130;
    add r128 r130 into r131;
    mul r1[10u32] 2i32 into r132;
    div r132 1i32 into r133;
    add r131 r133 into r134;
    mul r1[11u32] 62i32 into r135;
    div r135 1i32 into r136;
    add r134 r136 into r137;
    mul r1[12u32] 42i32 into r138;
    div r138 1i32 into r139;
    add r137 r139 into r140;
    mul r1[13u32] 27i32 into r141;
    div r141 1i32 into r142;
    add r140 r142 into r143;
    mul r1[14u32] 18i32 into r144;
    div r144 1i32 into r145;
    add r143 r145 into r146;
    mul r1[15u32] 12i32 into r147;
    div r147 1i32 into r148;
    add r146 r148 into r149;
    mul r1[16u32] 4i32 into r150;
    div r150 1i32 into r151;
    add r149 r151 into r152;
    mul r1[17u32] 3i32 into r153;
    div r153 1i32 into r154;
    add r152 r154 into r155;
    mul r1[18u32] 2i32 into r156;
    div r156 1i32 into r157;
    add r155 r157 into r158;
    mul r1[19u32] 6i32 into r159;
    div r159 1i32 into r160;
    add r158 r160 into r161;
    mul r1[20u32] 1i32 into r162;
    div r162 1i32 into r163;
    add r161 r163 into r164;
    mul r1[21u32] 4i32 into r165;
    div r165 1i32 into r166;
    add r164 r166 into r167;
    mul r1[22u32] -82i32 into r168;
    div r168 1i32 into r169;
    add r167 r169 into r170;
    mul r1[23u32] 1i32 into r171;
    div r171 1i32 into r172;
    add r170 r172 into r173;
    mul r1[24u32] 3i32 into r174;
    div r174 1i32 into r175;
    add r173 r175 into r176;
    mul r1[25u32] 39i32 into r177;
    div r177 1i32 into r178;
    add r176 r178 into r179;
    mul r1[26u32] 29i32 into r180;
    div r180 1i32 into r181;
    add r179 r181 into r182;
    mul r1[27u32] 6i32 into r183;
    div r183 1i32 into r184;
    add r182 r184 into r185;
    mul r1[28u32] 14i32 into r186;
    div r186 1i32 into r187;
    add r185 r187 into r188;
    mul r1[29u32] 17i32 into r189;
    div r189 1i32 into r190;
    add r188 r190 into r191;
    mul r1[30u32] 1i32 into r192;
    div r192 1i32 into r193;
    add r191 r193 into r194;
    mul r1[31u32] -3i32 into r195;
    div r195 1i32 into r196;
    add r194 r196 into r197;
    mul r2[0u32] 9i32 into r198;
    div r198 1i32 into r199;
    add r197 r199 into r200;
    mul r2[1u32] 12i32 into r201;
    div r201 1i32 into r202;
    add r200 r202 into r203;
    mul r2[2u32] 2i32 into r204;
    div r204 1i32 into r205;
    add r203 r205 into r206;
    mul r2[3u32] -12i32 into r207;
    div r207 1i32 into r208;
    add r206 r208 into r209;
    mul r2[4u32] -85i32 into r210;
    div r210 1i32 into r211;
    add r209 r211 into r212;
    mul r2[5u32] -4i32 into r213;
    div r213 1i32 into r214;
    add r212 r214 into r215;
    mul r2[6u32] 7i32 into r216;
    div r216 1i32 into r217;
    add r215 r217 into r218;
    mul r2[7u32] 8i32 into r219;
    div r219 1i32 into r220;
    add r218 r220 into r221;
    mul r2[8u32] -51i32 into r222;
    div r222 1i32 into r223;
    add r221 r223 into r224;
    mul r2[9u32] -58i32 into r225;
    div r225 1i32 into r226;
    add r224 r226 into r227;
    mul r2[10u32] -85i32 into r228;
    div r228 1i32 into r229;
    add r227 r229 into r230;
    mul r2[11u32] -83i32 into r231;
    div r231 1i32 into r232;
    add r230 r232 into r233;
    mul r2[12u32] -67i32 into r234;
    div r234 1i32 into r235;
    add r233 r235 into r236;
    mul r2[13u32] -19i32 into r237;
    div r237 1i32 into r238;
    add r236 r238 into r239;
    mul r2[14u32] 17i32 into r240;
    div r240 1i32 into r241;
    add r239 r241 into r242;
    mul r2[15u32] 5i32 into r243;
    div r243 1i32 into r244;
    add r242 r244 into r245;
    mul r2[16u32] -8i32 into r246;
    div r246 1i32 into r247;
    add r245 r247 into r248;
    mul r2[17u32] -24i32 into r249;
    div r249 1i32 into r250;
    add r248 r250 into r251;
    mul r2[18u32] -9i32 into r252;
    div r252 1i32 into r253;
    add r251 r253 into r254;
    mul r2[19u32] -1i32 into r255;
    div r255 1i32 into r256;
    add r254 r256 into r257;
    mul r2[20u32] 20i32 into r258;
    div r258 1i32 into r259;
    add r257 r259 into r260;
    mul r2[21u32] -49i32 into r261;
    div r261 1i32 into r262;
    add r260 r262 into r263;
    mul r2[22u32] -127i32 into r264;
    div r264 1i32 into r265;
    add r263 r265 into r266;
    mul r2[23u32] -119i32 into r267;
    div r267 1i32 into r268;
    add r266 r268 into r269;
    mul r2[24u32] -55i32 into r270;
    div r270 1i32 into r271;
    add r269 r271 into r272;
    mul r2[25u32] -2i32 into r273;
    div r273 1i32 into r274;
    add r272 r274 into r275;
    mul r2[26u32] 10i32 into r276;
    div r276 1i32 into r277;
    add r275 r277 into r278;
    mul r2[27u32] 1i32 into r279;
    div r279 1i32 into r280;
    add r278 r280 into r281;
    mul r2[28u32] -7i32 into r282;
    div r282 1i32 into r283;
    add r281 r283 into r284;
    mul r2[29u32] -5i32 into r285;
    div r285 1i32 into r286;
    add r284 r286 into r287;
    mul r2[30u32] -8i32 into r288;
    div r288 1i32 into r289;
    add r287 r289 into r290;
    mul r2[31u32] -23i32 into r291;
    div r291 1i32 into r292;
    add r290 r292 into r293;
    mul r3[0u32] 24i32 into r294;
    div r294 1i32 into r295;
    add r293 r295 into r296;
    mul r3[1u32] -3i32 into r297;
    div r297 1i32 into r298;
    add r296 r298 into r299;
    mul r3[2u32] 2i32 into r300;
    div r300 1i32 into r301;
    add r299 r301 into r302;
    mul r3[3u32] -23i32 into r303;
    div r303 1i32 into r304;
    add r302 r304 into r305;
    mul r3[4u32] 13i32 into r306;
    div r306 1i32 into r307;
    add r305 r307 into r308;
    mul r3[5u32] 47i32 into r309;
    div r309 1i32 into r310;
    add r308 r310 into r311;
    mul r3[6u32] 31i32 into r312;
    div r312 1i32 into r313;
    add r311 r313 into r314;
    mul r3[7u32] 19i32 into r315;
    div r315 1i32 into r316;
    add r314 r316 into r317;
    mul r3[8u32] 19i32 into r318;
    div r318 1i32 into r319;
    add r317 r319 into r320;
    mul r3[9u32] 19i32 into r321;
    div r321 1i32 into r322;
    add r320 r322 into r323;
    mul r3[10u32] 7i32 into r324;
    div r324 1i32 into r325;
    add r323 r325 into r326;
    mul r3[11u32] 2i32 into r327;
    div r327 1i32 into r328;
    add r326 r328 into r329;
    mul r3[12u32] -2i32 into r330;
    div r330 1i32 into r331;
    add r329 r331 into r332;
    mul r3[13u32] -7i32 into r333;
    div r333 1i32 into r334;
    add r332 r334 into r335;
    mul r3[14u32] 37i32 into r336;
    div r336 1i32 into r337;
    add r335 r337 into r338;
    mul r3[15u32] -6i32 into r339;
    div r339 1i32 into r340;
    add r338 r340 into r341;
    mul r3[16u32] 6i32 into r342;
    div r342 1i32 into r343;
    add r341 r343 into r344;
    mul r3[17u32] 28i32 into r345;
    div r345 1i32 into r346;
    add r344 r346 into r347;
    mul r3[18u32] 47i32 into r348;
    div r348 1i32 into r349;
    add r347 r349 into r350;
    mul r3[19u32] 26i32 into r351;
    div r351 1i32 into r352;
    add r350 r352 into r353;
    mul r3[20u32] 3i32 into r354;
    div r354 1i32 into r355;
    add r353 r355 into r356;
    mul r3[21u32] -8i32 into r357;
    div r357 1i32 into r358;
    add r356 r358 into r359;
    mul r3[22u32] 5i32 into r360;
    div r360 1i32 into r361;
    add r359 r361 into r362;
    mul r3[23u32] 19i32 into r363;
    div r363 1i32 into r364;
    add r362 r364 into r365;
    mul r3[24u32] 12i32 into r366;
    div r366 1i32 into r367;
    add r365 r367 into r368;
    mul r3[25u32] 7i32 into r369;
    div r369 1i32 into r370;
    add r368 r370 into r371;
    mul r3[26u32] 10i32 into r372;
    div r372 1i32 into r373;
    add r371 r373 into r374;
    mul r3[27u32] 19i32 into r375;
    div r375 1i32 into r376;
    add r374 r376 into r377;
    mul r3[28u32] 37i32 into r378;
    div r378 1i32 into r379;
    add r377 r379 into r380;
    mul r3[29u32] -6i32 into r381;
    div r381 1i32 into r382;
    add r380 r382 into r383;
    mul r3[30u32] -5i32 into r384;
    div r384 1i32 into r385;
    add r383 r385 into r386;
    mul r3[31u32] -8i32 into r387;
    div r387 1i32 into r388;
    add r386 r388 into r389;
    mul r4[0u32] 28i32 into r390;
    div r390 1i32 into r391;
    add r389 r391 into r392;
    mul r4[1u32] 15i32 into r393;
    div r393 1i32 into r394;
    add r392 r394 into r395;
    mul r4[2u32] 1i32 into r396;
    div r396 1i32 into r397;
    add r395 r397 into r398;
    mul r4[3u32] -15i32 into r399;
    div r399 1i32 into r400;
    add r398 r400 into r401;
    mul r4[4u32] -8i32 into r402;
    div r402 1i32 into r403;
    add r401 r403 into r404;
    mul r4[5u32] 9i32 into r405;
    div r405 1i32 into r406;
    add r404 r406 into r407;
    mul r4[6u32] 15i32 into r408;
    div r408 1i32 into r409;
    add r407 r409 into r410;
    mul r4[7u32] 13i32 into r411;
    div r411 1i32 into r412;
    add r410 r412 into r413;
    mul r4[8u32] 17i32 into r414;
    div r414 1i32 into r415;
    add r413 r415 into r416;
    mul r4[9u32] 13i32 into r417;
    div r417 1i32 into r418;
    add r416 r418 into r419;
    mul r4[10u32] 33i32 into r420;
    div r420 1i32 into r421;
    add r419 r421 into r422;
    mul r4[11u32] 3i32 into r423;
    div r423 1i32 into r424;
    add r422 r424 into r425;
    mul r4[12u32] 7i32 into r426;
    div r426 1i32 into r427;
    add r425 r427 into r428;
    mul r4[13u32] 49i32 into r429;
    div r429 1i32 into r430;
    add r428 r430 into r431;
    mul r4[14u32] 14i32 into r432;
    div r432 1i32 into r433;
    add r431 r433 into r434;
    mul r4[15u32] 5i32 into r435;
    div r435 1i32 into r436;
    add r434 r436 into r437;
    mul r4[16u32] -4i32 into r438;
    div r438 1i32 into r439;
    add r437 r439 into r440;
    mul r4[17u32] -7i32 into r441;
    div r441 1i32 into r442;
    add r440 r442 into r443;
    mul r4[18u32] -18i32 into r444;
    div r444 1i32 into r445;
    add r443 r445 into r446;
    mul r4[19u32] -9i32 into r447;
    div r447 1i32 into r448;
    add r446 r448 into r449;
    mul r4[20u32] 7i32 into r450;
    div r450 1i32 into r451;
    add r449 r451 into r452;
    mul r4[21u32] 18i32 into r453;
    div r453 1i32 into r454;
    add r452 r454 into r455;
    mul r4[22u32] 22i32 into r456;
    div r456 1i32 into r457;
    add r455 r457 into r458;
    mul r4[23u32] 10i32 into r459;
    div r459 1i32 into r460;
    add r458 r460 into r461;
    mul r4[24u32] 24i32 into r462;
    div r462 1i32 into r463;
    add r461 r463 into r464;
    mul r4[25u32] 4i32 into r465;
    div r465 1i32 into r466;
    add r464 r466 into r467;
    mul r4[26u32] 3i32 into r468;
    div r468 1i32 into r469;
    add r467 r469 into r470;
    mul r4[27u32] 51i32 into r471;
    div r471 1i32 into r472;
    add r470 r472 into r473;
    mul r4[28u32] 19i32 into r474;
    div r474 1i32 into r475;
    add r473 r475 into r476;
    mul r4[29u32] 13i32 into r477;
    div r477 1i32 into r478;
    add r476 r478 into r479;
    mul r4[30u32] 4i32 into r480;
    div r480 1i32 into r481;
    add r479 r481 into r482;
    mul r4[31u32] 10i32 into r483;
    div r483 1i32 into r484;
    add r482 r484 into r485;
    mul r5[0u32] -3i32 into r486;
    div r486 1i32 into r487;
    add r485 r487 into r488;
    mul r5[1u32] 4i32 into r489;
    div r489 1i32 into r490;
    add r488 r490 into r491;
    mul r5[2u32] 4i32 into r492;
    div r492 1i32 into r493;
    add r491 r493 into r494;
    mul r5[3u32] 14i32 into r495;
    div r495 1i32 into r496;
    add r494 r496 into r497;
    mul r5[4u32] -2i32 into r498;
    div r498 1i32 into r499;
    add r497 r499 into r500;
    mul r5[5u32] 4i32 into r501;
    div r501 1i32 into r502;
    add r500 r502 into r503;
    mul r5[6u32] 21i32 into r504;
    div r504 1i32 into r505;
    add r503 r505 into r506;
    mul r5[7u32] -2i32 into r507;
    div r507 1i32 into r508;
    add r506 r508 into r509;
    mul r5[8u32] 2i32 into r510;
    div r510 1i32 into r511;
    add r509 r511 into r512;
    mul r5[9u32] -16i32 into r513;
    div r513 1i32 into r514;
    add r512 r514 into r515;
    mul r5[10u32] 6i32 into r516;
    div r516 1i32 into r517;
    add r515 r517 into r518;
    mul r5[11u32] 13i32 into r519;
    div r519 1i32 into r520;
    add r518 r520 into r521;
    mul r5[12u32] 11i32 into r522;
    div r522 1i32 into r523;
    add r521 r523 into r524;
    mul r5[13u32] 10i32 into r525;
    div r525 1i32 into r526;
    add r524 r526 into r527;
    mul r5[14u32] 18i32 into r528;
    div r528 1i32 into r529;
    add r527 r529 into r530;
    mul r5[15u32] 6i32 into r531;
    div r531 1i32 into r532;
    add r530 r532 into r533;
    mul r5[16u32] -6i32 into r534;
    div r534 1i32 into r535;
    add r533 r535 into r536;
    mul r5[17u32] -31i32 into r537;
    div r537 1i32 into r538;
    add r536 r538 into r539;
    mul r5[18u32] -32i32 into r540;
    div r540 1i32 into r541;
    add r539 r541 into r542;
    mul r5[19u32] -2i32 into r543;
    div r543 1i32 into r544;
    add r542 r544 into r545;
    mul r5[20u32] 5i32 into r546;
    div r546 1i32 into r547;
    add r545 r547 into r548;
    mul r5[21u32] -6i32 into r549;
    div r549 1i32 into r550;
    add r548 r550 into r551;
    mul r5[22u32] 6i32 into r552;
    div r552 1i32 into r553;
    add r551 r553 into r554;
    mul r5[23u32] 4i32 into r555;
    div r555 1i32 into r556;
    add r554 r556 into r557;
    mul r5[24u32] -1i32 into r558;
    div r558 1i32 into r559;
    add r557 r559 into r560;
    mul r5[25u32] -8i32 into r561;
    div r561 1i32 into r562;
    add r560 r562 into r563;
    mul r5[26u32] 1i32 into r564;
    div r564 1i32 into r565;
    add r563 r565 into r566;
    mul r5[27u32] -4i32 into r567;
    div r567 1i32 into r568;
    add r566 r568 into r569;
    mul r5[28u32] 5i32 into r570;
    div r570 1i32 into r571;
    add r569 r571 into r572;
    mul r5[29u32] 8i32 into r573;
    div r573 1i32 into r574;
    add r572 r574 into r575;
    mul r5[30u32] 3i32 into r576;
    div r576 1i32 into r577;
    add r575 r577 into r578;
    mul r5[31u32] -4i32 into r579;
    div r579 1i32 into r580;
    add r578 r580 into r581;
    mul r6[0u32] 1i32 into r582;
    div r582 1i32 into r583;
    add r581 r583 into r584;
    mul r6[1u32] 2i32 into r585;
    div r585 1i32 into r586;
    add r584 r586 into r587;
    mul r6[2u32] -7i32 into r588;
    div r588 1i32 into r589;
    add r587 r589 into r590;
    mul r6[3u32] 5i32 into r591;
    div r591 1i32 into r592;
    add r590 r592 into r593;
    add r593 -1297i32 into r594;
    call rectified_linear_activation r594 into r595;
    mul r0[0u32] -5i32 into r596;
    div r596 1i32 into r597;
    mul r0[1u32] -5i32 into r598;
    div r598 1i32 into r599;
    add r597 r599 into r600;
    mul r0[2u32] 3i32 into r601;
    div r601 1i32 into r602;
    add r600 r602 into r603;
    mul r0[3u32] 3i32 into r604;
    div r604 1i32 into r605;
    add r603 r605 into r606;
    mul r0[4u32] -3i32 into r607;
    div r607 1i32 into r608;
    add r606 r608 into r609;
    mul r0[5u32] 8i32 into r610;
    div r610 1i32 into r611;
    add r609 r611 into r612;
    mul r0[6u32] -5i32 into r613;
    div r613 1i32 into r614;
    add r612 r614 into r615;
    mul r0[7u32] 13i32 into r616;
    div r616 1i32 into r617;
    add r615 r617 into r618;
    mul r0[8u32] -5i32 into r619;
    div r619 1i32 into r620;
    add r618 r620 into r621;
    mul r0[9u32] 1i32 into r622;
    div r622 1i32 into r623;
    add r621 r623 into r624;
    mul r0[10u32] -6i32 into r625;
    div r625 1i32 into r626;
    add r624 r626 into r627;
    mul r0[11u32] 0i32 into r628;
    div r628 1i32 into r629;
    add r627 r629 into r630;
    mul r0[12u32] -6i32 into r631;
    div r631 1i32 into r632;
    add r630 r632 into r633;
    mul r0[13u32] 7i32 into r634;
    div r634 1i32 into r635;
    add r633 r635 into r636;
    mul r0[14u32] -3i32 into r637;
    div r637 1i32 into r638;
    add r636 r638 into r639;
    mul r0[15u32] 19i32 into r640;
    div r640 1i32 into r641;
    add r639 r641 into r642;
    mul r0[16u32] 2i32 into r643;
    div r643 1i32 into r644;
    add r642 r644 into r645;
    mul r0[17u32] -45i32 into r646;
    div r646 1i32 into r647;
    add r645 r647 into r648;
    mul r0[18u32] -76i32 into r649;
    div r649 1i32 into r650;
    add r648 r650 into r651;
    mul r0[19u32] -65i32 into r652;
    div r652 1i32 into r653;
    add r651 r653 into r654;
    mul r0[20u32] -51i32 into r655;
    div r655 1i32 into r656;
    add r654 r656 into r657;
    mul r0[21u32] -81i32 into r658;
    div r658 1i32 into r659;
    add r657 r659 into r660;
    mul r0[22u32] -45i32 into r661;
    div r661 1i32 into r662;
    add r660 r662 into r663;
    mul r0[23u32] -95i32 into r664;
    div r664 1i32 into r665;
    add r663 r665 into r666;
    mul r0[24u32] -43i32 into r667;
    div r667 1i32 into r668;
    add r666 r668 into r669;
    mul r0[25u32] -32i32 into r670;
    div r670 1i32 into r671;
    add r669 r671 into r672;
    mul r0[26u32] -11i32 into r673;
    div r673 1i32 into r674;
    add r672 r674 into r675;
    mul r0[27u32] 0i32 into r676;
    div r676 1i32 into r677;
    add r675 r677 into r678;
    mul r0[28u32] 0i32 into r679;
    div r679 1i32 into r680;
    add r678 r680 into r681;
    mul r0[29u32] -11i32 into r682;
    div r682 1i32 into r683;
    add r681 r683 into r684;
    mul r0[30u32] -3i32 into r685;
    div r685 1i32 into r686;
    add r684 r686 into r687;
    mul r0[31u32] -34i32 into r688;
    div r688 1i32 into r689;
    add r687 r689 into r690;
    mul r1[0u32] -27i32 into r691;
    div r691 1i32 into r692;
    add r690 r692 into r693;
    mul r1[1u32] -23i32 into r694;
    div r694 1i32 into r695;
    add r693 r695 into r696;
    mul r1[2u32] -20i32 into r697;
    div r697 1i32 into r698;
    add r696 r698 into r699;
    mul r1[3u32] -25i32 into r700;
    div r700 1i32 into r701;
    add r699 r701 into r702;
    mul r1[4u32] -29i32 into r703;
    div r703 1i32 into r704;
    add r702 r704 into r705;
    mul r1[5u32] -28i32 into r706;
    div r706 1i32 into r707;
    add r705 r707 into r708;
    mul r1[6u32] -18i32 into r709;
    div r709 1i32 into r710;
    add r708 r710 into r711;
    mul r1[7u32] -27i32 into r712;
    div r712 1i32 into r713;
    add r711 r713 into r714;
    mul r1[8u32] 6i32 into r715;
    div r715 1i32 into r716;
    add r714 r716 into r717;
    mul r1[9u32] -4i32 into r718;
    div r718 1i32 into r719;
    add r717 r719 into r720;
    mul r1[10u32] -4i32 into r721;
    div r721 1i32 into r722;
    add r720 r722 into r723;
    mul r1[11u32] 24i32 into r724;
    div r724 1i32 into r725;
    add r723 r725 into r726;
    mul r1[12u32] -6i32 into r727;
    div r727 1i32 into r728;
    add r726 r728 into r729;
    mul r1[13u32] 10i32 into r730;
    div r730 1i32 into r731;
    add r729 r731 into r732;
    mul r1[14u32] 7i32 into r733;
    div r733 1i32 into r734;
    add r732 r734 into r735;
    mul r1[15u32] 26i32 into r736;
    div r736 1i32 into r737;
    add r735 r737 into r738;
    mul r1[16u32] 32i32 into r739;
    div r739 1i32 into r740;
    add r738 r740 into r741;
    mul r1[17u32] 28i32 into r742;
    div r742 1i32 into r743;
    add r741 r743 into r744;
    mul r1[18u32] 36i32 into r745;
    div r745 1i32 into r746;
    add r744 r746 into r747;
    mul r1[19u32] 15i32 into r748;
    div r748 1i32 into r749;
    add r747 r749 into r750;
    mul r1[20u32] 9i32 into r751;
    div r751 1i32 into r752;
    add r750 r752 into r753;
    mul r1[21u32] -15i32 into r754;
    div r754 1i32 into r755;
    add r753 r755 into r756;
    mul r1[22u32] -58i32 into r757;
    div r757 1i32 into r758;
    add r756 r758 into r759;
    mul r1[23u32] 5i32 into r760;
    div r760 1i32 into r761;
    add r759 r761 into r762;
    mul r1[24u32] 15i32 into r763;
    div r763 1i32 into r764;
    add r762 r764 into r765;
    mul r1[25u32] 21i32 into r766;
    div r766 1i32 into r767;
    add r765 r767 into r768;
    mul r1[26u32] 6i32 into r769;
    div r769 1i32 into r770;
    add r768 r770 into r771;
    mul r1[27u32] 16i32 into r772;
    div r772 1i32 into r773;
    add r771 r773 into r774;
    mul r1[28u32] 26i32 into r775;
    div r775 1i32 into r776;
    add r774 r776 into r777;
    mul r1[29u32] 29i32 into r778;
    div r778 1i32 into r779;
    add r777 r779 into r780;
    mul r1[30u32] 41i32 into r781;
    div r781 1i32 into r782;
    add r780 r782 into r783;
    mul r1[31u32] 32i32 into r784;
    div r784 1i32 into r785;
    add r783 r785 into r786;
    mul r2[0u32] 32i32 into r787;
    div r787 1i32 into r788;
    add r786 r788 into r789;
    mul r2[1u32] 32i32 into r790;
    div r790 1i32 into r791;
    add r789 r791 into r792;
    mul r2[2u32] 15i32 into r793;
    div r793 1i32 into r794;
    add r792 r794 into r795;
    mul r2[3u32] 19i32 into r796;
    div r796 1i32 into r797;
    add r795 r797 into r798;
    mul r2[4u32] -31i32 into r799;
    div r799 1i32 into r800;
    add r798 r800 into r801;
    mul r2[5u32] -1i32 into r802;
    div r802 1i32 into r803;
    add r801 r803 into r804;
    mul r2[6u32] 36i32 into r805;
    div r805 1i32 into r806;
    add r804 r806 into r807;
    mul r2[7u32] 44i32 into r808;
    div r808 1i32 into r809;
    add r807 r809 into r810;
    mul r2[8u32] 12i32 into r811;
    div r811 1i32 into r812;
    add r810 r812 into r813;
    mul r2[9u32] 16i32 into r814;
    div r814 1i32 into r815;
    add r813 r815 into r816;
    mul r2[10u32] 21i32 into r817;
    div r817 1i32 into r818;
    add r816 r818 into r819;
    mul r2[11u32] 29i32 into r820;
    div r820 1i32 into r821;
    add r819 r821 into r822;
    mul r2[12u32] 13i32 into r823;
    div r823 1i32 into r824;
    add r822 r824 into r825;
    mul r2[13u32] 1i32 into r826;
    div r826 1i32 into r827;
    add r825 r827 into r828;
    mul r2[14u32] 15i32 into r829;
    div r829 1i32 into r830;
    add r828 r830 into r831;
    mul r2[15u32] 30i32 into r832;
    div r832 1i32 into r833;
    add r831 r833 into r834;
    mul r2[16u32] 29i32 into r835;
    div r835 1i32 into r836;
    add r834 r836 into r837;
    mul r2[17u32] 1i32 into r838;
    div r838 1i32 into r839;
    add r837 r839 into r840;
    mul r2[18u32] -38i32 into r841;
    div r841 1i32 into r842;
    add r840 r842 into r843;
    mul r2[19u32] -3i32 into r844;
    div r844 1i32 into r845;
    add r843 r845 into r846;
    mul r2[20u32] 13i32 into r847;
    div r847 1i32 into r848;
    add r846 r848 into r849;
    mul r2[21u32] 43i32 into r850;
    div r850 1i32 into r851;
    add r849 r851 into r852;
    mul r2[22u32] 24i32 into r853;
    div r853 1i32 into r854;
    add r852 r854 into r855;
    mul r2[23u32] 14i32 into r856;
    div r856 1i32 into r857;
    add r855 r857 into r858;
    mul r2[24u32] 16i32 into r859;
    div r859 1i32 into r860;
    add r858 r860 into r861;
    mul r2[25u32] 8i32 into r862;
    div r862 1i32 into r863;
    add r861 r863 into r864;
    mul r2[26u32] -32i32 into r865;
    div r865 1i32 into r866;
    add r864 r866 into r867;
    mul r2[27u32] -15i32 into r868;
    div r868 1i32 into r869;
    add r867 r869 into r870;
    mul r2[28u32] 12i32 into r871;
    div r871 1i32 into r872;
    add r870 r872 into r873;
    mul r2[29u32] 21i32 into r874;
    div r874 1i32 into r875;
    add r873 r875 into r876;
    mul r2[30u32] 33i32 into r877;
    div r877 1i32 into r878;
    add r876 r878 into r879;
    mul r2[31u32] 5i32 into r880;
    div r880 1i32 into r881;
    add r879 r881 into r882;
    mul r3[0u32] 28i32 into r883;
    div r883 1i32 into r884;
    add r882 r884 into r885;
    mul r3[1u32] 7i32 into r886;
    div r886 1i32 into r887;
    add r885 r887 into r888;
    mul r3[2u32] -26i32 into r889;
    div r889 1i32 into r890;
    add r888 r890 into r891;
    mul r3[3u32] 5i32 into r892;
    div r892 1i32 into r893;
    add r891 r893 into r894;
    mul r3[4u32] 7i32 into r895;
    div r895 1i32 into r896;
    add r894 r896 into r897;
    mul r3[5u32] 12i32 into r898;
    div r898 1i32 into r899;
    add r897 r899 into r900;
    mul r3[6u32] 15i32 into r901;
    div r901 1i32 into r902;
    add r900 r902 into r903;
    mul r3[7u32] 3i32 into r904;
    div r904 1i32 into r905;
    add r903 r905 into r906;
    mul r3[8u32] -25i32 into r907;
    div r907 1i32 into r908;
    add r906 r908 into r909;
    mul r3[9u32] -21i32 into r910;
    div r910 1i32 into r911;
    add r909 r911 into r912;
    mul r3[10u32] 19i32 into r913;
    div r913 1i32 into r914;
    add r912 r914 into r915;
    mul r3[11u32] 20i32 into r916;
    div r916 1i32 into r917;
    add r915 r917 into r918;
    mul r3[12u32] 12i32 into r919;
    div r919 1i32 into r920;
    add r918 r920 into r921;
    mul r3[13u32] 14i32 into r922;
    div r922 1i32 into r923;
    add r921 r923 into r924;
    mul r3[14u32] 6i32 into r925;
    div r925 1i32 into r926;
    add r924 r926 into r927;
    mul r3[15u32] -4i32 into r928;
    div r928 1i32 into r929;
    add r927 r929 into r930;
    mul r3[16u32] 17i32 into r931;
    div r931 1i32 into r932;
    add r930 r932 into r933;
    mul r3[17u32] -70i32 into r934;
    div r934 1i32 into r935;
    add r933 r935 into r936;
    mul r3[18u32] -9i32 into r937;
    div r937 1i32 into r938;
    add r936 r938 into r939;
    mul r3[19u32] -6i32 into r940;
    div r940 1i32 into r941;
    add r939 r941 into r942;
    mul r3[20u32] 25i32 into r943;
    div r943 1i32 into r944;
    add r942 r944 into r945;
    mul r3[21u32] 13i32 into r946;
    div r946 1i32 into r947;
    add r945 r947 into r948;
    mul r3[22u32] -2i32 into r949;
    div r949 1i32 into r950;
    add r948 r950 into r951;
    mul r3[23u32] 6i32 into r952;
    div r952 1i32 into r953;
    add r951 r953 into r954;
    mul r3[24u32] 20i32 into r955;
    div r955 1i32 into r956;
    add r954 r956 into r957;
    mul r3[25u32] -7i32 into r958;
    div r958 1i32 into r959;
    add r957 r959 into r960;
    mul r3[26u32] -8i32 into r961;
    div r961 1i32 into r962;
    add r960 r962 into r963;
    mul r3[27u32] -16i32 into r964;
    div r964 1i32 into r965;
    add r963 r965 into r966;
    mul r3[28u32] -5i32 into r967;
    div r967 1i32 into r968;
    add r966 r968 into r969;
    mul r3[29u32] -1i32 into r970;
    div r970 1i32 into r971;
    add r969 r971 into r972;
    mul r3[30u32] 23i32 into r973;
    div r973 1i32 into r974;
    add r972 r974 into r975;
    mul r3[31u32] -53i32 into r976;
    div r976 1i32 into r977;
    add r975 r977 into r978;
    mul r4[0u32] -14i32 into r979;
    div r979 1i32 into r980;
    add r978 r980 into r981;
    mul r4[1u32] -24i32 into r982;
    div r982 1i32 into r983;
    add r981 r983 into r984;
    mul r4[2u32] -23i32 into r985;
    div r985 1i32 into r986;
    add r984 r986 into r987;
    mul r4[3u32] -19i32 into r988;
    div r988 1i32 into r989;
    add r987 r989 into r990;
    mul r4[4u32] -17i32 into r991;
    div r991 1i32 into r992;
    add r990 r992 into r993;
    mul r4[5u32] -5i32 into r994;
    div r994 1i32 into r995;
    add r993 r995 into r996;
    mul r4[6u32] -17i32 into r997;
    div r997 1i32 into r998;
    add r996 r998 into r999;
    mul r4[7u32] -15i32 into r1000;
    div r1000 1i32 into r1001;
    add r999 r1001 into r1002;
    mul r4[8u32] -13i32 into r1003;
    div r1003 1i32 into r1004;
    add r1002 r1004 into r1005;
    mul r4[9u32] -35i32 into r1006;
    div r1006 1i32 into r1007;
    add r1005 r1007 into r1008;
    mul r4[10u32] -17i32 into r1009;
    div r1009 1i32 into r1010;
    add r1008 r1010 into r1011;
    mul r4[11u32] -5i32 into r1012;
    div r1012 1i32 into r1013;
    add r1011 r1013 into r1014;
    mul r4[12u32] -19i32 into r1015;
    div r1015 1i32 into r1016;
    add r1014 r1016 into r1017;
    mul r4[13u32] -43i32 into r1018;
    div r1018 1i32 into r1019;
    add r1017 r1019 into r1020;
    mul r4[14u32] -24i32 into r1021;
    div r1021 1i32 into r1022;
    add r1020 r1022 into r1023;
    mul r4[15u32] -11i32 into r1024;
    div r1024 1i32 into r1025;
    add r1023 r1025 into r1026;
    mul r4[16u32] -19i32 into r1027;
    div r1027 1i32 into r1028;
    add r1026 r1028 into r1029;
    mul r4[17u32] -26i32 into r1030;
    div r1030 1i32 into r1031;
    add r1029 r1031 into r1032;
    mul r4[18u32] -10i32 into r1033;
    div r1033 1i32 into r1034;
    add r1032 r1034 into r1035;
    mul r4[19u32] -9i32 into r1036;
    div r1036 1i32 into r1037;
    add r1035 r1037 into r1038;
    mul r4[20u32] -16i32 into r1039;
    div r1039 1i32 into r1040;
    add r1038 r1040 into r1041;
    mul r4[21u32] -33i32 into r1042;
    div r1042 1i32 into r1043;
    add r1041 r1043 into r1044;
    mul r4[22u32] -24i32 into r1045;
    div r1045 1i32 into r1046;
    add r1044 r1046 into r1047;
    mul r4[23u32] -40i32 into r1048;
    div r1048 1i32 into r1049;
    add r1047 r1049 into r1050;
    mul r4[24u32] -1i32 into r1051;
    div r1051 1i32 into r1052;
    add r1050 r1052 into r1053;
    mul r4[25u32] -4i32 into r1054;
    div r1054 1i32 into r1055;
    add r1053 r1055 into r1056;
    mul r4[26u32] -5i32 into r1057;
    div r1057 1i32 into r1058;
    add r1056 r1058 into r1059;
    mul r4[27u32] -65i32 into r1060;
    div r1060 1i32 into r1061;
    add r1059 r1061 into r1062;
    mul r4[28u32] -24i32 into r1063;
    div r1063 1i32 into r1064;
    add r1062 r1064 into r1065;
    mul r4[29u32] 19i32 into r1066;
    div r1066 1i32 into r1067;
    add r1065 r1067 into r1068;
    mul r4[30u32] 12i32 into r1069;
    div r1069 1i32 into r1070;
    add r1068 r1070 into r1071;
    mul r4[31u32] 13i32 into r1072;
    div r1072 1i32 into r1073;
    add r1071 r1073 into r1074;
    mul r5[0u32] 13i32 into r1075;
    div r1075 1i32 into r1076;
    add r1074 r1076 into r1077;
    mul r5[1u32] 11i32 into r1078;
    div r1078 1i32 into r1079;
    add r1077 r1079 into r1080;
    mul r5[2u32] 2i32 into r1081;
    div r1081 1i32 into r1082;
    add r1080 r1082 into r1083;
    mul r5[3u32] -27i32 into r1084;
    div r1084 1i32 into r1085;
    add r1083 r1085 into r1086;
    mul r5[4u32] -26i32 into r1087;
    div r1087 1i32 into r1088;
    add r1086 r1088 into r1089;
    mul r5[5u32] -5i32 into r1090;
    div r1090 1i32 into r1091;
    add r1089 r1091 into r1092;
    mul r5[6u32] 5i32 into r1093;
    div r1093 1i32 into r1094;
    add r1092 r1094 into r1095;
    mul r5[7u32] -3i32 into r1096;
    div r1096 1i32 into r1097;
    add r1095 r1097 into r1098;
    mul r5[8u32] -6i32 into r1099;
    div r1099 1i32 into r1100;
    add r1098 r1100 into r1101;
    mul r5[9u32] -7i32 into r1102;
    div r1102 1i32 into r1103;
    add r1101 r1103 into r1104;
    mul r5[10u32] 32i32 into r1105;
    div r1105 1i32 into r1106;
    add r1104 r1106 into r1107;
    mul r5[11u32] 25i32 into r1108;
    div r1108 1i32 into r1109;
    add r1107 r1109 into r1110;
    mul r5[12u32] 18i32 into r1111;
    div r1111 1i32 into r1112;
    add r1110 r1112 into r1113;
    mul r5[13u32] 26i32 into r1114;
    div r1114 1i32 into r1115;
    add r1113 r1115 into r1116;
    mul r5[14u32] 30i32 into r1117;
    div r1117 1i32 into r1118;
    add r1116 r1118 into r1119;
    mul r5[15u32] 26i32 into r1120;
    div r1120 1i32 into r1121;
    add r1119 r1121 into r1122;
    mul r5[16u32] 23i32 into r1123;
    div r1123 1i32 into r1124;
    add r1122 r1124 into r1125;
    mul r5[17u32] 13i32 into r1126;
    div r1126 1i32 into r1127;
    add r1125 r1127 into r1128;
    mul r5[18u32] 13i32 into r1129;
    div r1129 1i32 into r1130;
    add r1128 r1130 into r1131;
    mul r5[19u32] -20i32 into r1132;
    div r1132 1i32 into r1133;
    add r1131 r1133 into r1134;
    mul r5[20u32] -10i32 into r1135;
    div r1135 1i32 into r1136;
    add r1134 r1136 into r1137;
    mul r5[21u32] 3i32 into r1138;
    div r1138 1i32 into r1139;
    add r1137 r1139 into r1140;
    mul r5[22u32] -8i32 into r1141;
    div r1141 1i32 into r1142;
    add r1140 r1142 into r1143;
    mul r5[23u32] 8i32 into r1144;
    div r1144 1i32 into r1145;
    add r1143 r1145 into r1146;
    mul r5[24u32] 8i32 into r1147;
    div r1147 1i32 into r1148;
    add r1146 r1148 into r1149;
    mul r5[25u32] -3i32 into r1150;
    div r1150 1i32 into r1151;
    add r1149 r1151 into r1152;
    mul r5[26u32] -6i32 into r1153;
    div r1153 1i32 into r1154;
    add r1152 r1154 into r1155;
    mul r5[27u32] 5i32 into r1156;
    div r1156 1i32 into r1157;
    add r1155 r1157 into r1158;
    mul r5[28u32] -7i32 into r1159;
    div r1159 1i32 into r1160;
    add r1158 r1160 into r1161;
    mul r5[29u32] 4i32 into r1162;
    div r1162 1i32 into r1163;
    add r1161 r1163 into r1164;
    mul r5[30u32] -5i32 into r1165;
    div r1165 1i32 into r1166;
    add r1164 r1166 into r1167;
    mul r5[31u32] -1i32 into r1168;
    div r1168 1i32 into r1169;
    add r1167 r1169 into r1170;
    mul r6[0u32] -5i32 into r1171;
    div r1171 1i32 into r1172;
    add r1170 r1172 into r1173;
    mul r6[1u32] -4i32 into r1174;
    div r1174 1i32 into r1175;
    add r1173 r1175 into r1176;
    mul r6[2u32] -8i32 into r1177;
    div r1177 1i32 into r1178;
    add r1176 r1178 into r1179;
    mul r6[3u32] -4i32 into r1180;
    div r1180 1i32 into r1181;
    add r1179 r1181 into r1182;
    add r1182 6684i32 into r1183;
    call rectified_linear_activation r1183 into r1184;
    mul r0[0u32] -2i32 into r1185;
    div r1185 1i32 into r1186;
    mul r0[1u32] 8i32 into r1187;
    div r1187 1i32 into r1188;
    add r1186 r1188 into r1189;
    mul r0[2u32] -6i32 into r1190;
    div r1190 1i32 into r1191;
    add r1189 r1191 into r1192;
    mul r0[3u32] -7i32 into r1193;
    div r1193 1i32 into r1194;
    add r1192 r1194 into r1195;
    mul r0[4u32] 0i32 into r1196;
    div r1196 1i32 into r1197;
    add r1195 r1197 into r1198;
    mul r0[5u32] 0i32 into r1199;
    div r1199 1i32 into r1200;
    add r1198 r1200 into r1201;
    mul r0[6u32] -12i32 into r1202;
    div r1202 1i32 into r1203;
    add r1201 r1203 into r1204;
    mul r0[7u32] -10i32 into r1205;
    div r1205 1i32 into r1206;
    add r1204 r1206 into r1207;
    mul r0[8u32] -6i32 into r1208;
    div r1208 1i32 into r1209;
    add r1207 r1209 into r1210;
    mul r0[9u32] 2i32 into r1211;
    div r1211 1i32 into r1212;
    add r1210 r1212 into r1213;
    mul r0[10u32] -6i32 into r1214;
    div r1214 1i32 into r1215;
    add r1213 r1215 into r1216;
    mul r0[11u32] -1i32 into r1217;
    div r1217 1i32 into r1218;
    add r1216 r1218 into r1219;
    mul r0[12u32] 0i32 into r1220;
    div r1220 1i32 into r1221;
    add r1219 r1221 into r1222;
    mul r0[13u32] -7i32 into r1223;
    div r1223 1i32 into r1224;
    add r1222 r1224 into r1225;
    mul r0[14u32] -4i32 into r1226;
    div r1226 1i32 into r1227;
    add r1225 r1227 into r1228;
    mul r0[15u32] -25i32 into r1229;
    div r1229 1i32 into r1230;
    add r1228 r1230 into r1231;
    mul r0[16u32] -15i32 into r1232;
    div r1232 1i32 into r1233;
    add r1231 r1233 into r1234;
    mul r0[17u32] -25i32 into r1235;
    div r1235 1i32 into r1236;
    add r1234 r1236 into r1237;
    mul r0[18u32] -59i32 into r1238;
    div r1238 1i32 into r1239;
    add r1237 r1239 into r1240;
    mul r0[19u32] -78i32 into r1241;
    div r1241 1i32 into r1242;
    add r1240 r1242 into r1243;
    mul r0[20u32] -41i32 into r1244;
    div r1244 1i32 into r1245;
    add r1243 r1245 into r1246;
    mul r0[21u32] -12i32 into r1247;
    div r1247 1i32 into r1248;
    add r1246 r1248 into r1249;
    mul r0[22u32] 7i32 into r1250;
    div r1250 1i32 into r1251;
    add r1249 r1251 into r1252;
    mul r0[23u32] 24i32 into r1253;
    div r1253 1i32 into r1254;
    add r1252 r1254 into r1255;
    mul r0[24u32] -19i32 into r1256;
    div r1256 1i32 into r1257;
    add r1255 r1257 into r1258;
    mul r0[25u32] -13i32 into r1259;
    div r1259 1i32 into r1260;
    add r1258 r1260 into r1261;
    mul r0[26u32] -24i32 into r1262;
    div r1262 1i32 into r1263;
    add r1261 r1263 into r1264;
    mul r0[27u32] 2i32 into r1265;
    div r1265 1i32 into r1266;
    add r1264 r1266 into r1267;
    mul r0[28u32] -2i32 into r1268;
    div r1268 1i32 into r1269;
    add r1267 r1269 into r1270;
    mul r0[29u32] 11i32 into r1271;
    div r1271 1i32 into r1272;
    add r1270 r1272 into r1273;
    mul r0[30u32] 6i32 into r1274;
    div r1274 1i32 into r1275;
    add r1273 r1275 into r1276;
    mul r0[31u32] -1i32 into r1277;
    div r1277 1i32 into r1278;
    add r1276 r1278 into r1279;
    mul r1[0u32] -13i32 into r1280;
    div r1280 1i32 into r1281;
    add r1279 r1281 into r1282;
    mul r1[1u32] -16i32 into r1283;
    div r1283 1i32 into r1284;
    add r1282 r1284 into r1285;
    mul r1[2u32] -6i32 into r1286;
    div r1286 1i32 into r1287;
    add r1285 r1287 into r1288;
    mul r1[3u32] -8i32 into r1289;
    div r1289 1i32 into r1290;
    add r1288 r1290 into r1291;
    mul r1[4u32] -9i32 into r1292;
    div r1292 1i32 into r1293;
    add r1291 r1293 into r1294;
    mul r1[5u32] 0i32 into r1295;
    div r1295 1i32 into r1296;
    add r1294 r1296 into r1297;
    mul r1[6u32] 2i32 into r1298;
    div r1298 1i32 into r1299;
    add r1297 r1299 into r1300;
    mul r1[7u32] 12i32 into r1301;
    div r1301 1i32 into r1302;
    add r1300 r1302 into r1303;
    mul r1[8u32] 13i32 into r1304;
    div r1304 1i32 into r1305;
    add r1303 r1305 into r1306;
    mul r1[9u32] -3i32 into r1307;
    div r1307 1i32 into r1308;
    add r1306 r1308 into r1309;
    mul r1[10u32] -7i32 into r1310;
    div r1310 1i32 into r1311;
    add r1309 r1311 into r1312;
    mul r1[11u32] -16i32 into r1313;
    div r1313 1i32 into r1314;
    add r1312 r1314 into r1315;
    mul r1[12u32] -8i32 into r1316;
    div r1316 1i32 into r1317;
    add r1315 r1317 into r1318;
    mul r1[13u32] -19i32 into r1319;
    div r1319 1i32 into r1320;
    add r1318 r1320 into r1321;
    mul r1[14u32] 8i32 into r1322;
    div r1322 1i32 into r1323;
    add r1321 r1323 into r1324;
    mul r1[15u32] 14i32 into r1325;
    div r1325 1i32 into r1326;
    add r1324 r1326 into r1327;
    mul r1[16u32] 22i32 into r1328;
    div r1328 1i32 into r1329;
    add r1327 r1329 into r1330;
    mul r1[17u32] 31i32 into r1331;
    div r1331 1i32 into r1332;
    add r1330 r1332 into r1333;
    mul r1[18u32] 21i32 into r1334;
    div r1334 1i32 into r1335;
    add r1333 r1335 into r1336;
    mul r1[19u32] 10i32 into r1337;
    div r1337 1i32 into r1338;
    add r1336 r1338 into r1339;
    mul r1[20u32] 7i32 into r1340;
    div r1340 1i32 into r1341;
    add r1339 r1341 into r1342;
    mul r1[21u32] 7i32 into r1343;
    div r1343 1i32 into r1344;
    add r1342 r1344 into r1345;
    mul r1[22u32] 30i32 into r1346;
    div r1346 1i32 into r1347;
    add r1345 r1347 into r1348;
    mul r1[23u32] 6i32 into r1349;
    div r1349 1i32 into r1350;
    add r1348 r1350 into r1351;
    mul r1[24u32] -6i32 into r1352;
    div r1352 1i32 into r1353;
    add r1351 r1353 into r1354;
    mul r1[25u32] -14i32 into r1355;
    div r1355 1i32 into r1356;
    add r1354 r1356 into r1357;
    mul r1[26u32] -45i32 into r1358;
    div r1358 1i32 into r1359;
    add r1357 r1359 into r1360;
    mul r1[27u32] -15i32 into r1361;
    div r1361 1i32 into r1362;
    add r1360 r1362 into r1363;
    mul r1[28u32] 12i32 into r1364;
    div r1364 1i32 into r1365;
    add r1363 r1365 into r1366;
    mul r1[29u32] 18i32 into r1367;
    div r1367 1i32 into r1368;
    add r1366 r1368 into r1369;
    mul r1[30u32] 29i32 into r1370;
    div r1370 1i32 into r1371;
    add r1369 r1371 into r1372;
    mul r1[31u32] 18i32 into r1373;
    div r1373 1i32 into r1374;
    add r1372 r1374 into r1375;
    mul r2[0u32] -5i32 into r1376;
    div r1376 1i32 into r1377;
    add r1375 r1377 into r1378;
    mul r2[1u32] -2i32 into r1379;
    div r1379 1i32 into r1380;
    add r1378 r1380 into r1381;
    mul r2[2u32] 3i32 into r1382;
    div r1382 1i32 into r1383;
    add r1381 r1383 into r1384;
    mul r2[3u32] -8i32 into r1385;
    div r1385 1i32 into r1386;
    add r1384 r1386 into r1387;
    mul r2[4u32] 96i32 into r1388;
    div r1388 1i32 into r1389;
    add r1387 r1389 into r1390;
    mul r2[5u32] 5i32 into r1391;
    div r1391 1i32 into r1392;
    add r1390 r1392 into r1393;
    mul r2[6u32] -3i32 into r1394;
    div r1394 1i32 into r1395;
    add r1393 r1395 into r1396;
    mul r2[7u32] -35i32 into r1397;
    div r1397 1i32 into r1398;
    add r1396 r1398 into r1399;
    mul r2[8u32] -11i32 into r1400;
    div r1400 1i32 into r1401;
    add r1399 r1401 into r1402;
    mul r2[9u32] -2i32 into r1403;
    div r1403 1i32 into r1404;
    add r1402 r1404 into r1405;
    mul r2[10u32] 14i32 into r1406;
    div r1406 1i32 into r1407;
    add r1405 r1407 into r1408;
    mul r2[11u32] 21i32 into r1409;
    div r1409 1i32 into r1410;
    add r1408 r1410 into r1411;
    mul r2[12u32] 23i32 into r1412;
    div r1412 1i32 into r1413;
    add r1411 r1413 into r1414;
    mul r2[13u32] 15i32 into r1415;
    div r1415 1i32 into r1416;
    add r1414 r1416 into r1417;
    mul r2[14u32] -12i32 into r1418;
    div r1418 1i32 into r1419;
    add r1417 r1419 into r1420;
    mul r2[15u32] -20i32 into r1421;
    div r1421 1i32 into r1422;
    add r1420 r1422 into r1423;
    mul r2[16u32] -18i32 into r1424;
    div r1424 1i32 into r1425;
    add r1423 r1425 into r1426;
    mul r2[17u32] -4i32 into r1427;
    div r1427 1i32 into r1428;
    add r1426 r1428 into r1429;
    mul r2[18u32] 79i32 into r1430;
    div r1430 1i32 into r1431;
    add r1429 r1431 into r1432;
    mul r2[19u32] 3i32 into r1433;
    div r1433 1i32 into r1434;
    add r1432 r1434 into r1435;
    mul r2[20u32] -1i32 into r1436;
    div r1436 1i32 into r1437;
    add r1435 r1437 into r1438;
    mul r2[21u32] -19i32 into r1439;
    div r1439 1i32 into r1440;
    add r1438 r1440 into r1441;
    mul r2[22u32] 34i32 into r1442;
    div r1442 1i32 into r1443;
    add r1441 r1443 into r1444;
    mul r2[23u32] 15i32 into r1445;
    div r1445 1i32 into r1446;
    add r1444 r1446 into r1447;
    mul r2[24u32] 8i32 into r1448;
    div r1448 1i32 into r1449;
    add r1447 r1449 into r1450;
    mul r2[25u32] 5i32 into r1451;
    div r1451 1i32 into r1452;
    add r1450 r1452 into r1453;
    mul r2[26u32] 17i32 into r1454;
    div r1454 1i32 into r1455;
    add r1453 r1455 into r1456;
    mul r2[27u32] 58i32 into r1457;
    div r1457 1i32 into r1458;
    add r1456 r1458 into r1459;
    mul r2[28u32] 23i32 into r1460;
    div r1460 1i32 into r1461;
    add r1459 r1461 into r1462;
    mul r2[29u32] 1i32 into r1463;
    div r1463 1i32 into r1464;
    add r1462 r1464 into r1465;
    mul r2[30u32] 2i32 into r1466;
    div r1466 1i32 into r1467;
    add r1465 r1467 into r1468;
    mul r2[31u32] -22i32 into r1469;
    div r1469 1i32 into r1470;
    add r1468 r1470 into r1471;
    mul r3[0u32] -51i32 into r1472;
    div r1472 1i32 into r1473;
    add r1471 r1473 into r1474;
    mul r3[1u32] 1i32 into r1475;
    div r1475 1i32 into r1476;
    add r1474 r1476 into r1477;
    mul r3[2u32] 23i32 into r1478;
    div r1478 1i32 into r1479;
    add r1477 r1479 into r1480;
    mul r3[3u32] -11i32 into r1481;
    div r1481 1i32 into r1482;
    add r1480 r1482 into r1483;
    mul r3[4u32] 9i32 into r1484;
    div r1484 1i32 into r1485;
    add r1483 r1485 into r1486;
    mul r3[5u32] -9i32 into r1487;
    div r1487 1i32 into r1488;
    add r1486 r1488 into r1489;
    mul r3[6u32] 1i32 into r1490;
    div r1490 1i32 into r1491;
    add r1489 r1491 into r1492;
    mul r3[7u32] -9i32 into r1493;
    div r1493 1i32 into r1494;
    add r1492 r1494 into r1495;
    mul r3[8u32] 28i32 into r1496;
    div r1496 1i32 into r1497;
    add r1495 r1497 into r1498;
    mul r3[9u32] 48i32 into r1499;
    div r1499 1i32 into r1500;
    add r1498 r1500 into r1501;
    mul r3[10u32] 12i32 into r1502;
    div r1502 1i32 into r1503;
    add r1501 r1503 into r1504;
    mul r3[11u32] -6i32 into r1505;
    div r1505 1i32 into r1506;
    add r1504 r1506 into r1507;
    mul r3[12u32] -7i32 into r1508;
    div r1508 1i32 into r1509;
    add r1507 r1509 into r1510;
    mul r3[13u32] -27i32 into r1511;
    div r1511 1i32 into r1512;
    add r1510 r1512 into r1513;
    mul r3[14u32] -50i32 into r1514;
    div r1514 1i32 into r1515;
    add r1513 r1515 into r1516;
    mul r3[15u32] 0i32 into r1517;
    div r1517 1i32 into r1518;
    add r1516 r1518 into r1519;
    mul r3[16u32] -25i32 into r1520;
    div r1520 1i32 into r1521;
    add r1519 r1521 into r1522;
    mul r3[17u32] -5i32 into r1523;
    div r1523 1i32 into r1524;
    add r1522 r1524 into r1525;
    mul r3[18u32] -14i32 into r1526;
    div r1526 1i32 into r1527;
    add r1525 r1527 into r1528;
    mul r3[19u32] -27i32 into r1529;
    div r1529 1i32 into r1530;
    add r1528 r1530 into r1531;
    mul r3[20u32] -28i32 into r1532;
    div r1532 1i32 into r1533;
    add r1531 r1533 into r1534;
    mul r3[21u32] -3i32 into r1535;
    div r1535 1i32 into r1536;
    add r1534 r1536 into r1537;
    mul r3[22u32] 28i32 into r1538;
    div r1538 1i32 into r1539;
    add r1537 r1539 into r1540;
    mul r3[23u32] 12i32 into r1541;
    div r1541 1i32 into r1542;
    add r1540 r1542 into r1543;
    mul r3[24u32] -14i32 into r1544;
    div r1544 1i32 into r1545;
    add r1543 r1545 into r1546;
    mul r3[25u32] -16i32 into r1547;
    div r1547 1i32 into r1548;
    add r1546 r1548 into r1549;
    mul r3[26u32] -19i32 into r1550;
    div r1550 1i32 into r1551;
    add r1549 r1551 into r1552;
    mul r3[27u32] -14i32 into r1553;
    div r1553 1i32 into r1554;
    add r1552 r1554 into r1555;
    mul r3[28u32] -53i32 into r1556;
    div r1556 1i32 into r1557;
    add r1555 r1557 into r1558;
    mul r3[29u32] -8i32 into r1559;
    div r1559 1i32 into r1560;
    add r1558 r1560 into r1561;
    mul r3[30u32] 15i32 into r1562;
    div r1562 1i32 into r1563;
    add r1561 r1563 into r1564;
    mul r3[31u32] 13i32 into r1565;
    div r1565 1i32 into r1566;
    add r1564 r1566 into r1567;
    mul r4[0u32] -6i32 into r1568;
    div r1568 1i32 into r1569;
    add r1567 r1569 into r1570;
    mul r4[1u32] -12i32 into r1571;
    div r1571 1i32 into r1572;
    add r1570 r1572 into r1573;
    mul r4[2u32] -19i32 into r1574;
    div r1574 1i32 into r1575;
    add r1573 r1575 into r1576;
    mul r4[3u32] -22i32 into r1577;
    div r1577 1i32 into r1578;
    add r1576 r1578 into r1579;
    mul r4[4u32] -14i32 into r1580;
    div r1580 1i32 into r1581;
    add r1579 r1581 into r1582;
    mul r4[5u32] 10i32 into r1583;
    div r1583 1i32 into r1584;
    add r1582 r1584 into r1585;
    mul r4[6u32] 2i32 into r1586;
    div r1586 1i32 into r1587;
    add r1585 r1587 into r1588;
    mul r4[7u32] 11i32 into r1589;
    div r1589 1i32 into r1590;
    add r1588 r1590 into r1591;
    mul r4[8u32] -2i32 into r1592;
    div r1592 1i32 into r1593;
    add r1591 r1593 into r1594;
    mul r4[9u32] -7i32 into r1595;
    div r1595 1i32 into r1596;
    add r1594 r1596 into r1597;
    mul r4[10u32] 0i32 into r1598;
    div r1598 1i32 into r1599;
    add r1597 r1599 into r1600;
    mul r4[11u32] 8i32 into r1601;
    div r1601 1i32 into r1602;
    add r1600 r1602 into r1603;
    mul r4[12u32] 34i32 into r1604;
    div r1604 1i32 into r1605;
    add r1603 r1605 into r1606;
    mul r4[13u32] -11i32 into r1607;
    div r1607 1i32 into r1608;
    add r1606 r1608 into r1609;
    mul r4[14u32] -14i32 into r1610;
    div r1610 1i32 into r1611;
    add r1609 r1611 into r1612;
    mul r4[15u32] -11i32 into r1613;
    div r1613 1i32 into r1614;
    add r1612 r1614 into r1615;
    mul r4[16u32] -1i32 into r1616;
    div r1616 1i32 into r1617;
    add r1615 r1617 into r1618;
    mul r4[17u32] -23i32 into r1619;
    div r1619 1i32 into r1620;
    add r1618 r1620 into r1621;
    mul r4[18u32] -12i32 into r1622;
    div r1622 1i32 into r1623;
    add r1621 r1623 into r1624;
    mul r4[19u32] 13i32 into r1625;
    div r1625 1i32 into r1626;
    add r1624 r1626 into r1627;
    mul r4[20u32] 9i32 into r1628;
    div r1628 1i32 into r1629;
    add r1627 r1629 into r1630;
    mul r4[21u32] 14i32 into r1631;
    div r1631 1i32 into r1632;
    add r1630 r1632 into r1633;
    mul r4[22u32] 13i32 into r1634;
    div r1634 1i32 into r1635;
    add r1633 r1635 into r1636;
    mul r4[23u32] 4i32 into r1637;
    div r1637 1i32 into r1638;
    add r1636 r1638 into r1639;
    mul r4[24u32] 11i32 into r1640;
    div r1640 1i32 into r1641;
    add r1639 r1641 into r1642;
    mul r4[25u32] -7i32 into r1643;
    div r1643 1i32 into r1644;
    add r1642 r1644 into r1645;
    mul r4[26u32] 17i32 into r1646;
    div r1646 1i32 into r1647;
    add r1645 r1647 into r1648;
    mul r4[27u32] 11i32 into r1649;
    div r1649 1i32 into r1650;
    add r1648 r1650 into r1651;
    mul r4[28u32] 26i32 into r1652;
    div r1652 1i32 into r1653;
    add r1651 r1653 into r1654;
    mul r4[29u32] 6i32 into r1655;
    div r1655 1i32 into r1656;
    add r1654 r1656 into r1657;
    mul r4[30u32] 4i32 into r1658;
    div r1658 1i32 into r1659;
    add r1657 r1659 into r1660;
    mul r4[31u32] -4i32 into r1661;
    div r1661 1i32 into r1662;
    add r1660 r1662 into r1663;
    mul r5[0u32] 1i32 into r1664;
    div r1664 1i32 into r1665;
    add r1663 r1665 into r1666;
    mul r5[1u32] 6i32 into r1667;
    div r1667 1i32 into r1668;
    add r1666 r1668 into r1669;
    mul r5[2u32] 12i32 into r1670;
    div r1670 1i32 into r1671;
    add r1669 r1671 into r1672;
    mul r5[3u32] 11i32 into r1673;
    div r1673 1i32 into r1674;
    add r1672 r1674 into r1675;
    mul r5[4u32] 18i32 into r1676;
    div r1676 1i32 into r1677;
    add r1675 r1677 into r1678;
    mul r5[5u32] 24i32 into r1679;
    div r1679 1i32 into r1680;
    add r1678 r1680 into r1681;
    mul r5[6u32] -3i32 into r1682;
    div r1682 1i32 into r1683;
    add r1681 r1683 into r1684;
    mul r5[7u32] 7i32 into r1685;
    div r1685 1i32 into r1686;
    add r1684 r1686 into r1687;
    mul r5[8u32] -7i32 into r1688;
    div r1688 1i32 into r1689;
    add r1687 r1689 into r1690;
    mul r5[9u32] 66i32 into r1691;
    div r1691 1i32 into r1692;
    add r1690 r1692 into r1693;
    mul r5[10u32] 38i32 into r1694;
    div r1694 1i32 into r1695;
    add r1693 r1695 into r1696;
    mul r5[11u32] 19i32 into r1697;
    div r1697 1i32 into r1698;
    add r1696 r1698 into r1699;
    mul r5[12u32] 52i32 into r1700;
    div r1700 1i32 into r1701;
    add r1699 r1701 into r1702;
    mul r5[13u32] 57i32 into r1703;
    div r1703 1i32 into r1704;
    add r1702 r1704 into r1705;
    mul r5[14u32] 42i32 into r1706;
    div r1706 1i32 into r1707;
    add r1705 r1707 into r1708;
    mul r5[15u32] 34i32 into r1709;
    div r1709 1i32 into r1710;
    add r1708 r1710 into r1711;
    mul r5[16u32] 31i32 into r1712;
    div r1712 1i32 into r1713;
    add r1711 r1713 into r1714;
    mul r5[17u32] 25i32 into r1715;
    div r1715 1i32 into r1716;
    add r1714 r1716 into r1717;
    mul r5[18u32] 50i32 into r1718;
    div r1718 1i32 into r1719;
    add r1717 r1719 into r1720;
    mul r5[19u32] 46i32 into r1721;
    div r1721 1i32 into r1722;
    add r1720 r1722 into r1723;
    mul r5[20u32] -11i32 into r1724;
    div r1724 1i32 into r1725;
    add r1723 r1725 into r1726;
    mul r5[21u32] 6i32 into r1727;
    div r1727 1i32 into r1728;
    add r1726 r1728 into r1729;
    mul r5[22u32] -1i32 into r1730;
    div r1730 1i32 into r1731;
    add r1729 r1731 into r1732;
    mul r5[23u32] -5i32 into r1733;
    div r1733 1i32 into r1734;
    add r1732 r1734 into r1735;
    mul r5[24u32] -3i32 into r1736;
    div r1736 1i32 into r1737;
    add r1735 r1737 into r1738;
    mul r5[25u32] -1i32 into r1739;
    div r1739 1i32 into r1740;
    add r1738 r1740 into r1741;
    mul r5[26u32] 0i32 into r1742;
    div r1742 1i32 into r1743;
    add r1741 r1743 into r1744;
    mul r5[27u32] 7i32 into r1745;
    div r1745 1i32 into r1746;
    add r1744 r1746 into r1747;
    mul r5[28u32] 6i32 into r1748;
    div r1748 1i32 into r1749;
    add r1747 r1749 into r1750;
    mul r5[29u32] -7i32 into r1751;
    div r1751 1i32 into r1752;
    add r1750 r1752 into r1753;
    mul r5[30u32] 0i32 into r1754;
    div r1754 1i32 into r1755;
    add r1753 r1755 into r1756;
    mul r5[31u32] 0i32 into r1757;
    div r1757 1i32 into r1758;
    add r1756 r1758 into r1759;
    mul r6[0u32] 0i32 into r1760;
    div r1760 1i32 into r1761;
    add r1759 r1761 into r1762;
    mul r6[1u32] -5i32 into r1763;
    div r1763 1i32 into r1764;
    add r1762 r1764 into r1765;
    mul r6[2u32] -6i32 into r1766;
    div r1766 1i32 into r1767;
    add r1765 r1767 into r1768;
    mul r6[3u32] 7i32 into r1769;
    div r1769 1i32 into r1770;
    add r1768 r1770 into r1771;
    add r1771 10648i32 into r1772;
    call rectified_linear_activation r1772 into r1773;
    mul r0[0u32] 7i32 into r1774;
    div r1774 1i32 into r1775;
    mul r0[1u32] 4i32 into r1776;
    div r1776 1i32 into r1777;
    add r1775 r1777 into r1778;
    mul r0[2u32] -4i32 into r1779;
    div r1779 1i32 into r1780;
    add r1778 r1780 into r1781;
    mul r0[3u32] -1i32 into r1782;
    div r1782 1i32 into r1783;
    add r1781 r1783 into r1784;
    mul r0[4u32] 4i32 into r1785;
    div r1785 1i32 into r1786;
    add r1784 r1786 into r1787;
    mul r0[5u32] 7i32 into r1788;
    div r1788 1i32 into r1789;
    add r1787 r1789 into r1790;
    mul r0[6u32] -5i32 into r1791;
    div r1791 1i32 into r1792;
    add r1790 r1792 into r1793;
    mul r0[7u32] 8i32 into r1794;
    div r1794 1i32 into r1795;
    add r1793 r1795 into r1796;
    mul r0[8u32] 8i32 into r1797;
    div r1797 1i32 into r1798;
    add r1796 r1798 into r1799;
    mul r0[9u32] -3i32 into r1800;
    div r1800 1i32 into r1801;
    add r1799 r1801 into r1802;
    mul r0[10u32] 5i32 into r1803;
    div r1803 1i32 into r1804;
    add r1802 r1804 into r1805;
    mul r0[11u32] -8i32 into r1806;
    div r1806 1i32 into r1807;
    add r1805 r1807 into r1808;
    mul r0[12u32] -8i32 into r1809;
    div r1809 1i32 into r1810;
    add r1808 r1810 into r1811;
    mul r0[13u32] 3i32 into r1812;
    div r1812 1i32 into r1813;
    add r1811 r1813 into r1814;
    mul r0[14u32] -3i32 into r1815;
    div r1815 1i32 into r1816;
    add r1814 r1816 into r1817;
    mul r0[15u32] 33i32 into r1818;
    div r1818 1i32 into r1819;
    add r1817 r1819 into r1820;
    mul r0[16u32] 32i32 into r1821;
    div r1821 1i32 into r1822;
    add r1820 r1822 into r1823;
    mul r0[17u32] 14i32 into r1824;
    div r1824 1i32 into r1825;
    add r1823 r1825 into r1826;
    mul r0[18u32] 8i32 into r1827;
    div r1827 1i32 into r1828;
    add r1826 r1828 into r1829;
    mul r0[19u32] 22i32 into r1830;
    div r1830 1i32 into r1831;
    add r1829 r1831 into r1832;
    mul r0[20u32] 8i32 into r1833;
    div r1833 1i32 into r1834;
    add r1832 r1834 into r1835;
    mul r0[21u32] -11i32 into r1836;
    div r1836 1i32 into r1837;
    add r1835 r1837 into r1838;
    mul r0[22u32] 14i32 into r1839;
    div r1839 1i32 into r1840;
    add r1838 r1840 into r1841;
    mul r0[23u32] 7i32 into r1842;
    div r1842 1i32 into r1843;
    add r1841 r1843 into r1844;
    mul r0[24u32] 8i32 into r1845;
    div r1845 1i32 into r1846;
    add r1844 r1846 into r1847;
    mul r0[25u32] -2i32 into r1848;
    div r1848 1i32 into r1849;
    add r1847 r1849 into r1850;
    mul r0[26u32] 12i32 into r1851;
    div r1851 1i32 into r1852;
    add r1850 r1852 into r1853;
    mul r0[27u32] -6i32 into r1854;
    div r1854 1i32 into r1855;
    add r1853 r1855 into r1856;
    mul r0[28u32] -3i32 into r1857;
    div r1857 1i32 into r1858;
    add r1856 r1858 into r1859;
    mul r0[29u32] 59i32 into r1860;
    div r1860 1i32 into r1861;
    add r1859 r1861 into r1862;
    mul r0[30u32] 25i32 into r1863;
    div r1863 1i32 into r1864;
    add r1862 r1864 into r1865;
    mul r0[31u32] 24i32 into r1866;
    div r1866 1i32 into r1867;
    add r1865 r1867 into r1868;
    mul r1[0u32] 15i32 into r1869;
    div r1869 1i32 into r1870;
    add r1868 r1870 into r1871;
    mul r1[1u32] 35i32 into r1872;
    div r1872 1i32 into r1873;
    add r1871 r1873 into r1874;
    mul r1[2u32] 32i32 into r1875;
    div r1875 1i32 into r1876;
    add r1874 r1876 into r1877;
    mul r1[3u32] 27i32 into r1878;
    div r1878 1i32 into r1879;
    add r1877 r1879 into r1880;
    mul r1[4u32] 15i32 into r1881;
    div r1881 1i32 into r1882;
    add r1880 r1882 into r1883;
    mul r1[5u32] 6i32 into r1884;
    div r1884 1i32 into r1885;
    add r1883 r1885 into r1886;
    mul r1[6u32] -12i32 into r1887;
    div r1887 1i32 into r1888;
    add r1886 r1888 into r1889;
    mul r1[7u32] -44i32 into r1890;
    div r1890 1i32 into r1891;
    add r1889 r1891 into r1892;
    mul r1[8u32] 3i32 into r1893;
    div r1893 1i32 into r1894;
    add r1892 r1894 into r1895;
    mul r1[9u32] 1i32 into r1896;
    div r1896 1i32 into r1897;
    add r1895 r1897 into r1898;
    mul r1[10u32] 5i32 into r1899;
    div r1899 1i32 into r1900;
    add r1898 r1900 into r1901;
    mul r1[11u32] 26i32 into r1902;
    div r1902 1i32 into r1903;
    add r1901 r1903 into r1904;
    mul r1[12u32] -16i32 into r1905;
    div r1905 1i32 into r1906;
    add r1904 r1906 into r1907;
    mul r1[13u32] -11i32 into r1908;
    div r1908 1i32 into r1909;
    add r1907 r1909 into r1910;
    mul r1[14u32] -4i32 into r1911;
    div r1911 1i32 into r1912;
    add r1910 r1912 into r1913;
    mul r1[15u32] 15i32 into r1914;
    div r1914 1i32 into r1915;
    add r1913 r1915 into r1916;
    mul r1[16u32] 33i32 into r1917;
    div r1917 1i32 into r1918;
    add r1916 r1918 into r1919;
    mul r1[17u32] 38i32 into r1920;
    div r1920 1i32 into r1921;
    add r1919 r1921 into r1922;
    mul r1[18u32] 35i32 into r1923;
    div r1923 1i32 into r1924;
    add r1922 r1924 into r1925;
    mul r1[19u32] 19i32 into r1926;
    div r1926 1i32 into r1927;
    add r1925 r1927 into r1928;
    mul r1[20u32] 11i32 into r1929;
    div r1929 1i32 into r1930;
    add r1928 r1930 into r1931;
    mul r1[21u32] -13i32 into r1932;
    div r1932 1i32 into r1933;
    add r1931 r1933 into r1934;
    mul r1[22u32] 11i32 into r1935;
    div r1935 1i32 into r1936;
    add r1934 r1936 into r1937;
    mul r1[23u32] 7i32 into r1938;
    div r1938 1i32 into r1939;
    add r1937 r1939 into r1940;
    mul r1[24u32] -12i32 into r1941;
    div r1941 1i32 into r1942;
    add r1940 r1942 into r1943;
    mul r1[25u32] -8i32 into r1944;
    div r1944 1i32 into r1945;
    add r1943 r1945 into r1946;
    mul r1[26u32] -1i32 into r1947;
    div r1947 1i32 into r1948;
    add r1946 r1948 into r1949;
    mul r1[27u32] -4i32 into r1950;
    div r1950 1i32 into r1951;
    add r1949 r1951 into r1952;
    mul r1[28u32] 7i32 into r1953;
    div r1953 1i32 into r1954;
    add r1952 r1954 into r1955;
    mul r1[29u32] 12i32 into r1956;
    div r1956 1i32 into r1957;
    add r1955 r1957 into r1958;
    mul r1[30u32] 29i32 into r1959;
    div r1959 1i32 into r1960;
    add r1958 r1960 into r1961;
    mul r1[31u32] 35i32 into r1962;
    div r1962 1i32 into r1963;
    add r1961 r1963 into r1964;
    mul r2[0u32] 28i32 into r1965;
    div r1965 1i32 into r1966;
    add r1964 r1966 into r1967;
    mul r2[1u32] 18i32 into r1968;
    div r1968 1i32 into r1969;
    add r1967 r1969 into r1970;
    mul r2[2u32] 11i32 into r1971;
    div r1971 1i32 into r1972;
    add r1970 r1972 into r1973;
    mul r2[3u32] 11i32 into r1974;
    div r1974 1i32 into r1975;
    add r1973 r1975 into r1976;
    mul r2[4u32] 37i32 into r1977;
    div r1977 1i32 into r1978;
    add r1976 r1978 into r1979;
    mul r2[5u32] -7i32 into r1980;
    div r1980 1i32 into r1981;
    add r1979 r1981 into r1982;
    mul r2[6u32] -27i32 into r1983;
    div r1983 1i32 into r1984;
    add r1982 r1984 into r1985;
    mul r2[7u32] 29i32 into r1986;
    div r1986 1i32 into r1987;
    add r1985 r1987 into r1988;
    mul r2[8u32] 3i32 into r1989;
    div r1989 1i32 into r1990;
    add r1988 r1990 into r1991;
    mul r2[9u32] 8i32 into r1992;
    div r1992 1i32 into r1993;
    add r1991 r1993 into r1994;
    mul r2[10u32] -1i32 into r1995;
    div r1995 1i32 into r1996;
    add r1994 r1996 into r1997;
    mul r2[11u32] -5i32 into r1998;
    div r1998 1i32 into r1999;
    add r1997 r1999 into r2000;
    mul r2[12u32] 9i32 into r2001;
    div r2001 1i32 into r2002;
    add r2000 r2002 into r2003;
    mul r2[13u32] 11i32 into r2004;
    div r2004 1i32 into r2005;
    add r2003 r2005 into r2006;
    mul r2[14u32] -16i32 into r2007;
    div r2007 1i32 into r2008;
    add r2006 r2008 into r2009;
    mul r2[15u32] 15i32 into r2010;
    div r2010 1i32 into r2011;
    add r2009 r2011 into r2012;
    mul r2[16u32] 20i32 into r2013;
    div r2013 1i32 into r2014;
    add r2012 r2014 into r2015;
    mul r2[17u32] 55i32 into r2016;
    div r2016 1i32 into r2017;
    add r2015 r2017 into r2018;
    mul r2[18u32] 58i32 into r2019;
    div r2019 1i32 into r2020;
    add r2018 r2020 into r2021;
    mul r2[19u32] -2i32 into r2022;
    div r2022 1i32 into r2023;
    add r2021 r2023 into r2024;
    mul r2[20u32] -23i32 into r2025;
    div r2025 1i32 into r2026;
    add r2024 r2026 into r2027;
    mul r2[21u32] -1i32 into r2028;
    div r2028 1i32 into r2029;
    add r2027 r2029 into r2030;
    mul r2[22u32] -5i32 into r2031;
    div r2031 1i32 into r2032;
    add r2030 r2032 into r2033;
    mul r2[23u32] -8i32 into r2034;
    div r2034 1i32 into r2035;
    add r2033 r2035 into r2036;
    mul r2[24u32] -3i32 into r2037;
    div r2037 1i32 into r2038;
    add r2036 r2038 into r2039;
    mul r2[25u32] -18i32 into r2040;
    div r2040 1i32 into r2041;
    add r2039 r2041 into r2042;
    mul r2[26u32] 14i32 into r2043;
    div r2043 1i32 into r2044;
    add r2042 r2044 into r2045;
    mul r2[27u32] 2i32 into r2046;
    div r2046 1i32 into r2047;
    add r2045 r2047 into r2048;
    mul r2[28u32] -11i32 into r2049;
    div r2049 1i32 into r2050;
    add r2048 r2050 into r2051;
    mul r2[29u32] -1i32 into r2052;
    div r2052 1i32 into r2053;
    add r2051 r2053 into r2054;
    mul r2[30u32] -6i32 into r2055;
    div r2055 1i32 into r2056;
    add r2054 r2056 into r2057;
    mul r2[31u32] 16i32 into r2058;
    div r2058 1i32 into r2059;
    add r2057 r2059 into r2060;
    mul r3[0u32] 26i32 into r2061;
    div r2061 1i32 into r2062;
    add r2060 r2062 into r2063;
    mul r3[1u32] 3i32 into r2064;
    div r2064 1i32 into r2065;
    add r2063 r2065 into r2066;
    mul r3[2u32] -25i32 into r2067;
    div r2067 1i32 into r2068;
    add r2066 r2068 into r2069;
    mul r3[3u32] -22i32 into r2070;
    div r2070 1i32 into r2071;
    add r2069 r2071 into r2072;
    mul r3[4u32] -6i32 into r2073;
    div r2073 1i32 into r2074;
    add r2072 r2074 into r2075;
    mul r3[5u32] -13i32 into r2076;
    div r2076 1i32 into r2077;
    add r2075 r2077 into r2078;
    mul r3[6u32] -16i32 into r2079;
    div r2079 1i32 into r2080;
    add r2078 r2080 into r2081;
    mul r3[7u32] -15i32 into r2082;
    div r2082 1i32 into r2083;
    add r2081 r2083 into r2084;
    mul r3[8u32] 25i32 into r2085;
    div r2085 1i32 into r2086;
    add r2084 r2086 into r2087;
    mul r3[9u32] -11i32 into r2088;
    div r2088 1i32 into r2089;
    add r2087 r2089 into r2090;
    mul r3[10u32] -23i32 into r2091;
    div r2091 1i32 into r2092;
    add r2090 r2092 into r2093;
    mul r3[11u32] -15i32 into r2094;
    div r2094 1i32 into r2095;
    add r2093 r2095 into r2096;
    mul r3[12u32] -11i32 into r2097;
    div r2097 1i32 into r2098;
    add r2096 r2098 into r2099;
    mul r3[13u32] -23i32 into r2100;
    div r2100 1i32 into r2101;
    add r2099 r2101 into r2102;
    mul r3[14u32] -33i32 into r2103;
    div r2103 1i32 into r2104;
    add r2102 r2104 into r2105;
    mul r3[15u32] -2i32 into r2106;
    div r2106 1i32 into r2107;
    add r2105 r2107 into r2108;
    mul r3[16u32] -19i32 into r2109;
    div r2109 1i32 into r2110;
    add r2108 r2110 into r2111;
    mul r3[17u32] 9i32 into r2112;
    div r2112 1i32 into r2113;
    add r2111 r2113 into r2114;
    mul r3[18u32] 6i32 into r2115;
    div r2115 1i32 into r2116;
    add r2114 r2116 into r2117;
    mul r3[19u32] -15i32 into r2118;
    div r2118 1i32 into r2119;
    add r2117 r2119 into r2120;
    mul r3[20u32] -12i32 into r2121;
    div r2121 1i32 into r2122;
    add r2120 r2122 into r2123;
    mul r3[21u32] 22i32 into r2124;
    div r2124 1i32 into r2125;
    add r2123 r2125 into r2126;
    mul r3[22u32] -3i32 into r2127;
    div r2127 1i32 into r2128;
    add r2126 r2128 into r2129;
    mul r3[23u32] -47i32 into r2130;
    div r2130 1i32 into r2131;
    add r2129 r2131 into r2132;
    mul r3[24u32] -20i32 into r2133;
    div r2133 1i32 into r2134;
    add r2132 r2134 into r2135;
    mul r3[25u32] -9i32 into r2136;
    div r2136 1i32 into r2137;
    add r2135 r2137 into r2138;
    mul r3[26u32] -18i32 into r2139;
    div r2139 1i32 into r2140;
    add r2138 r2140 into r2141;
    mul r3[27u32] 0i32 into r2142;
    div r2142 1i32 into r2143;
    add r2141 r2143 into r2144;
    mul r3[28u32] -33i32 into r2145;
    div r2145 1i32 into r2146;
    add r2144 r2146 into r2147;
    mul r3[29u32] 5i32 into r2148;
    div r2148 1i32 into r2149;
    add r2147 r2149 into r2150;
    mul r3[30u32] 7i32 into r2151;
    div r2151 1i32 into r2152;
    add r2150 r2152 into r2153;
    mul r3[31u32] -7i32 into r2154;
    div r2154 1i32 into r2155;
    add r2153 r2155 into r2156;
    mul r4[0u32] -2i32 into r2157;
    div r2157 1i32 into r2158;
    add r2156 r2158 into r2159;
    mul r4[1u32] 22i32 into r2160;
    div r2160 1i32 into r2161;
    add r2159 r2161 into r2162;
    mul r4[2u32] 20i32 into r2163;
    div r2163 1i32 into r2164;
    add r2162 r2164 into r2165;
    mul r4[3u32] 15i32 into r2166;
    div r2166 1i32 into r2167;
    add r2165 r2167 into r2168;
    mul r4[4u32] -22i32 into r2169;
    div r2169 1i32 into r2170;
    add r2168 r2170 into r2171;
    mul r4[5u32] -15i32 into r2172;
    div r2172 1i32 into r2173;
    add r2171 r2173 into r2174;
    mul r4[6u32] 4i32 into r2175;
    div r2175 1i32 into r2176;
    add r2174 r2176 into r2177;
    mul r4[7u32] 12i32 into r2178;
    div r2178 1i32 into r2179;
    add r2177 r2179 into r2180;
    mul r4[8u32] 17i32 into r2181;
    div r2181 1i32 into r2182;
    add r2180 r2182 into r2183;
    mul r4[9u32] 29i32 into r2184;
    div r2184 1i32 into r2185;
    add r2183 r2185 into r2186;
    mul r4[10u32] -10i32 into r2187;
    div r2187 1i32 into r2188;
    add r2186 r2188 into r2189;
    mul r4[11u32] 8i32 into r2190;
    div r2190 1i32 into r2191;
    add r2189 r2191 into r2192;
    mul r4[12u32] -15i32 into r2193;
    div r2193 1i32 into r2194;
    add r2192 r2194 into r2195;
    mul r4[13u32] 17i32 into r2196;
    div r2196 1i32 into r2197;
    add r2195 r2197 into r2198;
    mul r4[14u32] 23i32 into r2199;
    div r2199 1i32 into r2200;
    add r2198 r2200 into r2201;
    mul r4[15u32] 36i32 into r2202;
    div r2202 1i32 into r2203;
    add r2201 r2203 into r2204;
    mul r4[16u32] 22i32 into r2205;
    div r2205 1i32 into r2206;
    add r2204 r2206 into r2207;
    mul r4[17u32] 9i32 into r2208;
    div r2208 1i32 into r2209;
    add r2207 r2209 into r2210;
    mul r4[18u32] 17i32 into r2211;
    div r2211 1i32 into r2212;
    add r2210 r2212 into r2213;
    mul r4[19u32] 17i32 into r2214;
    div r2214 1i32 into r2215;
    add r2213 r2215 into r2216;
    mul r4[20u32] 11i32 into r2217;
    div r2217 1i32 into r2218;
    add r2216 r2218 into r2219;
    mul r4[21u32] 14i32 into r2220;
    div r2220 1i32 into r2221;
    add r2219 r2221 into r2222;
    mul r4[22u32] 14i32 into r2223;
    div r2223 1i32 into r2224;
    add r2222 r2224 into r2225;
    mul r4[23u32] 16i32 into r2226;
    div r2226 1i32 into r2227;
    add r2225 r2227 into r2228;
    mul r4[24u32] -40i32 into r2229;
    div r2229 1i32 into r2230;
    add r2228 r2230 into r2231;
    mul r4[25u32] 0i32 into r2232;
    div r2232 1i32 into r2233;
    add r2231 r2233 into r2234;
    mul r4[26u32] -1i32 into r2235;
    div r2235 1i32 into r2236;
    add r2234 r2236 into r2237;
    mul r4[27u32] 50i32 into r2238;
    div r2238 1i32 into r2239;
    add r2237 r2239 into r2240;
    mul r4[28u32] 27i32 into r2241;
    div r2241 1i32 into r2242;
    add r2240 r2242 into r2243;
    mul r4[29u32] 20i32 into r2244;
    div r2244 1i32 into r2245;
    add r2243 r2245 into r2246;
    mul r4[30u32] 15i32 into r2247;
    div r2247 1i32 into r2248;
    add r2246 r2248 into r2249;
    mul r4[31u32] 27i32 into r2250;
    div r2250 1i32 into r2251;
    add r2249 r2251 into r2252;
    mul r5[0u32] 35i32 into r2253;
    div r2253 1i32 into r2254;
    add r2252 r2254 into r2255;
    mul r5[1u32] 30i32 into r2256;
    div r2256 1i32 into r2257;
    add r2255 r2257 into r2258;
    mul r5[2u32] 22i32 into r2259;
    div r2259 1i32 into r2260;
    add r2258 r2260 into r2261;
    mul r5[3u32] 4i32 into r2262;
    div r2262 1i32 into r2263;
    add r2261 r2263 into r2264;
    mul r5[4u32] -2i32 into r2265;
    div r2265 1i32 into r2266;
    add r2264 r2266 into r2267;
    mul r5[5u32] 18i32 into r2268;
    div r2268 1i32 into r2269;
    add r2267 r2269 into r2270;
    mul r5[6u32] -1i32 into r2271;
    div r2271 1i32 into r2272;
    add r2270 r2272 into r2273;
    mul r5[7u32] 5i32 into r2274;
    div r2274 1i32 into r2275;
    add r2273 r2275 into r2276;
    mul r5[8u32] 7i32 into r2277;
    div r2277 1i32 into r2278;
    add r2276 r2278 into r2279;
    mul r5[9u32] -11i32 into r2280;
    div r2280 1i32 into r2281;
    add r2279 r2281 into r2282;
    mul r5[10u32] 2i32 into r2283;
    div r2283 1i32 into r2284;
    add r2282 r2284 into r2285;
    mul r5[11u32] 15i32 into r2286;
    div r2286 1i32 into r2287;
    add r2285 r2287 into r2288;
    mul r5[12u32] 15i32 into r2289;
    div r2289 1i32 into r2290;
    add r2288 r2290 into r2291;
    mul r5[13u32] 13i32 into r2292;
    div r2292 1i32 into r2293;
    add r2291 r2293 into r2294;
    mul r5[14u32] 24i32 into r2295;
    div r2295 1i32 into r2296;
    add r2294 r2296 into r2297;
    mul r5[15u32] 13i32 into r2298;
    div r2298 1i32 into r2299;
    add r2297 r2299 into r2300;
    mul r5[16u32] 13i32 into r2301;
    div r2301 1i32 into r2302;
    add r2300 r2302 into r2303;
    mul r5[17u32] 10i32 into r2304;
    div r2304 1i32 into r2305;
    add r2303 r2305 into r2306;
    mul r5[18u32] -2i32 into r2307;
    div r2307 1i32 into r2308;
    add r2306 r2308 into r2309;
    mul r5[19u32] -14i32 into r2310;
    div r2310 1i32 into r2311;
    add r2309 r2311 into r2312;
    mul r5[20u32] 14i32 into r2313;
    div r2313 1i32 into r2314;
    add r2312 r2314 into r2315;
    mul r5[21u32] 7i32 into r2316;
    div r2316 1i32 into r2317;
    add r2315 r2317 into r2318;
    mul r5[22u32] 1i32 into r2319;
    div r2319 1i32 into r2320;
    add r2318 r2320 into r2321;
    mul r5[23u32] 4i32 into r2322;
    div r2322 1i32 into r2323;
    add r2321 r2323 into r2324;
    mul r5[24u32] 4i32 into r2325;
    div r2325 1i32 into r2326;
    add r2324 r2326 into r2327;
    mul r5[25u32] 3i32 into r2328;
    div r2328 1i32 into r2329;
    add r2327 r2329 into r2330;
    mul r5[26u32] 0i32 into r2331;
    div r2331 1i32 into r2332;
    add r2330 r2332 into r2333;
    mul r5[27u32] -1i32 into r2334;
    div r2334 1i32 into r2335;
    add r2333 r2335 into r2336;
    mul r5[28u32] 5i32 into r2337;
    div r2337 1i32 into r2338;
    add r2336 r2338 into r2339;
    mul r5[29u32] -2i32 into r2340;
    div r2340 1i32 into r2341;
    add r2339 r2341 into r2342;
    mul r5[30u32] -1i32 into r2343;
    div r2343 1i32 into r2344;
    add r2342 r2344 into r2345;
    mul r5[31u32] -8i32 into r2346;
    div r2346 1i32 into r2347;
    add r2345 r2347 into r2348;
    mul r6[0u32] 6i32 into r2349;
    div r2349 1i32 into r2350;
    add r2348 r2350 into r2351;
    mul r6[1u32] 8i32 into r2352;
    div r2352 1i32 into r2353;
    add r2351 r2353 into r2354;
    mul r6[2u32] -1i32 into r2355;
    div r2355 1i32 into r2356;
    add r2354 r2356 into r2357;
    mul r6[3u32] -5i32 into r2358;
    div r2358 1i32 into r2359;
    add r2357 r2359 into r2360;
    add r2360 -1308i32 into r2361;
    call rectified_linear_activation r2361 into r2362;
    mul r0[0u32] 1i32 into r2363;
    div r2363 1i32 into r2364;
    mul r0[1u32] -2i32 into r2365;
    div r2365 1i32 into r2366;
    add r2364 r2366 into r2367;
    mul r0[2u32] 5i32 into r2368;
    div r2368 1i32 into r2369;
    add r2367 r2369 into r2370;
    mul r0[3u32] -1i32 into r2371;
    div r2371 1i32 into r2372;
    add r2370 r2372 into r2373;
    mul r0[4u32] -3i32 into r2374;
    div r2374 1i32 into r2375;
    add r2373 r2375 into r2376;
    mul r0[5u32] 4i32 into r2377;
    div r2377 1i32 into r2378;
    add r2376 r2378 into r2379;
    mul r0[6u32] 22i32 into r2380;
    div r2380 1i32 into r2381;
    add r2379 r2381 into r2382;
    mul r0[7u32] 14i32 into r2383;
    div r2383 1i32 into r2384;
    add r2382 r2384 into r2385;
    mul r0[8u32] 3i32 into r2386;
    div r2386 1i32 into r2387;
    add r2385 r2387 into r2388;
    mul r0[9u32] 0i32 into r2389;
    div r2389 1i32 into r2390;
    add r2388 r2390 into r2391;
    mul r0[10u32] 3i32 into r2392;
    div r2392 1i32 into r2393;
    add r2391 r2393 into r2394;
    mul r0[11u32] -6i32 into r2395;
    div r2395 1i32 into r2396;
    add r2394 r2396 into r2397;
    mul r0[12u32] 0i32 into r2398;
    div r2398 1i32 into r2399;
    add r2397 r2399 into r2400;
    mul r0[13u32] 3i32 into r2401;
    div r2401 1i32 into r2402;
    add r2400 r2402 into r2403;
    mul r0[14u32] -6i32 into r2404;
    div r2404 1i32 into r2405;
    add r2403 r2405 into r2406;
    mul r0[15u32] 23i32 into r2407;
    div r2407 1i32 into r2408;
    add r2406 r2408 into r2409;
    mul r0[16u32] 0i32 into r2410;
    div r2410 1i32 into r2411;
    add r2409 r2411 into r2412;
    mul r0[17u32] 40i32 into r2413;
    div r2413 1i32 into r2414;
    add r2412 r2414 into r2415;
    mul r0[18u32] 48i32 into r2416;
    div r2416 1i32 into r2417;
    add r2415 r2417 into r2418;
    mul r0[19u32] 44i32 into r2419;
    div r2419 1i32 into r2420;
    add r2418 r2420 into r2421;
    mul r0[20u32] 44i32 into r2422;
    div r2422 1i32 into r2423;
    add r2421 r2423 into r2424;
    mul r0[21u32] 23i32 into r2425;
    div r2425 1i32 into r2426;
    add r2424 r2426 into r2427;
    mul r0[22u32] -9i32 into r2428;
    div r2428 1i32 into r2429;
    add r2427 r2429 into r2430;
    mul r0[23u32] -1i32 into r2431;
    div r2431 1i32 into r2432;
    add r2430 r2432 into r2433;
    mul r0[24u32] 18i32 into r2434;
    div r2434 1i32 into r2435;
    add r2433 r2435 into r2436;
    mul r0[25u32] 16i32 into r2437;
    div r2437 1i32 into r2438;
    add r2436 r2438 into r2439;
    mul r0[26u32] 12i32 into r2440;
    div r2440 1i32 into r2441;
    add r2439 r2441 into r2442;
    mul r0[27u32] -4i32 into r2443;
    div r2443 1i32 into r2444;
    add r2442 r2444 into r2445;
    mul r0[28u32] -8i32 into r2446;
    div r2446 1i32 into r2447;
    add r2445 r2447 into r2448;
    mul r0[29u32] 8i32 into r2449;
    div r2449 1i32 into r2450;
    add r2448 r2450 into r2451;
    mul r0[30u32] 0i32 into r2452;
    div r2452 1i32 into r2453;
    add r2451 r2453 into r2454;
    mul r0[31u32] -6i32 into r2455;
    div r2455 1i32 into r2456;
    add r2454 r2456 into r2457;
    mul r1[0u32] 6i32 into r2458;
    div r2458 1i32 into r2459;
    add r2457 r2459 into r2460;
    mul r1[1u32] -10i32 into r2461;
    div r2461 1i32 into r2462;
    add r2460 r2462 into r2463;
    mul r1[2u32] 8i32 into r2464;
    div r2464 1i32 into r2465;
    add r2463 r2465 into r2466;
    mul r1[3u32] 8i32 into r2467;
    div r2467 1i32 into r2468;
    add r2466 r2468 into r2469;
    mul r1[4u32] -2i32 into r2470;
    div r2470 1i32 into r2471;
    add r2469 r2471 into r2472;
    mul r1[5u32] -5i32 into r2473;
    div r2473 1i32 into r2474;
    add r2472 r2474 into r2475;
    mul r1[6u32] 7i32 into r2476;
    div r2476 1i32 into r2477;
    add r2475 r2477 into r2478;
    mul r1[7u32] -2i32 into r2479;
    div r2479 1i32 into r2480;
    add r2478 r2480 into r2481;
    mul r1[8u32] -35i32 into r2482;
    div r2482 1i32 into r2483;
    add r2481 r2483 into r2484;
    mul r1[9u32] -5i32 into r2485;
    div r2485 1i32 into r2486;
    add r2484 r2486 into r2487;
    mul r1[10u32] 6i32 into r2488;
    div r2488 1i32 into r2489;
    add r2487 r2489 into r2490;
    mul r1[11u32] -23i32 into r2491;
    div r2491 1i32 into r2492;
    add r2490 r2492 into r2493;
    mul r1[12u32] -21i32 into r2494;
    div r2494 1i32 into r2495;
    add r2493 r2495 into r2496;
    mul r1[13u32] -21i32 into r2497;
    div r2497 1i32 into r2498;
    add r2496 r2498 into r2499;
    mul r1[14u32] -28i32 into r2500;
    div r2500 1i32 into r2501;
    add r2499 r2501 into r2502;
    mul r1[15u32] -6i32 into r2503;
    div r2503 1i32 into r2504;
    add r2502 r2504 into r2505;
    mul r1[16u32] 0i32 into r2506;
    div r2506 1i32 into r2507;
    add r2505 r2507 into r2508;
    mul r1[17u32] 6i32 into r2509;
    div r2509 1i32 into r2510;
    add r2508 r2510 into r2511;
    mul r1[18u32] -2i32 into r2512;
    div r2512 1i32 into r2513;
    add r2511 r2513 into r2514;
    mul r1[19u32] -8i32 into r2515;
    div r2515 1i32 into r2516;
    add r2514 r2516 into r2517;
    mul r1[20u32] -3i32 into r2518;
    div r2518 1i32 into r2519;
    add r2517 r2519 into r2520;
    mul r1[21u32] -11i32 into r2521;
    div r2521 1i32 into r2522;
    add r2520 r2522 into r2523;
    mul r1[22u32] -9i32 into r2524;
    div r2524 1i32 into r2525;
    add r2523 r2525 into r2526;
    mul r1[23u32] 5i32 into r2527;
    div r2527 1i32 into r2528;
    add r2526 r2528 into r2529;
    mul r1[24u32] 7i32 into r2530;
    div r2530 1i32 into r2531;
    add r2529 r2531 into r2532;
    mul r1[25u32] -23i32 into r2533;
    div r2533 1i32 into r2534;
    add r2532 r2534 into r2535;
    mul r1[26u32] -25i32 into r2536;
    div r2536 1i32 into r2537;
    add r2535 r2537 into r2538;
    mul r1[27u32] -23i32 into r2539;
    div r2539 1i32 into r2540;
    add r2538 r2540 into r2541;
    mul r1[28u32] -6i32 into r2542;
    div r2542 1i32 into r2543;
    add r2541 r2543 into r2544;
    mul r1[29u32] 7i32 into r2545;
    div r2545 1i32 into r2546;
    add r2544 r2546 into r2547;
    mul r1[30u32] 13i32 into r2548;
    div r2548 1i32 into r2549;
    add r2547 r2549 into r2550;
    mul r1[31u32] 9i32 into r2551;
    div r2551 1i32 into r2552;
    add r2550 r2552 into r2553;
    mul r2[0u32] -4i32 into r2554;
    div r2554 1i32 into r2555;
    add r2553 r2555 into r2556;
    mul r2[1u32] -19i32 into r2557;
    div r2557 1i32 into r2558;
    add r2556 r2558 into r2559;
    mul r2[2u32] -14i32 into r2560;
    div r2560 1i32 into r2561;
    add r2559 r2561 into r2562;
    mul r2[3u32] -42i32 into r2563;
    div r2563 1i32 into r2564;
    add r2562 r2564 into r2565;
    mul r2[4u32] -45i32 into r2566;
    div r2566 1i32 into r2567;
    add r2565 r2567 into r2568;
    mul r2[5u32] -3i32 into r2569;
    div r2569 1i32 into r2570;
    add r2568 r2570 into r2571;
    mul r2[6u32] 10i32 into r2572;
    div r2572 1i32 into r2573;
    add r2571 r2573 into r2574;
    mul r2[7u32] -37i32 into r2575;
    div r2575 1i32 into r2576;
    add r2574 r2576 into r2577;
    mul r2[8u32] -23i32 into r2578;
    div r2578 1i32 into r2579;
    add r2577 r2579 into r2580;
    mul r2[9u32] 2i32 into r2581;
    div r2581 1i32 into r2582;
    add r2580 r2582 into r2583;
    mul r2[10u32] 22i32 into r2584;
    div r2584 1i32 into r2585;
    add r2583 r2585 into r2586;
    mul r2[11u32] 6i32 into r2587;
    div r2587 1i32 into r2588;
    add r2586 r2588 into r2589;
    mul r2[12u32] -2i32 into r2590;
    div r2590 1i32 into r2591;
    add r2589 r2591 into r2592;
    mul r2[13u32] 11i32 into r2593;
    div r2593 1i32 into r2594;
    add r2592 r2594 into r2595;
    mul r2[14u32] -14i32 into r2596;
    div r2596 1i32 into r2597;
    add r2595 r2597 into r2598;
    mul r2[15u32] -16i32 into r2599;
    div r2599 1i32 into r2600;
    add r2598 r2600 into r2601;
    mul r2[16u32] 1i32 into r2602;
    div r2602 1i32 into r2603;
    add r2601 r2603 into r2604;
    mul r2[17u32] -25i32 into r2605;
    div r2605 1i32 into r2606;
    add r2604 r2606 into r2607;
    mul r2[18u32] -45i32 into r2608;
    div r2608 1i32 into r2609;
    add r2607 r2609 into r2610;
    mul r2[19u32] 4i32 into r2611;
    div r2611 1i32 into r2612;
    add r2610 r2612 into r2613;
    mul r2[20u32] 29i32 into r2614;
    div r2614 1i32 into r2615;
    add r2613 r2615 into r2616;
    mul r2[21u32] -24i32 into r2617;
    div r2617 1i32 into r2618;
    add r2616 r2618 into r2619;
    mul r2[22u32] -3i32 into r2620;
    div r2620 1i32 into r2621;
    add r2619 r2621 into r2622;
    mul r2[23u32] -7i32 into r2623;
    div r2623 1i32 into r2624;
    add r2622 r2624 into r2625;
    mul r2[24u32] -26i32 into r2626;
    div r2626 1i32 into r2627;
    add r2625 r2627 into r2628;
    mul r2[25u32] -45i32 into r2629;
    div r2629 1i32 into r2630;
    add r2628 r2630 into r2631;
    mul r2[26u32] -12i32 into r2632;
    div r2632 1i32 into r2633;
    add r2631 r2633 into r2634;
    mul r2[27u32] 24i32 into r2635;
    div r2635 1i32 into r2636;
    add r2634 r2636 into r2637;
    mul r2[28u32] 2i32 into r2638;
    div r2638 1i32 into r2639;
    add r2637 r2639 into r2640;
    mul r2[29u32] -4i32 into r2641;
    div r2641 1i32 into r2642;
    add r2640 r2642 into r2643;
    mul r2[30u32] 25i32 into r2644;
    div r2644 1i32 into r2645;
    add r2643 r2645 into r2646;
    mul r2[31u32] 47i32 into r2647;
    div r2647 1i32 into r2648;
    add r2646 r2648 into r2649;
    mul r3[0u32] 11i32 into r2650;
    div r2650 1i32 into r2651;
    add r2649 r2651 into r2652;
    mul r3[1u32] 4i32 into r2653;
    div r2653 1i32 into r2654;
    add r2652 r2654 into r2655;
    mul r3[2u32] 6i32 into r2656;
    div r2656 1i32 into r2657;
    add r2655 r2657 into r2658;
    mul r3[3u32] 10i32 into r2659;
    div r2659 1i32 into r2660;
    add r2658 r2660 into r2661;
    mul r3[4u32] -43i32 into r2662;
    div r2662 1i32 into r2663;
    add r2661 r2663 into r2664;
    mul r3[5u32] -28i32 into r2665;
    div r2665 1i32 into r2666;
    add r2664 r2666 into r2667;
    mul r3[6u32] -29i32 into r2668;
    div r2668 1i32 into r2669;
    add r2667 r2669 into r2670;
    mul r3[7u32] -8i32 into r2671;
    div r2671 1i32 into r2672;
    add r2670 r2672 into r2673;
    mul r3[8u32] 25i32 into r2674;
    div r2674 1i32 into r2675;
    add r2673 r2675 into r2676;
    mul r3[9u32] 33i32 into r2677;
    div r2677 1i32 into r2678;
    add r2676 r2678 into r2679;
    mul r3[10u32] -9i32 into r2680;
    div r2680 1i32 into r2681;
    add r2679 r2681 into r2682;
    mul r3[11u32] -28i32 into r2683;
    div r2683 1i32 into r2684;
    add r2682 r2684 into r2685;
    mul r3[12u32] -10i32 into r2686;
    div r2686 1i32 into r2687;
    add r2685 r2687 into r2688;
    mul r3[13u32] 8i32 into r2689;
    div r2689 1i32 into r2690;
    add r2688 r2690 into r2691;
    mul r3[14u32] 33i32 into r2692;
    div r2692 1i32 into r2693;
    add r2691 r2693 into r2694;
    mul r3[15u32] 4i32 into r2695;
    div r2695 1i32 into r2696;
    add r2694 r2696 into r2697;
    mul r3[16u32] 2i32 into r2698;
    div r2698 1i32 into r2699;
    add r2697 r2699 into r2700;
    mul r3[17u32] -1i32 into r2701;
    div r2701 1i32 into r2702;
    add r2700 r2702 into r2703;
    mul r3[18u32] -32i32 into r2704;
    div r2704 1i32 into r2705;
    add r2703 r2705 into r2706;
    mul r3[19u32] -23i32 into r2707;
    div r2707 1i32 into r2708;
    add r2706 r2708 into r2709;
    mul r3[20u32] 21i32 into r2710;
    div r2710 1i32 into r2711;
    add r2709 r2711 into r2712;
    mul r3[21u32] 48i32 into r2713;
    div r2713 1i32 into r2714;
    add r2712 r2714 into r2715;
    mul r3[22u32] 50i32 into r2716;
    div r2716 1i32 into r2717;
    add r2715 r2717 into r2718;
    mul r3[23u32] 15i32 into r2719;
    div r2719 1i32 into r2720;
    add r2718 r2720 into r2721;
    mul r3[24u32] -23i32 into r2722;
    div r2722 1i32 into r2723;
    add r2721 r2723 into r2724;
    mul r3[25u32] -26i32 into r2725;
    div r2725 1i32 into r2726;
    add r2724 r2726 into r2727;
    mul r3[26u32] -29i32 into r2728;
    div r2728 1i32 into r2729;
    add r2727 r2729 into r2730;
    mul r3[27u32] -23i32 into r2731;
    div r2731 1i32 into r2732;
    add r2730 r2732 into r2733;
    mul r3[28u32] 60i32 into r2734;
    div r2734 1i32 into r2735;
    add r2733 r2735 into r2736;
    mul r3[29u32] 1i32 into r2737;
    div r2737 1i32 into r2738;
    add r2736 r2738 into r2739;
    mul r3[30u32] 7i32 into r2740;
    div r2740 1i32 into r2741;
    add r2739 r2741 into r2742;
    mul r3[31u32] -44i32 into r2743;
    div r2743 1i32 into r2744;
    add r2742 r2744 into r2745;
    mul r4[0u32] -21i32 into r2746;
    div r2746 1i32 into r2747;
    add r2745 r2747 into r2748;
    mul r4[1u32] -41i32 into r2749;
    div r2749 1i32 into r2750;
    add r2748 r2750 into r2751;
    mul r4[2u32] 22i32 into r2752;
    div r2752 1i32 into r2753;
    add r2751 r2753 into r2754;
    mul r4[3u32] 42i32 into r2755;
    div r2755 1i32 into r2756;
    add r2754 r2756 into r2757;
    mul r4[4u32] 43i32 into r2758;
    div r2758 1i32 into r2759;
    add r2757 r2759 into r2760;
    mul r4[5u32] 4i32 into r2761;
    div r2761 1i32 into r2762;
    add r2760 r2762 into r2763;
    mul r4[6u32] -15i32 into r2764;
    div r2764 1i32 into r2765;
    add r2763 r2765 into r2766;
    mul r4[7u32] -9i32 into r2767;
    div r2767 1i32 into r2768;
    add r2766 r2768 into r2769;
    mul r4[8u32] -3i32 into r2770;
    div r2770 1i32 into r2771;
    add r2769 r2771 into r2772;
    mul r4[9u32] 8i32 into r2773;
    div r2773 1i32 into r2774;
    add r2772 r2774 into r2775;
    mul r4[10u32] 41i32 into r2776;
    div r2776 1i32 into r2777;
    add r2775 r2777 into r2778;
    mul r4[11u32] -7i32 into r2779;
    div r2779 1i32 into r2780;
    add r2778 r2780 into r2781;
    mul r4[12u32] 17i32 into r2782;
    div r2782 1i32 into r2783;
    add r2781 r2783 into r2784;
    mul r4[13u32] -13i32 into r2785;
    div r2785 1i32 into r2786;
    add r2784 r2786 into r2787;
    mul r4[14u32] -15i32 into r2788;
    div r2788 1i32 into r2789;
    add r2787 r2789 into r2790;
    mul r4[15u32] 4i32 into r2791;
    div r2791 1i32 into r2792;
    add r2790 r2792 into r2793;
    mul r4[16u32] 8i32 into r2794;
    div r2794 1i32 into r2795;
    add r2793 r2795 into r2796;
    mul r4[17u32] 10i32 into r2797;
    div r2797 1i32 into r2798;
    add r2796 r2798 into r2799;
    mul r4[18u32] 12i32 into r2800;
    div r2800 1i32 into r2801;
    add r2799 r2801 into r2802;
    mul r4[19u32] 11i32 into r2803;
    div r2803 1i32 into r2804;
    add r2802 r2804 into r2805;
    mul r4[20u32] 8i32 into r2806;
    div r2806 1i32 into r2807;
    add r2805 r2807 into r2808;
    mul r4[21u32] 20i32 into r2809;
    div r2809 1i32 into r2810;
    add r2808 r2810 into r2811;
    mul r4[22u32] 16i32 into r2812;
    div r2812 1i32 into r2813;
    add r2811 r2813 into r2814;
    mul r4[23u32] 8i32 into r2815;
    div r2815 1i32 into r2816;
    add r2814 r2816 into r2817;
    mul r4[24u32] 26i32 into r2818;
    div r2818 1i32 into r2819;
    add r2817 r2819 into r2820;
    mul r4[25u32] 0i32 into r2821;
    div r2821 1i32 into r2822;
    add r2820 r2822 into r2823;
    mul r4[26u32] 12i32 into r2824;
    div r2824 1i32 into r2825;
    add r2823 r2825 into r2826;
    mul r4[27u32] -17i32 into r2827;
    div r2827 1i32 into r2828;
    add r2826 r2828 into r2829;
    mul r4[28u32] -15i32 into r2830;
    div r2830 1i32 into r2831;
    add r2829 r2831 into r2832;
    mul r4[29u32] 2i32 into r2833;
    div r2833 1i32 into r2834;
    add r2832 r2834 into r2835;
    mul r4[30u32] -2i32 into r2836;
    div r2836 1i32 into r2837;
    add r2835 r2837 into r2838;
    mul r4[31u32] -7i32 into r2839;
    div r2839 1i32 into r2840;
    add r2838 r2840 into r2841;
    mul r5[0u32] 15i32 into r2842;
    div r2842 1i32 into r2843;
    add r2841 r2843 into r2844;
    mul r5[1u32] 6i32 into r2845;
    div r2845 1i32 into r2846;
    add r2844 r2846 into r2847;
    mul r5[2u32] 9i32 into r2848;
    div r2848 1i32 into r2849;
    add r2847 r2849 into r2850;
    mul r5[3u32] 25i32 into r2851;
    div r2851 1i32 into r2852;
    add r2850 r2852 into r2853;
    mul r5[4u32] 28i32 into r2854;
    div r2854 1i32 into r2855;
    add r2853 r2855 into r2856;
    mul r5[5u32] -28i32 into r2857;
    div r2857 1i32 into r2858;
    add r2856 r2858 into r2859;
    mul r5[6u32] -11i32 into r2860;
    div r2860 1i32 into r2861;
    add r2859 r2861 into r2862;
    mul r5[7u32] 2i32 into r2863;
    div r2863 1i32 into r2864;
    add r2862 r2864 into r2865;
    mul r5[8u32] -3i32 into r2866;
    div r2866 1i32 into r2867;
    add r2865 r2867 into r2868;
    mul r5[9u32] -42i32 into r2869;
    div r2869 1i32 into r2870;
    add r2868 r2870 into r2871;
    mul r5[10u32] -27i32 into r2872;
    div r2872 1i32 into r2873;
    add r2871 r2873 into r2874;
    mul r5[11u32] -29i32 into r2875;
    div r2875 1i32 into r2876;
    add r2874 r2876 into r2877;
    mul r5[12u32] -41i32 into r2878;
    div r2878 1i32 into r2879;
    add r2877 r2879 into r2880;
    mul r5[13u32] -47i32 into r2881;
    div r2881 1i32 into r2882;
    add r2880 r2882 into r2883;
    mul r5[14u32] -52i32 into r2884;
    div r2884 1i32 into r2885;
    add r2883 r2885 into r2886;
    mul r5[15u32] -34i32 into r2887;
    div r2887 1i32 into r2888;
    add r2886 r2888 into r2889;
    mul r5[16u32] -66i32 into r2890;
    div r2890 1i32 into r2891;
    add r2889 r2891 into r2892;
    mul r5[17u32] -94i32 into r2893;
    div r2893 1i32 into r2894;
    add r2892 r2894 into r2895;
    mul r5[18u32] -61i32 into r2896;
    div r2896 1i32 into r2897;
    add r2895 r2897 into r2898;
    mul r5[19u32] -79i32 into r2899;
    div r2899 1i32 into r2900;
    add r2898 r2900 into r2901;
    mul r5[20u32] 5i32 into r2902;
    div r2902 1i32 into r2903;
    add r2901 r2903 into r2904;
    mul r5[21u32] 2i32 into r2905;
    div r2905 1i32 into r2906;
    add r2904 r2906 into r2907;
    mul r5[22u32] -7i32 into r2908;
    div r2908 1i32 into r2909;
    add r2907 r2909 into r2910;
    mul r5[23u32] 6i32 into r2911;
    div r2911 1i32 into r2912;
    add r2910 r2912 into r2913;
    mul r5[24u32] 0i32 into r2914;
    div r2914 1i32 into r2915;
    add r2913 r2915 into r2916;
    mul r5[25u32] 0i32 into r2917;
    div r2917 1i32 into r2918;
    add r2916 r2918 into r2919;
    mul r5[26u32] -5i32 into r2920;
    div r2920 1i32 into r2921;
    add r2919 r2921 into r2922;
    mul r5[27u32] -2i32 into r2923;
    div r2923 1i32 into r2924;
    add r2922 r2924 into r2925;
    mul r5[28u32] -4i32 into r2926;
    div r2926 1i32 into r2927;
    add r2925 r2927 into r2928;
    mul r5[29u32] 7i32 into r2929;
    div r2929 1i32 into r2930;
    add r2928 r2930 into r2931;
    mul r5[30u32] 4i32 into r2932;
    div r2932 1i32 into r2933;
    add r2931 r2933 into r2934;
    mul r5[31u32] -5i32 into r2935;
    div r2935 1i32 into r2936;
    add r2934 r2936 into r2937;
    mul r6[0u32] 7i32 into r2938;
    div r2938 1i32 into r2939;
    add r2937 r2939 into r2940;
    mul r6[1u32] 3i32 into r2941;
    div r2941 1i32 into r2942;
    add r2940 r2942 into r2943;
    mul r6[2u32] 4i32 into r2944;
    div r2944 1i32 into r2945;
    add r2943 r2945 into r2946;
    mul r6[3u32] -4i32 into r2947;
    div r2947 1i32 into r2948;
    add r2946 r2948 into r2949;
    add r2949 -2056i32 into r2950;
    call rectified_linear_activation r2950 into r2951;
    mul r0[0u32] 7i32 into r2952;
    div r2952 1i32 into r2953;
    mul r0[1u32] -1i32 into r2954;
    div r2954 1i32 into r2955;
    add r2953 r2955 into r2956;
    mul r0[2u32] 3i32 into r2957;
    div r2957 1i32 into r2958;
    add r2956 r2958 into r2959;
    mul r0[3u32] -7i32 into r2960;
    div r2960 1i32 into r2961;
    add r2959 r2961 into r2962;
    mul r0[4u32] -4i32 into r2963;
    div r2963 1i32 into r2964;
    add r2962 r2964 into r2965;
    mul r0[5u32] 2i32 into r2966;
    div r2966 1i32 into r2967;
    add r2965 r2967 into r2968;
    mul r0[6u32] 19i32 into r2969;
    div r2969 1i32 into r2970;
    add r2968 r2970 into r2971;
    mul r0[7u32] -16i32 into r2972;
    div r2972 1i32 into r2973;
    add r2971 r2973 into r2974;
    mul r0[8u32] -10i32 into r2975;
    div r2975 1i32 into r2976;
    add r2974 r2976 into r2977;
    mul r0[9u32] -6i32 into r2978;
    div r2978 1i32 into r2979;
    add r2977 r2979 into r2980;
    mul r0[10u32] -8i32 into r2981;
    div r2981 1i32 into r2982;
    add r2980 r2982 into r2983;
    mul r0[11u32] 4i32 into r2984;
    div r2984 1i32 into r2985;
    add r2983 r2985 into r2986;
    mul r0[12u32] -2i32 into r2987;
    div r2987 1i32 into r2988;
    add r2986 r2988 into r2989;
    mul r0[13u32] -4i32 into r2990;
    div r2990 1i32 into r2991;
    add r2989 r2991 into r2992;
    mul r0[14u32] -8i32 into r2993;
    div r2993 1i32 into r2994;
    add r2992 r2994 into r2995;
    mul r0[15u32] -27i32 into r2996;
    div r2996 1i32 into r2997;
    add r2995 r2997 into r2998;
    mul r0[16u32] -15i32 into r2999;
    div r2999 1i32 into r3000;
    add r2998 r3000 into r3001;
    mul r0[17u32] -2i32 into r3002;
    div r3002 1i32 into r3003;
    add r3001 r3003 into r3004;
    mul r0[18u32] -5i32 into r3005;
    div r3005 1i32 into r3006;
    add r3004 r3006 into r3007;
    mul r0[19u32] 5i32 into r3008;
    div r3008 1i32 into r3009;
    add r3007 r3009 into r3010;
    mul r0[20u32] -11i32 into r3011;
    div r3011 1i32 into r3012;
    add r3010 r3012 into r3013;
    mul r0[21u32] 9i32 into r3014;
    div r3014 1i32 into r3015;
    add r3013 r3015 into r3016;
    mul r0[22u32] 4i32 into r3017;
    div r3017 1i32 into r3018;
    add r3016 r3018 into r3019;
    mul r0[23u32] 5i32 into r3020;
    div r3020 1i32 into r3021;
    add r3019 r3021 into r3022;
    mul r0[24u32] 18i32 into r3023;
    div r3023 1i32 into r3024;
    add r3022 r3024 into r3025;
    mul r0[25u32] -10i32 into r3026;
    div r3026 1i32 into r3027;
    add r3025 r3027 into r3028;
    mul r0[26u32] -42i32 into r3029;
    div r3029 1i32 into r3030;
    add r3028 r3030 into r3031;
    mul r0[27u32] 6i32 into r3032;
    div r3032 1i32 into r3033;
    add r3031 r3033 into r3034;
    mul r0[28u32] 2i32 into r3035;
    div r3035 1i32 into r3036;
    add r3034 r3036 into r3037;
    mul r0[29u32] 29i32 into r3038;
    div r3038 1i32 into r3039;
    add r3037 r3039 into r3040;
    mul r0[30u32] 52i32 into r3041;
    div r3041 1i32 into r3042;
    add r3040 r3042 into r3043;
    mul r0[31u32] -12i32 into r3044;
    div r3044 1i32 into r3045;
    add r3043 r3045 into r3046;
    mul r1[0u32] -6i32 into r3047;
    div r3047 1i32 into r3048;
    add r3046 r3048 into r3049;
    mul r1[1u32] -8i32 into r3050;
    div r3050 1i32 into r3051;
    add r3049 r3051 into r3052;
    mul r1[2u32] 1i32 into r3053;
    div r3053 1i32 into r3054;
    add r3052 r3054 into r3055;
    mul r1[3u32] 8i32 into r3056;
    div r3056 1i32 into r3057;
    add r3055 r3057 into r3058;
    mul r1[4u32] 17i32 into r3059;
    div r3059 1i32 into r3060;
    add r3058 r3060 into r3061;
    mul r1[5u32] 15i32 into r3062;
    div r3062 1i32 into r3063;
    add r3061 r3063 into r3064;
    mul r1[6u32] 11i32 into r3065;
    div r3065 1i32 into r3066;
    add r3064 r3066 into r3067;
    mul r1[7u32] -6i32 into r3068;
    div r3068 1i32 into r3069;
    add r3067 r3069 into r3070;
    mul r1[8u32] 20i32 into r3071;
    div r3071 1i32 into r3072;
    add r3070 r3072 into r3073;
    mul r1[9u32] 5i32 into r3074;
    div r3074 1i32 into r3075;
    add r3073 r3075 into r3076;
    mul r1[10u32] 1i32 into r3077;
    div r3077 1i32 into r3078;
    add r3076 r3078 into r3079;
    mul r1[11u32] -5i32 into r3080;
    div r3080 1i32 into r3081;
    add r3079 r3081 into r3082;
    mul r1[12u32] 43i32 into r3083;
    div r3083 1i32 into r3084;
    add r3082 r3084 into r3085;
    mul r1[13u32] 18i32 into r3086;
    div r3086 1i32 into r3087;
    add r3085 r3087 into r3088;
    mul r1[14u32] 18i32 into r3089;
    div r3089 1i32 into r3090;
    add r3088 r3090 into r3091;
    mul r1[15u32] 5i32 into r3092;
    div r3092 1i32 into r3093;
    add r3091 r3093 into r3094;
    mul r1[16u32] 1i32 into r3095;
    div r3095 1i32 into r3096;
    add r3094 r3096 into r3097;
    mul r1[17u32] -7i32 into r3098;
    div r3098 1i32 into r3099;
    add r3097 r3099 into r3100;
    mul r1[18u32] 1i32 into r3101;
    div r3101 1i32 into r3102;
    add r3100 r3102 into r3103;
    mul r1[19u32] 6i32 into r3104;
    div r3104 1i32 into r3105;
    add r3103 r3105 into r3106;
    mul r1[20u32] 12i32 into r3107;
    div r3107 1i32 into r3108;
    add r3106 r3108 into r3109;
    mul r1[21u32] 31i32 into r3110;
    div r3110 1i32 into r3111;
    add r3109 r3111 into r3112;
    mul r1[22u32] 34i32 into r3113;
    div r3113 1i32 into r3114;
    add r3112 r3114 into r3115;
    mul r1[23u32] -1i32 into r3116;
    div r3116 1i32 into r3117;
    add r3115 r3117 into r3118;
    mul r1[24u32] -8i32 into r3119;
    div r3119 1i32 into r3120;
    add r3118 r3120 into r3121;
    mul r1[25u32] 26i32 into r3122;
    div r3122 1i32 into r3123;
    add r3121 r3123 into r3124;
    mul r1[26u32] 49i32 into r3125;
    div r3125 1i32 into r3126;
    add r3124 r3126 into r3127;
    mul r1[27u32] 24i32 into r3128;
    div r3128 1i32 into r3129;
    add r3127 r3129 into r3130;
    mul r1[28u32] 15i32 into r3131;
    div r3131 1i32 into r3132;
    add r3130 r3132 into r3133;
    mul r1[29u32] 2i32 into r3134;
    div r3134 1i32 into r3135;
    add r3133 r3135 into r3136;
    mul r1[30u32] -2i32 into r3137;
    div r3137 1i32 into r3138;
    add r3136 r3138 into r3139;
    mul r1[31u32] -29i32 into r3140;
    div r3140 1i32 into r3141;
    add r3139 r3141 into r3142;
    mul r2[0u32] -9i32 into r3143;
    div r3143 1i32 into r3144;
    add r3142 r3144 into r3145;
    mul r2[1u32] 4i32 into r3146;
    div r3146 1i32 into r3147;
    add r3145 r3147 into r3148;
    mul r2[2u32] 9i32 into r3149;
    div r3149 1i32 into r3150;
    add r3148 r3150 into r3151;
    mul r2[3u32] 11i32 into r3152;
    div r3152 1i32 into r3153;
    add r3151 r3153 into r3154;
    mul r2[4u32] 31i32 into r3155;
    div r3155 1i32 into r3156;
    add r3154 r3156 into r3157;
    mul r2[5u32] 5i32 into r3158;
    div r3158 1i32 into r3159;
    add r3157 r3159 into r3160;
    mul r2[6u32] 7i32 into r3161;
    div r3161 1i32 into r3162;
    add r3160 r3162 into r3163;
    mul r2[7u32] -7i32 into r3164;
    div r3164 1i32 into r3165;
    add r3163 r3165 into r3166;
    mul r2[8u32] 24i32 into r3167;
    div r3167 1i32 into r3168;
    add r3166 r3168 into r3169;
    mul r2[9u32] -7i32 into r3170;
    div r3170 1i32 into r3171;
    add r3169 r3171 into r3172;
    mul r2[10u32] 12i32 into r3173;
    div r3173 1i32 into r3174;
    add r3172 r3174 into r3175;
    mul r2[11u32] 12i32 into r3176;
    div r3176 1i32 into r3177;
    add r3175 r3177 into r3178;
    mul r2[12u32] 22i32 into r3179;
    div r3179 1i32 into r3180;
    add r3178 r3180 into r3181;
    mul r2[13u32] -11i32 into r3182;
    div r3182 1i32 into r3183;
    add r3181 r3183 into r3184;
    mul r2[14u32] -9i32 into r3185;
    div r3185 1i32 into r3186;
    add r3184 r3186 into r3187;
    mul r2[15u32] 9i32 into r3188;
    div r3188 1i32 into r3189;
    add r3187 r3189 into r3190;
    mul r2[16u32] 7i32 into r3191;
    div r3191 1i32 into r3192;
    add r3190 r3192 into r3193;
    mul r2[17u32] 24i32 into r3194;
    div r3194 1i32 into r3195;
    add r3193 r3195 into r3196;
    mul r2[18u32] -11i32 into r3197;
    div r3197 1i32 into r3198;
    add r3196 r3198 into r3199;
    mul r2[19u32] -7i32 into r3200;
    div r3200 1i32 into r3201;
    add r3199 r3201 into r3202;
    mul r2[20u32] -8i32 into r3203;
    div r3203 1i32 into r3204;
    add r3202 r3204 into r3205;
    mul r2[21u32] -3i32 into r3206;
    div r3206 1i32 into r3207;
    add r3205 r3207 into r3208;
    mul r2[22u32] -17i32 into r3209;
    div r3209 1i32 into r3210;
    add r3208 r3210 into r3211;
    mul r2[23u32] 5i32 into r3212;
    div r3212 1i32 into r3213;
    add r3211 r3213 into r3214;
    mul r2[24u32] 22i32 into r3215;
    div r3215 1i32 into r3216;
    add r3214 r3216 into r3217;
    mul r2[25u32] 27i32 into r3218;
    div r3218 1i32 into r3219;
    add r3217 r3219 into r3220;
    mul r2[26u32] 29i32 into r3221;
    div r3221 1i32 into r3222;
    add r3220 r3222 into r3223;
    mul r2[27u32] 4i32 into r3224;
    div r3224 1i32 into r3225;
    add r3223 r3225 into r3226;
    mul r2[28u32] 7i32 into r3227;
    div r3227 1i32 into r3228;
    add r3226 r3228 into r3229;
    mul r2[29u32] 5i32 into r3230;
    div r3230 1i32 into r3231;
    add r3229 r3231 into r3232;
    mul r2[30u32] 2i32 into r3233;
    div r3233 1i32 into r3234;
    add r3232 r3234 into r3235;
    mul r2[31u32] 39i32 into r3236;
    div r3236 1i32 into r3237;
    add r3235 r3237 into r3238;
    mul r3[0u32] 34i32 into r3239;
    div r3239 1i32 into r3240;
    add r3238 r3240 into r3241;
    mul r3[1u32] 3i32 into r3242;
    div r3242 1i32 into r3243;
    add r3241 r3243 into r3244;
    mul r3[2u32] -30i32 into r3245;
    div r3245 1i32 into r3246;
    add r3244 r3246 into r3247;
    mul r3[3u32] 40i32 into r3248;
    div r3248 1i32 into r3249;
    add r3247 r3249 into r3250;
    mul r3[4u32] -2i32 into r3251;
    div r3251 1i32 into r3252;
    add r3250 r3252 into r3253;
    mul r3[5u32] -1i32 into r3254;
    div r3254 1i32 into r3255;
    add r3253 r3255 into r3256;
    mul r3[6u32] 2i32 into r3257;
    div r3257 1i32 into r3258;
    add r3256 r3258 into r3259;
    mul r3[7u32] 8i32 into r3260;
    div r3260 1i32 into r3261;
    add r3259 r3261 into r3262;
    mul r3[8u32] 19i32 into r3263;
    div r3263 1i32 into r3264;
    add r3262 r3264 into r3265;
    mul r3[9u32] 30i32 into r3266;
    div r3266 1i32 into r3267;
    add r3265 r3267 into r3268;
    mul r3[10u32] 9i32 into r3269;
    div r3269 1i32 into r3270;
    add r3268 r3270 into r3271;
    mul r3[11u32] 11i32 into r3272;
    div r3272 1i32 into r3273;
    add r3271 r3273 into r3274;
    mul r3[12u32] -3i32 into r3275;
    div r3275 1i32 into r3276;
    add r3274 r3276 into r3277;
    mul r3[13u32] -1i32 into r3278;
    div r3278 1i32 into r3279;
    add r3277 r3279 into r3280;
    mul r3[14u32] -8i32 into r3281;
    div r3281 1i32 into r3282;
    add r3280 r3282 into r3283;
    mul r3[15u32] 4i32 into r3284;
    div r3284 1i32 into r3285;
    add r3283 r3285 into r3286;
    mul r3[16u32] -3i32 into r3287;
    div r3287 1i32 into r3288;
    add r3286 r3288 into r3289;
    mul r3[17u32] 3i32 into r3290;
    div r3290 1i32 into r3291;
    add r3289 r3291 into r3292;
    mul r3[18u32] -19i32 into r3293;
    div r3293 1i32 into r3294;
    add r3292 r3294 into r3295;
    mul r3[19u32] -16i32 into r3296;
    div r3296 1i32 into r3297;
    add r3295 r3297 into r3298;
    mul r3[20u32] 15i32 into r3299;
    div r3299 1i32 into r3300;
    add r3298 r3300 into r3301;
    mul r3[21u32] 13i32 into r3302;
    div r3302 1i32 into r3303;
    add r3301 r3303 into r3304;
    mul r3[22u32] 30i32 into r3305;
    div r3305 1i32 into r3306;
    add r3304 r3306 into r3307;
    mul r3[23u32] 22i32 into r3308;
    div r3308 1i32 into r3309;
    add r3307 r3309 into r3310;
    mul r3[24u32] 5i32 into r3311;
    div r3311 1i32 into r3312;
    add r3310 r3312 into r3313;
    mul r3[25u32] 2i32 into r3314;
    div r3314 1i32 into r3315;
    add r3313 r3315 into r3316;
    mul r3[26u32] -1i32 into r3317;
    div r3317 1i32 into r3318;
    add r3316 r3318 into r3319;
    mul r3[27u32] 3i32 into r3320;
    div r3320 1i32 into r3321;
    add r3319 r3321 into r3322;
    mul r3[28u32] -21i32 into r3323;
    div r3323 1i32 into r3324;
    add r3322 r3324 into r3325;
    mul r3[29u32] -2i32 into r3326;
    div r3326 1i32 into r3327;
    add r3325 r3327 into r3328;
    mul r3[30u32] -31i32 into r3329;
    div r3329 1i32 into r3330;
    add r3328 r3330 into r3331;
    mul r3[31u32] 10i32 into r3332;
    div r3332 1i32 into r3333;
    add r3331 r3333 into r3334;
    mul r4[0u32] 0i32 into r3335;
    div r3335 1i32 into r3336;
    add r3334 r3336 into r3337;
    mul r4[1u32] -15i32 into r3338;
    div r3338 1i32 into r3339;
    add r3337 r3339 into r3340;
    mul r4[2u32] -8i32 into r3341;
    div r3341 1i32 into r3342;
    add r3340 r3342 into r3343;
    mul r4[3u32] -10i32 into r3344;
    div r3344 1i32 into r3345;
    add r3343 r3345 into r3346;
    mul r4[4u32] -10i32 into r3347;
    div r3347 1i32 into r3348;
    add r3346 r3348 into r3349;
    mul r4[5u32] -3i32 into r3350;
    div r3350 1i32 into r3351;
    add r3349 r3351 into r3352;
    mul r4[6u32] 9i32 into r3353;
    div r3353 1i32 into r3354;
    add r3352 r3354 into r3355;
    mul r4[7u32] -3i32 into r3356;
    div r3356 1i32 into r3357;
    add r3355 r3357 into r3358;
    mul r4[8u32] 1i32 into r3359;
    div r3359 1i32 into r3360;
    add r3358 r3360 into r3361;
    mul r4[9u32] -1i32 into r3362;
    div r3362 1i32 into r3363;
    add r3361 r3363 into r3364;
    mul r4[10u32] -63i32 into r3365;
    div r3365 1i32 into r3366;
    add r3364 r3366 into r3367;
    mul r4[11u32] 3i32 into r3368;
    div r3368 1i32 into r3369;
    add r3367 r3369 into r3370;
    mul r4[12u32] -23i32 into r3371;
    div r3371 1i32 into r3372;
    add r3370 r3372 into r3373;
    mul r4[13u32] -17i32 into r3374;
    div r3374 1i32 into r3375;
    add r3373 r3375 into r3376;
    mul r4[14u32] -29i32 into r3377;
    div r3377 1i32 into r3378;
    add r3376 r3378 into r3379;
    mul r4[15u32] 9i32 into r3380;
    div r3380 1i32 into r3381;
    add r3379 r3381 into r3382;
    mul r4[16u32] -5i32 into r3383;
    div r3383 1i32 into r3384;
    add r3382 r3384 into r3385;
    mul r4[17u32] -8i32 into r3386;
    div r3386 1i32 into r3387;
    add r3385 r3387 into r3388;
    mul r4[18u32] 8i32 into r3389;
    div r3389 1i32 into r3390;
    add r3388 r3390 into r3391;
    mul r4[19u32] 22i32 into r3392;
    div r3392 1i32 into r3393;
    add r3391 r3393 into r3394;
    mul r4[20u32] 19i32 into r3395;
    div r3395 1i32 into r3396;
    add r3394 r3396 into r3397;
    mul r4[21u32] 11i32 into r3398;
    div r3398 1i32 into r3399;
    add r3397 r3399 into r3400;
    mul r4[22u32] -1i32 into r3401;
    div r3401 1i32 into r3402;
    add r3400 r3402 into r3403;
    mul r4[23u32] -18i32 into r3404;
    div r3404 1i32 into r3405;
    add r3403 r3405 into r3406;
    mul r4[24u32] -82i32 into r3407;
    div r3407 1i32 into r3408;
    add r3406 r3408 into r3409;
    mul r4[25u32] 5i32 into r3410;
    div r3410 1i32 into r3411;
    add r3409 r3411 into r3412;
    mul r4[26u32] -17i32 into r3413;
    div r3413 1i32 into r3414;
    add r3412 r3414 into r3415;
    mul r4[27u32] 4i32 into r3416;
    div r3416 1i32 into r3417;
    add r3415 r3417 into r3418;
    mul r4[28u32] -24i32 into r3419;
    div r3419 1i32 into r3420;
    add r3418 r3420 into r3421;
    mul r4[29u32] 1i32 into r3422;
    div r3422 1i32 into r3423;
    add r3421 r3423 into r3424;
    mul r4[30u32] 11i32 into r3425;
    div r3425 1i32 into r3426;
    add r3424 r3426 into r3427;
    mul r4[31u32] 19i32 into r3428;
    div r3428 1i32 into r3429;
    add r3427 r3429 into r3430;
    mul r5[0u32] 25i32 into r3431;
    div r3431 1i32 into r3432;
    add r3430 r3432 into r3433;
    mul r5[1u32] 35i32 into r3434;
    div r3434 1i32 into r3435;
    add r3433 r3435 into r3436;
    mul r5[2u32] 27i32 into r3437;
    div r3437 1i32 into r3438;
    add r3436 r3438 into r3439;
    mul r5[3u32] 22i32 into r3440;
    div r3440 1i32 into r3441;
    add r3439 r3441 into r3442;
    mul r5[4u32] 4i32 into r3443;
    div r3443 1i32 into r3444;
    add r3442 r3444 into r3445;
    mul r5[5u32] -34i32 into r3446;
    div r3446 1i32 into r3447;
    add r3445 r3447 into r3448;
    mul r5[6u32] -65i32 into r3449;
    div r3449 1i32 into r3450;
    add r3448 r3450 into r3451;
    mul r5[7u32] 1i32 into r3452;
    div r3452 1i32 into r3453;
    add r3451 r3453 into r3454;
    mul r5[8u32] -5i32 into r3455;
    div r3455 1i32 into r3456;
    add r3454 r3456 into r3457;
    mul r5[9u32] -27i32 into r3458;
    div r3458 1i32 into r3459;
    add r3457 r3459 into r3460;
    mul r5[10u32] -52i32 into r3461;
    div r3461 1i32 into r3462;
    add r3460 r3462 into r3463;
    mul r5[11u32] -1i32 into r3464;
    div r3464 1i32 into r3465;
    add r3463 r3465 into r3466;
    mul r5[12u32] -10i32 into r3467;
    div r3467 1i32 into r3468;
    add r3466 r3468 into r3469;
    mul r5[13u32] 14i32 into r3470;
    div r3470 1i32 into r3471;
    add r3469 r3471 into r3472;
    mul r5[14u32] 6i32 into r3473;
    div r3473 1i32 into r3474;
    add r3472 r3474 into r3475;
    mul r5[15u32] 2i32 into r3476;
    div r3476 1i32 into r3477;
    add r3475 r3477 into r3478;
    mul r5[16u32] 0i32 into r3479;
    div r3479 1i32 into r3480;
    add r3478 r3480 into r3481;
    mul r5[17u32] -11i32 into r3482;
    div r3482 1i32 into r3483;
    add r3481 r3483 into r3484;
    mul r5[18u32] -31i32 into r3485;
    div r3485 1i32 into r3486;
    add r3484 r3486 into r3487;
    mul r5[19u32] -11i32 into r3488;
    div r3488 1i32 into r3489;
    add r3487 r3489 into r3490;
    mul r5[20u32] -34i32 into r3491;
    div r3491 1i32 into r3492;
    add r3490 r3492 into r3493;
    mul r5[21u32] 6i32 into r3494;
    div r3494 1i32 into r3495;
    add r3493 r3495 into r3496;
    mul r5[22u32] 2i32 into r3497;
    div r3497 1i32 into r3498;
    add r3496 r3498 into r3499;
    mul r5[23u32] -5i32 into r3500;
    div r3500 1i32 into r3501;
    add r3499 r3501 into r3502;
    mul r5[24u32] 2i32 into r3503;
    div r3503 1i32 into r3504;
    add r3502 r3504 into r3505;
    mul r5[25u32] 0i32 into r3506;
    div r3506 1i32 into r3507;
    add r3505 r3507 into r3508;
    mul r5[26u32] -5i32 into r3509;
    div r3509 1i32 into r3510;
    add r3508 r3510 into r3511;
    mul r5[27u32] 5i32 into r3512;
    div r3512 1i32 into r3513;
    add r3511 r3513 into r3514;
    mul r5[28u32] 3i32 into r3515;
    div r3515 1i32 into r3516;
    add r3514 r3516 into r3517;
    mul r5[29u32] -2i32 into r3518;
    div r3518 1i32 into r3519;
    add r3517 r3519 into r3520;
    mul r5[30u32] -1i32 into r3521;
    div r3521 1i32 into r3522;
    add r3520 r3522 into r3523;
    mul r5[31u32] 0i32 into r3524;
    div r3524 1i32 into r3525;
    add r3523 r3525 into r3526;
    mul r6[0u32] 6i32 into r3527;
    div r3527 1i32 into r3528;
    add r3526 r3528 into r3529;
    mul r6[1u32] 1i32 into r3530;
    div r3530 1i32 into r3531;
    add r3529 r3531 into r3532;
    mul r6[2u32] -4i32 into r3533;
    div r3533 1i32 into r3534;
    add r3532 r3534 into r3535;
    mul r6[3u32] 4i32 into r3536;
    div r3536 1i32 into r3537;
    add r3535 r3537 into r3538;
    add r3538 -4573i32 into r3539;
    call rectified_linear_activation r3539 into r3540;
    mul r0[0u32] 5i32 into r3541;
    div r3541 1i32 into r3542;
    mul r0[1u32] 4i32 into r3543;
    div r3543 1i32 into r3544;
    add r3542 r3544 into r3545;
    mul r0[2u32] 6i32 into r3546;
    div r3546 1i32 into r3547;
    add r3545 r3547 into r3548;
    mul r0[3u32] -7i32 into r3549;
    div r3549 1i32 into r3550;
    add r3548 r3550 into r3551;
    mul r0[4u32] -7i32 into r3552;
    div r3552 1i32 into r3553;
    add r3551 r3553 into r3554;
    mul r0[5u32] 0i32 into r3555;
    div r3555 1i32 into r3556;
    add r3554 r3556 into r3557;
    mul r0[6u32] 23i32 into r3558;
    div r3558 1i32 into r3559;
    add r3557 r3559 into r3560;
    mul r0[7u32] 2i32 into r3561;
    div r3561 1i32 into r3562;
    add r3560 r3562 into r3563;
    mul r0[8u32] -4i32 into r3564;
    div r3564 1i32 into r3565;
    add r3563 r3565 into r3566;
    mul r0[9u32] -2i32 into r3567;
    div r3567 1i32 into r3568;
    add r3566 r3568 into r3569;
    mul r0[10u32] 6i32 into r3570;
    div r3570 1i32 into r3571;
    add r3569 r3571 into r3572;
    mul r0[11u32] -3i32 into r3573;
    div r3573 1i32 into r3574;
    add r3572 r3574 into r3575;
    mul r0[12u32] 0i32 into r3576;
    div r3576 1i32 into r3577;
    add r3575 r3577 into r3578;
    mul r0[13u32] 7i32 into r3579;
    div r3579 1i32 into r3580;
    add r3578 r3580 into r3581;
    mul r0[14u32] 5i32 into r3582;
    div r3582 1i32 into r3583;
    add r3581 r3583 into r3584;
    mul r0[15u32] 22i32 into r3585;
    div r3585 1i32 into r3586;
    add r3584 r3586 into r3587;
    mul r0[16u32] 29i32 into r3588;
    div r3588 1i32 into r3589;
    add r3587 r3589 into r3590;
    mul r0[17u32] 56i32 into r3591;
    div r3591 1i32 into r3592;
    add r3590 r3592 into r3593;
    mul r0[18u32] 15i32 into r3594;
    div r3594 1i32 into r3595;
    add r3593 r3595 into r3596;
    mul r0[19u32] 43i32 into r3597;
    div r3597 1i32 into r3598;
    add r3596 r3598 into r3599;
    mul r0[20u32] 33i32 into r3600;
    div r3600 1i32 into r3601;
    add r3599 r3601 into r3602;
    mul r0[21u32] 50i32 into r3603;
    div r3603 1i32 into r3604;
    add r3602 r3604 into r3605;
    mul r0[22u32] 45i32 into r3606;
    div r3606 1i32 into r3607;
    add r3605 r3607 into r3608;
    mul r0[23u32] 59i32 into r3609;
    div r3609 1i32 into r3610;
    add r3608 r3610 into r3611;
    mul r0[24u32] 40i32 into r3612;
    div r3612 1i32 into r3613;
    add r3611 r3613 into r3614;
    mul r0[25u32] 41i32 into r3615;
    div r3615 1i32 into r3616;
    add r3614 r3616 into r3617;
    mul r0[26u32] 22i32 into r3618;
    div r3618 1i32 into r3619;
    add r3617 r3619 into r3620;
    mul r0[27u32] 1i32 into r3621;
    div r3621 1i32 into r3622;
    add r3620 r3622 into r3623;
    mul r0[28u32] -1i32 into r3624;
    div r3624 1i32 into r3625;
    add r3623 r3625 into r3626;
    mul r0[29u32] -18i32 into r3627;
    div r3627 1i32 into r3628;
    add r3626 r3628 into r3629;
    mul r0[30u32] -13i32 into r3630;
    div r3630 1i32 into r3631;
    add r3629 r3631 into r3632;
    mul r0[31u32] -10i32 into r3633;
    div r3633 1i32 into r3634;
    add r3632 r3634 into r3635;
    mul r1[0u32] 5i32 into r3636;
    div r3636 1i32 into r3637;
    add r3635 r3637 into r3638;
    mul r1[1u32] 1i32 into r3639;
    div r3639 1i32 into r3640;
    add r3638 r3640 into r3641;
    mul r1[2u32] -12i32 into r3642;
    div r3642 1i32 into r3643;
    add r3641 r3643 into r3644;
    mul r1[3u32] -8i32 into r3645;
    div r3645 1i32 into r3646;
    add r3644 r3646 into r3647;
    mul r1[4u32] -4i32 into r3648;
    div r3648 1i32 into r3649;
    add r3647 r3649 into r3650;
    mul r1[5u32] 5i32 into r3651;
    div r3651 1i32 into r3652;
    add r3650 r3652 into r3653;
    mul r1[6u32] -5i32 into r3654;
    div r3654 1i32 into r3655;
    add r3653 r3655 into r3656;
    mul r1[7u32] -3i32 into r3657;
    div r3657 1i32 into r3658;
    add r3656 r3658 into r3659;
    mul r1[8u32] -19i32 into r3660;
    div r3660 1i32 into r3661;
    add r3659 r3661 into r3662;
    mul r1[9u32] 6i32 into r3663;
    div r3663 1i32 into r3664;
    add r3662 r3664 into r3665;
    mul r1[10u32] -6i32 into r3666;
    div r3666 1i32 into r3667;
    add r3665 r3667 into r3668;
    mul r1[11u32] 19i32 into r3669;
    div r3669 1i32 into r3670;
    add r3668 r3670 into r3671;
    mul r1[12u32] 11i32 into r3672;
    div r3672 1i32 into r3673;
    add r3671 r3673 into r3674;
    mul r1[13u32] 12i32 into r3675;
    div r3675 1i32 into r3676;
    add r3674 r3676 into r3677;
    mul r1[14u32] 2i32 into r3678;
    div r3678 1i32 into r3679;
    add r3677 r3679 into r3680;
    mul r1[15u32] 3i32 into r3681;
    div r3681 1i32 into r3682;
    add r3680 r3682 into r3683;
    mul r1[16u32] 7i32 into r3684;
    div r3684 1i32 into r3685;
    add r3683 r3685 into r3686;
    mul r1[17u32] 2i32 into r3687;
    div r3687 1i32 into r3688;
    add r3686 r3688 into r3689;
    mul r1[18u32] 1i32 into r3690;
    div r3690 1i32 into r3691;
    add r3689 r3691 into r3692;
    mul r1[19u32] -4i32 into r3693;
    div r3693 1i32 into r3694;
    add r3692 r3694 into r3695;
    mul r1[20u32] 4i32 into r3696;
    div r3696 1i32 into r3697;
    add r3695 r3697 into r3698;
    mul r1[21u32] 6i32 into r3699;
    div r3699 1i32 into r3700;
    add r3698 r3700 into r3701;
    mul r1[22u32] 18i32 into r3702;
    div r3702 1i32 into r3703;
    add r3701 r3703 into r3704;
    mul r1[23u32] 3i32 into r3705;
    div r3705 1i32 into r3706;
    add r3704 r3706 into r3707;
    mul r1[24u32] 16i32 into r3708;
    div r3708 1i32 into r3709;
    add r3707 r3709 into r3710;
    mul r1[25u32] 0i32 into r3711;
    div r3711 1i32 into r3712;
    add r3710 r3712 into r3713;
    mul r1[26u32] 19i32 into r3714;
    div r3714 1i32 into r3715;
    add r3713 r3715 into r3716;
    mul r1[27u32] -13i32 into r3717;
    div r3717 1i32 into r3718;
    add r3716 r3718 into r3719;
    mul r1[28u32] -7i32 into r3720;
    div r3720 1i32 into r3721;
    add r3719 r3721 into r3722;
    mul r1[29u32] -3i32 into r3723;
    div r3723 1i32 into r3724;
    add r3722 r3724 into r3725;
    mul r1[30u32] 16i32 into r3726;
    div r3726 1i32 into r3727;
    add r3725 r3727 into r3728;
    mul r1[31u32] 16i32 into r3729;
    div r3729 1i32 into r3730;
    add r3728 r3730 into r3731;
    mul r2[0u32] -17i32 into r3732;
    div r3732 1i32 into r3733;
    add r3731 r3733 into r3734;
    mul r2[1u32] -19i32 into r3735;
    div r3735 1i32 into r3736;
    add r3734 r3736 into r3737;
    mul r2[2u32] -17i32 into r3738;
    div r3738 1i32 into r3739;
    add r3737 r3739 into r3740;
    mul r2[3u32] -16i32 into r3741;
    div r3741 1i32 into r3742;
    add r3740 r3742 into r3743;
    mul r2[4u32] -8i32 into r3744;
    div r3744 1i32 into r3745;
    add r3743 r3745 into r3746;
    mul r2[5u32] 2i32 into r3747;
    div r3747 1i32 into r3748;
    add r3746 r3748 into r3749;
    mul r2[6u32] 32i32 into r3750;
    div r3750 1i32 into r3751;
    add r3749 r3751 into r3752;
    mul r2[7u32] 36i32 into r3753;
    div r3753 1i32 into r3754;
    add r3752 r3754 into r3755;
    mul r2[8u32] 5i32 into r3756;
    div r3756 1i32 into r3757;
    add r3755 r3757 into r3758;
    mul r2[9u32] -18i32 into r3759;
    div r3759 1i32 into r3760;
    add r3758 r3760 into r3761;
    mul r2[10u32] -4i32 into r3762;
    div r3762 1i32 into r3763;
    add r3761 r3763 into r3764;
    mul r2[11u32] 7i32 into r3765;
    div r3765 1i32 into r3766;
    add r3764 r3766 into r3767;
    mul r2[12u32] 33i32 into r3768;
    div r3768 1i32 into r3769;
    add r3767 r3769 into r3770;
    mul r2[13u32] -12i32 into r3771;
    div r3771 1i32 into r3772;
    add r3770 r3772 into r3773;
    mul r2[14u32] -21i32 into r3774;
    div r3774 1i32 into r3775;
    add r3773 r3775 into r3776;
    mul r2[15u32] -15i32 into r3777;
    div r3777 1i32 into r3778;
    add r3776 r3778 into r3779;
    mul r2[16u32] -9i32 into r3780;
    div r3780 1i32 into r3781;
    add r3779 r3781 into r3782;
    mul r2[17u32] 1i32 into r3783;
    div r3783 1i32 into r3784;
    add r3782 r3784 into r3785;
    mul r2[18u32] -5i32 into r3786;
    div r3786 1i32 into r3787;
    add r3785 r3787 into r3788;
    mul r2[19u32] 3i32 into r3789;
    div r3789 1i32 into r3790;
    add r3788 r3790 into r3791;
    mul r2[20u32] 26i32 into r3792;
    div r3792 1i32 into r3793;
    add r3791 r3793 into r3794;
    mul r2[21u32] 21i32 into r3795;
    div r3795 1i32 into r3796;
    add r3794 r3796 into r3797;
    mul r2[22u32] -5i32 into r3798;
    div r3798 1i32 into r3799;
    add r3797 r3799 into r3800;
    mul r2[23u32] 22i32 into r3801;
    div r3801 1i32 into r3802;
    add r3800 r3802 into r3803;
    mul r2[24u32] 23i32 into r3804;
    div r3804 1i32 into r3805;
    add r3803 r3805 into r3806;
    mul r2[25u32] 26i32 into r3807;
    div r3807 1i32 into r3808;
    add r3806 r3808 into r3809;
    mul r2[26u32] -4i32 into r3810;
    div r3810 1i32 into r3811;
    add r3809 r3811 into r3812;
    mul r2[27u32] -35i32 into r3813;
    div r3813 1i32 into r3814;
    add r3812 r3814 into r3815;
    mul r2[28u32] -5i32 into r3816;
    div r3816 1i32 into r3817;
    add r3815 r3817 into r3818;
    mul r2[29u32] -24i32 into r3819;
    div r3819 1i32 into r3820;
    add r3818 r3820 into r3821;
    mul r2[30u32] -22i32 into r3822;
    div r3822 1i32 into r3823;
    add r3821 r3823 into r3824;
    mul r2[31u32] 5i32 into r3825;
    div r3825 1i32 into r3826;
    add r3824 r3826 into r3827;
    mul r3[0u32] -19i32 into r3828;
    div r3828 1i32 into r3829;
    add r3827 r3829 into r3830;
    mul r3[1u32] -3i32 into r3831;
    div r3831 1i32 into r3832;
    add r3830 r3832 into r3833;
    mul r3[2u32] 27i32 into r3834;
    div r3834 1i32 into r3835;
    add r3833 r3835 into r3836;
    mul r3[3u32] 27i32 into r3837;
    div r3837 1i32 into r3838;
    add r3836 r3838 into r3839;
    mul r3[4u32] 19i32 into r3840;
    div r3840 1i32 into r3841;
    add r3839 r3841 into r3842;
    mul r3[5u32] 32i32 into r3843;
    div r3843 1i32 into r3844;
    add r3842 r3844 into r3845;
    mul r3[6u32] 25i32 into r3846;
    div r3846 1i32 into r3847;
    add r3845 r3847 into r3848;
    mul r3[7u32] 2i32 into r3849;
    div r3849 1i32 into r3850;
    add r3848 r3850 into r3851;
    mul r3[8u32] -25i32 into r3852;
    div r3852 1i32 into r3853;
    add r3851 r3853 into r3854;
    mul r3[9u32] -18i32 into r3855;
    div r3855 1i32 into r3856;
    add r3854 r3856 into r3857;
    mul r3[10u32] -14i32 into r3858;
    div r3858 1i32 into r3859;
    add r3857 r3859 into r3860;
    mul r3[11u32] 2i32 into r3861;
    div r3861 1i32 into r3862;
    add r3860 r3862 into r3863;
    mul r3[12u32] 34i32 into r3864;
    div r3864 1i32 into r3865;
    add r3863 r3865 into r3866;
    mul r3[13u32] 38i32 into r3867;
    div r3867 1i32 into r3868;
    add r3866 r3868 into r3869;
    mul r3[14u32] -18i32 into r3870;
    div r3870 1i32 into r3871;
    add r3869 r3871 into r3872;
    mul r3[15u32] 0i32 into r3873;
    div r3873 1i32 into r3874;
    add r3872 r3874 into r3875;
    mul r3[16u32] 10i32 into r3876;
    div r3876 1i32 into r3877;
    add r3875 r3877 into r3878;
    mul r3[17u32] 11i32 into r3879;
    div r3879 1i32 into r3880;
    add r3878 r3880 into r3881;
    mul r3[18u32] 1i32 into r3882;
    div r3882 1i32 into r3883;
    add r3881 r3883 into r3884;
    mul r3[19u32] -14i32 into r3885;
    div r3885 1i32 into r3886;
    add r3884 r3886 into r3887;
    mul r3[20u32] -15i32 into r3888;
    div r3888 1i32 into r3889;
    add r3887 r3889 into r3890;
    mul r3[21u32] -6i32 into r3891;
    div r3891 1i32 into r3892;
    add r3890 r3892 into r3893;
    mul r3[22u32] -40i32 into r3894;
    div r3894 1i32 into r3895;
    add r3893 r3895 into r3896;
    mul r3[23u32] -16i32 into r3897;
    div r3897 1i32 into r3898;
    add r3896 r3898 into r3899;
    mul r3[24u32] -4i32 into r3900;
    div r3900 1i32 into r3901;
    add r3899 r3901 into r3902;
    mul r3[25u32] 34i32 into r3903;
    div r3903 1i32 into r3904;
    add r3902 r3904 into r3905;
    mul r3[26u32] 24i32 into r3906;
    div r3906 1i32 into r3907;
    add r3905 r3907 into r3908;
    mul r3[27u32] 1i32 into r3909;
    div r3909 1i32 into r3910;
    add r3908 r3910 into r3911;
    mul r3[28u32] -20i32 into r3912;
    div r3912 1i32 into r3913;
    add r3911 r3913 into r3914;
    mul r3[29u32] -1i32 into r3915;
    div r3915 1i32 into r3916;
    add r3914 r3916 into r3917;
    mul r3[30u32] -23i32 into r3918;
    div r3918 1i32 into r3919;
    add r3917 r3919 into r3920;
    mul r3[31u32] 6i32 into r3921;
    div r3921 1i32 into r3922;
    add r3920 r3922 into r3923;
    mul r4[0u32] -28i32 into r3924;
    div r3924 1i32 into r3925;
    add r3923 r3925 into r3926;
    mul r4[1u32] -24i32 into r3927;
    div r3927 1i32 into r3928;
    add r3926 r3928 into r3929;
    mul r4[2u32] -26i32 into r3930;
    div r3930 1i32 into r3931;
    add r3929 r3931 into r3932;
    mul r4[3u32] -28i32 into r3933;
    div r3933 1i32 into r3934;
    add r3932 r3934 into r3935;
    mul r4[4u32] -18i32 into r3936;
    div r3936 1i32 into r3937;
    add r3935 r3937 into r3938;
    mul r4[5u32] 27i32 into r3939;
    div r3939 1i32 into r3940;
    add r3938 r3940 into r3941;
    mul r4[6u32] 38i32 into r3942;
    div r3942 1i32 into r3943;
    add r3941 r3943 into r3944;
    mul r4[7u32] 19i32 into r3945;
    div r3945 1i32 into r3946;
    add r3944 r3946 into r3947;
    mul r4[8u32] 11i32 into r3948;
    div r3948 1i32 into r3949;
    add r3947 r3949 into r3950;
    mul r4[9u32] -7i32 into r3951;
    div r3951 1i32 into r3952;
    add r3950 r3952 into r3953;
    mul r4[10u32] -6i32 into r3954;
    div r3954 1i32 into r3955;
    add r3953 r3955 into r3956;
    mul r4[11u32] 2i32 into r3957;
    div r3957 1i32 into r3958;
    add r3956 r3958 into r3959;
    mul r4[12u32] -13i32 into r3960;
    div r3960 1i32 into r3961;
    add r3959 r3961 into r3962;
    mul r4[13u32] -18i32 into r3963;
    div r3963 1i32 into r3964;
    add r3962 r3964 into r3965;
    mul r4[14u32] 3i32 into r3966;
    div r3966 1i32 into r3967;
    add r3965 r3967 into r3968;
    mul r4[15u32] -3i32 into r3969;
    div r3969 1i32 into r3970;
    add r3968 r3970 into r3971;
    mul r4[16u32] 15i32 into r3972;
    div r3972 1i32 into r3973;
    add r3971 r3973 into r3974;
    mul r4[17u32] 12i32 into r3975;
    div r3975 1i32 into r3976;
    add r3974 r3976 into r3977;
    mul r4[18u32] 32i32 into r3978;
    div r3978 1i32 into r3979;
    add r3977 r3979 into r3980;
    mul r4[19u32] 39i32 into r3981;
    div r3981 1i32 into r3982;
    add r3980 r3982 into r3983;
    mul r4[20u32] 21i32 into r3984;
    div r3984 1i32 into r3985;
    add r3983 r3985 into r3986;
    mul r4[21u32] 6i32 into r3987;
    div r3987 1i32 into r3988;
    add r3986 r3988 into r3989;
    mul r4[22u32] 1i32 into r3990;
    div r3990 1i32 into r3991;
    add r3989 r3991 into r3992;
    mul r4[23u32] -10i32 into r3993;
    div r3993 1i32 into r3994;
    add r3992 r3994 into r3995;
    mul r4[24u32] -5i32 into r3996;
    div r3996 1i32 into r3997;
    add r3995 r3997 into r3998;
    mul r4[25u32] 5i32 into r3999;
    div r3999 1i32 into r4000;
    add r3998 r4000 into r4001;
    mul r4[26u32] -4i32 into r4002;
    div r4002 1i32 into r4003;
    add r4001 r4003 into r4004;
    mul r4[27u32] -28i32 into r4005;
    div r4005 1i32 into r4006;
    add r4004 r4006 into r4007;
    mul r4[28u32] 16i32 into r4008;
    div r4008 1i32 into r4009;
    add r4007 r4009 into r4010;
    mul r4[29u32] 9i32 into r4011;
    div r4011 1i32 into r4012;
    add r4010 r4012 into r4013;
    mul r4[30u32] 14i32 into r4014;
    div r4014 1i32 into r4015;
    add r4013 r4015 into r4016;
    mul r4[31u32] 10i32 into r4017;
    div r4017 1i32 into r4018;
    add r4016 r4018 into r4019;
    mul r5[0u32] 7i32 into r4020;
    div r4020 1i32 into r4021;
    add r4019 r4021 into r4022;
    mul r5[1u32] 19i32 into r4023;
    div r4023 1i32 into r4024;
    add r4022 r4024 into r4025;
    mul r5[2u32] 10i32 into r4026;
    div r4026 1i32 into r4027;
    add r4025 r4027 into r4028;
    mul r5[3u32] -5i32 into r4029;
    div r4029 1i32 into r4030;
    add r4028 r4030 into r4031;
    mul r5[4u32] -15i32 into r4032;
    div r4032 1i32 into r4033;
    add r4031 r4033 into r4034;
    mul r5[5u32] -49i32 into r4035;
    div r4035 1i32 into r4036;
    add r4034 r4036 into r4037;
    mul r5[6u32] -47i32 into r4038;
    div r4038 1i32 into r4039;
    add r4037 r4039 into r4040;
    mul r5[7u32] -3i32 into r4041;
    div r4041 1i32 into r4042;
    add r4040 r4042 into r4043;
    mul r5[8u32] 0i32 into r4044;
    div r4044 1i32 into r4045;
    add r4043 r4045 into r4046;
    mul r5[9u32] 5i32 into r4047;
    div r4047 1i32 into r4048;
    add r4046 r4048 into r4049;
    mul r5[10u32] 40i32 into r4050;
    div r4050 1i32 into r4051;
    add r4049 r4051 into r4052;
    mul r5[11u32] -7i32 into r4053;
    div r4053 1i32 into r4054;
    add r4052 r4054 into r4055;
    mul r5[12u32] 22i32 into r4056;
    div r4056 1i32 into r4057;
    add r4055 r4057 into r4058;
    mul r5[13u32] 5i32 into r4059;
    div r4059 1i32 into r4060;
    add r4058 r4060 into r4061;
    mul r5[14u32] -5i32 into r4062;
    div r4062 1i32 into r4063;
    add r4061 r4063 into r4064;
    mul r5[15u32] -15i32 into r4065;
    div r4065 1i32 into r4066;
    add r4064 r4066 into r4067;
    mul r5[16u32] -11i32 into r4068;
    div r4068 1i32 into r4069;
    add r4067 r4069 into r4070;
    mul r5[17u32] -5i32 into r4071;
    div r4071 1i32 into r4072;
    add r4070 r4072 into r4073;
    mul r5[18u32] -4i32 into r4074;
    div r4074 1i32 into r4075;
    add r4073 r4075 into r4076;
    mul r5[19u32] 17i32 into r4077;
    div r4077 1i32 into r4078;
    add r4076 r4078 into r4079;
    mul r5[20u32] 11i32 into r4080;
    div r4080 1i32 into r4081;
    add r4079 r4081 into r4082;
    mul r5[21u32] -5i32 into r4083;
    div r4083 1i32 into r4084;
    add r4082 r4084 into r4085;
    mul r5[22u32] 4i32 into r4086;
    div r4086 1i32 into r4087;
    add r4085 r4087 into r4088;
    mul r5[23u32] 0i32 into r4089;
    div r4089 1i32 into r4090;
    add r4088 r4090 into r4091;
    mul r5[24u32] 1i32 into r4092;
    div r4092 1i32 into r4093;
    add r4091 r4093 into r4094;
    mul r5[25u32] 4i32 into r4095;
    div r4095 1i32 into r4096;
    add r4094 r4096 into r4097;
    mul r5[26u32] 1i32 into r4098;
    div r4098 1i32 into r4099;
    add r4097 r4099 into r4100;
    mul r5[27u32] 6i32 into r4101;
    div r4101 1i32 into r4102;
    add r4100 r4102 into r4103;
    mul r5[28u32] -7i32 into r4104;
    div r4104 1i32 into r4105;
    add r4103 r4105 into r4106;
    mul r5[29u32] -3i32 into r4107;
    div r4107 1i32 into r4108;
    add r4106 r4108 into r4109;
    mul r5[30u32] 3i32 into r4110;
    div r4110 1i32 into r4111;
    add r4109 r4111 into r4112;
    mul r5[31u32] -6i32 into r4113;
    div r4113 1i32 into r4114;
    add r4112 r4114 into r4115;
    mul r6[0u32] 8i32 into r4116;
    div r4116 1i32 into r4117;
    add r4115 r4117 into r4118;
    mul r6[1u32] -4i32 into r4119;
    div r4119 1i32 into r4120;
    add r4118 r4120 into r4121;
    mul r6[2u32] 3i32 into r4122;
    div r4122 1i32 into r4123;
    add r4121 r4123 into r4124;
    mul r6[3u32] 0i32 into r4125;
    div r4125 1i32 into r4126;
    add r4124 r4126 into r4127;
    add r4127 5334i32 into r4128;
    call rectified_linear_activation r4128 into r4129;
    mul r0[0u32] -3i32 into r4130;
    div r4130 1i32 into r4131;
    mul r0[1u32] 1i32 into r4132;
    div r4132 1i32 into r4133;
    add r4131 r4133 into r4134;
    mul r0[2u32] 6i32 into r4135;
    div r4135 1i32 into r4136;
    add r4134 r4136 into r4137;
    mul r0[3u32] 1i32 into r4138;
    div r4138 1i32 into r4139;
    add r4137 r4139 into r4140;
    mul r0[4u32] 2i32 into r4141;
    div r4141 1i32 into r4142;
    add r4140 r4142 into r4143;
    mul r0[5u32] -2i32 into r4144;
    div r4144 1i32 into r4145;
    add r4143 r4145 into r4146;
    mul r0[6u32] 0i32 into r4147;
    div r4147 1i32 into r4148;
    add r4146 r4148 into r4149;
    mul r0[7u32] 13i32 into r4150;
    div r4150 1i32 into r4151;
    add r4149 r4151 into r4152;
    mul r0[8u32] 4i32 into r4153;
    div r4153 1i32 into r4154;
    add r4152 r4154 into r4155;
    mul r0[9u32] -1i32 into r4156;
    div r4156 1i32 into r4157;
    add r4155 r4157 into r4158;
    mul r0[10u32] -5i32 into r4159;
    div r4159 1i32 into r4160;
    add r4158 r4160 into r4161;
    mul r0[11u32] -8i32 into r4162;
    div r4162 1i32 into r4163;
    add r4161 r4163 into r4164;
    mul r0[12u32] -2i32 into r4165;
    div r4165 1i32 into r4166;
    add r4164 r4166 into r4167;
    mul r0[13u32] -3i32 into r4168;
    div r4168 1i32 into r4169;
    add r4167 r4169 into r4170;
    mul r0[14u32] -5i32 into r4171;
    div r4171 1i32 into r4172;
    add r4170 r4172 into r4173;
    mul r0[15u32] 15i32 into r4174;
    div r4174 1i32 into r4175;
    add r4173 r4175 into r4176;
    mul r0[16u32] -51i32 into r4177;
    div r4177 1i32 into r4178;
    add r4176 r4178 into r4179;
    mul r0[17u32] -57i32 into r4180;
    div r4180 1i32 into r4181;
    add r4179 r4181 into r4182;
    mul r0[18u32] -23i32 into r4183;
    div r4183 1i32 into r4184;
    add r4182 r4184 into r4185;
    mul r0[19u32] -44i32 into r4186;
    div r4186 1i32 into r4187;
    add r4185 r4187 into r4188;
    mul r0[20u32] -53i32 into r4189;
    div r4189 1i32 into r4190;
    add r4188 r4190 into r4191;
    mul r0[21u32] -55i32 into r4192;
    div r4192 1i32 into r4193;
    add r4191 r4193 into r4194;
    mul r0[22u32] -23i32 into r4195;
    div r4195 1i32 into r4196;
    add r4194 r4196 into r4197;
    mul r0[23u32] -2i32 into r4198;
    div r4198 1i32 into r4199;
    add r4197 r4199 into r4200;
    mul r0[24u32] 6i32 into r4201;
    div r4201 1i32 into r4202;
    add r4200 r4202 into r4203;
    mul r0[25u32] 20i32 into r4204;
    div r4204 1i32 into r4205;
    add r4203 r4205 into r4206;
    mul r0[26u32] 4i32 into r4207;
    div r4207 1i32 into r4208;
    add r4206 r4208 into r4209;
    mul r0[27u32] -3i32 into r4210;
    div r4210 1i32 into r4211;
    add r4209 r4211 into r4212;
    mul r0[28u32] 3i32 into r4213;
    div r4213 1i32 into r4214;
    add r4212 r4214 into r4215;
    mul r0[29u32] -67i32 into r4216;
    div r4216 1i32 into r4217;
    add r4215 r4217 into r4218;
    mul r0[30u32] -75i32 into r4219;
    div r4219 1i32 into r4220;
    add r4218 r4220 into r4221;
    mul r0[31u32] -19i32 into r4222;
    div r4222 1i32 into r4223;
    add r4221 r4223 into r4224;
    mul r1[0u32] -23i32 into r4225;
    div r4225 1i32 into r4226;
    add r4224 r4226 into r4227;
    mul r1[1u32] -4i32 into r4228;
    div r4228 1i32 into r4229;
    add r4227 r4229 into r4230;
    mul r1[2u32] -5i32 into r4231;
    div r4231 1i32 into r4232;
    add r4230 r4232 into r4233;
    mul r1[3u32] 7i32 into r4234;
    div r4234 1i32 into r4235;
    add r4233 r4235 into r4236;
    mul r1[4u32] 19i32 into r4237;
    div r4237 1i32 into r4238;
    add r4236 r4238 into r4239;
    mul r1[5u32] 8i32 into r4240;
    div r4240 1i32 into r4241;
    add r4239 r4241 into r4242;
    mul r1[6u32] 3i32 into r4243;
    div r4243 1i32 into r4244;
    add r4242 r4244 into r4245;
    mul r1[7u32] 33i32 into r4246;
    div r4246 1i32 into r4247;
    add r4245 r4247 into r4248;
    mul r1[8u32] 22i32 into r4249;
    div r4249 1i32 into r4250;
    add r4248 r4250 into r4251;
    mul r1[9u32] -2i32 into r4252;
    div r4252 1i32 into r4253;
    add r4251 r4253 into r4254;
    mul r1[10u32] -4i32 into r4255;
    div r4255 1i32 into r4256;
    add r4254 r4256 into r4257;
    mul r1[11u32] 2i32 into r4258;
    div r4258 1i32 into r4259;
    add r4257 r4259 into r4260;
    mul r1[12u32] -32i32 into r4261;
    div r4261 1i32 into r4262;
    add r4260 r4262 into r4263;
    mul r1[13u32] -28i32 into r4264;
    div r4264 1i32 into r4265;
    add r4263 r4265 into r4266;
    mul r1[14u32] -7i32 into r4267;
    div r4267 1i32 into r4268;
    add r4266 r4268 into r4269;
    mul r1[15u32] 0i32 into r4270;
    div r4270 1i32 into r4271;
    add r4269 r4271 into r4272;
    mul r1[16u32] 4i32 into r4273;
    div r4273 1i32 into r4274;
    add r4272 r4274 into r4275;
    mul r1[17u32] 1i32 into r4276;
    div r4276 1i32 into r4277;
    add r4275 r4277 into r4278;
    mul r1[18u32] 12i32 into r4279;
    div r4279 1i32 into r4280;
    add r4278 r4280 into r4281;
    mul r1[19u32] 18i32 into r4282;
    div r4282 1i32 into r4283;
    add r4281 r4283 into r4284;
    mul r1[20u32] 12i32 into r4285;
    div r4285 1i32 into r4286;
    add r4284 r4286 into r4287;
    mul r1[21u32] 38i32 into r4288;
    div r4288 1i32 into r4289;
    add r4287 r4289 into r4290;
    mul r1[22u32] 37i32 into r4291;
    div r4291 1i32 into r4292;
    add r4290 r4292 into r4293;
    mul r1[23u32] 5i32 into r4294;
    div r4294 1i32 into r4295;
    add r4293 r4295 into r4296;
    mul r1[24u32] -7i32 into r4297;
    div r4297 1i32 into r4298;
    add r4296 r4298 into r4299;
    mul r1[25u32] -37i32 into r4300;
    div r4300 1i32 into r4301;
    add r4299 r4301 into r4302;
    mul r1[26u32] -74i32 into r4303;
    div r4303 1i32 into r4304;
    add r4302 r4304 into r4305;
    mul r1[27u32] -18i32 into r4306;
    div r4306 1i32 into r4307;
    add r4305 r4307 into r4308;
    mul r1[28u32] 4i32 into r4309;
    div r4309 1i32 into r4310;
    add r4308 r4310 into r4311;
    mul r1[29u32] 11i32 into r4312;
    div r4312 1i32 into r4313;
    add r4311 r4313 into r4314;
    mul r1[30u32] 10i32 into r4315;
    div r4315 1i32 into r4316;
    add r4314 r4316 into r4317;
    mul r1[31u32] -29i32 into r4318;
    div r4318 1i32 into r4319;
    add r4317 r4319 into r4320;
    mul r2[0u32] -3i32 into r4321;
    div r4321 1i32 into r4322;
    add r4320 r4322 into r4323;
    mul r2[1u32] 5i32 into r4324;
    div r4324 1i32 into r4325;
    add r4323 r4325 into r4326;
    mul r2[2u32] 9i32 into r4327;
    div r4327 1i32 into r4328;
    add r4326 r4328 into r4329;
    mul r2[3u32] 40i32 into r4330;
    div r4330 1i32 into r4331;
    add r4329 r4331 into r4332;
    mul r2[4u32] 78i32 into r4333;
    div r4333 1i32 into r4334;
    add r4332 r4334 into r4335;
    mul r2[5u32] -3i32 into r4336;
    div r4336 1i32 into r4337;
    add r4335 r4337 into r4338;
    mul r2[6u32] 1i32 into r4339;
    div r4339 1i32 into r4340;
    add r4338 r4340 into r4341;
    mul r2[7u32] -36i32 into r4342;
    div r4342 1i32 into r4343;
    add r4341 r4343 into r4344;
    mul r2[8u32] -38i32 into r4345;
    div r4345 1i32 into r4346;
    add r4344 r4346 into r4347;
    mul r2[9u32] -8i32 into r4348;
    div r4348 1i32 into r4349;
    add r4347 r4349 into r4350;
    mul r2[10u32] 7i32 into r4351;
    div r4351 1i32 into r4352;
    add r4350 r4352 into r4353;
    mul r2[11u32] 6i32 into r4354;
    div r4354 1i32 into r4355;
    add r4353 r4355 into r4356;
    mul r2[12u32] -3i32 into r4357;
    div r4357 1i32 into r4358;
    add r4356 r4358 into r4359;
    mul r2[13u32] -36i32 into r4360;
    div r4360 1i32 into r4361;
    add r4359 r4361 into r4362;
    mul r2[14u32] -19i32 into r4363;
    div r4363 1i32 into r4364;
    add r4362 r4364 into r4365;
    mul r2[15u32] -10i32 into r4366;
    div r4366 1i32 into r4367;
    add r4365 r4367 into r4368;
    mul r2[16u32] -9i32 into r4369;
    div r4369 1i32 into r4370;
    add r4368 r4370 into r4371;
    mul r2[17u32] 16i32 into r4372;
    div r4372 1i32 into r4373;
    add r4371 r4373 into r4374;
    mul r2[18u32] 77i32 into r4375;
    div r4375 1i32 into r4376;
    add r4374 r4376 into r4377;
    mul r2[19u32] 1i32 into r4378;
    div r4378 1i32 into r4379;
    add r4377 r4379 into r4380;
    mul r2[20u32] -2i32 into r4381;
    div r4381 1i32 into r4382;
    add r4380 r4382 into r4383;
    mul r2[21u32] -5i32 into r4384;
    div r4384 1i32 into r4385;
    add r4383 r4385 into r4386;
    mul r2[22u32] -22i32 into r4387;
    div r4387 1i32 into r4388;
    add r4386 r4388 into r4389;
    mul r2[23u32] 7i32 into r4390;
    div r4390 1i32 into r4391;
    add r4389 r4391 into r4392;
    mul r2[24u32] 10i32 into r4393;
    div r4393 1i32 into r4394;
    add r4392 r4394 into r4395;
    mul r2[25u32] 24i32 into r4396;
    div r4396 1i32 into r4397;
    add r4395 r4397 into r4398;
    mul r2[26u32] 41i32 into r4399;
    div r4399 1i32 into r4400;
    add r4398 r4400 into r4401;
    mul r2[27u32] -19i32 into r4402;
    div r4402 1i32 into r4403;
    add r4401 r4403 into r4404;
    mul r2[28u32] -26i32 into r4405;
    div r4405 1i32 into r4406;
    add r4404 r4406 into r4407;
    mul r2[29u32] -10i32 into r4408;
    div r4408 1i32 into r4409;
    add r4407 r4409 into r4410;
    mul r2[30u32] -4i32 into r4411;
    div r4411 1i32 into r4412;
    add r4410 r4412 into r4413;
    mul r2[31u32] -17i32 into r4414;
    div r4414 1i32 into r4415;
    add r4413 r4415 into r4416;
    mul r3[0u32] 0i32 into r4417;
    div r4417 1i32 into r4418;
    add r4416 r4418 into r4419;
    mul r3[1u32] 1i32 into r4420;
    div r4420 1i32 into r4421;
    add r4419 r4421 into r4422;
    mul r3[2u32] 20i32 into r4423;
    div r4423 1i32 into r4424;
    add r4422 r4424 into r4425;
    mul r3[3u32] -4i32 into r4426;
    div r4426 1i32 into r4427;
    add r4425 r4427 into r4428;
    mul r3[4u32] 16i32 into r4429;
    div r4429 1i32 into r4430;
    add r4428 r4430 into r4431;
    mul r3[5u32] 18i32 into r4432;
    div r4432 1i32 into r4433;
    add r4431 r4433 into r4434;
    mul r3[6u32] 35i32 into r4435;
    div r4435 1i32 into r4436;
    add r4434 r4436 into r4437;
    mul r3[7u32] 42i32 into r4438;
    div r4438 1i32 into r4439;
    add r4437 r4439 into r4440;
    mul r3[8u32] 34i32 into r4441;
    div r4441 1i32 into r4442;
    add r4440 r4442 into r4443;
    mul r3[9u32] -19i32 into r4444;
    div r4444 1i32 into r4445;
    add r4443 r4445 into r4446;
    mul r3[10u32] -10i32 into r4447;
    div r4447 1i32 into r4448;
    add r4446 r4448 into r4449;
    mul r3[11u32] -9i32 into r4450;
    div r4450 1i32 into r4451;
    add r4449 r4451 into r4452;
    mul r3[12u32] -6i32 into r4453;
    div r4453 1i32 into r4454;
    add r4452 r4454 into r4455;
    mul r3[13u32] 15i32 into r4456;
    div r4456 1i32 into r4457;
    add r4455 r4457 into r4458;
    mul r3[14u32] 17i32 into r4459;
    div r4459 1i32 into r4460;
    add r4458 r4460 into r4461;
    mul r3[15u32] 7i32 into r4462;
    div r4462 1i32 into r4463;
    add r4461 r4463 into r4464;
    mul r3[16u32] -22i32 into r4465;
    div r4465 1i32 into r4466;
    add r4464 r4466 into r4467;
    mul r3[17u32] -5i32 into r4468;
    div r4468 1i32 into r4469;
    add r4467 r4469 into r4470;
    mul r3[18u32] 4i32 into r4471;
    div r4471 1i32 into r4472;
    add r4470 r4472 into r4473;
    mul r3[19u32] 26i32 into r4474;
    div r4474 1i32 into r4475;
    add r4473 r4475 into r4476;
    mul r3[20u32] 19i32 into r4477;
    div r4477 1i32 into r4478;
    add r4476 r4478 into r4479;
    mul r3[21u32] 28i32 into r4480;
    div r4480 1i32 into r4481;
    add r4479 r4481 into r4482;
    mul r3[22u32] -5i32 into r4483;
    div r4483 1i32 into r4484;
    add r4482 r4484 into r4485;
    mul r3[23u32] -2i32 into r4486;
    div r4486 1i32 into r4487;
    add r4485 r4487 into r4488;
    mul r3[24u32] 7i32 into r4489;
    div r4489 1i32 into r4490;
    add r4488 r4490 into r4491;
    mul r3[25u32] -7i32 into r4492;
    div r4492 1i32 into r4493;
    add r4491 r4493 into r4494;
    mul r3[26u32] -3i32 into r4495;
    div r4495 1i32 into r4496;
    add r4494 r4496 into r4497;
    mul r3[27u32] 5i32 into r4498;
    div r4498 1i32 into r4499;
    add r4497 r4499 into r4500;
    mul r3[28u32] 33i32 into r4501;
    div r4501 1i32 into r4502;
    add r4500 r4502 into r4503;
    mul r3[29u32] -3i32 into r4504;
    div r4504 1i32 into r4505;
    add r4503 r4505 into r4506;
    mul r3[30u32] -23i32 into r4507;
    div r4507 1i32 into r4508;
    add r4506 r4508 into r4509;
    mul r3[31u32] -3i32 into r4510;
    div r4510 1i32 into r4511;
    add r4509 r4511 into r4512;
    mul r4[0u32] -2i32 into r4513;
    div r4513 1i32 into r4514;
    add r4512 r4514 into r4515;
    mul r4[1u32] 27i32 into r4516;
    div r4516 1i32 into r4517;
    add r4515 r4517 into r4518;
    mul r4[2u32] 16i32 into r4519;
    div r4519 1i32 into r4520;
    add r4518 r4520 into r4521;
    mul r4[3u32] 11i32 into r4522;
    div r4522 1i32 into r4523;
    add r4521 r4523 into r4524;
    mul r4[4u32] 2i32 into r4525;
    div r4525 1i32 into r4526;
    add r4524 r4526 into r4527;
    mul r4[5u32] -4i32 into r4528;
    div r4528 1i32 into r4529;
    add r4527 r4529 into r4530;
    mul r4[6u32] -5i32 into r4531;
    div r4531 1i32 into r4532;
    add r4530 r4532 into r4533;
    mul r4[7u32] -1i32 into r4534;
    div r4534 1i32 into r4535;
    add r4533 r4535 into r4536;
    mul r4[8u32] 2i32 into r4537;
    div r4537 1i32 into r4538;
    add r4536 r4538 into r4539;
    mul r4[9u32] 10i32 into r4540;
    div r4540 1i32 into r4541;
    add r4539 r4541 into r4542;
    mul r4[10u32] 12i32 into r4543;
    div r4543 1i32 into r4544;
    add r4542 r4544 into r4545;
    mul r4[11u32] -5i32 into r4546;
    div r4546 1i32 into r4547;
    add r4545 r4547 into r4548;
    mul r4[12u32] -13i32 into r4549;
    div r4549 1i32 into r4550;
    add r4548 r4550 into r4551;
    mul r4[13u32] -11i32 into r4552;
    div r4552 1i32 into r4553;
    add r4551 r4553 into r4554;
    mul r4[14u32] -12i32 into r4555;
    div r4555 1i32 into r4556;
    add r4554 r4556 into r4557;
    mul r4[15u32] 2i32 into r4558;
    div r4558 1i32 into r4559;
    add r4557 r4559 into r4560;
    mul r4[16u32] -1i32 into r4561;
    div r4561 1i32 into r4562;
    add r4560 r4562 into r4563;
    mul r4[17u32] 8i32 into r4564;
    div r4564 1i32 into r4565;
    add r4563 r4565 into r4566;
    mul r4[18u32] 0i32 into r4567;
    div r4567 1i32 into r4568;
    add r4566 r4568 into r4569;
    mul r4[19u32] 6i32 into r4570;
    div r4570 1i32 into r4571;
    add r4569 r4571 into r4572;
    mul r4[20u32] 8i32 into r4573;
    div r4573 1i32 into r4574;
    add r4572 r4574 into r4575;
    mul r4[21u32] 8i32 into r4576;
    div r4576 1i32 into r4577;
    add r4575 r4577 into r4578;
    mul r4[22u32] 24i32 into r4579;
    div r4579 1i32 into r4580;
    add r4578 r4580 into r4581;
    mul r4[23u32] 28i32 into r4582;
    div r4582 1i32 into r4583;
    add r4581 r4583 into r4584;
    mul r4[24u32] -22i32 into r4585;
    div r4585 1i32 into r4586;
    add r4584 r4586 into r4587;
    mul r4[25u32] 1i32 into r4588;
    div r4588 1i32 into r4589;
    add r4587 r4589 into r4590;
    mul r4[26u32] -6i32 into r4591;
    div r4591 1i32 into r4592;
    add r4590 r4592 into r4593;
    mul r4[27u32] 0i32 into r4594;
    div r4594 1i32 into r4595;
    add r4593 r4595 into r4596;
    mul r4[28u32] -18i32 into r4597;
    div r4597 1i32 into r4598;
    add r4596 r4598 into r4599;
    mul r4[29u32] -10i32 into r4600;
    div r4600 1i32 into r4601;
    add r4599 r4601 into r4602;
    mul r4[30u32] 9i32 into r4603;
    div r4603 1i32 into r4604;
    add r4602 r4604 into r4605;
    mul r4[31u32] 18i32 into r4606;
    div r4606 1i32 into r4607;
    add r4605 r4607 into r4608;
    mul r5[0u32] 22i32 into r4609;
    div r4609 1i32 into r4610;
    add r4608 r4610 into r4611;
    mul r5[1u32] 20i32 into r4612;
    div r4612 1i32 into r4613;
    add r4611 r4613 into r4614;
    mul r5[2u32] 20i32 into r4615;
    div r4615 1i32 into r4616;
    add r4614 r4616 into r4617;
    mul r5[3u32] 13i32 into r4618;
    div r4618 1i32 into r4619;
    add r4617 r4619 into r4620;
    mul r5[4u32] 25i32 into r4621;
    div r4621 1i32 into r4622;
    add r4620 r4622 into r4623;
    mul r5[5u32] 51i32 into r4624;
    div r4624 1i32 into r4625;
    add r4623 r4625 into r4626;
    mul r5[6u32] 12i32 into r4627;
    div r4627 1i32 into r4628;
    add r4626 r4628 into r4629;
    mul r5[7u32] -4i32 into r4630;
    div r4630 1i32 into r4631;
    add r4629 r4631 into r4632;
    mul r5[8u32] 7i32 into r4633;
    div r4633 1i32 into r4634;
    add r4632 r4634 into r4635;
    mul r5[9u32] 8i32 into r4636;
    div r4636 1i32 into r4637;
    add r4635 r4637 into r4638;
    mul r5[10u32] -37i32 into r4639;
    div r4639 1i32 into r4640;
    add r4638 r4640 into r4641;
    mul r5[11u32] -38i32 into r4642;
    div r4642 1i32 into r4643;
    add r4641 r4643 into r4644;
    mul r5[12u32] -31i32 into r4645;
    div r4645 1i32 into r4646;
    add r4644 r4646 into r4647;
    mul r5[13u32] -15i32 into r4648;
    div r4648 1i32 into r4649;
    add r4647 r4649 into r4650;
    mul r5[14u32] -5i32 into r4651;
    div r4651 1i32 into r4652;
    add r4650 r4652 into r4653;
    mul r5[15u32] -11i32 into r4654;
    div r4654 1i32 into r4655;
    add r4653 r4655 into r4656;
    mul r5[16u32] -9i32 into r4657;
    div r4657 1i32 into r4658;
    add r4656 r4658 into r4659;
    mul r5[17u32] -16i32 into r4660;
    div r4660 1i32 into r4661;
    add r4659 r4661 into r4662;
    mul r5[18u32] -26i32 into r4663;
    div r4663 1i32 into r4664;
    add r4662 r4664 into r4665;
    mul r5[19u32] 24i32 into r4666;
    div r4666 1i32 into r4667;
    add r4665 r4667 into r4668;
    mul r5[20u32] 34i32 into r4669;
    div r4669 1i32 into r4670;
    add r4668 r4670 into r4671;
    mul r5[21u32] 7i32 into r4672;
    div r4672 1i32 into r4673;
    add r4671 r4673 into r4674;
    mul r5[22u32] 0i32 into r4675;
    div r4675 1i32 into r4676;
    add r4674 r4676 into r4677;
    mul r5[23u32] 5i32 into r4678;
    div r4678 1i32 into r4679;
    add r4677 r4679 into r4680;
    mul r5[24u32] -2i32 into r4681;
    div r4681 1i32 into r4682;
    add r4680 r4682 into r4683;
    mul r5[25u32] 3i32 into r4684;
    div r4684 1i32 into r4685;
    add r4683 r4685 into r4686;
    mul r5[26u32] 0i32 into r4687;
    div r4687 1i32 into r4688;
    add r4686 r4688 into r4689;
    mul r5[27u32] 0i32 into r4690;
    div r4690 1i32 into r4691;
    add r4689 r4691 into r4692;
    mul r5[28u32] -2i32 into r4693;
    div r4693 1i32 into r4694;
    add r4692 r4694 into r4695;
    mul r5[29u32] -1i32 into r4696;
    div r4696 1i32 into r4697;
    add r4695 r4697 into r4698;
    mul r5[30u32] -4i32 into r4699;
    div r4699 1i32 into r4700;
    add r4698 r4700 into r4701;
    mul r5[31u32] 5i32 into r4702;
    div r4702 1i32 into r4703;
    add r4701 r4703 into r4704;
    mul r6[0u32] 7i32 into r4705;
    div r4705 1i32 into r4706;
    add r4704 r4706 into r4707;
    mul r6[1u32] -8i32 into r4708;
    div r4708 1i32 into r4709;
    add r4707 r4709 into r4710;
    mul r6[2u32] 4i32 into r4711;
    div r4711 1i32 into r4712;
    add r4710 r4712 into r4713;
    mul r6[3u32] -4i32 into r4714;
    div r4714 1i32 into r4715;
    add r4713 r4715 into r4716;
    add r4716 6893i32 into r4717;
    call rectified_linear_activation r4717 into r4718;
    mul r0[0u32] -2i32 into r4719;
    div r4719 1i32 into r4720;
    mul r0[1u32] -8i32 into r4721;
    div r4721 1i32 into r4722;
    add r4720 r4722 into r4723;
    mul r0[2u32] -6i32 into r4724;
    div r4724 1i32 into r4725;
    add r4723 r4725 into r4726;
    mul r0[3u32] 1i32 into r4727;
    div r4727 1i32 into r4728;
    add r4726 r4728 into r4729;
    mul r0[4u32] 2i32 into r4730;
    div r4730 1i32 into r4731;
    add r4729 r4731 into r4732;
    mul r0[5u32] 0i32 into r4733;
    div r4733 1i32 into r4734;
    add r4732 r4734 into r4735;
    mul r0[6u32] 25i32 into r4736;
    div r4736 1i32 into r4737;
    add r4735 r4737 into r4738;
    mul r0[7u32] 6i32 into r4739;
    div r4739 1i32 into r4740;
    add r4738 r4740 into r4741;
    mul r0[8u32] -3i32 into r4742;
    div r4742 1i32 into r4743;
    add r4741 r4743 into r4744;
    mul r0[9u32] -7i32 into r4745;
    div r4745 1i32 into r4746;
    add r4744 r4746 into r4747;
    mul r0[10u32] 0i32 into r4748;
    div r4748 1i32 into r4749;
    add r4747 r4749 into r4750;
    mul r0[11u32] -8i32 into r4751;
    div r4751 1i32 into r4752;
    add r4750 r4752 into r4753;
    mul r0[12u32] 3i32 into r4754;
    div r4754 1i32 into r4755;
    add r4753 r4755 into r4756;
    mul r0[13u32] -8i32 into r4757;
    div r4757 1i32 into r4758;
    add r4756 r4758 into r4759;
    mul r0[14u32] 6i32 into r4760;
    div r4760 1i32 into r4761;
    add r4759 r4761 into r4762;
    mul r0[15u32] -19i32 into r4763;
    div r4763 1i32 into r4764;
    add r4762 r4764 into r4765;
    mul r0[16u32] -8i32 into r4766;
    div r4766 1i32 into r4767;
    add r4765 r4767 into r4768;
    mul r0[17u32] 49i32 into r4769;
    div r4769 1i32 into r4770;
    add r4768 r4770 into r4771;
    mul r0[18u32] 47i32 into r4772;
    div r4772 1i32 into r4773;
    add r4771 r4773 into r4774;
    mul r0[19u32] 85i32 into r4775;
    div r4775 1i32 into r4776;
    add r4774 r4776 into r4777;
    mul r0[20u32] 23i32 into r4778;
    div r4778 1i32 into r4779;
    add r4777 r4779 into r4780;
    mul r0[21u32] 27i32 into r4781;
    div r4781 1i32 into r4782;
    add r4780 r4782 into r4783;
    mul r0[22u32] 3i32 into r4784;
    div r4784 1i32 into r4785;
    add r4783 r4785 into r4786;
    mul r0[23u32] 9i32 into r4787;
    div r4787 1i32 into r4788;
    add r4786 r4788 into r4789;
    mul r0[24u32] 45i32 into r4790;
    div r4790 1i32 into r4791;
    add r4789 r4791 into r4792;
    mul r0[25u32] 33i32 into r4793;
    div r4793 1i32 into r4794;
    add r4792 r4794 into r4795;
    mul r0[26u32] -2i32 into r4796;
    div r4796 1i32 into r4797;
    add r4795 r4797 into r4798;
    mul r0[27u32] -4i32 into r4799;
    div r4799 1i32 into r4800;
    add r4798 r4800 into r4801;
    mul r0[28u32] 4i32 into r4802;
    div r4802 1i32 into r4803;
    add r4801 r4803 into r4804;
    mul r0[29u32] 3i32 into r4805;
    div r4805 1i32 into r4806;
    add r4804 r4806 into r4807;
    mul r0[30u32] 42i32 into r4808;
    div r4808 1i32 into r4809;
    add r4807 r4809 into r4810;
    mul r0[31u32] 15i32 into r4811;
    div r4811 1i32 into r4812;
    add r4810 r4812 into r4813;
    mul r1[0u32] 18i32 into r4814;
    div r4814 1i32 into r4815;
    add r4813 r4815 into r4816;
    mul r1[1u32] 20i32 into r4817;
    div r4817 1i32 into r4818;
    add r4816 r4818 into r4819;
    mul r1[2u32] 13i32 into r4820;
    div r4820 1i32 into r4821;
    add r4819 r4821 into r4822;
    mul r1[3u32] 1i32 into r4823;
    div r4823 1i32 into r4824;
    add r4822 r4824 into r4825;
    mul r1[4u32] 3i32 into r4826;
    div r4826 1i32 into r4827;
    add r4825 r4827 into r4828;
    mul r1[5u32] 5i32 into r4829;
    div r4829 1i32 into r4830;
    add r4828 r4830 into r4831;
    mul r1[6u32] 7i32 into r4832;
    div r4832 1i32 into r4833;
    add r4831 r4833 into r4834;
    mul r1[7u32] 1i32 into r4835;
    div r4835 1i32 into r4836;
    add r4834 r4836 into r4837;
    mul r1[8u32] 10i32 into r4838;
    div r4838 1i32 into r4839;
    add r4837 r4839 into r4840;
    mul r1[9u32] 2i32 into r4841;
    div r4841 1i32 into r4842;
    add r4840 r4842 into r4843;
    mul r1[10u32] 0i32 into r4844;
    div r4844 1i32 into r4845;
    add r4843 r4845 into r4846;
    mul r1[11u32] 1i32 into r4847;
    div r4847 1i32 into r4848;
    add r4846 r4848 into r4849;
    mul r1[12u32] 13i32 into r4850;
    div r4850 1i32 into r4851;
    add r4849 r4851 into r4852;
    mul r1[13u32] -3i32 into r4853;
    div r4853 1i32 into r4854;
    add r4852 r4854 into r4855;
    mul r1[14u32] 9i32 into r4856;
    div r4856 1i32 into r4857;
    add r4855 r4857 into r4858;
    mul r1[15u32] 8i32 into r4859;
    div r4859 1i32 into r4860;
    add r4858 r4860 into r4861;
    mul r1[16u32] 21i32 into r4862;
    div r4862 1i32 into r4863;
    add r4861 r4863 into r4864;
    mul r1[17u32] 36i32 into r4865;
    div r4865 1i32 into r4866;
    add r4864 r4866 into r4867;
    mul r1[18u32] 23i32 into r4868;
    div r4868 1i32 into r4869;
    add r4867 r4869 into r4870;
    mul r1[19u32] 1i32 into r4871;
    div r4871 1i32 into r4872;
    add r4870 r4872 into r4873;
    mul r1[20u32] -9i32 into r4874;
    div r4874 1i32 into r4875;
    add r4873 r4875 into r4876;
    mul r1[21u32] -25i32 into r4877;
    div r4877 1i32 into r4878;
    add r4876 r4878 into r4879;
    mul r1[22u32] 9i32 into r4880;
    div r4880 1i32 into r4881;
    add r4879 r4881 into r4882;
    mul r1[23u32] 2i32 into r4883;
    div r4883 1i32 into r4884;
    add r4882 r4884 into r4885;
    mul r1[24u32] -17i32 into r4886;
    div r4886 1i32 into r4887;
    add r4885 r4887 into r4888;
    mul r1[25u32] -13i32 into r4889;
    div r4889 1i32 into r4890;
    add r4888 r4890 into r4891;
    mul r1[26u32] 17i32 into r4892;
    div r4892 1i32 into r4893;
    add r4891 r4893 into r4894;
    mul r1[27u32] -19i32 into r4895;
    div r4895 1i32 into r4896;
    add r4894 r4896 into r4897;
    mul r1[28u32] -22i32 into r4898;
    div r4898 1i32 into r4899;
    add r4897 r4899 into r4900;
    mul r1[29u32] -2i32 into r4901;
    div r4901 1i32 into r4902;
    add r4900 r4902 into r4903;
    mul r1[30u32] 11i32 into r4904;
    div r4904 1i32 into r4905;
    add r4903 r4905 into r4906;
    mul r1[31u32] 20i32 into r4907;
    div r4907 1i32 into r4908;
    add r4906 r4908 into r4909;
    mul r2[0u32] -10i32 into r4910;
    div r4910 1i32 into r4911;
    add r4909 r4911 into r4912;
    mul r2[1u32] -21i32 into r4913;
    div r4913 1i32 into r4914;
    add r4912 r4914 into r4915;
    mul r2[2u32] -22i32 into r4916;
    div r4916 1i32 into r4917;
    add r4915 r4917 into r4918;
    mul r2[3u32] -28i32 into r4919;
    div r4919 1i32 into r4920;
    add r4918 r4920 into r4921;
    mul r2[4u32] -24i32 into r4922;
    div r4922 1i32 into r4923;
    add r4921 r4923 into r4924;
    mul r2[5u32] -6i32 into r4925;
    div r4925 1i32 into r4926;
    add r4924 r4926 into r4927;
    mul r2[6u32] -22i32 into r4928;
    div r4928 1i32 into r4929;
    add r4927 r4929 into r4930;
    mul r2[7u32] -32i32 into r4931;
    div r4931 1i32 into r4932;
    add r4930 r4932 into r4933;
    mul r2[8u32] -11i32 into r4934;
    div r4934 1i32 into r4935;
    add r4933 r4935 into r4936;
    mul r2[9u32] 1i32 into r4937;
    div r4937 1i32 into r4938;
    add r4936 r4938 into r4939;
    mul r2[10u32] -4i32 into r4940;
    div r4940 1i32 into r4941;
    add r4939 r4941 into r4942;
    mul r2[11u32] -4i32 into r4943;
    div r4943 1i32 into r4944;
    add r4942 r4944 into r4945;
    mul r2[12u32] -27i32 into r4946;
    div r4946 1i32 into r4947;
    add r4945 r4947 into r4948;
    mul r2[13u32] -48i32 into r4949;
    div r4949 1i32 into r4950;
    add r4948 r4950 into r4951;
    mul r2[14u32] -26i32 into r4952;
    div r4952 1i32 into r4953;
    add r4951 r4953 into r4954;
    mul r2[15u32] 4i32 into r4955;
    div r4955 1i32 into r4956;
    add r4954 r4956 into r4957;
    mul r2[16u32] 5i32 into r4958;
    div r4958 1i32 into r4959;
    add r4957 r4959 into r4960;
    mul r2[17u32] -5i32 into r4961;
    div r4961 1i32 into r4962;
    add r4960 r4962 into r4963;
    mul r2[18u32] -55i32 into r4964;
    div r4964 1i32 into r4965;
    add r4963 r4965 into r4966;
    mul r2[19u32] -6i32 into r4967;
    div r4967 1i32 into r4968;
    add r4966 r4968 into r4969;
    mul r2[20u32] -32i32 into r4970;
    div r4970 1i32 into r4971;
    add r4969 r4971 into r4972;
    mul r2[21u32] -18i32 into r4973;
    div r4973 1i32 into r4974;
    add r4972 r4974 into r4975;
    mul r2[22u32] -14i32 into r4976;
    div r4976 1i32 into r4977;
    add r4975 r4977 into r4978;
    mul r2[23u32] 1i32 into r4979;
    div r4979 1i32 into r4980;
    add r4978 r4980 into r4981;
    mul r2[24u32] 8i32 into r4982;
    div r4982 1i32 into r4983;
    add r4981 r4983 into r4984;
    mul r2[25u32] 16i32 into r4985;
    div r4985 1i32 into r4986;
    add r4984 r4986 into r4987;
    mul r2[26u32] -6i32 into r4988;
    div r4988 1i32 into r4989;
    add r4987 r4989 into r4990;
    mul r2[27u32] -17i32 into r4991;
    div r4991 1i32 into r4992;
    add r4990 r4992 into r4993;
    mul r2[28u32] 9i32 into r4994;
    div r4994 1i32 into r4995;
    add r4993 r4995 into r4996;
    mul r2[29u32] 13i32 into r4997;
    div r4997 1i32 into r4998;
    add r4996 r4998 into r4999;
    mul r2[30u32] 30i32 into r5000;
    div r5000 1i32 into r5001;
    add r4999 r5001 into r5002;
    mul r2[31u32] 63i32 into r5003;
    div r5003 1i32 into r5004;
    add r5002 r5004 into r5005;
    mul r3[0u32] 14i32 into r5006;
    div r5006 1i32 into r5007;
    add r5005 r5007 into r5008;
    mul r3[1u32] -6i32 into r5009;
    div r5009 1i32 into r5010;
    add r5008 r5010 into r5011;
    mul r3[2u32] -30i32 into r5012;
    div r5012 1i32 into r5013;
    add r5011 r5013 into r5014;
    mul r3[3u32] -23i32 into r5015;
    div r5015 1i32 into r5016;
    add r5014 r5016 into r5017;
    mul r3[4u32] -5i32 into r5018;
    div r5018 1i32 into r5019;
    add r5017 r5019 into r5020;
    mul r3[5u32] 19i32 into r5021;
    div r5021 1i32 into r5022;
    add r5020 r5022 into r5023;
    mul r3[6u32] 20i32 into r5024;
    div r5024 1i32 into r5025;
    add r5023 r5025 into r5026;
    mul r3[7u32] 27i32 into r5027;
    div r5027 1i32 into r5028;
    add r5026 r5028 into r5029;
    mul r3[8u32] 24i32 into r5030;
    div r5030 1i32 into r5031;
    add r5029 r5031 into r5032;
    mul r3[9u32] 10i32 into r5033;
    div r5033 1i32 into r5034;
    add r5032 r5034 into r5035;
    mul r3[10u32] 23i32 into r5036;
    div r5036 1i32 into r5037;
    add r5035 r5037 into r5038;
    mul r3[11u32] 14i32 into r5039;
    div r5039 1i32 into r5040;
    add r5038 r5040 into r5041;
    mul r3[12u32] 7i32 into r5042;
    div r5042 1i32 into r5043;
    add r5041 r5043 into r5044;
    mul r3[13u32] 3i32 into r5045;
    div r5045 1i32 into r5046;
    add r5044 r5046 into r5047;
    mul r3[14u32] 44i32 into r5048;
    div r5048 1i32 into r5049;
    add r5047 r5049 into r5050;
    mul r3[15u32] 5i32 into r5051;
    div r5051 1i32 into r5052;
    add r5050 r5052 into r5053;
    mul r3[16u32] -12i32 into r5054;
    div r5054 1i32 into r5055;
    add r5053 r5055 into r5056;
    mul r3[17u32] 28i32 into r5057;
    div r5057 1i32 into r5058;
    add r5056 r5058 into r5059;
    mul r3[18u32] -7i32 into r5060;
    div r5060 1i32 into r5061;
    add r5059 r5061 into r5062;
    mul r3[19u32] 15i32 into r5063;
    div r5063 1i32 into r5064;
    add r5062 r5064 into r5065;
    mul r3[20u32] 43i32 into r5066;
    div r5066 1i32 into r5067;
    add r5065 r5067 into r5068;
    mul r3[21u32] 54i32 into r5069;
    div r5069 1i32 into r5070;
    add r5068 r5070 into r5071;
    mul r3[22u32] 26i32 into r5072;
    div r5072 1i32 into r5073;
    add r5071 r5073 into r5074;
    mul r3[23u32] 0i32 into r5075;
    div r5075 1i32 into r5076;
    add r5074 r5076 into r5077;
    mul r3[24u32] 26i32 into r5078;
    div r5078 1i32 into r5079;
    add r5077 r5079 into r5080;
    mul r3[25u32] 22i32 into r5081;
    div r5081 1i32 into r5082;
    add r5080 r5082 into r5083;
    mul r3[26u32] 12i32 into r5084;
    div r5084 1i32 into r5085;
    add r5083 r5085 into r5086;
    mul r3[27u32] -1i32 into r5087;
    div r5087 1i32 into r5088;
    add r5086 r5088 into r5089;
    mul r3[28u32] 30i32 into r5090;
    div r5090 1i32 into r5091;
    add r5089 r5091 into r5092;
    mul r3[29u32] -2i32 into r5093;
    div r5093 1i32 into r5094;
    add r5092 r5094 into r5095;
    mul r3[30u32] 24i32 into r5096;
    div r5096 1i32 into r5097;
    add r5095 r5097 into r5098;
    mul r3[31u32] -18i32 into r5099;
    div r5099 1i32 into r5100;
    add r5098 r5100 into r5101;
    mul r4[0u32] -14i32 into r5102;
    div r5102 1i32 into r5103;
    add r5101 r5103 into r5104;
    mul r4[1u32] 12i32 into r5105;
    div r5105 1i32 into r5106;
    add r5104 r5106 into r5107;
    mul r4[2u32] -1i32 into r5108;
    div r5108 1i32 into r5109;
    add r5107 r5109 into r5110;
    mul r4[3u32] 14i32 into r5111;
    div r5111 1i32 into r5112;
    add r5110 r5112 into r5113;
    mul r4[4u32] -4i32 into r5114;
    div r5114 1i32 into r5115;
    add r5113 r5115 into r5116;
    mul r4[5u32] 18i32 into r5117;
    div r5117 1i32 into r5118;
    add r5116 r5118 into r5119;
    mul r4[6u32] 35i32 into r5120;
    div r5120 1i32 into r5121;
    add r5119 r5121 into r5122;
    mul r4[7u32] 22i32 into r5123;
    div r5123 1i32 into r5124;
    add r5122 r5124 into r5125;
    mul r4[8u32] 14i32 into r5126;
    div r5126 1i32 into r5127;
    add r5125 r5127 into r5128;
    mul r4[9u32] 8i32 into r5129;
    div r5129 1i32 into r5130;
    add r5128 r5130 into r5131;
    mul r4[10u32] -8i32 into r5132;
    div r5132 1i32 into r5133;
    add r5131 r5133 into r5134;
    mul r4[11u32] 1i32 into r5135;
    div r5135 1i32 into r5136;
    add r5134 r5136 into r5137;
    mul r4[12u32] -13i32 into r5138;
    div r5138 1i32 into r5139;
    add r5137 r5139 into r5140;
    mul r4[13u32] 39i32 into r5141;
    div r5141 1i32 into r5142;
    add r5140 r5142 into r5143;
    mul r4[14u32] 8i32 into r5144;
    div r5144 1i32 into r5145;
    add r5143 r5145 into r5146;
    mul r4[15u32] -10i32 into r5147;
    div r5147 1i32 into r5148;
    add r5146 r5148 into r5149;
    mul r4[16u32] 1i32 into r5150;
    div r5150 1i32 into r5151;
    add r5149 r5151 into r5152;
    mul r4[17u32] 3i32 into r5153;
    div r5153 1i32 into r5154;
    add r5152 r5154 into r5155;
    mul r4[18u32] 19i32 into r5156;
    div r5156 1i32 into r5157;
    add r5155 r5157 into r5158;
    mul r4[19u32] 21i32 into r5159;
    div r5159 1i32 into r5160;
    add r5158 r5160 into r5161;
    mul r4[20u32] 19i32 into r5162;
    div r5162 1i32 into r5163;
    add r5161 r5163 into r5164;
    mul r4[21u32] 10i32 into r5165;
    div r5165 1i32 into r5166;
    add r5164 r5166 into r5167;
    mul r4[22u32] -6i32 into r5168;
    div r5168 1i32 into r5169;
    add r5167 r5169 into r5170;
    mul r4[23u32] 2i32 into r5171;
    div r5171 1i32 into r5172;
    add r5170 r5172 into r5173;
    mul r4[24u32] 3i32 into r5174;
    div r5174 1i32 into r5175;
    add r5173 r5175 into r5176;
    mul r4[25u32] -7i32 into r5177;
    div r5177 1i32 into r5178;
    add r5176 r5178 into r5179;
    mul r4[26u32] -13i32 into r5180;
    div r5180 1i32 into r5181;
    add r5179 r5181 into r5182;
    mul r4[27u32] 52i32 into r5183;
    div r5183 1i32 into r5184;
    add r5182 r5184 into r5185;
    mul r4[28u32] -9i32 into r5186;
    div r5186 1i32 into r5187;
    add r5185 r5187 into r5188;
    mul r4[29u32] -19i32 into r5189;
    div r5189 1i32 into r5190;
    add r5188 r5190 into r5191;
    mul r4[30u32] 3i32 into r5192;
    div r5192 1i32 into r5193;
    add r5191 r5193 into r5194;
    mul r4[31u32] 8i32 into r5195;
    div r5195 1i32 into r5196;
    add r5194 r5196 into r5197;
    mul r5[0u32] 8i32 into r5198;
    div r5198 1i32 into r5199;
    add r5197 r5199 into r5200;
    mul r5[1u32] 3i32 into r5201;
    div r5201 1i32 into r5202;
    add r5200 r5202 into r5203;
    mul r5[2u32] -7i32 into r5204;
    div r5204 1i32 into r5205;
    add r5203 r5205 into r5206;
    mul r5[3u32] 14i32 into r5207;
    div r5207 1i32 into r5208;
    add r5206 r5208 into r5209;
    mul r5[4u32] 33i32 into r5210;
    div r5210 1i32 into r5211;
    add r5209 r5211 into r5212;
    mul r5[5u32] 29i32 into r5213;
    div r5213 1i32 into r5214;
    add r5212 r5214 into r5215;
    mul r5[6u32] 20i32 into r5216;
    div r5216 1i32 into r5217;
    add r5215 r5217 into r5218;
    mul r5[7u32] -5i32 into r5219;
    div r5219 1i32 into r5220;
    add r5218 r5220 into r5221;
    mul r5[8u32] -1i32 into r5222;
    div r5222 1i32 into r5223;
    add r5221 r5223 into r5224;
    mul r5[9u32] -16i32 into r5225;
    div r5225 1i32 into r5226;
    add r5224 r5226 into r5227;
    mul r5[10u32] -17i32 into r5228;
    div r5228 1i32 into r5229;
    add r5227 r5229 into r5230;
    mul r5[11u32] 8i32 into r5231;
    div r5231 1i32 into r5232;
    add r5230 r5232 into r5233;
    mul r5[12u32] -14i32 into r5234;
    div r5234 1i32 into r5235;
    add r5233 r5235 into r5236;
    mul r5[13u32] -6i32 into r5237;
    div r5237 1i32 into r5238;
    add r5236 r5238 into r5239;
    mul r5[14u32] -26i32 into r5240;
    div r5240 1i32 into r5241;
    add r5239 r5241 into r5242;
    mul r5[15u32] -7i32 into r5243;
    div r5243 1i32 into r5244;
    add r5242 r5244 into r5245;
    mul r5[16u32] -5i32 into r5246;
    div r5246 1i32 into r5247;
    add r5245 r5247 into r5248;
    mul r5[17u32] -9i32 into r5249;
    div r5249 1i32 into r5250;
    add r5248 r5250 into r5251;
    mul r5[18u32] 10i32 into r5252;
    div r5252 1i32 into r5253;
    add r5251 r5253 into r5254;
    mul r5[19u32] 3i32 into r5255;
    div r5255 1i32 into r5256;
    add r5254 r5256 into r5257;
    mul r5[20u32] 14i32 into r5258;
    div r5258 1i32 into r5259;
    add r5257 r5259 into r5260;
    mul r5[21u32] 4i32 into r5261;
    div r5261 1i32 into r5262;
    add r5260 r5262 into r5263;
    mul r5[22u32] 3i32 into r5264;
    div r5264 1i32 into r5265;
    add r5263 r5265 into r5266;
    mul r5[23u32] -7i32 into r5267;
    div r5267 1i32 into r5268;
    add r5266 r5268 into r5269;
    mul r5[24u32] -6i32 into r5270;
    div r5270 1i32 into r5271;
    add r5269 r5271 into r5272;
    mul r5[25u32] 0i32 into r5273;
    div r5273 1i32 into r5274;
    add r5272 r5274 into r5275;
    mul r5[26u32] 4i32 into r5276;
    div r5276 1i32 into r5277;
    add r5275 r5277 into r5278;
    mul r5[27u32] 6i32 into r5279;
    div r5279 1i32 into r5280;
    add r5278 r5280 into r5281;
    mul r5[28u32] 3i32 into r5282;
    div r5282 1i32 into r5283;
    add r5281 r5283 into r5284;
    mul r5[29u32] 7i32 into r5285;
    div r5285 1i32 into r5286;
    add r5284 r5286 into r5287;
    mul r5[30u32] -2i32 into r5288;
    div r5288 1i32 into r5289;
    add r5287 r5289 into r5290;
    mul r5[31u32] 3i32 into r5291;
    div r5291 1i32 into r5292;
    add r5290 r5292 into r5293;
    mul r6[0u32] -1i32 into r5294;
    div r5294 1i32 into r5295;
    add r5293 r5295 into r5296;
    mul r6[1u32] 3i32 into r5297;
    div r5297 1i32 into r5298;
    add r5296 r5298 into r5299;
    mul r6[2u32] 1i32 into r5300;
    div r5300 1i32 into r5301;
    add r5299 r5301 into r5302;
    mul r6[3u32] -7i32 into r5303;
    div r5303 1i32 into r5304;
    add r5302 r5304 into r5305;
    add r5305 1950i32 into r5306;
    call rectified_linear_activation r5306 into r5307;
    mul r0[0u32] 3i32 into r5308;
    div r5308 1i32 into r5309;
    mul r0[1u32] 4i32 into r5310;
    div r5310 1i32 into r5311;
    add r5309 r5311 into r5312;
    mul r0[2u32] 7i32 into r5313;
    div r5313 1i32 into r5314;
    add r5312 r5314 into r5315;
    mul r0[3u32] -1i32 into r5316;
    div r5316 1i32 into r5317;
    add r5315 r5317 into r5318;
    mul r0[4u32] -4i32 into r5319;
    div r5319 1i32 into r5320;
    add r5318 r5320 into r5321;
    mul r0[5u32] 9i32 into r5322;
    div r5322 1i32 into r5323;
    add r5321 r5323 into r5324;
    mul r0[6u32] 1i32 into r5325;
    div r5325 1i32 into r5326;
    add r5324 r5326 into r5327;
    mul r0[7u32] 13i32 into r5328;
    div r5328 1i32 into r5329;
    add r5327 r5329 into r5330;
    mul r0[8u32] 1i32 into r5331;
    div r5331 1i32 into r5332;
    add r5330 r5332 into r5333;
    mul r0[9u32] -7i32 into r5334;
    div r5334 1i32 into r5335;
    add r5333 r5335 into r5336;
    mul r0[10u32] -5i32 into r5337;
    div r5337 1i32 into r5338;
    add r5336 r5338 into r5339;
    mul r0[11u32] 5i32 into r5340;
    div r5340 1i32 into r5341;
    add r5339 r5341 into r5342;
    mul r0[12u32] 4i32 into r5343;
    div r5343 1i32 into r5344;
    add r5342 r5344 into r5345;
    mul r0[13u32] 4i32 into r5346;
    div r5346 1i32 into r5347;
    add r5345 r5347 into r5348;
    mul r0[14u32] -5i32 into r5349;
    div r5349 1i32 into r5350;
    add r5348 r5350 into r5351;
    mul r0[15u32] 20i32 into r5352;
    div r5352 1i32 into r5353;
    add r5351 r5353 into r5354;
    mul r0[16u32] -27i32 into r5355;
    div r5355 1i32 into r5356;
    add r5354 r5356 into r5357;
    mul r0[17u32] -19i32 into r5358;
    div r5358 1i32 into r5359;
    add r5357 r5359 into r5360;
    mul r0[18u32] 37i32 into r5361;
    div r5361 1i32 into r5362;
    add r5360 r5362 into r5363;
    mul r0[19u32] 8i32 into r5364;
    div r5364 1i32 into r5365;
    add r5363 r5365 into r5366;
    mul r0[20u32] -22i32 into r5367;
    div r5367 1i32 into r5368;
    add r5366 r5368 into r5369;
    mul r0[21u32] -25i32 into r5370;
    div r5370 1i32 into r5371;
    add r5369 r5371 into r5372;
    mul r0[22u32] -13i32 into r5373;
    div r5373 1i32 into r5374;
    add r5372 r5374 into r5375;
    mul r0[23u32] 9i32 into r5376;
    div r5376 1i32 into r5377;
    add r5375 r5377 into r5378;
    mul r0[24u32] 11i32 into r5379;
    div r5379 1i32 into r5380;
    add r5378 r5380 into r5381;
    mul r0[25u32] 30i32 into r5382;
    div r5382 1i32 into r5383;
    add r5381 r5383 into r5384;
    mul r0[26u32] 37i32 into r5385;
    div r5385 1i32 into r5386;
    add r5384 r5386 into r5387;
    mul r0[27u32] 2i32 into r5388;
    div r5388 1i32 into r5389;
    add r5387 r5389 into r5390;
    mul r0[28u32] -4i32 into r5391;
    div r5391 1i32 into r5392;
    add r5390 r5392 into r5393;
    mul r0[29u32] -34i32 into r5394;
    div r5394 1i32 into r5395;
    add r5393 r5395 into r5396;
    mul r0[30u32] -42i32 into r5397;
    div r5397 1i32 into r5398;
    add r5396 r5398 into r5399;
    mul r0[31u32] -8i32 into r5400;
    div r5400 1i32 into r5401;
    add r5399 r5401 into r5402;
    mul r1[0u32] -7i32 into r5403;
    div r5403 1i32 into r5404;
    add r5402 r5404 into r5405;
    mul r1[1u32] 7i32 into r5406;
    div r5406 1i32 into r5407;
    add r5405 r5407 into r5408;
    mul r1[2u32] 5i32 into r5409;
    div r5409 1i32 into r5410;
    add r5408 r5410 into r5411;
    mul r1[3u32] -1i32 into r5412;
    div r5412 1i32 into r5413;
    add r5411 r5413 into r5414;
    mul r1[4u32] 1i32 into r5415;
    div r5415 1i32 into r5416;
    add r5414 r5416 into r5417;
    mul r1[5u32] -1i32 into r5418;
    div r5418 1i32 into r5419;
    add r5417 r5419 into r5420;
    mul r1[6u32] 2i32 into r5421;
    div r5421 1i32 into r5422;
    add r5420 r5422 into r5423;
    mul r1[7u32] 7i32 into r5424;
    div r5424 1i32 into r5425;
    add r5423 r5425 into r5426;
    mul r1[8u32] 32i32 into r5427;
    div r5427 1i32 into r5428;
    add r5426 r5428 into r5429;
    mul r1[9u32] 2i32 into r5430;
    div r5430 1i32 into r5431;
    add r5429 r5431 into r5432;
    mul r1[10u32] -7i32 into r5433;
    div r5433 1i32 into r5434;
    add r5432 r5434 into r5435;
    mul r1[11u32] 6i32 into r5436;
    div r5436 1i32 into r5437;
    add r5435 r5437 into r5438;
    mul r1[12u32] 2i32 into r5439;
    div r5439 1i32 into r5440;
    add r5438 r5440 into r5441;
    mul r1[13u32] 12i32 into r5442;
    div r5442 1i32 into r5443;
    add r5441 r5443 into r5444;
    mul r1[14u32] 21i32 into r5445;
    div r5445 1i32 into r5446;
    add r5444 r5446 into r5447;
    mul r1[15u32] 17i32 into r5448;
    div r5448 1i32 into r5449;
    add r5447 r5449 into r5450;
    mul r1[16u32] 12i32 into r5451;
    div r5451 1i32 into r5452;
    add r5450 r5452 into r5453;
    mul r1[17u32] 12i32 into r5454;
    div r5454 1i32 into r5455;
    add r5453 r5455 into r5456;
    mul r1[18u32] 8i32 into r5457;
    div r5457 1i32 into r5458;
    add r5456 r5458 into r5459;
    mul r1[19u32] 10i32 into r5460;
    div r5460 1i32 into r5461;
    add r5459 r5461 into r5462;
    mul r1[20u32] 9i32 into r5463;
    div r5463 1i32 into r5464;
    add r5462 r5464 into r5465;
    mul r1[21u32] 3i32 into r5466;
    div r5466 1i32 into r5467;
    add r5465 r5467 into r5468;
    mul r1[22u32] 31i32 into r5469;
    div r5469 1i32 into r5470;
    add r5468 r5470 into r5471;
    mul r1[23u32] -2i32 into r5472;
    div r5472 1i32 into r5473;
    add r5471 r5473 into r5474;
    mul r1[24u32] -4i32 into r5475;
    div r5475 1i32 into r5476;
    add r5474 r5476 into r5477;
    mul r1[25u32] 3i32 into r5478;
    div r5478 1i32 into r5479;
    add r5477 r5479 into r5480;
    mul r1[26u32] 9i32 into r5481;
    div r5481 1i32 into r5482;
    add r5480 r5482 into r5483;
    mul r1[27u32] 23i32 into r5484;
    div r5484 1i32 into r5485;
    add r5483 r5485 into r5486;
    mul r1[28u32] 24i32 into r5487;
    div r5487 1i32 into r5488;
    add r5486 r5488 into r5489;
    mul r1[29u32] 24i32 into r5490;
    div r5490 1i32 into r5491;
    add r5489 r5491 into r5492;
    mul r1[30u32] 16i32 into r5493;
    div r5493 1i32 into r5494;
    add r5492 r5494 into r5495;
    mul r1[31u32] 7i32 into r5496;
    div r5496 1i32 into r5497;
    add r5495 r5497 into r5498;
    mul r2[0u32] 0i32 into r5499;
    div r5499 1i32 into r5500;
    add r5498 r5500 into r5501;
    mul r2[1u32] 9i32 into r5502;
    div r5502 1i32 into r5503;
    add r5501 r5503 into r5504;
    mul r2[2u32] 17i32 into r5505;
    div r5505 1i32 into r5506;
    add r5504 r5506 into r5507;
    mul r2[3u32] 30i32 into r5508;
    div r5508 1i32 into r5509;
    add r5507 r5509 into r5510;
    mul r2[4u32] 31i32 into r5511;
    div r5511 1i32 into r5512;
    add r5510 r5512 into r5513;
    mul r2[5u32] -8i32 into r5514;
    div r5514 1i32 into r5515;
    add r5513 r5515 into r5516;
    mul r2[6u32] -9i32 into r5517;
    div r5517 1i32 into r5518;
    add r5516 r5518 into r5519;
    mul r2[7u32] -19i32 into r5520;
    div r5520 1i32 into r5521;
    add r5519 r5521 into r5522;
    mul r2[8u32] 42i32 into r5523;
    div r5523 1i32 into r5524;
    add r5522 r5524 into r5525;
    mul r2[9u32] 45i32 into r5526;
    div r5526 1i32 into r5527;
    add r5525 r5527 into r5528;
    mul r2[10u32] 32i32 into r5529;
    div r5529 1i32 into r5530;
    add r5528 r5530 into r5531;
    mul r2[11u32] 34i32 into r5532;
    div r5532 1i32 into r5533;
    add r5531 r5533 into r5534;
    mul r2[12u32] 20i32 into r5535;
    div r5535 1i32 into r5536;
    add r5534 r5536 into r5537;
    mul r2[13u32] -9i32 into r5538;
    div r5538 1i32 into r5539;
    add r5537 r5539 into r5540;
    mul r2[14u32] -23i32 into r5541;
    div r5541 1i32 into r5542;
    add r5540 r5542 into r5543;
    mul r2[15u32] -21i32 into r5544;
    div r5544 1i32 into r5545;
    add r5543 r5545 into r5546;
    mul r2[16u32] -24i32 into r5547;
    div r5547 1i32 into r5548;
    add r5546 r5548 into r5549;
    mul r2[17u32] -7i32 into r5550;
    div r5550 1i32 into r5551;
    add r5549 r5551 into r5552;
    mul r2[18u32] 47i32 into r5553;
    div r5553 1i32 into r5554;
    add r5552 r5554 into r5555;
    mul r2[19u32] 8i32 into r5556;
    div r5556 1i32 into r5557;
    add r5555 r5557 into r5558;
    mul r2[20u32] -3i32 into r5559;
    div r5559 1i32 into r5560;
    add r5558 r5560 into r5561;
    mul r2[21u32] 3i32 into r5562;
    div r5562 1i32 into r5563;
    add r5561 r5563 into r5564;
    mul r2[22u32] -12i32 into r5565;
    div r5565 1i32 into r5566;
    add r5564 r5566 into r5567;
    mul r2[23u32] -19i32 into r5568;
    div r5568 1i32 into r5569;
    add r5567 r5569 into r5570;
    mul r2[24u32] -28i32 into r5571;
    div r5571 1i32 into r5572;
    add r5570 r5572 into r5573;
    mul r2[25u32] -27i32 into r5574;
    div r5574 1i32 into r5575;
    add r5573 r5575 into r5576;
    mul r2[26u32] -40i32 into r5577;
    div r5577 1i32 into r5578;
    add r5576 r5578 into r5579;
    mul r2[27u32] -25i32 into r5580;
    div r5580 1i32 into r5581;
    add r5579 r5581 into r5582;
    mul r2[28u32] -17i32 into r5583;
    div r5583 1i32 into r5584;
    add r5582 r5584 into r5585;
    mul r2[29u32] -12i32 into r5586;
    div r5586 1i32 into r5587;
    add r5585 r5587 into r5588;
    mul r2[30u32] -32i32 into r5589;
    div r5589 1i32 into r5590;
    add r5588 r5590 into r5591;
    mul r2[31u32] -79i32 into r5592;
    div r5592 1i32 into r5593;
    add r5591 r5593 into r5594;
    mul r3[0u32] 1i32 into r5595;
    div r5595 1i32 into r5596;
    add r5594 r5596 into r5597;
    mul r3[1u32] 2i32 into r5598;
    div r5598 1i32 into r5599;
    add r5597 r5599 into r5600;
    mul r3[2u32] 23i32 into r5601;
    div r5601 1i32 into r5602;
    add r5600 r5602 into r5603;
    mul r3[3u32] -23i32 into r5604;
    div r5604 1i32 into r5605;
    add r5603 r5605 into r5606;
    mul r3[4u32] -62i32 into r5607;
    div r5607 1i32 into r5608;
    add r5606 r5608 into r5609;
    mul r3[5u32] -78i32 into r5610;
    div r5610 1i32 into r5611;
    add r5609 r5611 into r5612;
    mul r3[6u32] -34i32 into r5613;
    div r5613 1i32 into r5614;
    add r5612 r5614 into r5615;
    mul r3[7u32] -23i32 into r5616;
    div r5616 1i32 into r5617;
    add r5615 r5617 into r5618;
    mul r3[8u32] -14i32 into r5619;
    div r5619 1i32 into r5620;
    add r5618 r5620 into r5621;
    mul r3[9u32] -5i32 into r5622;
    div r5622 1i32 into r5623;
    add r5621 r5623 into r5624;
    mul r3[10u32] -11i32 into r5625;
    div r5625 1i32 into r5626;
    add r5624 r5626 into r5627;
    mul r3[11u32] -3i32 into r5628;
    div r5628 1i32 into r5629;
    add r5627 r5629 into r5630;
    mul r3[12u32] -6i32 into r5631;
    div r5631 1i32 into r5632;
    add r5630 r5632 into r5633;
    mul r3[13u32] -3i32 into r5634;
    div r5634 1i32 into r5635;
    add r5633 r5635 into r5636;
    mul r3[14u32] 32i32 into r5637;
    div r5637 1i32 into r5638;
    add r5636 r5638 into r5639;
    mul r3[15u32] 0i32 into r5640;
    div r5640 1i32 into r5641;
    add r5639 r5641 into r5642;
    mul r3[16u32] 3i32 into r5643;
    div r5643 1i32 into r5644;
    add r5642 r5644 into r5645;
    mul r3[17u32] -40i32 into r5646;
    div r5646 1i32 into r5647;
    add r5645 r5647 into r5648;
    mul r3[18u32] -54i32 into r5649;
    div r5649 1i32 into r5650;
    add r5648 r5650 into r5651;
    mul r3[19u32] -39i32 into r5652;
    div r5652 1i32 into r5653;
    add r5651 r5653 into r5654;
    mul r3[20u32] -20i32 into r5655;
    div r5655 1i32 into r5656;
    add r5654 r5656 into r5657;
    mul r3[21u32] -4i32 into r5658;
    div r5658 1i32 into r5659;
    add r5657 r5659 into r5660;
    mul r3[22u32] 19i32 into r5661;
    div r5661 1i32 into r5662;
    add r5660 r5662 into r5663;
    mul r3[23u32] -8i32 into r5664;
    div r5664 1i32 into r5665;
    add r5663 r5665 into r5666;
    mul r3[24u32] -5i32 into r5667;
    div r5667 1i32 into r5668;
    add r5666 r5668 into r5669;
    mul r3[25u32] 4i32 into r5670;
    div r5670 1i32 into r5671;
    add r5669 r5671 into r5672;
    mul r3[26u32] 5i32 into r5673;
    div r5673 1i32 into r5674;
    add r5672 r5674 into r5675;
    mul r3[27u32] 10i32 into r5676;
    div r5676 1i32 into r5677;
    add r5675 r5677 into r5678;
    mul r3[28u32] 51i32 into r5679;
    div r5679 1i32 into r5680;
    add r5678 r5680 into r5681;
    mul r3[29u32] -2i32 into r5682;
    div r5682 1i32 into r5683;
    add r5681 r5683 into r5684;
    mul r3[30u32] 4i32 into r5685;
    div r5685 1i32 into r5686;
    add r5684 r5686 into r5687;
    mul r3[31u32] -12i32 into r5688;
    div r5688 1i32 into r5689;
    add r5687 r5689 into r5690;
    mul r4[0u32] 15i32 into r5691;
    div r5691 1i32 into r5692;
    add r5690 r5692 into r5693;
    mul r4[1u32] 18i32 into r5694;
    div r5694 1i32 into r5695;
    add r5693 r5695 into r5696;
    mul r4[2u32] -3i32 into r5697;
    div r5697 1i32 into r5698;
    add r5696 r5698 into r5699;
    mul r4[3u32] 1i32 into r5700;
    div r5700 1i32 into r5701;
    add r5699 r5701 into r5702;
    mul r4[4u32] 10i32 into r5703;
    div r5703 1i32 into r5704;
    add r5702 r5704 into r5705;
    mul r4[5u32] 3i32 into r5706;
    div r5706 1i32 into r5707;
    add r5705 r5707 into r5708;
    mul r4[6u32] 3i32 into r5709;
    div r5709 1i32 into r5710;
    add r5708 r5710 into r5711;
    mul r4[7u32] 1i32 into r5712;
    div r5712 1i32 into r5713;
    add r5711 r5713 into r5714;
    mul r4[8u32] 0i32 into r5715;
    div r5715 1i32 into r5716;
    add r5714 r5716 into r5717;
    mul r4[9u32] 13i32 into r5718;
    div r5718 1i32 into r5719;
    add r5717 r5719 into r5720;
    mul r4[10u32] 18i32 into r5721;
    div r5721 1i32 into r5722;
    add r5720 r5722 into r5723;
    mul r4[11u32] 3i32 into r5724;
    div r5724 1i32 into r5725;
    add r5723 r5725 into r5726;
    mul r4[12u32] -18i32 into r5727;
    div r5727 1i32 into r5728;
    add r5726 r5728 into r5729;
    mul r4[13u32] 0i32 into r5730;
    div r5730 1i32 into r5731;
    add r5729 r5731 into r5732;
    mul r4[14u32] 12i32 into r5733;
    div r5733 1i32 into r5734;
    add r5732 r5734 into r5735;
    mul r4[15u32] 22i32 into r5736;
    div r5736 1i32 into r5737;
    add r5735 r5737 into r5738;
    mul r4[16u32] 26i32 into r5739;
    div r5739 1i32 into r5740;
    add r5738 r5740 into r5741;
    mul r4[17u32] 17i32 into r5742;
    div r5742 1i32 into r5743;
    add r5741 r5743 into r5744;
    mul r4[18u32] 23i32 into r5745;
    div r5745 1i32 into r5746;
    add r5744 r5746 into r5747;
    mul r4[19u32] 11i32 into r5748;
    div r5748 1i32 into r5749;
    add r5747 r5749 into r5750;
    mul r4[20u32] 13i32 into r5751;
    div r5751 1i32 into r5752;
    add r5750 r5752 into r5753;
    mul r4[21u32] 9i32 into r5754;
    div r5754 1i32 into r5755;
    add r5753 r5755 into r5756;
    mul r4[22u32] 7i32 into r5757;
    div r5757 1i32 into r5758;
    add r5756 r5758 into r5759;
    mul r4[23u32] 29i32 into r5760;
    div r5760 1i32 into r5761;
    add r5759 r5761 into r5762;
    mul r4[24u32] 3i32 into r5763;
    div r5763 1i32 into r5764;
    add r5762 r5764 into r5765;
    mul r4[25u32] 7i32 into r5766;
    div r5766 1i32 into r5767;
    add r5765 r5767 into r5768;
    mul r4[26u32] -15i32 into r5769;
    div r5769 1i32 into r5770;
    add r5768 r5770 into r5771;
    mul r4[27u32] -5i32 into r5772;
    div r5772 1i32 into r5773;
    add r5771 r5773 into r5774;
    mul r4[28u32] 32i32 into r5775;
    div r5775 1i32 into r5776;
    add r5774 r5776 into r5777;
    mul r4[29u32] 12i32 into r5778;
    div r5778 1i32 into r5779;
    add r5777 r5779 into r5780;
    mul r4[30u32] 7i32 into r5781;
    div r5781 1i32 into r5782;
    add r5780 r5782 into r5783;
    mul r4[31u32] 8i32 into r5784;
    div r5784 1i32 into r5785;
    add r5783 r5785 into r5786;
    mul r5[0u32] 6i32 into r5787;
    div r5787 1i32 into r5788;
    add r5786 r5788 into r5789;
    mul r5[1u32] 12i32 into r5790;
    div r5790 1i32 into r5791;
    add r5789 r5791 into r5792;
    mul r5[2u32] 3i32 into r5793;
    div r5793 1i32 into r5794;
    add r5792 r5794 into r5795;
    mul r5[3u32] 10i32 into r5796;
    div r5796 1i32 into r5797;
    add r5795 r5797 into r5798;
    mul r5[4u32] 21i32 into r5799;
    div r5799 1i32 into r5800;
    add r5798 r5800 into r5801;
    mul r5[5u32] 38i32 into r5802;
    div r5802 1i32 into r5803;
    add r5801 r5803 into r5804;
    mul r5[6u32] 19i32 into r5805;
    div r5805 1i32 into r5806;
    add r5804 r5806 into r5807;
    mul r5[7u32] -5i32 into r5808;
    div r5808 1i32 into r5809;
    add r5807 r5809 into r5810;
    mul r5[8u32] 0i32 into r5811;
    div r5811 1i32 into r5812;
    add r5810 r5812 into r5813;
    mul r5[9u32] -7i32 into r5814;
    div r5814 1i32 into r5815;
    add r5813 r5815 into r5816;
    mul r5[10u32] 8i32 into r5817;
    div r5817 1i32 into r5818;
    add r5816 r5818 into r5819;
    mul r5[11u32] 0i32 into r5820;
    div r5820 1i32 into r5821;
    add r5819 r5821 into r5822;
    mul r5[12u32] 14i32 into r5823;
    div r5823 1i32 into r5824;
    add r5822 r5824 into r5825;
    mul r5[13u32] 27i32 into r5826;
    div r5826 1i32 into r5827;
    add r5825 r5827 into r5828;
    mul r5[14u32] 35i32 into r5829;
    div r5829 1i32 into r5830;
    add r5828 r5830 into r5831;
    mul r5[15u32] 41i32 into r5832;
    div r5832 1i32 into r5833;
    add r5831 r5833 into r5834;
    mul r5[16u32] 47i32 into r5835;
    div r5835 1i32 into r5836;
    add r5834 r5836 into r5837;
    mul r5[17u32] 33i32 into r5838;
    div r5838 1i32 into r5839;
    add r5837 r5839 into r5840;
    mul r5[18u32] 15i32 into r5841;
    div r5841 1i32 into r5842;
    add r5840 r5842 into r5843;
    mul r5[19u32] -3i32 into r5844;
    div r5844 1i32 into r5845;
    add r5843 r5845 into r5846;
    mul r5[20u32] 9i32 into r5847;
    div r5847 1i32 into r5848;
    add r5846 r5848 into r5849;
    mul r5[21u32] 6i32 into r5850;
    div r5850 1i32 into r5851;
    add r5849 r5851 into r5852;
    mul r5[22u32] -1i32 into r5853;
    div r5853 1i32 into r5854;
    add r5852 r5854 into r5855;
    mul r5[23u32] -4i32 into r5856;
    div r5856 1i32 into r5857;
    add r5855 r5857 into r5858;
    mul r5[24u32] 0i32 into r5859;
    div r5859 1i32 into r5860;
    add r5858 r5860 into r5861;
    mul r5[25u32] -5i32 into r5862;
    div r5862 1i32 into r5863;
    add r5861 r5863 into r5864;
    mul r5[26u32] 0i32 into r5865;
    div r5865 1i32 into r5866;
    add r5864 r5866 into r5867;
    mul r5[27u32] -6i32 into r5868;
    div r5868 1i32 into r5869;
    add r5867 r5869 into r5870;
    mul r5[28u32] 3i32 into r5871;
    div r5871 1i32 into r5872;
    add r5870 r5872 into r5873;
    mul r5[29u32] -8i32 into r5874;
    div r5874 1i32 into r5875;
    add r5873 r5875 into r5876;
    mul r5[30u32] 6i32 into r5877;
    div r5877 1i32 into r5878;
    add r5876 r5878 into r5879;
    mul r5[31u32] -7i32 into r5880;
    div r5880 1i32 into r5881;
    add r5879 r5881 into r5882;
    mul r6[0u32] -7i32 into r5883;
    div r5883 1i32 into r5884;
    add r5882 r5884 into r5885;
    mul r6[1u32] -2i32 into r5886;
    div r5886 1i32 into r5887;
    add r5885 r5887 into r5888;
    mul r6[2u32] -1i32 into r5889;
    div r5889 1i32 into r5890;
    add r5888 r5890 into r5891;
    mul r6[3u32] -7i32 into r5892;
    div r5892 1i32 into r5893;
    add r5891 r5893 into r5894;
    add r5894 498i32 into r5895;
    call rectified_linear_activation r5895 into r5896;
    mul r595 -69i32 into r5897;
    div r5897 1i32 into r5898;
    mul r1184 26i32 into r5899;
    div r5899 1i32 into r5900;
    add r5898 r5900 into r5901;
    mul r1773 -91i32 into r5902;
    div r5902 1i32 into r5903;
    add r5901 r5903 into r5904;
    mul r2362 46i32 into r5905;
    div r5905 1i32 into r5906;
    add r5904 r5906 into r5907;
    mul r2951 0i32 into r5908;
    div r5908 1i32 into r5909;
    add r5907 r5909 into r5910;
    mul r3540 -38i32 into r5911;
    div r5911 1i32 into r5912;
    add r5910 r5912 into r5913;
    mul r4129 29i32 into r5914;
    div r5914 1i32 into r5915;
    add r5913 r5915 into r5916;
    mul r4718 44i32 into r5917;
    div r5917 1i32 into r5918;
    add r5916 r5918 into r5919;
    mul r5307 -4i32 into r5920;
    div r5920 1i32 into r5921;
    add r5919 r5921 into r5922;
    mul r5896 -25i32 into r5923;
    div r5923 1i32 into r5924;
    add r5922 r5924 into r5925;
    add r5925 -1128i32 into r5926;
    call rectified_linear_activation r5926 into r5927;
    mul r595 30i32 into r5928;
    div r5928 1i32 into r5929;
    mul r1184 -41i32 into r5930;
    div r5930 1i32 into r5931;
    add r5929 r5931 into r5932;
    mul r1773 39i32 into r5933;
    div r5933 1i32 into r5934;
    add r5932 r5934 into r5935;
    mul r2362 -4i32 into r5936;
    div r5936 1i32 into r5937;
    add r5935 r5937 into r5938;
    mul r2951 77i32 into r5939;
    div r5939 1i32 into r5940;
    add r5938 r5940 into r5941;
    mul r3540 -33i32 into r5942;
    div r5942 1i32 into r5943;
    add r5941 r5943 into r5944;
    mul r4129 85i32 into r5945;
    div r5945 1i32 into r5946;
    add r5944 r5946 into r5947;
    mul r4718 -22i32 into r5948;
    div r5948 1i32 into r5949;
    add r5947 r5949 into r5950;
    mul r5307 -84i32 into r5951;
    div r5951 1i32 into r5952;
    add r5950 r5952 into r5953;
    mul r5896 -66i32 into r5954;
    div r5954 1i32 into r5955;
    add r5953 r5955 into r5956;
    add r5956 -160i32 into r5957;
    call rectified_linear_activation r5957 into r5958;
    mul r595 67i32 into r5959;
    div r5959 1i32 into r5960;
    mul r1184 -5i32 into r5961;
    div r5961 1i32 into r5962;
    add r5960 r5962 into r5963;
    mul r1773 -50i32 into r5964;
    div r5964 1i32 into r5965;
    add r5963 r5965 into r5966;
    mul r2362 -2i32 into r5967;
    div r5967 1i32 into r5968;
    add r5966 r5968 into r5969;
    mul r2951 41i32 into r5970;
    div r5970 1i32 into r5971;
    add r5969 r5971 into r5972;
    mul r3540 -32i32 into r5973;
    div r5973 1i32 into r5974;
    add r5972 r5974 into r5975;
    mul r4129 -14i32 into r5976;
    div r5976 1i32 into r5977;
    add r5975 r5977 into r5978;
    mul r4718 -4i32 into r5979;
    div r5979 1i32 into r5980;
    add r5978 r5980 into r5981;
    mul r5307 24i32 into r5982;
    div r5982 1i32 into r5983;
    add r5981 r5983 into r5984;
    mul r5896 77i32 into r5985;
    div r5985 1i32 into r5986;
    add r5984 r5986 into r5987;
    add r5987 -266i32 into r5988;
    call rectified_linear_activation r5988 into r5989;
    mul r595 45i32 into r5990;
    div r5990 1i32 into r5991;
    mul r1184 -22i32 into r5992;
    div r5992 1i32 into r5993;
    add r5991 r5993 into r5994;
    mul r1773 13i32 into r5995;
    div r5995 1i32 into r5996;
    add r5994 r5996 into r5997;
    mul r2362 56i32 into r5998;
    div r5998 1i32 into r5999;
    add r5997 r5999 into r6000;
    mul r2951 -69i32 into r6001;
    div r6001 1i32 into r6002;
    add r6000 r6002 into r6003;
    mul r3540 7i32 into r6004;
    div r6004 1i32 into r6005;
    add r6003 r6005 into r6006;
    mul r4129 -10i32 into r6007;
    div r6007 1i32 into r6008;
    add r6006 r6008 into r6009;
    mul r4718 -69i32 into r6010;
    div r6010 1i32 into r6011;
    add r6009 r6011 into r6012;
    mul r5307 -9i32 into r6013;
    div r6013 1i32 into r6014;
    add r6012 r6014 into r6015;
    mul r5896 -16i32 into r6016;
    div r6016 1i32 into r6017;
    add r6015 r6017 into r6018;
    add r6018 362i32 into r6019;
    call rectified_linear_activation r6019 into r6020;
    mul r595 -44i32 into r6021;
    div r6021 1i32 into r6022;
    mul r1184 0i32 into r6023;
    div r6023 1i32 into r6024;
    add r6022 r6024 into r6025;
    mul r1773 20i32 into r6026;
    div r6026 1i32 into r6027;
    add r6025 r6027 into r6028;
    mul r2362 -110i32 into r6029;
    div r6029 1i32 into r6030;
    add r6028 r6030 into r6031;
    mul r2951 -53i32 into r6032;
    div r6032 1i32 into r6033;
    add r6031 r6033 into r6034;
    mul r3540 39i32 into r6035;
    div r6035 1i32 into r6036;
    add r6034 r6036 into r6037;
    mul r4129 -44i32 into r6038;
    div r6038 1i32 into r6039;
    add r6037 r6039 into r6040;
    mul r4718 18i32 into r6041;
    div r6041 1i32 into r6042;
    add r6040 r6042 into r6043;
    mul r5307 21i32 into r6044;
    div r6044 1i32 into r6045;
    add r6043 r6045 into r6046;
    mul r5896 -107i32 into r6047;
    div r6047 1i32 into r6048;
    add r6046 r6048 into r6049;
    add r6049 621i32 into r6050;
    call rectified_linear_activation r6050 into r6051;
    mul r595 -41i32 into r6052;
    div r6052 1i32 into r6053;
    mul r1184 -31i32 into r6054;
    div r6054 1i32 into r6055;
    add r6053 r6055 into r6056;
    mul r1773 22i32 into r6057;
    div r6057 1i32 into r6058;
    add r6056 r6058 into r6059;
    mul r2362 4i32 into r6060;
    div r6060 1i32 into r6061;
    add r6059 r6061 into r6062;
    mul r2951 -67i32 into r6063;
    div r6063 1i32 into r6064;
    add r6062 r6064 into r6065;
    mul r3540 -27i32 into r6066;
    div r6066 1i32 into r6067;
    add r6065 r6067 into r6068;
    mul r4129 20i32 into r6069;
    div r6069 1i32 into r6070;
    add r6068 r6070 into r6071;
    mul r4718 56i32 into r6072;
    div r6072 1i32 into r6073;
    add r6071 r6073 into r6074;
    mul r5307 -30i32 into r6075;
    div r6075 1i32 into r6076;
    add r6074 r6076 into r6077;
    mul r5896 36i32 into r6078;
    div r6078 1i32 into r6079;
    add r6077 r6079 into r6080;
    add r6080 1036i32 into r6081;
    call rectified_linear_activation r6081 into r6082;
    mul r595 -120i32 into r6083;
    div r6083 1i32 into r6084;
    mul r1184 -70i32 into r6085;
    div r6085 1i32 into r6086;
    add r6084 r6086 into r6087;
    mul r1773 -39i32 into r6088;
    div r6088 1i32 into r6089;
    add r6087 r6089 into r6090;
    mul r2362 -42i32 into r6091;
    div r6091 1i32 into r6092;
    add r6090 r6092 into r6093;
    mul r2951 42i32 into r6094;
    div r6094 1i32 into r6095;
    add r6093 r6095 into r6096;
    mul r3540 10i32 into r6097;
    div r6097 1i32 into r6098;
    add r6096 r6098 into r6099;
    mul r4129 29i32 into r6100;
    div r6100 1i32 into r6101;
    add r6099 r6101 into r6102;
    mul r4718 17i32 into r6103;
    div r6103 1i32 into r6104;
    add r6102 r6104 into r6105;
    mul r5307 55i32 into r6106;
    div r6106 1i32 into r6107;
    add r6105 r6107 into r6108;
    mul r5896 -47i32 into r6109;
    div r6109 1i32 into r6110;
    add r6108 r6110 into r6111;
    add r6111 -34i32 into r6112;
    call rectified_linear_activation r6112 into r6113;
    mul r595 50i32 into r6114;
    div r6114 1i32 into r6115;
    mul r1184 80i32 into r6116;
    div r6116 1i32 into r6117;
    add r6115 r6117 into r6118;
    mul r1773 -13i32 into r6119;
    div r6119 1i32 into r6120;
    add r6118 r6120 into r6121;
    mul r2362 -42i32 into r6122;
    div r6122 1i32 into r6123;
    add r6121 r6123 into r6124;
    mul r2951 16i32 into r6125;
    div r6125 1i32 into r6126;
    add r6124 r6126 into r6127;
    mul r3540 -19i32 into r6128;
    div r6128 1i32 into r6129;
    add r6127 r6129 into r6130;
    mul r4129 15i32 into r6131;
    div r6131 1i32 into r6132;
    add r6130 r6132 into r6133;
    mul r4718 -74i32 into r6134;
    div r6134 1i32 into r6135;
    add r6133 r6135 into r6136;
    mul r5307 -36i32 into r6137;
    div r6137 1i32 into r6138;
    add r6136 r6138 into r6139;
    mul r5896 7i32 into r6140;
    div r6140 1i32 into r6141;
    add r6139 r6141 into r6142;
    add r6142 526i32 into r6143;
    call rectified_linear_activation r6143 into r6144;
    mul r595 -60i32 into r6145;
    div r6145 1i32 into r6146;
    mul r1184 -15i32 into r6147;
    div r6147 1i32 into r6148;
    add r6146 r6148 into r6149;
    mul r1773 6i32 into r6150;
    div r6150 1i32 into r6151;
    add r6149 r6151 into r6152;
    mul r2362 24i32 into r6153;
    div r6153 1i32 into r6154;
    add r6152 r6154 into r6155;
    mul r2951 -18i32 into r6156;
    div r6156 1i32 into r6157;
    add r6155 r6157 into r6158;
    mul r3540 39i32 into r6159;
    div r6159 1i32 into r6160;
    add r6158 r6160 into r6161;
    mul r4129 -90i32 into r6162;
    div r6162 1i32 into r6163;
    add r6161 r6163 into r6164;
    mul r4718 5i32 into r6165;
    div r6165 1i32 into r6166;
    add r6164 r6166 into r6167;
    mul r5307 1i32 into r6168;
    div r6168 1i32 into r6169;
    add r6167 r6169 into r6170;
    mul r5896 -6i32 into r6171;
    div r6171 1i32 into r6172;
    add r6170 r6172 into r6173;
    add r6173 -1308i32 into r6174;
    call rectified_linear_activation r6174 into r6175;
    mul r595 -127i32 into r6176;
    div r6176 1i32 into r6177;
    mul r1184 32i32 into r6178;
    div r6178 1i32 into r6179;
    add r6177 r6179 into r6180;
    mul r1773 46i32 into r6181;
    div r6181 1i32 into r6182;
    add r6180 r6182 into r6183;
    mul r2362 -5i32 into r6184;
    div r6184 1i32 into r6185;
    add r6183 r6185 into r6186;
    mul r2951 -82i32 into r6187;
    div r6187 1i32 into r6188;
    add r6186 r6188 into r6189;
    mul r3540 -39i32 into r6190;
    div r6190 1i32 into r6191;
    add r6189 r6191 into r6192;
    mul r4129 -69i32 into r6193;
    div r6193 1i32 into r6194;
    add r6192 r6194 into r6195;
    mul r4718 -37i32 into r6196;
    div r6196 1i32 into r6197;
    add r6195 r6197 into r6198;
    mul r5307 32i32 into r6199;
    div r6199 1i32 into r6200;
    add r6198 r6200 into r6201;
    mul r5896 -82i32 into r6202;
    div r6202 1i32 into r6203;
    add r6201 r6203 into r6204;
    add r6204 -96i32 into r6205;
    call rectified_linear_activation r6205 into r6206;
    cast r5927r5958r5989r6020r6051r6082r6113r6144r6175r6206 into r6207 as [i32; 10u32];
    output r6207 as [i32; 10u32].private;
