# Clock column buffers


## `HCLK`

{{tile virtex5 HCLK}}