`timescale 1ns / 1ps

module xor_gate(input a, b, output logic c);
        assign c = a ^ b;
endmodule
