

================================================================
== Vitis HLS Report for 'LinearImageFilter_Pipeline_ker_rows_ker_cols'
================================================================
* Date:           Thu May 30 19:32:05 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        work
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ker_rows_ker_cols  |        ?|        ?|        26|          5|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 5, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 29 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 32 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mul35_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %mul35_i"   --->   Operation 33 'read' 'mul35_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mul_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %mul_i"   --->   Operation 34 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%newCol_2_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %newCol_2"   --->   Operation 35 'read' 'newCol_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_offset"   --->   Operation 36 'read' 'kernel_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%image_in_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_in_offset"   --->   Operation 37 'read' 'image_in_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty"   --->   Operation 38 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 39 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty_26"   --->   Operation 40 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %col"   --->   Operation 41 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%newRow_4_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %newRow_4"   --->   Operation 42 'read' 'newRow_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 43 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add"   --->   Operation 44 'read' 'add_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_dim"   --->   Operation 45 'read' 'kernel_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%padding_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %padding"   --->   Operation 46 'read' 'padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mul_ln7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln7"   --->   Operation 47 'read' 'mul_ln7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast = zext i31 %tmp_1"   --->   Operation 48 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 1000, void @empty_6, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 10000000, void @empty_5, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 0, i32 %sum" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 51 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln34 = store i32 0, i32 %i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 53 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 54 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 56 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.52ns)   --->   "%icmp_ln34 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln7_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 59 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (3.52ns)   --->   "%add_ln34 = add i64 %indvar_flatten_load, i64 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 60 'add' 'add_ln34' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc23, void %for.inc33.loopexit.exitStub" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 61 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 62 'load' 'j_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 63 'load' 'i_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.55ns)   --->   "%icmp_ln36 = icmp_eq  i32 %j_load, i32 %kernel_dim_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 64 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln34)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (2.55ns)   --->   "%add_ln34_1 = add i32 %i_load, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 65 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.69ns)   --->   "%select_ln34 = select i1 %icmp_ln36, i32 %add_ln34_1, i32 %i_load" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 66 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 67 [1/1] (0.69ns)   --->   "%select_ln21 = select i1 %icmp_ln36, i32 0, i32 %j_load" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 67 'select' 'select_ln21' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (2.55ns)   --->   "%newRow = add i32 %select_ln34, i32 %add_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 68 'add' 'newRow' <Predicate = (!icmp_ln34)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 69 'trunc' 'empty_37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 70 'trunc' 'empty_38' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newRow, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 71 'bitselect' 'tmp_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (6.91ns)   --->   "%mul17 = mul i32 %select_ln34, i32 %kernel_dim_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 72 'mul' 'mul17' <Predicate = (!icmp_ln34)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.73ns)   --->   "%newRow_3 = select i1 %tmp_2, i31 0, i31 %empty_38" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 73 'select' 'newRow_3' <Predicate = (!icmp_ln34)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%newRow_3_cast4 = zext i31 %newRow_3" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 74 'zext' 'newRow_3_cast4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node newRow_1)   --->   "%empty_39 = trunc i31 %newRow_3" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 75 'trunc' 'empty_39' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.55ns)   --->   "%ult43 = icmp_ult  i32 %newRow_3_cast4, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 76 'icmp' 'ult43' <Predicate = (!icmp_ln34)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node newRow_1)   --->   "%rev44 = xor i1 %ult43, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 77 'xor' 'rev44' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%newRow_1 = select i1 %rev44, i30 %newRow_4_read, i30 %empty_39" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 78 'select' 'newRow_1' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln39 = sub i32 %col_read, i32 %p_cast" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 79 'sub' 'sub_ln39' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%newCol = add i32 %select_ln21, i32 %sub_ln39" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 80 'add' 'newCol' <Predicate = (!icmp_ln34)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 81 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 82 'trunc' 'trunc_ln24_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newCol, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 83 'bitselect' 'tmp_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ker_rows_ker_cols_str"   --->   Operation 84 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (2.55ns)   --->   "%ult = icmp_ult  i32 %newRow, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 85 'icmp' 'ult' <Predicate = (!icmp_ln34)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln60_1)   --->   "%rev = xor i1 %ult, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 86 'xor' 'rev' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/2] (6.91ns)   --->   "%mul17 = mul i32 %select_ln34, i32 %kernel_dim_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 87 'mul' 'mul17' <Predicate = (!icmp_ln34)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %mul17" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 88 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 89 'specpipeline' 'specpipeline_ln21' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (2.55ns)   --->   "%icmp_ln60 = icmp_ult  i32 %newCol, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 90 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln34)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln60_1)   --->   "%xor_ln60 = xor i1 %icmp_ln60, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 91 'xor' 'xor_ln60' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln60_1)   --->   "%or_ln60_2 = or i1 %tmp_3, i1 %xor_ln60" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 92 'or' 'or_ln60_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln60_1)   --->   "%or_ln60 = or i1 %rev, i1 %tmp_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 93 'or' 'or_ln60' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln60_1 = or i1 %or_ln60, i1 %or_ln60_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 94 'or' 'or_ln60_1' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.70ns)   --->   "%br_ln60 = br i1 %or_ln60_1, void %if.end, void %if.then.i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 95 'br' 'br_ln60' <Predicate = (!icmp_ln34)> <Delay = 1.70>
ST_4 : Operation 96 [1/1] (1.93ns)   --->   "%switch_ln62 = switch i8 %padding_read, void %for.inc, i8 1, void %sw.bb.i, i8 2, void %sw.bb18.i_ifconv" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 96 'switch' 'switch_ln62' <Predicate = (!icmp_ln34 & or_ln60_1)> <Delay = 1.93>
ST_4 : Operation 97 [1/1] (2.55ns)   --->   "%neg = sub i32 0, i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 97 'sub' 'neg' <Predicate = (!icmp_ln34 & or_ln60_1 & tmp_2 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (2.55ns)   --->   "%abscond = icmp_sgt  i32 %newRow, i32 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 98 'icmp' 'abscond' <Predicate = (!icmp_ln34 & or_ln60_1 & tmp_2 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node newRow_5)   --->   "%abs = select i1 %abscond, i32 %newRow, i32 %neg" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 99 'select' 'abs' <Predicate = (!icmp_ln34 & or_ln60_1 & tmp_2 & padding_read == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (2.55ns) (out node of the LUT)   --->   "%newRow_5 = add i32 %abs, i32 4294967295" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:85->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 100 'add' 'newRow_5' <Predicate = (!icmp_ln34 & or_ln60_1 & tmp_2 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.69ns)   --->   "%newRow_2 = select i1 %tmp_2, i32 %newRow_5, i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 101 'select' 'newRow_2' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %newRow_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23]   --->   Operation 102 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 2)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.55ns)   --->   "%neg1 = sub i32 0, i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 103 'sub' 'neg1' <Predicate = (!icmp_ln34 & or_ln60_1 & tmp_3 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (2.55ns)   --->   "%abscond2 = icmp_sgt  i32 %newCol, i32 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 104 'icmp' 'abscond2' <Predicate = (!icmp_ln34 & or_ln60_1 & tmp_3 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node newCol_4)   --->   "%abs3 = select i1 %abscond2, i32 %newCol, i32 %neg1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 105 'select' 'abs3' <Predicate = (!icmp_ln34 & or_ln60_1 & tmp_3 & padding_read == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (2.55ns) (out node of the LUT)   --->   "%newCol_4 = add i32 %abs3, i32 4294967295" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:93->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 106 'add' 'newCol_4' <Predicate = (!icmp_ln34 & or_ln60_1 & tmp_3 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.69ns)   --->   "%newCol_5 = select i1 %tmp_3, i32 %newCol_4, i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 107 'select' 'newCol_5' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln24_3 = trunc i32 %newCol_5" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 108 'trunc' 'trunc_ln24_3' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 2)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.73ns)   --->   "%newCol_1 = select i1 %tmp_3, i31 0, i31 %trunc_ln24_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:73->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 109 'select' 'newCol_1' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i31 %newCol_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 110 'zext' 'zext_ln24' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 1)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node newCol_3)   --->   "%trunc_ln24_2 = trunc i31 %newCol_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 111 'trunc' 'trunc_ln24_2' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 1)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (2.55ns)   --->   "%icmp_ln77 = icmp_ult  i32 %zext_ln24, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:77->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 112 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node newCol_3)   --->   "%xor_ln77 = xor i1 %icmp_ln77, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:77->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 113 'xor' 'xor_ln77' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%newCol_3 = select i1 %xor_ln77, i30 %newCol_2_read, i30 %trunc_ln24_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:77->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 114 'select' 'newCol_3' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.70ns)   --->   "%br_ln81 = br void %if.end" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:81->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 115 'br' 'br_ln81' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 1)> <Delay = 1.70>

State 5 <SV = 4> <Delay = 6.99>
ST_5 : Operation 116 [1/1] (2.55ns)   --->   "%icmp_ln87 = icmp_ult  i32 %newRow_2, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:87->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 116 'icmp' 'icmp_ln87' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node newRow_7)   --->   "%xor_ln87 = xor i1 %icmp_ln87, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:87->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 117 'xor' 'xor_ln87' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89 = add i30 %mul_i_read, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:89->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 118 'add' 'add_ln89' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%newRow_6 = sub i30 %add_ln89, i30 %trunc_ln23" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:89->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 119 'sub' 'newRow_6' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 2)> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%newRow_7 = select i1 %xor_ln87, i30 %newRow_6, i30 %trunc_ln23" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:87->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 120 'select' 'newRow_7' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (2.55ns)   --->   "%icmp_ln95 = icmp_ult  i32 %newCol_5, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:95->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 121 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node newCol_7)   --->   "%xor_ln95 = xor i1 %icmp_ln95, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:95->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 122 'xor' 'xor_ln95' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97 = add i30 %mul35_i_read, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:97->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 123 'add' 'add_ln97' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%newCol_6 = sub i30 %add_ln97, i30 %trunc_ln24_3" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:97->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 124 'sub' 'newCol_6' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 2)> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%newCol_7 = select i1 %xor_ln95, i30 %newCol_6, i30 %trunc_ln24_3" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:95->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 125 'select' 'newCol_7' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.70ns)   --->   "%br_ln99 = br void %if.end" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:99->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 126 'br' 'br_ln99' <Predicate = (!icmp_ln34 & or_ln60_1 & padding_read == 2)> <Delay = 1.70>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln46_2 = trunc i32 %select_ln21" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 127 'trunc' 'trunc_ln46_2' <Predicate = (!icmp_ln34 & padding_read == 2) | (!icmp_ln34 & padding_read == 1) | (!icmp_ln34 & !or_ln60_1)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (2.49ns)   --->   "%add_ln46_2 = add i30 %trunc_ln46_2, i30 %trunc_ln46" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 128 'add' 'add_ln46_2' <Predicate = (!icmp_ln34 & padding_read == 2) | (!icmp_ln34 & padding_read == 1) | (!icmp_ln34 & !or_ln60_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln46_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln46_2, i2 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 129 'bitconcatenate' 'shl_ln46_1' <Predicate = (!icmp_ln34 & padding_read == 2) | (!icmp_ln34 & padding_read == 1) | (!icmp_ln34 & !or_ln60_1)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (2.55ns)   --->   "%add_ln46_3 = add i32 %shl_ln46_1, i32 %kernel_offset_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 130 'add' 'add_ln46_3' <Predicate = (!icmp_ln34 & padding_read == 2) | (!icmp_ln34 & padding_read == 1) | (!icmp_ln34 & !or_ln60_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln46_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln46_3, i32 2, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 131 'partselect' 'trunc_ln46_4' <Predicate = (!icmp_ln34 & padding_read == 2) | (!icmp_ln34 & padding_read == 1) | (!icmp_ln34 & !or_ln60_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%newCol_6_ph = phi i30 %newCol_3, void %sw.bb.i, i30 %newCol_7, void %sw.bb18.i_ifconv, i30 %trunc_ln24, void %for.inc23"   --->   Operation 132 'phi' 'newCol_6_ph' <Predicate = (!icmp_ln34 & padding_read == 2) | (!icmp_ln34 & padding_read == 1) | (!icmp_ln34 & !or_ln60_1)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%newRow_6_ph = phi i30 %newRow_1, void %sw.bb.i, i30 %newRow_7, void %sw.bb18.i_ifconv, i30 %empty_37, void %for.inc23"   --->   Operation 133 'phi' 'newRow_6_ph' <Predicate = (!icmp_ln34 & padding_read == 2) | (!icmp_ln34 & padding_read == 1) | (!icmp_ln34 & !or_ln60_1)> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (6.91ns)   --->   "%mul_ln46 = mul i30 %newRow_6_ph, i30 %tmp" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 134 'mul' 'mul_ln46' <Predicate = (!icmp_ln34 & padding_read == 2) | (!icmp_ln34 & padding_read == 1) | (!icmp_ln34 & !or_ln60_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i30 %trunc_ln46_4" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 135 'sext' 'sext_ln46_1' <Predicate = (!icmp_ln34 & padding_read == 2) | (!icmp_ln34 & padding_read == 1) | (!icmp_ln34 & !or_ln60_1)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i32 %sext_ln46_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 136 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln34 & padding_read == 2) | (!icmp_ln34 & padding_read == 1) | (!icmp_ln34 & !or_ln60_1)> <Delay = 0.00>
ST_6 : Operation 137 [8/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 137 'readreq' 'kernel_load_req' <Predicate = (!icmp_ln34 & padding_read == 2) | (!icmp_ln34 & padding_read == 1) | (!icmp_ln34 & !or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 138 [1/1] (2.55ns)   --->   "%add_ln36 = add i32 %select_ln21, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 138 'add' 'add_ln36' <Predicate = (!icmp_ln34)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln34 = store i64 %add_ln34, i64 %indvar_flatten" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 139 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_6 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln34 = store i32 %select_ln34, i32 %i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 140 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_6 : Operation 141 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %add_ln36, i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 141 'store' 'store_ln36' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body12" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 142 'br' 'br_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 143 [1/2] (6.91ns)   --->   "%mul_ln46 = mul i30 %newRow_6_ph, i30 %tmp" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 143 'mul' 'mul_ln46' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [7/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 144 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 145 [1/1] (2.49ns)   --->   "%add_ln46 = add i30 %mul_ln46, i30 %newCol_6_ph" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 145 'add' 'add_ln46' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln46, i2 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 146 'bitconcatenate' 'shl_ln1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (2.55ns)   --->   "%add_ln46_1 = add i32 %shl_ln1, i32 %image_in_offset_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 147 'add' 'add_ln46_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln46_1, i32 2, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 148 'partselect' 'trunc_ln46_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 0.00>
ST_8 : Operation 149 [6/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 149 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i30 %trunc_ln46_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 150 'sext' 'sext_ln46' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i32 %image_in, i32 %sext_ln46" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 151 'getelementptr' 'image_in_addr' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 0.00>
ST_9 : Operation 152 [8/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 152 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 153 [5/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 153 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 154 [7/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 154 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 155 [4/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 155 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 156 [6/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 156 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 157 [3/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 157 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 158 [5/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 158 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 159 [2/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 159 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 160 [4/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 160 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 161 [1/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 161 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 162 [3/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 162 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 163 [1/1] (7.30ns)   --->   "%kernel_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %kernel_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 163 'read' 'kernel_addr_read' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 164 [2/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 164 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 165 [1/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 165 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 166 [1/1] (7.30ns)   --->   "%image_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %image_in_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 166 'read' 'image_in_addr_read' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %image_in_addr_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 167 'bitcast' 'bitcast_ln46' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln46_1 = bitcast i32 %kernel_addr_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 168 'bitcast' 'bitcast_ln46_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 0.00>
ST_18 : Operation 169 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln46, i32 %bitcast_ln46_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 169 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 170 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln46, i32 %bitcast_ln46_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 170 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 171 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln46, i32 %bitcast_ln46_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 171 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 172 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln46, i32 %bitcast_ln46_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 172 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 173 'load' 'sum_load_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 0.00>
ST_22 : Operation 174 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 174 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 181 'load' 'sum_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_1_out, i32 %sum_load"   --->   Operation 182 'write' 'write_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 183 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 175 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 175 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 176 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 176 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 177 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 177 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 178 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 178 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.58>
ST_27 : Operation 179 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 %sum_1, i32 %sum" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 179 'store' 'store_ln21' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 1.58>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:47]   --->   Operation 180 'br' 'br_ln47' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln60_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul_ln7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ padding]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ newRow_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ newCol_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul35_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                    (alloca        ) [ 0111111000000000000000000000]
i                    (alloca        ) [ 0111111000000000000000000000]
indvar_flatten       (alloca        ) [ 0111111000000000000000000000]
sum                  (alloca        ) [ 0111111111111111111111111111]
mul35_i_read         (read          ) [ 0011110000000000000000000000]
mul_i_read           (read          ) [ 0011110000000000000000000000]
newCol_2_read        (read          ) [ 0011100000000000000000000000]
kernel_offset_read   (read          ) [ 0011110000000000000000000000]
image_in_offset_read (read          ) [ 0111111110000000000000000000]
tmp                  (read          ) [ 0111111100000000000000000000]
cols_read            (read          ) [ 0011110000000000000000000000]
tmp_1                (read          ) [ 0000000000000000000000000000]
col_read             (read          ) [ 0011000000000000000000000000]
newRow_4_read        (read          ) [ 0011000000000000000000000000]
rows_read            (read          ) [ 0011110000000000000000000000]
add_read             (read          ) [ 0011000000000000000000000000]
kernel_dim_read      (read          ) [ 0011100000000000000000000000]
padding_read         (read          ) [ 0111111111111111111111111111]
mul_ln7_read         (read          ) [ 0010000000000000000000000000]
p_cast               (zext          ) [ 0011000000000000000000000000]
specinterface_ln0    (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0    (specinterface ) [ 0000000000000000000000000000]
store_ln21           (store         ) [ 0000000000000000000000000000]
store_ln0            (store         ) [ 0000000000000000000000000000]
store_ln34           (store         ) [ 0000000000000000000000000000]
store_ln36           (store         ) [ 0000000000000000000000000000]
br_ln0               (br            ) [ 0000000000000000000000000000]
indvar_flatten_load  (load          ) [ 0000000000000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 0000000000000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 0000000000000000000000000000]
icmp_ln34            (icmp          ) [ 0111111111111111111111111111]
add_ln34             (add           ) [ 0101111000000000000000000000]
br_ln34              (br            ) [ 0000000000000000000000000000]
j_load               (load          ) [ 0001000000000000000000000000]
i_load               (load          ) [ 0000000000000000000000000000]
icmp_ln36            (icmp          ) [ 0001000000000000000000000000]
add_ln34_1           (add           ) [ 0000000000000000000000000000]
select_ln34          (select        ) [ 0101111000000000000000000000]
select_ln21          (select        ) [ 0100111000000000000000000000]
newRow               (add           ) [ 0000100000000000000000000000]
empty_37             (trunc         ) [ 0100111000000000000000000000]
empty_38             (trunc         ) [ 0000000000000000000000000000]
tmp_2                (bitselect     ) [ 0000100000000000000000000000]
newRow_3             (select        ) [ 0000000000000000000000000000]
newRow_3_cast4       (zext          ) [ 0000000000000000000000000000]
empty_39             (trunc         ) [ 0000000000000000000000000000]
ult43                (icmp          ) [ 0000000000000000000000000000]
rev44                (xor           ) [ 0000000000000000000000000000]
newRow_1             (select        ) [ 0100111000000000000000000000]
sub_ln39             (sub           ) [ 0000000000000000000000000000]
newCol               (add           ) [ 0000100000000000000000000000]
trunc_ln24           (trunc         ) [ 0100111000000000000000000000]
trunc_ln24_1         (trunc         ) [ 0000100000000000000000000000]
tmp_3                (bitselect     ) [ 0000100000000000000000000000]
specloopname_ln0     (specloopname  ) [ 0000000000000000000000000000]
ult                  (icmp          ) [ 0000000000000000000000000000]
rev                  (xor           ) [ 0000000000000000000000000000]
mul17                (mul           ) [ 0000000000000000000000000000]
trunc_ln46           (trunc         ) [ 0000010000000000000000000000]
specpipeline_ln21    (specpipeline  ) [ 0000000000000000000000000000]
icmp_ln60            (icmp          ) [ 0000000000000000000000000000]
xor_ln60             (xor           ) [ 0000000000000000000000000000]
or_ln60_2            (or            ) [ 0000000000000000000000000000]
or_ln60              (or            ) [ 0000000000000000000000000000]
or_ln60_1            (or            ) [ 0111111111111111111111111111]
br_ln60              (br            ) [ 0100111000000000000000000000]
switch_ln62          (switch        ) [ 0000000000000000000000000000]
neg                  (sub           ) [ 0000000000000000000000000000]
abscond              (icmp          ) [ 0000000000000000000000000000]
abs                  (select        ) [ 0000000000000000000000000000]
newRow_5             (add           ) [ 0000000000000000000000000000]
newRow_2             (select        ) [ 0000010000000000000000000000]
trunc_ln23           (trunc         ) [ 0000010000000000000000000000]
neg1                 (sub           ) [ 0000000000000000000000000000]
abscond2             (icmp          ) [ 0000000000000000000000000000]
abs3                 (select        ) [ 0000000000000000000000000000]
newCol_4             (add           ) [ 0000000000000000000000000000]
newCol_5             (select        ) [ 0000010000000000000000000000]
trunc_ln24_3         (trunc         ) [ 0000010000000000000000000000]
newCol_1             (select        ) [ 0000000000000000000000000000]
zext_ln24            (zext          ) [ 0000000000000000000000000000]
trunc_ln24_2         (trunc         ) [ 0000000000000000000000000000]
icmp_ln77            (icmp          ) [ 0000000000000000000000000000]
xor_ln77             (xor           ) [ 0000000000000000000000000000]
newCol_3             (select        ) [ 0100111000000000000000000000]
br_ln81              (br            ) [ 0100111000000000000000000000]
icmp_ln87            (icmp          ) [ 0000000000000000000000000000]
xor_ln87             (xor           ) [ 0000000000000000000000000000]
add_ln89             (add           ) [ 0000000000000000000000000000]
newRow_6             (sub           ) [ 0000000000000000000000000000]
newRow_7             (select        ) [ 0100111000000000000000000000]
icmp_ln95            (icmp          ) [ 0000000000000000000000000000]
xor_ln95             (xor           ) [ 0000000000000000000000000000]
add_ln97             (add           ) [ 0000000000000000000000000000]
newCol_6             (sub           ) [ 0000000000000000000000000000]
newCol_7             (select        ) [ 0100111000000000000000000000]
br_ln99              (br            ) [ 0100111000000000000000000000]
trunc_ln46_2         (trunc         ) [ 0000000000000000000000000000]
add_ln46_2           (add           ) [ 0000000000000000000000000000]
shl_ln46_1           (bitconcatenate) [ 0000000000000000000000000000]
add_ln46_3           (add           ) [ 0000000000000000000000000000]
trunc_ln46_4         (partselect    ) [ 0100001000000000000000000000]
newCol_6_ph          (phi           ) [ 0111001110000000000000000000]
newRow_6_ph          (phi           ) [ 0110001100000000000000000000]
sext_ln46_1          (sext          ) [ 0000000000000000000000000000]
kernel_addr          (getelementptr ) [ 0111110111111110000000000000]
add_ln36             (add           ) [ 0000000000000000000000000000]
store_ln34           (store         ) [ 0000000000000000000000000000]
store_ln34           (store         ) [ 0000000000000000000000000000]
store_ln36           (store         ) [ 0000000000000000000000000000]
br_ln36              (br            ) [ 0000000000000000000000000000]
mul_ln46             (mul           ) [ 0001000010000000000000000000]
add_ln46             (add           ) [ 0000000000000000000000000000]
shl_ln1              (bitconcatenate) [ 0000000000000000000000000000]
add_ln46_1           (add           ) [ 0000000000000000000000000000]
trunc_ln46_1         (partselect    ) [ 0000100001000000000000000000]
sext_ln46            (sext          ) [ 0000000000000000000000000000]
image_in_addr        (getelementptr ) [ 0111110000111111110000000000]
kernel_load_req      (readreq       ) [ 0000000000000000000000000000]
kernel_addr_read     (read          ) [ 0111010000000001111000000000]
image_in_load_req    (readreq       ) [ 0000000000000000000000000000]
image_in_addr_read   (read          ) [ 0001000000000000001000000000]
bitcast_ln46         (bitcast       ) [ 0100110000000000000111000000]
bitcast_ln46_1       (bitcast       ) [ 0100110000000000000111000000]
mul                  (fmul          ) [ 0111110000000000000000111110]
sum_load_1           (load          ) [ 0101110000000000000000011110]
sum_1                (fadd          ) [ 0010000000000000000000000001]
store_ln21           (store         ) [ 0000000000000000000000000000]
br_ln47              (br            ) [ 0000000000000000000000000000]
sum_load             (load          ) [ 0000000000000000000000000000]
write_ln0            (write         ) [ 0000000000000000000000000000]
ret_ln0              (ret           ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="padding">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_dim">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_dim"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rows">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="newRow_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newRow_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="col">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="empty_26">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cols">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="empty">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="image_in_offset">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in_offset"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_offset">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_offset"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="newCol_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newCol_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mul_i">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_i"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mul35_i">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul35_i"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sum_1_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ker_rows_ker_cols_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="j_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sum_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mul35_i_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="30" slack="0"/>
<pin id="130" dir="0" index="1" bw="30" slack="0"/>
<pin id="131" dir="1" index="2" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul35_i_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mul_i_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="30" slack="0"/>
<pin id="136" dir="0" index="1" bw="30" slack="0"/>
<pin id="137" dir="1" index="2" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_i_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="newCol_2_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="30" slack="0"/>
<pin id="142" dir="0" index="1" bw="30" slack="0"/>
<pin id="143" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="newCol_2_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="kernel_offset_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_offset_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="image_in_offset_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_offset_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="30" slack="0"/>
<pin id="160" dir="0" index="1" bw="30" slack="0"/>
<pin id="161" dir="1" index="2" bw="30" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="cols_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_1_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="31" slack="0"/>
<pin id="172" dir="0" index="1" bw="31" slack="0"/>
<pin id="173" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="col_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="newRow_4_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="30" slack="0"/>
<pin id="184" dir="0" index="1" bw="30" slack="0"/>
<pin id="185" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="newRow_4_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="rows_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="kernel_dim_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_dim_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="padding_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="padding_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mul_ln7_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln7_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_readreq_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="kernel_load_req/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_readreq_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="image_in_load_req/9 "/>
</bind>
</comp>

<comp id="232" class="1004" name="kernel_addr_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="8"/>
<pin id="235" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_addr_read/14 "/>
</bind>
</comp>

<comp id="237" class="1004" name="image_in_addr_read_read_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="8"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_addr_read/17 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln0_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="249" class="1005" name="newCol_6_ph_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="30" slack="2"/>
<pin id="251" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newCol_6_ph (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="newCol_6_ph_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="30" slack="2"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="30" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="4" bw="30" slack="3"/>
<pin id="258" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="6" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="newCol_6_ph/6 "/>
</bind>
</comp>

<comp id="261" class="1005" name="newRow_6_ph_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="30" slack="1"/>
<pin id="263" dir="1" index="1" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opset="newRow_6_ph (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="newRow_6_ph_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="30" slack="3"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="30" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="4" bw="30" slack="3"/>
<pin id="270" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="6" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="newRow_6_ph/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="1"/>
<pin id="276" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/22 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/18 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="30" slack="0"/>
<pin id="283" dir="0" index="1" bw="30" slack="5"/>
<pin id="284" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="32" slack="2"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul17/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln21_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln0_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="64" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln34_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln36_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="indvar_flatten_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln34_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="1"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln34_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="j_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="i_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln36_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln34_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln34_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="0" index="2" bw="32" slack="0"/>
<pin id="349" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln21_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="32" slack="1"/>
<pin id="357" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="newRow_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="0" index="1" bw="32" slack="2"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newRow/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="empty_37_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="empty_38_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_38/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="newRow_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="31" slack="0"/>
<pin id="383" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_3/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="newRow_3_cast4_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="31" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newRow_3_cast4/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="empty_39_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="31" slack="0"/>
<pin id="393" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_39/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="ult43_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="31" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="2"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult43/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="rev44_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev44/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="newRow_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="30" slack="2"/>
<pin id="409" dir="0" index="2" bw="30" slack="0"/>
<pin id="410" dir="1" index="3" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_1/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sub_ln39_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="2"/>
<pin id="415" dir="0" index="1" bw="31" slack="2"/>
<pin id="416" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="newCol_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newCol/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="trunc_ln24_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="trunc_ln24_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_1/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="0"/>
<pin id="435" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="ult_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="0" index="1" bw="32" slack="3"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="rev_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln46_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln60_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="0" index="1" bw="32" slack="3"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="xor_ln60_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln60/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="or_ln60_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln60_2/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln60_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="1"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln60/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="or_ln60_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln60_1/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="neg_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="1"/>
<pin id="482" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="abscond_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="abs_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="1"/>
<pin id="492" dir="0" index="2" bw="32" slack="0"/>
<pin id="493" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="newRow_5_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newRow_5/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="newRow_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="0" index="2" bw="32" slack="1"/>
<pin id="506" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_2/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln23_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="neg1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="1"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg1/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="abscond2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond2/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="abs3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="1"/>
<pin id="525" dir="0" index="2" bw="32" slack="0"/>
<pin id="526" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs3/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="newCol_4_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newCol_4/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="newCol_5_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="0" index="2" bw="32" slack="1"/>
<pin id="539" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_5/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="trunc_ln24_3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_3/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="newCol_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="0" index="2" bw="31" slack="1"/>
<pin id="549" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_1/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln24_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="31" slack="0"/>
<pin id="553" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln24_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="31" slack="0"/>
<pin id="557" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_2/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln77_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="31" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="3"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln77_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="newCol_3_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="30" slack="3"/>
<pin id="573" dir="0" index="2" bw="30" slack="0"/>
<pin id="574" dir="1" index="3" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_3/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln87_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="0" index="1" bw="32" slack="4"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="xor_ln87_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln87/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln89_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="30" slack="4"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="newRow_6_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="30" slack="0"/>
<pin id="594" dir="0" index="1" bw="30" slack="1"/>
<pin id="595" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newRow_6/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="newRow_7_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="30" slack="0"/>
<pin id="600" dir="0" index="2" bw="30" slack="1"/>
<pin id="601" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_7/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln95_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="0" index="1" bw="32" slack="4"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="xor_ln95_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln97_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="30" slack="4"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="newCol_6_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="30" slack="0"/>
<pin id="621" dir="0" index="1" bw="30" slack="1"/>
<pin id="622" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newCol_6/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="newCol_7_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="30" slack="0"/>
<pin id="627" dir="0" index="2" bw="30" slack="1"/>
<pin id="628" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_7/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="trunc_ln46_2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="2"/>
<pin id="633" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_2/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln46_2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="30" slack="0"/>
<pin id="636" dir="0" index="1" bw="30" slack="1"/>
<pin id="637" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_2/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="shl_ln46_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="0" index="1" bw="30" slack="0"/>
<pin id="642" dir="0" index="2" bw="1" slack="0"/>
<pin id="643" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln46_1/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln46_3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="4"/>
<pin id="650" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_3/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="trunc_ln46_4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="30" slack="0"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="0" index="2" bw="3" slack="0"/>
<pin id="656" dir="0" index="3" bw="6" slack="0"/>
<pin id="657" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_4/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sext_ln46_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="30" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_1/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="kernel_addr_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="30" slack="0"/>
<pin id="668" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln36_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="3"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/6 "/>
</bind>
</comp>

<comp id="677" class="1004" name="store_ln34_store_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="4"/>
<pin id="679" dir="0" index="1" bw="64" slack="5"/>
<pin id="680" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="store_ln34_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="4"/>
<pin id="683" dir="0" index="1" bw="32" slack="5"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="store_ln36_store_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="5"/>
<pin id="688" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln46_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="30" slack="1"/>
<pin id="692" dir="0" index="1" bw="30" slack="2"/>
<pin id="693" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="shl_ln1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="30" slack="0"/>
<pin id="698" dir="0" index="2" bw="1" slack="0"/>
<pin id="699" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln46_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="7"/>
<pin id="706" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/8 "/>
</bind>
</comp>

<comp id="708" class="1004" name="trunc_ln46_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="30" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="0"/>
<pin id="711" dir="0" index="2" bw="3" slack="0"/>
<pin id="712" dir="0" index="3" bw="6" slack="0"/>
<pin id="713" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_1/8 "/>
</bind>
</comp>

<comp id="718" class="1004" name="sext_ln46_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="30" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/9 "/>
</bind>
</comp>

<comp id="721" class="1004" name="image_in_addr_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="30" slack="0"/>
<pin id="724" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr/9 "/>
</bind>
</comp>

<comp id="728" class="1004" name="bitcast_ln46_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46/18 "/>
</bind>
</comp>

<comp id="732" class="1004" name="bitcast_ln46_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="4"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46_1/18 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sum_load_1_load_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="21"/>
<pin id="738" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/22 "/>
</bind>
</comp>

<comp id="740" class="1004" name="store_ln21_store_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="0" index="1" bw="32" slack="26"/>
<pin id="743" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/27 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sum_load_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="21"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/22 "/>
</bind>
</comp>

<comp id="748" class="1005" name="j_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="755" class="1005" name="i_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="762" class="1005" name="indvar_flatten_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="64" slack="0"/>
<pin id="764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="769" class="1005" name="sum_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="777" class="1005" name="mul35_i_read_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="30" slack="4"/>
<pin id="779" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="mul35_i_read "/>
</bind>
</comp>

<comp id="782" class="1005" name="mul_i_read_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="30" slack="4"/>
<pin id="784" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="mul_i_read "/>
</bind>
</comp>

<comp id="787" class="1005" name="newCol_2_read_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="30" slack="3"/>
<pin id="789" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="newCol_2_read "/>
</bind>
</comp>

<comp id="792" class="1005" name="kernel_offset_read_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="4"/>
<pin id="794" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_offset_read "/>
</bind>
</comp>

<comp id="797" class="1005" name="image_in_offset_read_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="7"/>
<pin id="799" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="image_in_offset_read "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="30" slack="5"/>
<pin id="804" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="807" class="1005" name="cols_read_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="3"/>
<pin id="809" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="814" class="1005" name="col_read_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="2"/>
<pin id="816" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="col_read "/>
</bind>
</comp>

<comp id="819" class="1005" name="newRow_4_read_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="30" slack="2"/>
<pin id="821" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newRow_4_read "/>
</bind>
</comp>

<comp id="824" class="1005" name="rows_read_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="2"/>
<pin id="826" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="831" class="1005" name="add_read_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="2"/>
<pin id="833" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_read "/>
</bind>
</comp>

<comp id="836" class="1005" name="kernel_dim_read_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_dim_read "/>
</bind>
</comp>

<comp id="842" class="1005" name="padding_read_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="3"/>
<pin id="844" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="padding_read "/>
</bind>
</comp>

<comp id="846" class="1005" name="mul_ln7_read_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="64" slack="1"/>
<pin id="848" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln7_read "/>
</bind>
</comp>

<comp id="851" class="1005" name="p_cast_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="2"/>
<pin id="853" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="856" class="1005" name="icmp_ln34_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="1"/>
<pin id="858" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="860" class="1005" name="add_ln34_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="64" slack="4"/>
<pin id="862" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="865" class="1005" name="j_load_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="1"/>
<pin id="867" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_load "/>
</bind>
</comp>

<comp id="870" class="1005" name="icmp_ln36_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="875" class="1005" name="select_ln34_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="1"/>
<pin id="877" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34 "/>
</bind>
</comp>

<comp id="882" class="1005" name="select_ln21_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="2"/>
<pin id="884" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="888" class="1005" name="newRow_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newRow "/>
</bind>
</comp>

<comp id="897" class="1005" name="empty_37_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="30" slack="3"/>
<pin id="899" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="902" class="1005" name="tmp_2_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="1"/>
<pin id="904" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="908" class="1005" name="newRow_1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="30" slack="3"/>
<pin id="910" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="newRow_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="newCol_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newCol "/>
</bind>
</comp>

<comp id="922" class="1005" name="trunc_ln24_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="30" slack="3"/>
<pin id="924" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="927" class="1005" name="trunc_ln24_1_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="31" slack="1"/>
<pin id="929" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_1 "/>
</bind>
</comp>

<comp id="932" class="1005" name="tmp_3_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="1"/>
<pin id="934" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="939" class="1005" name="trunc_ln46_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="30" slack="1"/>
<pin id="941" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="944" class="1005" name="or_ln60_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="1"/>
<pin id="946" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln60_1 "/>
</bind>
</comp>

<comp id="948" class="1005" name="newRow_2_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newRow_2 "/>
</bind>
</comp>

<comp id="953" class="1005" name="trunc_ln23_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="30" slack="1"/>
<pin id="955" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="959" class="1005" name="newCol_5_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newCol_5 "/>
</bind>
</comp>

<comp id="964" class="1005" name="trunc_ln24_3_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="30" slack="1"/>
<pin id="966" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_3 "/>
</bind>
</comp>

<comp id="970" class="1005" name="newCol_3_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="30" slack="2"/>
<pin id="972" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newCol_3 "/>
</bind>
</comp>

<comp id="975" class="1005" name="newRow_7_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="30" slack="1"/>
<pin id="977" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="newRow_7 "/>
</bind>
</comp>

<comp id="980" class="1005" name="newCol_7_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="30" slack="1"/>
<pin id="982" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="newCol_7 "/>
</bind>
</comp>

<comp id="985" class="1005" name="trunc_ln46_4_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="30" slack="1"/>
<pin id="987" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_4 "/>
</bind>
</comp>

<comp id="990" class="1005" name="kernel_addr_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="1"/>
<pin id="992" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="996" class="1005" name="mul_ln46_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="30" slack="1"/>
<pin id="998" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="trunc_ln46_1_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="30" slack="1"/>
<pin id="1003" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="image_in_addr_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="1"/>
<pin id="1008" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr "/>
</bind>
</comp>

<comp id="1012" class="1005" name="kernel_addr_read_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="4"/>
<pin id="1014" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_addr_read "/>
</bind>
</comp>

<comp id="1017" class="1005" name="image_in_addr_read_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="1"/>
<pin id="1019" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_read "/>
</bind>
</comp>

<comp id="1022" class="1005" name="bitcast_ln46_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln46 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="bitcast_ln46_1_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="1"/>
<pin id="1029" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln46_1 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="mul_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="1"/>
<pin id="1034" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1037" class="1005" name="sum_load_1_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="1"/>
<pin id="1039" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load_1 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="sum_1_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="1"/>
<pin id="1044" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="106" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="106" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="108" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="108" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="110" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="260"><net_src comp="252" pin="6"/><net_sink comp="249" pin=0"/></net>

<net id="272"><net_src comp="264" pin="6"/><net_sink comp="261" pin=0"/></net>

<net id="285"><net_src comp="264" pin="6"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="170" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="70" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="72" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="52" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="52" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="314" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="76" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="331" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="36" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="334" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="331" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="366"><net_src comp="359" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="78" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="359" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="80" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="384"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="82" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="367" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="379" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="387" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="84" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="391" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="421"><net_src comp="353" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="417" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="78" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="417" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="80" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="447"><net_src comp="439" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="84" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="286" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="461"><net_src comp="453" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="84" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="443" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="468" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="463" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="52" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="52" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="479" pin="2"/><net_sink comp="489" pin=2"/></net>

<net id="500"><net_src comp="489" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="64" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="502" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="52" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="52" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="512" pin="2"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="64" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="535" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="82" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="545" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="545" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="551" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="559" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="84" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="555" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="585"><net_src comp="577" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="84" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="96" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="587" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="602"><net_src comp="581" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="592" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="612"><net_src comp="604" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="84" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="96" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="629"><net_src comp="608" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="619" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="638"><net_src comp="631" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="644"><net_src comp="98" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="634" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="100" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="651"><net_src comp="639" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="658"><net_src comp="102" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="647" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="660"><net_src comp="104" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="661"><net_src comp="80" pin="0"/><net_sink comp="652" pin=3"/></net>

<net id="669"><net_src comp="0" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="662" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="671"><net_src comp="665" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="676"><net_src comp="36" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="689"><net_src comp="672" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="249" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="98" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="690" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="100" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="707"><net_src comp="695" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="714"><net_src comp="102" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="703" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="104" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="80" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="725"><net_src comp="2" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="718" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="727"><net_src comp="721" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="731"><net_src comp="728" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="739"><net_src comp="736" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="747"><net_src comp="744" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="751"><net_src comp="112" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="758"><net_src comp="116" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="765"><net_src comp="120" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="768"><net_src comp="762" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="772"><net_src comp="124" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="776"><net_src comp="769" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="780"><net_src comp="128" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="785"><net_src comp="134" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="790"><net_src comp="140" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="795"><net_src comp="146" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="800"><net_src comp="152" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="805"><net_src comp="158" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="810"><net_src comp="164" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="813"><net_src comp="807" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="817"><net_src comp="176" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="822"><net_src comp="182" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="827"><net_src comp="188" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="834"><net_src comp="194" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="839"><net_src comp="200" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="845"><net_src comp="206" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="212" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="854"><net_src comp="290" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="859"><net_src comp="317" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="322" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="868"><net_src comp="328" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="873"><net_src comp="334" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="878"><net_src comp="345" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="881"><net_src comp="875" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="885"><net_src comp="353" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="891"><net_src comp="359" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="894"><net_src comp="888" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="895"><net_src comp="888" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="896"><net_src comp="888" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="900"><net_src comp="363" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="264" pin=4"/></net>

<net id="905"><net_src comp="371" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="911"><net_src comp="406" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="916"><net_src comp="417" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="919"><net_src comp="913" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="920"><net_src comp="913" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="921"><net_src comp="913" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="925"><net_src comp="423" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="930"><net_src comp="427" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="935"><net_src comp="431" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="938"><net_src comp="932" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="942"><net_src comp="449" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="947"><net_src comp="473" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="502" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="956"><net_src comp="508" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="962"><net_src comp="535" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="967"><net_src comp="541" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="973"><net_src comp="570" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="978"><net_src comp="597" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="983"><net_src comp="624" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="988"><net_src comp="652" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="993"><net_src comp="665" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="999"><net_src comp="281" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1004"><net_src comp="708" pin="4"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1009"><net_src comp="721" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="1011"><net_src comp="1006" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1015"><net_src comp="232" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1020"><net_src comp="237" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1025"><net_src comp="728" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1030"><net_src comp="732" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1035"><net_src comp="277" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="1040"><net_src comp="736" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1045"><net_src comp="273" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="740" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_1_out | {22 }
 - Input state : 
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : kernel | {6 7 8 9 10 11 12 13 14 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : image_in | {9 10 11 12 13 14 15 16 17 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : mul_ln7 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : padding | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : kernel_dim | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : add | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : rows | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : newRow_4 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : col | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : empty_26 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : cols | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : empty | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : image_in_offset | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : kernel_offset | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : newCol_2 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : mul_i | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : mul35_i | {1 }
  - Chain level:
	State 1
		store_ln21 : 1
		store_ln0 : 1
		store_ln34 : 1
		store_ln36 : 1
	State 2
		icmp_ln34 : 1
		add_ln34 : 1
		br_ln34 : 2
		icmp_ln36 : 1
		add_ln34_1 : 1
		select_ln34 : 2
	State 3
		empty_37 : 1
		empty_38 : 1
		tmp_2 : 1
		newRow_3 : 2
		newRow_3_cast4 : 3
		empty_39 : 3
		ult43 : 4
		rev44 : 5
		newRow_1 : 5
		newCol : 1
		trunc_ln24 : 2
		trunc_ln24_1 : 2
		tmp_3 : 2
	State 4
		rev : 1
		trunc_ln46 : 1
		xor_ln60 : 1
		or_ln60_2 : 1
		or_ln60 : 1
		or_ln60_1 : 1
		br_ln60 : 1
		abs : 1
		newRow_5 : 2
		newRow_2 : 3
		trunc_ln23 : 4
		abs3 : 1
		newCol_4 : 2
		newCol_5 : 3
		trunc_ln24_3 : 4
		zext_ln24 : 1
		trunc_ln24_2 : 1
		icmp_ln77 : 2
		xor_ln77 : 3
		newCol_3 : 3
	State 5
		xor_ln87 : 1
		newRow_6 : 1
		newRow_7 : 2
		xor_ln95 : 1
		newCol_6 : 1
		newCol_7 : 2
		add_ln46_2 : 1
		shl_ln46_1 : 2
		add_ln46_3 : 3
		trunc_ln46_4 : 4
	State 6
		mul_ln46 : 1
		kernel_addr : 1
		kernel_load_req : 2
		store_ln36 : 1
	State 7
	State 8
		shl_ln1 : 1
		add_ln46_1 : 2
		trunc_ln46_1 : 3
	State 9
		image_in_addr : 1
		image_in_load_req : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		mul : 1
	State 19
	State 20
	State 21
	State 22
		sum_1 : 1
		write_ln0 : 1
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_273            |    2    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln34_fu_322         |    0    |    0    |    71   |
|          |         add_ln34_1_fu_339        |    0    |    0    |    39   |
|          |           newRow_fu_359          |    0    |    0    |    39   |
|          |           newCol_fu_417          |    0    |    0    |    32   |
|          |          newRow_5_fu_496         |    0    |    0    |    39   |
|          |          newCol_4_fu_529         |    0    |    0    |    39   |
|    add   |          add_ln89_fu_587         |    0    |    0    |    30   |
|          |          add_ln97_fu_614         |    0    |    0    |    30   |
|          |         add_ln46_2_fu_634        |    0    |    0    |    37   |
|          |         add_ln46_3_fu_647        |    0    |    0    |    39   |
|          |          add_ln36_fu_672         |    0    |    0    |    39   |
|          |          add_ln46_fu_690         |    0    |    0    |    37   |
|          |         add_ln46_1_fu_703        |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_277            |    3    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln34_fu_317         |    0    |    0    |    71   |
|          |         icmp_ln36_fu_334         |    0    |    0    |    39   |
|          |           ult43_fu_395           |    0    |    0    |    39   |
|          |            ult_fu_439            |    0    |    0    |    39   |
|   icmp   |         icmp_ln60_fu_453         |    0    |    0    |    39   |
|          |          abscond_fu_484          |    0    |    0    |    39   |
|          |          abscond2_fu_517         |    0    |    0    |    39   |
|          |         icmp_ln77_fu_559         |    0    |    0    |    39   |
|          |         icmp_ln87_fu_577         |    0    |    0    |    39   |
|          |         icmp_ln95_fu_604         |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            grp_fu_281            |    3    |   118   |    47   |
|          |            grp_fu_286            |    3    |   165   |    50   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln34_fu_345        |    0    |    0    |    32   |
|          |        select_ln21_fu_353        |    0    |    0    |    32   |
|          |          newRow_3_fu_379         |    0    |    0    |    31   |
|          |          newRow_1_fu_406         |    0    |    0    |    30   |
|          |            abs_fu_489            |    0    |    0    |    32   |
|  select  |          newRow_2_fu_502         |    0    |    0    |    32   |
|          |            abs3_fu_522           |    0    |    0    |    32   |
|          |          newCol_5_fu_535         |    0    |    0    |    32   |
|          |          newCol_1_fu_545         |    0    |    0    |    31   |
|          |          newCol_3_fu_570         |    0    |    0    |    30   |
|          |          newRow_7_fu_597         |    0    |    0    |    30   |
|          |          newCol_7_fu_624         |    0    |    0    |    30   |
|----------|----------------------------------|---------|---------|---------|
|          |          sub_ln39_fu_413         |    0    |    0    |    32   |
|          |            neg_fu_479            |    0    |    0    |    39   |
|    sub   |            neg1_fu_512           |    0    |    0    |    39   |
|          |          newRow_6_fu_592         |    0    |    0    |    30   |
|          |          newCol_6_fu_619         |    0    |    0    |    30   |
|----------|----------------------------------|---------|---------|---------|
|          |           rev44_fu_400           |    0    |    0    |    2    |
|          |            rev_fu_443            |    0    |    0    |    2    |
|    xor   |          xor_ln60_fu_457         |    0    |    0    |    2    |
|          |          xor_ln77_fu_564         |    0    |    0    |    2    |
|          |          xor_ln87_fu_581         |    0    |    0    |    2    |
|          |          xor_ln95_fu_608         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |         or_ln60_2_fu_463         |    0    |    0    |    2    |
|    or    |          or_ln60_fu_468          |    0    |    0    |    2    |
|          |         or_ln60_1_fu_473         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |     mul35_i_read_read_fu_128     |    0    |    0    |    0    |
|          |      mul_i_read_read_fu_134      |    0    |    0    |    0    |
|          |     newCol_2_read_read_fu_140    |    0    |    0    |    0    |
|          |  kernel_offset_read_read_fu_146  |    0    |    0    |    0    |
|          | image_in_offset_read_read_fu_152 |    0    |    0    |    0    |
|          |          tmp_read_fu_158         |    0    |    0    |    0    |
|          |       cols_read_read_fu_164      |    0    |    0    |    0    |
|          |         tmp_1_read_fu_170        |    0    |    0    |    0    |
|   read   |       col_read_read_fu_176       |    0    |    0    |    0    |
|          |     newRow_4_read_read_fu_182    |    0    |    0    |    0    |
|          |       rows_read_read_fu_188      |    0    |    0    |    0    |
|          |       add_read_read_fu_194       |    0    |    0    |    0    |
|          |    kernel_dim_read_read_fu_200   |    0    |    0    |    0    |
|          |     padding_read_read_fu_206     |    0    |    0    |    0    |
|          |     mul_ln7_read_read_fu_212     |    0    |    0    |    0    |
|          |   kernel_addr_read_read_fu_232   |    0    |    0    |    0    |
|          |  image_in_addr_read_read_fu_237  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_218        |    0    |    0    |    0    |
|          |        grp_readreq_fu_225        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_242      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           p_cast_fu_290          |    0    |    0    |    0    |
|   zext   |       newRow_3_cast4_fu_387      |    0    |    0    |    0    |
|          |         zext_ln24_fu_551         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          empty_37_fu_363         |    0    |    0    |    0    |
|          |          empty_38_fu_367         |    0    |    0    |    0    |
|          |          empty_39_fu_391         |    0    |    0    |    0    |
|          |         trunc_ln24_fu_423        |    0    |    0    |    0    |
|   trunc  |        trunc_ln24_1_fu_427       |    0    |    0    |    0    |
|          |         trunc_ln46_fu_449        |    0    |    0    |    0    |
|          |         trunc_ln23_fu_508        |    0    |    0    |    0    |
|          |        trunc_ln24_3_fu_541       |    0    |    0    |    0    |
|          |        trunc_ln24_2_fu_555       |    0    |    0    |    0    |
|          |        trunc_ln46_2_fu_631       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|           tmp_2_fu_371           |    0    |    0    |    0    |
|          |           tmp_3_fu_431           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln46_1_fu_639        |    0    |    0    |    0    |
|          |          shl_ln1_fu_695          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|        trunc_ln46_4_fu_652       |    0    |    0    |    0    |
|          |        trunc_ln46_1_fu_708       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |        sext_ln46_1_fu_662        |    0    |    0    |    0    |
|          |         sext_ln46_fu_718         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    11   |   631   |   2302  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln34_reg_860      |   64   |
|      add_read_reg_831      |   32   |
|   bitcast_ln46_1_reg_1027  |   32   |
|    bitcast_ln46_reg_1022   |   32   |
|      col_read_reg_814      |   32   |
|      cols_read_reg_807     |   32   |
|      empty_37_reg_897      |   30   |
|          i_reg_755         |   32   |
|      icmp_ln34_reg_856     |    1   |
|      icmp_ln36_reg_870     |    1   |
| image_in_addr_read_reg_1017|   32   |
|   image_in_addr_reg_1006   |   32   |
|image_in_offset_read_reg_797|   32   |
|   indvar_flatten_reg_762   |   64   |
|       j_load_reg_865       |   32   |
|          j_reg_748         |   32   |
|  kernel_addr_read_reg_1012 |   32   |
|     kernel_addr_reg_990    |   32   |
|   kernel_dim_read_reg_836  |   32   |
| kernel_offset_read_reg_792 |   32   |
|    mul35_i_read_reg_777    |   30   |
|     mul_i_read_reg_782     |   30   |
|      mul_ln46_reg_996      |   30   |
|    mul_ln7_read_reg_846    |   64   |
|        mul_reg_1032        |   32   |
|    newCol_2_read_reg_787   |   30   |
|      newCol_3_reg_970      |   30   |
|      newCol_5_reg_959      |   32   |
|     newCol_6_ph_reg_249    |   30   |
|      newCol_7_reg_980      |   30   |
|       newCol_reg_913       |   32   |
|      newRow_1_reg_908      |   30   |
|      newRow_2_reg_948      |   32   |
|    newRow_4_read_reg_819   |   30   |
|     newRow_6_ph_reg_261    |   30   |
|      newRow_7_reg_975      |   30   |
|       newRow_reg_888       |   32   |
|      or_ln60_1_reg_944     |    1   |
|       p_cast_reg_851       |   32   |
|    padding_read_reg_842    |    8   |
|      rows_read_reg_824     |   32   |
|     select_ln21_reg_882    |   32   |
|     select_ln34_reg_875    |   32   |
|       sum_1_reg_1042       |   32   |
|     sum_load_1_reg_1037    |   32   |
|         sum_reg_769        |   32   |
|        tmp_2_reg_902       |    1   |
|        tmp_3_reg_932       |    1   |
|         tmp_reg_802        |   30   |
|     trunc_ln23_reg_953     |   30   |
|    trunc_ln24_1_reg_927    |   31   |
|    trunc_ln24_3_reg_964    |   30   |
|     trunc_ln24_reg_922     |   30   |
|    trunc_ln46_1_reg_1001   |   30   |
|    trunc_ln46_4_reg_985    |   30   |
|     trunc_ln46_reg_939     |   30   |
+----------------------------+--------+
|            Total           |  1670  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_218 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_225 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_273     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_277     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_277     |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   320  ||   7.94  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   631  |  2302  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |  1670  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    7   |  2301  |  2347  |
+-----------+--------+--------+--------+--------+
