
*** Running vivado
    with args -log design_1_axis_data_fifo_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_data_fifo_1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axis_data_fifo_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 326.629 ; gain = 86.770
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_1_0' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_09_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/synth/design_1_axis_data_fifo_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_14_axis_data_fifo' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_09_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/101c/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_09_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_09_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_09_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_09_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_09_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (3#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_09_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_14_axis_data_fifo' (33#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_09_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/101c/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_1_0' (34#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_09_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/synth/design_1_axis_data_fifo_1_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:16 ; elapsed = 00:01:38 . Memory (MB): peak = 599.539 ; gain = 359.680
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:43 . Memory (MB): peak = 599.539 ; gain = 359.680
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 724.801 ; gain = 1.316
Finished Constraint Validation : Time (s): cpu = 00:01:30 ; elapsed = 00:02:38 . Memory (MB): peak = 724.801 ; gain = 484.941
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:30 ; elapsed = 00:02:38 . Memory (MB): peak = 724.801 ; gain = 484.941
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:02:38 . Memory (MB): peak = 724.801 ; gain = 484.941
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:31 ; elapsed = 00:02:39 . Memory (MB): peak = 724.801 ; gain = 484.941
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:41 . Memory (MB): peak = 724.801 ; gain = 484.941
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:02:54 . Memory (MB): peak = 724.801 ; gain = 484.941
Finished Timing Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:02:55 . Memory (MB): peak = 724.801 ; gain = 484.941
Finished Technology Mapping : Time (s): cpu = 00:01:44 ; elapsed = 00:02:55 . Memory (MB): peak = 739.367 ; gain = 499.508
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:02:56 . Memory (MB): peak = 739.367 ; gain = 499.508
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:02:56 . Memory (MB): peak = 739.367 ; gain = 499.508
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:02:56 . Memory (MB): peak = 739.367 ; gain = 499.508
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:02:56 . Memory (MB): peak = 739.367 ; gain = 499.508
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:02:56 . Memory (MB): peak = 739.367 ; gain = 499.508
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:02:56 . Memory (MB): peak = 739.367 ; gain = 499.508

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    12|
|2     |LUT1       |    33|
|3     |LUT2       |    12|
|4     |LUT3       |    19|
|5     |LUT4       |    40|
|6     |LUT5       |     3|
|7     |LUT6       |    35|
|8     |MUXCY      |    28|
|9     |RAMB18E1   |     1|
|10    |RAMB36E1   |     2|
|11    |RAMB36E1_1 |    12|
|12    |FDCE       |    16|
|13    |FDPE       |    21|
|14    |FDRE       |   109|
|15    |FDSE       |     5|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:02:56 . Memory (MB): peak = 739.367 ; gain = 499.508
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:03:07 . Memory (MB): peak = 739.668 ; gain = 507.254
