module program_counter(
    input [31:0] pc_next,
    input clk,
    input reset,
    output reg [31:0] pc
    );

    always @ (posedge clk, posedge reset)
        begin
            if (reset)
                pc <= 32'h00000000;
            else
                pc <= pc_next;
        end
    
endmodule

module pc_mux (
    input  wire [31:0] pc_increment,
    input  wire [31:0] target_addr,            // PC+imm or rs1+imm
    input  wire        jump,
    input  wire        branch_condition_match,
    output reg  [31:0] pc_next
);

always @(*) begin
  if      (jump)
    pc_next = target_addr;      // JAL/JALR
  else if (branch_condition_match)
    pc_next = target_addr;      // BEQ/BNE/â€¦
  else
    pc_next = pc_increment;     // PC+4
end

endmodule
