Analysis & Synthesis report for saler
Wed May 09 14:35:56 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |saler|state_mng:sm|exst
 10. State Machine - |saler|Test_bal_mng_dis:bmd|balance_dis:dis|exst
 11. State Machine - |saler|Test_bal_mng_dis:bmd|balance_mng:mng|exst
 12. State Machine - |saler|Test_good_mng_dis:gmd|good_mng:gm|pagest
 13. State Machine - |saler|Test_good_mng_dis:gmd|good_mng:gm|exst
 14. State Machine - |saler|Test_good_mng_dis:gmd|good_dis:gd|exst
 15. State Machine - |saler|Test_good_mng_dis:gmd|page_btn:pb|st
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Parameter Settings for Inferred Entity Instance: Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div1
 21. Parameter Settings for Inferred Entity Instance: Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div0
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                           ;
+-------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Wed May 09 14:35:56 2018            ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                       ; saler                                            ;
; Top-level Entity Name               ; saler                                            ;
; Family                              ; Cyclone V                                        ;
; Logic utilization (in ALMs)         ; N/A                                              ;
; Total registers                     ; 164                                              ;
; Total pins                          ; 34                                               ;
; Total virtual pins                  ; 0                                                ;
; Total block memory bits             ; 0                                                ;
; Total DSP Blocks                    ; 1                                                ;
; Total HSSI RX PCSs                  ; 0                                                ;
; Total HSSI PMA RX Deserializers     ; 0                                                ;
; Total HSSI PMA RX ATT Deserializers ; 0                                                ;
; Total HSSI TX PCSs                  ; 0                                                ;
; Total HSSI PMA TX Serializers       ; 0                                                ;
; Total HSSI PMA TX ATT Serializers   ; 0                                                ;
; Total PLLs                          ; 0                                                ;
; Total DLLs                          ; 0                                                ;
+-------------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23C8        ;                    ;
; Top-level entity name                                                           ; saler              ; saler              ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; Test_good_mng_dis.vhd            ; yes             ; User VHDL File               ; E:/saler/Test_good_mng_dis.vhd                                        ;         ;
; Test_bal_mng_dis.vhd             ; yes             ; User VHDL File               ; E:/saler/Test_bal_mng_dis.vhd                                         ;         ;
; state_mng.vhd                    ; yes             ; User VHDL File               ; E:/saler/state_mng.vhd                                                ;         ;
; sel_dis.vhd                      ; yes             ; User VHDL File               ; E:/saler/sel_dis.vhd                                                  ;         ;
; page_btn.vhd                     ; yes             ; User VHDL File               ; E:/saler/page_btn.vhd                                                 ;         ;
; NFD.vhd                          ; yes             ; User VHDL File               ; E:/saler/NFD.vhd                                                      ;         ;
; good_mng.vhd                     ; yes             ; User VHDL File               ; E:/saler/good_mng.vhd                                                 ;         ;
; good_dis.vhd                     ; yes             ; User VHDL File               ; E:/saler/good_dis.vhd                                                 ;         ;
; balance_mng.vhd                  ; yes             ; User VHDL File               ; E:/saler/balance_mng.vhd                                              ;         ;
; balance_dis.vhd                  ; yes             ; User VHDL File               ; E:/saler/balance_dis.vhd                                              ;         ;
; saler.vhd                        ; yes             ; User VHDL File               ; E:/saler/saler.vhd                                                    ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc      ;         ;
; db/lpm_divide_cpo.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/saler/db/lpm_divide_cpo.tdf                                        ;         ;
; db/abs_divider_lbg.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/saler/db/abs_divider_lbg.tdf                                       ;         ;
; db/alt_u_div_qve.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/saler/db/alt_u_div_qve.tdf                                         ;         ;
; db/lpm_abs_kn9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/saler/db/lpm_abs_kn9.tdf                                           ;         ;
; db/lpm_abs_5p9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/saler/db/lpm_abs_5p9.tdf                                           ;         ;
; db/lpm_divide_fpo.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/saler/db/lpm_divide_fpo.tdf                                        ;         ;
; db/abs_divider_obg.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/saler/db/abs_divider_obg.tdf                                       ;         ;
; db/alt_u_div_00f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/saler/db/alt_u_div_00f.tdf                                         ;         ;
; db/lpm_abs_nn9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/saler/db/lpm_abs_nn9.tdf                                           ;         ;
; db/lpm_abs_6p9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/saler/db/lpm_abs_6p9.tdf                                           ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 680              ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 1261             ;
;     -- 7 input functions                    ; 12               ;
;     -- 6 input functions                    ; 83               ;
;     -- 5 input functions                    ; 104              ;
;     -- 4 input functions                    ; 286              ;
;     -- <=3 input functions                  ; 776              ;
;                                             ;                  ;
; Dedicated logic registers                   ; 164              ;
;                                             ;                  ;
; I/O pins                                    ; 34               ;
; Total DSP Blocks                            ; 1                ;
; Maximum fan-out node                        ; NFD:fd|count[12] ;
; Maximum fan-out                             ; 152              ;
; Total fan-out                               ; 4680             ;
; Average fan-out                             ; 3.13             ;
+---------------------------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+---------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |saler                                      ; 1261 (1)          ; 164 (0)      ; 0                 ; 1          ; 34   ; 0            ; |saler                                                                                                                                   ; work         ;
;    |NFD:fd|                                 ; 13 (13)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |saler|NFD:fd                                                                                                                            ; work         ;
;    |Test_bal_mng_dis:bmd|                   ; 965 (0)           ; 45 (0)       ; 0                 ; 1          ; 0    ; 0            ; |saler|Test_bal_mng_dis:bmd                                                                                                              ; work         ;
;       |balance_dis:dis|                     ; 46 (46)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |saler|Test_bal_mng_dis:bmd|balance_dis:dis                                                                                              ; work         ;
;       |balance_mng:mng|                     ; 919 (341)         ; 15 (15)      ; 0                 ; 1          ; 0    ; 0            ; |saler|Test_bal_mng_dis:bmd|balance_mng:mng                                                                                              ; work         ;
;          |lpm_divide:Div0|                  ; 212 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |saler|Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div0                                                                              ; work         ;
;             |lpm_divide_fpo:auto_generated| ; 212 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |saler|Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div0|lpm_divide_fpo:auto_generated                                                ; work         ;
;                |abs_divider_obg:divider|    ; 212 (22)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |saler|Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div0|lpm_divide_fpo:auto_generated|abs_divider_obg:divider                        ; work         ;
;                   |alt_u_div_00f:divider|   ; 176 (176)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |saler|Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div0|lpm_divide_fpo:auto_generated|abs_divider_obg:divider|alt_u_div_00f:divider  ; work         ;
;                   |lpm_abs_6p9:my_abs_num|  ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |saler|Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div0|lpm_divide_fpo:auto_generated|abs_divider_obg:divider|lpm_abs_6p9:my_abs_num ; work         ;
;          |lpm_divide:Div1|                  ; 366 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |saler|Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div1                                                                              ; work         ;
;             |lpm_divide_cpo:auto_generated| ; 366 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |saler|Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div1|lpm_divide_cpo:auto_generated                                                ; work         ;
;                |abs_divider_lbg:divider|    ; 366 (46)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |saler|Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div1|lpm_divide_cpo:auto_generated|abs_divider_lbg:divider                        ; work         ;
;                   |alt_u_div_qve:divider|   ; 297 (297)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |saler|Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div1|lpm_divide_cpo:auto_generated|abs_divider_lbg:divider|alt_u_div_qve:divider  ; work         ;
;                   |lpm_abs_5p9:my_abs_num|  ; 23 (23)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |saler|Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div1|lpm_divide_cpo:auto_generated|abs_divider_lbg:divider|lpm_abs_5p9:my_abs_num ; work         ;
;    |Test_good_mng_dis:gmd|                  ; 252 (0)           ; 102 (0)      ; 0                 ; 0          ; 0    ; 0            ; |saler|Test_good_mng_dis:gmd                                                                                                             ; work         ;
;       |good_dis:gd|                         ; 151 (151)         ; 51 (51)      ; 0                 ; 0          ; 0    ; 0            ; |saler|Test_good_mng_dis:gmd|good_dis:gd                                                                                                 ; work         ;
;       |good_mng:gm|                         ; 89 (89)           ; 40 (40)      ; 0                 ; 0          ; 0    ; 0            ; |saler|Test_good_mng_dis:gmd|good_mng:gm                                                                                                 ; work         ;
;       |page_btn:pb|                         ; 12 (12)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |saler|Test_good_mng_dis:gmd|page_btn:pb                                                                                                 ; work         ;
;    |sel_dis:seld|                           ; 24 (24)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |saler|sel_dis:seld                                                                                                                      ; work         ;
;    |state_mng:sm|                           ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |saler|state_mng:sm                                                                                                                      ; work         ;
+---------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                  ;
+-----------------------+-------------+---------------------+-------------------+
; Statistic             ; Number Used ; Available per Block ; Maximum Available ;
+-----------------------+-------------+---------------------+-------------------+
; Independent 18x18     ; 1           ; 2.00                ; --                ;
; DSP Block             ; 1           ; --                  ; --                ;
; DSP 18-bit Element    ; 1           ; 2.00                ; --                ;
; Mixed Sign Multiplier ; 1           ; --                  ; --                ;
+-----------------------+-------------+---------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |saler|state_mng:sm|exst        ;
+---------+---------+---------+---------+---------+
; Name    ; exst.s3 ; exst.s2 ; exst.s1 ; exst.s0 ;
+---------+---------+---------+---------+---------+
; exst.s0 ; 0       ; 0       ; 0       ; 0       ;
; exst.s1 ; 0       ; 0       ; 1       ; 1       ;
; exst.s2 ; 0       ; 1       ; 0       ; 1       ;
; exst.s3 ; 1       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |saler|Test_bal_mng_dis:bmd|balance_dis:dis|exst ;
+---------+---------+---------+---------+--------------------------+
; Name    ; exst.s3 ; exst.s2 ; exst.s1 ; exst.s0                  ;
+---------+---------+---------+---------+--------------------------+
; exst.s0 ; 0       ; 0       ; 0       ; 0                        ;
; exst.s1 ; 0       ; 0       ; 1       ; 1                        ;
; exst.s2 ; 0       ; 1       ; 0       ; 1                        ;
; exst.s3 ; 1       ; 0       ; 0       ; 1                        ;
+---------+---------+---------+---------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |saler|Test_bal_mng_dis:bmd|balance_mng:mng|exst ;
+---------+---------+---------+---------+--------------------------+
; Name    ; exst.s3 ; exst.s2 ; exst.s1 ; exst.s0                  ;
+---------+---------+---------+---------+--------------------------+
; exst.s0 ; 0       ; 0       ; 0       ; 0                        ;
; exst.s1 ; 0       ; 0       ; 1       ; 1                        ;
; exst.s2 ; 0       ; 1       ; 0       ; 1                        ;
; exst.s3 ; 1       ; 0       ; 0       ; 1                        ;
+---------+---------+---------+---------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |saler|Test_good_mng_dis:gmd|good_mng:gm|pagest               ;
+-------------+-------------+------------+------------+------------+------------+
; Name        ; pagest.sfin ; pagest.sdn ; pagest.sup ; pagest.sno ; pagest.sre ;
+-------------+-------------+------------+------------+------------+------------+
; pagest.sre  ; 0           ; 0          ; 0          ; 0          ; 0          ;
; pagest.sno  ; 0           ; 0          ; 0          ; 1          ; 1          ;
; pagest.sup  ; 0           ; 0          ; 1          ; 0          ; 1          ;
; pagest.sdn  ; 0           ; 1          ; 0          ; 0          ; 1          ;
; pagest.sfin ; 1           ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |saler|Test_good_mng_dis:gmd|good_mng:gm|exst ;
+---------+---------+---------+---------+-----------------------+
; Name    ; exst.s3 ; exst.s2 ; exst.s1 ; exst.s0               ;
+---------+---------+---------+---------+-----------------------+
; exst.s0 ; 0       ; 0       ; 0       ; 0                     ;
; exst.s1 ; 0       ; 0       ; 1       ; 1                     ;
; exst.s2 ; 0       ; 1       ; 0       ; 1                     ;
; exst.s3 ; 1       ; 0       ; 0       ; 1                     ;
+---------+---------+---------+---------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |saler|Test_good_mng_dis:gmd|good_dis:gd|exst ;
+---------+---------+---------+---------+-----------------------+
; Name    ; exst.s3 ; exst.s2 ; exst.s1 ; exst.s0               ;
+---------+---------+---------+---------+-----------------------+
; exst.s0 ; 0       ; 0       ; 0       ; 0                     ;
; exst.s1 ; 0       ; 0       ; 1       ; 1                     ;
; exst.s2 ; 0       ; 1       ; 0       ; 1                     ;
; exst.s3 ; 1       ; 0       ; 0       ; 1                     ;
+---------+---------+---------+---------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |saler|Test_good_mng_dis:gmd|page_btn:pb|st                         ;
+----------+----------+----------+---------+----------+----------+---------+----------+
; Name     ; st.ensdn ; st.susdn ; st.scdn ; st.ensup ; st.susup ; st.scup ; st.noact ;
+----------+----------+----------+---------+----------+----------+---------+----------+
; st.noact ; 0        ; 0        ; 0       ; 0        ; 0        ; 0       ; 0        ;
; st.scup  ; 0        ; 0        ; 0       ; 0        ; 0        ; 1       ; 1        ;
; st.susup ; 0        ; 0        ; 0       ; 0        ; 1        ; 0       ; 1        ;
; st.ensup ; 0        ; 0        ; 0       ; 1        ; 0        ; 0       ; 1        ;
; st.scdn  ; 0        ; 0        ; 1       ; 0        ; 0        ; 0       ; 1        ;
; st.susdn ; 0        ; 1        ; 0       ; 0        ; 0        ; 0       ; 1        ;
; st.ensdn ; 1        ; 0        ; 0       ; 0        ; 0        ; 0       ; 1        ;
+----------+----------+----------+---------+----------+----------+---------+----------+


+-----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                    ;
+-----------------------------------------------------+-----------------------------------------------------------------+
; Register name                                       ; Reason for Removal                                              ;
+-----------------------------------------------------+-----------------------------------------------------------------+
; Test_good_mng_dis:gmd|good_dis:gd|residue[0][3]     ; Stuck at GND due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|residue[0][2]     ; Stuck at GND due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|residue[0][1]     ; Stuck at GND due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|residue[0][0]     ; Stuck at GND due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[7][7]   ; Stuck at VCC due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[7][0]   ; Stuck at VCC due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[6][6]   ; Stuck at VCC due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[6][4]   ; Stuck at GND due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[6][3]   ; Stuck at GND due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[6][0]   ; Stuck at VCC due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[5][6]   ; Stuck at VCC due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[5][5]   ; Stuck at VCC due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[5][3]   ; Stuck at GND due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[5][2]   ; Stuck at GND due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[5][0]   ; Stuck at VCC due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[4][3]   ; Stuck at GND due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[4][0]   ; Stuck at VCC due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[1][0]   ; Stuck at GND due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|page_btn:pb|col_o[1,3]        ; Stuck at VCC due to stuck port data_in                          ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[7][2] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[1][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][4] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[1][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][5] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[1][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[5][3] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[1][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][2] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[1][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[6][3] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[1][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[6][5] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[1][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][7] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[1][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[7][1] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[1][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][3] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][6] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[4][6] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[5][6] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[3][2] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[4][0] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[2][0] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[5][0] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[6][0] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[3][0] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[7][0] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[3][4] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[3][7] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[4][1] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[4][5] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[4][7] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[5][5] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[5][7] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[3][1] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[3][3] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[7][6] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[3][6] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[3][5] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[4][4] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[4][2] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[4][3] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[4][2] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[6][4] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[5][1] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[6][6] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[5][2] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[6][2] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[5][2] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[6][1] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[5][2] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[6][7] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[5][2] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[7][3] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[5][2] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[7][4] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[5][4] ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[7][5] ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|balcache[5][4] ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[7][1]   ; Merged with Test_good_mng_dis:gmd|good_dis:gd|goodcache[7][3]   ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[6][7]   ; Merged with Test_good_mng_dis:gmd|good_dis:gd|goodcache[7][2]   ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[5][1]   ; Merged with Test_good_mng_dis:gmd|good_dis:gd|goodcache[5][7]   ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[4][5]   ; Merged with Test_good_mng_dis:gmd|good_dis:gd|goodcache[4][6]   ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[0][2]   ; Merged with Test_good_mng_dis:gmd|good_dis:gd|goodcache[3][0]   ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[0][4]   ; Merged with Test_good_mng_dis:gmd|good_dis:gd|goodcache[3][0]   ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[0][5]   ; Merged with Test_good_mng_dis:gmd|good_dis:gd|goodcache[3][0]   ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[0][7]   ; Merged with Test_good_mng_dis:gmd|good_dis:gd|goodcache[3][0]   ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[0][0]   ; Merged with Test_good_mng_dis:gmd|good_dis:gd|goodcache[3][0]   ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[2][0]   ; Merged with Test_good_mng_dis:gmd|good_dis:gd|goodcache[3][0]   ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[0][3]   ; Merged with Test_good_mng_dis:gmd|good_dis:gd|goodcache[0][6]   ;
; Test_good_mng_dis:gmd|good_dis:gd|cont[2]           ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|cont[2]        ;
; Test_good_mng_dis:gmd|good_dis:gd|cont[1]           ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|cont[1]        ;
; Test_good_mng_dis:gmd|good_dis:gd|cont[0]           ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|cont[0]        ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[4][7]   ; Merged with Test_good_mng_dis:gmd|good_dis:gd|goodcache[7][5]   ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[6][2]   ; Merged with Test_good_mng_dis:gmd|good_dis:gd|goodcache[6][5]   ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[4][4]   ; Merged with Test_good_mng_dis:gmd|good_dis:gd|goodcache[6][1]   ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[2][1]   ; Stuck at VCC due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[2][2]   ; Stuck at VCC due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[2][3]   ; Stuck at VCC due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[2][4]   ; Stuck at VCC due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[2][7]   ; Stuck at VCC due to stuck port data_in                          ;
; Test_bal_mng_dis:bmd|balance_dis:dis|balcache[0][0] ; Stuck at VCC due to stuck port data_in                          ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[1][7]   ; Merged with Test_good_mng_dis:gmd|good_dis:gd|goodcache[1][4]   ;
; Test_good_mng_dis:gmd|good_dis:gd|goodcache[2][6]   ; Merged with Test_good_mng_dis:gmd|good_dis:gd|goodcache[2][5]   ;
; Test_good_mng_dis:gmd|good_mng:gm|exst.s1           ; Lost fanout                                                     ;
; Test_good_mng_dis:gmd|good_mng:gm|exst.s2           ; Lost fanout                                                     ;
; Test_bal_mng_dis:bmd|balance_mng:mng|exst.s0        ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|exst.s0        ;
; Test_good_mng_dis:gmd|good_dis:gd|exst.s0           ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|exst.s0        ;
; Test_good_mng_dis:gmd|good_mng:gm|exst.s0           ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|exst.s0        ;
; Test_bal_mng_dis:bmd|balance_mng:mng|exst.s1        ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|exst.s1        ;
; Test_good_mng_dis:gmd|good_dis:gd|exst.s1           ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|exst.s1        ;
; Test_bal_mng_dis:bmd|balance_mng:mng|exst.s2        ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|exst.s2        ;
; Test_good_mng_dis:gmd|good_dis:gd|exst.s2           ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|exst.s2        ;
; Test_bal_mng_dis:bmd|balance_mng:mng|exst.s3        ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|exst.s3        ;
; Test_good_mng_dis:gmd|good_dis:gd|exst.s3           ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|exst.s3        ;
; Test_good_mng_dis:gmd|good_mng:gm|exst.s3           ; Merged with Test_bal_mng_dis:bmd|balance_dis:dis|exst.s3        ;
; NFD:fd|count[13..20]                                ; Lost fanout                                                     ;
; Total Number of Removed Registers = 105             ;                                                                 ;
+-----------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 164   ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Inverted Register Statistics                                         ;
+------------------------------------------------------------+---------+
; Inverted Register                                          ; Fan out ;
+------------------------------------------------------------+---------+
; Test_good_mng_dis:gmd|good_mng:gm|\update_page:goodseq[0]  ; 2       ;
; Test_good_mng_dis:gmd|good_mng:gm|\update_page:goodseq[31] ; 2       ;
; Total number of inverted registers = 2                     ;         ;
+------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |saler|Test_bal_mng_dis:bmd|balance_dis:dis|balcache[7][7] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |saler|Test_bal_mng_dis:bmd|balance_dis:dis|balcache[5][1] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |saler|Test_bal_mng_dis:bmd|balance_dis:dis|balcache[2][4] ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |saler|Test_good_mng_dis:gmd|good_dis:gd|residue[5][1]     ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |saler|Test_good_mng_dis:gmd|good_dis:gd|residue[4][1]     ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |saler|Test_good_mng_dis:gmd|good_dis:gd|residue[3][1]     ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |saler|Test_good_mng_dis:gmd|good_dis:gd|residue[2][2]     ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |saler|Test_good_mng_dis:gmd|good_dis:gd|residue[1][1]     ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |saler|Test_bal_mng_dis:bmd|balance_mng:mng|bal_ten[3]     ;
; 18:1               ; 3 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |saler|Test_bal_mng_dis:bmd|balance_mng:mng|bal_one_df[3]  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |saler|Test_good_mng_dis:gmd|good_dis:gd|price[0]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |saler|Test_good_mng_dis:gmd|good_mng:gm|goodseq           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |saler|Test_good_mng_dis:gmd|good_mng:gm|goodseq           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |saler|state_mng:sm|st[1]                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |saler|state_mng:sm|Selector1                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |saler|Test_good_mng_dis:gmd|good_dis:gd|Mux62             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |saler|Test_good_mng_dis:gmd|good_dis:gd|price_in          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |saler|Test_bal_mng_dis:bmd|balance_mng:mng|Mux23          ;
; 16:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |saler|Test_bal_mng_dis:bmd|balance_mng:mng|Mux20          ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; No         ; |saler|Test_bal_mng_dis:bmd|balance_mng:mng|Mux28          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |saler|Test_good_mng_dis:gmd|good_mng:gm|Selector32        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                                                     ;
; LPM_WIDTHD             ; 5              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_cpo ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                                     ;
; LPM_WIDTHD             ; 8              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_fpo ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed May 09 14:35:52 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off saler -c saler
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file test_good_mng_dis.vhd
    Info (12022): Found design unit 1: Test_good_mng_dis-tb_test_good
    Info (12023): Found entity 1: Test_good_mng_dis
Info (12021): Found 2 design units, including 1 entities, in source file test_bal_mng_dis.vhd
    Info (12022): Found design unit 1: Test_bal_mng_dis-arch_mng_dis
    Info (12023): Found entity 1: Test_bal_mng_dis
Info (12021): Found 2 design units, including 1 entities, in source file state_mng.vhd
    Info (12022): Found design unit 1: state_mng-arch_state_mng
    Info (12023): Found entity 1: state_mng
Info (12021): Found 2 design units, including 1 entities, in source file sel_dis.vhd
    Info (12022): Found design unit 1: sel_dis-arch_sel_dis
    Info (12023): Found entity 1: sel_dis
Info (12021): Found 2 design units, including 1 entities, in source file page_btn.vhd
    Info (12022): Found design unit 1: page_btn-arch_page_btn
    Info (12023): Found entity 1: page_btn
Info (12021): Found 2 design units, including 1 entities, in source file nfd.vhd
    Info (12022): Found design unit 1: NFD-arch_NFD
    Info (12023): Found entity 1: NFD
Info (12021): Found 2 design units, including 1 entities, in source file good_mng.vhd
    Info (12022): Found design unit 1: good_mng-arch_good
    Info (12023): Found entity 1: good_mng
Info (12021): Found 2 design units, including 1 entities, in source file good_dis.vhd
    Info (12022): Found design unit 1: good_dis-arch_good_dis
    Info (12023): Found entity 1: good_dis
Info (12021): Found 2 design units, including 1 entities, in source file balance_mng.vhd
    Info (12022): Found design unit 1: balance_mng-arch_balance
    Info (12023): Found entity 1: balance_mng
Info (12021): Found 2 design units, including 1 entities, in source file balance_dis.vhd
    Info (12022): Found design unit 1: balance_dis-arch_bal_dis
    Info (12023): Found entity 1: balance_dis
Info (12021): Found 2 design units, including 1 entities, in source file saler.vhd
    Info (12022): Found design unit 1: saler-arch_saler
    Info (12023): Found entity 1: saler
Info (12127): Elaborating entity "saler" for the top level hierarchy
Info (12128): Elaborating entity "Test_good_mng_dis" for hierarchy "Test_good_mng_dis:gmd"
Info (12128): Elaborating entity "page_btn" for hierarchy "Test_good_mng_dis:gmd|page_btn:pb"
Info (12128): Elaborating entity "good_dis" for hierarchy "Test_good_mng_dis:gmd|good_dis:gd"
Info (12128): Elaborating entity "good_mng" for hierarchy "Test_good_mng_dis:gmd|good_mng:gm"
Info (12128): Elaborating entity "Test_bal_mng_dis" for hierarchy "Test_bal_mng_dis:bmd"
Info (12128): Elaborating entity "balance_mng" for hierarchy "Test_bal_mng_dis:bmd|balance_mng:mng"
Info (12128): Elaborating entity "balance_dis" for hierarchy "Test_bal_mng_dis:bmd|balance_dis:dis"
Info (12128): Elaborating entity "state_mng" for hierarchy "state_mng:sm"
Info (12128): Elaborating entity "sel_dis" for hierarchy "sel_dis:seld"
Info (12128): Elaborating entity "NFD" for hierarchy "NFD:fd"
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Test_bal_mng_dis:bmd|balance_mng:mng|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Test_bal_mng_dis:bmd|balance_mng:mng|Div0"
Info (12130): Elaborated megafunction instantiation "Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div1"
Info (12133): Instantiated megafunction "Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cpo.tdf
    Info (12023): Found entity 1: lpm_divide_cpo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf
    Info (12023): Found entity 1: abs_divider_lbg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf
    Info (12023): Found entity 1: lpm_abs_kn9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_5p9.tdf
    Info (12023): Found entity 1: lpm_abs_5p9
Info (12130): Elaborated megafunction instantiation "Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div0"
Info (12133): Instantiated megafunction "Test_bal_mng_dis:bmd|balance_mng:mng|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fpo.tdf
    Info (12023): Found entity 1: lpm_divide_fpo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf
    Info (12023): Found entity 1: abs_divider_obg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf
    Info (12023): Found entity 1: lpm_abs_nn9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_6p9.tdf
    Info (12023): Found entity 1: lpm_abs_6p9
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "col_o[1]" is stuck at VCC
    Warning (13410): Pin "col_o[3]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "row_in[0]"
    Warning (15610): No output dependent on input pin "row_in[1]"
    Warning (15610): No output dependent on input pin "row_in[2]"
Info (21057): Implemented 1343 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 20 output pins
    Info (21061): Implemented 1308 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 555 megabytes
    Info: Processing ended: Wed May 09 14:35:56 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


