/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/wpt.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/wpt.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/wpt.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/vectab.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/vectab.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/vectab.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/AMBA_AHBMasterStatemachine.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/AMBA_AHBMasterStatemachine.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/AMBA_AHBMasterStatemachine.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_timer/ext_timer_ent.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_timer/ext_timer_ent.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_timer/ext_timer_ent.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/prog.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/prog.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity scarts_prog
-- Compiling architecture behaviour of scarts_prog

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/iram.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/iram.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/iram.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/core.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/core.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity scarts_core
-- Compiling architecture behaviour of scarts_core

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/modelsim/altera_mf_components.vhd {1 {vcom -work altera_mf -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/modelsim/altera_mf_components.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package altera_mf_components

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_timer/ext_timer.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_timer/ext_timer.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Compiling architecture behaviour of ext_timer
-- Loading package pkg_timer
-- Loading entity ext_timer

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/common/scarts_amba_pkg.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/common/scarts_amba_pkg.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package scarts_amba_pkg

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/modelsim/altera_mf.vhd {0 {vcom -work altera_mf -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/modelsim/altera_mf.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/modelsim/altera_mf.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/altera_pll.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/altera_pll.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/altera_pll.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/vectab.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/vectab.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity scarts_vectab
-- Compiling architecture behaviour of scarts_vectab

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/altera_pll.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/altera_pll.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity altera_pll
-- Compiling architecture SYN of altera_pll

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_but_sw_led/ext_but_sw_led_ent.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_but_sw_led/ext_but_sw_led_ent.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package pkg_but_sw_led
-- Compiling entity ext_but_sw_led

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/prog.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/prog.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/prog.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/AMBA_sharedmem_byteram.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/AMBA_sharedmem_byteram.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/AMBA_sharedmem_byteram.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/core.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/core.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/core.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/ext_AMBA.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/ext_AMBA.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/ext_AMBA.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/byteram.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/byteram.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/byteram.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_timer/pkg_timer.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_timer/pkg_timer.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Compiling package pkg_timer

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/regf.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/regf.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity scarts_regf
-- Compiling architecture behaviour of scarts_regf

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/ext_AMBA_sharedmem.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/ext_AMBA_sharedmem.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/ext_AMBA_sharedmem.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/top_tb.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/top_tb.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package pkg_timer
-- Compiling entity top_tb
-- Compiling architecture behaviour of top_tb

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/top.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/top.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/top.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity scarts
-- Compiling architecture behaviour of scarts
** Warning: [5] /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(51): Nonresolved signal 'ahbmo' may have multiple sources.
  Drivers:
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(539):Instantiation amba_unit
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(544):Conditional signal assignment line__544
** Warning: [5] /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(97): Nonresolved signal 'progrst' may have multiple sources.
  Drivers:
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(396):Instantiation prog_unit
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(406):Conditional signal assignment line__406
** Warning: [5] /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(146): Nonresolved signal 'progo_instrsrc' may have multiple sources.
  Drivers:
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(396):Instantiation prog_unit
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(401):Conditional signal assignment line__401
** Warning: [5] /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(147): Nonresolved signal 'progo_prupdate' may have multiple sources.
  Drivers:
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(396):Instantiation prog_unit
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(402):Conditional signal assignment line__402
** Warning: [5] /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(159): Nonresolved signal 'progexto' may have multiple sources.
  Drivers:
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(396):Instantiation prog_unit
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(405):Conditional signal assignment line__405
** Warning: [5] /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(171): Nonresolved signal 'breakpointexto' may have multiple sources.
  Drivers:
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(443):Instantiation ext_breakpoint_unit
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(462):Conditional signal assignment line__462
** Warning: [5] /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(173): Nonresolved signal 'watchpointexto' may have multiple sources.
  Drivers:
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(455):Instantiation ext_watchpoint_unit
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(463):Conditional signal assignment line__463
** Warning: [5] /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(188): Nonresolved signal 'ambadramexto' may have multiple sources.
  Drivers:
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(506):Instantiation ambadram_unit
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(546):Conditional signal assignment line__546
** Warning: [5] /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(191): Nonresolved signal 'ambaexto' may have multiple sources.
  Drivers:
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(539):Instantiation amba_unit
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(547):Conditional signal assignment line__547
** Warning: [5] /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(197): Nonresolved signal 'gIRQ' may have multiple sources.
  Drivers:
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(539):Instantiation amba_unit
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(545):Conditional signal assignment line__545
** Warning: [5] /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(199): Nonresolved signal 'scarts_hold' may have multiple sources.
  Drivers:
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(539):Instantiation amba_unit
    /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts.vhd(548):Conditional signal assignment line__548

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/modelsim/altera_mf_components.vhd {0 {vcom -work altera_mf -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/modelsim/altera_mf_components.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/modelsim/altera_mf_components.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_timer/ext_timer_ent.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_timer/ext_timer_ent.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package pkg_timer
-- Compiling entity ext_timer

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/AMBA_sharedmem_byteram.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/AMBA_sharedmem_byteram.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity AMBA_sharedmem_byteram
-- Compiling architecture behaviour of AMBA_sharedmem_byteram

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_timer/ext_timer.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_timer/ext_timer.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_timer/ext_timer.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/regfram.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/regfram.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/regfram.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/regf.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/regf.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/regf.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/top.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/top.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package top_pkg
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package pkg_but_sw_led
-- Loading package pkg_timer
-- Compiling entity top
-- Compiling architecture behaviour of top

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/AMBA_sharedmem_dram.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/AMBA_sharedmem_dram.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity AMBA_sharedmem_dram
-- Compiling architecture behaviour of AMBA_sharedmem_dram

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/common/scarts_amba_pkg.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/common/scarts_amba_pkg.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/common/scarts_amba_pkg.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/top_pkg.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/top_pkg.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package top_pkg

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_timer/pkg_timer.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_timer/pkg_timer.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_timer/pkg_timer.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/rs232.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/rs232.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/rs232.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/rs232.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/rs232.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity ext_miniUART
-- Compiling architecture behaviour of ext_miniUART
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity miniUART_BRG
-- Compiling architecture behaviour of miniUART_BRG
-- Compiling entity miniUART_busdriver
-- Compiling architecture behaviour of miniUART_busdriver
-- Compiling entity miniUART_control
-- Compiling architecture behaviour of miniUART_control
-- Compiling entity miniUART_receiver
-- Compiling architecture behaviour of miniUART_receiver
-- Compiling entity miniUART_transmitter
-- Compiling architecture behaviour of miniUART_transmitter

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/dram.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/dram.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity scarts_dram
-- Compiling architecture behaviour of scarts_dram

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/byteram.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/byteram.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity scarts_byteram
-- Compiling architecture behaviour of scarts_byteram

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/modelsim/altera_mf.vhd {1 {vcom -work altera_mf -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/modelsim/altera_mf.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity LCELL
-- Compiling architecture BEHAVIOR of LCELL
-- Compiling package ALTERA_COMMON_CONVERSION
-- Compiling package body ALTERA_COMMON_CONVERSION
-- Loading package ALTERA_COMMON_CONVERSION
-- Compiling package ALTERA_MF_HINT_EVALUATION
-- Compiling package body ALTERA_MF_HINT_EVALUATION
-- Loading package ALTERA_MF_HINT_EVALUATION
-- Compiling package ALTERA_DEVICE_FAMILIES
-- Compiling package body ALTERA_DEVICE_FAMILIES
-- Loading package ALTERA_DEVICE_FAMILIES
-- Compiling package MF_pllpack
-- Compiling package body MF_pllpack
-- Loading package MF_pllpack
-- Compiling entity DFFP
-- Compiling architecture behave of DFFP
-- Compiling entity pll_iobuf
-- Compiling architecture BEHAVIOR of pll_iobuf
-- Compiling entity MF_m_cntr
-- Compiling architecture behave of MF_m_cntr
-- Compiling entity MF_n_cntr
-- Compiling architecture behave of MF_n_cntr
-- Compiling entity stx_scale_cntr
-- Compiling architecture behave of stx_scale_cntr
-- Compiling entity MF_pll_reg
-- Compiling architecture behave of MF_pll_reg
-- Loading package MF_pllpack
-- Loading entity MF_m_cntr
-- Loading entity MF_n_cntr
-- Loading entity stx_scale_cntr
-- Loading entity DFFP
-- Loading entity MF_pll_reg
-- Compiling entity MF_stratix_pll
-- Compiling architecture vital_pll of MF_stratix_pll
-- Compiling entity arm_m_cntr
-- Compiling architecture behave of arm_m_cntr
-- Compiling entity arm_n_cntr
-- Compiling architecture behave of arm_n_cntr
-- Compiling entity arm_scale_cntr
-- Compiling architecture behave of arm_scale_cntr
-- Loading entity arm_m_cntr
-- Loading entity arm_n_cntr
-- Loading entity arm_scale_cntr
-- Compiling entity MF_stratixii_pll
-- Compiling architecture vital_pll of MF_stratixii_pll
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity MF_ttn_mn_cntr
-- Compiling architecture behave of MF_ttn_mn_cntr
-- Compiling entity MF_ttn_scale_cntr
-- Compiling architecture behave of MF_ttn_scale_cntr
-- Loading entity MF_ttn_mn_cntr
-- Loading entity MF_ttn_scale_cntr
-- Compiling entity MF_stratixiii_pll
-- Compiling architecture vital_pll of MF_stratixiii_pll
-- Compiling entity MF_cda_mn_cntr
-- Compiling architecture behave of MF_cda_mn_cntr
-- Compiling entity MF_cda_scale_cntr
-- Compiling architecture behave of MF_cda_scale_cntr
-- Loading entity MF_cda_mn_cntr
-- Loading entity MF_cda_scale_cntr
-- Compiling entity MF_cycloneiii_pll
-- Compiling architecture vital_pll of MF_cycloneiii_pll
-- Compiling entity MF_stingray_mn_cntr
-- Compiling architecture behave of MF_stingray_mn_cntr
-- Compiling entity MF_stingray_post_divider
-- Compiling architecture behave of MF_stingray_post_divider
-- Compiling entity MF_stingray_scale_cntr
-- Compiling architecture behave of MF_stingray_scale_cntr
-- Loading entity MF_stingray_mn_cntr
-- Loading entity MF_stingray_scale_cntr
-- Compiling entity MF_cycloneiiigl_pll
-- Compiling architecture vital_pll of MF_cycloneiiigl_pll
-- Loading package ALTERA_DEVICE_FAMILIES
-- Loading entity MF_stratix_pll
-- Loading entity MF_stratixii_pll
-- Loading entity MF_stratixiii_pll
-- Loading entity MF_cycloneiii_pll
-- Loading entity MF_cycloneiiigl_pll
-- Loading entity pll_iobuf
-- Compiling entity altpll
-- Compiling architecture behavior of altpll
-- Compiling entity altaccumulate
-- Compiling architecture behaviour of altaccumulate
-- Compiling entity altmult_accum
-- Compiling architecture behaviour of altmult_accum
-- Compiling entity altmult_add
-- Compiling architecture behaviour of altmult_add
-- Loading package ALTERA_COMMON_CONVERSION
-- Compiling entity altfp_mult
-- Compiling architecture behavior of altfp_mult
-- Compiling entity altsqrt
-- Compiling architecture behavior of altsqrt
-- Compiling entity altclklock
-- Compiling architecture behavior of altclklock
-- Compiling entity altddio_in
-- Compiling architecture behave of altddio_in
-- Compiling entity altddio_out
-- Compiling architecture behave of altddio_out
-- Loading entity altddio_in
-- Loading entity altddio_out
-- Compiling entity altddio_bidir
-- Compiling architecture struct of altddio_bidir
-- Compiling entity stratixii_lvds_rx
-- Compiling architecture behavior of stratixii_lvds_rx
-- Compiling entity flexible_lvds_rx
-- Compiling architecture behavior of flexible_lvds_rx
-- Compiling entity stratixiii_lvds_rx_dpa
-- Compiling architecture behavior of stratixiii_lvds_rx_dpa
-- Compiling entity stratixv_local_clk_divider
-- Compiling architecture behavior of stratixv_local_clk_divider
-- Loading entity stratixiii_lvds_rx_dpa
-- Loading entity stratixv_local_clk_divider
-- Compiling entity stratixiii_lvds_rx_channel
-- Compiling architecture behavior of stratixiii_lvds_rx_channel
-- Loading entity stratixiii_lvds_rx_channel
-- Compiling entity stratixiii_lvds_rx
-- Compiling architecture behavior of stratixiii_lvds_rx
-- Loading entity stratixii_lvds_rx
-- Loading entity flexible_lvds_rx
-- Loading entity stratixiii_lvds_rx
-- Compiling entity altlvds_rx
-- Compiling architecture behavior of altlvds_rx
-- Compiling entity stratix_tx_outclk
-- Compiling architecture behavior of stratix_tx_outclk
-- Compiling entity stratixii_tx_outclk
-- Compiling architecture behavior of stratixii_tx_outclk
-- Compiling entity flexible_lvds_tx
-- Compiling architecture behavior of flexible_lvds_tx
-- Loading entity stratix_tx_outclk
-- Loading entity stratixii_tx_outclk
-- Loading entity flexible_lvds_tx
-- Compiling entity altlvds_tx
-- Compiling architecture behavior of altlvds_tx
-- Compiling entity altdpram
-- Compiling architecture behavior of altdpram
-- Compiling entity altsyncram
-- Compiling architecture translated of altsyncram
-- Loading entity altsyncram
-- Loading package ALTERA_MF_HINT_EVALUATION
-- Compiling entity alt3pram
-- Compiling architecture behavior of alt3pram
-- Loading package altera_mf_components
-- Compiling entity parallel_add
-- Compiling architecture behaviour of parallel_add
-- Compiling entity SCFIFO
-- Compiling architecture behavior of SCFIFO
-- Compiling entity DCFIFO_DFFPIPE
-- Compiling architecture behavior of DCFIFO_DFFPIPE
-- Compiling entity DCFIFO_FEFIFO
-- Compiling architecture behavior of DCFIFO_FEFIFO
-- Loading entity DCFIFO_FEFIFO
-- Loading entity DCFIFO_DFFPIPE
-- Compiling entity DCFIFO_ASYNC
-- Compiling architecture behavior of DCFIFO_ASYNC
-- Compiling entity DCFIFO_SYNC
-- Compiling architecture behavior of DCFIFO_SYNC
-- Compiling entity DCFIFO_LOW_LATENCY
-- Compiling architecture behavior of DCFIFO_LOW_LATENCY
-- Loading entity DCFIFO_ASYNC
-- Loading entity DCFIFO_SYNC
-- Loading entity DCFIFO_LOW_LATENCY
-- Compiling entity DCFIFO_MIXED_WIDTHS
-- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
-- Loading entity DCFIFO_MIXED_WIDTHS
-- Compiling entity DCFIFO
-- Compiling architecture behavior of DCFIFO
-- Compiling entity altshift_taps
-- Compiling architecture behavioural of altshift_taps
-- Compiling entity A_GRAYCOUNTER
-- Compiling architecture behavior of A_GRAYCOUNTER
-- Compiling entity altsquare
-- Compiling architecture altsquare_syn of altsquare
-- Compiling entity altera_std_synchronizer
-- Compiling architecture behavioral of altera_std_synchronizer
-- Compiling entity altera_std_synchronizer_bundle
-- Compiling architecture behavioral of altera_std_synchronizer_bundle
-- Compiling entity alt_cal
-- Compiling architecture RTL of alt_cal
-- Compiling entity alt_cal_mm
-- Compiling architecture RTL of alt_cal_mm
-- Compiling entity alt_cal_c3gxb
-- Compiling architecture RTL of alt_cal_c3gxb
-- Compiling entity alt_cal_sv
-- Compiling architecture RTL of alt_cal_sv
-- Compiling package alt_aeq_s4_func
-- Compiling package body alt_aeq_s4_func
-- Loading package alt_aeq_s4_func
-- Loading package alt_aeq_s4_func
-- Compiling entity alt_aeq_s4
-- Compiling architecture trans of alt_aeq_s4
-- Compiling package alt_eyemon_func
-- Compiling package body alt_eyemon_func
-- Loading package alt_eyemon_func
-- Loading package alt_eyemon_func
-- Compiling entity alt_eyemon
-- Compiling architecture trans of alt_eyemon
-- Compiling package alt_dfe_func
-- Compiling package body alt_dfe_func
-- Loading package alt_dfe_func
-- Loading package alt_dfe_func
-- Compiling entity alt_dfe
-- Compiling architecture trans of alt_dfe
-- Compiling package SLD_NODE
-- Compiling package body SLD_NODE
-- Loading package SLD_NODE
-- Loading package SLD_NODE
-- Compiling entity signal_gen
-- Compiling architecture simModel of signal_gen
-- Compiling entity jtag_tap_controller
-- Compiling architecture FSM of jtag_tap_controller
-- Compiling entity dummy_hub
-- Compiling architecture behavior of dummy_hub
-- Loading entity signal_gen
-- Loading entity jtag_tap_controller
-- Loading entity dummy_hub
-- Compiling entity sld_virtual_jtag
-- Compiling architecture structural of sld_virtual_jtag
-- Compiling entity sld_signaltap
-- Compiling architecture sim_sld_signaltap of sld_signaltap
-- Compiling entity altstratixii_oct
-- Compiling architecture sim_altstratixii_oct of altstratixii_oct
-- Compiling entity altparallel_flash_loader
-- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
-- Compiling entity altserial_flash_loader
-- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
-- Compiling entity sld_virtual_jtag_basic
-- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
-- Compiling entity altsource_probe
-- Compiling architecture sim_altsource_probe of altsource_probe

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/modelsim/cycloneiii_components.vhd {1 {vcom -work altera_mf -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/modelsim/cycloneiii_components.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package cycloneiii_atom_pack
-- Compiling package cycloneiii_components

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/altera/boot_rom.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/altera/boot_rom.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/altera/boot_rom.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts_core_pkg.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts_core_pkg.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts_core_pkg.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/ext_AMBA.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/ext_AMBA.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity ext_AMBA
-- Compiling architecture behaviour of ext_AMBA

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/common/scarts_pkg.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/common/scarts_pkg.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/common/scarts_pkg.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/common/scarts_pkg.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/common/scarts_pkg.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package scarts_amba_pkg
-- Compiling package scarts_pkg

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/sysc.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/sysc.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity scarts_sysc
-- Compiling architecture behaviour of scarts_sysc

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/dram.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/dram.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/dram.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/regfram.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/regfram.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity scarts_regfram
-- Compiling architecture behaviour of scarts_regfram

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/AMBA_AHBMasterStatemachine.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/AMBA_AHBMasterStatemachine.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity AMBA_AHBMasterStatemachine
-- Compiling architecture Behavioral of AMBA_AHBMasterStatemachine

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/modelsim/cycloneiii_components.vhd {0 {vcom -work altera_mf -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/modelsim/cycloneiii_components.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/modelsim/cycloneiii_components.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_but_sw_led/ext_but_sw_led_ent.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_but_sw_led/ext_but_sw_led_ent.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_but_sw_led/ext_but_sw_led_ent.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/bpt.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/bpt.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity ext_breakpoint
-- Compiling architecture behaviour of ext_breakpoint

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/brom.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/brom.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity scarts_brom
-- Compiling architecture behaviour of scarts_brom

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_but_sw_led/pkg_but_sw_led.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_but_sw_led/pkg_but_sw_led.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_but_sw_led/pkg_but_sw_led.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/AMBA_sharedmem_dram.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/AMBA_sharedmem_dram.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/AMBA_sharedmem_dram.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/sysc.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/sysc.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/sysc.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_but_sw_led/pkg_but_sw_led.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_but_sw_led/pkg_but_sw_led.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Compiling package pkg_but_sw_led

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/wpt.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/wpt.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity ext_watchpoint
-- Compiling architecture behaviour of ext_watchpoint

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/top_tb.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/top_tb.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/top_tb.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/brom.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/brom.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/brom.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/top_pkg.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/top_pkg.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/workspace/hwsw_de2-115/VHDL/top_pkg.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/altera/boot_rom.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/altera/boot_rom.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity altera_boot_rom
-- Compiling architecture SYN of altera_boot_rom

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts_core_pkg.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/scarts_core_pkg.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Compiling package scarts_core_pkg

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/bpt.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/bpt.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/bpt.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/ext_AMBA_sharedmem.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/ext_AMBA_sharedmem.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity ext_AMBA_sharedmem
-- Compiling architecture behaviour of ext_AMBA_sharedmem

} {} {}} /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_but_sw_led/ext_but_sw_led.vhd {0 {vcom -work work -2002 -explicit /homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_but_sw_led/ext_but_sw_led.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
** Error: (vcom-7) Failed to open design unit file "/homes/ssimhandl/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_but_sw_led/ext_but_sw_led.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_but_sw_led/ext_but_sw_led.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/ext_modules/ext_but_sw_led/ext_but_sw_led.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package pkg_but_sw_led
-- Compiling architecture behaviour of ext_but_sw_led
-- Loading entity ext_but_sw_led

} {} {}} ~/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/iram.vhd {1 {vcom -work work -2002 -explicit /home/bif/Desktop/Studium/bachelorarbeit/SPARC-ISP1362/sparc_usb_ISP1362/VHDL/scarts_core/iram.vhd
Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package scarts_amba_pkg
-- Loading package scarts_pkg
-- Loading package scarts_core_pkg
-- Compiling entity scarts_iram
-- Compiling architecture behaviour of scarts_iram

} {} {}}
