# Ethernet TCP Verification for AXI4-Stream Image Processing IP

## 1) Overview
This repository provides a **verification environment that integrates AXI4-Streamâ€“based image processing IP with Ethernet TCP on FPGA**, and a **Python pixel-wise validation pipeline**.  
The primary goal is to **send frames from a PC to the FPGA over TCP, run them through AXI DMA â†” AXI4-Stream IP, bring results back over TCP, and verify outputs at the pixel level in Python**.

**Status by version**
- **V1 â€“ Header â†’ DDR â†’ TCP (2-frame test)**  
- **V2 â€“ TCP RX â†’ DDR â†’ TCP TX (loopback)**
- **V3 â€“ TCP RX â†’ DDR â†’ (optional DMAâ†’AXIS IPâ†’DDR) â†’ TCP TX (7,220 frames)**

---

## 2) Repository Structure
```
Ethernet_TCP_Verification/
â”‚â”€â”€ v1_Header_Test_workspace /
â”‚ â”œâ”€â”€ src  # for vitis application project
â”‚ â”œâ”€â”€ scripts  # python scripts
â”‚ â””â”€â”€ ...
â”‚â”€â”€ v2_LoopBack_workspace /
â”‚ â”œâ”€â”€ src
â”‚ â””â”€â”€ scripts
â””â”€â”€ scriptsv3_Video_Streaming_workspace /
  â”œâ”€â”€ src
  â”œâ”€â”€ scripts
  â””â”€â”€ ...

```

---

## 3) System Architecture
- **PC (Client)**: Sends raw frames (`.bin/.raw`) via TCP and receives processed frames; runs **pixel-wise validators**.  
- **FPGA â€“ PS (MPSoC/Zynq)**: lwIP RAW TCP server for RX/TX; manages **DDR buffers** and **AXI DMA**.  
- **FPGA â€“ PL**: **AXI4-Stream image IP** (e.g., FSRCNN layer, color converter, *Bicubic*).  
- **Dataflow**: `PC â†’ TCP â†’ PS(DDR) â†’ DMA(MM2S) â†’ AXIS IP â†’ DMA(S2MM) â†’ PS(DDR) â†’ TCP â†’ PC`

ğŸ“Œ `docs/ethernet_system_architecture.png`  
![System Architecture](docs/ethernet_system_architecture.png)

---

### DDR Buffering Strategy

- **Input Ring Buffer (10 slots)**:  
  Incoming frames are stored in 10 rotating DDR buffers.  
  Once a frame is fully received, it is marked as ready for processing.  

- **Processing**:  
  When the PL is idle, the next ready input buffer is **peeked**.  
  The frame is transferred to the PL using AXI DMA (MM2S), and the result is stored back into DDR using AXI DMA (S2MM).  
  After processing, the input buffer is **popped** and marked as available again.

- **Output Buffer (2 slots)**:  
  Processed frames are stored in one of two output buffers.  
  A circular index (`cur_out`) is used to alternate between them.  
  Once the frame is ready and cache-invalidated, it is transmitted back to the PC over TCP.

---

### Input/Output Example

### ğŸ“¥ Input Frame (Low-resolution BGR24)
- Resolution: `320x180`, 3 bytes/pixel  
ğŸ“ `docs/dog_lr_x4.bmp`  
![Input Frame (BGR24)](docs/dog_lr_x4.bmp)

### ğŸ“¤ Output Frame (Upscaled ABGR32 via Bicubic IP)
- Resolution: `1280x720`, 4 bytes/pixel  
ğŸ“ `docs/bicubic_output_frame1_opague.png`  
![Output Frame (ABGR32)](docs/bicubic_output_frame1_opague.png)
- **Note**: To sanity-check AXI4-Stream formatting in the full loop, we additionally exercised a teammateâ€™s **Bicubic IP** in a controlled path. See **[Bicubic IP (GitHub)][[bicubic_ip](https://github.com/youngyang00/axi4s-bicubic-upscaler)]**.

---

## 4) Versions

### V1 â€” Header-Based Transmission (2 frames) â€” âœ… Completed
- **Flow**: `.h` (pre-loaded) â†’ DDR â†’ TCP â†’ PC  
- **Goal**: Verify **TX path**, DDRâ†’TCP send pipeline, and cache/flush discipline.  


### V2 â€” Ethernet Loopback via DDR â€” ğŸš§ In Progress
- **Flow**: `TCP RX â†’ DDR â†’ TCP TX â†’ PC`
- **Behavior**: Each frame received from the PC is stored in a 10-slot ring buffer, then immediately sent back using a 2-slot TX buffer. No AXI4-Stream IP is involved.
- **Client**: Half-duplex (send one frame â†’ receive one frame)
- **Goal**: Verify DDR buffering, flush/invalidate handling, and TCP TX/RX path without PL involvement.


### V3 â€” Long Video Streaming (7,220 frames) â€” ğŸš§ In Progress
- **Flow**: `TCP RX â†’ DDR â†’ (DMA â†’ AXIS IP â†’ DMA) â†’ DDR â†’ TCP TX â†’ PC`
- **Behavior**: Frames are continuously streamed into DDR, optionally processed by AXI4-Stream IP, and sent back. Input uses a 10-slot ring buffer; output uses 2-slot TX buffer.
- **Client**: Full-duplex multithreaded (parallel send/receive)
- **Goal**: Stress-test full pipeline under sustained load and validate pixel-accurate output from the IP.

---

## 5) Build & Run

### Hardware (Vivado)
- Block Design: PS (DDR) â†” **AXI DMA (MM2S/S2MM)** â†” **AXI4-Stream IP**  
- AXI4-Stream interconnect clock example: **300 MHz**  
- Export **XSA** â†’ Vitis

### Software (Vitis)
- BSP: **Standalone + lwIP RAW + AXI DMA driver**  
- Import `src/` (and `include/` if present), build **Release**, program board (bit + ELF)

### Python Client
```
# V1: 2-frame header test
python scripts/ethernet.py

# V2: Loopback test
python scripts/ethernet_frame_by_frame.py

# V3: Long video streaming
python scripts/ethernet_video.py
# Defaults: IP=192.168.1.20, port=6001, chunk=1460, fps=60
