{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646280575252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646280575252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 02 23:09:35 2022 " "Processing started: Wed Mar 02 23:09:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646280575252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646280575252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EECS3216_Lab4 -c EECS3216_Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EECS3216_Lab4 -c EECS3216_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646280575253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646280575727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646280575727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eecs3216_lab4.sv 2 1 " "Found 2 design units, including 1 entities, in source file eecs3216_lab4.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "EECS3216_Lab4.sv" "" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/EECS3216_Lab4.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646280585221 ""} { "Info" "ISGN_ENTITY_NAME" "1 EECS3216_Lab4 " "Found entity 1: EECS3216_Lab4" {  } { { "EECS3216_Lab4.sv" "" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/EECS3216_Lab4.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646280585221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646280585221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EECS3216_Lab4 " "Elaborating entity \"EECS3216_Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646280585266 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "EECS3216_Lab4.sv(130) " "Verilog HDL Case Statement warning at EECS3216_Lab4.sv(130): can't check case statement for completeness because the case expression has too many possible states" {  } { { "EECS3216_Lab4.sv" "" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/EECS3216_Lab4.sv" 130 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1646280585269 "|EECS3216_Lab4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "EECS3216_Lab4.sv" "Div0" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/EECS3216_Lab4.sv" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280585641 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "EECS3216_Lab4.sv" "Mod0" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/EECS3216_Lab4.sv" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280585641 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646280585641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "EECS3216_Lab4.sv" "" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/EECS3216_Lab4.sv" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646280585697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646280585698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646280585698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646280585698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646280585698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646280585698 ""}  } { { "EECS3216_Lab4.sv" "" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/EECS3216_Lab4.sv" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646280585698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646280585734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646280585734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646280585748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646280585748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646280585781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646280585781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646280585829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646280585829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646280585871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646280585871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646280585885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646280585885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646280585899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646280585899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "EECS3216_Lab4.sv" "" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/EECS3216_Lab4.sv" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646280585914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646280585914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646280585914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646280585914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646280585914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646280585914 ""}  } { { "EECS3216_Lab4.sv" "" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/EECS3216_Lab4.sv" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646280585914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3o " "Found entity 1: lpm_divide_i3o" {  } { { "db/lpm_divide_i3o.tdf" "" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/lpm_divide_i3o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646280585952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646280585952 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "62 " "Ignored 62 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1646280586224 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1646280586224 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.definitions.NextState_2__gl_output GND " "Pin \"global.bp.work.definitions.NextState_2__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646280586642 "|EECS3216_Lab4|global.bp.work.definitions.NextState_2__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.definitions.NextState_3__gl_output GND " "Pin \"global.bp.work.definitions.NextState_3__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646280586642 "|EECS3216_Lab4|global.bp.work.definitions.NextState_3__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.definitions.NextState_4__gl_output GND " "Pin \"global.bp.work.definitions.NextState_4__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646280586642 "|EECS3216_Lab4|global.bp.work.definitions.NextState_4__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.definitions.NextState_5__gl_output GND " "Pin \"global.bp.work.definitions.NextState_5__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646280586642 "|EECS3216_Lab4|global.bp.work.definitions.NextState_5__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.definitions.State_5__gl_output GND " "Pin \"global.bp.work.definitions.State_5__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646280586642 "|EECS3216_Lab4|global.bp.work.definitions.State_5__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.definitions.State_4__gl_output GND " "Pin \"global.bp.work.definitions.State_4__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646280586642 "|EECS3216_Lab4|global.bp.work.definitions.State_4__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.definitions.State_3__gl_output GND " "Pin \"global.bp.work.definitions.State_3__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646280586642 "|EECS3216_Lab4|global.bp.work.definitions.State_3__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.definitions.State_2__gl_output GND " "Pin \"global.bp.work.definitions.State_2__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646280586642 "|EECS3216_Lab4|global.bp.work.definitions.State_2__gl_output"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646280586642 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646280586704 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_28_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_28_result_int\[0\]~0\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_28_result_int\[0\]~0" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 142 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 157 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 162 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_6_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_6_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_6_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 167 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_7_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 172 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_8_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_8_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_8_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 177 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_9_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_9_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_9_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_10_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_10_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_10_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_11_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_11_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_11_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_12_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_12_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_12_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_13_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_13_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_13_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_14_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_14_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_14_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_15_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_15_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_15_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_16_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_16_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_16_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_17_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_17_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_17_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_18_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_18_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_18_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_19_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_19_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_19_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_20_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_20_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_20_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_21_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_21_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_21_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_22_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_22_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_22_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_23_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_23_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_23_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_24_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_24_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_24_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_25_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_25_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_25_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_26_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_26_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_26_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_27_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_27_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_27_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_29_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_29_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_29_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_30_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_30_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_30_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_31_result_int\[0\]~12" { Text "C:/Users/randy/Documents/School/EECS3216/Lab4/db/alt_u_div_she.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646280587241 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1646280587241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646280587402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646280587402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1373 " "Implemented 1373 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646280587605 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646280587605 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1350 " "Implemented 1350 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646280587605 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646280587605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646280587636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 02 23:09:47 2022 " "Processing ended: Wed Mar 02 23:09:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646280587636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646280587636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646280587636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646280587636 ""}
