# Day 7 - Advanced Constraints

<details>
  <summary>SDC Part 1 and Part 2</summary>

  - **SDC Part 1**: Clock, Clock Tree Modelling, Uncertainty
  - **SDC Part 2**: IO delays

</details>

<details>
  <summary>Design Loading and Clock Network Modelling</summary>

  - Loading design: `get_cells`, `get_ports`, `get_nets`
  - `get_pins`, `get_clocks`, `querying_clocks`
  - `create_clock` waveform
  - Clock Network Modelling: Uncertainty, `report_timing`
  - IO Delays

</details>

<details>
  <summary>SDC Part 3: Generated Clocks</summary>

  - **SDC Part 3**: `generated_clk`, `generated_clocks`

</details>

<details>
  <summary>SDC Part 4: VCLK and IO Delays</summary>

  - **SDC Part 4**: `vclk`, max_latency, rise_fall IO Delays
  - Part 1: Set_Max_delay
  - `VCLK`

</details>
