
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./external/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // bsg_fifo_1r1w_small</pre>
<pre style="margin:0; padding:0 ">   2: //</pre>
<pre style="margin:0; padding:0 ">   3: // bsg_fifo with 1 read and 1 write, using</pre>
<pre style="margin:0; padding:0 ">   4: // 1-write 1-async-read register file implementation.</pre>
<pre style="margin:0; padding:0 ">   5: //</pre>
<pre style="margin:0; padding:0 ">   6: // used for smaller fifos.</pre>
<pre style="margin:0; padding:0 ">   7: //</pre>
<pre style="margin:0; padding:0 ">   8: // input handshake protocol (based on ready_THEN_valid_p parameter):</pre>
<pre style="margin:0; padding:0 ">   9: //     valid-and-ready or</pre>
<pre style="margin:0; padding:0 ">  10: //     ready-then-valid</pre>
<pre style="margin:0; padding:0 ">  11: //</pre>
<pre style="margin:0; padding:0 ">  12: // output protocol is valid-yumi (like typical fifo)</pre>
<pre style="margin:0; padding:0 ">  13: //                    aka valid-then-ready</pre>
<pre style="margin:0; padding:0 ">  14: //</pre>
<pre style="margin:0; padding:0 ">  15: //</pre>
<pre style="margin:0; padding:0 ">  16: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17: module bsg_fifo_1r1w_small #( parameter width_p      = -1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:                             , parameter els_p        = -1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:                             , parameter ready_THEN_valid_p = 0</pre>
<pre style="margin:0; padding:0 ">  20:                             )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:     ( input                clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:     , input                reset_i</pre>
<pre style="margin:0; padding:0 ">  23: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:     , input                v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:     , output               ready_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:     , input [width_p-1:0]  data_i</pre>
<pre style="margin:0; padding:0 ">  27: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:     , output               v_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:     , output [width_p-1:0] data_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:     , input                yumi_i</pre>
<pre style="margin:0; padding:0 ">  31:     );</pre>
<pre style="margin:0; padding:0 ">  32: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:    wire deque = yumi_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:    wire v_o_tmp;</pre>
<pre style="margin:0; padding:0 ">  35: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:    assign v_o = v_o_tmp;</pre>
<pre style="margin:0; padding:0 ">  37: </pre>
<pre style="margin:0; padding:0 ">  38:    // vivado bug prohibits declaring wire inside of generate block</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:    wire enque;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:    logic ready_lo;</pre>
<pre style="margin:0; padding:0 ">  41: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:    if (ready_THEN_valid_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:      begin: rtv</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:         assign enque = v_i;</pre>
<pre style="margin:0; padding:0 ">  45:      end</pre>
<pre style="margin:0; padding:0 ">  46:    else</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:      begin: rav</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:         assign enque = v_i & ready_lo;</pre>
<pre style="margin:0; padding:0 ">  49:      end</pre>
<pre style="margin:0; padding:0 ">  50: </pre>
<pre style="margin:0; padding:0 ">  51:    localparam ptr_width_lp = `BSG_SAFE_CLOG2(els_p);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52: </pre>
<pre style="margin:0; padding:0 ">  53:    // one read pointer, one write pointer;</pre>
<pre style="margin:0; padding:0 ">  54:    logic [ptr_width_lp-1:0] rptr_r, wptr_r;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:    logic                    full, empty;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56: </pre>
<pre style="margin:0; padding:0 ">  57:    bsg_fifo_tracker #(.els_p(els_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:                       ) ft</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:      (.clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:       ,.reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:       ,.enq_i   (enque)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:       ,.deq_i   (deque)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:       ,.wptr_r_o(wptr_r)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:       ,.rptr_r_o(rptr_r)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:       ,.full_o  (full)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:       ,.empty_o (empty)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:       );</pre>
<pre style="margin:0; padding:0 ">  68: </pre>
<pre style="margin:0; padding:0 ">  69:    // async read</pre>
<pre style="margin:0; padding:0 ">  70:    bsg_mem_1r1w #(.width_p (width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:                   ,.els_p  (els_p  )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72: 		  // MBT: this should be zero</pre>
<pre style="margin:0; padding:0 ">  73:                   ,.read_write_same_addr_p(0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:                   ) mem_1r1w</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:      (.w_clk_i   (clk_i  )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:       ,.w_reset_i(reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:       ,.w_v_i    (enque  )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:       ,.w_addr_i (wptr_r )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:       ,.w_data_i (data_i )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:       ,.r_v_i    (v_o_tmp)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:       ,.r_addr_i (rptr_r )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:       ,.r_data_o (data_o )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:       );</pre>
<pre style="margin:0; padding:0 ">  84: </pre>
<pre style="margin:0; padding:0 ">  85:    // during reset, we keep ready low</pre>
<pre style="margin:0; padding:0 ">  86:    // even though fifo is empty</pre>
<pre style="margin:0; padding:0 ">  87: </pre>
<pre style="margin:0; padding:0 ">  88:    //assign ready_lo = ~full & ~reset_i;</pre>
<pre style="margin:0; padding:0 ">  89:    assign ready_lo = ~full;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:    assign ready_o = ready_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:    assign v_o_tmp = ~empty;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92: </pre>
<pre style="margin:0; padding:0 ">  93:    //synopsys translate_off</pre>
<pre style="margin:0; padding:0 ">  94:    always_ff @ (posedge clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:      begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:         if (ready_THEN_valid_p & full  & v_i    & ~reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:           $display("%m error: enque full fifo at time %t", $time);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:         if (empty & yumi_i & ~reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:           $display("%m error: deque empty fifo at time %t", $time);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:      end</pre>
<pre style="margin:0; padding:0 "> 101:    //synopsys translate_on</pre>
<pre style="margin:0; padding:0 "> 102: </pre>
<pre style="margin:0; padding:0 "> 103: /*</pre>
<pre style="margin:0; padding:0 "> 104:    always_ff @(negedge clk_i)</pre>
<pre style="margin:0; padding:0 "> 105:      begin</pre>
<pre style="margin:0; padding:0 "> 106:         $display("%m v_i=%x yumi_i=%x wptr=%b rptr=%b enque=%b full=%d empty=%d ready_o=%d",v_i,yumi_i,wptr_r, rptr_r, enque, full,empty,ready_o);</pre>
<pre style="margin:0; padding:0 "> 107:      end</pre>
<pre style="margin:0; padding:0 "> 108:  */</pre>
<pre style="margin:0; padding:0 "> 109: endmodule</pre>
<pre style="margin:0; padding:0 "> 110: </pre>
</body>
</html>
