$date
	Thu Oct  6 15:57:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux16to1case_tb $end
$var wire 1 ! f $end
$var reg 4 " S [3:0] $end
$var reg 16 # W [0:15] $end
$scope module uut $end
$var wire 4 $ S [3:0] $end
$var wire 16 % W [0:15] $end
$var wire 2 & k0 [0:1] $end
$var wire 1 ! f $end
$scope module stg0 $end
$var wire 3 ' s1 [2:0] $end
$var wire 8 ( w1 [0:7] $end
$var reg 1 ) f1 $end
$upscope $end
$scope module stg1 $end
$var wire 3 * s1 [2:0] $end
$var wire 8 + w1 [0:7] $end
$var reg 1 , f1 $end
$upscope $end
$scope module stg2 $end
$var wire 1 - s $end
$var wire 2 . w [0:1] $end
$var reg 1 ! f0 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 .
0-
1,
b10101010 +
b0 *
1)
b10101010 (
b0 '
b11 &
b1010101010101010 %
b0 $
b1010101010101010 #
b0 "
1!
$end
#20
0!
0)
b0 &
b0 .
0,
b1 '
b1 *
b1 "
b1 $
#40
1!
1)
b11 &
b11 .
1,
b10 '
b10 *
b10 "
b10 $
#60
0!
0)
b0 &
b0 .
0,
b11 '
b11 *
b11 "
b11 $
#80
1!
1)
b11 &
b11 .
1,
b100 '
b100 *
b100 "
b100 $
#100
0!
0)
b0 &
b0 .
0,
b101 '
b101 *
b101 "
b101 $
#120
1!
1)
b11 &
b11 .
1,
b110 '
b110 *
b110 "
b110 $
#140
0!
0)
b0 &
b0 .
0,
b111 '
b111 *
b111 "
b111 $
#160
1!
1)
b11 &
b11 .
1,
b0 '
b0 *
1-
b1000 "
b1000 $
#180
0!
0)
b0 &
b0 .
0,
b1 '
b1 *
b1001 "
b1001 $
#200
1!
1)
b11 &
b11 .
1,
b10 '
b10 *
b1010 "
b1010 $
#220
0!
0)
b0 &
b0 .
0,
b11 '
b11 *
b1011 "
b1011 $
#240
1!
1)
b11 &
b11 .
1,
b100 '
b100 *
b1100 "
b1100 $
#260
0!
0)
b0 &
b0 .
0,
b101 '
b101 *
b1101 "
b1101 $
#280
1!
1)
b11 &
b11 .
1,
b110 '
b110 *
b1110 "
b1110 $
#300
0!
0)
b0 &
b0 .
0,
b111 '
b111 *
b1111 "
b1111 $
#320
