Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,62
design__inferred_latch__count,0
design__instance__count,763
design__instance__area,10307.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00015866191824898124
power__switching__total,0.000030496321414830163
power__leakage__total,0.000001237596961800591
power__total,0.0001903958327602595
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25557862105633505
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2562967688401244
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.08687228959857554
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.469212793011457
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.086872
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.220507
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25779043518412326
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2589751542072069
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5540051352257234
timing__setup__ws__corner:nom_slow_1p08V_125C,5.071356811368329
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.554005
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.107578
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25638888959819806
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2570794760946217
timing__hold__ws__corner:nom_typ_1p20V_25C,0.24988373189045784
timing__setup__ws__corner:nom_typ_1p20V_25C,5.321240487747634
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.249884
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.453167
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25557862105633505
clock__skew__worst_setup,0.2562967688401244
timing__hold__ws,0.08687228959857554
timing__setup__ws,5.071356811368329
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.086872
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.107578
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,763
design__instance__area__stdcell,10307.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.356153
design__instance__utilization__stdcell,0.356153
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,127
design__instance__area__class:inverter,691.286
design__instance__count__class:sequential_cell,63
design__instance__area__class:sequential_cell,3706.82
design__instance__count__class:multi_input_combinational_cell,453
design__instance__area__class:multi_input_combinational_cell,4376.33
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,90
design__instance__area__class:timing_repair_buffer,1282.78
timing__drv__floating__nets,9
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,11720.3
design__violations,0
design__instance__count__class:clock_buffer,28
design__instance__area__class:clock_buffer,239.501
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,60
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,844
route__net__special,2
route__drc_errors__iter:0,220
route__wirelength__iter:0,12598
route__drc_errors__iter:1,55
route__wirelength__iter:1,12529
route__drc_errors__iter:2,60
route__wirelength__iter:2,12455
route__drc_errors__iter:3,19
route__wirelength__iter:3,12408
route__drc_errors__iter:4,0
route__wirelength__iter:4,12408
route__drc_errors,0
route__wirelength,12408
route__vias,3668
route__vias__singlecut,3668
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,383.285
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,719
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,719
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,719
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,719
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000952855
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000955892
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000179599
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000955892
design_powergrid__voltage__worst,0.00000955892
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000955892
design_powergrid__drop__worst__net:VPWR,0.00000952855
design_powergrid__voltage__worst__net:VGND,0.00000955892
design_powergrid__drop__worst__net:VGND,0.00000955892
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000225999999999999996125820377057547005961168906651437282562255859375
ir__drop__worst,0.000009530000000000000235787951663457562290204805321991443634033203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
