/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_t2_bicm_core.h $
 * $brcm_Revision: Hydra_Software_Devel/3 $
 * $brcm_Date: 10/4/10 4:49p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Oct  4 16:13:45 2010
 *                 MD5 Checksum         bbf6bee78f77c69f170f5da060652384
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3461/rdb/a0/bchp_t2_bicm_core.h $
 * 
 * Hydra_Software_Devel/3   10/4/10 4:49p farshidf
 * SW3461-1: update header files
 *
 ***************************************************************************/

#ifndef BCHP_T2_BICM_CORE_H__
#define BCHP_T2_BICM_CORE_H__

/***************************************************************************
 *T2_BICM_CORE - BICM Datapath Register Set
 ***************************************************************************/
#define BCHP_T2_BICM_CORE_CFG_MODCOD_53          0x000c0400 /* BICM General Configuration Register for MODCOD_53 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_52          0x000c0404 /* BICM General Configuration Register for MODCOD_52 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_51          0x000c0408 /* BICM General Configuration Register for MODCOD_51 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_50          0x000c040c /* BICM General Configuration Register for MODCOD_50 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_49          0x000c0410 /* BICM General Configuration Register for MODCOD_49 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_48          0x000c0414 /* BICM General Configuration Register for MODCOD_48 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_47          0x000c0418 /* BICM General Configuration Register for MODCOD_47 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_46          0x000c041c /* BICM General Configuration Register for MODCOD_46 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_45          0x000c0420 /* BICM General Configuration Register for MODCOD_45 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_44          0x000c0424 /* BICM General Configuration Register for MODCOD_44 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_43          0x000c0428 /* BICM General Configuration Register for MODCOD_43 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_42          0x000c042c /* BICM General Configuration Register for MODCOD_42 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_41          0x000c0430 /* BICM General Configuration Register for MODCOD_41 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_40          0x000c0434 /* BICM General Configuration Register for MODCOD_40 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_39          0x000c0438 /* BICM General Configuration Register for MODCOD_39 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_38          0x000c043c /* BICM General Configuration Register for MODCOD_38 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_37          0x000c0440 /* BICM General Configuration Register for MODCOD_37 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_36          0x000c0444 /* BICM General Configuration Register for MODCOD_36 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_35          0x000c0448 /* BICM General Configuration Register for MODCOD_35 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_34          0x000c044c /* BICM General Configuration Register for MODCOD_34 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_33          0x000c0450 /* BICM General Configuration Register for MODCOD_33 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_32          0x000c0454 /* BICM General Configuration Register for MODCOD_32 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_31          0x000c0458 /* BICM General Configuration Register for MODCOD_31 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_30          0x000c045c /* BICM General Configuration Register for MODCOD_30 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_29          0x000c0460 /* BICM General Configuration Register for MODCOD_29 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_28          0x000c0464 /* BICM General Configuration Register for MODCOD_28 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_27          0x000c0468 /* BICM General Configuration Register for MODCOD_27 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_26          0x000c046c /* BICM General Configuration Register for MODCOD_26 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_25          0x000c0470 /* BICM General Configuration Register for MODCOD_25 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_24          0x000c0474 /* BICM General Configuration Register for MODCOD_24 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_23          0x000c0478 /* BICM General Configuration Register for MODCOD_23 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_22          0x000c047c /* BICM General Configuration Register for MODCOD_22 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_21          0x000c0480 /* BICM General Configuration Register for MODCOD_21 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_20          0x000c0484 /* BICM General Configuration Register for MODCOD_20 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_19          0x000c0488 /* BICM General Configuration Register for MODCOD_19 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_18          0x000c048c /* BICM General Configuration Register for MODCOD_18 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_17          0x000c0490 /* BICM General Configuration Register for MODCOD_17 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_16          0x000c0494 /* BICM General Configuration Register for MODCOD_16 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_15          0x000c0498 /* BICM General Configuration Register for MODCOD_15 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_14          0x000c049c /* BICM General Configuration Register for MODCOD_14 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_13          0x000c04a0 /* BICM General Configuration Register for MODCOD_13 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_12          0x000c04a4 /* BICM General Configuration Register for MODCOD_12 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_11          0x000c04a8 /* BICM General Configuration Register for MODCOD_11 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_10          0x000c04ac /* BICM General Configuration Register for MODCOD_10 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_9           0x000c04b0 /* BICM General Configuration Register for MODCOD_9 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_8           0x000c04b4 /* BICM General Configuration Register for MODCOD_8 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_7           0x000c04b8 /* BICM General Configuration Register for MODCOD_7 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_6           0x000c04bc /* BICM General Configuration Register for MODCOD_6 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_5           0x000c04c0 /* BICM General Configuration Register for MODCOD_5 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_4           0x000c04c4 /* BICM General Configuration Register for MODCOD_4 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_3           0x000c04c8 /* BICM General Configuration Register for MODCOD_3 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_2           0x000c04cc /* BICM General Configuration Register for MODCOD_2 */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_1           0x000c04d0 /* BICM General Configuration Register for MODCOD_1 */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0         0x000c04d4 /* BICM Iterative Demapping Enable Register */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1         0x000c04d8 /* BICM Iterative Demapping Enable Register */
#define BCHP_T2_BICM_CORE_OVR_CFG                0x000c04dc /* BICM Configuration Override Register */
#define BCHP_T2_BICM_CORE_OVR_CFG2               0x000c04e0 /* Override control for the CSI inputs and OFDM frame index */
#define BCHP_T2_BICM_CORE_LLR_SCL_0              0x000c04e4 /* DMAP LLR Feedback Saclers */
#define BCHP_T2_BICM_CORE_LLR_SCL_1              0x000c04e8 /* DMAP LLR Feedback Saclers */
#define BCHP_T2_BICM_CORE_BYP_CTRL               0x000c04ec /* Bypass Control for the deinterleavers */
#define BCHP_T2_BICM_CORE_CDI_MEMORY             0x000c04f0 /* CDI Memory Read Values */
#define BCHP_T2_BICM_CORE_DMAP_PARAMS            0x000c04f4 /* Demapper Parmeters */
#define BCHP_T2_BICM_CORE_L1_PARAMS_0            0x000c04f8 /* BICM L1 Parameters - Set 0 */
#define BCHP_T2_BICM_CORE_L1_PARAMS_1            0x000c04fc /* BICM L1 Parameters - Set 1 */
#define BCHP_T2_BICM_CORE_L1_PARAMS_2            0x000c0500 /* BICM L1 Parameters - Set 2 */
#define BCHP_T2_BICM_CORE_L1_PARAMS_3            0x000c0504 /* BICM L1 Parameters - Set 3 */
#define BCHP_T2_BICM_CORE_STALL_CTRL0            0x000c0508 /* BICM Stalling Control Registers */
#define BCHP_T2_BICM_CORE_STALL_CTRL1            0x000c050c /* BICM Stalling Control Registers */
#define BCHP_T2_BICM_CORE_BMET_CTRL              0x000c0510 /* BICM Bit Metric Memory Control */
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0          0x000c0514 /* LDPC GEneral Configuration Register */
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL           0x000c0518 /* Power Saving Loop Control register */
#define BCHP_T2_BICM_CORE_LDPC_PSL_INT_THRES     0x000c051c /* PSL Integrator Threshold */
#define BCHP_T2_BICM_CORE_LDPC_PSL_INT           0x000c0520 /* PSL Integrator Value */
#define BCHP_T2_BICM_CORE_LDPC_PSL_AVE           0x000c0524 /* PSL Integrator Average Value */
#define BCHP_T2_BICM_CORE_LDPC_PSL_XCS           0x000c0528 /* PSL Excess Value */
#define BCHP_T2_BICM_CORE_LDPC_PSL_FILTER        0x000c052c /* PSL Filter for ACM */
#define BCHP_T2_BICM_CORE_BCH_CTRL               0x000c0530 /* BCH Decoder Control Register */
#define BCHP_T2_BICM_CORE_RT_STATUS              0x000c0534 /* T2 BICM Core Real Time Status Register */
#define BCHP_T2_BICM_CORE_STATUS                 0x000c0538 /* T2 BICM Core Sticky Time Status Register */
#define BCHP_T2_BICM_CORE_STATUS_CLR             0x000c053c /* T2 BICM Core Status Register Clear */
#define BCHP_T2_BICM_CORE_STATS_CTRL             0x000c0540 /* BICM Statistics Counter Control */
#define BCHP_T2_BICM_CORE_LDPC_CUR_ITER          0x000c0544 /* LDPC Decoder Iterations Per Frame */
#define BCHP_T2_BICM_CORE_LDPC_TOT_ITER_CNTR_PLP0 0x000c0548 /* LDPC Iteration Count (PLP0) */
#define BCHP_T2_BICM_CORE_LDPC_TOT_ITER_CNTR_PLP1 0x000c054c /* LDPC Iteration Count (PLP1) */
#define BCHP_T2_BICM_CORE_LDPC_TOT_ITER_CNTR_PRE 0x000c0550 /* LDPC Iteration Count (PRE) */
#define BCHP_T2_BICM_CORE_LDPC_TOT_ITER_CNTR_POST 0x000c0554 /* LDPC Iteration Count (POST) */
#define BCHP_T2_BICM_CORE_LDPC_FAIL_CNTR_PLP0    0x000c0558 /* LDPC Fail Count (PLP0) */
#define BCHP_T2_BICM_CORE_LDPC_FAIL_CNTR_PLP1    0x000c055c /* LDPC Fail Count (PLP1) */
#define BCHP_T2_BICM_CORE_LDPC_FAIL_CNTR_PRE     0x000c0560 /* LDPC Fail Count (PRE) */
#define BCHP_T2_BICM_CORE_LDPC_FAIL_CNTR_POST    0x000c0564 /* LDPC Fail Count (POST) */
#define BCHP_T2_BICM_CORE_LDPC_FRM_CNTR_PLP0     0x000c0568 /* LDPC Frame Count (PLP0) */
#define BCHP_T2_BICM_CORE_LDPC_FRM_CNTR_PLP1     0x000c056c /* LDPC Frame Count (PLP1) */
#define BCHP_T2_BICM_CORE_LDPC_FRM_CNTR_PRE      0x000c0570 /* LDPC Frame Count (PRE) */
#define BCHP_T2_BICM_CORE_LDPC_FRM_CNTR_POST     0x000c0574 /* LDPC Frame Count (POST) */
#define BCHP_T2_BICM_CORE_BCH_DECNBLK_CNTR_PLP0  0x000c0578 /* BCH Number of Block Counter (PLP0) */
#define BCHP_T2_BICM_CORE_BCH_DECNBLK_CNTR_PLP1  0x000c057c /* BCH Number of Block Counter (PLP1) */
#define BCHP_T2_BICM_CORE_BCH_DECNBLK_CNTR_PRE   0x000c0580 /* BCH Number of Block Counter (PRE) */
#define BCHP_T2_BICM_CORE_BCH_DECNBLK_CNTR_POST  0x000c0584 /* BCH Number of Block Counter (POST) */
#define BCHP_T2_BICM_CORE_BCH_DECCBLK_CNTR_PLP0  0x000c0588 /* BCH Number of Corrected Blocks Counter (PLP0) */
#define BCHP_T2_BICM_CORE_BCH_DECCBLK_CNTR_PLP1  0x000c058c /* BCH Number of Corrected Blocks Counter (PLP1) */
#define BCHP_T2_BICM_CORE_BCH_DECCBLK_CNTR_PRE   0x000c0590 /* BCH Number of Corrected Blocks Counter (PRE) */
#define BCHP_T2_BICM_CORE_BCH_DECCBLK_CNTR_POST  0x000c0594 /* BCH Number of Corrected Blocks Counter (POST) */
#define BCHP_T2_BICM_CORE_BCH_DECBBLK_CNTR_PLP0  0x000c0598 /* BCH Number of Uncorrected Blocks Counter (PLP0) */
#define BCHP_T2_BICM_CORE_BCH_DECBBLK_CNTR_PLP1  0x000c059c /* BCH Number of Uncorrected Blocks Counter (PLP1) */
#define BCHP_T2_BICM_CORE_BCH_DECBBLK_CNTR_PRE   0x000c05a0 /* BCH Number of Uncorrected Blocks Counter (PRE) */
#define BCHP_T2_BICM_CORE_BCH_DECBBLK_CNTR_POST  0x000c05a4 /* BCH Number of Uncorrected Blocks Counter (POST) */
#define BCHP_T2_BICM_CORE_BCH_DECCBIT_CNTR_PLP0  0x000c05a8 /* BCH Number of Corrected Bits Counter (PLP0) */
#define BCHP_T2_BICM_CORE_BCH_DECCBIT_CNTR_PLP1  0x000c05ac /* BCH Number of Corrected Bits Counter (PLP1) */
#define BCHP_T2_BICM_CORE_BCH_DECCBIT_CNTR_PRE   0x000c05b0 /* BCH Number of Corrected Bits Counter (PRE) */
#define BCHP_T2_BICM_CORE_BCH_DECCBIT_CNTR_POST  0x000c05b4 /* BCH Number of Corrected Bits Counter (POST) */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_PLP0 0x000c05b8 /* BCH Gain of Lock Detector Parameters for PLP0 */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_PLP0 0x000c05bc /* BCH Loss of Lock Detector Parameters for PLP0 */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP0      0x000c05c0 /* BCH Lock Detector Configuration for PLP0 */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_PLP1 0x000c05c4 /* BCH Gain of Lock Detector Parameters for PLP1 */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_PLP1 0x000c05c8 /* BCH Loss of Lock Detector Parameters for PLP1 */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP1      0x000c05cc /* BCH Lock Detector Configuration for PLP1 */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_PRE 0x000c05d0 /* BCH Gain of Lock Detector Parameters for L1 PRE */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_PRE 0x000c05d4 /* BCH Loss of Lock Detector Parameters for L1 PRE */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PRE       0x000c05d8 /* BCH Lock Detector Configuration for L1 PRE */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_POST 0x000c05dc /* BCH Gain of Lock Detector Parameters for L1 POST */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_POST 0x000c05e0 /* BCH Loss of Lock Detector Parameters for L1 POST */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_POST      0x000c05e4 /* BCH Lock Detector Configuration for L1 POST */
#define BCHP_T2_BICM_CORE_SNR_CTL                0x000c05e8 /* "T2 SNR Estimator Control Register" */
#define BCHP_T2_BICM_CORE_SNR_L1_PRE             0x000c05ec /* "L1_PRE Error Power Estimate" */
#define BCHP_T2_BICM_CORE_SNR_L1_POST            0x000c05f0 /* "L1_POST Error Power Estimate" */
#define BCHP_T2_BICM_CORE_SNR_PLP0               0x000c05f4 /* "PLP0 Error Power Estimate" */
#define BCHP_T2_BICM_CORE_SNR_PLP1               0x000c05f8 /* "PLP1 Error Power Estimate" */
#define BCHP_T2_BICM_CORE_DISP_CFG               0x000c05fc /* "Constellation Display Configuration" */
#define BCHP_T2_BICM_CORE_DISP_READ_INDEX        0x000c0600 /* "Constellation Display Read Index" */
#define BCHP_T2_BICM_CORE_DISP_READ_DATA         0x000c0604 /* "Constellation Display Read Data" */
#define BCHP_T2_BICM_CORE_TEST_CONFIG            0x000c0608 /* BICM Test Configuration Register */
#define BCHP_T2_BICM_CORE_TP_TEST_MISC0          0x000c060c /* BICM TP_TEST Miscellaneous register */
#define BCHP_T2_BICM_CORE_TP_TEST_MISC1          0x000c0610 /* BICM TP_TEST Miscellaneous register */
#define BCHP_T2_BICM_CORE_TP_TEST_MISC2          0x000c0614 /* BICM TP_TEST Miscellaneous register */
#define BCHP_T2_BICM_CORE_TP_TEST_MODE           0x000c0618 /* BICM TP_TEST Mode register */
#define BCHP_T2_BICM_CORE_BIST_CONFIG            0x000c061c /* BICM Ad Hoc Built In Self Test Configuration Register */
#define BCHP_T2_BICM_CORE_MISR_SEED              0x000c0620 /* BICM Ad Hoc Built In Self Test MISR Seed Register */
#define BCHP_T2_BICM_CORE_TPOUT                  0x000c0624 /* Testport Output Values */
#define BCHP_T2_BICM_CORE_ECO                    0x000c0628 /* BICM ECO register */

/***************************************************************************
 *CFG_MODCOD_53 - BICM General Configuration Register for MODCOD_53
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_53 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_53_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_53_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_53 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_53_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_53_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_53 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_53_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_53_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_53 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_53_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_53_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_53 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_53_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_53_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_52 - BICM General Configuration Register for MODCOD_52
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_52 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_52_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_52_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_52 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_52_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_52_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_52 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_52_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_52_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_52 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_52_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_52_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_52 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_52_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_52_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_51 - BICM General Configuration Register for MODCOD_51
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_51 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_51_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_51_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_51 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_51_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_51_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_51 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_51_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_51_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_51 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_51_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_51_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_51 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_51_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_51_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_50 - BICM General Configuration Register for MODCOD_50
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_50 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_50_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_50_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_50 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_50_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_50_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_50 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_50_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_50_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_50 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_50_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_50_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_50 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_50_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_50_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_49 - BICM General Configuration Register for MODCOD_49
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_49 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_49_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_49_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_49 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_49_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_49_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_49 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_49_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_49_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_49 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_49_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_49_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_49 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_49_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_49_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_48 - BICM General Configuration Register for MODCOD_48
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_48 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_48_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_48_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_48 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_48_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_48_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_48 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_48_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_48_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_48 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_48_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_48_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_48 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_48_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_48_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_47 - BICM General Configuration Register for MODCOD_47
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_47 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_47_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_47_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_47 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_47_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_47_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_47 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_47_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_47_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_47 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_47_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_47_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_47 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_47_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_47_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_46 - BICM General Configuration Register for MODCOD_46
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_46 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_46_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_46_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_46 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_46_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_46_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_46 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_46_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_46_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_46 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_46_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_46_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_46 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_46_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_46_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_45 - BICM General Configuration Register for MODCOD_45
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_45 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_45_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_45_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_45 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_45_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_45_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_45 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_45_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_45_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_45 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_45_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_45_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_45 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_45_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_45_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_44 - BICM General Configuration Register for MODCOD_44
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_44 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_44_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_44_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_44 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_44_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_44_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_44 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_44_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_44_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_44 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_44_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_44_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_44 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_44_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_44_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_43 - BICM General Configuration Register for MODCOD_43
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_43 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_43_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_43_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_43 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_43_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_43_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_43 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_43_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_43_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_43 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_43_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_43_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_43 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_43_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_43_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_42 - BICM General Configuration Register for MODCOD_42
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_42 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_42_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_42_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_42 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_42_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_42_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_42 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_42_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_42_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_42 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_42_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_42_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_42 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_42_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_42_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_41 - BICM General Configuration Register for MODCOD_41
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_41 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_41_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_41_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_41 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_41_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_41_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_41 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_41_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_41_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_41 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_41_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_41_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_41 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_41_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_41_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_40 - BICM General Configuration Register for MODCOD_40
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_40 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_40_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_40_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_40 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_40_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_40_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_40 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_40_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_40_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_40 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_40_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_40_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_40 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_40_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_40_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_39 - BICM General Configuration Register for MODCOD_39
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_39 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_39_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_39_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_39 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_39_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_39_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_39 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_39_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_39_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_39 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_39_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_39_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_39 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_39_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_39_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_38 - BICM General Configuration Register for MODCOD_38
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_38 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_38_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_38_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_38 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_38_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_38_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_38 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_38_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_38_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_38 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_38_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_38_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_38 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_38_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_38_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_37 - BICM General Configuration Register for MODCOD_37
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_37 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_37_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_37_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_37 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_37_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_37_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_37 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_37_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_37_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_37 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_37_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_37_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_37 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_37_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_37_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_36 - BICM General Configuration Register for MODCOD_36
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_36 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_36_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_36_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_36 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_36_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_36_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_36 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_36_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_36_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_36 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_36_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_36_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_36 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_36_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_36_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_35 - BICM General Configuration Register for MODCOD_35
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_35 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_35_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_35_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_35 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_35_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_35_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_35 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_35_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_35_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_35 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_35_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_35_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_35 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_35_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_35_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_34 - BICM General Configuration Register for MODCOD_34
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_34 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_34_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_34_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_34 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_34_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_34_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_34 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_34_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_34_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_34 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_34_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_34_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_34 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_34_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_34_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_33 - BICM General Configuration Register for MODCOD_33
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_33 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_33_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_33_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_33 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_33_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_33_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_33 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_33_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_33_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_33 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_33_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_33_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_33 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_33_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_33_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_32 - BICM General Configuration Register for MODCOD_32
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_32 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_32_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_32_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_32 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_32_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_32_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_32 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_32_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_32_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_32 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_32_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_32_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_32 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_32_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_32_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_31 - BICM General Configuration Register for MODCOD_31
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_31 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_31_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_31_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_31 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_31_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_31_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_31 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_31_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_31_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_31 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_31_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_31_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_31 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_31_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_31_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_30 - BICM General Configuration Register for MODCOD_30
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_30 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_30_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_30_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_30 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_30_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_30_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_30 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_30_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_30_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_30 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_30_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_30_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_30 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_30_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_30_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_29 - BICM General Configuration Register for MODCOD_29
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_29 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_29_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_29_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_29 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_29_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_29_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_29 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_29_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_29_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_29 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_29_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_29_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_29 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_29_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_29_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_28 - BICM General Configuration Register for MODCOD_28
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_28 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_28_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_28_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_28 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_28_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_28_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_28 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_28_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_28_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_28 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_28_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_28_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_28 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_28_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_28_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_27 - BICM General Configuration Register for MODCOD_27
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_27 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_27_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_27_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_27 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_27_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_27_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_27 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_27_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_27_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_27 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_27_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_27_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_27 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_27_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_27_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_26 - BICM General Configuration Register for MODCOD_26
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_26 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_26_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_26_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_26 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_26_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_26_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_26 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_26_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_26_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_26 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_26_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_26_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_26 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_26_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_26_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_25 - BICM General Configuration Register for MODCOD_25
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_25 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_25_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_25_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_25 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_25_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_25_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_25 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_25_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_25_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_25 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_25_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_25_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_25 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_25_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_25_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_24 - BICM General Configuration Register for MODCOD_24
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_24 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_24_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_24_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_24 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_24_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_24_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_24 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_24_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_24_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_24 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_24_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_24_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_24 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_24_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_24_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_23 - BICM General Configuration Register for MODCOD_23
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_23 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_23_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_23_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_23 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_23_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_23_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_23 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_23_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_23_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_23 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_23_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_23_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_23 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_23_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_23_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_22 - BICM General Configuration Register for MODCOD_22
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_22 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_22_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_22_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_22 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_22_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_22_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_22 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_22_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_22_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_22 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_22_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_22_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_22 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_22_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_22_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_21 - BICM General Configuration Register for MODCOD_21
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_21 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_21_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_21_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_21 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_21_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_21_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_21 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_21_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_21_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_21 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_21_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_21_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_21 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_21_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_21_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_20 - BICM General Configuration Register for MODCOD_20
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_20 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_20_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_20_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_20 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_20_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_20_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_20 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_20_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_20_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_20 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_20_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_20_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_20 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_20_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_20_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_19 - BICM General Configuration Register for MODCOD_19
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_19 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_19_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_19_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_19 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_19_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_19_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_19 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_19_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_19_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_19 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_19_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_19_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_19 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_19_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_19_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_18 - BICM General Configuration Register for MODCOD_18
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_18 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_18_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_18_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_18 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_18_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_18_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_18 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_18_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_18_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_18 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_18_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_18_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_18 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_18_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_18_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_17 - BICM General Configuration Register for MODCOD_17
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_17 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_17_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_17_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_17 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_17_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_17_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_17 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_17_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_17_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_17 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_17_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_17_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_17 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_17_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_17_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_16 - BICM General Configuration Register for MODCOD_16
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_16 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_16_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_16_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_16 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_16_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_16_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_16 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_16_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_16_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_16 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_16_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_16_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_16 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_16_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_16_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_15 - BICM General Configuration Register for MODCOD_15
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_15 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_15_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_15_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_15 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_15_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_15_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_15 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_15_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_15_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_15 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_15_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_15_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_15 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_15_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_15_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_14 - BICM General Configuration Register for MODCOD_14
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_14 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_14_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_14_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_14 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_14_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_14_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_14 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_14_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_14_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_14 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_14_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_14_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_14 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_14_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_14_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_13 - BICM General Configuration Register for MODCOD_13
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_13 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_13_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_13_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_13 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_13_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_13_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_13 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_13_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_13_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_13 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_13_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_13_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_13 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_13_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_13_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_12 - BICM General Configuration Register for MODCOD_12
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_12 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_12_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_12_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_12 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_12_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_12_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_12 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_12_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_12_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_12 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_12_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_12_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_12 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_12_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_12_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_11 - BICM General Configuration Register for MODCOD_11
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_11 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_11_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_11_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_11 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_11_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_11_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_11 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_11_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_11_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_11 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_11_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_11_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_11 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_11_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_11_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_10 - BICM General Configuration Register for MODCOD_10
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_10 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_10_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_10_reserved0_SHIFT            31

/* T2_BICM_CORE :: CFG_MODCOD_10 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_10_MAX_ITER_MASK              0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_10_MAX_ITER_SHIFT             20

/* T2_BICM_CORE :: CFG_MODCOD_10 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_10_reserved1_MASK             0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_10_reserved1_SHIFT            10

/* T2_BICM_CORE :: CFG_MODCOD_10 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_10_SIGMA_SCALE_MASK           0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_10_SIGMA_SCALE_SHIFT          4

/* T2_BICM_CORE :: CFG_MODCOD_10 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_10_SCALE_XY_MASK              0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_10_SCALE_XY_SHIFT             0

/***************************************************************************
 *CFG_MODCOD_9 - BICM General Configuration Register for MODCOD_9
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_9 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_9_reserved0_MASK              0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_9_reserved0_SHIFT             31

/* T2_BICM_CORE :: CFG_MODCOD_9 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_9_MAX_ITER_MASK               0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_9_MAX_ITER_SHIFT              20

/* T2_BICM_CORE :: CFG_MODCOD_9 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_9_reserved1_MASK              0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_9_reserved1_SHIFT             10

/* T2_BICM_CORE :: CFG_MODCOD_9 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_9_SIGMA_SCALE_MASK            0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_9_SIGMA_SCALE_SHIFT           4

/* T2_BICM_CORE :: CFG_MODCOD_9 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_9_SCALE_XY_MASK               0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_9_SCALE_XY_SHIFT              0

/***************************************************************************
 *CFG_MODCOD_8 - BICM General Configuration Register for MODCOD_8
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_8 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_8_reserved0_MASK              0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_8_reserved0_SHIFT             31

/* T2_BICM_CORE :: CFG_MODCOD_8 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_8_MAX_ITER_MASK               0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_8_MAX_ITER_SHIFT              20

/* T2_BICM_CORE :: CFG_MODCOD_8 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_8_reserved1_MASK              0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_8_reserved1_SHIFT             10

/* T2_BICM_CORE :: CFG_MODCOD_8 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_8_SIGMA_SCALE_MASK            0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_8_SIGMA_SCALE_SHIFT           4

/* T2_BICM_CORE :: CFG_MODCOD_8 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_8_SCALE_XY_MASK               0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_8_SCALE_XY_SHIFT              0

/***************************************************************************
 *CFG_MODCOD_7 - BICM General Configuration Register for MODCOD_7
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_7 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_7_reserved0_MASK              0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_7_reserved0_SHIFT             31

/* T2_BICM_CORE :: CFG_MODCOD_7 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_7_MAX_ITER_MASK               0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_7_MAX_ITER_SHIFT              20

/* T2_BICM_CORE :: CFG_MODCOD_7 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_7_reserved1_MASK              0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_7_reserved1_SHIFT             10

/* T2_BICM_CORE :: CFG_MODCOD_7 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_7_SIGMA_SCALE_MASK            0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_7_SIGMA_SCALE_SHIFT           4

/* T2_BICM_CORE :: CFG_MODCOD_7 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_7_SCALE_XY_MASK               0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_7_SCALE_XY_SHIFT              0

/***************************************************************************
 *CFG_MODCOD_6 - BICM General Configuration Register for MODCOD_6
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_6 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_6_reserved0_MASK              0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_6_reserved0_SHIFT             31

/* T2_BICM_CORE :: CFG_MODCOD_6 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_6_MAX_ITER_MASK               0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_6_MAX_ITER_SHIFT              20

/* T2_BICM_CORE :: CFG_MODCOD_6 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_6_reserved1_MASK              0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_6_reserved1_SHIFT             10

/* T2_BICM_CORE :: CFG_MODCOD_6 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_6_SIGMA_SCALE_MASK            0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_6_SIGMA_SCALE_SHIFT           4

/* T2_BICM_CORE :: CFG_MODCOD_6 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_6_SCALE_XY_MASK               0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_6_SCALE_XY_SHIFT              0

/***************************************************************************
 *CFG_MODCOD_5 - BICM General Configuration Register for MODCOD_5
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_5 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_5_reserved0_MASK              0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_5_reserved0_SHIFT             31

/* T2_BICM_CORE :: CFG_MODCOD_5 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_5_MAX_ITER_MASK               0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_5_MAX_ITER_SHIFT              20

/* T2_BICM_CORE :: CFG_MODCOD_5 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_5_reserved1_MASK              0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_5_reserved1_SHIFT             10

/* T2_BICM_CORE :: CFG_MODCOD_5 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_5_SIGMA_SCALE_MASK            0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_5_SIGMA_SCALE_SHIFT           4

/* T2_BICM_CORE :: CFG_MODCOD_5 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_5_SCALE_XY_MASK               0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_5_SCALE_XY_SHIFT              0

/***************************************************************************
 *CFG_MODCOD_4 - BICM General Configuration Register for MODCOD_4
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_4 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_4_reserved0_MASK              0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_4_reserved0_SHIFT             31

/* T2_BICM_CORE :: CFG_MODCOD_4 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_4_MAX_ITER_MASK               0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_4_MAX_ITER_SHIFT              20

/* T2_BICM_CORE :: CFG_MODCOD_4 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_4_reserved1_MASK              0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_4_reserved1_SHIFT             10

/* T2_BICM_CORE :: CFG_MODCOD_4 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_4_SIGMA_SCALE_MASK            0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_4_SIGMA_SCALE_SHIFT           4

/* T2_BICM_CORE :: CFG_MODCOD_4 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_4_SCALE_XY_MASK               0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_4_SCALE_XY_SHIFT              0

/***************************************************************************
 *CFG_MODCOD_3 - BICM General Configuration Register for MODCOD_3
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_3 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_3_reserved0_MASK              0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_3_reserved0_SHIFT             31

/* T2_BICM_CORE :: CFG_MODCOD_3 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_3_MAX_ITER_MASK               0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_3_MAX_ITER_SHIFT              20

/* T2_BICM_CORE :: CFG_MODCOD_3 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_3_reserved1_MASK              0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_3_reserved1_SHIFT             10

/* T2_BICM_CORE :: CFG_MODCOD_3 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_3_SIGMA_SCALE_MASK            0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_3_SIGMA_SCALE_SHIFT           4

/* T2_BICM_CORE :: CFG_MODCOD_3 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_3_SCALE_XY_MASK               0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_3_SCALE_XY_SHIFT              0

/***************************************************************************
 *CFG_MODCOD_2 - BICM General Configuration Register for MODCOD_2
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_2 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_2_reserved0_MASK              0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_2_reserved0_SHIFT             31

/* T2_BICM_CORE :: CFG_MODCOD_2 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_2_MAX_ITER_MASK               0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_2_MAX_ITER_SHIFT              20

/* T2_BICM_CORE :: CFG_MODCOD_2 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_2_reserved1_MASK              0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_2_reserved1_SHIFT             10

/* T2_BICM_CORE :: CFG_MODCOD_2 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_2_SIGMA_SCALE_MASK            0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_2_SIGMA_SCALE_SHIFT           4

/* T2_BICM_CORE :: CFG_MODCOD_2 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_2_SCALE_XY_MASK               0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_2_SCALE_XY_SHIFT              0

/***************************************************************************
 *CFG_MODCOD_1 - BICM General Configuration Register for MODCOD_1
 ***************************************************************************/
/* T2_BICM_CORE :: CFG_MODCOD_1 :: reserved0 [31:31] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_1_reserved0_MASK              0x80000000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_1_reserved0_SHIFT             31

/* T2_BICM_CORE :: CFG_MODCOD_1 :: MAX_ITER [30:20] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_1_MAX_ITER_MASK               0x7ff00000
#define BCHP_T2_BICM_CORE_CFG_MODCOD_1_MAX_ITER_SHIFT              20

/* T2_BICM_CORE :: CFG_MODCOD_1 :: reserved1 [19:10] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_1_reserved1_MASK              0x000ffc00
#define BCHP_T2_BICM_CORE_CFG_MODCOD_1_reserved1_SHIFT             10

/* T2_BICM_CORE :: CFG_MODCOD_1 :: SIGMA_SCALE [09:04] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_1_SIGMA_SCALE_MASK            0x000003f0
#define BCHP_T2_BICM_CORE_CFG_MODCOD_1_SIGMA_SCALE_SHIFT           4

/* T2_BICM_CORE :: CFG_MODCOD_1 :: SCALE_XY [03:00] */
#define BCHP_T2_BICM_CORE_CFG_MODCOD_1_SCALE_XY_MASK               0x0000000f
#define BCHP_T2_BICM_CORE_CFG_MODCOD_1_SCALE_XY_SHIFT              0

/***************************************************************************
 *EN_ITER_DMAP_0 - BICM Iterative Demapping Enable Register
 ***************************************************************************/
/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_31 [31:31] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_31_MASK            0x80000000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_31_SHIFT           31

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_30 [30:30] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_30_MASK            0x40000000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_30_SHIFT           30

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_29 [29:29] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_29_MASK            0x20000000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_29_SHIFT           29

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_28 [28:28] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_28_MASK            0x10000000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_28_SHIFT           28

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_27 [27:27] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_27_MASK            0x08000000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_27_SHIFT           27

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_26 [26:26] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_26_MASK            0x04000000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_26_SHIFT           26

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_25 [25:25] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_25_MASK            0x02000000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_25_SHIFT           25

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_24 [24:24] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_24_MASK            0x01000000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_24_SHIFT           24

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_23 [23:23] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_23_MASK            0x00800000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_23_SHIFT           23

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_22 [22:22] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_22_MASK            0x00400000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_22_SHIFT           22

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_21 [21:21] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_21_MASK            0x00200000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_21_SHIFT           21

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_20 [20:20] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_20_MASK            0x00100000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_20_SHIFT           20

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_19 [19:19] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_19_MASK            0x00080000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_19_SHIFT           19

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_18 [18:18] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_18_MASK            0x00040000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_18_SHIFT           18

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_17 [17:17] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_17_MASK            0x00020000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_17_SHIFT           17

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_16 [16:16] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_16_MASK            0x00010000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_16_SHIFT           16

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_15 [15:15] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_15_MASK            0x00008000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_15_SHIFT           15

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_14 [14:14] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_14_MASK            0x00004000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_14_SHIFT           14

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_13 [13:13] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_13_MASK            0x00002000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_13_SHIFT           13

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_12 [12:12] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_12_MASK            0x00001000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_12_SHIFT           12

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_11 [11:11] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_11_MASK            0x00000800
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_11_SHIFT           11

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_10 [10:10] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_10_MASK            0x00000400
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_10_SHIFT           10

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_9 [09:09] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_9_MASK             0x00000200
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_9_SHIFT            9

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_8 [08:08] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_8_MASK             0x00000100
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_8_SHIFT            8

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_7 [07:07] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_7_MASK             0x00000080
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_7_SHIFT            7

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_6 [06:06] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_6_MASK             0x00000040
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_6_SHIFT            6

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_5 [05:05] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_5_MASK             0x00000020
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_5_SHIFT            5

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_4 [04:04] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_4_MASK             0x00000010
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_4_SHIFT            4

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_3 [03:03] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_3_MASK             0x00000008
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_3_SHIFT            3

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_2 [02:02] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_2_MASK             0x00000004
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_2_SHIFT            2

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: MODCOD_1 [01:01] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_1_MASK             0x00000002
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_MODCOD_1_SHIFT            1

/* T2_BICM_CORE :: EN_ITER_DMAP_0 :: reserved0 [00:00] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_reserved0_MASK            0x00000001
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_0_reserved0_SHIFT           0

/***************************************************************************
 *EN_ITER_DMAP_1 - BICM Iterative Demapping Enable Register
 ***************************************************************************/
/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: reserved0 [31:18] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_reserved0_MASK            0xfffc0000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_reserved0_SHIFT           18

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_48 [17:17] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_48_MASK            0x00020000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_48_SHIFT           17

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_47 [16:16] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_47_MASK            0x00010000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_47_SHIFT           16

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_46 [15:15] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_46_MASK            0x00008000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_46_SHIFT           15

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_45 [14:14] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_45_MASK            0x00004000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_45_SHIFT           14

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_44 [13:13] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_44_MASK            0x00002000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_44_SHIFT           13

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_43 [12:12] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_43_MASK            0x00001000
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_43_SHIFT           12

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_42 [11:11] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_42_MASK            0x00000800
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_42_SHIFT           11

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_41 [10:10] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_41_MASK            0x00000400
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_41_SHIFT           10

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_40 [09:09] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_40_MASK            0x00000200
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_40_SHIFT           9

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_39 [08:08] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_39_MASK            0x00000100
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_39_SHIFT           8

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_38 [07:07] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_38_MASK            0x00000080
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_38_SHIFT           7

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_37 [06:06] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_37_MASK            0x00000040
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_37_SHIFT           6

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_36 [05:05] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_36_MASK            0x00000020
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_36_SHIFT           5

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_35 [04:04] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_35_MASK            0x00000010
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_35_SHIFT           4

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_34 [03:03] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_34_MASK            0x00000008
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_34_SHIFT           3

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_33 [02:02] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_33_MASK            0x00000004
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_33_SHIFT           2

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: MODCOD_32 [01:01] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_32_MASK            0x00000002
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_MODCOD_32_SHIFT           1

/* T2_BICM_CORE :: EN_ITER_DMAP_1 :: reserved1 [00:00] */
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_reserved1_MASK            0x00000001
#define BCHP_T2_BICM_CORE_EN_ITER_DMAP_1_reserved1_SHIFT           0

/***************************************************************************
 *OVR_CFG - BICM Configuration Override Register
 ***************************************************************************/
/* T2_BICM_CORE :: OVR_CFG :: reserved0 [31:30] */
#define BCHP_T2_BICM_CORE_OVR_CFG_reserved0_MASK                   0xc0000000
#define BCHP_T2_BICM_CORE_OVR_CFG_reserved0_SHIFT                  30

/* T2_BICM_CORE :: OVR_CFG :: OVR_TYPE [29:29] */
#define BCHP_T2_BICM_CORE_OVR_CFG_OVR_TYPE_MASK                    0x20000000
#define BCHP_T2_BICM_CORE_OVR_CFG_OVR_TYPE_SHIFT                   29

/* T2_BICM_CORE :: OVR_CFG :: reserved1 [28:25] */
#define BCHP_T2_BICM_CORE_OVR_CFG_reserved1_MASK                   0x1e000000
#define BCHP_T2_BICM_CORE_OVR_CFG_reserved1_SHIFT                  25

/* T2_BICM_CORE :: OVR_CFG :: FEC_INDEX_VAL [24:16] */
#define BCHP_T2_BICM_CORE_OVR_CFG_FEC_INDEX_VAL_MASK               0x01ff0000
#define BCHP_T2_BICM_CORE_OVR_CFG_FEC_INDEX_VAL_SHIFT              16

/* T2_BICM_CORE :: OVR_CFG :: ITER_DMAP_VAL [15:15] */
#define BCHP_T2_BICM_CORE_OVR_CFG_ITER_DMAP_VAL_MASK               0x00008000
#define BCHP_T2_BICM_CORE_OVR_CFG_ITER_DMAP_VAL_SHIFT              15

/* T2_BICM_CORE :: OVR_CFG :: PLP_TYPE_VAL [14:13] */
#define BCHP_T2_BICM_CORE_OVR_CFG_PLP_TYPE_VAL_MASK                0x00006000
#define BCHP_T2_BICM_CORE_OVR_CFG_PLP_TYPE_VAL_SHIFT               13

/* T2_BICM_CORE :: OVR_CFG :: ROT_VAL [12:12] */
#define BCHP_T2_BICM_CORE_OVR_CFG_ROT_VAL_MASK                     0x00001000
#define BCHP_T2_BICM_CORE_OVR_CFG_ROT_VAL_SHIFT                    12

/* T2_BICM_CORE :: OVR_CFG :: CODE_RATE_VAL [11:08] */
#define BCHP_T2_BICM_CORE_OVR_CFG_CODE_RATE_VAL_MASK               0x00000f00
#define BCHP_T2_BICM_CORE_OVR_CFG_CODE_RATE_VAL_SHIFT              8

/* T2_BICM_CORE :: OVR_CFG :: MOD_VAL [07:04] */
#define BCHP_T2_BICM_CORE_OVR_CFG_MOD_VAL_MASK                     0x000000f0
#define BCHP_T2_BICM_CORE_OVR_CFG_MOD_VAL_SHIFT                    4

/* T2_BICM_CORE :: OVR_CFG :: reserved2 [03:02] */
#define BCHP_T2_BICM_CORE_OVR_CFG_reserved2_MASK                   0x0000000c
#define BCHP_T2_BICM_CORE_OVR_CFG_reserved2_SHIFT                  2

/* T2_BICM_CORE :: OVR_CFG :: BLEN_VAL [01:00] */
#define BCHP_T2_BICM_CORE_OVR_CFG_BLEN_VAL_MASK                    0x00000003
#define BCHP_T2_BICM_CORE_OVR_CFG_BLEN_VAL_SHIFT                   0

/***************************************************************************
 *OVR_CFG2 - Override control for the CSI inputs and OFDM frame index
 ***************************************************************************/
/* T2_BICM_CORE :: OVR_CFG2 :: reserved0 [31:20] */
#define BCHP_T2_BICM_CORE_OVR_CFG2_reserved0_MASK                  0xfff00000
#define BCHP_T2_BICM_CORE_OVR_CFG2_reserved0_SHIFT                 20

/* T2_BICM_CORE :: OVR_CFG2 :: MISC_VAL [19:17] */
#define BCHP_T2_BICM_CORE_OVR_CFG2_MISC_VAL_MASK                   0x000e0000
#define BCHP_T2_BICM_CORE_OVR_CFG2_MISC_VAL_SHIFT                  17

/* T2_BICM_CORE :: OVR_CFG2 :: INBAND_EN_OVR_VAL [16:16] */
#define BCHP_T2_BICM_CORE_OVR_CFG2_INBAND_EN_OVR_VAL_MASK          0x00010000
#define BCHP_T2_BICM_CORE_OVR_CFG2_INBAND_EN_OVR_VAL_SHIFT         16

/* T2_BICM_CORE :: OVR_CFG2 :: FRAME_INDEX_VAL [15:08] */
#define BCHP_T2_BICM_CORE_OVR_CFG2_FRAME_INDEX_VAL_MASK            0x0000ff00
#define BCHP_T2_BICM_CORE_OVR_CFG2_FRAME_INDEX_VAL_SHIFT           8

/* T2_BICM_CORE :: OVR_CFG2 :: reserved1 [07:07] */
#define BCHP_T2_BICM_CORE_OVR_CFG2_reserved1_MASK                  0x00000080
#define BCHP_T2_BICM_CORE_OVR_CFG2_reserved1_SHIFT                 7

/* T2_BICM_CORE :: OVR_CFG2 :: EN_CSI_OVR [06:06] */
#define BCHP_T2_BICM_CORE_OVR_CFG2_EN_CSI_OVR_MASK                 0x00000040
#define BCHP_T2_BICM_CORE_OVR_CFG2_EN_CSI_OVR_SHIFT                6

/* T2_BICM_CORE :: OVR_CFG2 :: CSI_VAL [05:00] */
#define BCHP_T2_BICM_CORE_OVR_CFG2_CSI_VAL_MASK                    0x0000003f
#define BCHP_T2_BICM_CORE_OVR_CFG2_CSI_VAL_SHIFT                   0

/***************************************************************************
 *LLR_SCL_0 - DMAP LLR Feedback Saclers
 ***************************************************************************/
/* T2_BICM_CORE :: LLR_SCL_0 :: LLR7_SCL [31:24] */
#define BCHP_T2_BICM_CORE_LLR_SCL_0_LLR7_SCL_MASK                  0xff000000
#define BCHP_T2_BICM_CORE_LLR_SCL_0_LLR7_SCL_SHIFT                 24

/* T2_BICM_CORE :: LLR_SCL_0 :: LLR6_SCL [23:16] */
#define BCHP_T2_BICM_CORE_LLR_SCL_0_LLR6_SCL_MASK                  0x00ff0000
#define BCHP_T2_BICM_CORE_LLR_SCL_0_LLR6_SCL_SHIFT                 16

/* T2_BICM_CORE :: LLR_SCL_0 :: LLR5_SCL [15:08] */
#define BCHP_T2_BICM_CORE_LLR_SCL_0_LLR5_SCL_MASK                  0x0000ff00
#define BCHP_T2_BICM_CORE_LLR_SCL_0_LLR5_SCL_SHIFT                 8

/* T2_BICM_CORE :: LLR_SCL_0 :: LLR4_SCL [07:00] */
#define BCHP_T2_BICM_CORE_LLR_SCL_0_LLR4_SCL_MASK                  0x000000ff
#define BCHP_T2_BICM_CORE_LLR_SCL_0_LLR4_SCL_SHIFT                 0

/***************************************************************************
 *LLR_SCL_1 - DMAP LLR Feedback Saclers
 ***************************************************************************/
/* T2_BICM_CORE :: LLR_SCL_1 :: LLR3_SCL [31:24] */
#define BCHP_T2_BICM_CORE_LLR_SCL_1_LLR3_SCL_MASK                  0xff000000
#define BCHP_T2_BICM_CORE_LLR_SCL_1_LLR3_SCL_SHIFT                 24

/* T2_BICM_CORE :: LLR_SCL_1 :: LLR2_SCL [23:16] */
#define BCHP_T2_BICM_CORE_LLR_SCL_1_LLR2_SCL_MASK                  0x00ff0000
#define BCHP_T2_BICM_CORE_LLR_SCL_1_LLR2_SCL_SHIFT                 16

/* T2_BICM_CORE :: LLR_SCL_1 :: LLR1_SCL [15:08] */
#define BCHP_T2_BICM_CORE_LLR_SCL_1_LLR1_SCL_MASK                  0x0000ff00
#define BCHP_T2_BICM_CORE_LLR_SCL_1_LLR1_SCL_SHIFT                 8

/* T2_BICM_CORE :: LLR_SCL_1 :: LLR0_SCL [07:00] */
#define BCHP_T2_BICM_CORE_LLR_SCL_1_LLR0_SCL_MASK                  0x000000ff
#define BCHP_T2_BICM_CORE_LLR_SCL_1_LLR0_SCL_SHIFT                 0

/***************************************************************************
 *BYP_CTRL - Bypass Control for the deinterleavers
 ***************************************************************************/
/* T2_BICM_CORE :: BYP_CTRL :: reserved0 [31:01] */
#define BCHP_T2_BICM_CORE_BYP_CTRL_reserved0_MASK                  0xfffffffe
#define BCHP_T2_BICM_CORE_BYP_CTRL_reserved0_SHIFT                 1

/* T2_BICM_CORE :: BYP_CTRL :: CDI [00:00] */
#define BCHP_T2_BICM_CORE_BYP_CTRL_CDI_MASK                        0x00000001
#define BCHP_T2_BICM_CORE_BYP_CTRL_CDI_SHIFT                       0

/***************************************************************************
 *CDI_MEMORY - CDI Memory Read Values
 ***************************************************************************/
/* T2_BICM_CORE :: CDI_MEMORY :: reserved0 [31:26] */
#define BCHP_T2_BICM_CORE_CDI_MEMORY_reserved0_MASK                0xfc000000
#define BCHP_T2_BICM_CORE_CDI_MEMORY_reserved0_SHIFT               26

/* T2_BICM_CORE :: CDI_MEMORY :: VAL [25:00] */
#define BCHP_T2_BICM_CORE_CDI_MEMORY_VAL_MASK                      0x03ffffff
#define BCHP_T2_BICM_CORE_CDI_MEMORY_VAL_SHIFT                     0

/***************************************************************************
 *DMAP_PARAMS - Demapper Parmeters
 ***************************************************************************/
/* T2_BICM_CORE :: DMAP_PARAMS :: reserved0 [31:01] */
#define BCHP_T2_BICM_CORE_DMAP_PARAMS_reserved0_MASK               0xfffffffe
#define BCHP_T2_BICM_CORE_DMAP_PARAMS_reserved0_SHIFT              1

/* T2_BICM_CORE :: DMAP_PARAMS :: USE_UPDATE [00:00] */
#define BCHP_T2_BICM_CORE_DMAP_PARAMS_USE_UPDATE_MASK              0x00000001
#define BCHP_T2_BICM_CORE_DMAP_PARAMS_USE_UPDATE_SHIFT             0

/***************************************************************************
 *L1_PARAMS_0 - BICM L1 Parameters - Set 0
 ***************************************************************************/
/* T2_BICM_CORE :: L1_PARAMS_0 :: reserved0 [31:30] */
#define BCHP_T2_BICM_CORE_L1_PARAMS_0_reserved0_MASK               0xc0000000
#define BCHP_T2_BICM_CORE_L1_PARAMS_0_reserved0_SHIFT              30

/* T2_BICM_CORE :: L1_PARAMS_0 :: SKIP_PRECMP [29:29] */
#define BCHP_T2_BICM_CORE_L1_PARAMS_0_SKIP_PRECMP_MASK             0x20000000
#define BCHP_T2_BICM_CORE_L1_PARAMS_0_SKIP_PRECMP_SHIFT            29

/* T2_BICM_CORE :: L1_PARAMS_0 :: NPOST [28:15] */
#define BCHP_T2_BICM_CORE_L1_PARAMS_0_NPOST_MASK                   0x1fff8000
#define BCHP_T2_BICM_CORE_L1_PARAMS_0_NPOST_SHIFT                  15

/* T2_BICM_CORE :: L1_PARAMS_0 :: reserved1 [14:14] */
#define BCHP_T2_BICM_CORE_L1_PARAMS_0_reserved1_MASK               0x00004000
#define BCHP_T2_BICM_CORE_L1_PARAMS_0_reserved1_SHIFT              14

/* T2_BICM_CORE :: L1_PARAMS_0 :: NPUNC [13:00] */
#define BCHP_T2_BICM_CORE_L1_PARAMS_0_NPUNC_MASK                   0x00003fff
#define BCHP_T2_BICM_CORE_L1_PARAMS_0_NPUNC_SHIFT                  0

/***************************************************************************
 *L1_PARAMS_1 - BICM L1 Parameters - Set 1
 ***************************************************************************/
/* T2_BICM_CORE :: L1_PARAMS_1 :: PART_PUNC_BIT [31:23] */
#define BCHP_T2_BICM_CORE_L1_PARAMS_1_PART_PUNC_BIT_MASK           0xff800000
#define BCHP_T2_BICM_CORE_L1_PARAMS_1_PART_PUNC_BIT_SHIFT          23

/* T2_BICM_CORE :: L1_PARAMS_1 :: PART_PAD_BIT [22:14] */
#define BCHP_T2_BICM_CORE_L1_PARAMS_1_PART_PAD_BIT_MASK            0x007fc000
#define BCHP_T2_BICM_CORE_L1_PARAMS_1_PART_PAD_BIT_SHIFT           14

/* T2_BICM_CORE :: L1_PARAMS_1 :: L1_POST_NCELL [13:00] */
#define BCHP_T2_BICM_CORE_L1_PARAMS_1_L1_POST_NCELL_MASK           0x00003fff
#define BCHP_T2_BICM_CORE_L1_PARAMS_1_L1_POST_NCELL_SHIFT          0

/***************************************************************************
 *L1_PARAMS_2 - BICM L1 Parameters - Set 2
 ***************************************************************************/
/* T2_BICM_CORE :: L1_PARAMS_2 :: reserved0 [31:24] */
#define BCHP_T2_BICM_CORE_L1_PARAMS_2_reserved0_MASK               0xff000000
#define BCHP_T2_BICM_CORE_L1_PARAMS_2_reserved0_SHIFT              24

/* T2_BICM_CORE :: L1_PARAMS_2 :: NPUNC_GROUPS [23:19] */
#define BCHP_T2_BICM_CORE_L1_PARAMS_2_NPUNC_GROUPS_MASK            0x00f80000
#define BCHP_T2_BICM_CORE_L1_PARAMS_2_NPUNC_GROUPS_SHIFT           19

/* T2_BICM_CORE :: L1_PARAMS_2 :: NPAD_GROUPS [18:14] */
#define BCHP_T2_BICM_CORE_L1_PARAMS_2_NPAD_GROUPS_MASK             0x0007c000
#define BCHP_T2_BICM_CORE_L1_PARAMS_2_NPAD_GROUPS_SHIFT            14

/* T2_BICM_CORE :: L1_PARAMS_2 :: MP_OFFSET [13:00] */
#define BCHP_T2_BICM_CORE_L1_PARAMS_2_MP_OFFSET_MASK               0x00003fff
#define BCHP_T2_BICM_CORE_L1_PARAMS_2_MP_OFFSET_SHIFT              0

/***************************************************************************
 *L1_PARAMS_3 - BICM L1 Parameters - Set 3
 ***************************************************************************/
/* T2_BICM_CORE :: L1_PARAMS_3 :: reserved0 [31:16] */
#define BCHP_T2_BICM_CORE_L1_PARAMS_3_reserved0_MASK               0xffff0000
#define BCHP_T2_BICM_CORE_L1_PARAMS_3_reserved0_SHIFT              16

/* T2_BICM_CORE :: L1_PARAMS_3 :: L1_POST_KSIG [15:00] */
#define BCHP_T2_BICM_CORE_L1_PARAMS_3_L1_POST_KSIG_MASK            0x0000ffff
#define BCHP_T2_BICM_CORE_L1_PARAMS_3_L1_POST_KSIG_SHIFT           0

/***************************************************************************
 *STALL_CTRL0 - BICM Stalling Control Registers
 ***************************************************************************/
/* T2_BICM_CORE :: STALL_CTRL0 :: STALL_EN [31:31] */
#define BCHP_T2_BICM_CORE_STALL_CTRL0_STALL_EN_MASK                0x80000000
#define BCHP_T2_BICM_CORE_STALL_CTRL0_STALL_EN_SHIFT               31

/* T2_BICM_CORE :: STALL_CTRL0 :: reserved0 [30:24] */
#define BCHP_T2_BICM_CORE_STALL_CTRL0_reserved0_MASK               0x7f000000
#define BCHP_T2_BICM_CORE_STALL_CTRL0_reserved0_SHIFT              24

/* T2_BICM_CORE :: STALL_CTRL0 :: PHASE2 [23:12] */
#define BCHP_T2_BICM_CORE_STALL_CTRL0_PHASE2_MASK                  0x00fff000
#define BCHP_T2_BICM_CORE_STALL_CTRL0_PHASE2_SHIFT                 12

/* T2_BICM_CORE :: STALL_CTRL0 :: PHASE1 [11:00] */
#define BCHP_T2_BICM_CORE_STALL_CTRL0_PHASE1_MASK                  0x00000fff
#define BCHP_T2_BICM_CORE_STALL_CTRL0_PHASE1_SHIFT                 0

/***************************************************************************
 *STALL_CTRL1 - BICM Stalling Control Registers
 ***************************************************************************/
/* T2_BICM_CORE :: STALL_CTRL1 :: reserved0 [31:24] */
#define BCHP_T2_BICM_CORE_STALL_CTRL1_reserved0_MASK               0xff000000
#define BCHP_T2_BICM_CORE_STALL_CTRL1_reserved0_SHIFT              24

/* T2_BICM_CORE :: STALL_CTRL1 :: PHASE4 [23:12] */
#define BCHP_T2_BICM_CORE_STALL_CTRL1_PHASE4_MASK                  0x00fff000
#define BCHP_T2_BICM_CORE_STALL_CTRL1_PHASE4_SHIFT                 12

/* T2_BICM_CORE :: STALL_CTRL1 :: PHASE3 [11:00] */
#define BCHP_T2_BICM_CORE_STALL_CTRL1_PHASE3_MASK                  0x00000fff
#define BCHP_T2_BICM_CORE_STALL_CTRL1_PHASE3_SHIFT                 0

/***************************************************************************
 *BMET_CTRL - BICM Bit Metric Memory Control
 ***************************************************************************/
/* T2_BICM_CORE :: BMET_CTRL :: reserved0 [31:01] */
#define BCHP_T2_BICM_CORE_BMET_CTRL_reserved0_MASK                 0xfffffffe
#define BCHP_T2_BICM_CORE_BMET_CTRL_reserved0_SHIFT                1

/* T2_BICM_CORE :: BMET_CTRL :: OVR_PARSHUF_QPSK [00:00] */
#define BCHP_T2_BICM_CORE_BMET_CTRL_OVR_PARSHUF_QPSK_MASK          0x00000001
#define BCHP_T2_BICM_CORE_BMET_CTRL_OVR_PARSHUF_QPSK_SHIFT         0

/***************************************************************************
 *LDPC_CONFIG_0 - LDPC GEneral Configuration Register
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_CONFIG_0 :: reserved0 [31:27] */
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0_reserved0_MASK             0xf8000000
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0_reserved0_SHIFT            27

/* T2_BICM_CORE :: LDPC_CONFIG_0 :: LDPC_ENA [26:26] */
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0_LDPC_ENA_MASK              0x04000000
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0_LDPC_ENA_SHIFT             26

/* T2_BICM_CORE :: LDPC_CONFIG_0 :: reserved1 [25:25] */
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0_reserved1_MASK             0x02000000
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0_reserved1_SHIFT            25

/* T2_BICM_CORE :: LDPC_CONFIG_0 :: SYND_STOP [24:24] */
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0_SYND_STOP_MASK             0x01000000
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0_SYND_STOP_SHIFT            24

/* T2_BICM_CORE :: LDPC_CONFIG_0 :: reserved2 [23:18] */
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0_reserved2_MASK             0x00fc0000
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0_reserved2_SHIFT            18

/* T2_BICM_CORE :: LDPC_CONFIG_0 :: FAIL_CFG [17:08] */
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0_FAIL_CFG_MASK              0x0003ff00
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0_FAIL_CFG_SHIFT             8

/* T2_BICM_CORE :: LDPC_CONFIG_0 :: reserved3 [07:03] */
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0_reserved3_MASK             0x000000f8
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0_reserved3_SHIFT            3

/* T2_BICM_CORE :: LDPC_CONFIG_0 :: PASS_CFG [02:00] */
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0_PASS_CFG_MASK              0x00000007
#define BCHP_T2_BICM_CORE_LDPC_CONFIG_0_PASS_CFG_SHIFT             0

/***************************************************************************
 *LDPC_PSL_CTL - Power Saving Loop Control register
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_PSL_CTL :: reserved0 [31:29] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_reserved0_MASK              0xe0000000
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_reserved0_SHIFT             29

/* T2_BICM_CORE :: LDPC_PSL_CTL :: THRES [28:16] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_THRES_MASK                  0x1fff0000
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_THRES_SHIFT                 16

/* T2_BICM_CORE :: LDPC_PSL_CTL :: GAIN [15:12] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_GAIN_MASK                   0x0000f000
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_GAIN_SHIFT                  12

/* T2_BICM_CORE :: LDPC_PSL_CTL :: BETA [11:08] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_BETA_MASK                   0x00000f00
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_BETA_SHIFT                  8

/* T2_BICM_CORE :: LDPC_PSL_CTL :: reserved1 [07:05] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_reserved1_MASK              0x000000e0
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_reserved1_SHIFT             5

/* T2_BICM_CORE :: LDPC_PSL_CTL :: MAX_ITER_SEL [04:04] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_MAX_ITER_SEL_MASK           0x00000010
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_MAX_ITER_SEL_SHIFT          4

/* T2_BICM_CORE :: LDPC_PSL_CTL :: PSL_DISABLE [03:03] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_PSL_DISABLE_MASK            0x00000008
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_PSL_DISABLE_SHIFT           3

/* T2_BICM_CORE :: LDPC_PSL_CTL :: PSL_ENABLE [02:02] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_PSL_ENABLE_MASK             0x00000004
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_PSL_ENABLE_SHIFT            2

/* T2_BICM_CORE :: LDPC_PSL_CTL :: PSL_EN_TYPE [01:00] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_PSL_EN_TYPE_MASK            0x00000003
#define BCHP_T2_BICM_CORE_LDPC_PSL_CTL_PSL_EN_TYPE_SHIFT           0

/***************************************************************************
 *LDPC_PSL_INT_THRES - PSL Integrator Threshold
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_PSL_INT_THRES :: reserved0 [31:27] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_INT_THRES_reserved0_MASK        0xf8000000
#define BCHP_T2_BICM_CORE_LDPC_PSL_INT_THRES_reserved0_SHIFT       27

/* T2_BICM_CORE :: LDPC_PSL_INT_THRES :: IMIN_LIM [26:16] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_INT_THRES_IMIN_LIM_MASK         0x07ff0000
#define BCHP_T2_BICM_CORE_LDPC_PSL_INT_THRES_IMIN_LIM_SHIFT        16

/* T2_BICM_CORE :: LDPC_PSL_INT_THRES :: reserved1 [15:11] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_INT_THRES_reserved1_MASK        0x0000f800
#define BCHP_T2_BICM_CORE_LDPC_PSL_INT_THRES_reserved1_SHIFT       11

/* T2_BICM_CORE :: LDPC_PSL_INT_THRES :: IRQ_LIM [10:00] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_INT_THRES_IRQ_LIM_MASK          0x000007ff
#define BCHP_T2_BICM_CORE_LDPC_PSL_INT_THRES_IRQ_LIM_SHIFT         0

/***************************************************************************
 *LDPC_PSL_INT - PSL Integrator Value
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_PSL_INT :: reserved0 [31:28] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_INT_reserved0_MASK              0xf0000000
#define BCHP_T2_BICM_CORE_LDPC_PSL_INT_reserved0_SHIFT             28

/* T2_BICM_CORE :: LDPC_PSL_INT :: VAL [27:02] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_INT_VAL_MASK                    0x0ffffffc
#define BCHP_T2_BICM_CORE_LDPC_PSL_INT_VAL_SHIFT                   2

/* T2_BICM_CORE :: LDPC_PSL_INT :: reserved1 [01:00] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_INT_reserved1_MASK              0x00000003
#define BCHP_T2_BICM_CORE_LDPC_PSL_INT_reserved1_SHIFT             0

/***************************************************************************
 *LDPC_PSL_AVE - PSL Integrator Average Value
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_PSL_AVE :: reserved0 [31:28] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_AVE_reserved0_MASK              0xf0000000
#define BCHP_T2_BICM_CORE_LDPC_PSL_AVE_reserved0_SHIFT             28

/* T2_BICM_CORE :: LDPC_PSL_AVE :: VAL [27:02] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_AVE_VAL_MASK                    0x0ffffffc
#define BCHP_T2_BICM_CORE_LDPC_PSL_AVE_VAL_SHIFT                   2

/* T2_BICM_CORE :: LDPC_PSL_AVE :: reserved1 [01:00] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_AVE_reserved1_MASK              0x00000003
#define BCHP_T2_BICM_CORE_LDPC_PSL_AVE_reserved1_SHIFT             0

/***************************************************************************
 *LDPC_PSL_XCS - PSL Excess Value
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_PSL_XCS :: reserved0 [31:19] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_XCS_reserved0_MASK              0xfff80000
#define BCHP_T2_BICM_CORE_LDPC_PSL_XCS_reserved0_SHIFT             19

/* T2_BICM_CORE :: LDPC_PSL_XCS :: VAL [18:00] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_XCS_VAL_MASK                    0x0007ffff
#define BCHP_T2_BICM_CORE_LDPC_PSL_XCS_VAL_SHIFT                   0

/***************************************************************************
 *LDPC_PSL_FILTER - PSL Filter for ACM
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_PSL_FILTER :: reserved0 [31:16] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_FILTER_reserved0_MASK           0xffff0000
#define BCHP_T2_BICM_CORE_LDPC_PSL_FILTER_reserved0_SHIFT          16

/* T2_BICM_CORE :: LDPC_PSL_FILTER :: IMAX_LIM [15:05] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_FILTER_IMAX_LIM_MASK            0x0000ffe0
#define BCHP_T2_BICM_CORE_LDPC_PSL_FILTER_IMAX_LIM_SHIFT           5

/* T2_BICM_CORE :: LDPC_PSL_FILTER :: reserved1 [04:00] */
#define BCHP_T2_BICM_CORE_LDPC_PSL_FILTER_reserved1_MASK           0x0000001f
#define BCHP_T2_BICM_CORE_LDPC_PSL_FILTER_reserved1_SHIFT          0

/***************************************************************************
 *BCH_CTRL - BCH Decoder Control Register
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_CTRL :: reserved0 [31:02] */
#define BCHP_T2_BICM_CORE_BCH_CTRL_reserved0_MASK                  0xfffffffc
#define BCHP_T2_BICM_CORE_BCH_CTRL_reserved0_SHIFT                 2

/* T2_BICM_CORE :: BCH_CTRL :: COR_DISABLE [01:01] */
#define BCHP_T2_BICM_CORE_BCH_CTRL_COR_DISABLE_MASK                0x00000002
#define BCHP_T2_BICM_CORE_BCH_CTRL_COR_DISABLE_SHIFT               1

/* T2_BICM_CORE :: BCH_CTRL :: ENABLE [00:00] */
#define BCHP_T2_BICM_CORE_BCH_CTRL_ENABLE_MASK                     0x00000001
#define BCHP_T2_BICM_CORE_BCH_CTRL_ENABLE_SHIFT                    0

/***************************************************************************
 *RT_STATUS - T2 BICM Core Real Time Status Register
 ***************************************************************************/
/* T2_BICM_CORE :: RT_STATUS :: reserved0 [31:05] */
#define BCHP_T2_BICM_CORE_RT_STATUS_reserved0_MASK                 0xffffffe0
#define BCHP_T2_BICM_CORE_RT_STATUS_reserved0_SHIFT                5

/* T2_BICM_CORE :: RT_STATUS :: BCH_LCK_POST [04:04] */
#define BCHP_T2_BICM_CORE_RT_STATUS_BCH_LCK_POST_MASK              0x00000010
#define BCHP_T2_BICM_CORE_RT_STATUS_BCH_LCK_POST_SHIFT             4

/* T2_BICM_CORE :: RT_STATUS :: BCH_LCK_PRE [03:03] */
#define BCHP_T2_BICM_CORE_RT_STATUS_BCH_LCK_PRE_MASK               0x00000008
#define BCHP_T2_BICM_CORE_RT_STATUS_BCH_LCK_PRE_SHIFT              3

/* T2_BICM_CORE :: RT_STATUS :: BCH_LCK_PLP1 [02:02] */
#define BCHP_T2_BICM_CORE_RT_STATUS_BCH_LCK_PLP1_MASK              0x00000004
#define BCHP_T2_BICM_CORE_RT_STATUS_BCH_LCK_PLP1_SHIFT             2

/* T2_BICM_CORE :: RT_STATUS :: BCH_LCK_PLP0 [01:01] */
#define BCHP_T2_BICM_CORE_RT_STATUS_BCH_LCK_PLP0_MASK              0x00000002
#define BCHP_T2_BICM_CORE_RT_STATUS_BCH_LCK_PLP0_SHIFT             1

/* T2_BICM_CORE :: RT_STATUS :: LDPC_LCK [00:00] */
#define BCHP_T2_BICM_CORE_RT_STATUS_LDPC_LCK_MASK                  0x00000001
#define BCHP_T2_BICM_CORE_RT_STATUS_LDPC_LCK_SHIFT                 0

/***************************************************************************
 *STATUS - T2 BICM Core Sticky Time Status Register
 ***************************************************************************/
/* T2_BICM_CORE :: STATUS :: reserved0 [31:05] */
#define BCHP_T2_BICM_CORE_STATUS_reserved0_MASK                    0xffffffe0
#define BCHP_T2_BICM_CORE_STATUS_reserved0_SHIFT                   5

/* T2_BICM_CORE :: STATUS :: BCH_LCK_POST [04:04] */
#define BCHP_T2_BICM_CORE_STATUS_BCH_LCK_POST_MASK                 0x00000010
#define BCHP_T2_BICM_CORE_STATUS_BCH_LCK_POST_SHIFT                4

/* T2_BICM_CORE :: STATUS :: BCH_LCK_PRE [03:03] */
#define BCHP_T2_BICM_CORE_STATUS_BCH_LCK_PRE_MASK                  0x00000008
#define BCHP_T2_BICM_CORE_STATUS_BCH_LCK_PRE_SHIFT                 3

/* T2_BICM_CORE :: STATUS :: BCH_LCK_PLP1 [02:02] */
#define BCHP_T2_BICM_CORE_STATUS_BCH_LCK_PLP1_MASK                 0x00000004
#define BCHP_T2_BICM_CORE_STATUS_BCH_LCK_PLP1_SHIFT                2

/* T2_BICM_CORE :: STATUS :: BCH_LCK_PLP0 [01:01] */
#define BCHP_T2_BICM_CORE_STATUS_BCH_LCK_PLP0_MASK                 0x00000002
#define BCHP_T2_BICM_CORE_STATUS_BCH_LCK_PLP0_SHIFT                1

/* T2_BICM_CORE :: STATUS :: LDPC_LCK [00:00] */
#define BCHP_T2_BICM_CORE_STATUS_LDPC_LCK_MASK                     0x00000001
#define BCHP_T2_BICM_CORE_STATUS_LDPC_LCK_SHIFT                    0

/***************************************************************************
 *STATUS_CLR - T2 BICM Core Status Register Clear
 ***************************************************************************/
/* T2_BICM_CORE :: STATUS_CLR :: reserved0 [31:05] */
#define BCHP_T2_BICM_CORE_STATUS_CLR_reserved0_MASK                0xffffffe0
#define BCHP_T2_BICM_CORE_STATUS_CLR_reserved0_SHIFT               5

/* T2_BICM_CORE :: STATUS_CLR :: BCH_LCK_POST [04:04] */
#define BCHP_T2_BICM_CORE_STATUS_CLR_BCH_LCK_POST_MASK             0x00000010
#define BCHP_T2_BICM_CORE_STATUS_CLR_BCH_LCK_POST_SHIFT            4

/* T2_BICM_CORE :: STATUS_CLR :: BCH_LCK_PRE [03:03] */
#define BCHP_T2_BICM_CORE_STATUS_CLR_BCH_LCK_PRE_MASK              0x00000008
#define BCHP_T2_BICM_CORE_STATUS_CLR_BCH_LCK_PRE_SHIFT             3

/* T2_BICM_CORE :: STATUS_CLR :: BCH_LCK_PLP1 [02:02] */
#define BCHP_T2_BICM_CORE_STATUS_CLR_BCH_LCK_PLP1_MASK             0x00000004
#define BCHP_T2_BICM_CORE_STATUS_CLR_BCH_LCK_PLP1_SHIFT            2

/* T2_BICM_CORE :: STATUS_CLR :: BCH_LCK_PLP0 [01:01] */
#define BCHP_T2_BICM_CORE_STATUS_CLR_BCH_LCK_PLP0_MASK             0x00000002
#define BCHP_T2_BICM_CORE_STATUS_CLR_BCH_LCK_PLP0_SHIFT            1

/* T2_BICM_CORE :: STATUS_CLR :: LDPC_LCK [00:00] */
#define BCHP_T2_BICM_CORE_STATUS_CLR_LDPC_LCK_MASK                 0x00000001
#define BCHP_T2_BICM_CORE_STATUS_CLR_LDPC_LCK_SHIFT                0

/***************************************************************************
 *STATS_CTRL - BICM Statistics Counter Control
 ***************************************************************************/
/* T2_BICM_CORE :: STATS_CTRL :: reserved0 [31:29] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_reserved0_MASK                0xe0000000
#define BCHP_T2_BICM_CORE_STATS_CTRL_reserved0_SHIFT               29

/* T2_BICM_CORE :: STATS_CTRL :: BCH_LCK_RST_POST [28:28] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_LCK_RST_POST_MASK         0x10000000
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_LCK_RST_POST_SHIFT        28

/* T2_BICM_CORE :: STATS_CTRL :: BCH_LCK_RST_PRE [27:27] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_LCK_RST_PRE_MASK          0x08000000
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_LCK_RST_PRE_SHIFT         27

/* T2_BICM_CORE :: STATS_CTRL :: BCH_LCK_RST_PLP1 [26:26] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_LCK_RST_PLP1_MASK         0x04000000
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_LCK_RST_PLP1_SHIFT        26

/* T2_BICM_CORE :: STATS_CTRL :: BCH_LCK_RST_PLP0 [25:25] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_LCK_RST_PLP0_MASK         0x02000000
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_LCK_RST_PLP0_SHIFT        25

/* T2_BICM_CORE :: STATS_CTRL :: LDPC_LCK_RST [24:24] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_LCK_RST_MASK             0x01000000
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_LCK_RST_SHIFT            24

/* T2_BICM_CORE :: STATS_CTRL :: BCH_CNTR_TST_POST [23:23] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_TST_POST_MASK        0x00800000
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_TST_POST_SHIFT       23

/* T2_BICM_CORE :: STATS_CTRL :: BCH_CNTR_TST_PRE [22:22] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_TST_PRE_MASK         0x00400000
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_TST_PRE_SHIFT        22

/* T2_BICM_CORE :: STATS_CTRL :: BCH_CNTR_TST_PLP1 [21:21] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_TST_PLP1_MASK        0x00200000
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_TST_PLP1_SHIFT       21

/* T2_BICM_CORE :: STATS_CTRL :: BCH_CNTR_TST_PLP0 [20:20] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_TST_PLP0_MASK        0x00100000
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_TST_PLP0_SHIFT       20

/* T2_BICM_CORE :: STATS_CTRL :: LDPC_CNTR_TST_POST [19:19] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_TST_POST_MASK       0x00080000
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_TST_POST_SHIFT      19

/* T2_BICM_CORE :: STATS_CTRL :: LDPC_CNTR_TST_PRE [18:18] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_TST_PRE_MASK        0x00040000
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_TST_PRE_SHIFT       18

/* T2_BICM_CORE :: STATS_CTRL :: LDPC_CNTR_TST_PLP1 [17:17] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_TST_PLP1_MASK       0x00020000
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_TST_PLP1_SHIFT      17

/* T2_BICM_CORE :: STATS_CTRL :: LDPC_CNTR_TST_PLP0 [16:16] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_TST_PLP0_MASK       0x00010000
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_TST_PLP0_SHIFT      16

/* T2_BICM_CORE :: STATS_CTRL :: BCH_CNTR_FRZ_POST [15:15] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_FRZ_POST_MASK        0x00008000
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_FRZ_POST_SHIFT       15

/* T2_BICM_CORE :: STATS_CTRL :: BCH_CNTR_FRZ_PRE [14:14] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_FRZ_PRE_MASK         0x00004000
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_FRZ_PRE_SHIFT        14

/* T2_BICM_CORE :: STATS_CTRL :: BCH_CNTR_FRZ_PLP1 [13:13] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_FRZ_PLP1_MASK        0x00002000
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_FRZ_PLP1_SHIFT       13

/* T2_BICM_CORE :: STATS_CTRL :: BCH_CNTR_FRZ_PLP0 [12:12] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_FRZ_PLP0_MASK        0x00001000
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_FRZ_PLP0_SHIFT       12

/* T2_BICM_CORE :: STATS_CTRL :: LDPC_CNTR_FRZ_POST [11:11] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_FRZ_POST_MASK       0x00000800
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_FRZ_POST_SHIFT      11

/* T2_BICM_CORE :: STATS_CTRL :: LDPC_CNTR_FRZ_PRE [10:10] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_FRZ_PRE_MASK        0x00000400
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_FRZ_PRE_SHIFT       10

/* T2_BICM_CORE :: STATS_CTRL :: LDPC_CNTR_FRZ_PLP1 [09:09] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_FRZ_PLP1_MASK       0x00000200
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_FRZ_PLP1_SHIFT      9

/* T2_BICM_CORE :: STATS_CTRL :: LDPC_CNTR_FRZ_PLP0 [08:08] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_FRZ_PLP0_MASK       0x00000100
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_FRZ_PLP0_SHIFT      8

/* T2_BICM_CORE :: STATS_CTRL :: BCH_CNTR_CLR_POST [07:07] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_CLR_POST_MASK        0x00000080
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_CLR_POST_SHIFT       7

/* T2_BICM_CORE :: STATS_CTRL :: BCH_CNTR_CLR_PRE [06:06] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_CLR_PRE_MASK         0x00000040
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_CLR_PRE_SHIFT        6

/* T2_BICM_CORE :: STATS_CTRL :: BCH_CNTR_CLR_PLP1 [05:05] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_CLR_PLP1_MASK        0x00000020
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_CLR_PLP1_SHIFT       5

/* T2_BICM_CORE :: STATS_CTRL :: BCH_CNTR_CLR_PLP0 [04:04] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_CLR_PLP0_MASK        0x00000010
#define BCHP_T2_BICM_CORE_STATS_CTRL_BCH_CNTR_CLR_PLP0_SHIFT       4

/* T2_BICM_CORE :: STATS_CTRL :: LDPC_CNTR_CLR_POST [03:03] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_CLR_POST_MASK       0x00000008
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_CLR_POST_SHIFT      3

/* T2_BICM_CORE :: STATS_CTRL :: LDPC_CNTR_CLR_PRE [02:02] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_CLR_PRE_MASK        0x00000004
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_CLR_PRE_SHIFT       2

/* T2_BICM_CORE :: STATS_CTRL :: LDPC_CNTR_CLR_PLP1 [01:01] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_CLR_PLP1_MASK       0x00000002
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_CLR_PLP1_SHIFT      1

/* T2_BICM_CORE :: STATS_CTRL :: LDPC_CNTR_CLR_PLP0 [00:00] */
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_CLR_PLP0_MASK       0x00000001
#define BCHP_T2_BICM_CORE_STATS_CTRL_LDPC_CNTR_CLR_PLP0_SHIFT      0

/***************************************************************************
 *LDPC_CUR_ITER - LDPC Decoder Iterations Per Frame
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_CUR_ITER :: reserved0 [31:11] */
#define BCHP_T2_BICM_CORE_LDPC_CUR_ITER_reserved0_MASK             0xfffff800
#define BCHP_T2_BICM_CORE_LDPC_CUR_ITER_reserved0_SHIFT            11

/* T2_BICM_CORE :: LDPC_CUR_ITER :: CNT [10:00] */
#define BCHP_T2_BICM_CORE_LDPC_CUR_ITER_CNT_MASK                   0x000007ff
#define BCHP_T2_BICM_CORE_LDPC_CUR_ITER_CNT_SHIFT                  0

/***************************************************************************
 *LDPC_TOT_ITER_CNTR_PLP0 - LDPC Iteration Count (PLP0)
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_TOT_ITER_CNTR_PLP0 :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_LDPC_TOT_ITER_CNTR_PLP0_CNT_MASK         0xffffffff
#define BCHP_T2_BICM_CORE_LDPC_TOT_ITER_CNTR_PLP0_CNT_SHIFT        0

/***************************************************************************
 *LDPC_TOT_ITER_CNTR_PLP1 - LDPC Iteration Count (PLP1)
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_TOT_ITER_CNTR_PLP1 :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_LDPC_TOT_ITER_CNTR_PLP1_CNT_MASK         0xffffffff
#define BCHP_T2_BICM_CORE_LDPC_TOT_ITER_CNTR_PLP1_CNT_SHIFT        0

/***************************************************************************
 *LDPC_TOT_ITER_CNTR_PRE - LDPC Iteration Count (PRE)
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_TOT_ITER_CNTR_PRE :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_LDPC_TOT_ITER_CNTR_PRE_CNT_MASK          0xffffffff
#define BCHP_T2_BICM_CORE_LDPC_TOT_ITER_CNTR_PRE_CNT_SHIFT         0

/***************************************************************************
 *LDPC_TOT_ITER_CNTR_POST - LDPC Iteration Count (POST)
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_TOT_ITER_CNTR_POST :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_LDPC_TOT_ITER_CNTR_POST_CNT_MASK         0xffffffff
#define BCHP_T2_BICM_CORE_LDPC_TOT_ITER_CNTR_POST_CNT_SHIFT        0

/***************************************************************************
 *LDPC_FAIL_CNTR_PLP0 - LDPC Fail Count (PLP0)
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_FAIL_CNTR_PLP0 :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_LDPC_FAIL_CNTR_PLP0_CNT_MASK             0xffffffff
#define BCHP_T2_BICM_CORE_LDPC_FAIL_CNTR_PLP0_CNT_SHIFT            0

/***************************************************************************
 *LDPC_FAIL_CNTR_PLP1 - LDPC Fail Count (PLP1)
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_FAIL_CNTR_PLP1 :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_LDPC_FAIL_CNTR_PLP1_CNT_MASK             0xffffffff
#define BCHP_T2_BICM_CORE_LDPC_FAIL_CNTR_PLP1_CNT_SHIFT            0

/***************************************************************************
 *LDPC_FAIL_CNTR_PRE - LDPC Fail Count (PRE)
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_FAIL_CNTR_PRE :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_LDPC_FAIL_CNTR_PRE_CNT_MASK              0xffffffff
#define BCHP_T2_BICM_CORE_LDPC_FAIL_CNTR_PRE_CNT_SHIFT             0

/***************************************************************************
 *LDPC_FAIL_CNTR_POST - LDPC Fail Count (POST)
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_FAIL_CNTR_POST :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_LDPC_FAIL_CNTR_POST_CNT_MASK             0xffffffff
#define BCHP_T2_BICM_CORE_LDPC_FAIL_CNTR_POST_CNT_SHIFT            0

/***************************************************************************
 *LDPC_FRM_CNTR_PLP0 - LDPC Frame Count (PLP0)
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_FRM_CNTR_PLP0 :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_LDPC_FRM_CNTR_PLP0_CNT_MASK              0xffffffff
#define BCHP_T2_BICM_CORE_LDPC_FRM_CNTR_PLP0_CNT_SHIFT             0

/***************************************************************************
 *LDPC_FRM_CNTR_PLP1 - LDPC Frame Count (PLP1)
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_FRM_CNTR_PLP1 :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_LDPC_FRM_CNTR_PLP1_CNT_MASK              0xffffffff
#define BCHP_T2_BICM_CORE_LDPC_FRM_CNTR_PLP1_CNT_SHIFT             0

/***************************************************************************
 *LDPC_FRM_CNTR_PRE - LDPC Frame Count (PRE)
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_FRM_CNTR_PRE :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_LDPC_FRM_CNTR_PRE_CNT_MASK               0xffffffff
#define BCHP_T2_BICM_CORE_LDPC_FRM_CNTR_PRE_CNT_SHIFT              0

/***************************************************************************
 *LDPC_FRM_CNTR_POST - LDPC Frame Count (POST)
 ***************************************************************************/
/* T2_BICM_CORE :: LDPC_FRM_CNTR_POST :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_LDPC_FRM_CNTR_POST_CNT_MASK              0xffffffff
#define BCHP_T2_BICM_CORE_LDPC_FRM_CNTR_POST_CNT_SHIFT             0

/***************************************************************************
 *BCH_DECNBLK_CNTR_PLP0 - BCH Number of Block Counter (PLP0)
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_DECNBLK_CNTR_PLP0 :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_BCH_DECNBLK_CNTR_PLP0_CNT_MASK           0xffffffff
#define BCHP_T2_BICM_CORE_BCH_DECNBLK_CNTR_PLP0_CNT_SHIFT          0

/***************************************************************************
 *BCH_DECNBLK_CNTR_PLP1 - BCH Number of Block Counter (PLP1)
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_DECNBLK_CNTR_PLP1 :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_BCH_DECNBLK_CNTR_PLP1_CNT_MASK           0xffffffff
#define BCHP_T2_BICM_CORE_BCH_DECNBLK_CNTR_PLP1_CNT_SHIFT          0

/***************************************************************************
 *BCH_DECNBLK_CNTR_PRE - BCH Number of Block Counter (PRE)
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_DECNBLK_CNTR_PRE :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_BCH_DECNBLK_CNTR_PRE_CNT_MASK            0xffffffff
#define BCHP_T2_BICM_CORE_BCH_DECNBLK_CNTR_PRE_CNT_SHIFT           0

/***************************************************************************
 *BCH_DECNBLK_CNTR_POST - BCH Number of Block Counter (POST)
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_DECNBLK_CNTR_POST :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_BCH_DECNBLK_CNTR_POST_CNT_MASK           0xffffffff
#define BCHP_T2_BICM_CORE_BCH_DECNBLK_CNTR_POST_CNT_SHIFT          0

/***************************************************************************
 *BCH_DECCBLK_CNTR_PLP0 - BCH Number of Corrected Blocks Counter (PLP0)
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_DECCBLK_CNTR_PLP0 :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_BCH_DECCBLK_CNTR_PLP0_CNT_MASK           0xffffffff
#define BCHP_T2_BICM_CORE_BCH_DECCBLK_CNTR_PLP0_CNT_SHIFT          0

/***************************************************************************
 *BCH_DECCBLK_CNTR_PLP1 - BCH Number of Corrected Blocks Counter (PLP1)
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_DECCBLK_CNTR_PLP1 :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_BCH_DECCBLK_CNTR_PLP1_CNT_MASK           0xffffffff
#define BCHP_T2_BICM_CORE_BCH_DECCBLK_CNTR_PLP1_CNT_SHIFT          0

/***************************************************************************
 *BCH_DECCBLK_CNTR_PRE - BCH Number of Corrected Blocks Counter (PRE)
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_DECCBLK_CNTR_PRE :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_BCH_DECCBLK_CNTR_PRE_CNT_MASK            0xffffffff
#define BCHP_T2_BICM_CORE_BCH_DECCBLK_CNTR_PRE_CNT_SHIFT           0

/***************************************************************************
 *BCH_DECCBLK_CNTR_POST - BCH Number of Corrected Blocks Counter (POST)
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_DECCBLK_CNTR_POST :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_BCH_DECCBLK_CNTR_POST_CNT_MASK           0xffffffff
#define BCHP_T2_BICM_CORE_BCH_DECCBLK_CNTR_POST_CNT_SHIFT          0

/***************************************************************************
 *BCH_DECBBLK_CNTR_PLP0 - BCH Number of Uncorrected Blocks Counter (PLP0)
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_DECBBLK_CNTR_PLP0 :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_BCH_DECBBLK_CNTR_PLP0_CNT_MASK           0xffffffff
#define BCHP_T2_BICM_CORE_BCH_DECBBLK_CNTR_PLP0_CNT_SHIFT          0

/***************************************************************************
 *BCH_DECBBLK_CNTR_PLP1 - BCH Number of Uncorrected Blocks Counter (PLP1)
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_DECBBLK_CNTR_PLP1 :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_BCH_DECBBLK_CNTR_PLP1_CNT_MASK           0xffffffff
#define BCHP_T2_BICM_CORE_BCH_DECBBLK_CNTR_PLP1_CNT_SHIFT          0

/***************************************************************************
 *BCH_DECBBLK_CNTR_PRE - BCH Number of Uncorrected Blocks Counter (PRE)
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_DECBBLK_CNTR_PRE :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_BCH_DECBBLK_CNTR_PRE_CNT_MASK            0xffffffff
#define BCHP_T2_BICM_CORE_BCH_DECBBLK_CNTR_PRE_CNT_SHIFT           0

/***************************************************************************
 *BCH_DECBBLK_CNTR_POST - BCH Number of Uncorrected Blocks Counter (POST)
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_DECBBLK_CNTR_POST :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_BCH_DECBBLK_CNTR_POST_CNT_MASK           0xffffffff
#define BCHP_T2_BICM_CORE_BCH_DECBBLK_CNTR_POST_CNT_SHIFT          0

/***************************************************************************
 *BCH_DECCBIT_CNTR_PLP0 - BCH Number of Corrected Bits Counter (PLP0)
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_DECCBIT_CNTR_PLP0 :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_BCH_DECCBIT_CNTR_PLP0_CNT_MASK           0xffffffff
#define BCHP_T2_BICM_CORE_BCH_DECCBIT_CNTR_PLP0_CNT_SHIFT          0

/***************************************************************************
 *BCH_DECCBIT_CNTR_PLP1 - BCH Number of Corrected Bits Counter (PLP1)
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_DECCBIT_CNTR_PLP1 :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_BCH_DECCBIT_CNTR_PLP1_CNT_MASK           0xffffffff
#define BCHP_T2_BICM_CORE_BCH_DECCBIT_CNTR_PLP1_CNT_SHIFT          0

/***************************************************************************
 *BCH_DECCBIT_CNTR_PRE - BCH Number of Corrected Bits Counter (PRE)
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_DECCBIT_CNTR_PRE :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_BCH_DECCBIT_CNTR_PRE_CNT_MASK            0xffffffff
#define BCHP_T2_BICM_CORE_BCH_DECCBIT_CNTR_PRE_CNT_SHIFT           0

/***************************************************************************
 *BCH_DECCBIT_CNTR_POST - BCH Number of Corrected Bits Counter (POST)
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_DECCBIT_CNTR_POST :: CNT [31:00] */
#define BCHP_T2_BICM_CORE_BCH_DECCBIT_CNTR_POST_CNT_MASK           0xffffffff
#define BCHP_T2_BICM_CORE_BCH_DECCBIT_CNTR_POST_CNT_SHIFT          0

/***************************************************************************
 *BCH_LOCK_PARAM_GAIN_PLP0 - BCH Gain of Lock Detector Parameters for PLP0
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_LOCK_PARAM_GAIN_PLP0 :: ACB [31:16] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_PLP0_ACB_MASK        0xffff0000
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_PLP0_ACB_SHIFT       16

/* T2_BICM_CORE :: BCH_LOCK_PARAM_GAIN_PLP0 :: ACT [15:00] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_PLP0_ACT_MASK        0x0000ffff
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_PLP0_ACT_SHIFT       0

/***************************************************************************
 *BCH_LOCK_PARAM_LOSS_PLP0 - BCH Loss of Lock Detector Parameters for PLP0
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_LOCK_PARAM_LOSS_PLP0 :: RTB [31:16] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_PLP0_RTB_MASK        0xffff0000
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_PLP0_RTB_SHIFT       16

/* T2_BICM_CORE :: BCH_LOCK_PARAM_LOSS_PLP0 :: RTT [15:00] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_PLP0_RTT_MASK        0x0000ffff
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_PLP0_RTT_SHIFT       0

/***************************************************************************
 *BCH_LOCK_CFG_PLP0 - BCH Lock Detector Configuration for PLP0
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_LOCK_CFG_PLP0 :: reserved0 [31:07] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP0_reserved0_MASK         0xffffff80
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP0_reserved0_SHIFT        7

/* T2_BICM_CORE :: BCH_LOCK_CFG_PLP0 :: SRC_TOT [06:04] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP0_SRC_TOT_MASK           0x00000070
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP0_SRC_TOT_SHIFT          4

/* T2_BICM_CORE :: BCH_LOCK_CFG_PLP0 :: EN_EARLY [03:03] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP0_EN_EARLY_MASK          0x00000008
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP0_EN_EARLY_SHIFT         3

/* T2_BICM_CORE :: BCH_LOCK_CFG_PLP0 :: SRC_BAD [02:00] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP0_SRC_BAD_MASK           0x00000007
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP0_SRC_BAD_SHIFT          0

/***************************************************************************
 *BCH_LOCK_PARAM_GAIN_PLP1 - BCH Gain of Lock Detector Parameters for PLP1
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_LOCK_PARAM_GAIN_PLP1 :: ACB [31:16] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_PLP1_ACB_MASK        0xffff0000
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_PLP1_ACB_SHIFT       16

/* T2_BICM_CORE :: BCH_LOCK_PARAM_GAIN_PLP1 :: ACT [15:00] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_PLP1_ACT_MASK        0x0000ffff
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_PLP1_ACT_SHIFT       0

/***************************************************************************
 *BCH_LOCK_PARAM_LOSS_PLP1 - BCH Loss of Lock Detector Parameters for PLP1
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_LOCK_PARAM_LOSS_PLP1 :: RTB [31:16] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_PLP1_RTB_MASK        0xffff0000
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_PLP1_RTB_SHIFT       16

/* T2_BICM_CORE :: BCH_LOCK_PARAM_LOSS_PLP1 :: RTT [15:00] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_PLP1_RTT_MASK        0x0000ffff
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_PLP1_RTT_SHIFT       0

/***************************************************************************
 *BCH_LOCK_CFG_PLP1 - BCH Lock Detector Configuration for PLP1
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_LOCK_CFG_PLP1 :: reserved0 [31:07] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP1_reserved0_MASK         0xffffff80
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP1_reserved0_SHIFT        7

/* T2_BICM_CORE :: BCH_LOCK_CFG_PLP1 :: SRC_TOT [06:04] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP1_SRC_TOT_MASK           0x00000070
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP1_SRC_TOT_SHIFT          4

/* T2_BICM_CORE :: BCH_LOCK_CFG_PLP1 :: EN_EARLY [03:03] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP1_EN_EARLY_MASK          0x00000008
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP1_EN_EARLY_SHIFT         3

/* T2_BICM_CORE :: BCH_LOCK_CFG_PLP1 :: SRC_BAD [02:00] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP1_SRC_BAD_MASK           0x00000007
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PLP1_SRC_BAD_SHIFT          0

/***************************************************************************
 *BCH_LOCK_PARAM_GAIN_PRE - BCH Gain of Lock Detector Parameters for L1 PRE
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_LOCK_PARAM_GAIN_PRE :: ACB [31:16] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_PRE_ACB_MASK         0xffff0000
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_PRE_ACB_SHIFT        16

/* T2_BICM_CORE :: BCH_LOCK_PARAM_GAIN_PRE :: ACT [15:00] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_PRE_ACT_MASK         0x0000ffff
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_PRE_ACT_SHIFT        0

/***************************************************************************
 *BCH_LOCK_PARAM_LOSS_PRE - BCH Loss of Lock Detector Parameters for L1 PRE
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_LOCK_PARAM_LOSS_PRE :: RTB [31:16] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_PRE_RTB_MASK         0xffff0000
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_PRE_RTB_SHIFT        16

/* T2_BICM_CORE :: BCH_LOCK_PARAM_LOSS_PRE :: RTT [15:00] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_PRE_RTT_MASK         0x0000ffff
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_PRE_RTT_SHIFT        0

/***************************************************************************
 *BCH_LOCK_CFG_PRE - BCH Lock Detector Configuration for L1 PRE
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_LOCK_CFG_PRE :: reserved0 [31:07] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PRE_reserved0_MASK          0xffffff80
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PRE_reserved0_SHIFT         7

/* T2_BICM_CORE :: BCH_LOCK_CFG_PRE :: SRC_TOT [06:04] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PRE_SRC_TOT_MASK            0x00000070
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PRE_SRC_TOT_SHIFT           4

/* T2_BICM_CORE :: BCH_LOCK_CFG_PRE :: EN_EARLY [03:03] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PRE_EN_EARLY_MASK           0x00000008
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PRE_EN_EARLY_SHIFT          3

/* T2_BICM_CORE :: BCH_LOCK_CFG_PRE :: SRC_BAD [02:00] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PRE_SRC_BAD_MASK            0x00000007
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_PRE_SRC_BAD_SHIFT           0

/***************************************************************************
 *BCH_LOCK_PARAM_GAIN_POST - BCH Gain of Lock Detector Parameters for L1 POST
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_LOCK_PARAM_GAIN_POST :: ACB [31:16] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_POST_ACB_MASK        0xffff0000
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_POST_ACB_SHIFT       16

/* T2_BICM_CORE :: BCH_LOCK_PARAM_GAIN_POST :: ACT [15:00] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_POST_ACT_MASK        0x0000ffff
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_GAIN_POST_ACT_SHIFT       0

/***************************************************************************
 *BCH_LOCK_PARAM_LOSS_POST - BCH Loss of Lock Detector Parameters for L1 POST
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_LOCK_PARAM_LOSS_POST :: RTB [31:16] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_POST_RTB_MASK        0xffff0000
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_POST_RTB_SHIFT       16

/* T2_BICM_CORE :: BCH_LOCK_PARAM_LOSS_POST :: RTT [15:00] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_POST_RTT_MASK        0x0000ffff
#define BCHP_T2_BICM_CORE_BCH_LOCK_PARAM_LOSS_POST_RTT_SHIFT       0

/***************************************************************************
 *BCH_LOCK_CFG_POST - BCH Lock Detector Configuration for L1 POST
 ***************************************************************************/
/* T2_BICM_CORE :: BCH_LOCK_CFG_POST :: reserved0 [31:07] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_POST_reserved0_MASK         0xffffff80
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_POST_reserved0_SHIFT        7

/* T2_BICM_CORE :: BCH_LOCK_CFG_POST :: SRC_TOT [06:04] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_POST_SRC_TOT_MASK           0x00000070
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_POST_SRC_TOT_SHIFT          4

/* T2_BICM_CORE :: BCH_LOCK_CFG_POST :: EN_EARLY [03:03] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_POST_EN_EARLY_MASK          0x00000008
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_POST_EN_EARLY_SHIFT         3

/* T2_BICM_CORE :: BCH_LOCK_CFG_POST :: SRC_BAD [02:00] */
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_POST_SRC_BAD_MASK           0x00000007
#define BCHP_T2_BICM_CORE_BCH_LOCK_CFG_POST_SRC_BAD_SHIFT          0

/***************************************************************************
 *SNR_CTL - "T2 SNR Estimator Control Register"
 ***************************************************************************/
/* T2_BICM_CORE :: SNR_CTL :: reserved0 [31:14] */
#define BCHP_T2_BICM_CORE_SNR_CTL_reserved0_MASK                   0xffffc000
#define BCHP_T2_BICM_CORE_SNR_CTL_reserved0_SHIFT                  14

/* T2_BICM_CORE :: SNR_CTL :: BW_PLP1 [13:12] */
#define BCHP_T2_BICM_CORE_SNR_CTL_BW_PLP1_MASK                     0x00003000
#define BCHP_T2_BICM_CORE_SNR_CTL_BW_PLP1_SHIFT                    12

/* T2_BICM_CORE :: SNR_CTL :: reserved1 [11:10] */
#define BCHP_T2_BICM_CORE_SNR_CTL_reserved1_MASK                   0x00000c00
#define BCHP_T2_BICM_CORE_SNR_CTL_reserved1_SHIFT                  10

/* T2_BICM_CORE :: SNR_CTL :: BW_PLP0 [09:08] */
#define BCHP_T2_BICM_CORE_SNR_CTL_BW_PLP0_MASK                     0x00000300
#define BCHP_T2_BICM_CORE_SNR_CTL_BW_PLP0_SHIFT                    8

/* T2_BICM_CORE :: SNR_CTL :: reserved2 [07:06] */
#define BCHP_T2_BICM_CORE_SNR_CTL_reserved2_MASK                   0x000000c0
#define BCHP_T2_BICM_CORE_SNR_CTL_reserved2_SHIFT                  6

/* T2_BICM_CORE :: SNR_CTL :: BW_L1_POST [05:04] */
#define BCHP_T2_BICM_CORE_SNR_CTL_BW_L1_POST_MASK                  0x00000030
#define BCHP_T2_BICM_CORE_SNR_CTL_BW_L1_POST_SHIFT                 4

/* T2_BICM_CORE :: SNR_CTL :: reserved3 [03:02] */
#define BCHP_T2_BICM_CORE_SNR_CTL_reserved3_MASK                   0x0000000c
#define BCHP_T2_BICM_CORE_SNR_CTL_reserved3_SHIFT                  2

/* T2_BICM_CORE :: SNR_CTL :: BW_L1_PRE [01:00] */
#define BCHP_T2_BICM_CORE_SNR_CTL_BW_L1_PRE_MASK                   0x00000003
#define BCHP_T2_BICM_CORE_SNR_CTL_BW_L1_PRE_SHIFT                  0

/***************************************************************************
 *SNR_L1_PRE - "L1_PRE Error Power Estimate"
 ***************************************************************************/
/* T2_BICM_CORE :: SNR_L1_PRE :: ERRPWR [31:00] */
#define BCHP_T2_BICM_CORE_SNR_L1_PRE_ERRPWR_MASK                   0xffffffff
#define BCHP_T2_BICM_CORE_SNR_L1_PRE_ERRPWR_SHIFT                  0

/***************************************************************************
 *SNR_L1_POST - "L1_POST Error Power Estimate"
 ***************************************************************************/
/* T2_BICM_CORE :: SNR_L1_POST :: ERRPWR [31:00] */
#define BCHP_T2_BICM_CORE_SNR_L1_POST_ERRPWR_MASK                  0xffffffff
#define BCHP_T2_BICM_CORE_SNR_L1_POST_ERRPWR_SHIFT                 0

/***************************************************************************
 *SNR_PLP0 - "PLP0 Error Power Estimate"
 ***************************************************************************/
/* T2_BICM_CORE :: SNR_PLP0 :: ERRPWR [31:00] */
#define BCHP_T2_BICM_CORE_SNR_PLP0_ERRPWR_MASK                     0xffffffff
#define BCHP_T2_BICM_CORE_SNR_PLP0_ERRPWR_SHIFT                    0

/***************************************************************************
 *SNR_PLP1 - "PLP1 Error Power Estimate"
 ***************************************************************************/
/* T2_BICM_CORE :: SNR_PLP1 :: ERRPWR [31:00] */
#define BCHP_T2_BICM_CORE_SNR_PLP1_ERRPWR_MASK                     0xffffffff
#define BCHP_T2_BICM_CORE_SNR_PLP1_ERRPWR_SHIFT                    0

/***************************************************************************
 *DISP_CFG - "Constellation Display Configuration"
 ***************************************************************************/
/* T2_BICM_CORE :: DISP_CFG :: reserved0 [31:10] */
#define BCHP_T2_BICM_CORE_DISP_CFG_reserved0_MASK                  0xfffffc00
#define BCHP_T2_BICM_CORE_DISP_CFG_reserved0_SHIFT                 10

/* T2_BICM_CORE :: DISP_CFG :: CAP_ID_FB_EN [09:09] */
#define BCHP_T2_BICM_CORE_DISP_CFG_CAP_ID_FB_EN_MASK               0x00000200
#define BCHP_T2_BICM_CORE_DISP_CFG_CAP_ID_FB_EN_SHIFT              9

/* T2_BICM_CORE :: DISP_CFG :: SELF_CORR_EN [08:08] */
#define BCHP_T2_BICM_CORE_DISP_CFG_SELF_CORR_EN_MASK               0x00000100
#define BCHP_T2_BICM_CORE_DISP_CFG_SELF_CORR_EN_SHIFT              8

/* T2_BICM_CORE :: DISP_CFG :: STEP [07:00] */
#define BCHP_T2_BICM_CORE_DISP_CFG_STEP_MASK                       0x000000ff
#define BCHP_T2_BICM_CORE_DISP_CFG_STEP_SHIFT                      0

/***************************************************************************
 *DISP_READ_INDEX - "Constellation Display Read Index"
 ***************************************************************************/
/* T2_BICM_CORE :: DISP_READ_INDEX :: reserved0 [31:15] */
#define BCHP_T2_BICM_CORE_DISP_READ_INDEX_reserved0_MASK           0xffff8000
#define BCHP_T2_BICM_CORE_DISP_READ_INDEX_reserved0_SHIFT          15

/* T2_BICM_CORE :: DISP_READ_INDEX :: INDEX [14:00] */
#define BCHP_T2_BICM_CORE_DISP_READ_INDEX_INDEX_MASK               0x00007fff
#define BCHP_T2_BICM_CORE_DISP_READ_INDEX_INDEX_SHIFT              0

/***************************************************************************
 *DISP_READ_DATA - "Constellation Display Read Data"
 ***************************************************************************/
/* T2_BICM_CORE :: DISP_READ_DATA :: REAL [31:20] */
#define BCHP_T2_BICM_CORE_DISP_READ_DATA_REAL_MASK                 0xfff00000
#define BCHP_T2_BICM_CORE_DISP_READ_DATA_REAL_SHIFT                20

/* T2_BICM_CORE :: DISP_READ_DATA :: IMAG [19:08] */
#define BCHP_T2_BICM_CORE_DISP_READ_DATA_IMAG_MASK                 0x000fff00
#define BCHP_T2_BICM_CORE_DISP_READ_DATA_IMAG_SHIFT                8

/* T2_BICM_CORE :: DISP_READ_DATA :: reserved0 [07:04] */
#define BCHP_T2_BICM_CORE_DISP_READ_DATA_reserved0_MASK            0x000000f0
#define BCHP_T2_BICM_CORE_DISP_READ_DATA_reserved0_SHIFT           4

/* T2_BICM_CORE :: DISP_READ_DATA :: TYPE [03:00] */
#define BCHP_T2_BICM_CORE_DISP_READ_DATA_TYPE_MASK                 0x0000000f
#define BCHP_T2_BICM_CORE_DISP_READ_DATA_TYPE_SHIFT                0

/***************************************************************************
 *TEST_CONFIG - BICM Test Configuration Register
 ***************************************************************************/
/* T2_BICM_CORE :: TEST_CONFIG :: reserved0 [31:20] */
#define BCHP_T2_BICM_CORE_TEST_CONFIG_reserved0_MASK               0xfff00000
#define BCHP_T2_BICM_CORE_TEST_CONFIG_reserved0_SHIFT              20

/* T2_BICM_CORE :: TEST_CONFIG :: CAP_BAD_CHIP [19:19] */
#define BCHP_T2_BICM_CORE_TEST_CONFIG_CAP_BAD_CHIP_MASK            0x00080000
#define BCHP_T2_BICM_CORE_TEST_CONFIG_CAP_BAD_CHIP_SHIFT           19

/* T2_BICM_CORE :: TEST_CONFIG :: reserved1 [18:17] */
#define BCHP_T2_BICM_CORE_TEST_CONFIG_reserved1_MASK               0x00060000
#define BCHP_T2_BICM_CORE_TEST_CONFIG_reserved1_SHIFT              17

/* T2_BICM_CORE :: TEST_CONFIG :: EN_CAPTURE [16:15] */
#define BCHP_T2_BICM_CORE_TEST_CONFIG_EN_CAPTURE_MASK              0x00018000
#define BCHP_T2_BICM_CORE_TEST_CONFIG_EN_CAPTURE_SHIFT             15

/* T2_BICM_CORE :: TEST_CONFIG :: TPIN_EN [14:14] */
#define BCHP_T2_BICM_CORE_TEST_CONFIG_TPIN_EN_MASK                 0x00004000
#define BCHP_T2_BICM_CORE_TEST_CONFIG_TPIN_EN_SHIFT                14

/* T2_BICM_CORE :: TEST_CONFIG :: reserved2 [13:13] */
#define BCHP_T2_BICM_CORE_TEST_CONFIG_reserved2_MASK               0x00002000
#define BCHP_T2_BICM_CORE_TEST_CONFIG_reserved2_SHIFT              13

/* T2_BICM_CORE :: TEST_CONFIG :: TP_OUT_DEC_PHASE [12:11] */
#define BCHP_T2_BICM_CORE_TEST_CONFIG_TP_OUT_DEC_PHASE_MASK        0x00001800
#define BCHP_T2_BICM_CORE_TEST_CONFIG_TP_OUT_DEC_PHASE_SHIFT       11

/* T2_BICM_CORE :: TEST_CONFIG :: TP_OUT_DEC_FACTOR [10:09] */
#define BCHP_T2_BICM_CORE_TEST_CONFIG_TP_OUT_DEC_FACTOR_MASK       0x00000600
#define BCHP_T2_BICM_CORE_TEST_CONFIG_TP_OUT_DEC_FACTOR_SHIFT      9

/* T2_BICM_CORE :: TEST_CONFIG :: CAPTURE_FILT [08:05] */
#define BCHP_T2_BICM_CORE_TEST_CONFIG_CAPTURE_FILT_MASK            0x000001e0
#define BCHP_T2_BICM_CORE_TEST_CONFIG_CAPTURE_FILT_SHIFT           5

/* T2_BICM_CORE :: TEST_CONFIG :: TPOUT_SEL [04:00] */
#define BCHP_T2_BICM_CORE_TEST_CONFIG_TPOUT_SEL_MASK               0x0000001f
#define BCHP_T2_BICM_CORE_TEST_CONFIG_TPOUT_SEL_SHIFT              0

/***************************************************************************
 *TP_TEST_MISC0 - BICM TP_TEST Miscellaneous register
 ***************************************************************************/
/* T2_BICM_CORE :: TP_TEST_MISC0 :: VAL [31:00] */
#define BCHP_T2_BICM_CORE_TP_TEST_MISC0_VAL_MASK                   0xffffffff
#define BCHP_T2_BICM_CORE_TP_TEST_MISC0_VAL_SHIFT                  0

/***************************************************************************
 *TP_TEST_MISC1 - BICM TP_TEST Miscellaneous register
 ***************************************************************************/
/* T2_BICM_CORE :: TP_TEST_MISC1 :: VAL [31:00] */
#define BCHP_T2_BICM_CORE_TP_TEST_MISC1_VAL_MASK                   0xffffffff
#define BCHP_T2_BICM_CORE_TP_TEST_MISC1_VAL_SHIFT                  0

/***************************************************************************
 *TP_TEST_MISC2 - BICM TP_TEST Miscellaneous register
 ***************************************************************************/
/* T2_BICM_CORE :: TP_TEST_MISC2 :: VAL [31:00] */
#define BCHP_T2_BICM_CORE_TP_TEST_MISC2_VAL_MASK                   0xffffffff
#define BCHP_T2_BICM_CORE_TP_TEST_MISC2_VAL_SHIFT                  0

/***************************************************************************
 *TP_TEST_MODE - BICM TP_TEST Mode register
 ***************************************************************************/
/* T2_BICM_CORE :: TP_TEST_MODE :: reserved0 [31:09] */
#define BCHP_T2_BICM_CORE_TP_TEST_MODE_reserved0_MASK              0xfffffe00
#define BCHP_T2_BICM_CORE_TP_TEST_MODE_reserved0_SHIFT             9

/* T2_BICM_CORE :: TP_TEST_MODE :: ENABLE [08:08] */
#define BCHP_T2_BICM_CORE_TP_TEST_MODE_ENABLE_MASK                 0x00000100
#define BCHP_T2_BICM_CORE_TP_TEST_MODE_ENABLE_SHIFT                8

/* T2_BICM_CORE :: TP_TEST_MODE :: VAL [07:00] */
#define BCHP_T2_BICM_CORE_TP_TEST_MODE_VAL_MASK                    0x000000ff
#define BCHP_T2_BICM_CORE_TP_TEST_MODE_VAL_SHIFT                   0

/***************************************************************************
 *BIST_CONFIG - BICM Ad Hoc Built In Self Test Configuration Register
 ***************************************************************************/
/* T2_BICM_CORE :: BIST_CONFIG :: PN_SEED [31:10] */
#define BCHP_T2_BICM_CORE_BIST_CONFIG_PN_SEED_MASK                 0xfffffc00
#define BCHP_T2_BICM_CORE_BIST_CONFIG_PN_SEED_SHIFT                10

/* T2_BICM_CORE :: BIST_CONFIG :: BIST_FRAME [09:04] */
#define BCHP_T2_BICM_CORE_BIST_CONFIG_BIST_FRAME_MASK              0x000003f0
#define BCHP_T2_BICM_CORE_BIST_CONFIG_BIST_FRAME_SHIFT             4

/* T2_BICM_CORE :: BIST_CONFIG :: reserved0 [03:03] */
#define BCHP_T2_BICM_CORE_BIST_CONFIG_reserved0_MASK               0x00000008
#define BCHP_T2_BICM_CORE_BIST_CONFIG_reserved0_SHIFT              3

/* T2_BICM_CORE :: BIST_CONFIG :: BIST_EN [02:02] */
#define BCHP_T2_BICM_CORE_BIST_CONFIG_BIST_EN_MASK                 0x00000004
#define BCHP_T2_BICM_CORE_BIST_CONFIG_BIST_EN_SHIFT                2

/* T2_BICM_CORE :: BIST_CONFIG :: reserved1 [01:00] */
#define BCHP_T2_BICM_CORE_BIST_CONFIG_reserved1_MASK               0x00000003
#define BCHP_T2_BICM_CORE_BIST_CONFIG_reserved1_SHIFT              0

/***************************************************************************
 *MISR_SEED - BICM Ad Hoc Built In Self Test MISR Seed Register
 ***************************************************************************/
/* T2_BICM_CORE :: MISR_SEED :: PN_SEED [31:00] */
#define BCHP_T2_BICM_CORE_MISR_SEED_PN_SEED_MASK                   0xffffffff
#define BCHP_T2_BICM_CORE_MISR_SEED_PN_SEED_SHIFT                  0

/***************************************************************************
 *TPOUT - Testport Output Values
 ***************************************************************************/
/* T2_BICM_CORE :: TPOUT :: reserved0 [31:20] */
#define BCHP_T2_BICM_CORE_TPOUT_reserved0_MASK                     0xfff00000
#define BCHP_T2_BICM_CORE_TPOUT_reserved0_SHIFT                    20

/* T2_BICM_CORE :: TPOUT :: VAL [19:00] */
#define BCHP_T2_BICM_CORE_TPOUT_VAL_MASK                           0x000fffff
#define BCHP_T2_BICM_CORE_TPOUT_VAL_SHIFT                          0

/***************************************************************************
 *ECO - BICM ECO register
 ***************************************************************************/
/* T2_BICM_CORE :: ECO :: reserved_for_eco0 [31:00] */
#define BCHP_T2_BICM_CORE_ECO_reserved_for_eco0_MASK               0xffffffff
#define BCHP_T2_BICM_CORE_ECO_reserved_for_eco0_SHIFT              0

#endif /* #ifndef BCHP_T2_BICM_CORE_H__ */

/* End of File */
