INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitProject/DSP_DATA_SWITCH/project_1/project_1.srcs/sources_1/new/FSM_SWITCH_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SWITCH_2
