
*** Running vivado
    with args -log top_module.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_module.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top top_module -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_axi_gpio_0_0/bd_processor_axi_gpio_0_0.dcp' for cell 'p_system_inst/bd_processor_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_processing_system7_0_0/bd_processor_processing_system7_0_0.dcp' for cell 'p_system_inst/bd_processor_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_rst_ps7_0_100M_0/bd_processor_rst_ps7_0_100M_0.dcp' for cell 'p_system_inst/bd_processor_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_xadc_wiz_0_0/bd_processor_xadc_wiz_0_0.dcp' for cell 'p_system_inst/bd_processor_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_xbar_0/bd_processor_xbar_0.dcp' for cell 'p_system_inst/bd_processor_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_auto_pc_0/bd_processor_auto_pc_0.dcp' for cell 'p_system_inst/bd_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_processing_system7_0_0/bd_processor_processing_system7_0_0.xdc] for cell 'p_system_inst/bd_processor_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_processing_system7_0_0/bd_processor_processing_system7_0_0.xdc] for cell 'p_system_inst/bd_processor_i/processing_system7_0/inst'
Parsing XDC File [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_xadc_wiz_0_0/bd_processor_xadc_wiz_0_0.xdc] for cell 'p_system_inst/bd_processor_i/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_xadc_wiz_0_0/bd_processor_xadc_wiz_0_0.xdc] for cell 'p_system_inst/bd_processor_i/xadc_wiz_0/U0'
Parsing XDC File [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_axi_gpio_0_0/bd_processor_axi_gpio_0_0_board.xdc] for cell 'p_system_inst/bd_processor_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_axi_gpio_0_0/bd_processor_axi_gpio_0_0_board.xdc] for cell 'p_system_inst/bd_processor_i/axi_gpio_0/U0'
Parsing XDC File [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_axi_gpio_0_0/bd_processor_axi_gpio_0_0.xdc] for cell 'p_system_inst/bd_processor_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_axi_gpio_0_0/bd_processor_axi_gpio_0_0.xdc] for cell 'p_system_inst/bd_processor_i/axi_gpio_0/U0'
Parsing XDC File [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_rst_ps7_0_100M_0/bd_processor_rst_ps7_0_100M_0_board.xdc] for cell 'p_system_inst/bd_processor_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_rst_ps7_0_100M_0/bd_processor_rst_ps7_0_100M_0_board.xdc] for cell 'p_system_inst/bd_processor_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_rst_ps7_0_100M_0/bd_processor_rst_ps7_0_100M_0.xdc] for cell 'p_system_inst/bd_processor_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_rst_ps7_0_100M_0/bd_processor_rst_ps7_0_100M_0.xdc] for cell 'p_system_inst/bd_processor_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[*]'. [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc]
Parsing XDC File [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/timing.xdc]
WARNING: [Vivado 12-508] No pins matched 'gclk_in'. [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/timing.xdc:6]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_pins gclk_in]'. [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/timing.xdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.887 ; gain = 0.000 ; free physical = 2165 ; free virtual = 10958
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1853.887 ; gain = 329.320 ; free physical = 2165 ; free virtual = 10958
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1919.453 ; gain = 65.566 ; free physical = 2159 ; free virtual = 10953

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1196511b6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2329.305 ; gain = 409.852 ; free physical = 1769 ; free virtual = 10580

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1699aead6

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2447.242 ; gain = 0.004 ; free physical = 1651 ; free virtual = 10462
INFO: [Opt 31-389] Phase Retarget created 28 cells and removed 82 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1699aead6

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2447.242 ; gain = 0.004 ; free physical = 1651 ; free virtual = 10462
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 138a37f7f

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2447.242 ; gain = 0.004 ; free physical = 1651 ; free virtual = 10462
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 199 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 138a37f7f

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2447.242 ; gain = 0.004 ; free physical = 1651 ; free virtual = 10462
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 138a37f7f

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2447.242 ; gain = 0.004 ; free physical = 1651 ; free virtual = 10462
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: cdb2432b

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2447.242 ; gain = 0.004 ; free physical = 1650 ; free virtual = 10461
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              28  |              82  |                                              8  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |             199  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2447.242 ; gain = 0.000 ; free physical = 1650 ; free virtual = 10461
Ending Logic Optimization Task | Checksum: 168d90c4f

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2447.242 ; gain = 0.004 ; free physical = 1650 ; free virtual = 10461

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 168d90c4f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2447.242 ; gain = 0.000 ; free physical = 1650 ; free virtual = 10461

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 168d90c4f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.242 ; gain = 0.000 ; free physical = 1650 ; free virtual = 10461

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.242 ; gain = 0.000 ; free physical = 1650 ; free virtual = 10461
Ending Netlist Obfuscation Task | Checksum: 168d90c4f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.242 ; gain = 0.000 ; free physical = 1650 ; free virtual = 10461
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2447.242 ; gain = 593.355 ; free physical = 1650 ; free virtual = 10461
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.242 ; gain = 0.000 ; free physical = 1650 ; free virtual = 10461
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2479.254 ; gain = 0.000 ; free physical = 1641 ; free virtual = 10454
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/vivado/communicator.runs/impl_1/top_module_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_module_drc_opted.rpt -pb top_module_drc_opted.pb -rpx top_module_drc_opted.rpx
Command: report_drc -file top_module_drc_opted.rpt -pb top_module_drc_opted.pb -rpx top_module_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/vivado/communicator.runs/impl_1/top_module_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1632 ; free virtual = 10445
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 107b50d88

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1632 ; free virtual = 10445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1632 ; free virtual = 10445

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17900a9b1

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1614 ; free virtual = 10427

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16e5001c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1623 ; free virtual = 10435

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16e5001c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1623 ; free virtual = 10435
Phase 1 Placer Initialization | Checksum: 16e5001c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1620 ; free virtual = 10437

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17f9fd0c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1618 ; free virtual = 10434

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1611 ; free virtual = 10430

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: fa4937e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1611 ; free virtual = 10430
Phase 2.2 Global Placement Core | Checksum: 1a404eb04

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1611 ; free virtual = 10430
Phase 2 Global Placement | Checksum: 1a404eb04

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1612 ; free virtual = 10431

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10547f051

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1612 ; free virtual = 10431

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 186990942

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1611 ; free virtual = 10430

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f7e6252b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1611 ; free virtual = 10430

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18abea8d7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1611 ; free virtual = 10430

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16a2a0c37

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1607 ; free virtual = 10427

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 118fd0120

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1607 ; free virtual = 10427

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 188247c74

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1607 ; free virtual = 10427
Phase 3 Detail Placement | Checksum: 188247c74

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1607 ; free virtual = 10427

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 194aaae23

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 194aaae23

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1607 ; free virtual = 10428
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.667. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1853e1a6b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1607 ; free virtual = 10428
Phase 4.1 Post Commit Optimization | Checksum: 1853e1a6b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1607 ; free virtual = 10428

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1853e1a6b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1607 ; free virtual = 10428

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1853e1a6b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1607 ; free virtual = 10428

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1607 ; free virtual = 10428
Phase 4.4 Final Placement Cleanup | Checksum: 1dbc3e946

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1607 ; free virtual = 10428
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dbc3e946

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1607 ; free virtual = 10428
Ending Placer Task | Checksum: 183f14811

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1607 ; free virtual = 10428
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1617 ; free virtual = 10438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1617 ; free virtual = 10438
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1604 ; free virtual = 10430
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/vivado/communicator.runs/impl_1/top_module_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_module_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1603 ; free virtual = 10425
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_placed.rpt -pb top_module_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_module_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2535.285 ; gain = 0.000 ; free physical = 1613 ; free virtual = 10435
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: aa35c035 ConstDB: 0 ShapeSum: d9bb87dc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c2833245

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2600.477 ; gain = 65.191 ; free physical = 1477 ; free virtual = 10299
Post Restoration Checksum: NetGraph: 5b79f4c3 NumContArr: 67093d82 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c2833245

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2621.477 ; gain = 86.191 ; free physical = 1448 ; free virtual = 10271

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c2833245

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2637.477 ; gain = 102.191 ; free physical = 1432 ; free virtual = 10254

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c2833245

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2637.477 ; gain = 102.191 ; free physical = 1432 ; free virtual = 10254
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1853c4106

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1424 ; free virtual = 10247
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.695  | TNS=0.000  | WHS=-0.147 | THS=-23.316|

Phase 2 Router Initialization | Checksum: 18b9b6e19

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1424 ; free virtual = 10246

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1784
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1784
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 249971ba5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1423 ; free virtual = 10246

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.983  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c17d6cf2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1423 ; free virtual = 10245

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.983  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e02f1ec5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1423 ; free virtual = 10245
Phase 4 Rip-up And Reroute | Checksum: 1e02f1ec5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1423 ; free virtual = 10245

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e02f1ec5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1423 ; free virtual = 10245

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e02f1ec5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1423 ; free virtual = 10245
Phase 5 Delay and Skew Optimization | Checksum: 1e02f1ec5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1423 ; free virtual = 10245

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 214c4b484

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1423 ; free virtual = 10245
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.114  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 181895c2b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1423 ; free virtual = 10245
Phase 6 Post Hold Fix | Checksum: 181895c2b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1423 ; free virtual = 10245

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.303252 %
  Global Horizontal Routing Utilization  = 0.406609 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 194df0b87

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1423 ; free virtual = 10245

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 194df0b87

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1422 ; free virtual = 10244

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ffe02bba

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1422 ; free virtual = 10244

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.114  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ffe02bba

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1423 ; free virtual = 10245
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1443 ; free virtual = 10265

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2664.531 ; gain = 129.246 ; free physical = 1443 ; free virtual = 10265
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.531 ; gain = 0.000 ; free physical = 1443 ; free virtual = 10265
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2664.531 ; gain = 0.000 ; free physical = 1427 ; free virtual = 10254
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/vivado/communicator.runs/impl_1/top_module_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_module_drc_routed.rpt -pb top_module_drc_routed.pb -rpx top_module_drc_routed.rpx
Command: report_drc -file top_module_drc_routed.rpt -pb top_module_drc_routed.pb -rpx top_module_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/vivado/communicator.runs/impl_1/top_module_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_module_methodology_drc_routed.rpt -pb top_module_methodology_drc_routed.pb -rpx top_module_methodology_drc_routed.rpx
Command: report_methodology -file top_module_methodology_drc_routed.rpt -pb top_module_methodology_drc_routed.pb -rpx top_module_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/vivado/communicator.runs/impl_1/top_module_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_module_power_routed.rpt -pb top_module_power_summary_routed.pb -rpx top_module_power_routed.rpx
Command: report_power -file top_module_power_routed.rpt -pb top_module_power_summary_routed.pb -rpx top_module_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_module_route_status.rpt -pb top_module_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_module_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_module_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_module_bus_skew_routed.rpt -pb top_module_bus_skew_routed.pb -rpx top_module_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force top_module.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_module.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3022.992 ; gain = 301.730 ; free physical = 1390 ; free virtual = 10236
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 15:07:36 2019...
