m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time69/sim
vcompare_nbit_func
Z0 !s110 1693835369
!i10b 1
!s100 D2T9@K;kTHZoh<ij<_LSW3
!s11b ?^PJo8GbQ?Z:h10T5DDFk0
I6iKaO^zBjekKALE;2R3P;2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time70/sim
Z3 w1693835278
Z4 8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time70/compare_nbit_func.v
Z5 F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time70/compare_nbit_func.v
L0 4
Z6 OP;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1693835369.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time70/compare_nbit_func.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time70/compare_nbit_func.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vtb_compare_nbit_func
R0
!i10b 1
!s100 `;LiI_U150S:zFDgUDcD;0
!s11b M;hjGYH1IcomP2H?::Am:3
I?HCS8Vk=gKRHDY;2NdR921
R1
R2
R3
R4
R5
L0 39
R6
r1
!s85 0
31
R7
Z11 !s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time70/compare_nbit_func.v|
R8
!i113 1
R9
R10
