
Timer_interrupt_led_patterns.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000355c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08003618  08003618  00004618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036a0  080036a0  00005010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080036a0  080036a0  000046a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080036a8  080036a8  00005010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036a8  080036a8  000046a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080036ac  080036ac  000046ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080036b0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  20000010  080036c0  00005010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000011c  080036c0  0000511c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ff7f  00000000  00000000  00005038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000210b  00000000  00000000  00014fb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  000170c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ae0  00000000  00000000  00017e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ef3  00000000  00000000  00018970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010b58  00000000  00000000  00030863  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d78d  00000000  00000000  000413bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000deb48  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003228  00000000  00000000  000deb8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  000e1db4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000010 	.word	0x20000010
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003600 	.word	0x08003600

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000014 	.word	0x20000014
 8000100:	08003600 	.word	0x08003600

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	@ (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	@ (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			@ (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	d434      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000466:	469b      	mov	fp, r3
 8000468:	4653      	mov	r3, sl
 800046a:	465a      	mov	r2, fp
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83b      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e079      	b.n	8000576 <__udivmoddi4+0x146>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e076      	b.n	800057c <__udivmoddi4+0x14c>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e029      	b.n	80004fc <__udivmoddi4+0xcc>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	469b      	mov	fp, r3
 80004d4:	2320      	movs	r3, #32
 80004d6:	1a9b      	subs	r3, r3, r2
 80004d8:	4652      	mov	r2, sl
 80004da:	40da      	lsrs	r2, r3
 80004dc:	4641      	mov	r1, r8
 80004de:	0013      	movs	r3, r2
 80004e0:	464a      	mov	r2, r9
 80004e2:	408a      	lsls	r2, r1
 80004e4:	0017      	movs	r7, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	431f      	orrs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d9c3      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f4:	2200      	movs	r2, #0
 80004f6:	2300      	movs	r3, #0
 80004f8:	9200      	str	r2, [sp, #0]
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	4643      	mov	r3, r8
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0d8      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000502:	07fb      	lsls	r3, r7, #31
 8000504:	0872      	lsrs	r2, r6, #1
 8000506:	431a      	orrs	r2, r3
 8000508:	4646      	mov	r6, r8
 800050a:	087b      	lsrs	r3, r7, #1
 800050c:	e00e      	b.n	800052c <__udivmoddi4+0xfc>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d101      	bne.n	8000516 <__udivmoddi4+0xe6>
 8000512:	42a2      	cmp	r2, r4
 8000514:	d80c      	bhi.n	8000530 <__udivmoddi4+0x100>
 8000516:	1aa4      	subs	r4, r4, r2
 8000518:	419d      	sbcs	r5, r3
 800051a:	2001      	movs	r0, #1
 800051c:	1924      	adds	r4, r4, r4
 800051e:	416d      	adcs	r5, r5
 8000520:	2100      	movs	r1, #0
 8000522:	3e01      	subs	r6, #1
 8000524:	1824      	adds	r4, r4, r0
 8000526:	414d      	adcs	r5, r1
 8000528:	2e00      	cmp	r6, #0
 800052a:	d006      	beq.n	800053a <__udivmoddi4+0x10a>
 800052c:	42ab      	cmp	r3, r5
 800052e:	d9ee      	bls.n	800050e <__udivmoddi4+0xde>
 8000530:	3e01      	subs	r6, #1
 8000532:	1924      	adds	r4, r4, r4
 8000534:	416d      	adcs	r5, r5
 8000536:	2e00      	cmp	r6, #0
 8000538:	d1f8      	bne.n	800052c <__udivmoddi4+0xfc>
 800053a:	9800      	ldr	r0, [sp, #0]
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	465b      	mov	r3, fp
 8000540:	1900      	adds	r0, r0, r4
 8000542:	4169      	adcs	r1, r5
 8000544:	2b00      	cmp	r3, #0
 8000546:	db24      	blt.n	8000592 <__udivmoddi4+0x162>
 8000548:	002b      	movs	r3, r5
 800054a:	465a      	mov	r2, fp
 800054c:	4644      	mov	r4, r8
 800054e:	40d3      	lsrs	r3, r2
 8000550:	002a      	movs	r2, r5
 8000552:	40e2      	lsrs	r2, r4
 8000554:	001c      	movs	r4, r3
 8000556:	465b      	mov	r3, fp
 8000558:	0015      	movs	r5, r2
 800055a:	2b00      	cmp	r3, #0
 800055c:	db2a      	blt.n	80005b4 <__udivmoddi4+0x184>
 800055e:	0026      	movs	r6, r4
 8000560:	409e      	lsls	r6, r3
 8000562:	0033      	movs	r3, r6
 8000564:	0026      	movs	r6, r4
 8000566:	4647      	mov	r7, r8
 8000568:	40be      	lsls	r6, r7
 800056a:	0032      	movs	r2, r6
 800056c:	1a80      	subs	r0, r0, r2
 800056e:	4199      	sbcs	r1, r3
 8000570:	9000      	str	r0, [sp, #0]
 8000572:	9101      	str	r1, [sp, #4]
 8000574:	e79e      	b.n	80004b4 <__udivmoddi4+0x84>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d8bc      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800057a:	e782      	b.n	8000482 <__udivmoddi4+0x52>
 800057c:	4642      	mov	r2, r8
 800057e:	2320      	movs	r3, #32
 8000580:	2100      	movs	r1, #0
 8000582:	1a9b      	subs	r3, r3, r2
 8000584:	2200      	movs	r2, #0
 8000586:	9100      	str	r1, [sp, #0]
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	2201      	movs	r2, #1
 800058c:	40da      	lsrs	r2, r3
 800058e:	9201      	str	r2, [sp, #4]
 8000590:	e785      	b.n	800049e <__udivmoddi4+0x6e>
 8000592:	4642      	mov	r2, r8
 8000594:	2320      	movs	r3, #32
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	002a      	movs	r2, r5
 800059a:	4646      	mov	r6, r8
 800059c:	409a      	lsls	r2, r3
 800059e:	0023      	movs	r3, r4
 80005a0:	40f3      	lsrs	r3, r6
 80005a2:	4644      	mov	r4, r8
 80005a4:	4313      	orrs	r3, r2
 80005a6:	002a      	movs	r2, r5
 80005a8:	40e2      	lsrs	r2, r4
 80005aa:	001c      	movs	r4, r3
 80005ac:	465b      	mov	r3, fp
 80005ae:	0015      	movs	r5, r2
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	dad4      	bge.n	800055e <__udivmoddi4+0x12e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	002f      	movs	r7, r5
 80005b8:	2320      	movs	r3, #32
 80005ba:	0026      	movs	r6, r4
 80005bc:	4097      	lsls	r7, r2
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	40de      	lsrs	r6, r3
 80005c2:	003b      	movs	r3, r7
 80005c4:	4333      	orrs	r3, r6
 80005c6:	e7cd      	b.n	8000564 <__udivmoddi4+0x134>

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			@ (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	@ (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000620:	f000 fb50 	bl	8000cc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000624:	f000 f8de 	bl	80007e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000628:	f000 f9dc 	bl	80009e4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800062c:	f000 f98c 	bl	8000948 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000630:	f000 f936 	bl	80008a0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000634:	4b65      	ldr	r3, [pc, #404]	@ (80007cc <main+0x1b0>)
 8000636:	0018      	movs	r0, r3
 8000638:	f001 fd4a 	bl	80020d0 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 if(flag==1){
 800063c:	4b64      	ldr	r3, [pc, #400]	@ (80007d0 <main+0x1b4>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	2b01      	cmp	r3, #1
 8000642:	d1fb      	bne.n	800063c <main+0x20>
	  switch(state){
 8000644:	4b63      	ldr	r3, [pc, #396]	@ (80007d4 <main+0x1b8>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	2b03      	cmp	r3, #3
 800064a:	d100      	bne.n	800064e <main+0x32>
 800064c:	e096      	b.n	800077c <main+0x160>
 800064e:	dd00      	ble.n	8000652 <main+0x36>
 8000650:	e0b7      	b.n	80007c2 <main+0x1a6>
 8000652:	2b01      	cmp	r3, #1
 8000654:	d002      	beq.n	800065c <main+0x40>
 8000656:	2b02      	cmp	r3, #2
 8000658:	d02b      	beq.n	80006b2 <main+0x96>
 800065a:	e0b2      	b.n	80007c2 <main+0x1a6>

	  case 1:

		  	  if(state_1%2==0) {
 800065c:	4b5e      	ldr	r3, [pc, #376]	@ (80007d8 <main+0x1bc>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2201      	movs	r2, #1
 8000662:	4013      	ands	r3, r2
 8000664:	b2db      	uxtb	r3, r3
 8000666:	2b00      	cmp	r3, #0
 8000668:	d106      	bne.n	8000678 <main+0x5c>

		  		  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
 800066a:	23a0      	movs	r3, #160	@ 0xa0
 800066c:	05db      	lsls	r3, r3, #23
 800066e:	2200      	movs	r2, #0
 8000670:	2120      	movs	r1, #32
 8000672:	0018      	movs	r0, r3
 8000674:	f000 fdee 	bl	8001254 <HAL_GPIO_WritePin>


		  	  }

		  	  if(state_1%2!=0)
 8000678:	4b57      	ldr	r3, [pc, #348]	@ (80007d8 <main+0x1bc>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	2201      	movs	r2, #1
 800067e:	4013      	ands	r3, r2
 8000680:	b2db      	uxtb	r3, r3
 8000682:	2b00      	cmp	r3, #0
 8000684:	d006      	beq.n	8000694 <main+0x78>
		  	  {
		  		  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
 8000686:	23a0      	movs	r3, #160	@ 0xa0
 8000688:	05db      	lsls	r3, r3, #23
 800068a:	2201      	movs	r2, #1
 800068c:	2120      	movs	r1, #32
 800068e:	0018      	movs	r0, r3
 8000690:	f000 fde0 	bl	8001254 <HAL_GPIO_WritePin>





		  	  if(state_1>=9) {
 8000694:	4b50      	ldr	r3, [pc, #320]	@ (80007d8 <main+0x1bc>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	2b08      	cmp	r3, #8
 800069a:	d903      	bls.n	80006a4 <main+0x88>


		  		  state=2;
 800069c:	4b4d      	ldr	r3, [pc, #308]	@ (80007d4 <main+0x1b8>)
 800069e:	2202      	movs	r2, #2
 80006a0:	701a      	strb	r2, [r3, #0]
		  	  else

		  		  state_1++;


		  	  break;
 80006a2:	e08e      	b.n	80007c2 <main+0x1a6>
		  		  state_1++;
 80006a4:	4b4c      	ldr	r3, [pc, #304]	@ (80007d8 <main+0x1bc>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	3301      	adds	r3, #1
 80006aa:	b2da      	uxtb	r2, r3
 80006ac:	4b4a      	ldr	r3, [pc, #296]	@ (80007d8 <main+0x1bc>)
 80006ae:	701a      	strb	r2, [r3, #0]
		  	  break;
 80006b0:	e087      	b.n	80007c2 <main+0x1a6>

	  case 2:

		  	 if(state_2<3){
 80006b2:	4b4a      	ldr	r3, [pc, #296]	@ (80007dc <main+0x1c0>)
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	2b02      	cmp	r3, #2
 80006b8:	d815      	bhi.n	80006e6 <main+0xca>

		  		  if(state_2%2==0){
 80006ba:	4b48      	ldr	r3, [pc, #288]	@ (80007dc <main+0x1c0>)
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	2201      	movs	r2, #1
 80006c0:	4013      	ands	r3, r2
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d107      	bne.n	80006d8 <main+0xbc>
		  			  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
 80006c8:	23a0      	movs	r3, #160	@ 0xa0
 80006ca:	05db      	lsls	r3, r3, #23
 80006cc:	2201      	movs	r2, #1
 80006ce:	2120      	movs	r1, #32
 80006d0:	0018      	movs	r0, r3
 80006d2:	f000 fdbf 	bl	8001254 <HAL_GPIO_WritePin>
 80006d6:	e006      	b.n	80006e6 <main+0xca>

		  		  }
		  		  else
		  			  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
 80006d8:	23a0      	movs	r3, #160	@ 0xa0
 80006da:	05db      	lsls	r3, r3, #23
 80006dc:	2200      	movs	r2, #0
 80006de:	2120      	movs	r1, #32
 80006e0:	0018      	movs	r0, r3
 80006e2:	f000 fdb7 	bl	8001254 <HAL_GPIO_WritePin>

		  	  }

		  	 if(state_2>=3 && state_2<5){
 80006e6:	4b3d      	ldr	r3, [pc, #244]	@ (80007dc <main+0x1c0>)
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	2b02      	cmp	r3, #2
 80006ec:	d90a      	bls.n	8000704 <main+0xe8>
 80006ee:	4b3b      	ldr	r3, [pc, #236]	@ (80007dc <main+0x1c0>)
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	2b04      	cmp	r3, #4
 80006f4:	d806      	bhi.n	8000704 <main+0xe8>
	  			  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
 80006f6:	23a0      	movs	r3, #160	@ 0xa0
 80006f8:	05db      	lsls	r3, r3, #23
 80006fa:	2200      	movs	r2, #0
 80006fc:	2120      	movs	r1, #32
 80006fe:	0018      	movs	r0, r3
 8000700:	f000 fda8 	bl	8001254 <HAL_GPIO_WritePin>

		  	 }

		  	if(state_2>=5 && state_2<=7){
 8000704:	4b35      	ldr	r3, [pc, #212]	@ (80007dc <main+0x1c0>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	2b04      	cmp	r3, #4
 800070a:	d919      	bls.n	8000740 <main+0x124>
 800070c:	4b33      	ldr	r3, [pc, #204]	@ (80007dc <main+0x1c0>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	2b07      	cmp	r3, #7
 8000712:	d815      	bhi.n	8000740 <main+0x124>

		  			  		  if((state_2-5)%2==0){
 8000714:	4b31      	ldr	r3, [pc, #196]	@ (80007dc <main+0x1c0>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	3b05      	subs	r3, #5
 800071a:	001a      	movs	r2, r3
 800071c:	2301      	movs	r3, #1
 800071e:	4013      	ands	r3, r2
 8000720:	d107      	bne.n	8000732 <main+0x116>
		  			  			  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
 8000722:	23a0      	movs	r3, #160	@ 0xa0
 8000724:	05db      	lsls	r3, r3, #23
 8000726:	2201      	movs	r2, #1
 8000728:	2120      	movs	r1, #32
 800072a:	0018      	movs	r0, r3
 800072c:	f000 fd92 	bl	8001254 <HAL_GPIO_WritePin>
 8000730:	e006      	b.n	8000740 <main+0x124>

		  			  		  }
		  			  		  else
		  			  			  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
 8000732:	23a0      	movs	r3, #160	@ 0xa0
 8000734:	05db      	lsls	r3, r3, #23
 8000736:	2200      	movs	r2, #0
 8000738:	2120      	movs	r1, #32
 800073a:	0018      	movs	r0, r3
 800073c:	f000 fd8a 	bl	8001254 <HAL_GPIO_WritePin>

		  			  	  }

		  	if(state_2>7 && state_2<9){
 8000740:	4b26      	ldr	r3, [pc, #152]	@ (80007dc <main+0x1c0>)
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	2b07      	cmp	r3, #7
 8000746:	d90a      	bls.n	800075e <main+0x142>
 8000748:	4b24      	ldr	r3, [pc, #144]	@ (80007dc <main+0x1c0>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	2b08      	cmp	r3, #8
 800074e:	d806      	bhi.n	800075e <main+0x142>
	  			  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
 8000750:	23a0      	movs	r3, #160	@ 0xa0
 8000752:	05db      	lsls	r3, r3, #23
 8000754:	2200      	movs	r2, #0
 8000756:	2120      	movs	r1, #32
 8000758:	0018      	movs	r0, r3
 800075a:	f000 fd7b 	bl	8001254 <HAL_GPIO_WritePin>





		  if(state_2>=9) {
 800075e:	4b1f      	ldr	r3, [pc, #124]	@ (80007dc <main+0x1c0>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	2b08      	cmp	r3, #8
 8000764:	d903      	bls.n	800076e <main+0x152>

		 		  		  state=3;
 8000766:	4b1b      	ldr	r3, [pc, #108]	@ (80007d4 <main+0x1b8>)
 8000768:	2203      	movs	r2, #3
 800076a:	701a      	strb	r2, [r3, #0]
		 		  	  }
		  else{
		  	  state_2++;
		  }
		  	  break;
 800076c:	e029      	b.n	80007c2 <main+0x1a6>
		  	  state_2++;
 800076e:	4b1b      	ldr	r3, [pc, #108]	@ (80007dc <main+0x1c0>)
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	3301      	adds	r3, #1
 8000774:	b2da      	uxtb	r2, r3
 8000776:	4b19      	ldr	r3, [pc, #100]	@ (80007dc <main+0x1c0>)
 8000778:	701a      	strb	r2, [r3, #0]
		  	  break;
 800077a:	e022      	b.n	80007c2 <main+0x1a6>

	  case 3:


		  	  if(state_3<9){
 800077c:	4b18      	ldr	r3, [pc, #96]	@ (80007e0 <main+0x1c4>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	2b08      	cmp	r3, #8
 8000782:	d806      	bhi.n	8000792 <main+0x176>
		  	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
 8000784:	23a0      	movs	r3, #160	@ 0xa0
 8000786:	05db      	lsls	r3, r3, #23
 8000788:	2201      	movs	r2, #1
 800078a:	2120      	movs	r1, #32
 800078c:	0018      	movs	r0, r3
 800078e:	f000 fd61 	bl	8001254 <HAL_GPIO_WritePin>


		  	  }

		  	  if(state_3>=9) {
 8000792:	4b13      	ldr	r3, [pc, #76]	@ (80007e0 <main+0x1c4>)
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	2b08      	cmp	r3, #8
 8000798:	d90c      	bls.n	80007b4 <main+0x198>
		  		  state_1=0;
 800079a:	4b0f      	ldr	r3, [pc, #60]	@ (80007d8 <main+0x1bc>)
 800079c:	2200      	movs	r2, #0
 800079e:	701a      	strb	r2, [r3, #0]
		  		  state_2=0;
 80007a0:	4b0e      	ldr	r3, [pc, #56]	@ (80007dc <main+0x1c0>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	701a      	strb	r2, [r3, #0]
		  		  state_3=0;
 80007a6:	4b0e      	ldr	r3, [pc, #56]	@ (80007e0 <main+0x1c4>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	701a      	strb	r2, [r3, #0]
		  		  state=1;
 80007ac:	4b09      	ldr	r3, [pc, #36]	@ (80007d4 <main+0x1b8>)
 80007ae:	2201      	movs	r2, #1
 80007b0:	701a      	strb	r2, [r3, #0]
		  	  }

		  	  else state_3++;


		  	  break;
 80007b2:	e005      	b.n	80007c0 <main+0x1a4>
		  	  else state_3++;
 80007b4:	4b0a      	ldr	r3, [pc, #40]	@ (80007e0 <main+0x1c4>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	3301      	adds	r3, #1
 80007ba:	b2da      	uxtb	r2, r3
 80007bc:	4b08      	ldr	r3, [pc, #32]	@ (80007e0 <main+0x1c4>)
 80007be:	701a      	strb	r2, [r3, #0]
		  	  break;
 80007c0:	46c0      	nop			@ (mov r8, r8)
		  	  }
	  flag=0;
 80007c2:	4b03      	ldr	r3, [pc, #12]	@ (80007d0 <main+0x1b4>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	601a      	str	r2, [r3, #0]
	 if(flag==1){
 80007c8:	e738      	b.n	800063c <main+0x20>
 80007ca:	46c0      	nop			@ (mov r8, r8)
 80007cc:	2000002c 	.word	0x2000002c
 80007d0:	20000114 	.word	0x20000114
 80007d4:	20000000 	.word	0x20000000
 80007d8:	2000010e 	.word	0x2000010e
 80007dc:	2000010f 	.word	0x2000010f
 80007e0:	20000110 	.word	0x20000110

080007e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e4:	b590      	push	{r4, r7, lr}
 80007e6:	b093      	sub	sp, #76	@ 0x4c
 80007e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ea:	2410      	movs	r4, #16
 80007ec:	193b      	adds	r3, r7, r4
 80007ee:	0018      	movs	r0, r3
 80007f0:	2338      	movs	r3, #56	@ 0x38
 80007f2:	001a      	movs	r2, r3
 80007f4:	2100      	movs	r1, #0
 80007f6:	f002 fed7 	bl	80035a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007fa:	003b      	movs	r3, r7
 80007fc:	0018      	movs	r0, r3
 80007fe:	2310      	movs	r3, #16
 8000800:	001a      	movs	r2, r3
 8000802:	2100      	movs	r1, #0
 8000804:	f002 fed0 	bl	80035a8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000808:	2380      	movs	r3, #128	@ 0x80
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	0018      	movs	r0, r3
 800080e:	f000 fd3f 	bl	8001290 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000812:	193b      	adds	r3, r7, r4
 8000814:	2202      	movs	r2, #2
 8000816:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000818:	193b      	adds	r3, r7, r4
 800081a:	2280      	movs	r2, #128	@ 0x80
 800081c:	0052      	lsls	r2, r2, #1
 800081e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000820:	0021      	movs	r1, r4
 8000822:	187b      	adds	r3, r7, r1
 8000824:	2200      	movs	r2, #0
 8000826:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000828:	187b      	adds	r3, r7, r1
 800082a:	2240      	movs	r2, #64	@ 0x40
 800082c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800082e:	187b      	adds	r3, r7, r1
 8000830:	2202      	movs	r2, #2
 8000832:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000834:	187b      	adds	r3, r7, r1
 8000836:	2202      	movs	r2, #2
 8000838:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800083a:	187b      	adds	r3, r7, r1
 800083c:	2200      	movs	r2, #0
 800083e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000840:	187b      	adds	r3, r7, r1
 8000842:	2208      	movs	r2, #8
 8000844:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000846:	187b      	adds	r3, r7, r1
 8000848:	2280      	movs	r2, #128	@ 0x80
 800084a:	0292      	lsls	r2, r2, #10
 800084c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800084e:	187b      	adds	r3, r7, r1
 8000850:	2280      	movs	r2, #128	@ 0x80
 8000852:	0492      	lsls	r2, r2, #18
 8000854:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000856:	187b      	adds	r3, r7, r1
 8000858:	2280      	movs	r2, #128	@ 0x80
 800085a:	0592      	lsls	r2, r2, #22
 800085c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800085e:	187b      	adds	r3, r7, r1
 8000860:	0018      	movs	r0, r3
 8000862:	f000 fd61 	bl	8001328 <HAL_RCC_OscConfig>
 8000866:	1e03      	subs	r3, r0, #0
 8000868:	d001      	beq.n	800086e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800086a:	f000 f927 	bl	8000abc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800086e:	003b      	movs	r3, r7
 8000870:	2207      	movs	r2, #7
 8000872:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000874:	003b      	movs	r3, r7
 8000876:	2202      	movs	r2, #2
 8000878:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800087a:	003b      	movs	r3, r7
 800087c:	2200      	movs	r2, #0
 800087e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000880:	003b      	movs	r3, r7
 8000882:	2200      	movs	r2, #0
 8000884:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000886:	003b      	movs	r3, r7
 8000888:	2102      	movs	r1, #2
 800088a:	0018      	movs	r0, r3
 800088c:	f001 f866 	bl	800195c <HAL_RCC_ClockConfig>
 8000890:	1e03      	subs	r3, r0, #0
 8000892:	d001      	beq.n	8000898 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000894:	f000 f912 	bl	8000abc <Error_Handler>
  }
}
 8000898:	46c0      	nop			@ (mov r8, r8)
 800089a:	46bd      	mov	sp, r7
 800089c:	b013      	add	sp, #76	@ 0x4c
 800089e:	bd90      	pop	{r4, r7, pc}

080008a0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b088      	sub	sp, #32
 80008a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008a6:	2310      	movs	r3, #16
 80008a8:	18fb      	adds	r3, r7, r3
 80008aa:	0018      	movs	r0, r3
 80008ac:	2310      	movs	r3, #16
 80008ae:	001a      	movs	r2, r3
 80008b0:	2100      	movs	r1, #0
 80008b2:	f002 fe79 	bl	80035a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008b6:	1d3b      	adds	r3, r7, #4
 80008b8:	0018      	movs	r0, r3
 80008ba:	230c      	movs	r3, #12
 80008bc:	001a      	movs	r2, r3
 80008be:	2100      	movs	r1, #0
 80008c0:	f002 fe72 	bl	80035a8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008c4:	4b1e      	ldr	r3, [pc, #120]	@ (8000940 <MX_TIM2_Init+0xa0>)
 80008c6:	2280      	movs	r2, #128	@ 0x80
 80008c8:	05d2      	lsls	r2, r2, #23
 80008ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 80008cc:	4b1c      	ldr	r3, [pc, #112]	@ (8000940 <MX_TIM2_Init+0xa0>)
 80008ce:	223f      	movs	r2, #63	@ 0x3f
 80008d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008d2:	4b1b      	ldr	r3, [pc, #108]	@ (8000940 <MX_TIM2_Init+0xa0>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999999;
 80008d8:	4b19      	ldr	r3, [pc, #100]	@ (8000940 <MX_TIM2_Init+0xa0>)
 80008da:	4a1a      	ldr	r2, [pc, #104]	@ (8000944 <MX_TIM2_Init+0xa4>)
 80008dc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008de:	4b18      	ldr	r3, [pc, #96]	@ (8000940 <MX_TIM2_Init+0xa0>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008e4:	4b16      	ldr	r3, [pc, #88]	@ (8000940 <MX_TIM2_Init+0xa0>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008ea:	4b15      	ldr	r3, [pc, #84]	@ (8000940 <MX_TIM2_Init+0xa0>)
 80008ec:	0018      	movs	r0, r3
 80008ee:	f001 fb97 	bl	8002020 <HAL_TIM_Base_Init>
 80008f2:	1e03      	subs	r3, r0, #0
 80008f4:	d001      	beq.n	80008fa <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80008f6:	f000 f8e1 	bl	8000abc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008fa:	2110      	movs	r1, #16
 80008fc:	187b      	adds	r3, r7, r1
 80008fe:	2280      	movs	r2, #128	@ 0x80
 8000900:	0152      	lsls	r2, r2, #5
 8000902:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000904:	187a      	adds	r2, r7, r1
 8000906:	4b0e      	ldr	r3, [pc, #56]	@ (8000940 <MX_TIM2_Init+0xa0>)
 8000908:	0011      	movs	r1, r2
 800090a:	0018      	movs	r0, r3
 800090c:	f001 fd44 	bl	8002398 <HAL_TIM_ConfigClockSource>
 8000910:	1e03      	subs	r3, r0, #0
 8000912:	d001      	beq.n	8000918 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000914:	f000 f8d2 	bl	8000abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000918:	1d3b      	adds	r3, r7, #4
 800091a:	2200      	movs	r2, #0
 800091c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800091e:	1d3b      	adds	r3, r7, #4
 8000920:	2200      	movs	r2, #0
 8000922:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000924:	1d3a      	adds	r2, r7, #4
 8000926:	4b06      	ldr	r3, [pc, #24]	@ (8000940 <MX_TIM2_Init+0xa0>)
 8000928:	0011      	movs	r1, r2
 800092a:	0018      	movs	r0, r3
 800092c:	f001 ff54 	bl	80027d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000930:	1e03      	subs	r3, r0, #0
 8000932:	d001      	beq.n	8000938 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000934:	f000 f8c2 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000938:	46c0      	nop			@ (mov r8, r8)
 800093a:	46bd      	mov	sp, r7
 800093c:	b008      	add	sp, #32
 800093e:	bd80      	pop	{r7, pc}
 8000940:	2000002c 	.word	0x2000002c
 8000944:	000f423f 	.word	0x000f423f

08000948 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800094c:	4b23      	ldr	r3, [pc, #140]	@ (80009dc <MX_USART2_UART_Init+0x94>)
 800094e:	4a24      	ldr	r2, [pc, #144]	@ (80009e0 <MX_USART2_UART_Init+0x98>)
 8000950:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000952:	4b22      	ldr	r3, [pc, #136]	@ (80009dc <MX_USART2_UART_Init+0x94>)
 8000954:	22e1      	movs	r2, #225	@ 0xe1
 8000956:	0252      	lsls	r2, r2, #9
 8000958:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800095a:	4b20      	ldr	r3, [pc, #128]	@ (80009dc <MX_USART2_UART_Init+0x94>)
 800095c:	2200      	movs	r2, #0
 800095e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000960:	4b1e      	ldr	r3, [pc, #120]	@ (80009dc <MX_USART2_UART_Init+0x94>)
 8000962:	2200      	movs	r2, #0
 8000964:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000966:	4b1d      	ldr	r3, [pc, #116]	@ (80009dc <MX_USART2_UART_Init+0x94>)
 8000968:	2200      	movs	r2, #0
 800096a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800096c:	4b1b      	ldr	r3, [pc, #108]	@ (80009dc <MX_USART2_UART_Init+0x94>)
 800096e:	220c      	movs	r2, #12
 8000970:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000972:	4b1a      	ldr	r3, [pc, #104]	@ (80009dc <MX_USART2_UART_Init+0x94>)
 8000974:	2200      	movs	r2, #0
 8000976:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000978:	4b18      	ldr	r3, [pc, #96]	@ (80009dc <MX_USART2_UART_Init+0x94>)
 800097a:	2200      	movs	r2, #0
 800097c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800097e:	4b17      	ldr	r3, [pc, #92]	@ (80009dc <MX_USART2_UART_Init+0x94>)
 8000980:	2200      	movs	r2, #0
 8000982:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000984:	4b15      	ldr	r3, [pc, #84]	@ (80009dc <MX_USART2_UART_Init+0x94>)
 8000986:	2200      	movs	r2, #0
 8000988:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800098a:	4b14      	ldr	r3, [pc, #80]	@ (80009dc <MX_USART2_UART_Init+0x94>)
 800098c:	2200      	movs	r2, #0
 800098e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000990:	4b12      	ldr	r3, [pc, #72]	@ (80009dc <MX_USART2_UART_Init+0x94>)
 8000992:	0018      	movs	r0, r3
 8000994:	f001 ffa6 	bl	80028e4 <HAL_UART_Init>
 8000998:	1e03      	subs	r3, r0, #0
 800099a:	d001      	beq.n	80009a0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800099c:	f000 f88e 	bl	8000abc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009a0:	4b0e      	ldr	r3, [pc, #56]	@ (80009dc <MX_USART2_UART_Init+0x94>)
 80009a2:	2100      	movs	r1, #0
 80009a4:	0018      	movs	r0, r3
 80009a6:	f002 fd1f 	bl	80033e8 <HAL_UARTEx_SetTxFifoThreshold>
 80009aa:	1e03      	subs	r3, r0, #0
 80009ac:	d001      	beq.n	80009b2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80009ae:	f000 f885 	bl	8000abc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009b2:	4b0a      	ldr	r3, [pc, #40]	@ (80009dc <MX_USART2_UART_Init+0x94>)
 80009b4:	2100      	movs	r1, #0
 80009b6:	0018      	movs	r0, r3
 80009b8:	f002 fd56 	bl	8003468 <HAL_UARTEx_SetRxFifoThreshold>
 80009bc:	1e03      	subs	r3, r0, #0
 80009be:	d001      	beq.n	80009c4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80009c0:	f000 f87c 	bl	8000abc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80009c4:	4b05      	ldr	r3, [pc, #20]	@ (80009dc <MX_USART2_UART_Init+0x94>)
 80009c6:	0018      	movs	r0, r3
 80009c8:	f002 fcd4 	bl	8003374 <HAL_UARTEx_DisableFifoMode>
 80009cc:	1e03      	subs	r3, r0, #0
 80009ce:	d001      	beq.n	80009d4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80009d0:	f000 f874 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009d4:	46c0      	nop			@ (mov r8, r8)
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	46c0      	nop			@ (mov r8, r8)
 80009dc:	20000078 	.word	0x20000078
 80009e0:	40004400 	.word	0x40004400

080009e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009e4:	b590      	push	{r4, r7, lr}
 80009e6:	b089      	sub	sp, #36	@ 0x24
 80009e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ea:	240c      	movs	r4, #12
 80009ec:	193b      	adds	r3, r7, r4
 80009ee:	0018      	movs	r0, r3
 80009f0:	2314      	movs	r3, #20
 80009f2:	001a      	movs	r2, r3
 80009f4:	2100      	movs	r1, #0
 80009f6:	f002 fdd7 	bl	80035a8 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009fa:	4b21      	ldr	r3, [pc, #132]	@ (8000a80 <MX_GPIO_Init+0x9c>)
 80009fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009fe:	4b20      	ldr	r3, [pc, #128]	@ (8000a80 <MX_GPIO_Init+0x9c>)
 8000a00:	2104      	movs	r1, #4
 8000a02:	430a      	orrs	r2, r1
 8000a04:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a06:	4b1e      	ldr	r3, [pc, #120]	@ (8000a80 <MX_GPIO_Init+0x9c>)
 8000a08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a0a:	2204      	movs	r2, #4
 8000a0c:	4013      	ands	r3, r2
 8000a0e:	60bb      	str	r3, [r7, #8]
 8000a10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a12:	4b1b      	ldr	r3, [pc, #108]	@ (8000a80 <MX_GPIO_Init+0x9c>)
 8000a14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a16:	4b1a      	ldr	r3, [pc, #104]	@ (8000a80 <MX_GPIO_Init+0x9c>)
 8000a18:	2120      	movs	r1, #32
 8000a1a:	430a      	orrs	r2, r1
 8000a1c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a1e:	4b18      	ldr	r3, [pc, #96]	@ (8000a80 <MX_GPIO_Init+0x9c>)
 8000a20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a22:	2220      	movs	r2, #32
 8000a24:	4013      	ands	r3, r2
 8000a26:	607b      	str	r3, [r7, #4]
 8000a28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2a:	4b15      	ldr	r3, [pc, #84]	@ (8000a80 <MX_GPIO_Init+0x9c>)
 8000a2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a2e:	4b14      	ldr	r3, [pc, #80]	@ (8000a80 <MX_GPIO_Init+0x9c>)
 8000a30:	2101      	movs	r1, #1
 8000a32:	430a      	orrs	r2, r1
 8000a34:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a36:	4b12      	ldr	r3, [pc, #72]	@ (8000a80 <MX_GPIO_Init+0x9c>)
 8000a38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	603b      	str	r3, [r7, #0]
 8000a40:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000a42:	23a0      	movs	r3, #160	@ 0xa0
 8000a44:	05db      	lsls	r3, r3, #23
 8000a46:	2200      	movs	r2, #0
 8000a48:	2120      	movs	r1, #32
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	f000 fc02 	bl	8001254 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000a50:	0021      	movs	r1, r4
 8000a52:	187b      	adds	r3, r7, r1
 8000a54:	2220      	movs	r2, #32
 8000a56:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a58:	187b      	adds	r3, r7, r1
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	2200      	movs	r2, #0
 8000a62:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a64:	187b      	adds	r3, r7, r1
 8000a66:	2202      	movs	r2, #2
 8000a68:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000a6a:	187a      	adds	r2, r7, r1
 8000a6c:	23a0      	movs	r3, #160	@ 0xa0
 8000a6e:	05db      	lsls	r3, r3, #23
 8000a70:	0011      	movs	r1, r2
 8000a72:	0018      	movs	r0, r3
 8000a74:	f000 fa8a 	bl	8000f8c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a78:	46c0      	nop			@ (mov r8, r8)
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	b009      	add	sp, #36	@ 0x24
 8000a7e:	bd90      	pop	{r4, r7, pc}
 8000a80:	40021000 	.word	0x40021000

08000a84 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2){
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	2380      	movs	r3, #128	@ 0x80
 8000a92:	05db      	lsls	r3, r3, #23
 8000a94:	429a      	cmp	r2, r3
 8000a96:	d108      	bne.n	8000aaa <HAL_TIM_PeriodElapsedCallback+0x26>
		counter++;
 8000a98:	4b06      	ldr	r3, [pc, #24]	@ (8000ab4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000a9a:	881b      	ldrh	r3, [r3, #0]
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	b29a      	uxth	r2, r3
 8000aa0:	4b04      	ldr	r3, [pc, #16]	@ (8000ab4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000aa2:	801a      	strh	r2, [r3, #0]
		flag=1;
 8000aa4:	4b04      	ldr	r3, [pc, #16]	@ (8000ab8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	601a      	str	r2, [r3, #0]
	}
}
 8000aaa:	46c0      	nop			@ (mov r8, r8)
 8000aac:	46bd      	mov	sp, r7
 8000aae:	b002      	add	sp, #8
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	46c0      	nop			@ (mov r8, r8)
 8000ab4:	2000010c 	.word	0x2000010c
 8000ab8:	20000114 	.word	0x20000114

08000abc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac0:	b672      	cpsid	i
}
 8000ac2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac4:	46c0      	nop			@ (mov r8, r8)
 8000ac6:	e7fd      	b.n	8000ac4 <Error_Handler+0x8>

08000ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ace:	4b0f      	ldr	r3, [pc, #60]	@ (8000b0c <HAL_MspInit+0x44>)
 8000ad0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b0c <HAL_MspInit+0x44>)
 8000ad4:	2101      	movs	r1, #1
 8000ad6:	430a      	orrs	r2, r1
 8000ad8:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ada:	4b0c      	ldr	r3, [pc, #48]	@ (8000b0c <HAL_MspInit+0x44>)
 8000adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ade:	2201      	movs	r2, #1
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ae6:	4b09      	ldr	r3, [pc, #36]	@ (8000b0c <HAL_MspInit+0x44>)
 8000ae8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000aea:	4b08      	ldr	r3, [pc, #32]	@ (8000b0c <HAL_MspInit+0x44>)
 8000aec:	2180      	movs	r1, #128	@ 0x80
 8000aee:	0549      	lsls	r1, r1, #21
 8000af0:	430a      	orrs	r2, r1
 8000af2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000af4:	4b05      	ldr	r3, [pc, #20]	@ (8000b0c <HAL_MspInit+0x44>)
 8000af6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000af8:	2380      	movs	r3, #128	@ 0x80
 8000afa:	055b      	lsls	r3, r3, #21
 8000afc:	4013      	ands	r3, r2
 8000afe:	603b      	str	r3, [r7, #0]
 8000b00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b02:	46c0      	nop			@ (mov r8, r8)
 8000b04:	46bd      	mov	sp, r7
 8000b06:	b002      	add	sp, #8
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	46c0      	nop			@ (mov r8, r8)
 8000b0c:	40021000 	.word	0x40021000

08000b10 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681a      	ldr	r2, [r3, #0]
 8000b1c:	2380      	movs	r3, #128	@ 0x80
 8000b1e:	05db      	lsls	r3, r3, #23
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d113      	bne.n	8000b4c <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b24:	4b0b      	ldr	r3, [pc, #44]	@ (8000b54 <HAL_TIM_Base_MspInit+0x44>)
 8000b26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b28:	4b0a      	ldr	r3, [pc, #40]	@ (8000b54 <HAL_TIM_Base_MspInit+0x44>)
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	430a      	orrs	r2, r1
 8000b2e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b30:	4b08      	ldr	r3, [pc, #32]	@ (8000b54 <HAL_TIM_Base_MspInit+0x44>)
 8000b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b34:	2201      	movs	r2, #1
 8000b36:	4013      	ands	r3, r2
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	2100      	movs	r1, #0
 8000b40:	200f      	movs	r0, #15
 8000b42:	f000 f9f1 	bl	8000f28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b46:	200f      	movs	r0, #15
 8000b48:	f000 fa03 	bl	8000f52 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000b4c:	46c0      	nop			@ (mov r8, r8)
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	b004      	add	sp, #16
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	40021000 	.word	0x40021000

08000b58 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b58:	b590      	push	{r4, r7, lr}
 8000b5a:	b097      	sub	sp, #92	@ 0x5c
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	2344      	movs	r3, #68	@ 0x44
 8000b62:	18fb      	adds	r3, r7, r3
 8000b64:	0018      	movs	r0, r3
 8000b66:	2314      	movs	r3, #20
 8000b68:	001a      	movs	r2, r3
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	f002 fd1c 	bl	80035a8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b70:	2410      	movs	r4, #16
 8000b72:	193b      	adds	r3, r7, r4
 8000b74:	0018      	movs	r0, r3
 8000b76:	2334      	movs	r3, #52	@ 0x34
 8000b78:	001a      	movs	r2, r3
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	f002 fd14 	bl	80035a8 <memset>
  if(huart->Instance==USART2)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a22      	ldr	r2, [pc, #136]	@ (8000c10 <HAL_UART_MspInit+0xb8>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d13e      	bne.n	8000c08 <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b8a:	193b      	adds	r3, r7, r4
 8000b8c:	2202      	movs	r2, #2
 8000b8e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b90:	193b      	adds	r3, r7, r4
 8000b92:	2200      	movs	r2, #0
 8000b94:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b96:	193b      	adds	r3, r7, r4
 8000b98:	0018      	movs	r0, r3
 8000b9a:	f001 f889 	bl	8001cb0 <HAL_RCCEx_PeriphCLKConfig>
 8000b9e:	1e03      	subs	r3, r0, #0
 8000ba0:	d001      	beq.n	8000ba6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000ba2:	f7ff ff8b 	bl	8000abc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8000c14 <HAL_UART_MspInit+0xbc>)
 8000ba8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000baa:	4b1a      	ldr	r3, [pc, #104]	@ (8000c14 <HAL_UART_MspInit+0xbc>)
 8000bac:	2180      	movs	r1, #128	@ 0x80
 8000bae:	0289      	lsls	r1, r1, #10
 8000bb0:	430a      	orrs	r2, r1
 8000bb2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000bb4:	4b17      	ldr	r3, [pc, #92]	@ (8000c14 <HAL_UART_MspInit+0xbc>)
 8000bb6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000bb8:	2380      	movs	r3, #128	@ 0x80
 8000bba:	029b      	lsls	r3, r3, #10
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc2:	4b14      	ldr	r3, [pc, #80]	@ (8000c14 <HAL_UART_MspInit+0xbc>)
 8000bc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000bc6:	4b13      	ldr	r3, [pc, #76]	@ (8000c14 <HAL_UART_MspInit+0xbc>)
 8000bc8:	2101      	movs	r1, #1
 8000bca:	430a      	orrs	r2, r1
 8000bcc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bce:	4b11      	ldr	r3, [pc, #68]	@ (8000c14 <HAL_UART_MspInit+0xbc>)
 8000bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	60bb      	str	r3, [r7, #8]
 8000bd8:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000bda:	2144      	movs	r1, #68	@ 0x44
 8000bdc:	187b      	adds	r3, r7, r1
 8000bde:	220c      	movs	r2, #12
 8000be0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be2:	187b      	adds	r3, r7, r1
 8000be4:	2202      	movs	r2, #2
 8000be6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	187b      	adds	r3, r7, r1
 8000bea:	2200      	movs	r2, #0
 8000bec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bee:	187b      	adds	r3, r7, r1
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000bf4:	187b      	adds	r3, r7, r1
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bfa:	187a      	adds	r2, r7, r1
 8000bfc:	23a0      	movs	r3, #160	@ 0xa0
 8000bfe:	05db      	lsls	r3, r3, #23
 8000c00:	0011      	movs	r1, r2
 8000c02:	0018      	movs	r0, r3
 8000c04:	f000 f9c2 	bl	8000f8c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c08:	46c0      	nop			@ (mov r8, r8)
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	b017      	add	sp, #92	@ 0x5c
 8000c0e:	bd90      	pop	{r4, r7, pc}
 8000c10:	40004400 	.word	0x40004400
 8000c14:	40021000 	.word	0x40021000

08000c18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c1c:	46c0      	nop			@ (mov r8, r8)
 8000c1e:	e7fd      	b.n	8000c1c <NMI_Handler+0x4>

08000c20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c24:	46c0      	nop			@ (mov r8, r8)
 8000c26:	e7fd      	b.n	8000c24 <HardFault_Handler+0x4>

08000c28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c2c:	46c0      	nop			@ (mov r8, r8)
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c32:	b580      	push	{r7, lr}
 8000c34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c36:	46c0      	nop			@ (mov r8, r8)
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c40:	f000 f8aa 	bl	8000d98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c44:	46c0      	nop			@ (mov r8, r8)
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
	...

08000c4c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c50:	4b03      	ldr	r3, [pc, #12]	@ (8000c60 <TIM2_IRQHandler+0x14>)
 8000c52:	0018      	movs	r0, r3
 8000c54:	f001 fa98 	bl	8002188 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c58:	46c0      	nop			@ (mov r8, r8)
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	46c0      	nop			@ (mov r8, r8)
 8000c60:	2000002c 	.word	0x2000002c

08000c64 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c68:	46c0      	nop			@ (mov r8, r8)
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
	...

08000c70 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c70:	480d      	ldr	r0, [pc, #52]	@ (8000ca8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c72:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c74:	f7ff fff6 	bl	8000c64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c78:	480c      	ldr	r0, [pc, #48]	@ (8000cac <LoopForever+0x6>)
  ldr r1, =_edata
 8000c7a:	490d      	ldr	r1, [pc, #52]	@ (8000cb0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000cb4 <LoopForever+0xe>)
  movs r3, #0
 8000c7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c80:	e002      	b.n	8000c88 <LoopCopyDataInit>

08000c82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c86:	3304      	adds	r3, #4

08000c88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c8c:	d3f9      	bcc.n	8000c82 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c90:	4c0a      	ldr	r4, [pc, #40]	@ (8000cbc <LoopForever+0x16>)
  movs r3, #0
 8000c92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c94:	e001      	b.n	8000c9a <LoopFillZerobss>

08000c96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c98:	3204      	adds	r2, #4

08000c9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c9c:	d3fb      	bcc.n	8000c96 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c9e:	f002 fc8b 	bl	80035b8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000ca2:	f7ff fcbb 	bl	800061c <main>

08000ca6 <LoopForever>:

LoopForever:
  b LoopForever
 8000ca6:	e7fe      	b.n	8000ca6 <LoopForever>
  ldr   r0, =_estack
 8000ca8:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000cac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cb0:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000cb4:	080036b0 	.word	0x080036b0
  ldr r2, =_sbss
 8000cb8:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000cbc:	2000011c 	.word	0x2000011c

08000cc0 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cc0:	e7fe      	b.n	8000cc0 <ADC1_COMP_IRQHandler>
	...

08000cc4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cca:	1dfb      	adds	r3, r7, #7
 8000ccc:	2200      	movs	r2, #0
 8000cce:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8000d00 <HAL_Init+0x3c>)
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8000d00 <HAL_Init+0x3c>)
 8000cd6:	2180      	movs	r1, #128	@ 0x80
 8000cd8:	0049      	lsls	r1, r1, #1
 8000cda:	430a      	orrs	r2, r1
 8000cdc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cde:	2000      	movs	r0, #0
 8000ce0:	f000 f810 	bl	8000d04 <HAL_InitTick>
 8000ce4:	1e03      	subs	r3, r0, #0
 8000ce6:	d003      	beq.n	8000cf0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000ce8:	1dfb      	adds	r3, r7, #7
 8000cea:	2201      	movs	r2, #1
 8000cec:	701a      	strb	r2, [r3, #0]
 8000cee:	e001      	b.n	8000cf4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000cf0:	f7ff feea 	bl	8000ac8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cf4:	1dfb      	adds	r3, r7, #7
 8000cf6:	781b      	ldrb	r3, [r3, #0]
}
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	b002      	add	sp, #8
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	40022000 	.word	0x40022000

08000d04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d04:	b590      	push	{r4, r7, lr}
 8000d06:	b085      	sub	sp, #20
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d0c:	230f      	movs	r3, #15
 8000d0e:	18fb      	adds	r3, r7, r3
 8000d10:	2200      	movs	r2, #0
 8000d12:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000d14:	4b1d      	ldr	r3, [pc, #116]	@ (8000d8c <HAL_InitTick+0x88>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d02b      	beq.n	8000d74 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000d1c:	4b1c      	ldr	r3, [pc, #112]	@ (8000d90 <HAL_InitTick+0x8c>)
 8000d1e:	681c      	ldr	r4, [r3, #0]
 8000d20:	4b1a      	ldr	r3, [pc, #104]	@ (8000d8c <HAL_InitTick+0x88>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	0019      	movs	r1, r3
 8000d26:	23fa      	movs	r3, #250	@ 0xfa
 8000d28:	0098      	lsls	r0, r3, #2
 8000d2a:	f7ff f9eb 	bl	8000104 <__udivsi3>
 8000d2e:	0003      	movs	r3, r0
 8000d30:	0019      	movs	r1, r3
 8000d32:	0020      	movs	r0, r4
 8000d34:	f7ff f9e6 	bl	8000104 <__udivsi3>
 8000d38:	0003      	movs	r3, r0
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	f000 f919 	bl	8000f72 <HAL_SYSTICK_Config>
 8000d40:	1e03      	subs	r3, r0, #0
 8000d42:	d112      	bne.n	8000d6a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2b03      	cmp	r3, #3
 8000d48:	d80a      	bhi.n	8000d60 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d4a:	6879      	ldr	r1, [r7, #4]
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	425b      	negs	r3, r3
 8000d50:	2200      	movs	r2, #0
 8000d52:	0018      	movs	r0, r3
 8000d54:	f000 f8e8 	bl	8000f28 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d58:	4b0e      	ldr	r3, [pc, #56]	@ (8000d94 <HAL_InitTick+0x90>)
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	601a      	str	r2, [r3, #0]
 8000d5e:	e00d      	b.n	8000d7c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000d60:	230f      	movs	r3, #15
 8000d62:	18fb      	adds	r3, r7, r3
 8000d64:	2201      	movs	r2, #1
 8000d66:	701a      	strb	r2, [r3, #0]
 8000d68:	e008      	b.n	8000d7c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d6a:	230f      	movs	r3, #15
 8000d6c:	18fb      	adds	r3, r7, r3
 8000d6e:	2201      	movs	r2, #1
 8000d70:	701a      	strb	r2, [r3, #0]
 8000d72:	e003      	b.n	8000d7c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d74:	230f      	movs	r3, #15
 8000d76:	18fb      	adds	r3, r7, r3
 8000d78:	2201      	movs	r2, #1
 8000d7a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000d7c:	230f      	movs	r3, #15
 8000d7e:	18fb      	adds	r3, r7, r3
 8000d80:	781b      	ldrb	r3, [r3, #0]
}
 8000d82:	0018      	movs	r0, r3
 8000d84:	46bd      	mov	sp, r7
 8000d86:	b005      	add	sp, #20
 8000d88:	bd90      	pop	{r4, r7, pc}
 8000d8a:	46c0      	nop			@ (mov r8, r8)
 8000d8c:	2000000c 	.word	0x2000000c
 8000d90:	20000004 	.word	0x20000004
 8000d94:	20000008 	.word	0x20000008

08000d98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d9c:	4b05      	ldr	r3, [pc, #20]	@ (8000db4 <HAL_IncTick+0x1c>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	001a      	movs	r2, r3
 8000da2:	4b05      	ldr	r3, [pc, #20]	@ (8000db8 <HAL_IncTick+0x20>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	18d2      	adds	r2, r2, r3
 8000da8:	4b03      	ldr	r3, [pc, #12]	@ (8000db8 <HAL_IncTick+0x20>)
 8000daa:	601a      	str	r2, [r3, #0]
}
 8000dac:	46c0      	nop			@ (mov r8, r8)
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	46c0      	nop			@ (mov r8, r8)
 8000db4:	2000000c 	.word	0x2000000c
 8000db8:	20000118 	.word	0x20000118

08000dbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  return uwTick;
 8000dc0:	4b02      	ldr	r3, [pc, #8]	@ (8000dcc <HAL_GetTick+0x10>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
}
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	46c0      	nop			@ (mov r8, r8)
 8000dcc:	20000118 	.word	0x20000118

08000dd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	0002      	movs	r2, r0
 8000dd8:	1dfb      	adds	r3, r7, #7
 8000dda:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ddc:	1dfb      	adds	r3, r7, #7
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	2b7f      	cmp	r3, #127	@ 0x7f
 8000de2:	d809      	bhi.n	8000df8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000de4:	1dfb      	adds	r3, r7, #7
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	001a      	movs	r2, r3
 8000dea:	231f      	movs	r3, #31
 8000dec:	401a      	ands	r2, r3
 8000dee:	4b04      	ldr	r3, [pc, #16]	@ (8000e00 <__NVIC_EnableIRQ+0x30>)
 8000df0:	2101      	movs	r1, #1
 8000df2:	4091      	lsls	r1, r2
 8000df4:	000a      	movs	r2, r1
 8000df6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000df8:	46c0      	nop			@ (mov r8, r8)
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	b002      	add	sp, #8
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	e000e100 	.word	0xe000e100

08000e04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e04:	b590      	push	{r4, r7, lr}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	0002      	movs	r2, r0
 8000e0c:	6039      	str	r1, [r7, #0]
 8000e0e:	1dfb      	adds	r3, r7, #7
 8000e10:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e12:	1dfb      	adds	r3, r7, #7
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e18:	d828      	bhi.n	8000e6c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e1a:	4a2f      	ldr	r2, [pc, #188]	@ (8000ed8 <__NVIC_SetPriority+0xd4>)
 8000e1c:	1dfb      	adds	r3, r7, #7
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	b25b      	sxtb	r3, r3
 8000e22:	089b      	lsrs	r3, r3, #2
 8000e24:	33c0      	adds	r3, #192	@ 0xc0
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	589b      	ldr	r3, [r3, r2]
 8000e2a:	1dfa      	adds	r2, r7, #7
 8000e2c:	7812      	ldrb	r2, [r2, #0]
 8000e2e:	0011      	movs	r1, r2
 8000e30:	2203      	movs	r2, #3
 8000e32:	400a      	ands	r2, r1
 8000e34:	00d2      	lsls	r2, r2, #3
 8000e36:	21ff      	movs	r1, #255	@ 0xff
 8000e38:	4091      	lsls	r1, r2
 8000e3a:	000a      	movs	r2, r1
 8000e3c:	43d2      	mvns	r2, r2
 8000e3e:	401a      	ands	r2, r3
 8000e40:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	019b      	lsls	r3, r3, #6
 8000e46:	22ff      	movs	r2, #255	@ 0xff
 8000e48:	401a      	ands	r2, r3
 8000e4a:	1dfb      	adds	r3, r7, #7
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	0018      	movs	r0, r3
 8000e50:	2303      	movs	r3, #3
 8000e52:	4003      	ands	r3, r0
 8000e54:	00db      	lsls	r3, r3, #3
 8000e56:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e58:	481f      	ldr	r0, [pc, #124]	@ (8000ed8 <__NVIC_SetPriority+0xd4>)
 8000e5a:	1dfb      	adds	r3, r7, #7
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	b25b      	sxtb	r3, r3
 8000e60:	089b      	lsrs	r3, r3, #2
 8000e62:	430a      	orrs	r2, r1
 8000e64:	33c0      	adds	r3, #192	@ 0xc0
 8000e66:	009b      	lsls	r3, r3, #2
 8000e68:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000e6a:	e031      	b.n	8000ed0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e6c:	4a1b      	ldr	r2, [pc, #108]	@ (8000edc <__NVIC_SetPriority+0xd8>)
 8000e6e:	1dfb      	adds	r3, r7, #7
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	0019      	movs	r1, r3
 8000e74:	230f      	movs	r3, #15
 8000e76:	400b      	ands	r3, r1
 8000e78:	3b08      	subs	r3, #8
 8000e7a:	089b      	lsrs	r3, r3, #2
 8000e7c:	3306      	adds	r3, #6
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	18d3      	adds	r3, r2, r3
 8000e82:	3304      	adds	r3, #4
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	1dfa      	adds	r2, r7, #7
 8000e88:	7812      	ldrb	r2, [r2, #0]
 8000e8a:	0011      	movs	r1, r2
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	400a      	ands	r2, r1
 8000e90:	00d2      	lsls	r2, r2, #3
 8000e92:	21ff      	movs	r1, #255	@ 0xff
 8000e94:	4091      	lsls	r1, r2
 8000e96:	000a      	movs	r2, r1
 8000e98:	43d2      	mvns	r2, r2
 8000e9a:	401a      	ands	r2, r3
 8000e9c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	019b      	lsls	r3, r3, #6
 8000ea2:	22ff      	movs	r2, #255	@ 0xff
 8000ea4:	401a      	ands	r2, r3
 8000ea6:	1dfb      	adds	r3, r7, #7
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	0018      	movs	r0, r3
 8000eac:	2303      	movs	r3, #3
 8000eae:	4003      	ands	r3, r0
 8000eb0:	00db      	lsls	r3, r3, #3
 8000eb2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000eb4:	4809      	ldr	r0, [pc, #36]	@ (8000edc <__NVIC_SetPriority+0xd8>)
 8000eb6:	1dfb      	adds	r3, r7, #7
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	001c      	movs	r4, r3
 8000ebc:	230f      	movs	r3, #15
 8000ebe:	4023      	ands	r3, r4
 8000ec0:	3b08      	subs	r3, #8
 8000ec2:	089b      	lsrs	r3, r3, #2
 8000ec4:	430a      	orrs	r2, r1
 8000ec6:	3306      	adds	r3, #6
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	18c3      	adds	r3, r0, r3
 8000ecc:	3304      	adds	r3, #4
 8000ece:	601a      	str	r2, [r3, #0]
}
 8000ed0:	46c0      	nop			@ (mov r8, r8)
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	b003      	add	sp, #12
 8000ed6:	bd90      	pop	{r4, r7, pc}
 8000ed8:	e000e100 	.word	0xe000e100
 8000edc:	e000ed00 	.word	0xe000ed00

08000ee0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	1e5a      	subs	r2, r3, #1
 8000eec:	2380      	movs	r3, #128	@ 0x80
 8000eee:	045b      	lsls	r3, r3, #17
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	d301      	bcc.n	8000ef8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	e010      	b.n	8000f1a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8000f24 <SysTick_Config+0x44>)
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	3a01      	subs	r2, #1
 8000efe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f00:	2301      	movs	r3, #1
 8000f02:	425b      	negs	r3, r3
 8000f04:	2103      	movs	r1, #3
 8000f06:	0018      	movs	r0, r3
 8000f08:	f7ff ff7c 	bl	8000e04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f0c:	4b05      	ldr	r3, [pc, #20]	@ (8000f24 <SysTick_Config+0x44>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f12:	4b04      	ldr	r3, [pc, #16]	@ (8000f24 <SysTick_Config+0x44>)
 8000f14:	2207      	movs	r2, #7
 8000f16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	0018      	movs	r0, r3
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	b002      	add	sp, #8
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	46c0      	nop			@ (mov r8, r8)
 8000f24:	e000e010 	.word	0xe000e010

08000f28 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60b9      	str	r1, [r7, #8]
 8000f30:	607a      	str	r2, [r7, #4]
 8000f32:	210f      	movs	r1, #15
 8000f34:	187b      	adds	r3, r7, r1
 8000f36:	1c02      	adds	r2, r0, #0
 8000f38:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000f3a:	68ba      	ldr	r2, [r7, #8]
 8000f3c:	187b      	adds	r3, r7, r1
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	b25b      	sxtb	r3, r3
 8000f42:	0011      	movs	r1, r2
 8000f44:	0018      	movs	r0, r3
 8000f46:	f7ff ff5d 	bl	8000e04 <__NVIC_SetPriority>
}
 8000f4a:	46c0      	nop			@ (mov r8, r8)
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	b004      	add	sp, #16
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b082      	sub	sp, #8
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	0002      	movs	r2, r0
 8000f5a:	1dfb      	adds	r3, r7, #7
 8000f5c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f5e:	1dfb      	adds	r3, r7, #7
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	b25b      	sxtb	r3, r3
 8000f64:	0018      	movs	r0, r3
 8000f66:	f7ff ff33 	bl	8000dd0 <__NVIC_EnableIRQ>
}
 8000f6a:	46c0      	nop			@ (mov r8, r8)
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	b002      	add	sp, #8
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b082      	sub	sp, #8
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	f7ff ffaf 	bl	8000ee0 <SysTick_Config>
 8000f82:	0003      	movs	r3, r0
}
 8000f84:	0018      	movs	r0, r3
 8000f86:	46bd      	mov	sp, r7
 8000f88:	b002      	add	sp, #8
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f96:	2300      	movs	r3, #0
 8000f98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f9a:	e147      	b.n	800122c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2101      	movs	r1, #1
 8000fa2:	697a      	ldr	r2, [r7, #20]
 8000fa4:	4091      	lsls	r1, r2
 8000fa6:	000a      	movs	r2, r1
 8000fa8:	4013      	ands	r3, r2
 8000faa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d100      	bne.n	8000fb4 <HAL_GPIO_Init+0x28>
 8000fb2:	e138      	b.n	8001226 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	2203      	movs	r2, #3
 8000fba:	4013      	ands	r3, r2
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d005      	beq.n	8000fcc <HAL_GPIO_Init+0x40>
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	2203      	movs	r2, #3
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d130      	bne.n	800102e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	689b      	ldr	r3, [r3, #8]
 8000fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	2203      	movs	r2, #3
 8000fd8:	409a      	lsls	r2, r3
 8000fda:	0013      	movs	r3, r2
 8000fdc:	43da      	mvns	r2, r3
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	68da      	ldr	r2, [r3, #12]
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	409a      	lsls	r2, r3
 8000fee:	0013      	movs	r3, r2
 8000ff0:	693a      	ldr	r2, [r7, #16]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001002:	2201      	movs	r2, #1
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	409a      	lsls	r2, r3
 8001008:	0013      	movs	r3, r2
 800100a:	43da      	mvns	r2, r3
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	4013      	ands	r3, r2
 8001010:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	091b      	lsrs	r3, r3, #4
 8001018:	2201      	movs	r2, #1
 800101a:	401a      	ands	r2, r3
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	409a      	lsls	r2, r3
 8001020:	0013      	movs	r3, r2
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	4313      	orrs	r3, r2
 8001026:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	2203      	movs	r2, #3
 8001034:	4013      	ands	r3, r2
 8001036:	2b03      	cmp	r3, #3
 8001038:	d017      	beq.n	800106a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	68db      	ldr	r3, [r3, #12]
 800103e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	2203      	movs	r2, #3
 8001046:	409a      	lsls	r2, r3
 8001048:	0013      	movs	r3, r2
 800104a:	43da      	mvns	r2, r3
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	4013      	ands	r3, r2
 8001050:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	689a      	ldr	r2, [r3, #8]
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	409a      	lsls	r2, r3
 800105c:	0013      	movs	r3, r2
 800105e:	693a      	ldr	r2, [r7, #16]
 8001060:	4313      	orrs	r3, r2
 8001062:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	693a      	ldr	r2, [r7, #16]
 8001068:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	2203      	movs	r2, #3
 8001070:	4013      	ands	r3, r2
 8001072:	2b02      	cmp	r3, #2
 8001074:	d123      	bne.n	80010be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	08da      	lsrs	r2, r3, #3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	3208      	adds	r2, #8
 800107e:	0092      	lsls	r2, r2, #2
 8001080:	58d3      	ldr	r3, [r2, r3]
 8001082:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	2207      	movs	r2, #7
 8001088:	4013      	ands	r3, r2
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	220f      	movs	r2, #15
 800108e:	409a      	lsls	r2, r3
 8001090:	0013      	movs	r3, r2
 8001092:	43da      	mvns	r2, r3
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	4013      	ands	r3, r2
 8001098:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	691a      	ldr	r2, [r3, #16]
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	2107      	movs	r1, #7
 80010a2:	400b      	ands	r3, r1
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	409a      	lsls	r2, r3
 80010a8:	0013      	movs	r3, r2
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	08da      	lsrs	r2, r3, #3
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	3208      	adds	r2, #8
 80010b8:	0092      	lsls	r2, r2, #2
 80010ba:	6939      	ldr	r1, [r7, #16]
 80010bc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	2203      	movs	r2, #3
 80010ca:	409a      	lsls	r2, r3
 80010cc:	0013      	movs	r3, r2
 80010ce:	43da      	mvns	r2, r3
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	4013      	ands	r3, r2
 80010d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	2203      	movs	r2, #3
 80010dc:	401a      	ands	r2, r3
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	409a      	lsls	r2, r3
 80010e4:	0013      	movs	r3, r2
 80010e6:	693a      	ldr	r2, [r7, #16]
 80010e8:	4313      	orrs	r3, r2
 80010ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	685a      	ldr	r2, [r3, #4]
 80010f6:	23c0      	movs	r3, #192	@ 0xc0
 80010f8:	029b      	lsls	r3, r3, #10
 80010fa:	4013      	ands	r3, r2
 80010fc:	d100      	bne.n	8001100 <HAL_GPIO_Init+0x174>
 80010fe:	e092      	b.n	8001226 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001100:	4a50      	ldr	r2, [pc, #320]	@ (8001244 <HAL_GPIO_Init+0x2b8>)
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	089b      	lsrs	r3, r3, #2
 8001106:	3318      	adds	r3, #24
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	589b      	ldr	r3, [r3, r2]
 800110c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	2203      	movs	r2, #3
 8001112:	4013      	ands	r3, r2
 8001114:	00db      	lsls	r3, r3, #3
 8001116:	220f      	movs	r2, #15
 8001118:	409a      	lsls	r2, r3
 800111a:	0013      	movs	r3, r2
 800111c:	43da      	mvns	r2, r3
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	4013      	ands	r3, r2
 8001122:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001124:	687a      	ldr	r2, [r7, #4]
 8001126:	23a0      	movs	r3, #160	@ 0xa0
 8001128:	05db      	lsls	r3, r3, #23
 800112a:	429a      	cmp	r2, r3
 800112c:	d013      	beq.n	8001156 <HAL_GPIO_Init+0x1ca>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a45      	ldr	r2, [pc, #276]	@ (8001248 <HAL_GPIO_Init+0x2bc>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d00d      	beq.n	8001152 <HAL_GPIO_Init+0x1c6>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a44      	ldr	r2, [pc, #272]	@ (800124c <HAL_GPIO_Init+0x2c0>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d007      	beq.n	800114e <HAL_GPIO_Init+0x1c2>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a43      	ldr	r2, [pc, #268]	@ (8001250 <HAL_GPIO_Init+0x2c4>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d101      	bne.n	800114a <HAL_GPIO_Init+0x1be>
 8001146:	2303      	movs	r3, #3
 8001148:	e006      	b.n	8001158 <HAL_GPIO_Init+0x1cc>
 800114a:	2305      	movs	r3, #5
 800114c:	e004      	b.n	8001158 <HAL_GPIO_Init+0x1cc>
 800114e:	2302      	movs	r3, #2
 8001150:	e002      	b.n	8001158 <HAL_GPIO_Init+0x1cc>
 8001152:	2301      	movs	r3, #1
 8001154:	e000      	b.n	8001158 <HAL_GPIO_Init+0x1cc>
 8001156:	2300      	movs	r3, #0
 8001158:	697a      	ldr	r2, [r7, #20]
 800115a:	2103      	movs	r1, #3
 800115c:	400a      	ands	r2, r1
 800115e:	00d2      	lsls	r2, r2, #3
 8001160:	4093      	lsls	r3, r2
 8001162:	693a      	ldr	r2, [r7, #16]
 8001164:	4313      	orrs	r3, r2
 8001166:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001168:	4936      	ldr	r1, [pc, #216]	@ (8001244 <HAL_GPIO_Init+0x2b8>)
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	089b      	lsrs	r3, r3, #2
 800116e:	3318      	adds	r3, #24
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001176:	4b33      	ldr	r3, [pc, #204]	@ (8001244 <HAL_GPIO_Init+0x2b8>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	43da      	mvns	r2, r3
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	4013      	ands	r3, r2
 8001184:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685a      	ldr	r2, [r3, #4]
 800118a:	2380      	movs	r3, #128	@ 0x80
 800118c:	035b      	lsls	r3, r3, #13
 800118e:	4013      	ands	r3, r2
 8001190:	d003      	beq.n	800119a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	4313      	orrs	r3, r2
 8001198:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800119a:	4b2a      	ldr	r3, [pc, #168]	@ (8001244 <HAL_GPIO_Init+0x2b8>)
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80011a0:	4b28      	ldr	r3, [pc, #160]	@ (8001244 <HAL_GPIO_Init+0x2b8>)
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	43da      	mvns	r2, r3
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	4013      	ands	r3, r2
 80011ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685a      	ldr	r2, [r3, #4]
 80011b4:	2380      	movs	r3, #128	@ 0x80
 80011b6:	039b      	lsls	r3, r3, #14
 80011b8:	4013      	ands	r3, r2
 80011ba:	d003      	beq.n	80011c4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80011c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001244 <HAL_GPIO_Init+0x2b8>)
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80011ca:	4a1e      	ldr	r2, [pc, #120]	@ (8001244 <HAL_GPIO_Init+0x2b8>)
 80011cc:	2384      	movs	r3, #132	@ 0x84
 80011ce:	58d3      	ldr	r3, [r2, r3]
 80011d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	43da      	mvns	r2, r3
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	4013      	ands	r3, r2
 80011da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685a      	ldr	r2, [r3, #4]
 80011e0:	2380      	movs	r3, #128	@ 0x80
 80011e2:	029b      	lsls	r3, r3, #10
 80011e4:	4013      	ands	r3, r2
 80011e6:	d003      	beq.n	80011f0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80011e8:	693a      	ldr	r2, [r7, #16]
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80011f0:	4914      	ldr	r1, [pc, #80]	@ (8001244 <HAL_GPIO_Init+0x2b8>)
 80011f2:	2284      	movs	r2, #132	@ 0x84
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80011f8:	4a12      	ldr	r2, [pc, #72]	@ (8001244 <HAL_GPIO_Init+0x2b8>)
 80011fa:	2380      	movs	r3, #128	@ 0x80
 80011fc:	58d3      	ldr	r3, [r2, r3]
 80011fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	43da      	mvns	r2, r3
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	4013      	ands	r3, r2
 8001208:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685a      	ldr	r2, [r3, #4]
 800120e:	2380      	movs	r3, #128	@ 0x80
 8001210:	025b      	lsls	r3, r3, #9
 8001212:	4013      	ands	r3, r2
 8001214:	d003      	beq.n	800121e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001216:	693a      	ldr	r2, [r7, #16]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	4313      	orrs	r3, r2
 800121c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800121e:	4909      	ldr	r1, [pc, #36]	@ (8001244 <HAL_GPIO_Init+0x2b8>)
 8001220:	2280      	movs	r2, #128	@ 0x80
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	3301      	adds	r3, #1
 800122a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	40da      	lsrs	r2, r3
 8001234:	1e13      	subs	r3, r2, #0
 8001236:	d000      	beq.n	800123a <HAL_GPIO_Init+0x2ae>
 8001238:	e6b0      	b.n	8000f9c <HAL_GPIO_Init+0x10>
  }
}
 800123a:	46c0      	nop			@ (mov r8, r8)
 800123c:	46c0      	nop			@ (mov r8, r8)
 800123e:	46bd      	mov	sp, r7
 8001240:	b006      	add	sp, #24
 8001242:	bd80      	pop	{r7, pc}
 8001244:	40021800 	.word	0x40021800
 8001248:	50000400 	.word	0x50000400
 800124c:	50000800 	.word	0x50000800
 8001250:	50000c00 	.word	0x50000c00

08001254 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	0008      	movs	r0, r1
 800125e:	0011      	movs	r1, r2
 8001260:	1cbb      	adds	r3, r7, #2
 8001262:	1c02      	adds	r2, r0, #0
 8001264:	801a      	strh	r2, [r3, #0]
 8001266:	1c7b      	adds	r3, r7, #1
 8001268:	1c0a      	adds	r2, r1, #0
 800126a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800126c:	1c7b      	adds	r3, r7, #1
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d004      	beq.n	800127e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001274:	1cbb      	adds	r3, r7, #2
 8001276:	881a      	ldrh	r2, [r3, #0]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800127c:	e003      	b.n	8001286 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800127e:	1cbb      	adds	r3, r7, #2
 8001280:	881a      	ldrh	r2, [r3, #0]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001286:	46c0      	nop			@ (mov r8, r8)
 8001288:	46bd      	mov	sp, r7
 800128a:	b002      	add	sp, #8
 800128c:	bd80      	pop	{r7, pc}
	...

08001290 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001298:	4b19      	ldr	r3, [pc, #100]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a19      	ldr	r2, [pc, #100]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800129e:	4013      	ands	r3, r2
 80012a0:	0019      	movs	r1, r3
 80012a2:	4b17      	ldr	r3, [pc, #92]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80012a4:	687a      	ldr	r2, [r7, #4]
 80012a6:	430a      	orrs	r2, r1
 80012a8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	2380      	movs	r3, #128	@ 0x80
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d11f      	bne.n	80012f4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80012b4:	4b14      	ldr	r3, [pc, #80]	@ (8001308 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	0013      	movs	r3, r2
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	189b      	adds	r3, r3, r2
 80012be:	005b      	lsls	r3, r3, #1
 80012c0:	4912      	ldr	r1, [pc, #72]	@ (800130c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80012c2:	0018      	movs	r0, r3
 80012c4:	f7fe ff1e 	bl	8000104 <__udivsi3>
 80012c8:	0003      	movs	r3, r0
 80012ca:	3301      	adds	r3, #1
 80012cc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012ce:	e008      	b.n	80012e2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d003      	beq.n	80012de <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	3b01      	subs	r3, #1
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	e001      	b.n	80012e2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80012de:	2303      	movs	r3, #3
 80012e0:	e009      	b.n	80012f6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012e2:	4b07      	ldr	r3, [pc, #28]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80012e4:	695a      	ldr	r2, [r3, #20]
 80012e6:	2380      	movs	r3, #128	@ 0x80
 80012e8:	00db      	lsls	r3, r3, #3
 80012ea:	401a      	ands	r2, r3
 80012ec:	2380      	movs	r3, #128	@ 0x80
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d0ed      	beq.n	80012d0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	0018      	movs	r0, r3
 80012f8:	46bd      	mov	sp, r7
 80012fa:	b004      	add	sp, #16
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	46c0      	nop			@ (mov r8, r8)
 8001300:	40007000 	.word	0x40007000
 8001304:	fffff9ff 	.word	0xfffff9ff
 8001308:	20000004 	.word	0x20000004
 800130c:	000f4240 	.word	0x000f4240

08001310 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001314:	4b03      	ldr	r3, [pc, #12]	@ (8001324 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001316:	689a      	ldr	r2, [r3, #8]
 8001318:	23e0      	movs	r3, #224	@ 0xe0
 800131a:	01db      	lsls	r3, r3, #7
 800131c:	4013      	ands	r3, r2
}
 800131e:	0018      	movs	r0, r3
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40021000 	.word	0x40021000

08001328 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b088      	sub	sp, #32
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d101      	bne.n	800133a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e2fe      	b.n	8001938 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2201      	movs	r2, #1
 8001340:	4013      	ands	r3, r2
 8001342:	d100      	bne.n	8001346 <HAL_RCC_OscConfig+0x1e>
 8001344:	e07c      	b.n	8001440 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001346:	4bc3      	ldr	r3, [pc, #780]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	2238      	movs	r2, #56	@ 0x38
 800134c:	4013      	ands	r3, r2
 800134e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001350:	4bc0      	ldr	r3, [pc, #768]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	2203      	movs	r2, #3
 8001356:	4013      	ands	r3, r2
 8001358:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	2b10      	cmp	r3, #16
 800135e:	d102      	bne.n	8001366 <HAL_RCC_OscConfig+0x3e>
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	2b03      	cmp	r3, #3
 8001364:	d002      	beq.n	800136c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	2b08      	cmp	r3, #8
 800136a:	d10b      	bne.n	8001384 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800136c:	4bb9      	ldr	r3, [pc, #740]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	2380      	movs	r3, #128	@ 0x80
 8001372:	029b      	lsls	r3, r3, #10
 8001374:	4013      	ands	r3, r2
 8001376:	d062      	beq.n	800143e <HAL_RCC_OscConfig+0x116>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d15e      	bne.n	800143e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001380:	2301      	movs	r3, #1
 8001382:	e2d9      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	685a      	ldr	r2, [r3, #4]
 8001388:	2380      	movs	r3, #128	@ 0x80
 800138a:	025b      	lsls	r3, r3, #9
 800138c:	429a      	cmp	r2, r3
 800138e:	d107      	bne.n	80013a0 <HAL_RCC_OscConfig+0x78>
 8001390:	4bb0      	ldr	r3, [pc, #704]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	4baf      	ldr	r3, [pc, #700]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001396:	2180      	movs	r1, #128	@ 0x80
 8001398:	0249      	lsls	r1, r1, #9
 800139a:	430a      	orrs	r2, r1
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	e020      	b.n	80013e2 <HAL_RCC_OscConfig+0xba>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	685a      	ldr	r2, [r3, #4]
 80013a4:	23a0      	movs	r3, #160	@ 0xa0
 80013a6:	02db      	lsls	r3, r3, #11
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d10e      	bne.n	80013ca <HAL_RCC_OscConfig+0xa2>
 80013ac:	4ba9      	ldr	r3, [pc, #676]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	4ba8      	ldr	r3, [pc, #672]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013b2:	2180      	movs	r1, #128	@ 0x80
 80013b4:	02c9      	lsls	r1, r1, #11
 80013b6:	430a      	orrs	r2, r1
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	4ba6      	ldr	r3, [pc, #664]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	4ba5      	ldr	r3, [pc, #660]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013c0:	2180      	movs	r1, #128	@ 0x80
 80013c2:	0249      	lsls	r1, r1, #9
 80013c4:	430a      	orrs	r2, r1
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	e00b      	b.n	80013e2 <HAL_RCC_OscConfig+0xba>
 80013ca:	4ba2      	ldr	r3, [pc, #648]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	4ba1      	ldr	r3, [pc, #644]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013d0:	49a1      	ldr	r1, [pc, #644]	@ (8001658 <HAL_RCC_OscConfig+0x330>)
 80013d2:	400a      	ands	r2, r1
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	4b9f      	ldr	r3, [pc, #636]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	4b9e      	ldr	r3, [pc, #632]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013dc:	499f      	ldr	r1, [pc, #636]	@ (800165c <HAL_RCC_OscConfig+0x334>)
 80013de:	400a      	ands	r2, r1
 80013e0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d014      	beq.n	8001414 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ea:	f7ff fce7 	bl	8000dbc <HAL_GetTick>
 80013ee:	0003      	movs	r3, r0
 80013f0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013f2:	e008      	b.n	8001406 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013f4:	f7ff fce2 	bl	8000dbc <HAL_GetTick>
 80013f8:	0002      	movs	r2, r0
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b64      	cmp	r3, #100	@ 0x64
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e298      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001406:	4b93      	ldr	r3, [pc, #588]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	2380      	movs	r3, #128	@ 0x80
 800140c:	029b      	lsls	r3, r3, #10
 800140e:	4013      	ands	r3, r2
 8001410:	d0f0      	beq.n	80013f4 <HAL_RCC_OscConfig+0xcc>
 8001412:	e015      	b.n	8001440 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001414:	f7ff fcd2 	bl	8000dbc <HAL_GetTick>
 8001418:	0003      	movs	r3, r0
 800141a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800141c:	e008      	b.n	8001430 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800141e:	f7ff fccd 	bl	8000dbc <HAL_GetTick>
 8001422:	0002      	movs	r2, r0
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	2b64      	cmp	r3, #100	@ 0x64
 800142a:	d901      	bls.n	8001430 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800142c:	2303      	movs	r3, #3
 800142e:	e283      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001430:	4b88      	ldr	r3, [pc, #544]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	2380      	movs	r3, #128	@ 0x80
 8001436:	029b      	lsls	r3, r3, #10
 8001438:	4013      	ands	r3, r2
 800143a:	d1f0      	bne.n	800141e <HAL_RCC_OscConfig+0xf6>
 800143c:	e000      	b.n	8001440 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800143e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2202      	movs	r2, #2
 8001446:	4013      	ands	r3, r2
 8001448:	d100      	bne.n	800144c <HAL_RCC_OscConfig+0x124>
 800144a:	e099      	b.n	8001580 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800144c:	4b81      	ldr	r3, [pc, #516]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	2238      	movs	r2, #56	@ 0x38
 8001452:	4013      	ands	r3, r2
 8001454:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001456:	4b7f      	ldr	r3, [pc, #508]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001458:	68db      	ldr	r3, [r3, #12]
 800145a:	2203      	movs	r2, #3
 800145c:	4013      	ands	r3, r2
 800145e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	2b10      	cmp	r3, #16
 8001464:	d102      	bne.n	800146c <HAL_RCC_OscConfig+0x144>
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	2b02      	cmp	r3, #2
 800146a:	d002      	beq.n	8001472 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800146c:	69bb      	ldr	r3, [r7, #24]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d135      	bne.n	80014de <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001472:	4b78      	ldr	r3, [pc, #480]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	2380      	movs	r3, #128	@ 0x80
 8001478:	00db      	lsls	r3, r3, #3
 800147a:	4013      	ands	r3, r2
 800147c:	d005      	beq.n	800148a <HAL_RCC_OscConfig+0x162>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d101      	bne.n	800148a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e256      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800148a:	4b72      	ldr	r3, [pc, #456]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	4a74      	ldr	r2, [pc, #464]	@ (8001660 <HAL_RCC_OscConfig+0x338>)
 8001490:	4013      	ands	r3, r2
 8001492:	0019      	movs	r1, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	695b      	ldr	r3, [r3, #20]
 8001498:	021a      	lsls	r2, r3, #8
 800149a:	4b6e      	ldr	r3, [pc, #440]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 800149c:	430a      	orrs	r2, r1
 800149e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d112      	bne.n	80014cc <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80014a6:	4b6b      	ldr	r3, [pc, #428]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a6e      	ldr	r2, [pc, #440]	@ (8001664 <HAL_RCC_OscConfig+0x33c>)
 80014ac:	4013      	ands	r3, r2
 80014ae:	0019      	movs	r1, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	691a      	ldr	r2, [r3, #16]
 80014b4:	4b67      	ldr	r3, [pc, #412]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80014b6:	430a      	orrs	r2, r1
 80014b8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80014ba:	4b66      	ldr	r3, [pc, #408]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	0adb      	lsrs	r3, r3, #11
 80014c0:	2207      	movs	r2, #7
 80014c2:	4013      	ands	r3, r2
 80014c4:	4a68      	ldr	r2, [pc, #416]	@ (8001668 <HAL_RCC_OscConfig+0x340>)
 80014c6:	40da      	lsrs	r2, r3
 80014c8:	4b68      	ldr	r3, [pc, #416]	@ (800166c <HAL_RCC_OscConfig+0x344>)
 80014ca:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80014cc:	4b68      	ldr	r3, [pc, #416]	@ (8001670 <HAL_RCC_OscConfig+0x348>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	0018      	movs	r0, r3
 80014d2:	f7ff fc17 	bl	8000d04 <HAL_InitTick>
 80014d6:	1e03      	subs	r3, r0, #0
 80014d8:	d051      	beq.n	800157e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	e22c      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	68db      	ldr	r3, [r3, #12]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d030      	beq.n	8001548 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80014e6:	4b5b      	ldr	r3, [pc, #364]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a5e      	ldr	r2, [pc, #376]	@ (8001664 <HAL_RCC_OscConfig+0x33c>)
 80014ec:	4013      	ands	r3, r2
 80014ee:	0019      	movs	r1, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	691a      	ldr	r2, [r3, #16]
 80014f4:	4b57      	ldr	r3, [pc, #348]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80014f6:	430a      	orrs	r2, r1
 80014f8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80014fa:	4b56      	ldr	r3, [pc, #344]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	4b55      	ldr	r3, [pc, #340]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001500:	2180      	movs	r1, #128	@ 0x80
 8001502:	0049      	lsls	r1, r1, #1
 8001504:	430a      	orrs	r2, r1
 8001506:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001508:	f7ff fc58 	bl	8000dbc <HAL_GetTick>
 800150c:	0003      	movs	r3, r0
 800150e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001510:	e008      	b.n	8001524 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001512:	f7ff fc53 	bl	8000dbc <HAL_GetTick>
 8001516:	0002      	movs	r2, r0
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	2b02      	cmp	r3, #2
 800151e:	d901      	bls.n	8001524 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001520:	2303      	movs	r3, #3
 8001522:	e209      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001524:	4b4b      	ldr	r3, [pc, #300]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	2380      	movs	r3, #128	@ 0x80
 800152a:	00db      	lsls	r3, r3, #3
 800152c:	4013      	ands	r3, r2
 800152e:	d0f0      	beq.n	8001512 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001530:	4b48      	ldr	r3, [pc, #288]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	4a4a      	ldr	r2, [pc, #296]	@ (8001660 <HAL_RCC_OscConfig+0x338>)
 8001536:	4013      	ands	r3, r2
 8001538:	0019      	movs	r1, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	695b      	ldr	r3, [r3, #20]
 800153e:	021a      	lsls	r2, r3, #8
 8001540:	4b44      	ldr	r3, [pc, #272]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001542:	430a      	orrs	r2, r1
 8001544:	605a      	str	r2, [r3, #4]
 8001546:	e01b      	b.n	8001580 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001548:	4b42      	ldr	r3, [pc, #264]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	4b41      	ldr	r3, [pc, #260]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 800154e:	4949      	ldr	r1, [pc, #292]	@ (8001674 <HAL_RCC_OscConfig+0x34c>)
 8001550:	400a      	ands	r2, r1
 8001552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001554:	f7ff fc32 	bl	8000dbc <HAL_GetTick>
 8001558:	0003      	movs	r3, r0
 800155a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800155c:	e008      	b.n	8001570 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800155e:	f7ff fc2d 	bl	8000dbc <HAL_GetTick>
 8001562:	0002      	movs	r2, r0
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	2b02      	cmp	r3, #2
 800156a:	d901      	bls.n	8001570 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	e1e3      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001570:	4b38      	ldr	r3, [pc, #224]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	2380      	movs	r3, #128	@ 0x80
 8001576:	00db      	lsls	r3, r3, #3
 8001578:	4013      	ands	r3, r2
 800157a:	d1f0      	bne.n	800155e <HAL_RCC_OscConfig+0x236>
 800157c:	e000      	b.n	8001580 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800157e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2208      	movs	r2, #8
 8001586:	4013      	ands	r3, r2
 8001588:	d047      	beq.n	800161a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800158a:	4b32      	ldr	r3, [pc, #200]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	2238      	movs	r2, #56	@ 0x38
 8001590:	4013      	ands	r3, r2
 8001592:	2b18      	cmp	r3, #24
 8001594:	d10a      	bne.n	80015ac <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001596:	4b2f      	ldr	r3, [pc, #188]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800159a:	2202      	movs	r2, #2
 800159c:	4013      	ands	r3, r2
 800159e:	d03c      	beq.n	800161a <HAL_RCC_OscConfig+0x2f2>
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d138      	bne.n	800161a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	e1c5      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d019      	beq.n	80015e8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80015b4:	4b27      	ldr	r3, [pc, #156]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80015b6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80015b8:	4b26      	ldr	r3, [pc, #152]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80015ba:	2101      	movs	r1, #1
 80015bc:	430a      	orrs	r2, r1
 80015be:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c0:	f7ff fbfc 	bl	8000dbc <HAL_GetTick>
 80015c4:	0003      	movs	r3, r0
 80015c6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015c8:	e008      	b.n	80015dc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015ca:	f7ff fbf7 	bl	8000dbc <HAL_GetTick>
 80015ce:	0002      	movs	r2, r0
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d901      	bls.n	80015dc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80015d8:	2303      	movs	r3, #3
 80015da:	e1ad      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80015de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015e0:	2202      	movs	r2, #2
 80015e2:	4013      	ands	r3, r2
 80015e4:	d0f1      	beq.n	80015ca <HAL_RCC_OscConfig+0x2a2>
 80015e6:	e018      	b.n	800161a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80015e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80015ea:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80015ec:	4b19      	ldr	r3, [pc, #100]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 80015ee:	2101      	movs	r1, #1
 80015f0:	438a      	bics	r2, r1
 80015f2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015f4:	f7ff fbe2 	bl	8000dbc <HAL_GetTick>
 80015f8:	0003      	movs	r3, r0
 80015fa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80015fc:	e008      	b.n	8001610 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015fe:	f7ff fbdd 	bl	8000dbc <HAL_GetTick>
 8001602:	0002      	movs	r2, r0
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e193      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001610:	4b10      	ldr	r3, [pc, #64]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001612:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001614:	2202      	movs	r2, #2
 8001616:	4013      	ands	r3, r2
 8001618:	d1f1      	bne.n	80015fe <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2204      	movs	r2, #4
 8001620:	4013      	ands	r3, r2
 8001622:	d100      	bne.n	8001626 <HAL_RCC_OscConfig+0x2fe>
 8001624:	e0c6      	b.n	80017b4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001626:	231f      	movs	r3, #31
 8001628:	18fb      	adds	r3, r7, r3
 800162a:	2200      	movs	r2, #0
 800162c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800162e:	4b09      	ldr	r3, [pc, #36]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	2238      	movs	r2, #56	@ 0x38
 8001634:	4013      	ands	r3, r2
 8001636:	2b20      	cmp	r3, #32
 8001638:	d11e      	bne.n	8001678 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800163a:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <HAL_RCC_OscConfig+0x32c>)
 800163c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800163e:	2202      	movs	r2, #2
 8001640:	4013      	ands	r3, r2
 8001642:	d100      	bne.n	8001646 <HAL_RCC_OscConfig+0x31e>
 8001644:	e0b6      	b.n	80017b4 <HAL_RCC_OscConfig+0x48c>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d000      	beq.n	8001650 <HAL_RCC_OscConfig+0x328>
 800164e:	e0b1      	b.n	80017b4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	e171      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
 8001654:	40021000 	.word	0x40021000
 8001658:	fffeffff 	.word	0xfffeffff
 800165c:	fffbffff 	.word	0xfffbffff
 8001660:	ffff80ff 	.word	0xffff80ff
 8001664:	ffffc7ff 	.word	0xffffc7ff
 8001668:	00f42400 	.word	0x00f42400
 800166c:	20000004 	.word	0x20000004
 8001670:	20000008 	.word	0x20000008
 8001674:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001678:	4bb1      	ldr	r3, [pc, #708]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 800167a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800167c:	2380      	movs	r3, #128	@ 0x80
 800167e:	055b      	lsls	r3, r3, #21
 8001680:	4013      	ands	r3, r2
 8001682:	d101      	bne.n	8001688 <HAL_RCC_OscConfig+0x360>
 8001684:	2301      	movs	r3, #1
 8001686:	e000      	b.n	800168a <HAL_RCC_OscConfig+0x362>
 8001688:	2300      	movs	r3, #0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d011      	beq.n	80016b2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800168e:	4bac      	ldr	r3, [pc, #688]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 8001690:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001692:	4bab      	ldr	r3, [pc, #684]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 8001694:	2180      	movs	r1, #128	@ 0x80
 8001696:	0549      	lsls	r1, r1, #21
 8001698:	430a      	orrs	r2, r1
 800169a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800169c:	4ba8      	ldr	r3, [pc, #672]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 800169e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016a0:	2380      	movs	r3, #128	@ 0x80
 80016a2:	055b      	lsls	r3, r3, #21
 80016a4:	4013      	ands	r3, r2
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80016aa:	231f      	movs	r3, #31
 80016ac:	18fb      	adds	r3, r7, r3
 80016ae:	2201      	movs	r2, #1
 80016b0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016b2:	4ba4      	ldr	r3, [pc, #656]	@ (8001944 <HAL_RCC_OscConfig+0x61c>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	2380      	movs	r3, #128	@ 0x80
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	4013      	ands	r3, r2
 80016bc:	d11a      	bne.n	80016f4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016be:	4ba1      	ldr	r3, [pc, #644]	@ (8001944 <HAL_RCC_OscConfig+0x61c>)
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	4ba0      	ldr	r3, [pc, #640]	@ (8001944 <HAL_RCC_OscConfig+0x61c>)
 80016c4:	2180      	movs	r1, #128	@ 0x80
 80016c6:	0049      	lsls	r1, r1, #1
 80016c8:	430a      	orrs	r2, r1
 80016ca:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80016cc:	f7ff fb76 	bl	8000dbc <HAL_GetTick>
 80016d0:	0003      	movs	r3, r0
 80016d2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016d4:	e008      	b.n	80016e8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016d6:	f7ff fb71 	bl	8000dbc <HAL_GetTick>
 80016da:	0002      	movs	r2, r0
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d901      	bls.n	80016e8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e127      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016e8:	4b96      	ldr	r3, [pc, #600]	@ (8001944 <HAL_RCC_OscConfig+0x61c>)
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	2380      	movs	r3, #128	@ 0x80
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	4013      	ands	r3, r2
 80016f2:	d0f0      	beq.n	80016d6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d106      	bne.n	800170a <HAL_RCC_OscConfig+0x3e2>
 80016fc:	4b90      	ldr	r3, [pc, #576]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 80016fe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001700:	4b8f      	ldr	r3, [pc, #572]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 8001702:	2101      	movs	r1, #1
 8001704:	430a      	orrs	r2, r1
 8001706:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001708:	e01c      	b.n	8001744 <HAL_RCC_OscConfig+0x41c>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	2b05      	cmp	r3, #5
 8001710:	d10c      	bne.n	800172c <HAL_RCC_OscConfig+0x404>
 8001712:	4b8b      	ldr	r3, [pc, #556]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 8001714:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001716:	4b8a      	ldr	r3, [pc, #552]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 8001718:	2104      	movs	r1, #4
 800171a:	430a      	orrs	r2, r1
 800171c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800171e:	4b88      	ldr	r3, [pc, #544]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 8001720:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001722:	4b87      	ldr	r3, [pc, #540]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 8001724:	2101      	movs	r1, #1
 8001726:	430a      	orrs	r2, r1
 8001728:	65da      	str	r2, [r3, #92]	@ 0x5c
 800172a:	e00b      	b.n	8001744 <HAL_RCC_OscConfig+0x41c>
 800172c:	4b84      	ldr	r3, [pc, #528]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 800172e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001730:	4b83      	ldr	r3, [pc, #524]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 8001732:	2101      	movs	r1, #1
 8001734:	438a      	bics	r2, r1
 8001736:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001738:	4b81      	ldr	r3, [pc, #516]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 800173a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800173c:	4b80      	ldr	r3, [pc, #512]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 800173e:	2104      	movs	r1, #4
 8001740:	438a      	bics	r2, r1
 8001742:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d014      	beq.n	8001776 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800174c:	f7ff fb36 	bl	8000dbc <HAL_GetTick>
 8001750:	0003      	movs	r3, r0
 8001752:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001754:	e009      	b.n	800176a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001756:	f7ff fb31 	bl	8000dbc <HAL_GetTick>
 800175a:	0002      	movs	r2, r0
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	4a79      	ldr	r2, [pc, #484]	@ (8001948 <HAL_RCC_OscConfig+0x620>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d901      	bls.n	800176a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e0e6      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800176a:	4b75      	ldr	r3, [pc, #468]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 800176c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800176e:	2202      	movs	r2, #2
 8001770:	4013      	ands	r3, r2
 8001772:	d0f0      	beq.n	8001756 <HAL_RCC_OscConfig+0x42e>
 8001774:	e013      	b.n	800179e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001776:	f7ff fb21 	bl	8000dbc <HAL_GetTick>
 800177a:	0003      	movs	r3, r0
 800177c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800177e:	e009      	b.n	8001794 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001780:	f7ff fb1c 	bl	8000dbc <HAL_GetTick>
 8001784:	0002      	movs	r2, r0
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	4a6f      	ldr	r2, [pc, #444]	@ (8001948 <HAL_RCC_OscConfig+0x620>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d901      	bls.n	8001794 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001790:	2303      	movs	r3, #3
 8001792:	e0d1      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001794:	4b6a      	ldr	r3, [pc, #424]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 8001796:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001798:	2202      	movs	r2, #2
 800179a:	4013      	ands	r3, r2
 800179c:	d1f0      	bne.n	8001780 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800179e:	231f      	movs	r3, #31
 80017a0:	18fb      	adds	r3, r7, r3
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d105      	bne.n	80017b4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80017a8:	4b65      	ldr	r3, [pc, #404]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 80017aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017ac:	4b64      	ldr	r3, [pc, #400]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 80017ae:	4967      	ldr	r1, [pc, #412]	@ (800194c <HAL_RCC_OscConfig+0x624>)
 80017b0:	400a      	ands	r2, r1
 80017b2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	69db      	ldr	r3, [r3, #28]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d100      	bne.n	80017be <HAL_RCC_OscConfig+0x496>
 80017bc:	e0bb      	b.n	8001936 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017be:	4b60      	ldr	r3, [pc, #384]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	2238      	movs	r2, #56	@ 0x38
 80017c4:	4013      	ands	r3, r2
 80017c6:	2b10      	cmp	r3, #16
 80017c8:	d100      	bne.n	80017cc <HAL_RCC_OscConfig+0x4a4>
 80017ca:	e07b      	b.n	80018c4 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	69db      	ldr	r3, [r3, #28]
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d156      	bne.n	8001882 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017d4:	4b5a      	ldr	r3, [pc, #360]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	4b59      	ldr	r3, [pc, #356]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 80017da:	495d      	ldr	r1, [pc, #372]	@ (8001950 <HAL_RCC_OscConfig+0x628>)
 80017dc:	400a      	ands	r2, r1
 80017de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017e0:	f7ff faec 	bl	8000dbc <HAL_GetTick>
 80017e4:	0003      	movs	r3, r0
 80017e6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017e8:	e008      	b.n	80017fc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017ea:	f7ff fae7 	bl	8000dbc <HAL_GetTick>
 80017ee:	0002      	movs	r2, r0
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d901      	bls.n	80017fc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80017f8:	2303      	movs	r3, #3
 80017fa:	e09d      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017fc:	4b50      	ldr	r3, [pc, #320]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	2380      	movs	r3, #128	@ 0x80
 8001802:	049b      	lsls	r3, r3, #18
 8001804:	4013      	ands	r3, r2
 8001806:	d1f0      	bne.n	80017ea <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001808:	4b4d      	ldr	r3, [pc, #308]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	4a51      	ldr	r2, [pc, #324]	@ (8001954 <HAL_RCC_OscConfig+0x62c>)
 800180e:	4013      	ands	r3, r2
 8001810:	0019      	movs	r1, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a1a      	ldr	r2, [r3, #32]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800181a:	431a      	orrs	r2, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001820:	021b      	lsls	r3, r3, #8
 8001822:	431a      	orrs	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001828:	431a      	orrs	r2, r3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182e:	431a      	orrs	r2, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001834:	431a      	orrs	r2, r3
 8001836:	4b42      	ldr	r3, [pc, #264]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 8001838:	430a      	orrs	r2, r1
 800183a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800183c:	4b40      	ldr	r3, [pc, #256]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	4b3f      	ldr	r3, [pc, #252]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 8001842:	2180      	movs	r1, #128	@ 0x80
 8001844:	0449      	lsls	r1, r1, #17
 8001846:	430a      	orrs	r2, r1
 8001848:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800184a:	4b3d      	ldr	r3, [pc, #244]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 800184c:	68da      	ldr	r2, [r3, #12]
 800184e:	4b3c      	ldr	r3, [pc, #240]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 8001850:	2180      	movs	r1, #128	@ 0x80
 8001852:	0549      	lsls	r1, r1, #21
 8001854:	430a      	orrs	r2, r1
 8001856:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001858:	f7ff fab0 	bl	8000dbc <HAL_GetTick>
 800185c:	0003      	movs	r3, r0
 800185e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001860:	e008      	b.n	8001874 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001862:	f7ff faab 	bl	8000dbc <HAL_GetTick>
 8001866:	0002      	movs	r2, r0
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	2b02      	cmp	r3, #2
 800186e:	d901      	bls.n	8001874 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001870:	2303      	movs	r3, #3
 8001872:	e061      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001874:	4b32      	ldr	r3, [pc, #200]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	2380      	movs	r3, #128	@ 0x80
 800187a:	049b      	lsls	r3, r3, #18
 800187c:	4013      	ands	r3, r2
 800187e:	d0f0      	beq.n	8001862 <HAL_RCC_OscConfig+0x53a>
 8001880:	e059      	b.n	8001936 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001882:	4b2f      	ldr	r3, [pc, #188]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	4b2e      	ldr	r3, [pc, #184]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 8001888:	4931      	ldr	r1, [pc, #196]	@ (8001950 <HAL_RCC_OscConfig+0x628>)
 800188a:	400a      	ands	r2, r1
 800188c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800188e:	f7ff fa95 	bl	8000dbc <HAL_GetTick>
 8001892:	0003      	movs	r3, r0
 8001894:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001896:	e008      	b.n	80018aa <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001898:	f7ff fa90 	bl	8000dbc <HAL_GetTick>
 800189c:	0002      	movs	r2, r0
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e046      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018aa:	4b25      	ldr	r3, [pc, #148]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	2380      	movs	r3, #128	@ 0x80
 80018b0:	049b      	lsls	r3, r3, #18
 80018b2:	4013      	ands	r3, r2
 80018b4:	d1f0      	bne.n	8001898 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80018b6:	4b22      	ldr	r3, [pc, #136]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 80018b8:	68da      	ldr	r2, [r3, #12]
 80018ba:	4b21      	ldr	r3, [pc, #132]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 80018bc:	4926      	ldr	r1, [pc, #152]	@ (8001958 <HAL_RCC_OscConfig+0x630>)
 80018be:	400a      	ands	r2, r1
 80018c0:	60da      	str	r2, [r3, #12]
 80018c2:	e038      	b.n	8001936 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	69db      	ldr	r3, [r3, #28]
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d101      	bne.n	80018d0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	e033      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80018d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001940 <HAL_RCC_OscConfig+0x618>)
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	2203      	movs	r2, #3
 80018da:	401a      	ands	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6a1b      	ldr	r3, [r3, #32]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d126      	bne.n	8001932 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	2270      	movs	r2, #112	@ 0x70
 80018e8:	401a      	ands	r2, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d11f      	bne.n	8001932 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018f2:	697a      	ldr	r2, [r7, #20]
 80018f4:	23fe      	movs	r3, #254	@ 0xfe
 80018f6:	01db      	lsls	r3, r3, #7
 80018f8:	401a      	ands	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018fe:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001900:	429a      	cmp	r2, r3
 8001902:	d116      	bne.n	8001932 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001904:	697a      	ldr	r2, [r7, #20]
 8001906:	23f8      	movs	r3, #248	@ 0xf8
 8001908:	039b      	lsls	r3, r3, #14
 800190a:	401a      	ands	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001910:	429a      	cmp	r2, r3
 8001912:	d10e      	bne.n	8001932 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001914:	697a      	ldr	r2, [r7, #20]
 8001916:	23e0      	movs	r3, #224	@ 0xe0
 8001918:	051b      	lsls	r3, r3, #20
 800191a:	401a      	ands	r2, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001920:	429a      	cmp	r2, r3
 8001922:	d106      	bne.n	8001932 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	0f5b      	lsrs	r3, r3, #29
 8001928:	075a      	lsls	r2, r3, #29
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800192e:	429a      	cmp	r2, r3
 8001930:	d001      	beq.n	8001936 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e000      	b.n	8001938 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001936:	2300      	movs	r3, #0
}
 8001938:	0018      	movs	r0, r3
 800193a:	46bd      	mov	sp, r7
 800193c:	b008      	add	sp, #32
 800193e:	bd80      	pop	{r7, pc}
 8001940:	40021000 	.word	0x40021000
 8001944:	40007000 	.word	0x40007000
 8001948:	00001388 	.word	0x00001388
 800194c:	efffffff 	.word	0xefffffff
 8001950:	feffffff 	.word	0xfeffffff
 8001954:	11c1808c 	.word	0x11c1808c
 8001958:	eefefffc 	.word	0xeefefffc

0800195c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d101      	bne.n	8001970 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e0e9      	b.n	8001b44 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001970:	4b76      	ldr	r3, [pc, #472]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2207      	movs	r2, #7
 8001976:	4013      	ands	r3, r2
 8001978:	683a      	ldr	r2, [r7, #0]
 800197a:	429a      	cmp	r2, r3
 800197c:	d91e      	bls.n	80019bc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800197e:	4b73      	ldr	r3, [pc, #460]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2207      	movs	r2, #7
 8001984:	4393      	bics	r3, r2
 8001986:	0019      	movs	r1, r3
 8001988:	4b70      	ldr	r3, [pc, #448]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 800198a:	683a      	ldr	r2, [r7, #0]
 800198c:	430a      	orrs	r2, r1
 800198e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001990:	f7ff fa14 	bl	8000dbc <HAL_GetTick>
 8001994:	0003      	movs	r3, r0
 8001996:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001998:	e009      	b.n	80019ae <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800199a:	f7ff fa0f 	bl	8000dbc <HAL_GetTick>
 800199e:	0002      	movs	r2, r0
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	4a6a      	ldr	r2, [pc, #424]	@ (8001b50 <HAL_RCC_ClockConfig+0x1f4>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e0ca      	b.n	8001b44 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019ae:	4b67      	ldr	r3, [pc, #412]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2207      	movs	r2, #7
 80019b4:	4013      	ands	r3, r2
 80019b6:	683a      	ldr	r2, [r7, #0]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d1ee      	bne.n	800199a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2202      	movs	r2, #2
 80019c2:	4013      	ands	r3, r2
 80019c4:	d015      	beq.n	80019f2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2204      	movs	r2, #4
 80019cc:	4013      	ands	r3, r2
 80019ce:	d006      	beq.n	80019de <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80019d0:	4b60      	ldr	r3, [pc, #384]	@ (8001b54 <HAL_RCC_ClockConfig+0x1f8>)
 80019d2:	689a      	ldr	r2, [r3, #8]
 80019d4:	4b5f      	ldr	r3, [pc, #380]	@ (8001b54 <HAL_RCC_ClockConfig+0x1f8>)
 80019d6:	21e0      	movs	r1, #224	@ 0xe0
 80019d8:	01c9      	lsls	r1, r1, #7
 80019da:	430a      	orrs	r2, r1
 80019dc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019de:	4b5d      	ldr	r3, [pc, #372]	@ (8001b54 <HAL_RCC_ClockConfig+0x1f8>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	4a5d      	ldr	r2, [pc, #372]	@ (8001b58 <HAL_RCC_ClockConfig+0x1fc>)
 80019e4:	4013      	ands	r3, r2
 80019e6:	0019      	movs	r1, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	689a      	ldr	r2, [r3, #8]
 80019ec:	4b59      	ldr	r3, [pc, #356]	@ (8001b54 <HAL_RCC_ClockConfig+0x1f8>)
 80019ee:	430a      	orrs	r2, r1
 80019f0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2201      	movs	r2, #1
 80019f8:	4013      	ands	r3, r2
 80019fa:	d057      	beq.n	8001aac <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d107      	bne.n	8001a14 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a04:	4b53      	ldr	r3, [pc, #332]	@ (8001b54 <HAL_RCC_ClockConfig+0x1f8>)
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	2380      	movs	r3, #128	@ 0x80
 8001a0a:	029b      	lsls	r3, r3, #10
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	d12b      	bne.n	8001a68 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e097      	b.n	8001b44 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d107      	bne.n	8001a2c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a1c:	4b4d      	ldr	r3, [pc, #308]	@ (8001b54 <HAL_RCC_ClockConfig+0x1f8>)
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	2380      	movs	r3, #128	@ 0x80
 8001a22:	049b      	lsls	r3, r3, #18
 8001a24:	4013      	ands	r3, r2
 8001a26:	d11f      	bne.n	8001a68 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e08b      	b.n	8001b44 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d107      	bne.n	8001a44 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a34:	4b47      	ldr	r3, [pc, #284]	@ (8001b54 <HAL_RCC_ClockConfig+0x1f8>)
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	2380      	movs	r3, #128	@ 0x80
 8001a3a:	00db      	lsls	r3, r3, #3
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	d113      	bne.n	8001a68 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e07f      	b.n	8001b44 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	2b03      	cmp	r3, #3
 8001a4a:	d106      	bne.n	8001a5a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a4c:	4b41      	ldr	r3, [pc, #260]	@ (8001b54 <HAL_RCC_ClockConfig+0x1f8>)
 8001a4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a50:	2202      	movs	r2, #2
 8001a52:	4013      	ands	r3, r2
 8001a54:	d108      	bne.n	8001a68 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e074      	b.n	8001b44 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a5a:	4b3e      	ldr	r3, [pc, #248]	@ (8001b54 <HAL_RCC_ClockConfig+0x1f8>)
 8001a5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a5e:	2202      	movs	r2, #2
 8001a60:	4013      	ands	r3, r2
 8001a62:	d101      	bne.n	8001a68 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e06d      	b.n	8001b44 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a68:	4b3a      	ldr	r3, [pc, #232]	@ (8001b54 <HAL_RCC_ClockConfig+0x1f8>)
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	2207      	movs	r2, #7
 8001a6e:	4393      	bics	r3, r2
 8001a70:	0019      	movs	r1, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685a      	ldr	r2, [r3, #4]
 8001a76:	4b37      	ldr	r3, [pc, #220]	@ (8001b54 <HAL_RCC_ClockConfig+0x1f8>)
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a7c:	f7ff f99e 	bl	8000dbc <HAL_GetTick>
 8001a80:	0003      	movs	r3, r0
 8001a82:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a84:	e009      	b.n	8001a9a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a86:	f7ff f999 	bl	8000dbc <HAL_GetTick>
 8001a8a:	0002      	movs	r2, r0
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	4a2f      	ldr	r2, [pc, #188]	@ (8001b50 <HAL_RCC_ClockConfig+0x1f4>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d901      	bls.n	8001a9a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e054      	b.n	8001b44 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a9a:	4b2e      	ldr	r3, [pc, #184]	@ (8001b54 <HAL_RCC_ClockConfig+0x1f8>)
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	2238      	movs	r2, #56	@ 0x38
 8001aa0:	401a      	ands	r2, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d1ec      	bne.n	8001a86 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001aac:	4b27      	ldr	r3, [pc, #156]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2207      	movs	r2, #7
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	683a      	ldr	r2, [r7, #0]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d21e      	bcs.n	8001af8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aba:	4b24      	ldr	r3, [pc, #144]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	2207      	movs	r2, #7
 8001ac0:	4393      	bics	r3, r2
 8001ac2:	0019      	movs	r1, r3
 8001ac4:	4b21      	ldr	r3, [pc, #132]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001ac6:	683a      	ldr	r2, [r7, #0]
 8001ac8:	430a      	orrs	r2, r1
 8001aca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001acc:	f7ff f976 	bl	8000dbc <HAL_GetTick>
 8001ad0:	0003      	movs	r3, r0
 8001ad2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ad4:	e009      	b.n	8001aea <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ad6:	f7ff f971 	bl	8000dbc <HAL_GetTick>
 8001ada:	0002      	movs	r2, r0
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	4a1b      	ldr	r2, [pc, #108]	@ (8001b50 <HAL_RCC_ClockConfig+0x1f4>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e02c      	b.n	8001b44 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001aea:	4b18      	ldr	r3, [pc, #96]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2207      	movs	r2, #7
 8001af0:	4013      	ands	r3, r2
 8001af2:	683a      	ldr	r2, [r7, #0]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d1ee      	bne.n	8001ad6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	2204      	movs	r2, #4
 8001afe:	4013      	ands	r3, r2
 8001b00:	d009      	beq.n	8001b16 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001b02:	4b14      	ldr	r3, [pc, #80]	@ (8001b54 <HAL_RCC_ClockConfig+0x1f8>)
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	4a15      	ldr	r2, [pc, #84]	@ (8001b5c <HAL_RCC_ClockConfig+0x200>)
 8001b08:	4013      	ands	r3, r2
 8001b0a:	0019      	movs	r1, r3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	68da      	ldr	r2, [r3, #12]
 8001b10:	4b10      	ldr	r3, [pc, #64]	@ (8001b54 <HAL_RCC_ClockConfig+0x1f8>)
 8001b12:	430a      	orrs	r2, r1
 8001b14:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001b16:	f000 f829 	bl	8001b6c <HAL_RCC_GetSysClockFreq>
 8001b1a:	0001      	movs	r1, r0
 8001b1c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b54 <HAL_RCC_ClockConfig+0x1f8>)
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	0a1b      	lsrs	r3, r3, #8
 8001b22:	220f      	movs	r2, #15
 8001b24:	401a      	ands	r2, r3
 8001b26:	4b0e      	ldr	r3, [pc, #56]	@ (8001b60 <HAL_RCC_ClockConfig+0x204>)
 8001b28:	0092      	lsls	r2, r2, #2
 8001b2a:	58d3      	ldr	r3, [r2, r3]
 8001b2c:	221f      	movs	r2, #31
 8001b2e:	4013      	ands	r3, r2
 8001b30:	000a      	movs	r2, r1
 8001b32:	40da      	lsrs	r2, r3
 8001b34:	4b0b      	ldr	r3, [pc, #44]	@ (8001b64 <HAL_RCC_ClockConfig+0x208>)
 8001b36:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001b38:	4b0b      	ldr	r3, [pc, #44]	@ (8001b68 <HAL_RCC_ClockConfig+0x20c>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	0018      	movs	r0, r3
 8001b3e:	f7ff f8e1 	bl	8000d04 <HAL_InitTick>
 8001b42:	0003      	movs	r3, r0
}
 8001b44:	0018      	movs	r0, r3
 8001b46:	46bd      	mov	sp, r7
 8001b48:	b004      	add	sp, #16
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40022000 	.word	0x40022000
 8001b50:	00001388 	.word	0x00001388
 8001b54:	40021000 	.word	0x40021000
 8001b58:	fffff0ff 	.word	0xfffff0ff
 8001b5c:	ffff8fff 	.word	0xffff8fff
 8001b60:	08003618 	.word	0x08003618
 8001b64:	20000004 	.word	0x20000004
 8001b68:	20000008 	.word	0x20000008

08001b6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b086      	sub	sp, #24
 8001b70:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b72:	4b3c      	ldr	r3, [pc, #240]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	2238      	movs	r2, #56	@ 0x38
 8001b78:	4013      	ands	r3, r2
 8001b7a:	d10f      	bne.n	8001b9c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001b7c:	4b39      	ldr	r3, [pc, #228]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	0adb      	lsrs	r3, r3, #11
 8001b82:	2207      	movs	r2, #7
 8001b84:	4013      	ands	r3, r2
 8001b86:	2201      	movs	r2, #1
 8001b88:	409a      	lsls	r2, r3
 8001b8a:	0013      	movs	r3, r2
 8001b8c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001b8e:	6839      	ldr	r1, [r7, #0]
 8001b90:	4835      	ldr	r0, [pc, #212]	@ (8001c68 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001b92:	f7fe fab7 	bl	8000104 <__udivsi3>
 8001b96:	0003      	movs	r3, r0
 8001b98:	613b      	str	r3, [r7, #16]
 8001b9a:	e05d      	b.n	8001c58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b9c:	4b31      	ldr	r3, [pc, #196]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	2238      	movs	r2, #56	@ 0x38
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	2b08      	cmp	r3, #8
 8001ba6:	d102      	bne.n	8001bae <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ba8:	4b30      	ldr	r3, [pc, #192]	@ (8001c6c <HAL_RCC_GetSysClockFreq+0x100>)
 8001baa:	613b      	str	r3, [r7, #16]
 8001bac:	e054      	b.n	8001c58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bae:	4b2d      	ldr	r3, [pc, #180]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	2238      	movs	r2, #56	@ 0x38
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	2b10      	cmp	r3, #16
 8001bb8:	d138      	bne.n	8001c2c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001bba:	4b2a      	ldr	r3, [pc, #168]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bbc:	68db      	ldr	r3, [r3, #12]
 8001bbe:	2203      	movs	r2, #3
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001bc4:	4b27      	ldr	r3, [pc, #156]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	091b      	lsrs	r3, r3, #4
 8001bca:	2207      	movs	r2, #7
 8001bcc:	4013      	ands	r3, r2
 8001bce:	3301      	adds	r3, #1
 8001bd0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	2b03      	cmp	r3, #3
 8001bd6:	d10d      	bne.n	8001bf4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001bd8:	68b9      	ldr	r1, [r7, #8]
 8001bda:	4824      	ldr	r0, [pc, #144]	@ (8001c6c <HAL_RCC_GetSysClockFreq+0x100>)
 8001bdc:	f7fe fa92 	bl	8000104 <__udivsi3>
 8001be0:	0003      	movs	r3, r0
 8001be2:	0019      	movs	r1, r3
 8001be4:	4b1f      	ldr	r3, [pc, #124]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	0a1b      	lsrs	r3, r3, #8
 8001bea:	227f      	movs	r2, #127	@ 0x7f
 8001bec:	4013      	ands	r3, r2
 8001bee:	434b      	muls	r3, r1
 8001bf0:	617b      	str	r3, [r7, #20]
        break;
 8001bf2:	e00d      	b.n	8001c10 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001bf4:	68b9      	ldr	r1, [r7, #8]
 8001bf6:	481c      	ldr	r0, [pc, #112]	@ (8001c68 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001bf8:	f7fe fa84 	bl	8000104 <__udivsi3>
 8001bfc:	0003      	movs	r3, r0
 8001bfe:	0019      	movs	r1, r3
 8001c00:	4b18      	ldr	r3, [pc, #96]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	0a1b      	lsrs	r3, r3, #8
 8001c06:	227f      	movs	r2, #127	@ 0x7f
 8001c08:	4013      	ands	r3, r2
 8001c0a:	434b      	muls	r3, r1
 8001c0c:	617b      	str	r3, [r7, #20]
        break;
 8001c0e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001c10:	4b14      	ldr	r3, [pc, #80]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	0f5b      	lsrs	r3, r3, #29
 8001c16:	2207      	movs	r2, #7
 8001c18:	4013      	ands	r3, r2
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001c1e:	6879      	ldr	r1, [r7, #4]
 8001c20:	6978      	ldr	r0, [r7, #20]
 8001c22:	f7fe fa6f 	bl	8000104 <__udivsi3>
 8001c26:	0003      	movs	r3, r0
 8001c28:	613b      	str	r3, [r7, #16]
 8001c2a:	e015      	b.n	8001c58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001c2c:	4b0d      	ldr	r3, [pc, #52]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	2238      	movs	r2, #56	@ 0x38
 8001c32:	4013      	ands	r3, r2
 8001c34:	2b20      	cmp	r3, #32
 8001c36:	d103      	bne.n	8001c40 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001c38:	2380      	movs	r3, #128	@ 0x80
 8001c3a:	021b      	lsls	r3, r3, #8
 8001c3c:	613b      	str	r3, [r7, #16]
 8001c3e:	e00b      	b.n	8001c58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001c40:	4b08      	ldr	r3, [pc, #32]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	2238      	movs	r2, #56	@ 0x38
 8001c46:	4013      	ands	r3, r2
 8001c48:	2b18      	cmp	r3, #24
 8001c4a:	d103      	bne.n	8001c54 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001c4c:	23fa      	movs	r3, #250	@ 0xfa
 8001c4e:	01db      	lsls	r3, r3, #7
 8001c50:	613b      	str	r3, [r7, #16]
 8001c52:	e001      	b.n	8001c58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001c54:	2300      	movs	r3, #0
 8001c56:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001c58:	693b      	ldr	r3, [r7, #16]
}
 8001c5a:	0018      	movs	r0, r3
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	b006      	add	sp, #24
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	46c0      	nop			@ (mov r8, r8)
 8001c64:	40021000 	.word	0x40021000
 8001c68:	00f42400 	.word	0x00f42400
 8001c6c:	007a1200 	.word	0x007a1200

08001c70 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c74:	4b02      	ldr	r3, [pc, #8]	@ (8001c80 <HAL_RCC_GetHCLKFreq+0x10>)
 8001c76:	681b      	ldr	r3, [r3, #0]
}
 8001c78:	0018      	movs	r0, r3
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	46c0      	nop			@ (mov r8, r8)
 8001c80:	20000004 	.word	0x20000004

08001c84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c84:	b5b0      	push	{r4, r5, r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001c88:	f7ff fff2 	bl	8001c70 <HAL_RCC_GetHCLKFreq>
 8001c8c:	0004      	movs	r4, r0
 8001c8e:	f7ff fb3f 	bl	8001310 <LL_RCC_GetAPB1Prescaler>
 8001c92:	0003      	movs	r3, r0
 8001c94:	0b1a      	lsrs	r2, r3, #12
 8001c96:	4b05      	ldr	r3, [pc, #20]	@ (8001cac <HAL_RCC_GetPCLK1Freq+0x28>)
 8001c98:	0092      	lsls	r2, r2, #2
 8001c9a:	58d3      	ldr	r3, [r2, r3]
 8001c9c:	221f      	movs	r2, #31
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	40dc      	lsrs	r4, r3
 8001ca2:	0023      	movs	r3, r4
}
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bdb0      	pop	{r4, r5, r7, pc}
 8001caa:	46c0      	nop			@ (mov r8, r8)
 8001cac:	08003658 	.word	0x08003658

08001cb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001cb8:	2313      	movs	r3, #19
 8001cba:	18fb      	adds	r3, r7, r3
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001cc0:	2312      	movs	r3, #18
 8001cc2:	18fb      	adds	r3, r7, r3
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	2380      	movs	r3, #128	@ 0x80
 8001cce:	029b      	lsls	r3, r3, #10
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	d100      	bne.n	8001cd6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001cd4:	e0a3      	b.n	8001e1e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cd6:	2011      	movs	r0, #17
 8001cd8:	183b      	adds	r3, r7, r0
 8001cda:	2200      	movs	r2, #0
 8001cdc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cde:	4bc3      	ldr	r3, [pc, #780]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ce0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ce2:	2380      	movs	r3, #128	@ 0x80
 8001ce4:	055b      	lsls	r3, r3, #21
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	d110      	bne.n	8001d0c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cea:	4bc0      	ldr	r3, [pc, #768]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001cee:	4bbf      	ldr	r3, [pc, #764]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cf0:	2180      	movs	r1, #128	@ 0x80
 8001cf2:	0549      	lsls	r1, r1, #21
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001cf8:	4bbc      	ldr	r3, [pc, #752]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cfa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001cfc:	2380      	movs	r3, #128	@ 0x80
 8001cfe:	055b      	lsls	r3, r3, #21
 8001d00:	4013      	ands	r3, r2
 8001d02:	60bb      	str	r3, [r7, #8]
 8001d04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d06:	183b      	adds	r3, r7, r0
 8001d08:	2201      	movs	r2, #1
 8001d0a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d0c:	4bb8      	ldr	r3, [pc, #736]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	4bb7      	ldr	r3, [pc, #732]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001d12:	2180      	movs	r1, #128	@ 0x80
 8001d14:	0049      	lsls	r1, r1, #1
 8001d16:	430a      	orrs	r2, r1
 8001d18:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001d1a:	f7ff f84f 	bl	8000dbc <HAL_GetTick>
 8001d1e:	0003      	movs	r3, r0
 8001d20:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d22:	e00b      	b.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d24:	f7ff f84a 	bl	8000dbc <HAL_GetTick>
 8001d28:	0002      	movs	r2, r0
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d904      	bls.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001d32:	2313      	movs	r3, #19
 8001d34:	18fb      	adds	r3, r7, r3
 8001d36:	2203      	movs	r2, #3
 8001d38:	701a      	strb	r2, [r3, #0]
        break;
 8001d3a:	e005      	b.n	8001d48 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d3c:	4bac      	ldr	r3, [pc, #688]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	2380      	movs	r3, #128	@ 0x80
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	4013      	ands	r3, r2
 8001d46:	d0ed      	beq.n	8001d24 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001d48:	2313      	movs	r3, #19
 8001d4a:	18fb      	adds	r3, r7, r3
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d154      	bne.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001d52:	4ba6      	ldr	r3, [pc, #664]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d54:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d56:	23c0      	movs	r3, #192	@ 0xc0
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d019      	beq.n	8001d98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d68:	697a      	ldr	r2, [r7, #20]
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d014      	beq.n	8001d98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001d6e:	4b9f      	ldr	r3, [pc, #636]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d72:	4aa0      	ldr	r2, [pc, #640]	@ (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001d74:	4013      	ands	r3, r2
 8001d76:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001d78:	4b9c      	ldr	r3, [pc, #624]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d7a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d7c:	4b9b      	ldr	r3, [pc, #620]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d7e:	2180      	movs	r1, #128	@ 0x80
 8001d80:	0249      	lsls	r1, r1, #9
 8001d82:	430a      	orrs	r2, r1
 8001d84:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001d86:	4b99      	ldr	r3, [pc, #612]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d88:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d8a:	4b98      	ldr	r3, [pc, #608]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d8c:	499a      	ldr	r1, [pc, #616]	@ (8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001d8e:	400a      	ands	r2, r1
 8001d90:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001d92:	4b96      	ldr	r3, [pc, #600]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d94:	697a      	ldr	r2, [r7, #20]
 8001d96:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	d016      	beq.n	8001dce <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da0:	f7ff f80c 	bl	8000dbc <HAL_GetTick>
 8001da4:	0003      	movs	r3, r0
 8001da6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001da8:	e00c      	b.n	8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001daa:	f7ff f807 	bl	8000dbc <HAL_GetTick>
 8001dae:	0002      	movs	r2, r0
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	4a91      	ldr	r2, [pc, #580]	@ (8001ffc <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d904      	bls.n	8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001dba:	2313      	movs	r3, #19
 8001dbc:	18fb      	adds	r3, r7, r3
 8001dbe:	2203      	movs	r2, #3
 8001dc0:	701a      	strb	r2, [r3, #0]
            break;
 8001dc2:	e004      	b.n	8001dce <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dc4:	4b89      	ldr	r3, [pc, #548]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dc8:	2202      	movs	r2, #2
 8001dca:	4013      	ands	r3, r2
 8001dcc:	d0ed      	beq.n	8001daa <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001dce:	2313      	movs	r3, #19
 8001dd0:	18fb      	adds	r3, r7, r3
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d10a      	bne.n	8001dee <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001dd8:	4b84      	ldr	r3, [pc, #528]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ddc:	4a85      	ldr	r2, [pc, #532]	@ (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001dde:	4013      	ands	r3, r2
 8001de0:	0019      	movs	r1, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001de6:	4b81      	ldr	r3, [pc, #516]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001de8:	430a      	orrs	r2, r1
 8001dea:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001dec:	e00c      	b.n	8001e08 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001dee:	2312      	movs	r3, #18
 8001df0:	18fb      	adds	r3, r7, r3
 8001df2:	2213      	movs	r2, #19
 8001df4:	18ba      	adds	r2, r7, r2
 8001df6:	7812      	ldrb	r2, [r2, #0]
 8001df8:	701a      	strb	r2, [r3, #0]
 8001dfa:	e005      	b.n	8001e08 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001dfc:	2312      	movs	r3, #18
 8001dfe:	18fb      	adds	r3, r7, r3
 8001e00:	2213      	movs	r2, #19
 8001e02:	18ba      	adds	r2, r7, r2
 8001e04:	7812      	ldrb	r2, [r2, #0]
 8001e06:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001e08:	2311      	movs	r3, #17
 8001e0a:	18fb      	adds	r3, r7, r3
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d105      	bne.n	8001e1e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e12:	4b76      	ldr	r3, [pc, #472]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e14:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e16:	4b75      	ldr	r3, [pc, #468]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e18:	4979      	ldr	r1, [pc, #484]	@ (8002000 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001e1a:	400a      	ands	r2, r1
 8001e1c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2201      	movs	r2, #1
 8001e24:	4013      	ands	r3, r2
 8001e26:	d009      	beq.n	8001e3c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001e28:	4b70      	ldr	r3, [pc, #448]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e2c:	2203      	movs	r2, #3
 8001e2e:	4393      	bics	r3, r2
 8001e30:	0019      	movs	r1, r3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685a      	ldr	r2, [r3, #4]
 8001e36:	4b6d      	ldr	r3, [pc, #436]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e38:	430a      	orrs	r2, r1
 8001e3a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2202      	movs	r2, #2
 8001e42:	4013      	ands	r3, r2
 8001e44:	d009      	beq.n	8001e5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001e46:	4b69      	ldr	r3, [pc, #420]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e4a:	220c      	movs	r2, #12
 8001e4c:	4393      	bics	r3, r2
 8001e4e:	0019      	movs	r1, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	4b65      	ldr	r3, [pc, #404]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e56:	430a      	orrs	r2, r1
 8001e58:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	2210      	movs	r2, #16
 8001e60:	4013      	ands	r3, r2
 8001e62:	d009      	beq.n	8001e78 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001e64:	4b61      	ldr	r3, [pc, #388]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e68:	4a66      	ldr	r2, [pc, #408]	@ (8002004 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	0019      	movs	r1, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	68da      	ldr	r2, [r3, #12]
 8001e72:	4b5e      	ldr	r3, [pc, #376]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e74:	430a      	orrs	r2, r1
 8001e76:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	2380      	movs	r3, #128	@ 0x80
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	4013      	ands	r3, r2
 8001e82:	d009      	beq.n	8001e98 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001e84:	4b59      	ldr	r3, [pc, #356]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e88:	4a5f      	ldr	r2, [pc, #380]	@ (8002008 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	0019      	movs	r1, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	699a      	ldr	r2, [r3, #24]
 8001e92:	4b56      	ldr	r3, [pc, #344]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e94:	430a      	orrs	r2, r1
 8001e96:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	2380      	movs	r3, #128	@ 0x80
 8001e9e:	00db      	lsls	r3, r3, #3
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	d009      	beq.n	8001eb8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001ea4:	4b51      	ldr	r3, [pc, #324]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ea6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ea8:	4a58      	ldr	r2, [pc, #352]	@ (800200c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001eaa:	4013      	ands	r3, r2
 8001eac:	0019      	movs	r1, r3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	69da      	ldr	r2, [r3, #28]
 8001eb2:	4b4e      	ldr	r3, [pc, #312]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2220      	movs	r2, #32
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	d009      	beq.n	8001ed6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001ec2:	4b4a      	ldr	r3, [pc, #296]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ec6:	4a52      	ldr	r2, [pc, #328]	@ (8002010 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8001ec8:	4013      	ands	r3, r2
 8001eca:	0019      	movs	r1, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	691a      	ldr	r2, [r3, #16]
 8001ed0:	4b46      	ldr	r3, [pc, #280]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	2380      	movs	r3, #128	@ 0x80
 8001edc:	01db      	lsls	r3, r3, #7
 8001ede:	4013      	ands	r3, r2
 8001ee0:	d015      	beq.n	8001f0e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001ee2:	4b42      	ldr	r3, [pc, #264]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	0899      	lsrs	r1, r3, #2
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a1a      	ldr	r2, [r3, #32]
 8001eee:	4b3f      	ldr	r3, [pc, #252]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6a1a      	ldr	r2, [r3, #32]
 8001ef8:	2380      	movs	r3, #128	@ 0x80
 8001efa:	05db      	lsls	r3, r3, #23
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d106      	bne.n	8001f0e <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001f00:	4b3a      	ldr	r3, [pc, #232]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f02:	68da      	ldr	r2, [r3, #12]
 8001f04:	4b39      	ldr	r3, [pc, #228]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f06:	2180      	movs	r1, #128	@ 0x80
 8001f08:	0249      	lsls	r1, r1, #9
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	2380      	movs	r3, #128	@ 0x80
 8001f14:	031b      	lsls	r3, r3, #12
 8001f16:	4013      	ands	r3, r2
 8001f18:	d009      	beq.n	8001f2e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001f1a:	4b34      	ldr	r3, [pc, #208]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f1e:	2240      	movs	r2, #64	@ 0x40
 8001f20:	4393      	bics	r3, r2
 8001f22:	0019      	movs	r1, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f28:	4b30      	ldr	r3, [pc, #192]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	2380      	movs	r3, #128	@ 0x80
 8001f34:	039b      	lsls	r3, r3, #14
 8001f36:	4013      	ands	r3, r2
 8001f38:	d016      	beq.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001f3a:	4b2c      	ldr	r3, [pc, #176]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f3e:	4a35      	ldr	r2, [pc, #212]	@ (8002014 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8001f40:	4013      	ands	r3, r2
 8001f42:	0019      	movs	r1, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f48:	4b28      	ldr	r3, [pc, #160]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f4a:	430a      	orrs	r2, r1
 8001f4c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f52:	2380      	movs	r3, #128	@ 0x80
 8001f54:	03db      	lsls	r3, r3, #15
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d106      	bne.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001f5a:	4b24      	ldr	r3, [pc, #144]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f5c:	68da      	ldr	r2, [r3, #12]
 8001f5e:	4b23      	ldr	r3, [pc, #140]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f60:	2180      	movs	r1, #128	@ 0x80
 8001f62:	0449      	lsls	r1, r1, #17
 8001f64:	430a      	orrs	r2, r1
 8001f66:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	2380      	movs	r3, #128	@ 0x80
 8001f6e:	03db      	lsls	r3, r3, #15
 8001f70:	4013      	ands	r3, r2
 8001f72:	d016      	beq.n	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001f74:	4b1d      	ldr	r3, [pc, #116]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f78:	4a27      	ldr	r2, [pc, #156]	@ (8002018 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	0019      	movs	r1, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f82:	4b1a      	ldr	r3, [pc, #104]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f84:	430a      	orrs	r2, r1
 8001f86:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f8c:	2380      	movs	r3, #128	@ 0x80
 8001f8e:	045b      	lsls	r3, r3, #17
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d106      	bne.n	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001f94:	4b15      	ldr	r3, [pc, #84]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f96:	68da      	ldr	r2, [r3, #12]
 8001f98:	4b14      	ldr	r3, [pc, #80]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f9a:	2180      	movs	r1, #128	@ 0x80
 8001f9c:	0449      	lsls	r1, r1, #17
 8001f9e:	430a      	orrs	r2, r1
 8001fa0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	2380      	movs	r3, #128	@ 0x80
 8001fa8:	011b      	lsls	r3, r3, #4
 8001faa:	4013      	ands	r3, r2
 8001fac:	d016      	beq.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001fae:	4b0f      	ldr	r3, [pc, #60]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fb2:	4a1a      	ldr	r2, [pc, #104]	@ (800201c <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	0019      	movs	r1, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	695a      	ldr	r2, [r3, #20]
 8001fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fbe:	430a      	orrs	r2, r1
 8001fc0:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	695a      	ldr	r2, [r3, #20]
 8001fc6:	2380      	movs	r3, #128	@ 0x80
 8001fc8:	01db      	lsls	r3, r3, #7
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d106      	bne.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001fce:	4b07      	ldr	r3, [pc, #28]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fd0:	68da      	ldr	r2, [r3, #12]
 8001fd2:	4b06      	ldr	r3, [pc, #24]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fd4:	2180      	movs	r1, #128	@ 0x80
 8001fd6:	0249      	lsls	r1, r1, #9
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001fdc:	2312      	movs	r3, #18
 8001fde:	18fb      	adds	r3, r7, r3
 8001fe0:	781b      	ldrb	r3, [r3, #0]
}
 8001fe2:	0018      	movs	r0, r3
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	b006      	add	sp, #24
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	46c0      	nop			@ (mov r8, r8)
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	40007000 	.word	0x40007000
 8001ff4:	fffffcff 	.word	0xfffffcff
 8001ff8:	fffeffff 	.word	0xfffeffff
 8001ffc:	00001388 	.word	0x00001388
 8002000:	efffffff 	.word	0xefffffff
 8002004:	fffff3ff 	.word	0xfffff3ff
 8002008:	fff3ffff 	.word	0xfff3ffff
 800200c:	ffcfffff 	.word	0xffcfffff
 8002010:	ffffcfff 	.word	0xffffcfff
 8002014:	ffbfffff 	.word	0xffbfffff
 8002018:	feffffff 	.word	0xfeffffff
 800201c:	ffff3fff 	.word	0xffff3fff

08002020 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e04a      	b.n	80020c8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	223d      	movs	r2, #61	@ 0x3d
 8002036:	5c9b      	ldrb	r3, [r3, r2]
 8002038:	b2db      	uxtb	r3, r3
 800203a:	2b00      	cmp	r3, #0
 800203c:	d107      	bne.n	800204e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	223c      	movs	r2, #60	@ 0x3c
 8002042:	2100      	movs	r1, #0
 8002044:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	0018      	movs	r0, r3
 800204a:	f7fe fd61 	bl	8000b10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	223d      	movs	r2, #61	@ 0x3d
 8002052:	2102      	movs	r1, #2
 8002054:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	3304      	adds	r3, #4
 800205e:	0019      	movs	r1, r3
 8002060:	0010      	movs	r0, r2
 8002062:	f000 fa8f 	bl	8002584 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2248      	movs	r2, #72	@ 0x48
 800206a:	2101      	movs	r1, #1
 800206c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	223e      	movs	r2, #62	@ 0x3e
 8002072:	2101      	movs	r1, #1
 8002074:	5499      	strb	r1, [r3, r2]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	223f      	movs	r2, #63	@ 0x3f
 800207a:	2101      	movs	r1, #1
 800207c:	5499      	strb	r1, [r3, r2]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2240      	movs	r2, #64	@ 0x40
 8002082:	2101      	movs	r1, #1
 8002084:	5499      	strb	r1, [r3, r2]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2241      	movs	r2, #65	@ 0x41
 800208a:	2101      	movs	r1, #1
 800208c:	5499      	strb	r1, [r3, r2]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2242      	movs	r2, #66	@ 0x42
 8002092:	2101      	movs	r1, #1
 8002094:	5499      	strb	r1, [r3, r2]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2243      	movs	r2, #67	@ 0x43
 800209a:	2101      	movs	r1, #1
 800209c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2244      	movs	r2, #68	@ 0x44
 80020a2:	2101      	movs	r1, #1
 80020a4:	5499      	strb	r1, [r3, r2]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2245      	movs	r2, #69	@ 0x45
 80020aa:	2101      	movs	r1, #1
 80020ac:	5499      	strb	r1, [r3, r2]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2246      	movs	r2, #70	@ 0x46
 80020b2:	2101      	movs	r1, #1
 80020b4:	5499      	strb	r1, [r3, r2]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2247      	movs	r2, #71	@ 0x47
 80020ba:	2101      	movs	r1, #1
 80020bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	223d      	movs	r2, #61	@ 0x3d
 80020c2:	2101      	movs	r1, #1
 80020c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80020c6:	2300      	movs	r3, #0
}
 80020c8:	0018      	movs	r0, r3
 80020ca:	46bd      	mov	sp, r7
 80020cc:	b002      	add	sp, #8
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	223d      	movs	r2, #61	@ 0x3d
 80020dc:	5c9b      	ldrb	r3, [r3, r2]
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d001      	beq.n	80020e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e042      	b.n	800216e <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	223d      	movs	r2, #61	@ 0x3d
 80020ec:	2102      	movs	r1, #2
 80020ee:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	68da      	ldr	r2, [r3, #12]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	2101      	movs	r1, #1
 80020fc:	430a      	orrs	r2, r1
 80020fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a1c      	ldr	r2, [pc, #112]	@ (8002178 <HAL_TIM_Base_Start_IT+0xa8>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d00f      	beq.n	800212a <HAL_TIM_Base_Start_IT+0x5a>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	2380      	movs	r3, #128	@ 0x80
 8002110:	05db      	lsls	r3, r3, #23
 8002112:	429a      	cmp	r2, r3
 8002114:	d009      	beq.n	800212a <HAL_TIM_Base_Start_IT+0x5a>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a18      	ldr	r2, [pc, #96]	@ (800217c <HAL_TIM_Base_Start_IT+0xac>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d004      	beq.n	800212a <HAL_TIM_Base_Start_IT+0x5a>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a16      	ldr	r2, [pc, #88]	@ (8002180 <HAL_TIM_Base_Start_IT+0xb0>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d116      	bne.n	8002158 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	4a14      	ldr	r2, [pc, #80]	@ (8002184 <HAL_TIM_Base_Start_IT+0xb4>)
 8002132:	4013      	ands	r3, r2
 8002134:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2b06      	cmp	r3, #6
 800213a:	d016      	beq.n	800216a <HAL_TIM_Base_Start_IT+0x9a>
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	2380      	movs	r3, #128	@ 0x80
 8002140:	025b      	lsls	r3, r3, #9
 8002142:	429a      	cmp	r2, r3
 8002144:	d011      	beq.n	800216a <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2101      	movs	r1, #1
 8002152:	430a      	orrs	r2, r1
 8002154:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002156:	e008      	b.n	800216a <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2101      	movs	r1, #1
 8002164:	430a      	orrs	r2, r1
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	e000      	b.n	800216c <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800216a:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800216c:	2300      	movs	r3, #0
}
 800216e:	0018      	movs	r0, r3
 8002170:	46bd      	mov	sp, r7
 8002172:	b004      	add	sp, #16
 8002174:	bd80      	pop	{r7, pc}
 8002176:	46c0      	nop			@ (mov r8, r8)
 8002178:	40012c00 	.word	0x40012c00
 800217c:	40000400 	.word	0x40000400
 8002180:	40014000 	.word	0x40014000
 8002184:	00010007 	.word	0x00010007

08002188 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	691b      	ldr	r3, [r3, #16]
 800219e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	2202      	movs	r2, #2
 80021a4:	4013      	ands	r3, r2
 80021a6:	d021      	beq.n	80021ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	2202      	movs	r2, #2
 80021ac:	4013      	ands	r3, r2
 80021ae:	d01d      	beq.n	80021ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2203      	movs	r2, #3
 80021b6:	4252      	negs	r2, r2
 80021b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2201      	movs	r2, #1
 80021be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	2203      	movs	r2, #3
 80021c8:	4013      	ands	r3, r2
 80021ca:	d004      	beq.n	80021d6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	0018      	movs	r0, r3
 80021d0:	f000 f9c0 	bl	8002554 <HAL_TIM_IC_CaptureCallback>
 80021d4:	e007      	b.n	80021e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	0018      	movs	r0, r3
 80021da:	f000 f9b3 	bl	8002544 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	0018      	movs	r0, r3
 80021e2:	f000 f9bf 	bl	8002564 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2200      	movs	r2, #0
 80021ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	2204      	movs	r2, #4
 80021f0:	4013      	ands	r3, r2
 80021f2:	d022      	beq.n	800223a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2204      	movs	r2, #4
 80021f8:	4013      	ands	r3, r2
 80021fa:	d01e      	beq.n	800223a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2205      	movs	r2, #5
 8002202:	4252      	negs	r2, r2
 8002204:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2202      	movs	r2, #2
 800220a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	699a      	ldr	r2, [r3, #24]
 8002212:	23c0      	movs	r3, #192	@ 0xc0
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	4013      	ands	r3, r2
 8002218:	d004      	beq.n	8002224 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	0018      	movs	r0, r3
 800221e:	f000 f999 	bl	8002554 <HAL_TIM_IC_CaptureCallback>
 8002222:	e007      	b.n	8002234 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	0018      	movs	r0, r3
 8002228:	f000 f98c 	bl	8002544 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	0018      	movs	r0, r3
 8002230:	f000 f998 	bl	8002564 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2200      	movs	r2, #0
 8002238:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	2208      	movs	r2, #8
 800223e:	4013      	ands	r3, r2
 8002240:	d021      	beq.n	8002286 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2208      	movs	r2, #8
 8002246:	4013      	ands	r3, r2
 8002248:	d01d      	beq.n	8002286 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2209      	movs	r2, #9
 8002250:	4252      	negs	r2, r2
 8002252:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2204      	movs	r2, #4
 8002258:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	69db      	ldr	r3, [r3, #28]
 8002260:	2203      	movs	r2, #3
 8002262:	4013      	ands	r3, r2
 8002264:	d004      	beq.n	8002270 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	0018      	movs	r0, r3
 800226a:	f000 f973 	bl	8002554 <HAL_TIM_IC_CaptureCallback>
 800226e:	e007      	b.n	8002280 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	0018      	movs	r0, r3
 8002274:	f000 f966 	bl	8002544 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	0018      	movs	r0, r3
 800227c:	f000 f972 	bl	8002564 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2200      	movs	r2, #0
 8002284:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	2210      	movs	r2, #16
 800228a:	4013      	ands	r3, r2
 800228c:	d022      	beq.n	80022d4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	2210      	movs	r2, #16
 8002292:	4013      	ands	r3, r2
 8002294:	d01e      	beq.n	80022d4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2211      	movs	r2, #17
 800229c:	4252      	negs	r2, r2
 800229e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2208      	movs	r2, #8
 80022a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	69da      	ldr	r2, [r3, #28]
 80022ac:	23c0      	movs	r3, #192	@ 0xc0
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	4013      	ands	r3, r2
 80022b2:	d004      	beq.n	80022be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	0018      	movs	r0, r3
 80022b8:	f000 f94c 	bl	8002554 <HAL_TIM_IC_CaptureCallback>
 80022bc:	e007      	b.n	80022ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	0018      	movs	r0, r3
 80022c2:	f000 f93f 	bl	8002544 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	0018      	movs	r0, r3
 80022ca:	f000 f94b 	bl	8002564 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	2201      	movs	r2, #1
 80022d8:	4013      	ands	r3, r2
 80022da:	d00c      	beq.n	80022f6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2201      	movs	r2, #1
 80022e0:	4013      	ands	r3, r2
 80022e2:	d008      	beq.n	80022f6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2202      	movs	r2, #2
 80022ea:	4252      	negs	r2, r2
 80022ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	0018      	movs	r0, r3
 80022f2:	f7fe fbc7 	bl	8000a84 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	2280      	movs	r2, #128	@ 0x80
 80022fa:	4013      	ands	r3, r2
 80022fc:	d104      	bne.n	8002308 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80022fe:	68ba      	ldr	r2, [r7, #8]
 8002300:	2380      	movs	r3, #128	@ 0x80
 8002302:	019b      	lsls	r3, r3, #6
 8002304:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002306:	d00b      	beq.n	8002320 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2280      	movs	r2, #128	@ 0x80
 800230c:	4013      	ands	r3, r2
 800230e:	d007      	beq.n	8002320 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a1e      	ldr	r2, [pc, #120]	@ (8002390 <HAL_TIM_IRQHandler+0x208>)
 8002316:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	0018      	movs	r0, r3
 800231c:	f000 fad2 	bl	80028c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002320:	68ba      	ldr	r2, [r7, #8]
 8002322:	2380      	movs	r3, #128	@ 0x80
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	4013      	ands	r3, r2
 8002328:	d00b      	beq.n	8002342 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2280      	movs	r2, #128	@ 0x80
 800232e:	4013      	ands	r3, r2
 8002330:	d007      	beq.n	8002342 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a17      	ldr	r2, [pc, #92]	@ (8002394 <HAL_TIM_IRQHandler+0x20c>)
 8002338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	0018      	movs	r0, r3
 800233e:	f000 fac9 	bl	80028d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	2240      	movs	r2, #64	@ 0x40
 8002346:	4013      	ands	r3, r2
 8002348:	d00c      	beq.n	8002364 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2240      	movs	r2, #64	@ 0x40
 800234e:	4013      	ands	r3, r2
 8002350:	d008      	beq.n	8002364 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	2241      	movs	r2, #65	@ 0x41
 8002358:	4252      	negs	r2, r2
 800235a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	0018      	movs	r0, r3
 8002360:	f000 f908 	bl	8002574 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	2220      	movs	r2, #32
 8002368:	4013      	ands	r3, r2
 800236a:	d00c      	beq.n	8002386 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2220      	movs	r2, #32
 8002370:	4013      	ands	r3, r2
 8002372:	d008      	beq.n	8002386 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2221      	movs	r2, #33	@ 0x21
 800237a:	4252      	negs	r2, r2
 800237c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	0018      	movs	r0, r3
 8002382:	f000 fa97 	bl	80028b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002386:	46c0      	nop			@ (mov r8, r8)
 8002388:	46bd      	mov	sp, r7
 800238a:	b004      	add	sp, #16
 800238c:	bd80      	pop	{r7, pc}
 800238e:	46c0      	nop			@ (mov r8, r8)
 8002390:	ffffdf7f 	.word	0xffffdf7f
 8002394:	fffffeff 	.word	0xfffffeff

08002398 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023a2:	230f      	movs	r3, #15
 80023a4:	18fb      	adds	r3, r7, r3
 80023a6:	2200      	movs	r2, #0
 80023a8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	223c      	movs	r2, #60	@ 0x3c
 80023ae:	5c9b      	ldrb	r3, [r3, r2]
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d101      	bne.n	80023b8 <HAL_TIM_ConfigClockSource+0x20>
 80023b4:	2302      	movs	r3, #2
 80023b6:	e0bc      	b.n	8002532 <HAL_TIM_ConfigClockSource+0x19a>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	223c      	movs	r2, #60	@ 0x3c
 80023bc:	2101      	movs	r1, #1
 80023be:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	223d      	movs	r2, #61	@ 0x3d
 80023c4:	2102      	movs	r1, #2
 80023c6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	4a5a      	ldr	r2, [pc, #360]	@ (800253c <HAL_TIM_ConfigClockSource+0x1a4>)
 80023d4:	4013      	ands	r3, r2
 80023d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	4a59      	ldr	r2, [pc, #356]	@ (8002540 <HAL_TIM_ConfigClockSource+0x1a8>)
 80023dc:	4013      	ands	r3, r2
 80023de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	68ba      	ldr	r2, [r7, #8]
 80023e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2280      	movs	r2, #128	@ 0x80
 80023ee:	0192      	lsls	r2, r2, #6
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d040      	beq.n	8002476 <HAL_TIM_ConfigClockSource+0xde>
 80023f4:	2280      	movs	r2, #128	@ 0x80
 80023f6:	0192      	lsls	r2, r2, #6
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d900      	bls.n	80023fe <HAL_TIM_ConfigClockSource+0x66>
 80023fc:	e088      	b.n	8002510 <HAL_TIM_ConfigClockSource+0x178>
 80023fe:	2280      	movs	r2, #128	@ 0x80
 8002400:	0152      	lsls	r2, r2, #5
 8002402:	4293      	cmp	r3, r2
 8002404:	d100      	bne.n	8002408 <HAL_TIM_ConfigClockSource+0x70>
 8002406:	e088      	b.n	800251a <HAL_TIM_ConfigClockSource+0x182>
 8002408:	2280      	movs	r2, #128	@ 0x80
 800240a:	0152      	lsls	r2, r2, #5
 800240c:	4293      	cmp	r3, r2
 800240e:	d900      	bls.n	8002412 <HAL_TIM_ConfigClockSource+0x7a>
 8002410:	e07e      	b.n	8002510 <HAL_TIM_ConfigClockSource+0x178>
 8002412:	2b70      	cmp	r3, #112	@ 0x70
 8002414:	d018      	beq.n	8002448 <HAL_TIM_ConfigClockSource+0xb0>
 8002416:	d900      	bls.n	800241a <HAL_TIM_ConfigClockSource+0x82>
 8002418:	e07a      	b.n	8002510 <HAL_TIM_ConfigClockSource+0x178>
 800241a:	2b60      	cmp	r3, #96	@ 0x60
 800241c:	d04f      	beq.n	80024be <HAL_TIM_ConfigClockSource+0x126>
 800241e:	d900      	bls.n	8002422 <HAL_TIM_ConfigClockSource+0x8a>
 8002420:	e076      	b.n	8002510 <HAL_TIM_ConfigClockSource+0x178>
 8002422:	2b50      	cmp	r3, #80	@ 0x50
 8002424:	d03b      	beq.n	800249e <HAL_TIM_ConfigClockSource+0x106>
 8002426:	d900      	bls.n	800242a <HAL_TIM_ConfigClockSource+0x92>
 8002428:	e072      	b.n	8002510 <HAL_TIM_ConfigClockSource+0x178>
 800242a:	2b40      	cmp	r3, #64	@ 0x40
 800242c:	d057      	beq.n	80024de <HAL_TIM_ConfigClockSource+0x146>
 800242e:	d900      	bls.n	8002432 <HAL_TIM_ConfigClockSource+0x9a>
 8002430:	e06e      	b.n	8002510 <HAL_TIM_ConfigClockSource+0x178>
 8002432:	2b30      	cmp	r3, #48	@ 0x30
 8002434:	d063      	beq.n	80024fe <HAL_TIM_ConfigClockSource+0x166>
 8002436:	d86b      	bhi.n	8002510 <HAL_TIM_ConfigClockSource+0x178>
 8002438:	2b20      	cmp	r3, #32
 800243a:	d060      	beq.n	80024fe <HAL_TIM_ConfigClockSource+0x166>
 800243c:	d868      	bhi.n	8002510 <HAL_TIM_ConfigClockSource+0x178>
 800243e:	2b00      	cmp	r3, #0
 8002440:	d05d      	beq.n	80024fe <HAL_TIM_ConfigClockSource+0x166>
 8002442:	2b10      	cmp	r3, #16
 8002444:	d05b      	beq.n	80024fe <HAL_TIM_ConfigClockSource+0x166>
 8002446:	e063      	b.n	8002510 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002458:	f000 f99e 	bl	8002798 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	2277      	movs	r2, #119	@ 0x77
 8002468:	4313      	orrs	r3, r2
 800246a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	68ba      	ldr	r2, [r7, #8]
 8002472:	609a      	str	r2, [r3, #8]
      break;
 8002474:	e052      	b.n	800251c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002486:	f000 f987 	bl	8002798 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	689a      	ldr	r2, [r3, #8]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2180      	movs	r1, #128	@ 0x80
 8002496:	01c9      	lsls	r1, r1, #7
 8002498:	430a      	orrs	r2, r1
 800249a:	609a      	str	r2, [r3, #8]
      break;
 800249c:	e03e      	b.n	800251c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80024aa:	001a      	movs	r2, r3
 80024ac:	f000 f8f8 	bl	80026a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2150      	movs	r1, #80	@ 0x50
 80024b6:	0018      	movs	r0, r3
 80024b8:	f000 f952 	bl	8002760 <TIM_ITRx_SetConfig>
      break;
 80024bc:	e02e      	b.n	800251c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80024ca:	001a      	movs	r2, r3
 80024cc:	f000 f916 	bl	80026fc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2160      	movs	r1, #96	@ 0x60
 80024d6:	0018      	movs	r0, r3
 80024d8:	f000 f942 	bl	8002760 <TIM_ITRx_SetConfig>
      break;
 80024dc:	e01e      	b.n	800251c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80024ea:	001a      	movs	r2, r3
 80024ec:	f000 f8d8 	bl	80026a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2140      	movs	r1, #64	@ 0x40
 80024f6:	0018      	movs	r0, r3
 80024f8:	f000 f932 	bl	8002760 <TIM_ITRx_SetConfig>
      break;
 80024fc:	e00e      	b.n	800251c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	0019      	movs	r1, r3
 8002508:	0010      	movs	r0, r2
 800250a:	f000 f929 	bl	8002760 <TIM_ITRx_SetConfig>
      break;
 800250e:	e005      	b.n	800251c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002510:	230f      	movs	r3, #15
 8002512:	18fb      	adds	r3, r7, r3
 8002514:	2201      	movs	r2, #1
 8002516:	701a      	strb	r2, [r3, #0]
      break;
 8002518:	e000      	b.n	800251c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800251a:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	223d      	movs	r2, #61	@ 0x3d
 8002520:	2101      	movs	r1, #1
 8002522:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	223c      	movs	r2, #60	@ 0x3c
 8002528:	2100      	movs	r1, #0
 800252a:	5499      	strb	r1, [r3, r2]

  return status;
 800252c:	230f      	movs	r3, #15
 800252e:	18fb      	adds	r3, r7, r3
 8002530:	781b      	ldrb	r3, [r3, #0]
}
 8002532:	0018      	movs	r0, r3
 8002534:	46bd      	mov	sp, r7
 8002536:	b004      	add	sp, #16
 8002538:	bd80      	pop	{r7, pc}
 800253a:	46c0      	nop			@ (mov r8, r8)
 800253c:	ffceff88 	.word	0xffceff88
 8002540:	ffff00ff 	.word	0xffff00ff

08002544 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800254c:	46c0      	nop			@ (mov r8, r8)
 800254e:	46bd      	mov	sp, r7
 8002550:	b002      	add	sp, #8
 8002552:	bd80      	pop	{r7, pc}

08002554 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800255c:	46c0      	nop			@ (mov r8, r8)
 800255e:	46bd      	mov	sp, r7
 8002560:	b002      	add	sp, #8
 8002562:	bd80      	pop	{r7, pc}

08002564 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800256c:	46c0      	nop			@ (mov r8, r8)
 800256e:	46bd      	mov	sp, r7
 8002570:	b002      	add	sp, #8
 8002572:	bd80      	pop	{r7, pc}

08002574 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800257c:	46c0      	nop			@ (mov r8, r8)
 800257e:	46bd      	mov	sp, r7
 8002580:	b002      	add	sp, #8
 8002582:	bd80      	pop	{r7, pc}

08002584 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	4a3b      	ldr	r2, [pc, #236]	@ (8002684 <TIM_Base_SetConfig+0x100>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d008      	beq.n	80025ae <TIM_Base_SetConfig+0x2a>
 800259c:	687a      	ldr	r2, [r7, #4]
 800259e:	2380      	movs	r3, #128	@ 0x80
 80025a0:	05db      	lsls	r3, r3, #23
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d003      	beq.n	80025ae <TIM_Base_SetConfig+0x2a>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a37      	ldr	r2, [pc, #220]	@ (8002688 <TIM_Base_SetConfig+0x104>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d108      	bne.n	80025c0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2270      	movs	r2, #112	@ 0x70
 80025b2:	4393      	bics	r3, r2
 80025b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	68fa      	ldr	r2, [r7, #12]
 80025bc:	4313      	orrs	r3, r2
 80025be:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	4a30      	ldr	r2, [pc, #192]	@ (8002684 <TIM_Base_SetConfig+0x100>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d018      	beq.n	80025fa <TIM_Base_SetConfig+0x76>
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	2380      	movs	r3, #128	@ 0x80
 80025cc:	05db      	lsls	r3, r3, #23
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d013      	beq.n	80025fa <TIM_Base_SetConfig+0x76>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a2c      	ldr	r2, [pc, #176]	@ (8002688 <TIM_Base_SetConfig+0x104>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d00f      	beq.n	80025fa <TIM_Base_SetConfig+0x76>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a2b      	ldr	r2, [pc, #172]	@ (800268c <TIM_Base_SetConfig+0x108>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d00b      	beq.n	80025fa <TIM_Base_SetConfig+0x76>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a2a      	ldr	r2, [pc, #168]	@ (8002690 <TIM_Base_SetConfig+0x10c>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d007      	beq.n	80025fa <TIM_Base_SetConfig+0x76>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a29      	ldr	r2, [pc, #164]	@ (8002694 <TIM_Base_SetConfig+0x110>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d003      	beq.n	80025fa <TIM_Base_SetConfig+0x76>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a28      	ldr	r2, [pc, #160]	@ (8002698 <TIM_Base_SetConfig+0x114>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d108      	bne.n	800260c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	4a27      	ldr	r2, [pc, #156]	@ (800269c <TIM_Base_SetConfig+0x118>)
 80025fe:	4013      	ands	r3, r2
 8002600:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	68fa      	ldr	r2, [r7, #12]
 8002608:	4313      	orrs	r3, r2
 800260a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2280      	movs	r2, #128	@ 0x80
 8002610:	4393      	bics	r3, r2
 8002612:	001a      	movs	r2, r3
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	695b      	ldr	r3, [r3, #20]
 8002618:	4313      	orrs	r3, r2
 800261a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	689a      	ldr	r2, [r3, #8]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a13      	ldr	r2, [pc, #76]	@ (8002684 <TIM_Base_SetConfig+0x100>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d00b      	beq.n	8002652 <TIM_Base_SetConfig+0xce>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a14      	ldr	r2, [pc, #80]	@ (8002690 <TIM_Base_SetConfig+0x10c>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d007      	beq.n	8002652 <TIM_Base_SetConfig+0xce>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a13      	ldr	r2, [pc, #76]	@ (8002694 <TIM_Base_SetConfig+0x110>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d003      	beq.n	8002652 <TIM_Base_SetConfig+0xce>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a12      	ldr	r2, [pc, #72]	@ (8002698 <TIM_Base_SetConfig+0x114>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d103      	bne.n	800265a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	691a      	ldr	r2, [r3, #16]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2201      	movs	r2, #1
 800265e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	691b      	ldr	r3, [r3, #16]
 8002664:	2201      	movs	r2, #1
 8002666:	4013      	ands	r3, r2
 8002668:	2b01      	cmp	r3, #1
 800266a:	d106      	bne.n	800267a <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	691b      	ldr	r3, [r3, #16]
 8002670:	2201      	movs	r2, #1
 8002672:	4393      	bics	r3, r2
 8002674:	001a      	movs	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	611a      	str	r2, [r3, #16]
  }
}
 800267a:	46c0      	nop			@ (mov r8, r8)
 800267c:	46bd      	mov	sp, r7
 800267e:	b004      	add	sp, #16
 8002680:	bd80      	pop	{r7, pc}
 8002682:	46c0      	nop			@ (mov r8, r8)
 8002684:	40012c00 	.word	0x40012c00
 8002688:	40000400 	.word	0x40000400
 800268c:	40002000 	.word	0x40002000
 8002690:	40014000 	.word	0x40014000
 8002694:	40014400 	.word	0x40014400
 8002698:	40014800 	.word	0x40014800
 800269c:	fffffcff 	.word	0xfffffcff

080026a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	60f8      	str	r0, [r7, #12]
 80026a8:	60b9      	str	r1, [r7, #8]
 80026aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6a1b      	ldr	r3, [r3, #32]
 80026b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6a1b      	ldr	r3, [r3, #32]
 80026b6:	2201      	movs	r2, #1
 80026b8:	4393      	bics	r3, r2
 80026ba:	001a      	movs	r2, r3
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	699b      	ldr	r3, [r3, #24]
 80026c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	22f0      	movs	r2, #240	@ 0xf0
 80026ca:	4393      	bics	r3, r2
 80026cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	011b      	lsls	r3, r3, #4
 80026d2:	693a      	ldr	r2, [r7, #16]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	220a      	movs	r2, #10
 80026dc:	4393      	bics	r3, r2
 80026de:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80026e0:	697a      	ldr	r2, [r7, #20]
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	697a      	ldr	r2, [r7, #20]
 80026f2:	621a      	str	r2, [r3, #32]
}
 80026f4:	46c0      	nop			@ (mov r8, r8)
 80026f6:	46bd      	mov	sp, r7
 80026f8:	b006      	add	sp, #24
 80026fa:	bd80      	pop	{r7, pc}

080026fc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	6a1b      	ldr	r3, [r3, #32]
 800270c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	6a1b      	ldr	r3, [r3, #32]
 8002712:	2210      	movs	r2, #16
 8002714:	4393      	bics	r3, r2
 8002716:	001a      	movs	r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	699b      	ldr	r3, [r3, #24]
 8002720:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	4a0d      	ldr	r2, [pc, #52]	@ (800275c <TIM_TI2_ConfigInputStage+0x60>)
 8002726:	4013      	ands	r3, r2
 8002728:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	031b      	lsls	r3, r3, #12
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	4313      	orrs	r3, r2
 8002732:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	22a0      	movs	r2, #160	@ 0xa0
 8002738:	4393      	bics	r3, r2
 800273a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	011b      	lsls	r3, r3, #4
 8002740:	697a      	ldr	r2, [r7, #20]
 8002742:	4313      	orrs	r3, r2
 8002744:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	697a      	ldr	r2, [r7, #20]
 8002750:	621a      	str	r2, [r3, #32]
}
 8002752:	46c0      	nop			@ (mov r8, r8)
 8002754:	46bd      	mov	sp, r7
 8002756:	b006      	add	sp, #24
 8002758:	bd80      	pop	{r7, pc}
 800275a:	46c0      	nop			@ (mov r8, r8)
 800275c:	ffff0fff 	.word	0xffff0fff

08002760 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	4a08      	ldr	r2, [pc, #32]	@ (8002794 <TIM_ITRx_SetConfig+0x34>)
 8002774:	4013      	ands	r3, r2
 8002776:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002778:	683a      	ldr	r2, [r7, #0]
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	4313      	orrs	r3, r2
 800277e:	2207      	movs	r2, #7
 8002780:	4313      	orrs	r3, r2
 8002782:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	68fa      	ldr	r2, [r7, #12]
 8002788:	609a      	str	r2, [r3, #8]
}
 800278a:	46c0      	nop			@ (mov r8, r8)
 800278c:	46bd      	mov	sp, r7
 800278e:	b004      	add	sp, #16
 8002790:	bd80      	pop	{r7, pc}
 8002792:	46c0      	nop			@ (mov r8, r8)
 8002794:	ffcfff8f 	.word	0xffcfff8f

08002798 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b086      	sub	sp, #24
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	607a      	str	r2, [r7, #4]
 80027a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	4a09      	ldr	r2, [pc, #36]	@ (80027d4 <TIM_ETR_SetConfig+0x3c>)
 80027b0:	4013      	ands	r3, r2
 80027b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	021a      	lsls	r2, r3, #8
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	431a      	orrs	r2, r3
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	4313      	orrs	r3, r2
 80027c0:	697a      	ldr	r2, [r7, #20]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	697a      	ldr	r2, [r7, #20]
 80027ca:	609a      	str	r2, [r3, #8]
}
 80027cc:	46c0      	nop			@ (mov r8, r8)
 80027ce:	46bd      	mov	sp, r7
 80027d0:	b006      	add	sp, #24
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	ffff00ff 	.word	0xffff00ff

080027d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	223c      	movs	r2, #60	@ 0x3c
 80027e6:	5c9b      	ldrb	r3, [r3, r2]
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d101      	bne.n	80027f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80027ec:	2302      	movs	r3, #2
 80027ee:	e055      	b.n	800289c <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	223c      	movs	r2, #60	@ 0x3c
 80027f4:	2101      	movs	r1, #1
 80027f6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	223d      	movs	r2, #61	@ 0x3d
 80027fc:	2102      	movs	r1, #2
 80027fe:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a23      	ldr	r2, [pc, #140]	@ (80028a4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d108      	bne.n	800282c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	4a22      	ldr	r2, [pc, #136]	@ (80028a8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800281e:	4013      	ands	r3, r2
 8002820:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	68fa      	ldr	r2, [r7, #12]
 8002828:	4313      	orrs	r3, r2
 800282a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2270      	movs	r2, #112	@ 0x70
 8002830:	4393      	bics	r3, r2
 8002832:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68fa      	ldr	r2, [r7, #12]
 800283a:	4313      	orrs	r3, r2
 800283c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	68fa      	ldr	r2, [r7, #12]
 8002844:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a16      	ldr	r2, [pc, #88]	@ (80028a4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d00f      	beq.n	8002870 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	2380      	movs	r3, #128	@ 0x80
 8002856:	05db      	lsls	r3, r3, #23
 8002858:	429a      	cmp	r2, r3
 800285a:	d009      	beq.n	8002870 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a12      	ldr	r2, [pc, #72]	@ (80028ac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d004      	beq.n	8002870 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a11      	ldr	r2, [pc, #68]	@ (80028b0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d10c      	bne.n	800288a <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	2280      	movs	r2, #128	@ 0x80
 8002874:	4393      	bics	r3, r2
 8002876:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	68ba      	ldr	r2, [r7, #8]
 800287e:	4313      	orrs	r3, r2
 8002880:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	68ba      	ldr	r2, [r7, #8]
 8002888:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	223d      	movs	r2, #61	@ 0x3d
 800288e:	2101      	movs	r1, #1
 8002890:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	223c      	movs	r2, #60	@ 0x3c
 8002896:	2100      	movs	r1, #0
 8002898:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800289a:	2300      	movs	r3, #0
}
 800289c:	0018      	movs	r0, r3
 800289e:	46bd      	mov	sp, r7
 80028a0:	b004      	add	sp, #16
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	40012c00 	.word	0x40012c00
 80028a8:	ff0fffff 	.word	0xff0fffff
 80028ac:	40000400 	.word	0x40000400
 80028b0:	40014000 	.word	0x40014000

080028b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80028bc:	46c0      	nop			@ (mov r8, r8)
 80028be:	46bd      	mov	sp, r7
 80028c0:	b002      	add	sp, #8
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80028cc:	46c0      	nop			@ (mov r8, r8)
 80028ce:	46bd      	mov	sp, r7
 80028d0:	b002      	add	sp, #8
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80028dc:	46c0      	nop			@ (mov r8, r8)
 80028de:	46bd      	mov	sp, r7
 80028e0:	b002      	add	sp, #8
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d101      	bne.n	80028f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e046      	b.n	8002984 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2288      	movs	r2, #136	@ 0x88
 80028fa:	589b      	ldr	r3, [r3, r2]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d107      	bne.n	8002910 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2284      	movs	r2, #132	@ 0x84
 8002904:	2100      	movs	r1, #0
 8002906:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	0018      	movs	r0, r3
 800290c:	f7fe f924 	bl	8000b58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2288      	movs	r2, #136	@ 0x88
 8002914:	2124      	movs	r1, #36	@ 0x24
 8002916:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2101      	movs	r1, #1
 8002924:	438a      	bics	r2, r1
 8002926:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800292c:	2b00      	cmp	r3, #0
 800292e:	d003      	beq.n	8002938 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	0018      	movs	r0, r3
 8002934:	f000 faea 	bl	8002f0c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	0018      	movs	r0, r3
 800293c:	f000 f828 	bl	8002990 <UART_SetConfig>
 8002940:	0003      	movs	r3, r0
 8002942:	2b01      	cmp	r3, #1
 8002944:	d101      	bne.n	800294a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e01c      	b.n	8002984 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	685a      	ldr	r2, [r3, #4]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	490d      	ldr	r1, [pc, #52]	@ (800298c <HAL_UART_Init+0xa8>)
 8002956:	400a      	ands	r2, r1
 8002958:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689a      	ldr	r2, [r3, #8]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	212a      	movs	r1, #42	@ 0x2a
 8002966:	438a      	bics	r2, r1
 8002968:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2101      	movs	r1, #1
 8002976:	430a      	orrs	r2, r1
 8002978:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	0018      	movs	r0, r3
 800297e:	f000 fb79 	bl	8003074 <UART_CheckIdleState>
 8002982:	0003      	movs	r3, r0
}
 8002984:	0018      	movs	r0, r3
 8002986:	46bd      	mov	sp, r7
 8002988:	b002      	add	sp, #8
 800298a:	bd80      	pop	{r7, pc}
 800298c:	ffffb7ff 	.word	0xffffb7ff

08002990 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002990:	b5b0      	push	{r4, r5, r7, lr}
 8002992:	b090      	sub	sp, #64	@ 0x40
 8002994:	af00      	add	r7, sp, #0
 8002996:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002998:	231a      	movs	r3, #26
 800299a:	2220      	movs	r2, #32
 800299c:	189b      	adds	r3, r3, r2
 800299e:	19db      	adds	r3, r3, r7
 80029a0:	2200      	movs	r2, #0
 80029a2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029aa:	691b      	ldr	r3, [r3, #16]
 80029ac:	431a      	orrs	r2, r3
 80029ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b0:	695b      	ldr	r3, [r3, #20]
 80029b2:	431a      	orrs	r2, r3
 80029b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b6:	69db      	ldr	r3, [r3, #28]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4aaf      	ldr	r2, [pc, #700]	@ (8002c80 <UART_SetConfig+0x2f0>)
 80029c4:	4013      	ands	r3, r2
 80029c6:	0019      	movs	r1, r3
 80029c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029ce:	430b      	orrs	r3, r1
 80029d0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	4aaa      	ldr	r2, [pc, #680]	@ (8002c84 <UART_SetConfig+0x2f4>)
 80029da:	4013      	ands	r3, r2
 80029dc:	0018      	movs	r0, r3
 80029de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e0:	68d9      	ldr	r1, [r3, #12]
 80029e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	0003      	movs	r3, r0
 80029e8:	430b      	orrs	r3, r1
 80029ea:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80029ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ee:	699b      	ldr	r3, [r3, #24]
 80029f0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80029f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4aa4      	ldr	r2, [pc, #656]	@ (8002c88 <UART_SetConfig+0x2f8>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d004      	beq.n	8002a06 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80029fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029fe:	6a1b      	ldr	r3, [r3, #32]
 8002a00:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002a02:	4313      	orrs	r3, r2
 8002a04:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	4a9f      	ldr	r2, [pc, #636]	@ (8002c8c <UART_SetConfig+0x2fc>)
 8002a0e:	4013      	ands	r3, r2
 8002a10:	0019      	movs	r1, r3
 8002a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a18:	430b      	orrs	r3, r1
 8002a1a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a22:	220f      	movs	r2, #15
 8002a24:	4393      	bics	r3, r2
 8002a26:	0018      	movs	r0, r3
 8002a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	0003      	movs	r3, r0
 8002a32:	430b      	orrs	r3, r1
 8002a34:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a95      	ldr	r2, [pc, #596]	@ (8002c90 <UART_SetConfig+0x300>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d131      	bne.n	8002aa4 <UART_SetConfig+0x114>
 8002a40:	4b94      	ldr	r3, [pc, #592]	@ (8002c94 <UART_SetConfig+0x304>)
 8002a42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a44:	2203      	movs	r2, #3
 8002a46:	4013      	ands	r3, r2
 8002a48:	2b03      	cmp	r3, #3
 8002a4a:	d01d      	beq.n	8002a88 <UART_SetConfig+0xf8>
 8002a4c:	d823      	bhi.n	8002a96 <UART_SetConfig+0x106>
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d00c      	beq.n	8002a6c <UART_SetConfig+0xdc>
 8002a52:	d820      	bhi.n	8002a96 <UART_SetConfig+0x106>
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d002      	beq.n	8002a5e <UART_SetConfig+0xce>
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d00e      	beq.n	8002a7a <UART_SetConfig+0xea>
 8002a5c:	e01b      	b.n	8002a96 <UART_SetConfig+0x106>
 8002a5e:	231b      	movs	r3, #27
 8002a60:	2220      	movs	r2, #32
 8002a62:	189b      	adds	r3, r3, r2
 8002a64:	19db      	adds	r3, r3, r7
 8002a66:	2200      	movs	r2, #0
 8002a68:	701a      	strb	r2, [r3, #0]
 8002a6a:	e0b4      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002a6c:	231b      	movs	r3, #27
 8002a6e:	2220      	movs	r2, #32
 8002a70:	189b      	adds	r3, r3, r2
 8002a72:	19db      	adds	r3, r3, r7
 8002a74:	2202      	movs	r2, #2
 8002a76:	701a      	strb	r2, [r3, #0]
 8002a78:	e0ad      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002a7a:	231b      	movs	r3, #27
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	189b      	adds	r3, r3, r2
 8002a80:	19db      	adds	r3, r3, r7
 8002a82:	2204      	movs	r2, #4
 8002a84:	701a      	strb	r2, [r3, #0]
 8002a86:	e0a6      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002a88:	231b      	movs	r3, #27
 8002a8a:	2220      	movs	r2, #32
 8002a8c:	189b      	adds	r3, r3, r2
 8002a8e:	19db      	adds	r3, r3, r7
 8002a90:	2208      	movs	r2, #8
 8002a92:	701a      	strb	r2, [r3, #0]
 8002a94:	e09f      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002a96:	231b      	movs	r3, #27
 8002a98:	2220      	movs	r2, #32
 8002a9a:	189b      	adds	r3, r3, r2
 8002a9c:	19db      	adds	r3, r3, r7
 8002a9e:	2210      	movs	r2, #16
 8002aa0:	701a      	strb	r2, [r3, #0]
 8002aa2:	e098      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a7b      	ldr	r2, [pc, #492]	@ (8002c98 <UART_SetConfig+0x308>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d131      	bne.n	8002b12 <UART_SetConfig+0x182>
 8002aae:	4b79      	ldr	r3, [pc, #484]	@ (8002c94 <UART_SetConfig+0x304>)
 8002ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab2:	220c      	movs	r2, #12
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	2b0c      	cmp	r3, #12
 8002ab8:	d01d      	beq.n	8002af6 <UART_SetConfig+0x166>
 8002aba:	d823      	bhi.n	8002b04 <UART_SetConfig+0x174>
 8002abc:	2b08      	cmp	r3, #8
 8002abe:	d00c      	beq.n	8002ada <UART_SetConfig+0x14a>
 8002ac0:	d820      	bhi.n	8002b04 <UART_SetConfig+0x174>
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d002      	beq.n	8002acc <UART_SetConfig+0x13c>
 8002ac6:	2b04      	cmp	r3, #4
 8002ac8:	d00e      	beq.n	8002ae8 <UART_SetConfig+0x158>
 8002aca:	e01b      	b.n	8002b04 <UART_SetConfig+0x174>
 8002acc:	231b      	movs	r3, #27
 8002ace:	2220      	movs	r2, #32
 8002ad0:	189b      	adds	r3, r3, r2
 8002ad2:	19db      	adds	r3, r3, r7
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	701a      	strb	r2, [r3, #0]
 8002ad8:	e07d      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002ada:	231b      	movs	r3, #27
 8002adc:	2220      	movs	r2, #32
 8002ade:	189b      	adds	r3, r3, r2
 8002ae0:	19db      	adds	r3, r3, r7
 8002ae2:	2202      	movs	r2, #2
 8002ae4:	701a      	strb	r2, [r3, #0]
 8002ae6:	e076      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002ae8:	231b      	movs	r3, #27
 8002aea:	2220      	movs	r2, #32
 8002aec:	189b      	adds	r3, r3, r2
 8002aee:	19db      	adds	r3, r3, r7
 8002af0:	2204      	movs	r2, #4
 8002af2:	701a      	strb	r2, [r3, #0]
 8002af4:	e06f      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002af6:	231b      	movs	r3, #27
 8002af8:	2220      	movs	r2, #32
 8002afa:	189b      	adds	r3, r3, r2
 8002afc:	19db      	adds	r3, r3, r7
 8002afe:	2208      	movs	r2, #8
 8002b00:	701a      	strb	r2, [r3, #0]
 8002b02:	e068      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002b04:	231b      	movs	r3, #27
 8002b06:	2220      	movs	r2, #32
 8002b08:	189b      	adds	r3, r3, r2
 8002b0a:	19db      	adds	r3, r3, r7
 8002b0c:	2210      	movs	r2, #16
 8002b0e:	701a      	strb	r2, [r3, #0]
 8002b10:	e061      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a61      	ldr	r2, [pc, #388]	@ (8002c9c <UART_SetConfig+0x30c>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d106      	bne.n	8002b2a <UART_SetConfig+0x19a>
 8002b1c:	231b      	movs	r3, #27
 8002b1e:	2220      	movs	r2, #32
 8002b20:	189b      	adds	r3, r3, r2
 8002b22:	19db      	adds	r3, r3, r7
 8002b24:	2200      	movs	r2, #0
 8002b26:	701a      	strb	r2, [r3, #0]
 8002b28:	e055      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a5c      	ldr	r2, [pc, #368]	@ (8002ca0 <UART_SetConfig+0x310>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d106      	bne.n	8002b42 <UART_SetConfig+0x1b2>
 8002b34:	231b      	movs	r3, #27
 8002b36:	2220      	movs	r2, #32
 8002b38:	189b      	adds	r3, r3, r2
 8002b3a:	19db      	adds	r3, r3, r7
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	701a      	strb	r2, [r3, #0]
 8002b40:	e049      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a50      	ldr	r2, [pc, #320]	@ (8002c88 <UART_SetConfig+0x2f8>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d13e      	bne.n	8002bca <UART_SetConfig+0x23a>
 8002b4c:	4b51      	ldr	r3, [pc, #324]	@ (8002c94 <UART_SetConfig+0x304>)
 8002b4e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002b50:	23c0      	movs	r3, #192	@ 0xc0
 8002b52:	011b      	lsls	r3, r3, #4
 8002b54:	4013      	ands	r3, r2
 8002b56:	22c0      	movs	r2, #192	@ 0xc0
 8002b58:	0112      	lsls	r2, r2, #4
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d027      	beq.n	8002bae <UART_SetConfig+0x21e>
 8002b5e:	22c0      	movs	r2, #192	@ 0xc0
 8002b60:	0112      	lsls	r2, r2, #4
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d82a      	bhi.n	8002bbc <UART_SetConfig+0x22c>
 8002b66:	2280      	movs	r2, #128	@ 0x80
 8002b68:	0112      	lsls	r2, r2, #4
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d011      	beq.n	8002b92 <UART_SetConfig+0x202>
 8002b6e:	2280      	movs	r2, #128	@ 0x80
 8002b70:	0112      	lsls	r2, r2, #4
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d822      	bhi.n	8002bbc <UART_SetConfig+0x22c>
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d004      	beq.n	8002b84 <UART_SetConfig+0x1f4>
 8002b7a:	2280      	movs	r2, #128	@ 0x80
 8002b7c:	00d2      	lsls	r2, r2, #3
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d00e      	beq.n	8002ba0 <UART_SetConfig+0x210>
 8002b82:	e01b      	b.n	8002bbc <UART_SetConfig+0x22c>
 8002b84:	231b      	movs	r3, #27
 8002b86:	2220      	movs	r2, #32
 8002b88:	189b      	adds	r3, r3, r2
 8002b8a:	19db      	adds	r3, r3, r7
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	701a      	strb	r2, [r3, #0]
 8002b90:	e021      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002b92:	231b      	movs	r3, #27
 8002b94:	2220      	movs	r2, #32
 8002b96:	189b      	adds	r3, r3, r2
 8002b98:	19db      	adds	r3, r3, r7
 8002b9a:	2202      	movs	r2, #2
 8002b9c:	701a      	strb	r2, [r3, #0]
 8002b9e:	e01a      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002ba0:	231b      	movs	r3, #27
 8002ba2:	2220      	movs	r2, #32
 8002ba4:	189b      	adds	r3, r3, r2
 8002ba6:	19db      	adds	r3, r3, r7
 8002ba8:	2204      	movs	r2, #4
 8002baa:	701a      	strb	r2, [r3, #0]
 8002bac:	e013      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002bae:	231b      	movs	r3, #27
 8002bb0:	2220      	movs	r2, #32
 8002bb2:	189b      	adds	r3, r3, r2
 8002bb4:	19db      	adds	r3, r3, r7
 8002bb6:	2208      	movs	r2, #8
 8002bb8:	701a      	strb	r2, [r3, #0]
 8002bba:	e00c      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002bbc:	231b      	movs	r3, #27
 8002bbe:	2220      	movs	r2, #32
 8002bc0:	189b      	adds	r3, r3, r2
 8002bc2:	19db      	adds	r3, r3, r7
 8002bc4:	2210      	movs	r2, #16
 8002bc6:	701a      	strb	r2, [r3, #0]
 8002bc8:	e005      	b.n	8002bd6 <UART_SetConfig+0x246>
 8002bca:	231b      	movs	r3, #27
 8002bcc:	2220      	movs	r2, #32
 8002bce:	189b      	adds	r3, r3, r2
 8002bd0:	19db      	adds	r3, r3, r7
 8002bd2:	2210      	movs	r2, #16
 8002bd4:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a2b      	ldr	r2, [pc, #172]	@ (8002c88 <UART_SetConfig+0x2f8>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d000      	beq.n	8002be2 <UART_SetConfig+0x252>
 8002be0:	e0a9      	b.n	8002d36 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002be2:	231b      	movs	r3, #27
 8002be4:	2220      	movs	r2, #32
 8002be6:	189b      	adds	r3, r3, r2
 8002be8:	19db      	adds	r3, r3, r7
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	2b08      	cmp	r3, #8
 8002bee:	d015      	beq.n	8002c1c <UART_SetConfig+0x28c>
 8002bf0:	dc18      	bgt.n	8002c24 <UART_SetConfig+0x294>
 8002bf2:	2b04      	cmp	r3, #4
 8002bf4:	d00d      	beq.n	8002c12 <UART_SetConfig+0x282>
 8002bf6:	dc15      	bgt.n	8002c24 <UART_SetConfig+0x294>
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d002      	beq.n	8002c02 <UART_SetConfig+0x272>
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d005      	beq.n	8002c0c <UART_SetConfig+0x27c>
 8002c00:	e010      	b.n	8002c24 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c02:	f7ff f83f 	bl	8001c84 <HAL_RCC_GetPCLK1Freq>
 8002c06:	0003      	movs	r3, r0
 8002c08:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c0a:	e014      	b.n	8002c36 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c0c:	4b25      	ldr	r3, [pc, #148]	@ (8002ca4 <UART_SetConfig+0x314>)
 8002c0e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c10:	e011      	b.n	8002c36 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c12:	f7fe ffab 	bl	8001b6c <HAL_RCC_GetSysClockFreq>
 8002c16:	0003      	movs	r3, r0
 8002c18:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c1a:	e00c      	b.n	8002c36 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c1c:	2380      	movs	r3, #128	@ 0x80
 8002c1e:	021b      	lsls	r3, r3, #8
 8002c20:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c22:	e008      	b.n	8002c36 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8002c24:	2300      	movs	r3, #0
 8002c26:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002c28:	231a      	movs	r3, #26
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	189b      	adds	r3, r3, r2
 8002c2e:	19db      	adds	r3, r3, r7
 8002c30:	2201      	movs	r2, #1
 8002c32:	701a      	strb	r2, [r3, #0]
        break;
 8002c34:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d100      	bne.n	8002c3e <UART_SetConfig+0x2ae>
 8002c3c:	e14b      	b.n	8002ed6 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c42:	4b19      	ldr	r3, [pc, #100]	@ (8002ca8 <UART_SetConfig+0x318>)
 8002c44:	0052      	lsls	r2, r2, #1
 8002c46:	5ad3      	ldrh	r3, [r2, r3]
 8002c48:	0019      	movs	r1, r3
 8002c4a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002c4c:	f7fd fa5a 	bl	8000104 <__udivsi3>
 8002c50:	0003      	movs	r3, r0
 8002c52:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c56:	685a      	ldr	r2, [r3, #4]
 8002c58:	0013      	movs	r3, r2
 8002c5a:	005b      	lsls	r3, r3, #1
 8002c5c:	189b      	adds	r3, r3, r2
 8002c5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d305      	bcc.n	8002c70 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002c6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d91d      	bls.n	8002cac <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8002c70:	231a      	movs	r3, #26
 8002c72:	2220      	movs	r2, #32
 8002c74:	189b      	adds	r3, r3, r2
 8002c76:	19db      	adds	r3, r3, r7
 8002c78:	2201      	movs	r2, #1
 8002c7a:	701a      	strb	r2, [r3, #0]
 8002c7c:	e12b      	b.n	8002ed6 <UART_SetConfig+0x546>
 8002c7e:	46c0      	nop			@ (mov r8, r8)
 8002c80:	cfff69f3 	.word	0xcfff69f3
 8002c84:	ffffcfff 	.word	0xffffcfff
 8002c88:	40008000 	.word	0x40008000
 8002c8c:	11fff4ff 	.word	0x11fff4ff
 8002c90:	40013800 	.word	0x40013800
 8002c94:	40021000 	.word	0x40021000
 8002c98:	40004400 	.word	0x40004400
 8002c9c:	40004800 	.word	0x40004800
 8002ca0:	40004c00 	.word	0x40004c00
 8002ca4:	00f42400 	.word	0x00f42400
 8002ca8:	08003678 	.word	0x08003678
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002cac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cae:	61bb      	str	r3, [r7, #24]
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	61fb      	str	r3, [r7, #28]
 8002cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cb8:	4b92      	ldr	r3, [pc, #584]	@ (8002f04 <UART_SetConfig+0x574>)
 8002cba:	0052      	lsls	r2, r2, #1
 8002cbc:	5ad3      	ldrh	r3, [r2, r3]
 8002cbe:	613b      	str	r3, [r7, #16]
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	617b      	str	r3, [r7, #20]
 8002cc4:	693a      	ldr	r2, [r7, #16]
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	69b8      	ldr	r0, [r7, #24]
 8002cca:	69f9      	ldr	r1, [r7, #28]
 8002ccc:	f7fd fb90 	bl	80003f0 <__aeabi_uldivmod>
 8002cd0:	0002      	movs	r2, r0
 8002cd2:	000b      	movs	r3, r1
 8002cd4:	0e11      	lsrs	r1, r2, #24
 8002cd6:	021d      	lsls	r5, r3, #8
 8002cd8:	430d      	orrs	r5, r1
 8002cda:	0214      	lsls	r4, r2, #8
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	085b      	lsrs	r3, r3, #1
 8002ce2:	60bb      	str	r3, [r7, #8]
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	68b8      	ldr	r0, [r7, #8]
 8002cea:	68f9      	ldr	r1, [r7, #12]
 8002cec:	1900      	adds	r0, r0, r4
 8002cee:	4169      	adcs	r1, r5
 8002cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	603b      	str	r3, [r7, #0]
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	607b      	str	r3, [r7, #4]
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f7fd fb77 	bl	80003f0 <__aeabi_uldivmod>
 8002d02:	0002      	movs	r2, r0
 8002d04:	000b      	movs	r3, r1
 8002d06:	0013      	movs	r3, r2
 8002d08:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002d0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d0c:	23c0      	movs	r3, #192	@ 0xc0
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d309      	bcc.n	8002d28 <UART_SetConfig+0x398>
 8002d14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d16:	2380      	movs	r3, #128	@ 0x80
 8002d18:	035b      	lsls	r3, r3, #13
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d204      	bcs.n	8002d28 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d24:	60da      	str	r2, [r3, #12]
 8002d26:	e0d6      	b.n	8002ed6 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8002d28:	231a      	movs	r3, #26
 8002d2a:	2220      	movs	r2, #32
 8002d2c:	189b      	adds	r3, r3, r2
 8002d2e:	19db      	adds	r3, r3, r7
 8002d30:	2201      	movs	r2, #1
 8002d32:	701a      	strb	r2, [r3, #0]
 8002d34:	e0cf      	b.n	8002ed6 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d38:	69da      	ldr	r2, [r3, #28]
 8002d3a:	2380      	movs	r3, #128	@ 0x80
 8002d3c:	021b      	lsls	r3, r3, #8
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d000      	beq.n	8002d44 <UART_SetConfig+0x3b4>
 8002d42:	e070      	b.n	8002e26 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8002d44:	231b      	movs	r3, #27
 8002d46:	2220      	movs	r2, #32
 8002d48:	189b      	adds	r3, r3, r2
 8002d4a:	19db      	adds	r3, r3, r7
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	2b08      	cmp	r3, #8
 8002d50:	d015      	beq.n	8002d7e <UART_SetConfig+0x3ee>
 8002d52:	dc18      	bgt.n	8002d86 <UART_SetConfig+0x3f6>
 8002d54:	2b04      	cmp	r3, #4
 8002d56:	d00d      	beq.n	8002d74 <UART_SetConfig+0x3e4>
 8002d58:	dc15      	bgt.n	8002d86 <UART_SetConfig+0x3f6>
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d002      	beq.n	8002d64 <UART_SetConfig+0x3d4>
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d005      	beq.n	8002d6e <UART_SetConfig+0x3de>
 8002d62:	e010      	b.n	8002d86 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d64:	f7fe ff8e 	bl	8001c84 <HAL_RCC_GetPCLK1Freq>
 8002d68:	0003      	movs	r3, r0
 8002d6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002d6c:	e014      	b.n	8002d98 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d6e:	4b66      	ldr	r3, [pc, #408]	@ (8002f08 <UART_SetConfig+0x578>)
 8002d70:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002d72:	e011      	b.n	8002d98 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d74:	f7fe fefa 	bl	8001b6c <HAL_RCC_GetSysClockFreq>
 8002d78:	0003      	movs	r3, r0
 8002d7a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002d7c:	e00c      	b.n	8002d98 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d7e:	2380      	movs	r3, #128	@ 0x80
 8002d80:	021b      	lsls	r3, r3, #8
 8002d82:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002d84:	e008      	b.n	8002d98 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8002d86:	2300      	movs	r3, #0
 8002d88:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002d8a:	231a      	movs	r3, #26
 8002d8c:	2220      	movs	r2, #32
 8002d8e:	189b      	adds	r3, r3, r2
 8002d90:	19db      	adds	r3, r3, r7
 8002d92:	2201      	movs	r2, #1
 8002d94:	701a      	strb	r2, [r3, #0]
        break;
 8002d96:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002d98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d100      	bne.n	8002da0 <UART_SetConfig+0x410>
 8002d9e:	e09a      	b.n	8002ed6 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002da4:	4b57      	ldr	r3, [pc, #348]	@ (8002f04 <UART_SetConfig+0x574>)
 8002da6:	0052      	lsls	r2, r2, #1
 8002da8:	5ad3      	ldrh	r3, [r2, r3]
 8002daa:	0019      	movs	r1, r3
 8002dac:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002dae:	f7fd f9a9 	bl	8000104 <__udivsi3>
 8002db2:	0003      	movs	r3, r0
 8002db4:	005a      	lsls	r2, r3, #1
 8002db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	085b      	lsrs	r3, r3, #1
 8002dbc:	18d2      	adds	r2, r2, r3
 8002dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	0019      	movs	r1, r3
 8002dc4:	0010      	movs	r0, r2
 8002dc6:	f7fd f99d 	bl	8000104 <__udivsi3>
 8002dca:	0003      	movs	r3, r0
 8002dcc:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dd0:	2b0f      	cmp	r3, #15
 8002dd2:	d921      	bls.n	8002e18 <UART_SetConfig+0x488>
 8002dd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002dd6:	2380      	movs	r3, #128	@ 0x80
 8002dd8:	025b      	lsls	r3, r3, #9
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d21c      	bcs.n	8002e18 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002de0:	b29a      	uxth	r2, r3
 8002de2:	200e      	movs	r0, #14
 8002de4:	2420      	movs	r4, #32
 8002de6:	1903      	adds	r3, r0, r4
 8002de8:	19db      	adds	r3, r3, r7
 8002dea:	210f      	movs	r1, #15
 8002dec:	438a      	bics	r2, r1
 8002dee:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002df2:	085b      	lsrs	r3, r3, #1
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	2207      	movs	r2, #7
 8002df8:	4013      	ands	r3, r2
 8002dfa:	b299      	uxth	r1, r3
 8002dfc:	1903      	adds	r3, r0, r4
 8002dfe:	19db      	adds	r3, r3, r7
 8002e00:	1902      	adds	r2, r0, r4
 8002e02:	19d2      	adds	r2, r2, r7
 8002e04:	8812      	ldrh	r2, [r2, #0]
 8002e06:	430a      	orrs	r2, r1
 8002e08:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	1902      	adds	r2, r0, r4
 8002e10:	19d2      	adds	r2, r2, r7
 8002e12:	8812      	ldrh	r2, [r2, #0]
 8002e14:	60da      	str	r2, [r3, #12]
 8002e16:	e05e      	b.n	8002ed6 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002e18:	231a      	movs	r3, #26
 8002e1a:	2220      	movs	r2, #32
 8002e1c:	189b      	adds	r3, r3, r2
 8002e1e:	19db      	adds	r3, r3, r7
 8002e20:	2201      	movs	r2, #1
 8002e22:	701a      	strb	r2, [r3, #0]
 8002e24:	e057      	b.n	8002ed6 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002e26:	231b      	movs	r3, #27
 8002e28:	2220      	movs	r2, #32
 8002e2a:	189b      	adds	r3, r3, r2
 8002e2c:	19db      	adds	r3, r3, r7
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	2b08      	cmp	r3, #8
 8002e32:	d015      	beq.n	8002e60 <UART_SetConfig+0x4d0>
 8002e34:	dc18      	bgt.n	8002e68 <UART_SetConfig+0x4d8>
 8002e36:	2b04      	cmp	r3, #4
 8002e38:	d00d      	beq.n	8002e56 <UART_SetConfig+0x4c6>
 8002e3a:	dc15      	bgt.n	8002e68 <UART_SetConfig+0x4d8>
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d002      	beq.n	8002e46 <UART_SetConfig+0x4b6>
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d005      	beq.n	8002e50 <UART_SetConfig+0x4c0>
 8002e44:	e010      	b.n	8002e68 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e46:	f7fe ff1d 	bl	8001c84 <HAL_RCC_GetPCLK1Freq>
 8002e4a:	0003      	movs	r3, r0
 8002e4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002e4e:	e014      	b.n	8002e7a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e50:	4b2d      	ldr	r3, [pc, #180]	@ (8002f08 <UART_SetConfig+0x578>)
 8002e52:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002e54:	e011      	b.n	8002e7a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e56:	f7fe fe89 	bl	8001b6c <HAL_RCC_GetSysClockFreq>
 8002e5a:	0003      	movs	r3, r0
 8002e5c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002e5e:	e00c      	b.n	8002e7a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e60:	2380      	movs	r3, #128	@ 0x80
 8002e62:	021b      	lsls	r3, r3, #8
 8002e64:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002e66:	e008      	b.n	8002e7a <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002e6c:	231a      	movs	r3, #26
 8002e6e:	2220      	movs	r2, #32
 8002e70:	189b      	adds	r3, r3, r2
 8002e72:	19db      	adds	r3, r3, r7
 8002e74:	2201      	movs	r2, #1
 8002e76:	701a      	strb	r2, [r3, #0]
        break;
 8002e78:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002e7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d02a      	beq.n	8002ed6 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e84:	4b1f      	ldr	r3, [pc, #124]	@ (8002f04 <UART_SetConfig+0x574>)
 8002e86:	0052      	lsls	r2, r2, #1
 8002e88:	5ad3      	ldrh	r3, [r2, r3]
 8002e8a:	0019      	movs	r1, r3
 8002e8c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002e8e:	f7fd f939 	bl	8000104 <__udivsi3>
 8002e92:	0003      	movs	r3, r0
 8002e94:	001a      	movs	r2, r3
 8002e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	085b      	lsrs	r3, r3, #1
 8002e9c:	18d2      	adds	r2, r2, r3
 8002e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	0019      	movs	r1, r3
 8002ea4:	0010      	movs	r0, r2
 8002ea6:	f7fd f92d 	bl	8000104 <__udivsi3>
 8002eaa:	0003      	movs	r3, r0
 8002eac:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eb0:	2b0f      	cmp	r3, #15
 8002eb2:	d90a      	bls.n	8002eca <UART_SetConfig+0x53a>
 8002eb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002eb6:	2380      	movs	r3, #128	@ 0x80
 8002eb8:	025b      	lsls	r3, r3, #9
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d205      	bcs.n	8002eca <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	60da      	str	r2, [r3, #12]
 8002ec8:	e005      	b.n	8002ed6 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002eca:	231a      	movs	r3, #26
 8002ecc:	2220      	movs	r2, #32
 8002ece:	189b      	adds	r3, r3, r2
 8002ed0:	19db      	adds	r3, r3, r7
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed8:	226a      	movs	r2, #106	@ 0x6a
 8002eda:	2101      	movs	r1, #1
 8002edc:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee0:	2268      	movs	r2, #104	@ 0x68
 8002ee2:	2101      	movs	r1, #1
 8002ee4:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee8:	2200      	movs	r2, #0
 8002eea:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eee:	2200      	movs	r2, #0
 8002ef0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002ef2:	231a      	movs	r3, #26
 8002ef4:	2220      	movs	r2, #32
 8002ef6:	189b      	adds	r3, r3, r2
 8002ef8:	19db      	adds	r3, r3, r7
 8002efa:	781b      	ldrb	r3, [r3, #0]
}
 8002efc:	0018      	movs	r0, r3
 8002efe:	46bd      	mov	sp, r7
 8002f00:	b010      	add	sp, #64	@ 0x40
 8002f02:	bdb0      	pop	{r4, r5, r7, pc}
 8002f04:	08003678 	.word	0x08003678
 8002f08:	00f42400 	.word	0x00f42400

08002f0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f18:	2208      	movs	r2, #8
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	d00b      	beq.n	8002f36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	4a4a      	ldr	r2, [pc, #296]	@ (8003050 <UART_AdvFeatureConfig+0x144>)
 8002f26:	4013      	ands	r3, r2
 8002f28:	0019      	movs	r1, r3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	430a      	orrs	r2, r1
 8002f34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	d00b      	beq.n	8002f58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	4a43      	ldr	r2, [pc, #268]	@ (8003054 <UART_AdvFeatureConfig+0x148>)
 8002f48:	4013      	ands	r3, r2
 8002f4a:	0019      	movs	r1, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	430a      	orrs	r2, r1
 8002f56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f5c:	2202      	movs	r2, #2
 8002f5e:	4013      	ands	r3, r2
 8002f60:	d00b      	beq.n	8002f7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	4a3b      	ldr	r2, [pc, #236]	@ (8003058 <UART_AdvFeatureConfig+0x14c>)
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	0019      	movs	r1, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	430a      	orrs	r2, r1
 8002f78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7e:	2204      	movs	r2, #4
 8002f80:	4013      	ands	r3, r2
 8002f82:	d00b      	beq.n	8002f9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	4a34      	ldr	r2, [pc, #208]	@ (800305c <UART_AdvFeatureConfig+0x150>)
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	0019      	movs	r1, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa0:	2210      	movs	r2, #16
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	d00b      	beq.n	8002fbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	4a2c      	ldr	r2, [pc, #176]	@ (8003060 <UART_AdvFeatureConfig+0x154>)
 8002fae:	4013      	ands	r3, r2
 8002fb0:	0019      	movs	r1, r3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	430a      	orrs	r2, r1
 8002fbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc2:	2220      	movs	r2, #32
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	d00b      	beq.n	8002fe0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	4a25      	ldr	r2, [pc, #148]	@ (8003064 <UART_AdvFeatureConfig+0x158>)
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	0019      	movs	r1, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fe4:	2240      	movs	r2, #64	@ 0x40
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	d01d      	beq.n	8003026 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	4a1d      	ldr	r2, [pc, #116]	@ (8003068 <UART_AdvFeatureConfig+0x15c>)
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	0019      	movs	r1, r3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	430a      	orrs	r2, r1
 8003000:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003006:	2380      	movs	r3, #128	@ 0x80
 8003008:	035b      	lsls	r3, r3, #13
 800300a:	429a      	cmp	r2, r3
 800300c:	d10b      	bne.n	8003026 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	4a15      	ldr	r2, [pc, #84]	@ (800306c <UART_AdvFeatureConfig+0x160>)
 8003016:	4013      	ands	r3, r2
 8003018:	0019      	movs	r1, r3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	430a      	orrs	r2, r1
 8003024:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800302a:	2280      	movs	r2, #128	@ 0x80
 800302c:	4013      	ands	r3, r2
 800302e:	d00b      	beq.n	8003048 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	4a0e      	ldr	r2, [pc, #56]	@ (8003070 <UART_AdvFeatureConfig+0x164>)
 8003038:	4013      	ands	r3, r2
 800303a:	0019      	movs	r1, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	430a      	orrs	r2, r1
 8003046:	605a      	str	r2, [r3, #4]
  }
}
 8003048:	46c0      	nop			@ (mov r8, r8)
 800304a:	46bd      	mov	sp, r7
 800304c:	b002      	add	sp, #8
 800304e:	bd80      	pop	{r7, pc}
 8003050:	ffff7fff 	.word	0xffff7fff
 8003054:	fffdffff 	.word	0xfffdffff
 8003058:	fffeffff 	.word	0xfffeffff
 800305c:	fffbffff 	.word	0xfffbffff
 8003060:	ffffefff 	.word	0xffffefff
 8003064:	ffffdfff 	.word	0xffffdfff
 8003068:	ffefffff 	.word	0xffefffff
 800306c:	ff9fffff 	.word	0xff9fffff
 8003070:	fff7ffff 	.word	0xfff7ffff

08003074 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b092      	sub	sp, #72	@ 0x48
 8003078:	af02      	add	r7, sp, #8
 800307a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2290      	movs	r2, #144	@ 0x90
 8003080:	2100      	movs	r1, #0
 8003082:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003084:	f7fd fe9a 	bl	8000dbc <HAL_GetTick>
 8003088:	0003      	movs	r3, r0
 800308a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2208      	movs	r2, #8
 8003094:	4013      	ands	r3, r2
 8003096:	2b08      	cmp	r3, #8
 8003098:	d12d      	bne.n	80030f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800309a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800309c:	2280      	movs	r2, #128	@ 0x80
 800309e:	0391      	lsls	r1, r2, #14
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	4a47      	ldr	r2, [pc, #284]	@ (80031c0 <UART_CheckIdleState+0x14c>)
 80030a4:	9200      	str	r2, [sp, #0]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f000 f88e 	bl	80031c8 <UART_WaitOnFlagUntilTimeout>
 80030ac:	1e03      	subs	r3, r0, #0
 80030ae:	d022      	beq.n	80030f6 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030b0:	f3ef 8310 	mrs	r3, PRIMASK
 80030b4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80030b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80030b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80030ba:	2301      	movs	r3, #1
 80030bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030c0:	f383 8810 	msr	PRIMASK, r3
}
 80030c4:	46c0      	nop			@ (mov r8, r8)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2180      	movs	r1, #128	@ 0x80
 80030d2:	438a      	bics	r2, r1
 80030d4:	601a      	str	r2, [r3, #0]
 80030d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030dc:	f383 8810 	msr	PRIMASK, r3
}
 80030e0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2288      	movs	r2, #136	@ 0x88
 80030e6:	2120      	movs	r1, #32
 80030e8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2284      	movs	r2, #132	@ 0x84
 80030ee:	2100      	movs	r1, #0
 80030f0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e060      	b.n	80031b8 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2204      	movs	r2, #4
 80030fe:	4013      	ands	r3, r2
 8003100:	2b04      	cmp	r3, #4
 8003102:	d146      	bne.n	8003192 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003104:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003106:	2280      	movs	r2, #128	@ 0x80
 8003108:	03d1      	lsls	r1, r2, #15
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	4a2c      	ldr	r2, [pc, #176]	@ (80031c0 <UART_CheckIdleState+0x14c>)
 800310e:	9200      	str	r2, [sp, #0]
 8003110:	2200      	movs	r2, #0
 8003112:	f000 f859 	bl	80031c8 <UART_WaitOnFlagUntilTimeout>
 8003116:	1e03      	subs	r3, r0, #0
 8003118:	d03b      	beq.n	8003192 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800311a:	f3ef 8310 	mrs	r3, PRIMASK
 800311e:	60fb      	str	r3, [r7, #12]
  return(result);
 8003120:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003122:	637b      	str	r3, [r7, #52]	@ 0x34
 8003124:	2301      	movs	r3, #1
 8003126:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	f383 8810 	msr	PRIMASK, r3
}
 800312e:	46c0      	nop			@ (mov r8, r8)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4922      	ldr	r1, [pc, #136]	@ (80031c4 <UART_CheckIdleState+0x150>)
 800313c:	400a      	ands	r2, r1
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003142:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	f383 8810 	msr	PRIMASK, r3
}
 800314a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800314c:	f3ef 8310 	mrs	r3, PRIMASK
 8003150:	61bb      	str	r3, [r7, #24]
  return(result);
 8003152:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003154:	633b      	str	r3, [r7, #48]	@ 0x30
 8003156:	2301      	movs	r3, #1
 8003158:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	f383 8810 	msr	PRIMASK, r3
}
 8003160:	46c0      	nop			@ (mov r8, r8)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2101      	movs	r1, #1
 800316e:	438a      	bics	r2, r1
 8003170:	609a      	str	r2, [r3, #8]
 8003172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003174:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003176:	6a3b      	ldr	r3, [r7, #32]
 8003178:	f383 8810 	msr	PRIMASK, r3
}
 800317c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	228c      	movs	r2, #140	@ 0x8c
 8003182:	2120      	movs	r1, #32
 8003184:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2284      	movs	r2, #132	@ 0x84
 800318a:	2100      	movs	r1, #0
 800318c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e012      	b.n	80031b8 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2288      	movs	r2, #136	@ 0x88
 8003196:	2120      	movs	r1, #32
 8003198:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	228c      	movs	r2, #140	@ 0x8c
 800319e:	2120      	movs	r1, #32
 80031a0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2284      	movs	r2, #132	@ 0x84
 80031b2:	2100      	movs	r1, #0
 80031b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031b6:	2300      	movs	r3, #0
}
 80031b8:	0018      	movs	r0, r3
 80031ba:	46bd      	mov	sp, r7
 80031bc:	b010      	add	sp, #64	@ 0x40
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	01ffffff 	.word	0x01ffffff
 80031c4:	fffffedf 	.word	0xfffffedf

080031c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	60f8      	str	r0, [r7, #12]
 80031d0:	60b9      	str	r1, [r7, #8]
 80031d2:	603b      	str	r3, [r7, #0]
 80031d4:	1dfb      	adds	r3, r7, #7
 80031d6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031d8:	e051      	b.n	800327e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	3301      	adds	r3, #1
 80031de:	d04e      	beq.n	800327e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031e0:	f7fd fdec 	bl	8000dbc <HAL_GetTick>
 80031e4:	0002      	movs	r2, r0
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	69ba      	ldr	r2, [r7, #24]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d302      	bcc.n	80031f6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80031f0:	69bb      	ldr	r3, [r7, #24]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d101      	bne.n	80031fa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80031f6:	2303      	movs	r3, #3
 80031f8:	e051      	b.n	800329e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2204      	movs	r2, #4
 8003202:	4013      	ands	r3, r2
 8003204:	d03b      	beq.n	800327e <UART_WaitOnFlagUntilTimeout+0xb6>
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	2b80      	cmp	r3, #128	@ 0x80
 800320a:	d038      	beq.n	800327e <UART_WaitOnFlagUntilTimeout+0xb6>
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	2b40      	cmp	r3, #64	@ 0x40
 8003210:	d035      	beq.n	800327e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	69db      	ldr	r3, [r3, #28]
 8003218:	2208      	movs	r2, #8
 800321a:	4013      	ands	r3, r2
 800321c:	2b08      	cmp	r3, #8
 800321e:	d111      	bne.n	8003244 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2208      	movs	r2, #8
 8003226:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	0018      	movs	r0, r3
 800322c:	f000 f83c 	bl	80032a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2290      	movs	r2, #144	@ 0x90
 8003234:	2108      	movs	r1, #8
 8003236:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2284      	movs	r2, #132	@ 0x84
 800323c:	2100      	movs	r1, #0
 800323e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e02c      	b.n	800329e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	69da      	ldr	r2, [r3, #28]
 800324a:	2380      	movs	r3, #128	@ 0x80
 800324c:	011b      	lsls	r3, r3, #4
 800324e:	401a      	ands	r2, r3
 8003250:	2380      	movs	r3, #128	@ 0x80
 8003252:	011b      	lsls	r3, r3, #4
 8003254:	429a      	cmp	r2, r3
 8003256:	d112      	bne.n	800327e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2280      	movs	r2, #128	@ 0x80
 800325e:	0112      	lsls	r2, r2, #4
 8003260:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	0018      	movs	r0, r3
 8003266:	f000 f81f 	bl	80032a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2290      	movs	r2, #144	@ 0x90
 800326e:	2120      	movs	r1, #32
 8003270:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2284      	movs	r2, #132	@ 0x84
 8003276:	2100      	movs	r1, #0
 8003278:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e00f      	b.n	800329e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	69db      	ldr	r3, [r3, #28]
 8003284:	68ba      	ldr	r2, [r7, #8]
 8003286:	4013      	ands	r3, r2
 8003288:	68ba      	ldr	r2, [r7, #8]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	425a      	negs	r2, r3
 800328e:	4153      	adcs	r3, r2
 8003290:	b2db      	uxtb	r3, r3
 8003292:	001a      	movs	r2, r3
 8003294:	1dfb      	adds	r3, r7, #7
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	429a      	cmp	r2, r3
 800329a:	d09e      	beq.n	80031da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	0018      	movs	r0, r3
 80032a0:	46bd      	mov	sp, r7
 80032a2:	b004      	add	sp, #16
 80032a4:	bd80      	pop	{r7, pc}
	...

080032a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b08e      	sub	sp, #56	@ 0x38
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032b0:	f3ef 8310 	mrs	r3, PRIMASK
 80032b4:	617b      	str	r3, [r7, #20]
  return(result);
 80032b6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80032b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80032ba:	2301      	movs	r3, #1
 80032bc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	f383 8810 	msr	PRIMASK, r3
}
 80032c4:	46c0      	nop			@ (mov r8, r8)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4926      	ldr	r1, [pc, #152]	@ (800336c <UART_EndRxTransfer+0xc4>)
 80032d2:	400a      	ands	r2, r1
 80032d4:	601a      	str	r2, [r3, #0]
 80032d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	f383 8810 	msr	PRIMASK, r3
}
 80032e0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032e2:	f3ef 8310 	mrs	r3, PRIMASK
 80032e6:	623b      	str	r3, [r7, #32]
  return(result);
 80032e8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80032ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80032ec:	2301      	movs	r3, #1
 80032ee:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f2:	f383 8810 	msr	PRIMASK, r3
}
 80032f6:	46c0      	nop			@ (mov r8, r8)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	689a      	ldr	r2, [r3, #8]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	491b      	ldr	r1, [pc, #108]	@ (8003370 <UART_EndRxTransfer+0xc8>)
 8003304:	400a      	ands	r2, r1
 8003306:	609a      	str	r2, [r3, #8]
 8003308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800330a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800330c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800330e:	f383 8810 	msr	PRIMASK, r3
}
 8003312:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003318:	2b01      	cmp	r3, #1
 800331a:	d118      	bne.n	800334e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800331c:	f3ef 8310 	mrs	r3, PRIMASK
 8003320:	60bb      	str	r3, [r7, #8]
  return(result);
 8003322:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003324:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003326:	2301      	movs	r3, #1
 8003328:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	f383 8810 	msr	PRIMASK, r3
}
 8003330:	46c0      	nop			@ (mov r8, r8)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2110      	movs	r1, #16
 800333e:	438a      	bics	r2, r1
 8003340:	601a      	str	r2, [r3, #0]
 8003342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003344:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	f383 8810 	msr	PRIMASK, r3
}
 800334c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	228c      	movs	r2, #140	@ 0x8c
 8003352:	2120      	movs	r1, #32
 8003354:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003362:	46c0      	nop			@ (mov r8, r8)
 8003364:	46bd      	mov	sp, r7
 8003366:	b00e      	add	sp, #56	@ 0x38
 8003368:	bd80      	pop	{r7, pc}
 800336a:	46c0      	nop			@ (mov r8, r8)
 800336c:	fffffedf 	.word	0xfffffedf
 8003370:	effffffe 	.word	0xeffffffe

08003374 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2284      	movs	r2, #132	@ 0x84
 8003380:	5c9b      	ldrb	r3, [r3, r2]
 8003382:	2b01      	cmp	r3, #1
 8003384:	d101      	bne.n	800338a <HAL_UARTEx_DisableFifoMode+0x16>
 8003386:	2302      	movs	r3, #2
 8003388:	e027      	b.n	80033da <HAL_UARTEx_DisableFifoMode+0x66>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2284      	movs	r2, #132	@ 0x84
 800338e:	2101      	movs	r1, #1
 8003390:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2288      	movs	r2, #136	@ 0x88
 8003396:	2124      	movs	r1, #36	@ 0x24
 8003398:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2101      	movs	r1, #1
 80033ae:	438a      	bics	r2, r1
 80033b0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	4a0b      	ldr	r2, [pc, #44]	@ (80033e4 <HAL_UARTEx_DisableFifoMode+0x70>)
 80033b6:	4013      	ands	r3, r2
 80033b8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68fa      	ldr	r2, [r7, #12]
 80033c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2288      	movs	r2, #136	@ 0x88
 80033cc:	2120      	movs	r1, #32
 80033ce:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2284      	movs	r2, #132	@ 0x84
 80033d4:	2100      	movs	r1, #0
 80033d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	0018      	movs	r0, r3
 80033dc:	46bd      	mov	sp, r7
 80033de:	b004      	add	sp, #16
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	46c0      	nop			@ (mov r8, r8)
 80033e4:	dfffffff 	.word	0xdfffffff

080033e8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2284      	movs	r2, #132	@ 0x84
 80033f6:	5c9b      	ldrb	r3, [r3, r2]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d101      	bne.n	8003400 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80033fc:	2302      	movs	r3, #2
 80033fe:	e02e      	b.n	800345e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2284      	movs	r2, #132	@ 0x84
 8003404:	2101      	movs	r1, #1
 8003406:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2288      	movs	r2, #136	@ 0x88
 800340c:	2124      	movs	r1, #36	@ 0x24
 800340e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2101      	movs	r1, #1
 8003424:	438a      	bics	r2, r1
 8003426:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	00db      	lsls	r3, r3, #3
 8003430:	08d9      	lsrs	r1, r3, #3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	683a      	ldr	r2, [r7, #0]
 8003438:	430a      	orrs	r2, r1
 800343a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	0018      	movs	r0, r3
 8003440:	f000 f854 	bl	80034ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	68fa      	ldr	r2, [r7, #12]
 800344a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2288      	movs	r2, #136	@ 0x88
 8003450:	2120      	movs	r1, #32
 8003452:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2284      	movs	r2, #132	@ 0x84
 8003458:	2100      	movs	r1, #0
 800345a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800345c:	2300      	movs	r3, #0
}
 800345e:	0018      	movs	r0, r3
 8003460:	46bd      	mov	sp, r7
 8003462:	b004      	add	sp, #16
 8003464:	bd80      	pop	{r7, pc}
	...

08003468 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2284      	movs	r2, #132	@ 0x84
 8003476:	5c9b      	ldrb	r3, [r3, r2]
 8003478:	2b01      	cmp	r3, #1
 800347a:	d101      	bne.n	8003480 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800347c:	2302      	movs	r3, #2
 800347e:	e02f      	b.n	80034e0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2284      	movs	r2, #132	@ 0x84
 8003484:	2101      	movs	r1, #1
 8003486:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2288      	movs	r2, #136	@ 0x88
 800348c:	2124      	movs	r1, #36	@ 0x24
 800348e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2101      	movs	r1, #1
 80034a4:	438a      	bics	r2, r1
 80034a6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	4a0e      	ldr	r2, [pc, #56]	@ (80034e8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80034b0:	4013      	ands	r3, r2
 80034b2:	0019      	movs	r1, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	683a      	ldr	r2, [r7, #0]
 80034ba:	430a      	orrs	r2, r1
 80034bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	0018      	movs	r0, r3
 80034c2:	f000 f813 	bl	80034ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	68fa      	ldr	r2, [r7, #12]
 80034cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2288      	movs	r2, #136	@ 0x88
 80034d2:	2120      	movs	r1, #32
 80034d4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2284      	movs	r2, #132	@ 0x84
 80034da:	2100      	movs	r1, #0
 80034dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	0018      	movs	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	b004      	add	sp, #16
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	f1ffffff 	.word	0xf1ffffff

080034ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80034ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d108      	bne.n	800350e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	226a      	movs	r2, #106	@ 0x6a
 8003500:	2101      	movs	r1, #1
 8003502:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2268      	movs	r2, #104	@ 0x68
 8003508:	2101      	movs	r1, #1
 800350a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800350c:	e043      	b.n	8003596 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800350e:	260f      	movs	r6, #15
 8003510:	19bb      	adds	r3, r7, r6
 8003512:	2208      	movs	r2, #8
 8003514:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003516:	200e      	movs	r0, #14
 8003518:	183b      	adds	r3, r7, r0
 800351a:	2208      	movs	r2, #8
 800351c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	0e5b      	lsrs	r3, r3, #25
 8003526:	b2da      	uxtb	r2, r3
 8003528:	240d      	movs	r4, #13
 800352a:	193b      	adds	r3, r7, r4
 800352c:	2107      	movs	r1, #7
 800352e:	400a      	ands	r2, r1
 8003530:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	0f5b      	lsrs	r3, r3, #29
 800353a:	b2da      	uxtb	r2, r3
 800353c:	250c      	movs	r5, #12
 800353e:	197b      	adds	r3, r7, r5
 8003540:	2107      	movs	r1, #7
 8003542:	400a      	ands	r2, r1
 8003544:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003546:	183b      	adds	r3, r7, r0
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	197a      	adds	r2, r7, r5
 800354c:	7812      	ldrb	r2, [r2, #0]
 800354e:	4914      	ldr	r1, [pc, #80]	@ (80035a0 <UARTEx_SetNbDataToProcess+0xb4>)
 8003550:	5c8a      	ldrb	r2, [r1, r2]
 8003552:	435a      	muls	r2, r3
 8003554:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003556:	197b      	adds	r3, r7, r5
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	4a12      	ldr	r2, [pc, #72]	@ (80035a4 <UARTEx_SetNbDataToProcess+0xb8>)
 800355c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800355e:	0019      	movs	r1, r3
 8003560:	f7fc fe5a 	bl	8000218 <__divsi3>
 8003564:	0003      	movs	r3, r0
 8003566:	b299      	uxth	r1, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	226a      	movs	r2, #106	@ 0x6a
 800356c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800356e:	19bb      	adds	r3, r7, r6
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	193a      	adds	r2, r7, r4
 8003574:	7812      	ldrb	r2, [r2, #0]
 8003576:	490a      	ldr	r1, [pc, #40]	@ (80035a0 <UARTEx_SetNbDataToProcess+0xb4>)
 8003578:	5c8a      	ldrb	r2, [r1, r2]
 800357a:	435a      	muls	r2, r3
 800357c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800357e:	193b      	adds	r3, r7, r4
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	4a08      	ldr	r2, [pc, #32]	@ (80035a4 <UARTEx_SetNbDataToProcess+0xb8>)
 8003584:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003586:	0019      	movs	r1, r3
 8003588:	f7fc fe46 	bl	8000218 <__divsi3>
 800358c:	0003      	movs	r3, r0
 800358e:	b299      	uxth	r1, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2268      	movs	r2, #104	@ 0x68
 8003594:	5299      	strh	r1, [r3, r2]
}
 8003596:	46c0      	nop			@ (mov r8, r8)
 8003598:	46bd      	mov	sp, r7
 800359a:	b005      	add	sp, #20
 800359c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800359e:	46c0      	nop			@ (mov r8, r8)
 80035a0:	08003690 	.word	0x08003690
 80035a4:	08003698 	.word	0x08003698

080035a8 <memset>:
 80035a8:	0003      	movs	r3, r0
 80035aa:	1882      	adds	r2, r0, r2
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d100      	bne.n	80035b2 <memset+0xa>
 80035b0:	4770      	bx	lr
 80035b2:	7019      	strb	r1, [r3, #0]
 80035b4:	3301      	adds	r3, #1
 80035b6:	e7f9      	b.n	80035ac <memset+0x4>

080035b8 <__libc_init_array>:
 80035b8:	b570      	push	{r4, r5, r6, lr}
 80035ba:	2600      	movs	r6, #0
 80035bc:	4c0c      	ldr	r4, [pc, #48]	@ (80035f0 <__libc_init_array+0x38>)
 80035be:	4d0d      	ldr	r5, [pc, #52]	@ (80035f4 <__libc_init_array+0x3c>)
 80035c0:	1b64      	subs	r4, r4, r5
 80035c2:	10a4      	asrs	r4, r4, #2
 80035c4:	42a6      	cmp	r6, r4
 80035c6:	d109      	bne.n	80035dc <__libc_init_array+0x24>
 80035c8:	2600      	movs	r6, #0
 80035ca:	f000 f819 	bl	8003600 <_init>
 80035ce:	4c0a      	ldr	r4, [pc, #40]	@ (80035f8 <__libc_init_array+0x40>)
 80035d0:	4d0a      	ldr	r5, [pc, #40]	@ (80035fc <__libc_init_array+0x44>)
 80035d2:	1b64      	subs	r4, r4, r5
 80035d4:	10a4      	asrs	r4, r4, #2
 80035d6:	42a6      	cmp	r6, r4
 80035d8:	d105      	bne.n	80035e6 <__libc_init_array+0x2e>
 80035da:	bd70      	pop	{r4, r5, r6, pc}
 80035dc:	00b3      	lsls	r3, r6, #2
 80035de:	58eb      	ldr	r3, [r5, r3]
 80035e0:	4798      	blx	r3
 80035e2:	3601      	adds	r6, #1
 80035e4:	e7ee      	b.n	80035c4 <__libc_init_array+0xc>
 80035e6:	00b3      	lsls	r3, r6, #2
 80035e8:	58eb      	ldr	r3, [r5, r3]
 80035ea:	4798      	blx	r3
 80035ec:	3601      	adds	r6, #1
 80035ee:	e7f2      	b.n	80035d6 <__libc_init_array+0x1e>
 80035f0:	080036a8 	.word	0x080036a8
 80035f4:	080036a8 	.word	0x080036a8
 80035f8:	080036ac 	.word	0x080036ac
 80035fc:	080036a8 	.word	0x080036a8

08003600 <_init>:
 8003600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003602:	46c0      	nop			@ (mov r8, r8)
 8003604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003606:	bc08      	pop	{r3}
 8003608:	469e      	mov	lr, r3
 800360a:	4770      	bx	lr

0800360c <_fini>:
 800360c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800360e:	46c0      	nop			@ (mov r8, r8)
 8003610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003612:	bc08      	pop	{r3}
 8003614:	469e      	mov	lr, r3
 8003616:	4770      	bx	lr
