
------------------------------------- Proof -------------------------------------

PRE	S0= PC[Out]=addr                                            Premise(F1)
	S1= ICache[addr]={0,rS,rT,rD,0,10}                          Premise(F3)
	S2= GPR[rS]=a                                               Premise(F4)
	S3= GPR[rT]=b                                               Premise(F5)

IF	S4= PC.Out=addr                                             PC-Out(S0)
	S5= PC.Out=>ICache.IEA                                      Premise(F10)
	S6= ICache.IEA=addr                                         Path(S4,S5)
	S7= ICache.Out={0,rS,rT,rD,0,10}                            ICache-Search(S6,S1)
	S8= ICache.Out=>IR_ID.In                                    Premise(F14)
	S9= IR_ID.In={0,rS,rT,rD,0,10}                              Path(S7,S8)
	S10= CtrlPC=0                                               Premise(F27)
	S11= CtrlPCInc=1                                            Premise(F28)
	S12= PC[Out]=addr+4                                         PC-Inc(S0,S10,S11)
	S13= CtrlIR_ID=1                                            Premise(F33)
	S14= [IR_ID]={0,rS,rT,rD,0,10}                              IR_ID-Write(S9,S13)
	S15= CtrlGPR=0                                              Premise(F36)
	S16= GPR[rS]=a                                              GPR-Hold(S2,S15)
	S17= GPR[rT]=b                                              GPR-Hold(S3,S15)

ID	S18= IR_ID.Out={0,rS,rT,rD,0,10}                            IR-Out(S14)
	S19= IR_ID.Out25_21=rS                                      IR-Out(S14)
	S20= IR_ID.Out20_16=rT                                      IR-Out(S14)
	S21= IR_ID.Out25_21=>GPR.RReg1                              Premise(F90)
	S22= GPR.RReg1=rS                                           Path(S19,S21)
	S23= GPR.Rdata1=a                                           GPR-Read(S22,S16)
	S24= IR_ID.Out20_16=>GPR.RReg2                              Premise(F91)
	S25= GPR.RReg2=rT                                           Path(S20,S24)
	S26= GPR.Rdata2=b                                           GPR-Read(S25,S17)
	S27= GPR.Rdata1=>FU.InID1                                   Premise(F93)
	S28= FU.InID1=a                                             Path(S23,S27)
	S29= FU.OutID1=FU(a)                                        FU-Forward(S28)
	S30= FU.OutID1=>A_EX.In                                     Premise(F95)
	S31= A_EX.In=FU(a)                                          Path(S29,S30)
	S32= GPR.Rdata2=>FU.InID2                                   Premise(F96)
	S33= FU.InID2=b                                             Path(S26,S32)
	S34= FU.OutID2=FU(b)                                        FU-Forward(S33)
	S35= FU.OutID2=>B_EX.In                                     Premise(F98)
	S36= B_EX.In=FU(b)                                          Path(S34,S35)
	S37= IR_ID.Out=>IR_EX.In                                    Premise(F99)
	S38= IR_EX.In={0,rS,rT,rD,0,10}                             Path(S18,S37)
	S39= CtrlPC=0                                               Premise(F107)
	S40= CtrlPCInc=0                                            Premise(F108)
	S41= PC[Out]=addr+4                                         PC-Hold(S12,S39,S40)
	S42= CtrlA_EX=1                                             Premise(F117)
	S43= [A_EX]=FU(a)                                           A_EX-Write(S31,S42)
	S44= CtrlB_EX=1                                             Premise(F118)
	S45= [B_EX]=FU(b)                                           B_EX-Write(S36,S44)
	S46= CtrlIR_EX=1                                            Premise(F119)
	S47= [IR_EX]={0,rS,rT,rD,0,10}                              IR_EX-Write(S38,S46)

EX	S48= A_EX.Out=FU(a)                                         A_EX-Out(S43)
	S49= B_EX.Out=FU(b)                                         B_EX-Out(S45)
	S50= IR_EX.Out={0,rS,rT,rD,0,10}                            IR_EX-Out(S47)
	S51= CMPU.A=32'b0                                           Premise(F139)
	S52= B_EX.Out=>CMPU.B                                       Premise(F140)
	S53= CMPU.B=FU(b)                                           Path(S49,S52)
	S54= CMPU.zero=CompareS(32'b0,FU(b))                        CMPU-CMPS(S51,S53)
	S55= CMPU.zero=>ConditionReg_MEM.In                         Premise(F142)
	S56= ConditionReg_MEM.In=CompareS(32'b0,FU(b))              Path(S54,S55)
	S57= IR_EX.Out=>IR_MEM.In                                   Premise(F143)
	S58= IR_MEM.In={0,rS,rT,rD,0,10}                            Path(S50,S57)
	S59= A_EX.Out=>A_MEM.In                                     Premise(F144)
	S60= A_MEM.In=FU(a)                                         Path(S48,S59)
	S61= CtrlPC=0                                               Premise(F151)
	S62= CtrlPCInc=0                                            Premise(F152)
	S63= PC[Out]=addr+4                                         PC-Hold(S41,S61,S62)
	S64= CtrlConditionReg_MEM=1                                 Premise(F164)
	S65= [ConditionReg_MEM]=CompareS(32'b0,FU(b))               ConditionReg_MEM-Write(S56,S64)
	S66= CtrlIR_MEM=1                                           Premise(F165)
	S67= [IR_MEM]={0,rS,rT,rD,0,10}                             IR_MEM-Write(S58,S66)
	S68= CtrlA_MEM=1                                            Premise(F166)
	S69= [A_MEM]=FU(a)                                          A_MEM-Write(S60,S68)

MEM	S70= ConditionReg_MEM.Out=CompareS(32'b0,FU(b))             ConditionReg_MEM-Out(S65)
	S71= IR_MEM.Out={0,rS,rT,rD,0,10}                           IR_MEM-Out(S67)
	S72= A_MEM.Out=FU(a)                                        A_MEM-Out(S69)
	S73= IR_MEM.Out=>IR_DMMU1.In                                Premise(F185)
	S74= IR_DMMU1.In={0,rS,rT,rD,0,10}                          Path(S71,S73)
	S75= A_MEM.Out=>A_DMMU1.In                                  Premise(F187)
	S76= A_DMMU1.In=FU(a)                                       Path(S72,S75)
	S77= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F190)
	S78= ConditionReg_DMMU1.In=CompareS(32'b0,FU(b))            Path(S70,S77)
	S79= CtrlPC=0                                               Premise(F200)
	S80= CtrlPCInc=0                                            Premise(F201)
	S81= PC[Out]=addr+4                                         PC-Hold(S63,S79,S80)
	S82= CtrlIR_DMMU1=1                                         Premise(F216)
	S83= [IR_DMMU1]={0,rS,rT,rD,0,10}                           IR_DMMU1-Write(S74,S82)
	S84= CtrlA_DMMU1=1                                          Premise(F218)
	S85= [A_DMMU1]=FU(a)                                        A_DMMU1-Write(S76,S84)
	S86= CtrlConditionReg_DMMU1=1                               Premise(F222)
	S87= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))             ConditionReg_DMMU1-Write(S78,S86)

MEM(DMMU1)	S88= IR_DMMU1.Out={0,rS,rT,rD,0,10}                         IR_DMMU1-Out(S83)
	S89= A_DMMU1.Out=FU(a)                                      A_DMMU1-Out(S85)
	S90= ConditionReg_DMMU1.Out=CompareS(32'b0,FU(b))           ConditionReg_DMMU1-Out(S87)
	S91= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F235)
	S92= IR_DMMU2.In={0,rS,rT,rD,0,10}                          Path(S88,S91)
	S93= A_DMMU1.Out=>A_DMMU2.In                                Premise(F236)
	S94= A_DMMU2.In=FU(a)                                       Path(S89,S93)
	S95= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F237)
	S96= ConditionReg_DMMU2.In=CompareS(32'b0,FU(b))            Path(S90,S95)
	S97= CtrlPC=0                                               Premise(F244)
	S98= CtrlPCInc=0                                            Premise(F245)
	S99= PC[Out]=addr+4                                         PC-Hold(S81,S97,S98)
	S100= CtrlIR_DMMU2=1                                        Premise(F268)
	S101= [IR_DMMU2]={0,rS,rT,rD,0,10}                          IR_DMMU2-Write(S92,S100)
	S102= CtrlA_DMMU2=1                                         Premise(F269)
	S103= [A_DMMU2]=FU(a)                                       A_DMMU2-Write(S94,S102)
	S104= CtrlConditionReg_DMMU2=1                              Premise(F270)
	S105= [ConditionReg_DMMU2]=CompareS(32'b0,FU(b))            ConditionReg_DMMU2-Write(S96,S104)

MEM(DMMU2)	S106= IR_DMMU2.Out={0,rS,rT,rD,0,10}                        IR_DMMU2-Out(S101)
	S107= A_DMMU2.Out=FU(a)                                     A_DMMU2-Out(S103)
	S108= ConditionReg_DMMU2.Out=CompareS(32'b0,FU(b))          ConditionReg_DMMU2-Out(S105)
	S109= IR_DMMU2.Out=>IR_WB.In                                Premise(F276)
	S110= IR_WB.In={0,rS,rT,rD,0,10}                            Path(S106,S109)
	S111= A_DMMU2.Out=>A_WB.In                                  Premise(F277)
	S112= A_WB.In=FU(a)                                         Path(S107,S111)
	S113= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F278)
	S114= ConditionReg_WB.In=CompareS(32'b0,FU(b))              Path(S108,S113)
	S115= CtrlPC=0                                              Premise(F285)
	S116= CtrlPCInc=0                                           Premise(F286)
	S117= PC[Out]=addr+4                                        PC-Hold(S99,S115,S116)
	S118= CtrlIR_WB=1                                           Premise(F302)
	S119= [IR_WB]={0,rS,rT,rD,0,10}                             IR_WB-Write(S110,S118)
	S120= CtrlA_WB=1                                            Premise(F304)
	S121= [A_WB]=FU(a)                                          A_WB-Write(S112,S120)
	S122= CtrlConditionReg_WB=1                                 Premise(F308)
	S123= [ConditionReg_WB]=CompareS(32'b0,FU(b))               ConditionReg_WB-Write(S114,S122)

WB	S124= IR_WB.Out15_11=rD                                     IR-Out(S119)
	S125= A_WB.Out=FU(a)                                        A_WB-Out(S121)
	S126= IR_WB.Out15_11=>GPR.WReg                              Premise(F315)
	S127= GPR.WReg=rD                                           Path(S124,S126)
	S128= A_WB.Out=>GPR.WData                                   Premise(F316)
	S129= GPR.WData=FU(a)                                       Path(S125,S128)
	S130= CtrlPC=0                                              Premise(F325)
	S131= CtrlPCInc=0                                           Premise(F326)
	S132= PC[Out]=addr+4                                        PC-Hold(S117,S130,S131)
	S133= CtrlGPR=1                                             Premise(F334)
	S134= GPR[rD]=FU(a)                                         GPR-Write(S127,S129,S133)
	S135= CtrlConditionReg_WB=0                                 Premise(F348)
	S136= [ConditionReg_WB]=CompareS(32'b0,FU(b))               ConditionReg_WB-Hold(S123,S135)

POST	S132= PC[Out]=addr+4                                        PC-Hold(S117,S130,S131)
	S134= GPR[rD]=FU(a)                                         GPR-Write(S127,S129,S133)
	S136= [ConditionReg_WB]=CompareS(32'b0,FU(b))               ConditionReg_WB-Hold(S123,S135)

