fifo_generator_0.v,verilog,xil_defaultlib,../../../../../../../ip_repo/axi_stream_interface_1_0/src/fifo_generator_0/sim/fifo_generator_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
