<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Tomohiro Yoneda | Genetic Logic Lab</title><link>/author/tomohiro-yoneda/</link><atom:link href="/author/tomohiro-yoneda/index.xml" rel="self" type="application/rss+xml"/><description>Tomohiro Yoneda</description><generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Tue, 01 Mar 2016 00:00:00 +0000</lastBuildDate><image><url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url><title>Tomohiro Yoneda</title><link>/author/tomohiro-yoneda/</link></image><item><title>An Improved Fault-Tolerant Routing Algorithm for a Network-on-Chip Derived with Formal Analysis</title><link>/publication/improved-faulttolerant-routing-zhang-2016/</link><pubDate>Tue, 01 Mar 2016 00:00:00 +0000</pubDate><guid>/publication/improved-faulttolerant-routing-zhang-2016/</guid><description/></item><item><title>Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-on-Chip</title><link>/publication/formal-analysis-fault-tolerant-zhang-2014/</link><pubDate>Wed, 01 Jan 2014 00:00:00 +0000</pubDate><guid>/publication/formal-analysis-fault-tolerant-zhang-2014/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/verification-analog-mixed-signal-little-2011/</link><pubDate>Fri, 01 Apr 2011 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-little-2011/</guid><description/></item><item><title>A Behavioral Synthesis System for Asynchronous Circuits with Bundled-Data Implementation</title><link>/publication/behavioral-synthesis-system-hamada-2009/</link><pubDate>Thu, 01 Jan 2009 00:00:00 +0000</pubDate><guid>/publication/behavioral-synthesis-system-hamada-2009/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods</title><link>/publication/verification-analog-mixed-signal-walter-2008/</link><pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-walter-2008/</guid><description/></item><item><title>A Behavioral Synthesis Method for Asynchronous Circuits with Bundled-Data Implementation (Tool Paper)</title><link>/publication/behavioral-synthesis-method-naohirohamada-2008/</link><pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate><guid>/publication/behavioral-synthesis-method-naohirohamada-2008/</guid><description/></item><item><title>Hazard Checking of Timed Asynchronous Circuits Revisited</title><link>/publication/hazard-checking-timed-beal-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/hazard-checking-timed-beal-2007/</guid><description/></item><item><title>Synthesis of Timed Circuits Based on Decomposition</title><link>/publication/synthesis-timed-circuits-yoneda-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/synthesis-timed-circuits-yoneda-2007/</guid><description/></item><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>/publication/efficient-verification-hazard-freedom-nelson-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>/publication/efficient-verification-hazard-freedom-nelson-2007/</guid><description/></item><item><title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title><link>/publication/symbolic-model-checking-walter-2007-a/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/symbolic-model-checking-walter-2007-a/</guid><description/></item><item><title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title><link>/publication/symbolic-model-checking-walter-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/symbolic-model-checking-walter-2007/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/verification-analog-mixed-signal-little-2006/</link><pubDate>Wed, 01 Nov 2006 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-little-2006/</guid><description/></item><item><title>ILP-Based Scheduling for Asynchronous Circuits in Bundled-Data Implementation</title><link>/publication/il-pbased-scheduling-asynchronous-saito-2006/</link><pubDate>Fri, 01 Sep 2006 00:00:00 +0000</pubDate><guid>/publication/il-pbased-scheduling-asynchronous-saito-2006/</guid><description/></item><item><title>Failure Trace Analysis of Timed Circuits for Automatic Timing Constraints Derivation</title><link>/publication/failure-trace-analysis-kitai-2005/</link><pubDate>Tue, 01 Nov 2005 00:00:00 +0000</pubDate><guid>/publication/failure-trace-analysis-kitai-2005/</guid><description/></item><item><title>Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits</title><link>/publication/partial-order-reduction-pradubsuwun-2005/</link><pubDate>Fri, 01 Jul 2005 00:00:00 +0000</pubDate><guid>/publication/partial-order-reduction-pradubsuwun-2005/</guid><description/></item><item><title>A Scheduling Method for Asynchronous Bundled-Data Implementations</title><link>/publication/scheduling-method-asynchronous-saito-2005-a/</link><pubDate>Wed, 01 Jun 2005 00:00:00 +0000</pubDate><guid>/publication/scheduling-method-asynchronous-saito-2005-a/</guid><description/></item><item><title>Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits</title><link>/publication/partial-order-reduction-pradubsuwun-2004/</link><pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate><guid>/publication/partial-order-reduction-pradubsuwun-2004/</guid><description/></item><item><title>Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets</title><link>/publication/verification-analog-mixed-signal-little-2004-a/</link><pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-little-2004-a/</guid><description/></item><item><title>Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets</title><link>/publication/verification-analog-mixed-signal-little-2004/</link><pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-little-2004/</guid><description/></item><item><title>Partial Order Reduction for Timed Circuit Verification Based on Level Oriented Model</title><link>/publication/partial-order-reduction-kitai-2003/</link><pubDate>Mon, 01 Dec 2003 00:00:00 +0000</pubDate><guid>/publication/partial-order-reduction-kitai-2003/</guid><description/></item><item><title>Verification of Timed Circuits with Failure Directed Abstractions</title><link>/publication/verification-timed-circuits-zheng-2003/</link><pubDate>Wed, 01 Oct 2003 00:00:00 +0000</pubDate><guid>/publication/verification-timed-circuits-zheng-2003/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits Using Partial Order Reduction</title><link>/publication/modular-synthesis-timed-yoneda-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/modular-synthesis-timed-yoneda-2002/</guid><description/></item><item><title>Framework of Timed Trace Theoretic Verification Revisited</title><link>/publication/framework-timed-trace-zhou-2002/</link><pubDate>Tue, 01 Oct 2002 00:00:00 +0000</pubDate><guid>/publication/framework-timed-trace-zhou-2002/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits Using Partial Orders on LPNs</title><link>/publication/modular-synthesis-timed-mercer-2002/</link><pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate><guid>/publication/modular-synthesis-timed-mercer-2002/</guid><description/></item><item><title>Automatic Derivation of Timing Constraints by Failure Analysis</title><link>/publication/automatic-derivation-timing-yoneda-2002/</link><pubDate>Tue, 01 Jan 2002 00:00:00 +0000</pubDate><guid>/publication/automatic-derivation-timing-yoneda-2002/</guid><description/></item><item><title>Framework of Timed Trace Theoretic Verification Revisited</title><link>/publication/framework-timed-trace-zhou-2001/</link><pubDate>Thu, 01 Nov 2001 00:00:00 +0000</pubDate><guid>/publication/framework-timed-trace-zhou-2001/</guid><description/></item><item><title>Improved POSET Timing Analysis in Timed Petri Nets</title><link>/publication/improved-poset-timing-mercer-2001-a/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/improved-poset-timing-mercer-2001-a/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits Using Partial Orders on LPNs</title><link>/publication/modular-synthesis-timed-mercer-2001/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/modular-synthesis-timed-mercer-2001/</guid><description/></item><item><title>Improved POSET Timing Analysis in Timed Petri Nets</title><link>/publication/improved-poset-timing-mercer-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/improved-poset-timing-mercer-2001/</guid><description/></item></channel></rss>