{
  "module_name": "dcore0_mme_qm_arc_aux_regs.h",
  "hash_id": "1e031a9368ce50477051adf022f594835616737a7bf43cffd9cbf48bbef073bc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_mme_qm_arc_aux_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_MME_QM_ARC_AUX_REGS_H_\n#define ASIC_REG_DCORE0_MME_QM_ARC_AUX_REGS_H_\n\n \n\n#define mmDCORE0_MME_QM_ARC_AUX_RUN_HALT_REQ 0x40C8100\n\n#define mmDCORE0_MME_QM_ARC_AUX_RUN_HALT_ACK 0x40C8104\n\n#define mmDCORE0_MME_QM_ARC_AUX_RST_VEC_ADDR 0x40C8108\n\n#define mmDCORE0_MME_QM_ARC_AUX_DBG_MODE 0x40C810C\n\n#define mmDCORE0_MME_QM_ARC_AUX_CLUSTER_NUM 0x40C8110\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_NUM 0x40C8114\n\n#define mmDCORE0_MME_QM_ARC_AUX_WAKE_UP_EVENT 0x40C8118\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_SYS_ADDR_BASE 0x40C811C\n\n#define mmDCORE0_MME_QM_ARC_AUX_CTI_AP_STS 0x40C8120\n\n#define mmDCORE0_MME_QM_ARC_AUX_CTI_CFG_MUX_SEL 0x40C8124\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_RST 0x40C8128\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_RST_REQ 0x40C812C\n\n#define mmDCORE0_MME_QM_ARC_AUX_SRAM_LSB_ADDR 0x40C8130\n\n#define mmDCORE0_MME_QM_ARC_AUX_SRAM_MSB_ADDR 0x40C8134\n\n#define mmDCORE0_MME_QM_ARC_AUX_PCIE_LSB_ADDR 0x40C8138\n\n#define mmDCORE0_MME_QM_ARC_AUX_PCIE_MSB_ADDR 0x40C813C\n\n#define mmDCORE0_MME_QM_ARC_AUX_CFG_LSB_ADDR 0x40C8140\n\n#define mmDCORE0_MME_QM_ARC_AUX_CFG_MSB_ADDR 0x40C8144\n\n#define mmDCORE0_MME_QM_ARC_AUX_HBM0_LSB_ADDR 0x40C8150\n\n#define mmDCORE0_MME_QM_ARC_AUX_HBM0_MSB_ADDR 0x40C8154\n\n#define mmDCORE0_MME_QM_ARC_AUX_HBM1_LSB_ADDR 0x40C8158\n\n#define mmDCORE0_MME_QM_ARC_AUX_HBM1_MSB_ADDR 0x40C815C\n\n#define mmDCORE0_MME_QM_ARC_AUX_HBM2_LSB_ADDR 0x40C8160\n\n#define mmDCORE0_MME_QM_ARC_AUX_HBM2_MSB_ADDR 0x40C8164\n\n#define mmDCORE0_MME_QM_ARC_AUX_HBM3_LSB_ADDR 0x40C8168\n\n#define mmDCORE0_MME_QM_ARC_AUX_HBM3_MSB_ADDR 0x40C816C\n\n#define mmDCORE0_MME_QM_ARC_AUX_HBM0_OFFSET 0x40C8170\n\n#define mmDCORE0_MME_QM_ARC_AUX_HBM1_OFFSET 0x40C8174\n\n#define mmDCORE0_MME_QM_ARC_AUX_HBM2_OFFSET 0x40C8178\n\n#define mmDCORE0_MME_QM_ARC_AUX_HBM3_OFFSET 0x40C817C\n\n#define mmDCORE0_MME_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_0 0x40C8180\n\n#define mmDCORE0_MME_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_1 0x40C8184\n\n#define mmDCORE0_MME_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_2 0x40C8188\n\n#define mmDCORE0_MME_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_3 0x40C818C\n\n#define mmDCORE0_MME_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_4 0x40C8190\n\n#define mmDCORE0_MME_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_5 0x40C8194\n\n#define mmDCORE0_MME_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_6 0x40C8198\n\n#define mmDCORE0_MME_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_0 0x40C819C\n\n#define mmDCORE0_MME_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_1 0x40C81A0\n\n#define mmDCORE0_MME_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_2 0x40C81A4\n\n#define mmDCORE0_MME_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_3 0x40C81A8\n\n#define mmDCORE0_MME_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_4 0x40C81AC\n\n#define mmDCORE0_MME_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_5 0x40C81B0\n\n#define mmDCORE0_MME_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_6 0x40C81B4\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_CBU_AWCACHE_OVR 0x40C81B8\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_LBU_AWCACHE_OVR 0x40C81BC\n\n#define mmDCORE0_MME_QM_ARC_AUX_CONTEXT_ID_0 0x40C81C0\n\n#define mmDCORE0_MME_QM_ARC_AUX_CONTEXT_ID_1 0x40C81C4\n\n#define mmDCORE0_MME_QM_ARC_AUX_CONTEXT_ID_2 0x40C81C8\n\n#define mmDCORE0_MME_QM_ARC_AUX_CONTEXT_ID_3 0x40C81CC\n\n#define mmDCORE0_MME_QM_ARC_AUX_CONTEXT_ID_4 0x40C81D0\n\n#define mmDCORE0_MME_QM_ARC_AUX_CONTEXT_ID_5 0x40C81D4\n\n#define mmDCORE0_MME_QM_ARC_AUX_CONTEXT_ID_6 0x40C81D8\n\n#define mmDCORE0_MME_QM_ARC_AUX_CONTEXT_ID_7 0x40C81DC\n\n#define mmDCORE0_MME_QM_ARC_AUX_CID_OFFSET_0 0x40C81E0\n\n#define mmDCORE0_MME_QM_ARC_AUX_CID_OFFSET_1 0x40C81E4\n\n#define mmDCORE0_MME_QM_ARC_AUX_CID_OFFSET_2 0x40C81E8\n\n#define mmDCORE0_MME_QM_ARC_AUX_CID_OFFSET_3 0x40C81EC\n\n#define mmDCORE0_MME_QM_ARC_AUX_CID_OFFSET_4 0x40C81F0\n\n#define mmDCORE0_MME_QM_ARC_AUX_CID_OFFSET_5 0x40C81F4\n\n#define mmDCORE0_MME_QM_ARC_AUX_CID_OFFSET_6 0x40C81F8\n\n#define mmDCORE0_MME_QM_ARC_AUX_CID_OFFSET_7 0x40C81FC\n\n#define mmDCORE0_MME_QM_ARC_AUX_SW_INTR_0 0x40C8200\n\n#define mmDCORE0_MME_QM_ARC_AUX_SW_INTR_1 0x40C8204\n\n#define mmDCORE0_MME_QM_ARC_AUX_SW_INTR_2 0x40C8208\n\n#define mmDCORE0_MME_QM_ARC_AUX_SW_INTR_3 0x40C820C\n\n#define mmDCORE0_MME_QM_ARC_AUX_SW_INTR_4 0x40C8210\n\n#define mmDCORE0_MME_QM_ARC_AUX_SW_INTR_5 0x40C8214\n\n#define mmDCORE0_MME_QM_ARC_AUX_SW_INTR_6 0x40C8218\n\n#define mmDCORE0_MME_QM_ARC_AUX_SW_INTR_7 0x40C821C\n\n#define mmDCORE0_MME_QM_ARC_AUX_SW_INTR_8 0x40C8220\n\n#define mmDCORE0_MME_QM_ARC_AUX_SW_INTR_9 0x40C8224\n\n#define mmDCORE0_MME_QM_ARC_AUX_SW_INTR_10 0x40C8228\n\n#define mmDCORE0_MME_QM_ARC_AUX_SW_INTR_11 0x40C822C\n\n#define mmDCORE0_MME_QM_ARC_AUX_SW_INTR_12 0x40C8230\n\n#define mmDCORE0_MME_QM_ARC_AUX_SW_INTR_13 0x40C8234\n\n#define mmDCORE0_MME_QM_ARC_AUX_SW_INTR_14 0x40C8238\n\n#define mmDCORE0_MME_QM_ARC_AUX_SW_INTR_15 0x40C823C\n\n#define mmDCORE0_MME_QM_ARC_AUX_IRQ_INTR_MASK_0 0x40C8280\n\n#define mmDCORE0_MME_QM_ARC_AUX_IRQ_INTR_MASK_1 0x40C8284\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_SEI_INTR_STS 0x40C8290\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_SEI_INTR_CLR 0x40C8294\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_SEI_INTR_MASK 0x40C8298\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_EXCPTN_CAUSE 0x40C829C\n\n#define mmDCORE0_MME_QM_ARC_AUX_SEI_INTR_HALT_EN 0x40C82A0\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_SEI_INTR_HALT_MASK 0x40C82A4\n\n#define mmDCORE0_MME_QM_ARC_AUX_QMAN_SEI_INTR_HALT_MASK 0x40C82A8\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REI_INTR_STS 0x40C82B0\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REI_INTR_CLR 0x40C82B4\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REI_INTR_MASK 0x40C82B8\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_ECC_ERR_ADDR 0x40C82BC\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_ECC_SYNDROME 0x40C82C0\n\n#define mmDCORE0_MME_QM_ARC_AUX_I_CACHE_ECC_ERR_ADDR 0x40C82C4\n\n#define mmDCORE0_MME_QM_ARC_AUX_I_CACHE_ECC_SYNDROME 0x40C82C8\n\n#define mmDCORE0_MME_QM_ARC_AUX_D_CACHE_ECC_ERR_ADDR 0x40C82CC\n\n#define mmDCORE0_MME_QM_ARC_AUX_D_CACHE_ECC_SYNDROME 0x40C82D0\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBW_TRMINATE_AWADDR_ERR 0x40C82E0\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBW_TRMINATE_ARADDR_ERR 0x40C82E4\n\n#define mmDCORE0_MME_QM_ARC_AUX_CFG_LBW_TERMINATE_BRESP 0x40C82E8\n\n#define mmDCORE0_MME_QM_ARC_AUX_CFG_LBW_TERMINATE_RRESP 0x40C82EC\n\n#define mmDCORE0_MME_QM_ARC_AUX_CFG_LBW_TERMINATE_AXLEN 0x40C82F0\n\n#define mmDCORE0_MME_QM_ARC_AUX_CFG_LBW_TERMINATE_AXSIZE 0x40C82F4\n\n#define mmDCORE0_MME_QM_ARC_AUX_SCRATCHPAD_0 0x40C8300\n\n#define mmDCORE0_MME_QM_ARC_AUX_SCRATCHPAD_1 0x40C8304\n\n#define mmDCORE0_MME_QM_ARC_AUX_SCRATCHPAD_2 0x40C8308\n\n#define mmDCORE0_MME_QM_ARC_AUX_SCRATCHPAD_3 0x40C830C\n\n#define mmDCORE0_MME_QM_ARC_AUX_SCRATCHPAD_4 0x40C8310\n\n#define mmDCORE0_MME_QM_ARC_AUX_SCRATCHPAD_5 0x40C8314\n\n#define mmDCORE0_MME_QM_ARC_AUX_SCRATCHPAD_6 0x40C8318\n\n#define mmDCORE0_MME_QM_ARC_AUX_SCRATCHPAD_7 0x40C831C\n\n#define mmDCORE0_MME_QM_ARC_AUX_TOTAL_CBU_WR_CNT 0x40C8320\n\n#define mmDCORE0_MME_QM_ARC_AUX_INFLIGHT_CBU_WR_CNT 0x40C8324\n\n#define mmDCORE0_MME_QM_ARC_AUX_TOTAL_CBU_RD_CNT 0x40C8328\n\n#define mmDCORE0_MME_QM_ARC_AUX_INFLIGHT_CBU_RD_CNT 0x40C832C\n\n#define mmDCORE0_MME_QM_ARC_AUX_TOTAL_LBU_WR_CNT 0x40C8330\n\n#define mmDCORE0_MME_QM_ARC_AUX_INFLIGHT_LBU_WR_CNT 0x40C8334\n\n#define mmDCORE0_MME_QM_ARC_AUX_TOTAL_LBU_RD_CNT 0x40C8338\n\n#define mmDCORE0_MME_QM_ARC_AUX_INFLIGHT_LBU_RD_CNT 0x40C833C\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_ARUSER_OVR 0x40C8350\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_ARUSER_OVR_EN 0x40C8354\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_AWUSER_OVR 0x40C8358\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_AWUSER_OVR_EN 0x40C835C\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_ARUSER_MSB_OVR 0x40C8360\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_ARUSER_MSB_OVR_EN 0x40C8364\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_AWUSER_MSB_OVR 0x40C8368\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_AWUSER_MSB_OVR_EN 0x40C836C\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_AXCACHE_OVR 0x40C8370\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_LOCK_OVR 0x40C8374\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_PROT_OVR 0x40C8378\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_MAX_OUTSTANDING 0x40C837C\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_EARLY_BRESP_EN 0x40C8380\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORCE_RSP_OK 0x40C8384\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_NO_WR_INFLIGHT 0x40C838C\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_SEI_INTR_ID 0x40C8390\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBU_ARUSER_OVR 0x40C8400\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBU_ARUSER_OVR_EN 0x40C8404\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBU_AWUSER_OVR 0x40C8408\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBU_AWUSER_OVR_EN 0x40C840C\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBU_AXCACHE_OVR 0x40C8420\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBU_LOCK_OVR 0x40C8424\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBU_PROT_OVR 0x40C8428\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBU_MAX_OUTSTANDING 0x40C842C\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBU_EARLY_BRESP_EN 0x40C8430\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBU_FORCE_RSP_OK 0x40C8434\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBU_NO_WR_INFLIGHT 0x40C843C\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBU_SEI_INTR_ID 0x40C8440\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_0 0x40C8500\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_1 0x40C8504\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_2 0x40C8508\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_3 0x40C850C\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_4 0x40C8510\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_5 0x40C8514\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_6 0x40C8518\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_7 0x40C851C\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_SIZE_0 0x40C8520\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_SIZE_1 0x40C8524\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_SIZE_2 0x40C8528\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_SIZE_3 0x40C852C\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_SIZE_4 0x40C8530\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_SIZE_5 0x40C8534\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_SIZE_6 0x40C8538\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_SIZE_7 0x40C853C\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_PI_0 0x40C8540\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_PI_1 0x40C8544\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_PI_2 0x40C8548\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_PI_3 0x40C854C\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_PI_4 0x40C8550\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_PI_5 0x40C8554\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_PI_6 0x40C8558\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_PI_7 0x40C855C\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_CI_0 0x40C8560\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_CI_1 0x40C8564\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_CI_2 0x40C8568\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_CI_3 0x40C856C\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_CI_4 0x40C8570\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_CI_5 0x40C8574\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_CI_6 0x40C8578\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_CI_7 0x40C857C\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_0 0x40C8580\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_1 0x40C8584\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_2 0x40C8588\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_3 0x40C858C\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_4 0x40C8590\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_5 0x40C8594\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_6 0x40C8598\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_7 0x40C859C\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_0 0x40C85A0\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_1 0x40C85A4\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_2 0x40C85A8\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_3 0x40C85AC\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_4 0x40C85B0\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_5 0x40C85B4\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_6 0x40C85B8\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_7 0x40C85BC\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_0 0x40C85C0\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_1 0x40C85C4\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_2 0x40C85C8\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_3 0x40C85CC\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_4 0x40C85D0\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_5 0x40C85D4\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_6 0x40C85D8\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_7 0x40C85DC\n\n#define mmDCORE0_MME_QM_ARC_AUX_GENERAL_Q_VLD_ENTRY_MASK 0x40C85E0\n\n#define mmDCORE0_MME_QM_ARC_AUX_NIC_Q_VLD_ENTRY_MASK 0x40C85E4\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_DROP_EN 0x40C8620\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_WARN_MSG 0x40C8624\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_ALERT_MSG 0x40C8628\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_GEN_AXI_AWPROT 0x40C8630\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_GEN_AXI_AWUSER 0x40C8634\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_GEN_AXI_AWBURST 0x40C8638\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_GEN_AXI_AWLOCK 0x40C863C\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_GEN_AXI_AWCACHE 0x40C8640\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_WRR_ARB_WEIGHT 0x40C8644\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_Q_PUSH_FIFO_FULL_CFG 0x40C8648\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_Q_PUSH_FIFO_CNT 0x40C864C\n\n#define mmDCORE0_MME_QM_ARC_AUX_QMAN_CQ_IFIFO_SHADOW_CI 0x40C8650\n\n#define mmDCORE0_MME_QM_ARC_AUX_QMAN_ARC_CQ_IFIFO_SHADOW_CI 0x40C8654\n\n#define mmDCORE0_MME_QM_ARC_AUX_QMAN_CQ_SHADOW_CI 0x40C8658\n\n#define mmDCORE0_MME_QM_ARC_AUX_QMAN_ARC_CQ_SHADOW_CI 0x40C865C\n\n#define mmDCORE0_MME_QM_ARC_AUX_AUX2APB_PROT 0x40C8700\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBW_FORK_WIN_EN 0x40C8704\n\n#define mmDCORE0_MME_QM_ARC_AUX_QMAN_LBW_FORK_BASE_ADDR0 0x40C8708\n\n#define mmDCORE0_MME_QM_ARC_AUX_QMAN_LBW_FORK_ADDR_MASK0 0x40C870C\n\n#define mmDCORE0_MME_QM_ARC_AUX_QMAN_LBW_FORK_BASE_ADDR1 0x40C8710\n\n#define mmDCORE0_MME_QM_ARC_AUX_QMAN_LBW_FORK_ADDR_MASK1 0x40C8714\n\n#define mmDCORE0_MME_QM_ARC_AUX_FARM_LBW_FORK_BASE_ADDR0 0x40C8718\n\n#define mmDCORE0_MME_QM_ARC_AUX_FARM_LBW_FORK_ADDR_MASK0 0x40C871C\n\n#define mmDCORE0_MME_QM_ARC_AUX_FARM_LBW_FORK_BASE_ADDR1 0x40C8720\n\n#define mmDCORE0_MME_QM_ARC_AUX_FARM_LBW_FORK_ADDR_MASK1 0x40C8724\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBW_APB_FORK_MAX_ADDR0 0x40C8728\n\n#define mmDCORE0_MME_QM_ARC_AUX_LBW_APB_FORK_MAX_ADDR1 0x40C872C\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_ACC_ENGS_LBW_FORK_MASK 0x40C8730\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_DUP_ENG_LBW_FORK_ADDR 0x40C8734\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_ACP_ENG_LBW_FORK_ADDR 0x40C8738\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_ACC_ENGS_VIRTUAL_ADDR 0x40C873C\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_WIN_EN 0x40C8740\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_BASE_ADDR0_LSB 0x40C8750\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_BASE_ADDR0_MSB 0x40C8754\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_ADDR_MASK0_LSB 0x40C8758\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_ADDR_MASK0_MSB 0x40C875C\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_BASE_ADDR1_LSB 0x40C8760\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_BASE_ADDR1_MSB 0x40C8764\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_ADDR_MASK1_LSB 0x40C8768\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_ADDR_MASK1_MSB 0x40C876C\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_BASE_ADDR2_LSB 0x40C8770\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_BASE_ADDR2_MSB 0x40C8774\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_ADDR_MASK2_LSB 0x40C8778\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_ADDR_MASK2_MSB 0x40C877C\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_BASE_ADDR3_LSB 0x40C8780\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_BASE_ADDR3_MSB 0x40C8784\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_ADDR_MASK3_LSB 0x40C8788\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_FORK_ADDR_MASK3_MSB 0x40C878C\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_TRMINATE_ARADDR_LSB 0x40C8790\n\n#define mmDCORE0_MME_QM_ARC_AUX_CBU_TRMINATE_ARADDR_MSB 0x40C8794\n\n#define mmDCORE0_MME_QM_ARC_AUX_CFG_CBU_TERMINATE_BRESP 0x40C8798\n\n#define mmDCORE0_MME_QM_ARC_AUX_CFG_CBU_TERMINATE_RRESP 0x40C879C\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REGION_CFG_0 0x40C8800\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REGION_CFG_1 0x40C8804\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REGION_CFG_2 0x40C8808\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REGION_CFG_3 0x40C880C\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REGION_CFG_4 0x40C8810\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REGION_CFG_5 0x40C8814\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REGION_CFG_6 0x40C8818\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REGION_CFG_7 0x40C881C\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REGION_CFG_8 0x40C8820\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REGION_CFG_9 0x40C8824\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REGION_CFG_10 0x40C8828\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REGION_CFG_11 0x40C882C\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REGION_CFG_12 0x40C8830\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REGION_CFG_13 0x40C8834\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REGION_CFG_14 0x40C8838\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_REGION_CFG_15 0x40C883C\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_TRMINATE_AWADDR_ERR 0x40C8840\n\n#define mmDCORE0_MME_QM_ARC_AUX_DCCM_TRMINATE_ARADDR_ERR 0x40C8844\n\n#define mmDCORE0_MME_QM_ARC_AUX_CFG_DCCM_TERMINATE_BRESP 0x40C8848\n\n#define mmDCORE0_MME_QM_ARC_AUX_CFG_DCCM_TERMINATE_RRESP 0x40C884C\n\n#define mmDCORE0_MME_QM_ARC_AUX_CFG_DCCM_TERMINATE_EN 0x40C8850\n\n#define mmDCORE0_MME_QM_ARC_AUX_CFG_DCCM_SECURE_REGION 0x40C8854\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_AXI_ORDERING_WR_IF_CNT 0x40C8900\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_AXI_ORDERING_CTL 0x40C8904\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_AXI_ORDERING_ADDR_MSK 0x40C8908\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_AXI_ORDERING_ADDR 0x40C890C\n\n#define mmDCORE0_MME_QM_ARC_AUX_ARC_ACC_ENGS_BUSER 0x40C8910\n\n#define mmDCORE0_MME_QM_ARC_AUX_MME_ARC_UPPER_DCCM_EN 0x40C8920\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}