Analysis & Synthesis report for darkroom_top
Mon Feb 27 12:03:09 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram
 15. Parameter Settings for User Entity Instance: spi_master:inst2
 16. Parameter Settings for User Entity Instance: fifo:inst10|scfifo:scfifo_component
 17. Parameter Settings for User Entity Instance: lighthouse:inst1
 18. Parameter Settings for User Entity Instance: counter:inst33
 19. Parameter Settings for User Entity Instance: pll:inst|altpll:altpll_component
 20. scfifo Parameter Settings by Entity Instance
 21. altpll Parameter Settings by Entity Instance
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 27 12:03:09 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; darkroom_top                                ;
; Top-level Entity Name              ; darkroom_top                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 81                                          ;
;     Total combinational functions  ; 67                                          ;
;     Dedicated logic registers      ; 59                                          ;
; Total registers                    ; 59                                          ;
; Total pins                         ; 10                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; darkroom_top       ; darkroom_top       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; 4                  ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                      ;
+------------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                  ; Library ;
+------------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd ; yes             ; User VHDL File                     ; /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd ;         ;
; SpiControl.v                                               ; yes             ; User Verilog HDL File              ; /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v                                               ;         ;
; counter.vhd                                                ; yes             ; User VHDL File                     ; /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/counter.vhd                                                ;         ;
; lighthouse.vhd                                             ; yes             ; User VHDL File                     ; /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/lighthouse.vhd                                             ;         ;
; darkroom_top.bdf                                           ; yes             ; User Block Diagram/Schematic File  ; /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf                                           ;         ;
; pll.v                                                      ; yes             ; User Wizard-Generated File         ; /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v                                                      ;         ;
; fifo.v                                                     ; yes             ; User Wizard-Generated File         ; /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v                                                     ;         ;
; oneshot.v                                                  ; yes             ; User Verilog HDL File              ; /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/oneshot.v                                                  ;         ;
; scfifo.tdf                                                 ; yes             ; Megafunction                       ; /home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf                                          ;         ;
; a_regfifo.inc                                              ; yes             ; Megafunction                       ; /home/letrend/altera/16.1/quartus/libraries/megafunctions/a_regfifo.inc                                       ;         ;
; a_dpfifo.inc                                               ; yes             ; Megafunction                       ; /home/letrend/altera/16.1/quartus/libraries/megafunctions/a_dpfifo.inc                                        ;         ;
; a_i2fifo.inc                                               ; yes             ; Megafunction                       ; /home/letrend/altera/16.1/quartus/libraries/megafunctions/a_i2fifo.inc                                        ;         ;
; a_fffifo.inc                                               ; yes             ; Megafunction                       ; /home/letrend/altera/16.1/quartus/libraries/megafunctions/a_fffifo.inc                                        ;         ;
; a_f2fifo.inc                                               ; yes             ; Megafunction                       ; /home/letrend/altera/16.1/quartus/libraries/megafunctions/a_f2fifo.inc                                        ;         ;
; aglobal161.inc                                             ; yes             ; Megafunction                       ; /home/letrend/altera/16.1/quartus/libraries/megafunctions/aglobal161.inc                                      ;         ;
; db/scfifo_g341.tdf                                         ; yes             ; Auto-Generated Megafunction        ; /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf                                         ;         ;
; db/a_dpfifo_3r31.tdf                                       ; yes             ; Auto-Generated Megafunction        ; /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf                                       ;         ;
; db/altsyncram_1eh1.tdf                                     ; yes             ; Auto-Generated Megafunction        ; /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf                                     ;         ;
; db/cmpr_ls8.tdf                                            ; yes             ; Auto-Generated Megafunction        ; /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/cmpr_ls8.tdf                                            ;         ;
; db/cntr_0ab.tdf                                            ; yes             ; Auto-Generated Megafunction        ; /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/cntr_0ab.tdf                                            ;         ;
; db/cntr_da7.tdf                                            ; yes             ; Auto-Generated Megafunction        ; /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/cntr_da7.tdf                                            ;         ;
; db/cntr_1ab.tdf                                            ; yes             ; Auto-Generated Megafunction        ; /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/cntr_1ab.tdf                                            ;         ;
; altpll.tdf                                                 ; yes             ; Megafunction                       ; /home/letrend/altera/16.1/quartus/libraries/megafunctions/altpll.tdf                                          ;         ;
; stratix_pll.inc                                            ; yes             ; Megafunction                       ; /home/letrend/altera/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                     ;         ;
; stratixii_pll.inc                                          ; yes             ; Megafunction                       ; /home/letrend/altera/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                                   ;         ;
; cycloneii_pll.inc                                          ; yes             ; Megafunction                       ; /home/letrend/altera/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                   ;         ;
; db/pll_altpll.v                                            ; yes             ; Auto-Generated Megafunction        ; /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/pll_altpll.v                                            ;         ;
+------------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 81             ;
;                                             ;                ;
; Total combinational functions               ; 67             ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 22             ;
;     -- 3 input functions                    ; 19             ;
;     -- <=2 input functions                  ; 26             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 54             ;
;     -- arithmetic mode                      ; 13             ;
;                                             ;                ;
; Total registers                             ; 59             ;
;     -- Dedicated logic registers            ; 59             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 10             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; clock_50~input ;
; Maximum fan-out                             ; 59             ;
; Total fan-out                               ; 397            ;
; Average fan-out                             ; 2.72           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                   ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name             ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------+--------------+--------------+
; |darkroom_top              ; 67 (1)              ; 59 (0)                    ; 0           ; 0            ; 0       ; 0         ; 10   ; 0            ; |darkroom_top                   ; darkroom_top ; work         ;
;    |SpiControl:inst11|     ; 25 (25)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|SpiControl:inst11 ; SpiControl   ; work         ;
;    |oneshot:inst3|         ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|oneshot:inst3     ; oneshot      ; work         ;
;    |spi_master:inst2|      ; 39 (39)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|spi_master:inst2  ; spi_master   ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |darkroom_top|pll:inst    ; pll.v           ;
; Altera ; FIFO         ; 16.1    ; N/A          ; N/A          ; |darkroom_top|fifo:inst10 ; fifo.v          ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
; Register name                                                                                                                    ; Reason for Removal                      ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
; fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|empty_dff                                    ; Lost fanout                             ;
; counter:inst33|temp[0..31]                                                                                                       ; Lost fanout                             ;
; lighthouse:inst1|stop_valid_sync[1..31]                                                                                          ; Lost fanout                             ;
; lighthouse:inst1|sensor_value[0]                                                                                                 ; Lost fanout                             ;
; lighthouse:inst1|t_0[0]                                                                                                          ; Lost fanout                             ;
; lighthouse:inst1|sweep_detected                                                                                                  ; Lost fanout                             ;
; lighthouse:inst1|t_sweep_duration[0..31]                                                                                         ; Lost fanout                             ;
; lighthouse:inst1|t_sweep_start[0..31]                                                                                            ; Lost fanout                             ;
; lighthouse:inst1|start_valid_sync[0..31]                                                                                         ; Lost fanout                             ;
; lighthouse:inst1|lighthouse                                                                                                      ; Lost fanout                             ;
; lighthouse:inst1|rotor                                                                                                           ; Lost fanout                             ;
; lighthouse:inst1|data                                                                                                            ; Lost fanout                             ;
; lighthouse:inst1|sensor_value[1..31]                                                                                             ; Lost fanout                             ;
; lighthouse:inst1|t_0[1..31]                                                                                                      ; Lost fanout                             ;
; lighthouse:inst1|stop_valid_sync[0]                                                                                              ; Lost fanout                             ;
; fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|full_dff                                     ; Lost fanout                             ;
; fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|low_addressa[0..7]                           ; Lost fanout                             ;
; fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|rd_ptr_lsb                                   ; Lost fanout                             ;
; fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|usedw_is_0_dff                               ; Lost fanout                             ;
; fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|usedw_is_1_dff                               ; Lost fanout                             ;
; fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0..7]        ; Lost fanout                             ;
; fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0..7] ; Lost fanout                             ;
; fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0..6]    ; Lost fanout                             ;
; spi_master:inst2|core_clk                                                                                                        ; Merged with spi_master:inst2|core_n_clk ;
; Total Number of Removed Registers = 265                                                                                          ;                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                                 ; Reason for Removal ; Registers Removed due to This Register                                                              ;
+-----------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------+
; fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|empty_dff ; Lost Fanouts       ; lighthouse:inst1|sweep_detected,                                                                    ;
;                                                                                               ;                    ; fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|usedw_is_0_dff, ;
;                                                                                               ;                    ; fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|usedw_is_1_dff  ;
+-----------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 59    ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 10    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 37    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; spi_master:inst2|core_n_ce             ; 9       ;
; spi_master:inst2|core_n_clk            ; 4       ;
; spi_master:inst2|di_req_o_reg          ; 1       ;
; spi_master:inst2|spi_2x_ce             ; 3       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |darkroom_top|spi_master:inst2|state_reg[1]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |darkroom_top|SpiControl:inst11|numberOfBytesTransmitted[5] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |darkroom_top|SpiControl:inst11|byte[7]                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |darkroom_top|spi_master:inst2|sh_reg[5]                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_master:inst2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 8     ; Signed Integer                       ;
; cpol           ; '0'   ; Enumerated                           ;
; cpha           ; '0'   ; Enumerated                           ;
; prefetch       ; 2     ; Signed Integer                       ;
; spi_2x_clk_div ; 5     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:inst10|scfifo:scfifo_component ;
+-------------------------+--------------+-----------------------------------------+
; Parameter Name          ; Value        ; Type                                    ;
+-------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                          ;
; lpm_width               ; 32           ; Signed Integer                          ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                          ;
; LPM_WIDTHU              ; 8            ; Signed Integer                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                 ;
; USE_EAB                 ; ON           ; Untyped                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                 ;
; CBXI_PARAMETER          ; scfifo_g341  ; Untyped                                 ;
+-------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lighthouse:inst1 ;
+----------------+-----------+----------------------------------+
; Parameter Name ; Value     ; Type                             ;
+----------------+-----------+----------------------------------+
; sensorid       ; 000000000 ; Unsigned Binary                  ;
+----------------+-----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:inst33 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; counter_width  ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                     ;
+----------------------------+-------------------------------------+
; Name                       ; Value                               ;
+----------------------------+-------------------------------------+
; Number of entity instances ; 1                                   ;
; Entity Instance            ; fifo:inst10|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                        ;
;     -- lpm_width           ; 32                                  ;
;     -- LPM_NUMWORDS        ; 256                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                 ;
;     -- USE_EAB             ; ON                                  ;
+----------------------------+-------------------------------------+


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 59                          ;
;     CLR               ; 2                           ;
;     ENA               ; 20                          ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA SCLR          ; 2                           ;
;     ENA SLD           ; 7                           ;
;     SCLR              ; 2                           ;
;     plain             ; 18                          ;
; cycloneiii_lcell_comb ; 69                          ;
;     arith             ; 13                          ;
;         2 data inputs ; 13                          ;
;     normal            ; 56                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 19                          ;
;         4 data inputs ; 22                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.71                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Feb 27 12:02:54 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off darkroom -c darkroom_top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
    Info (12022): Found design unit 1: spi_master-rtl File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd Line: 215
    Info (12023): Found entity 1: spi_master File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd Line: 173
Warning (10463): Verilog HDL Declaration warning at SpiControl.v(16): "byte" is SystemVerilog-2005 keyword File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file SpiControl.v
    Info (12023): Found entity 1: SpiControl File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file spi/synthesis/spi.v
    Info (12023): Found entity 1: spi File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/spi.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file spi/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file spi/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file spi/synthesis/submodules/spi_spi_0.v
    Info (12023): Found entity 1: spi_spi_0 File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/spi_spi_0.v Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file sensor_mux.vhd
    Info (12022): Found design unit 1: sensor_mux-Behavioral File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/sensor_mux.vhd Line: 30
    Info (12023): Found entity 1: sensor_mux File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/sensor_mux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-Behavioral File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/counter.vhd Line: 14
    Info (12023): Found entity 1: counter File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/counter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lighthouse.vhd
    Info (12022): Found design unit 1: lighthouse-Behavioral File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/lighthouse.vhd Line: 17
    Info (12023): Found entity 1: lighthouse File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/lighthouse.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file darkroom_top.bdf
    Info (12023): Found entity 1: darkroom_top
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file simple_counter.v
    Info (12023): Found entity 1: simple_counter File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simple_counter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file oneshot.v
    Info (12023): Found entity 1: oneshot File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/oneshot.v Line: 1
Warning (10037): Verilog HDL or VHDL warning at spi_spi_0.v(402): conditional expression evaluates to a constant File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/spi_spi_0.v Line: 402
Info (12127): Elaborating entity "darkroom_top" for the top level hierarchy
Warning (275011): Block or symbol "NOT" of instance "inst4" overlaps another block or symbol
Warning (275043): Pin "LED[1]" is missing source
Info (12128): Elaborating entity "spi_master" for hierarchy "spi_master:inst2"
Info (12128): Elaborating entity "SpiControl" for hierarchy "SpiControl:inst11"
Warning (10230): Verilog HDL assignment warning at SpiControl.v(41): truncated value with size 32 to match size of target (8) File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v Line: 41
Warning (10230): Verilog HDL assignment warning at SpiControl.v(47): truncated value with size 32 to match size of target (8) File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v Line: 47
Info (12128): Elaborating entity "oneshot" for hierarchy "oneshot:inst3"
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:inst10"
Info (12128): Elaborating entity "scfifo" for hierarchy "fifo:inst10|scfifo:scfifo_component" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v Line: 83
Info (12130): Elaborated megafunction instantiation "fifo:inst10|scfifo:scfifo_component" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v Line: 83
Info (12133): Instantiated megafunction "fifo:inst10|scfifo:scfifo_component" with the following parameter: File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v Line: 83
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_g341.tdf
    Info (12023): Found entity 1: scfifo_g341 File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf Line: 25
Info (12128): Elaborating entity "scfifo_g341" for hierarchy "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated" File: /home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3r31.tdf
    Info (12023): Found entity 1: a_dpfifo_3r31 File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_3r31" for hierarchy "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1eh1.tdf
    Info (12023): Found entity 1: altsyncram_1eh1 File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1eh1" for hierarchy "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf
    Info (12023): Found entity 1: cmpr_ls8 File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/cmpr_ls8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|cmpr_ls8:almost_full_comparer" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf Line: 54
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|cmpr_ls8:two_comparison" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/cntr_0ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|cntr_0ab:rd_ptr_msb" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_da7.tdf
    Info (12023): Found entity 1: cntr_da7 File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/cntr_da7.tdf Line: 26
Info (12128): Elaborating entity "cntr_da7" for hierarchy "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|cntr_da7:usedw_counter" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf
    Info (12023): Found entity 1: cntr_1ab File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/cntr_1ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ab" for hierarchy "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|cntr_1ab:wr_ptr" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf Line: 58
Info (12128): Elaborating entity "lighthouse" for hierarchy "lighthouse:inst1"
Info (12128): Elaborating entity "counter" for hierarchy "counter:inst33"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:inst|altpll:altpll_component" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "pll:inst|altpll:altpll_component" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v Line: 91
Info (12133): Instantiated megafunction "pll:inst|altpll:altpll_component" with the following parameter: File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:inst|altpll:altpll_component|pll_altpll:auto_generated" File: /home/letrend/altera/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[0]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 40
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[1]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 72
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[2]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 104
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[3]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 136
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[4]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 168
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[5]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 200
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[6]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 232
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[7]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 264
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[8]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 296
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[9]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 328
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[10]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 360
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[11]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 392
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[12]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 424
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[13]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 456
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[14]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 488
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[15]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 520
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[16]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 552
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[17]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 584
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[18]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 616
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[19]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 648
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[20]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 680
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[21]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 712
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[22]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 744
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[23]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 776
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[24]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 808
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[25]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 840
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[26]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 872
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[27]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 904
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[28]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 936
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[29]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 968
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[30]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 1000
        Warning (14320): Synthesized away node "fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|q_b[31]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf Line: 1032
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]" File: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/pll_altpll.v Line: 78
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 264 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "spi" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "spi_spi_0" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sensor0"
Info (21057): Implemented 92 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 82 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 1070 megabytes
    Info: Processing ended: Mon Feb 27 12:03:09 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:32


