Fitter Status : Successful - Sun Jan 03 09:17:10 2021
Quartus II Version : 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition
Revision Name : CPU
Top-level Entity Name : CPU
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 2 %
    Combinational ALUTs : 195 / 12,480 ( 2 % )
    Dedicated logic registers : 43 / 12,480 ( < 1 % )
Total registers : 43
Total pins : 81 / 343 ( 24 % )
Total virtual pins : 0
Total block memory bits : 2,048 / 419,328 ( < 1 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
