
<style>
h1 a {
  display: none;
}
.container-lg {
  min-width: 200px;
  max-width: 880px;
  padding: 45px;
}
</style>

[All Notes](http://karishmadaga.com/course-notes) // [About](http://karishmadaga.com)
# CISC 221: Computer Architecture


## Topics

* [Data Representation](#data-rep)
* [Machine-Level Representation of Programs](#machine-level-rep)
  * [Machine Architecture - ARM, IA-32, etc](#machine-arch)
  * [Assembly Language Programming](#assembly)
* [Digital Logic](#digital-logic)
* [Enhancing Performance](#enh-perf)
  * [Pipelining and Caching](#pipelining)
  * [Instruction-level parallelism](#parallelism)
  * [Superscalar processors, multiprocessors, and clusters](#processors)
* [The Memory Hierarchy](#memory-hierarchy)
* [Exceptions, Devices, Interrupts](#excep-dev-interr)
  * [I/O, Role of Operating Systems, Interrupts and Traps](#i-o)
  * [Interrupt service routines, event driven programming](#event-driven-pro)

* [Disjoint Sets](#disjoin-sets)
* [Shortest Paths](#shortest-paths)
  * [Dijkstra](#dijkstra)
  * [Bellman-Ford](#bell-ford)
  * [Extras](#extra-paths)

<hr>
<h1 id="#data-rep">Data Representation</h1>

<h1 id="#machine-level-rep">Machine-Level Representation of Programs</h1>

<h2 id="#machine-arch">Machine Architecture - ARM, IA-32, etc</h2>

<h2 id="#assembly">Assembly Language Programming</h2>

<h1 id="#digital-logic">Digital Logic</h1>
<h1 id="#enh-perf">Enhancing Performance</h1>
<h2 id="#pipelining">Pipelining and Caching</h2>
<h2 id="#parallelism">Instruction-level Parallelism</h2>
<h2 id="#processors">Superscalar Processors, Multiprocessors, and Clusters</h2>

<h1 id="#memory-hierarchy">The Memory Hierarchy</h1>
<h1 id="#excep-dev-interr">Exceptions, Devices, Interrupts</h1>
<h2 id="#event-driven-pro">Interrupt service routines, event driven programming.</h2>
