#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27a0980 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27a0b10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x27912d0 .functor NOT 1, L_0x28039f0, C4<0>, C4<0>, C4<0>;
L_0x28037d0 .functor XOR 2, L_0x2803690, L_0x2803730, C4<00>, C4<00>;
L_0x28038e0 .functor XOR 2, L_0x28037d0, L_0x2803840, C4<00>, C4<00>;
v0x27fa2c0_0 .net *"_ivl_10", 1 0, L_0x2803840;  1 drivers
v0x27fa3c0_0 .net *"_ivl_12", 1 0, L_0x28038e0;  1 drivers
v0x27fa4a0_0 .net *"_ivl_2", 1 0, L_0x28035f0;  1 drivers
v0x27fa560_0 .net *"_ivl_4", 1 0, L_0x2803690;  1 drivers
v0x27fa640_0 .net *"_ivl_6", 1 0, L_0x2803730;  1 drivers
v0x27fa770_0 .net *"_ivl_8", 1 0, L_0x28037d0;  1 drivers
v0x27fa850_0 .net "a", 0 0, v0x27f4180_0;  1 drivers
v0x27fa8f0_0 .net "b", 0 0, v0x27f4220_0;  1 drivers
v0x27fa990_0 .net "c", 0 0, v0x27f42c0_0;  1 drivers
v0x27faa30_0 .var "clk", 0 0;
v0x27faad0_0 .net "d", 0 0, v0x27f4400_0;  1 drivers
v0x27fab70_0 .net "out_pos_dut", 0 0, L_0x28032d0;  1 drivers
v0x27fac10_0 .net "out_pos_ref", 0 0, L_0x27fc140;  1 drivers
v0x27facb0_0 .net "out_sop_dut", 0 0, L_0x27fd980;  1 drivers
v0x27fad50_0 .net "out_sop_ref", 0 0, L_0x27ce930;  1 drivers
v0x27fadf0_0 .var/2u "stats1", 223 0;
v0x27fae90_0 .var/2u "strobe", 0 0;
v0x27faf30_0 .net "tb_match", 0 0, L_0x28039f0;  1 drivers
v0x27fb000_0 .net "tb_mismatch", 0 0, L_0x27912d0;  1 drivers
v0x27fb0a0_0 .net "wavedrom_enable", 0 0, v0x27f46d0_0;  1 drivers
v0x27fb170_0 .net "wavedrom_title", 511 0, v0x27f4770_0;  1 drivers
L_0x28035f0 .concat [ 1 1 0 0], L_0x27fc140, L_0x27ce930;
L_0x2803690 .concat [ 1 1 0 0], L_0x27fc140, L_0x27ce930;
L_0x2803730 .concat [ 1 1 0 0], L_0x28032d0, L_0x27fd980;
L_0x2803840 .concat [ 1 1 0 0], L_0x27fc140, L_0x27ce930;
L_0x28039f0 .cmp/eeq 2, L_0x28035f0, L_0x28038e0;
S_0x27a0ca0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x27a0b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27916b0 .functor AND 1, v0x27f42c0_0, v0x27f4400_0, C4<1>, C4<1>;
L_0x2791a90 .functor NOT 1, v0x27f4180_0, C4<0>, C4<0>, C4<0>;
L_0x2791e70 .functor NOT 1, v0x27f4220_0, C4<0>, C4<0>, C4<0>;
L_0x27920f0 .functor AND 1, L_0x2791a90, L_0x2791e70, C4<1>, C4<1>;
L_0x27ab620 .functor AND 1, L_0x27920f0, v0x27f42c0_0, C4<1>, C4<1>;
L_0x27ce930 .functor OR 1, L_0x27916b0, L_0x27ab620, C4<0>, C4<0>;
L_0x27fb5c0 .functor NOT 1, v0x27f4220_0, C4<0>, C4<0>, C4<0>;
L_0x27fb630 .functor OR 1, L_0x27fb5c0, v0x27f4400_0, C4<0>, C4<0>;
L_0x27fb740 .functor AND 1, v0x27f42c0_0, L_0x27fb630, C4<1>, C4<1>;
L_0x27fb800 .functor NOT 1, v0x27f4180_0, C4<0>, C4<0>, C4<0>;
L_0x27fb8d0 .functor OR 1, L_0x27fb800, v0x27f4220_0, C4<0>, C4<0>;
L_0x27fb940 .functor AND 1, L_0x27fb740, L_0x27fb8d0, C4<1>, C4<1>;
L_0x27fbac0 .functor NOT 1, v0x27f4220_0, C4<0>, C4<0>, C4<0>;
L_0x27fbb30 .functor OR 1, L_0x27fbac0, v0x27f4400_0, C4<0>, C4<0>;
L_0x27fba50 .functor AND 1, v0x27f42c0_0, L_0x27fbb30, C4<1>, C4<1>;
L_0x27fbcc0 .functor NOT 1, v0x27f4180_0, C4<0>, C4<0>, C4<0>;
L_0x27fbdc0 .functor OR 1, L_0x27fbcc0, v0x27f4400_0, C4<0>, C4<0>;
L_0x27fbe80 .functor AND 1, L_0x27fba50, L_0x27fbdc0, C4<1>, C4<1>;
L_0x27fc030 .functor XNOR 1, L_0x27fb940, L_0x27fbe80, C4<0>, C4<0>;
v0x2790c00_0 .net *"_ivl_0", 0 0, L_0x27916b0;  1 drivers
v0x2791000_0 .net *"_ivl_12", 0 0, L_0x27fb5c0;  1 drivers
v0x27913e0_0 .net *"_ivl_14", 0 0, L_0x27fb630;  1 drivers
v0x27917c0_0 .net *"_ivl_16", 0 0, L_0x27fb740;  1 drivers
v0x2791ba0_0 .net *"_ivl_18", 0 0, L_0x27fb800;  1 drivers
v0x2791f80_0 .net *"_ivl_2", 0 0, L_0x2791a90;  1 drivers
v0x2792200_0 .net *"_ivl_20", 0 0, L_0x27fb8d0;  1 drivers
v0x27f26f0_0 .net *"_ivl_24", 0 0, L_0x27fbac0;  1 drivers
v0x27f27d0_0 .net *"_ivl_26", 0 0, L_0x27fbb30;  1 drivers
v0x27f28b0_0 .net *"_ivl_28", 0 0, L_0x27fba50;  1 drivers
v0x27f2990_0 .net *"_ivl_30", 0 0, L_0x27fbcc0;  1 drivers
v0x27f2a70_0 .net *"_ivl_32", 0 0, L_0x27fbdc0;  1 drivers
v0x27f2b50_0 .net *"_ivl_36", 0 0, L_0x27fc030;  1 drivers
L_0x7fbc8163b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27f2c10_0 .net *"_ivl_38", 0 0, L_0x7fbc8163b018;  1 drivers
v0x27f2cf0_0 .net *"_ivl_4", 0 0, L_0x2791e70;  1 drivers
v0x27f2dd0_0 .net *"_ivl_6", 0 0, L_0x27920f0;  1 drivers
v0x27f2eb0_0 .net *"_ivl_8", 0 0, L_0x27ab620;  1 drivers
v0x27f2f90_0 .net "a", 0 0, v0x27f4180_0;  alias, 1 drivers
v0x27f3050_0 .net "b", 0 0, v0x27f4220_0;  alias, 1 drivers
v0x27f3110_0 .net "c", 0 0, v0x27f42c0_0;  alias, 1 drivers
v0x27f31d0_0 .net "d", 0 0, v0x27f4400_0;  alias, 1 drivers
v0x27f3290_0 .net "out_pos", 0 0, L_0x27fc140;  alias, 1 drivers
v0x27f3350_0 .net "out_sop", 0 0, L_0x27ce930;  alias, 1 drivers
v0x27f3410_0 .net "pos0", 0 0, L_0x27fb940;  1 drivers
v0x27f34d0_0 .net "pos1", 0 0, L_0x27fbe80;  1 drivers
L_0x27fc140 .functor MUXZ 1, L_0x7fbc8163b018, L_0x27fb940, L_0x27fc030, C4<>;
S_0x27f3650 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x27a0b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x27f4180_0 .var "a", 0 0;
v0x27f4220_0 .var "b", 0 0;
v0x27f42c0_0 .var "c", 0 0;
v0x27f4360_0 .net "clk", 0 0, v0x27faa30_0;  1 drivers
v0x27f4400_0 .var "d", 0 0;
v0x27f44f0_0 .var/2u "fail", 0 0;
v0x27f4590_0 .var/2u "fail1", 0 0;
v0x27f4630_0 .net "tb_match", 0 0, L_0x28039f0;  alias, 1 drivers
v0x27f46d0_0 .var "wavedrom_enable", 0 0;
v0x27f4770_0 .var "wavedrom_title", 511 0;
E_0x279f2f0/0 .event negedge, v0x27f4360_0;
E_0x279f2f0/1 .event posedge, v0x27f4360_0;
E_0x279f2f0 .event/or E_0x279f2f0/0, E_0x279f2f0/1;
S_0x27f3980 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x27f3650;
 .timescale -12 -12;
v0x27f3bc0_0 .var/2s "i", 31 0;
E_0x279f190 .event posedge, v0x27f4360_0;
S_0x27f3cc0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x27f3650;
 .timescale -12 -12;
v0x27f3ec0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27f3fa0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x27f3650;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27f4950 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x27a0b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27fc4a0 .functor AND 1, v0x27f4180_0, L_0x27fc2f0, C4<1>, C4<1>;
L_0x27fc730 .functor AND 1, L_0x27fc4a0, L_0x27fc580, C4<1>, C4<1>;
L_0x27fc9f0 .functor AND 1, L_0x27fc730, L_0x27fc840, C4<1>, C4<1>;
L_0x27fcd80 .functor AND 1, L_0x27fcb00, L_0x27fcce0, C4<1>, C4<1>;
L_0x27fcfa0 .functor AND 1, L_0x27fcd80, L_0x27fcec0, C4<1>, C4<1>;
L_0x27fd150 .functor AND 1, L_0x27fcfa0, L_0x27fd0b0, C4<1>, C4<1>;
L_0x27fd2a0 .functor OR 1, L_0x27fc9f0, L_0x27fd150, C4<0>, C4<0>;
L_0x27fd540 .functor AND 1, L_0x27fd3b0, L_0x27fd4a0, C4<1>, C4<1>;
L_0x27fd7a0 .functor AND 1, L_0x27fd540, L_0x27fd6a0, C4<1>, C4<1>;
L_0x27fd860 .functor AND 1, L_0x27fd7a0, v0x27f4400_0, C4<1>, C4<1>;
L_0x27fd980 .functor OR 1, L_0x27fd2a0, L_0x27fd860, C4<0>, C4<0>;
L_0x27fdc40 .functor AND 1, L_0x27fda90, L_0x27fdb30, C4<1>, C4<1>;
L_0x27fde60 .functor AND 1, L_0x27fdc40, L_0x27fddc0, C4<1>, C4<1>;
L_0x27fdbd0 .functor AND 1, L_0x27fde60, L_0x27fdf70, C4<1>, C4<1>;
L_0x27fdd50 .functor AND 1, L_0x27fe1b0, L_0x27fe250, C4<1>, C4<1>;
L_0x27fe4c0 .functor AND 1, L_0x27fdd50, L_0x27fe420, C4<1>, C4<1>;
L_0x27fe660 .functor AND 1, L_0x27fe4c0, v0x27f4400_0, C4<1>, C4<1>;
L_0x27fe720 .functor OR 1, L_0x27fdbd0, L_0x27fe660, C4<0>, C4<0>;
L_0x27feab0 .functor AND 1, L_0x27fe8d0, L_0x27fea10, C4<1>, C4<1>;
L_0x27febc0 .functor AND 1, L_0x27feab0, v0x27f42c0_0, C4<1>, C4<1>;
L_0x27fede0 .functor AND 1, L_0x27febc0, L_0x27fe830, C4<1>, C4<1>;
L_0x27feef0 .functor OR 1, L_0x27fe720, L_0x27fede0, C4<0>, C4<0>;
L_0x27ff0c0 .functor AND 1, L_0x27fe970, v0x27f4220_0, C4<1>, C4<1>;
L_0x27ff2e0 .functor AND 1, L_0x27ff0c0, L_0x27ff180, C4<1>, C4<1>;
L_0x27ff560 .functor AND 1, L_0x27ff2e0, L_0x27ff4c0, C4<1>, C4<1>;
L_0x27ff670 .functor OR 1, L_0x27feef0, L_0x27ff560, C4<0>, C4<0>;
L_0x27ff9d0 .functor AND 1, L_0x27ff860, v0x27f4220_0, C4<1>, C4<1>;
L_0x27ffb30 .functor AND 1, L_0x27ff9d0, L_0x27ffa90, C4<1>, C4<1>;
L_0x27ffd30 .functor AND 1, L_0x27ffb30, v0x27f4400_0, C4<1>, C4<1>;
L_0x27ffdf0 .functor OR 1, L_0x27ff670, L_0x27ffd30, C4<0>, C4<0>;
L_0x27ff900 .functor AND 1, v0x27f4180_0, L_0x2800000, C4<1>, C4<1>;
L_0x2800430 .functor AND 1, L_0x27ff900, L_0x2800180, C4<1>, C4<1>;
L_0x28009f0 .functor AND 1, L_0x2800430, L_0x2800650, C4<1>, C4<1>;
L_0x2800b00 .functor OR 1, L_0x27ffdf0, L_0x28009f0, C4<0>, C4<0>;
L_0x2800dd0 .functor AND 1, v0x27f4180_0, L_0x2800d30, C4<1>, C4<1>;
L_0x28010a0 .functor AND 1, L_0x2800dd0, v0x27f42c0_0, C4<1>, C4<1>;
L_0x2801430 .functor AND 1, L_0x28010a0, L_0x2801290, C4<1>, C4<1>;
L_0x2801540 .functor OR 1, L_0x2800b00, L_0x2801430, C4<0>, C4<0>;
L_0x2801200 .functor AND 1, v0x27f4180_0, L_0x2801160, C4<1>, C4<1>;
L_0x28017e0 .functor AND 1, L_0x2801200, v0x27f42c0_0, C4<1>, C4<1>;
L_0x28019f0 .functor AND 1, L_0x28017e0, v0x27f4400_0, C4<1>, C4<1>;
L_0x2801ab0 .functor OR 1, L_0x2801540, L_0x28019f0, C4<0>, C4<0>;
L_0x2801d20 .functor AND 1, v0x27f4180_0, v0x27f4220_0, C4<1>, C4<1>;
L_0x2801f40 .functor AND 1, L_0x2801d20, L_0x2801d90, C4<1>, C4<1>;
L_0x2802260 .functor AND 1, L_0x2801f40, L_0x28021c0, C4<1>, C4<1>;
L_0x2802370 .functor OR 1, L_0x2801ab0, L_0x2802260, C4<0>, C4<0>;
L_0x2802600 .functor AND 1, v0x27f4180_0, v0x27f4220_0, C4<1>, C4<1>;
L_0x2802830 .functor AND 1, L_0x2802600, L_0x2802670, C4<1>, C4<1>;
L_0x2802ad0 .functor AND 1, L_0x2802830, v0x27f4400_0, C4<1>, C4<1>;
L_0x2802b90 .functor OR 1, L_0x2802370, L_0x2802ad0, C4<0>, C4<0>;
L_0x2802e40 .functor AND 1, v0x27f4180_0, v0x27f4220_0, C4<1>, C4<1>;
L_0x2802eb0 .functor AND 1, L_0x2802e40, v0x27f42c0_0, C4<1>, C4<1>;
L_0x28031c0 .functor AND 1, L_0x2802eb0, L_0x2803120, C4<1>, C4<1>;
L_0x28032d0 .functor OR 1, L_0x2802b90, L_0x28031c0, C4<0>, C4<0>;
v0x27f4b10_0 .net *"_ivl_1", 0 0, L_0x27fc2f0;  1 drivers
v0x27f4bd0_0 .net *"_ivl_10", 0 0, L_0x27fc9f0;  1 drivers
v0x27f4cb0_0 .net *"_ivl_100", 0 0, L_0x27ff9d0;  1 drivers
v0x27f4da0_0 .net *"_ivl_103", 0 0, L_0x27ffa90;  1 drivers
v0x27f4e60_0 .net *"_ivl_104", 0 0, L_0x27ffb30;  1 drivers
v0x27f4f90_0 .net *"_ivl_106", 0 0, L_0x27ffd30;  1 drivers
v0x27f5070_0 .net *"_ivl_108", 0 0, L_0x27ffdf0;  1 drivers
v0x27f5150_0 .net *"_ivl_111", 0 0, L_0x2800000;  1 drivers
v0x27f5210_0 .net *"_ivl_112", 0 0, L_0x27ff900;  1 drivers
v0x27f5380_0 .net *"_ivl_115", 0 0, L_0x2800180;  1 drivers
v0x27f5440_0 .net *"_ivl_116", 0 0, L_0x2800430;  1 drivers
v0x27f5520_0 .net *"_ivl_119", 0 0, L_0x2800650;  1 drivers
v0x27f55e0_0 .net *"_ivl_120", 0 0, L_0x28009f0;  1 drivers
v0x27f56c0_0 .net *"_ivl_122", 0 0, L_0x2800b00;  1 drivers
v0x27f57a0_0 .net *"_ivl_125", 0 0, L_0x2800d30;  1 drivers
v0x27f5860_0 .net *"_ivl_126", 0 0, L_0x2800dd0;  1 drivers
v0x27f5940_0 .net *"_ivl_128", 0 0, L_0x28010a0;  1 drivers
v0x27f5b30_0 .net *"_ivl_13", 0 0, L_0x27fcb00;  1 drivers
v0x27f5bf0_0 .net *"_ivl_131", 0 0, L_0x2801290;  1 drivers
v0x27f5cb0_0 .net *"_ivl_132", 0 0, L_0x2801430;  1 drivers
v0x27f5d90_0 .net *"_ivl_134", 0 0, L_0x2801540;  1 drivers
v0x27f5e70_0 .net *"_ivl_137", 0 0, L_0x2801160;  1 drivers
v0x27f5f30_0 .net *"_ivl_138", 0 0, L_0x2801200;  1 drivers
v0x27f6010_0 .net *"_ivl_140", 0 0, L_0x28017e0;  1 drivers
v0x27f60f0_0 .net *"_ivl_142", 0 0, L_0x28019f0;  1 drivers
v0x27f61d0_0 .net *"_ivl_144", 0 0, L_0x2801ab0;  1 drivers
v0x27f62b0_0 .net *"_ivl_146", 0 0, L_0x2801d20;  1 drivers
v0x27f6390_0 .net *"_ivl_149", 0 0, L_0x2801d90;  1 drivers
v0x27f6450_0 .net *"_ivl_15", 0 0, L_0x27fcce0;  1 drivers
v0x27f6510_0 .net *"_ivl_150", 0 0, L_0x2801f40;  1 drivers
v0x27f65f0_0 .net *"_ivl_153", 0 0, L_0x28021c0;  1 drivers
v0x27f66b0_0 .net *"_ivl_154", 0 0, L_0x2802260;  1 drivers
v0x27f6790_0 .net *"_ivl_156", 0 0, L_0x2802370;  1 drivers
v0x27f6a80_0 .net *"_ivl_158", 0 0, L_0x2802600;  1 drivers
v0x27f6b60_0 .net *"_ivl_16", 0 0, L_0x27fcd80;  1 drivers
v0x27f6c40_0 .net *"_ivl_161", 0 0, L_0x2802670;  1 drivers
v0x27f6d00_0 .net *"_ivl_162", 0 0, L_0x2802830;  1 drivers
v0x27f6de0_0 .net *"_ivl_164", 0 0, L_0x2802ad0;  1 drivers
v0x27f6ec0_0 .net *"_ivl_166", 0 0, L_0x2802b90;  1 drivers
v0x27f6fa0_0 .net *"_ivl_168", 0 0, L_0x2802e40;  1 drivers
v0x27f7080_0 .net *"_ivl_170", 0 0, L_0x2802eb0;  1 drivers
v0x27f7160_0 .net *"_ivl_173", 0 0, L_0x2803120;  1 drivers
v0x27f7220_0 .net *"_ivl_174", 0 0, L_0x28031c0;  1 drivers
v0x27f7300_0 .net *"_ivl_19", 0 0, L_0x27fcec0;  1 drivers
v0x27f73c0_0 .net *"_ivl_2", 0 0, L_0x27fc4a0;  1 drivers
v0x27f74a0_0 .net *"_ivl_20", 0 0, L_0x27fcfa0;  1 drivers
v0x27f7580_0 .net *"_ivl_23", 0 0, L_0x27fd0b0;  1 drivers
v0x27f7640_0 .net *"_ivl_24", 0 0, L_0x27fd150;  1 drivers
v0x27f7720_0 .net *"_ivl_26", 0 0, L_0x27fd2a0;  1 drivers
v0x27f7800_0 .net *"_ivl_29", 0 0, L_0x27fd3b0;  1 drivers
v0x27f78c0_0 .net *"_ivl_31", 0 0, L_0x27fd4a0;  1 drivers
v0x27f7980_0 .net *"_ivl_32", 0 0, L_0x27fd540;  1 drivers
v0x27f7a60_0 .net *"_ivl_35", 0 0, L_0x27fd6a0;  1 drivers
v0x27f7b20_0 .net *"_ivl_36", 0 0, L_0x27fd7a0;  1 drivers
v0x27f7c00_0 .net *"_ivl_38", 0 0, L_0x27fd860;  1 drivers
v0x27f7ce0_0 .net *"_ivl_43", 0 0, L_0x27fda90;  1 drivers
v0x27f7da0_0 .net *"_ivl_45", 0 0, L_0x27fdb30;  1 drivers
v0x27f7e60_0 .net *"_ivl_46", 0 0, L_0x27fdc40;  1 drivers
v0x27f7f40_0 .net *"_ivl_49", 0 0, L_0x27fddc0;  1 drivers
v0x27f8000_0 .net *"_ivl_5", 0 0, L_0x27fc580;  1 drivers
v0x27f80c0_0 .net *"_ivl_50", 0 0, L_0x27fde60;  1 drivers
v0x27f81a0_0 .net *"_ivl_53", 0 0, L_0x27fdf70;  1 drivers
v0x27f8260_0 .net *"_ivl_54", 0 0, L_0x27fdbd0;  1 drivers
v0x27f8340_0 .net *"_ivl_57", 0 0, L_0x27fe1b0;  1 drivers
v0x27f8400_0 .net *"_ivl_59", 0 0, L_0x27fe250;  1 drivers
v0x27f88d0_0 .net *"_ivl_6", 0 0, L_0x27fc730;  1 drivers
v0x27f89b0_0 .net *"_ivl_60", 0 0, L_0x27fdd50;  1 drivers
v0x27f8a90_0 .net *"_ivl_63", 0 0, L_0x27fe420;  1 drivers
v0x27f8b50_0 .net *"_ivl_64", 0 0, L_0x27fe4c0;  1 drivers
v0x27f8c30_0 .net *"_ivl_66", 0 0, L_0x27fe660;  1 drivers
v0x27f8d10_0 .net *"_ivl_68", 0 0, L_0x27fe720;  1 drivers
v0x27f8df0_0 .net *"_ivl_71", 0 0, L_0x27fe8d0;  1 drivers
v0x27f8eb0_0 .net *"_ivl_73", 0 0, L_0x27fea10;  1 drivers
v0x27f8f70_0 .net *"_ivl_74", 0 0, L_0x27feab0;  1 drivers
v0x27f9050_0 .net *"_ivl_76", 0 0, L_0x27febc0;  1 drivers
v0x27f9130_0 .net *"_ivl_79", 0 0, L_0x27fe830;  1 drivers
v0x27f91f0_0 .net *"_ivl_80", 0 0, L_0x27fede0;  1 drivers
v0x27f92d0_0 .net *"_ivl_82", 0 0, L_0x27feef0;  1 drivers
v0x27f93b0_0 .net *"_ivl_85", 0 0, L_0x27fe970;  1 drivers
v0x27f9470_0 .net *"_ivl_86", 0 0, L_0x27ff0c0;  1 drivers
v0x27f9550_0 .net *"_ivl_89", 0 0, L_0x27ff180;  1 drivers
v0x27f9610_0 .net *"_ivl_9", 0 0, L_0x27fc840;  1 drivers
v0x27f96d0_0 .net *"_ivl_90", 0 0, L_0x27ff2e0;  1 drivers
v0x27f97b0_0 .net *"_ivl_93", 0 0, L_0x27ff4c0;  1 drivers
v0x27f9870_0 .net *"_ivl_94", 0 0, L_0x27ff560;  1 drivers
v0x27f9950_0 .net *"_ivl_96", 0 0, L_0x27ff670;  1 drivers
v0x27f9a30_0 .net *"_ivl_99", 0 0, L_0x27ff860;  1 drivers
v0x27f9af0_0 .net "a", 0 0, v0x27f4180_0;  alias, 1 drivers
v0x27f9b90_0 .net "b", 0 0, v0x27f4220_0;  alias, 1 drivers
v0x27f9c80_0 .net "c", 0 0, v0x27f42c0_0;  alias, 1 drivers
v0x27f9d70_0 .net "d", 0 0, v0x27f4400_0;  alias, 1 drivers
v0x27f9e60_0 .net "out_pos", 0 0, L_0x28032d0;  alias, 1 drivers
v0x27f9f20_0 .net "out_sop", 0 0, L_0x27fd980;  alias, 1 drivers
L_0x27fc2f0 .reduce/nor v0x27f4220_0;
L_0x27fc580 .reduce/nor v0x27f42c0_0;
L_0x27fc840 .reduce/nor v0x27f4400_0;
L_0x27fcb00 .reduce/nor v0x27f4180_0;
L_0x27fcce0 .reduce/nor v0x27f4220_0;
L_0x27fcec0 .reduce/nor v0x27f42c0_0;
L_0x27fd0b0 .reduce/nor v0x27f4400_0;
L_0x27fd3b0 .reduce/nor v0x27f4180_0;
L_0x27fd4a0 .reduce/nor v0x27f4220_0;
L_0x27fd6a0 .reduce/nor v0x27f42c0_0;
L_0x27fda90 .reduce/nor v0x27f4180_0;
L_0x27fdb30 .reduce/nor v0x27f4220_0;
L_0x27fddc0 .reduce/nor v0x27f42c0_0;
L_0x27fdf70 .reduce/nor v0x27f4400_0;
L_0x27fe1b0 .reduce/nor v0x27f4180_0;
L_0x27fe250 .reduce/nor v0x27f4220_0;
L_0x27fe420 .reduce/nor v0x27f42c0_0;
L_0x27fe8d0 .reduce/nor v0x27f4180_0;
L_0x27fea10 .reduce/nor v0x27f4220_0;
L_0x27fe830 .reduce/nor v0x27f4400_0;
L_0x27fe970 .reduce/nor v0x27f4180_0;
L_0x27ff180 .reduce/nor v0x27f42c0_0;
L_0x27ff4c0 .reduce/nor v0x27f4400_0;
L_0x27ff860 .reduce/nor v0x27f4180_0;
L_0x27ffa90 .reduce/nor v0x27f42c0_0;
L_0x2800000 .reduce/nor v0x27f4220_0;
L_0x2800180 .reduce/nor v0x27f42c0_0;
L_0x2800650 .reduce/nor v0x27f4400_0;
L_0x2800d30 .reduce/nor v0x27f4220_0;
L_0x2801290 .reduce/nor v0x27f4400_0;
L_0x2801160 .reduce/nor v0x27f4220_0;
L_0x2801d90 .reduce/nor v0x27f42c0_0;
L_0x28021c0 .reduce/nor v0x27f4400_0;
L_0x2802670 .reduce/nor v0x27f42c0_0;
L_0x2803120 .reduce/nor v0x27f4400_0;
S_0x27fa0a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x27a0b10;
 .timescale -12 -12;
E_0x27869f0 .event anyedge, v0x27fae90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27fae90_0;
    %nor/r;
    %assign/vec4 v0x27fae90_0, 0;
    %wait E_0x27869f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27f3650;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f44f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f4590_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27f3650;
T_4 ;
    %wait E_0x279f2f0;
    %load/vec4 v0x27f4630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27f44f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27f3650;
T_5 ;
    %wait E_0x279f190;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f4400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f42c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f4220_0, 0;
    %assign/vec4 v0x27f4180_0, 0;
    %wait E_0x279f190;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f4400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f42c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f4220_0, 0;
    %assign/vec4 v0x27f4180_0, 0;
    %wait E_0x279f190;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f4400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f42c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f4220_0, 0;
    %assign/vec4 v0x27f4180_0, 0;
    %wait E_0x279f190;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f4400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f42c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f4220_0, 0;
    %assign/vec4 v0x27f4180_0, 0;
    %wait E_0x279f190;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f4400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f42c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f4220_0, 0;
    %assign/vec4 v0x27f4180_0, 0;
    %wait E_0x279f190;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f4400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f42c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f4220_0, 0;
    %assign/vec4 v0x27f4180_0, 0;
    %wait E_0x279f190;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f4400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f42c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f4220_0, 0;
    %assign/vec4 v0x27f4180_0, 0;
    %wait E_0x279f190;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f4400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f42c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f4220_0, 0;
    %assign/vec4 v0x27f4180_0, 0;
    %wait E_0x279f190;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f4400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f42c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f4220_0, 0;
    %assign/vec4 v0x27f4180_0, 0;
    %wait E_0x279f190;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f4400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f42c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f4220_0, 0;
    %assign/vec4 v0x27f4180_0, 0;
    %wait E_0x279f190;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f4400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f42c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f4220_0, 0;
    %assign/vec4 v0x27f4180_0, 0;
    %wait E_0x279f190;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f4400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f42c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f4220_0, 0;
    %assign/vec4 v0x27f4180_0, 0;
    %wait E_0x279f190;
    %load/vec4 v0x27f44f0_0;
    %store/vec4 v0x27f4590_0, 0, 1;
    %fork t_1, S_0x27f3980;
    %jmp t_0;
    .scope S_0x27f3980;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f3bc0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27f3bc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x279f190;
    %load/vec4 v0x27f3bc0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27f4400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f42c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f4220_0, 0;
    %assign/vec4 v0x27f4180_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27f3bc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27f3bc0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x27f3650;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x279f2f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27f4400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f42c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f4220_0, 0;
    %assign/vec4 v0x27f4180_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x27f44f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x27f4590_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x27a0b10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27faa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fae90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x27a0b10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27faa30_0;
    %inv;
    %store/vec4 v0x27faa30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x27a0b10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27f4360_0, v0x27fb000_0, v0x27fa850_0, v0x27fa8f0_0, v0x27fa990_0, v0x27faad0_0, v0x27fad50_0, v0x27facb0_0, v0x27fac10_0, v0x27fab70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x27a0b10;
T_9 ;
    %load/vec4 v0x27fadf0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x27fadf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27fadf0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x27fadf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x27fadf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27fadf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x27fadf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27fadf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27fadf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27fadf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x27a0b10;
T_10 ;
    %wait E_0x279f2f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27fadf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fadf0_0, 4, 32;
    %load/vec4 v0x27faf30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27fadf0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fadf0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27fadf0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fadf0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27fad50_0;
    %load/vec4 v0x27fad50_0;
    %load/vec4 v0x27facb0_0;
    %xor;
    %load/vec4 v0x27fad50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x27fadf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fadf0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x27fadf0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fadf0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x27fac10_0;
    %load/vec4 v0x27fac10_0;
    %load/vec4 v0x27fab70_0;
    %xor;
    %load/vec4 v0x27fac10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x27fadf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fadf0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x27fadf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fadf0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/ece241_2013_q2/iter2/response1/top_module.sv";
