CSR_DRAM_INIT_TBL_WRAP_CHECK,VAR_0
CSR_DRAM_INIT_TBL_WRITE_POINTER,VAR_1
CSR_DRAM_INT_TBL_ENABLE,VAR_2
CSR_DRAM_INT_TBL_REG,VAR_3
CSR_INT,VAR_4
ICT_SHIFT,VAR_5
ICT_SIZE,VAR_6
IWL_DEBUG_ISR,FUNC_0
IWL_TRANS_GET_PCIE_TRANS,FUNC_1
_iwl_disable_interrupts,FUNC_2
_iwl_enable_interrupts,FUNC_3
iwl_write32,FUNC_4
memset,FUNC_5
spin_lock,FUNC_6
spin_unlock,FUNC_7
iwl_pcie_reset_ict,FUNC_8
trans,VAR_7
trans_pcie,VAR_8
val,VAR_9
