module flash(
	input wire clk,
	output wire led[7:0]
	);

	reg [31:0] time;

	always @(posedge clk) begin
		if(time == 32'd1000000) begin
			time <= 0;
			if(led == 8'b11111111) begin
				led <= 0;
			end
			else begin
				led <= led + 1;
			end
		end
		else begin
			time <= time + 1;
		end
	end
endmodule
