ncverilog: 10.20-s114: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL:	ncverilog	10.20-s114: Started on Nov 07, 2015 at 08:27:34 CST
ncverilog
	-c
	CONT.v
file: CONT.v
	module worklib.CONT:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.CONT:v <0x412d5d14>
			streams:   0, words:     0
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		             Instances  Unique
		Modules:             1       1
		Registers:          19      19
		Scalar wires:        6       -
		Vectored wires:      4       -
		Always blocks:       2       2
		Cont. assignments:   0      10
	Writing initial simulation snapshot: worklib.CONT:v
TOOL:	ncverilog	10.20-s114: Exiting on Nov 07, 2015 at 08:27:43 CST  (total: 00:00:09)
