
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002450  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08002620  08002620  00003620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080026cc  080026cc  0000407c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080026cc  080026cc  000036cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080026d4  080026d4  0000407c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080026d4  080026d4  000036d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080026d8  080026d8  000036d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  080026dc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000594  2000007c  08002758  0000407c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000610  08002758  00004610  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000407c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002545  00000000  00000000  000040ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000009b2  00000000  00000000  000065f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000298  00000000  00000000  00006fa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000001da  00000000  00000000  00007240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003b43  00000000  00000000  0000741a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003902  00000000  00000000  0000af5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000cc03  00000000  00000000  0000e85f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0001b462  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000010e8  00000000  00000000  0001b4a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0001c590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002608 	.word	0x08002608

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000080 	.word	0x20000080
 800020c:	08002608 	.word	0x08002608

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <USART1_Init>:
uint8_t g_data = 0;



void USART1_Init(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0
	usart1_handle.pUSARTx = USART1;
 80002c4:	4b0d      	ldr	r3, [pc, #52]	@ (80002fc <USART1_Init+0x3c>)
 80002c6:	4a0e      	ldr	r2, [pc, #56]	@ (8000300 <USART1_Init+0x40>)
 80002c8:	601a      	str	r2, [r3, #0]
	usart1_handle.USART_Config.USART_Baud = USART_STD_BAUD_115200;
 80002ca:	4b0c      	ldr	r3, [pc, #48]	@ (80002fc <USART1_Init+0x3c>)
 80002cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80002d0:	609a      	str	r2, [r3, #8]
	usart1_handle.USART_Config.USART_HWFlowControl = USART_HW_FLOW_CTRL_NONE;
 80002d2:	4b0a      	ldr	r3, [pc, #40]	@ (80002fc <USART1_Init+0x3c>)
 80002d4:	2200      	movs	r2, #0
 80002d6:	73da      	strb	r2, [r3, #15]
	usart1_handle.USART_Config.USART_Mode = USART_MODE_TXRX;
 80002d8:	4b08      	ldr	r3, [pc, #32]	@ (80002fc <USART1_Init+0x3c>)
 80002da:	2202      	movs	r2, #2
 80002dc:	711a      	strb	r2, [r3, #4]
	usart1_handle.USART_Config.USART_NoOfStopBits = USART_STOPBITS_1;
 80002de:	4b07      	ldr	r3, [pc, #28]	@ (80002fc <USART1_Init+0x3c>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	731a      	strb	r2, [r3, #12]
	usart1_handle.USART_Config.USART_WordLength = USART_WORDLEN_8BITS;
 80002e4:	4b05      	ldr	r3, [pc, #20]	@ (80002fc <USART1_Init+0x3c>)
 80002e6:	2200      	movs	r2, #0
 80002e8:	735a      	strb	r2, [r3, #13]
	usart1_handle.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 80002ea:	4b04      	ldr	r3, [pc, #16]	@ (80002fc <USART1_Init+0x3c>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	739a      	strb	r2, [r3, #14]
	USART_Init(&usart1_handle);
 80002f0:	4802      	ldr	r0, [pc, #8]	@ (80002fc <USART1_Init+0x3c>)
 80002f2:	f000 fe95 	bl	8001020 <USART_Init>
}
 80002f6:	bf00      	nop
 80002f8:	bd80      	pop	{r7, pc}
 80002fa:	bf00      	nop
 80002fc:	20000498 	.word	0x20000498
 8000300:	40011000 	.word	0x40011000

08000304 <USART1_GPIOInit>:

void 	USART1_GPIOInit(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b084      	sub	sp, #16
 8000308:	af00      	add	r7, sp, #0
	GPIO_Handle_t usart_gpios;

	usart_gpios.pGPIOx = GPIOA;
 800030a:	4b0e      	ldr	r3, [pc, #56]	@ (8000344 <USART1_GPIOInit+0x40>)
 800030c:	607b      	str	r3, [r7, #4]
	usart_gpios.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800030e:	2302      	movs	r3, #2
 8000310:	727b      	strb	r3, [r7, #9]
	usart_gpios.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000312:	2300      	movs	r3, #0
 8000314:	733b      	strb	r3, [r7, #12]
	usart_gpios.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000316:	2301      	movs	r3, #1
 8000318:	72fb      	strb	r3, [r7, #11]
	usart_gpios.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800031a:	2302      	movs	r3, #2
 800031c:	72bb      	strb	r3, [r7, #10]
	usart_gpios.GPIO_PinConfig.GPIO_PinAltFunMode =7;
 800031e:	2307      	movs	r3, #7
 8000320:	737b      	strb	r3, [r7, #13]

	//USART1 TX
	usart_gpios.GPIO_PinConfig.GPIO_PinNumber  = GPIO_PIN_NO_9;
 8000322:	2309      	movs	r3, #9
 8000324:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 8000326:	1d3b      	adds	r3, r7, #4
 8000328:	4618      	mov	r0, r3
 800032a:	f000 fb8f 	bl	8000a4c <GPIO_Init>

	//USART1 RX
	usart_gpios.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_10;
 800032e:	230a      	movs	r3, #10
 8000330:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 8000332:	1d3b      	adds	r3, r7, #4
 8000334:	4618      	mov	r0, r3
 8000336:	f000 fb89 	bl	8000a4c <GPIO_Init>

}
 800033a:	bf00      	nop
 800033c:	3710      	adds	r7, #16
 800033e:	46bd      	mov	sp, r7
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	40020000 	.word	0x40020000

08000348 <GPIO_ButtonInit>:

void GPIO_ButtonInit(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b084      	sub	sp, #16
 800034c:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOBtn;

	//this is btn gpio configuration
	GPIOBtn.pGPIOx = GPIOC;
 800034e:	4b09      	ldr	r3, [pc, #36]	@ (8000374 <GPIO_ButtonInit+0x2c>)
 8000350:	607b      	str	r3, [r7, #4]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 8000352:	230d      	movs	r3, #13
 8000354:	723b      	strb	r3, [r7, #8]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 8000356:	2300      	movs	r3, #0
 8000358:	727b      	strb	r3, [r7, #9]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800035a:	2302      	movs	r3, #2
 800035c:	72bb      	strb	r3, [r7, #10]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800035e:	2300      	movs	r3, #0
 8000360:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GPIOBtn);
 8000362:	1d3b      	adds	r3, r7, #4
 8000364:	4618      	mov	r0, r3
 8000366:	f000 fb71 	bl	8000a4c <GPIO_Init>

}
 800036a:	bf00      	nop
 800036c:	3710      	adds	r7, #16
 800036e:	46bd      	mov	sp, r7
 8000370:	bd80      	pop	{r7, pc}
 8000372:	bf00      	nop
 8000374:	40020800 	.word	0x40020800

08000378 <delay>:

void delay(void)
{
 8000378:	b480      	push	{r7}
 800037a:	b083      	sub	sp, #12
 800037c:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i < 500000/2 ; i ++);
 800037e:	2300      	movs	r3, #0
 8000380:	607b      	str	r3, [r7, #4]
 8000382:	e002      	b.n	800038a <delay+0x12>
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	3301      	adds	r3, #1
 8000388:	607b      	str	r3, [r7, #4]
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	4a04      	ldr	r2, [pc, #16]	@ (80003a0 <delay+0x28>)
 800038e:	4293      	cmp	r3, r2
 8000390:	d9f8      	bls.n	8000384 <delay+0xc>
}
 8000392:	bf00      	nop
 8000394:	bf00      	nop
 8000396:	370c      	adds	r7, #12
 8000398:	46bd      	mov	sp, r7
 800039a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039e:	4770      	bx	lr
 80003a0:	0003d08f 	.word	0x0003d08f

080003a4 <main>:
int main(void)
{
 80003a4:	b590      	push	{r4, r7, lr}
 80003a6:	b083      	sub	sp, #12
 80003a8:	af00      	add	r7, sp, #0
	uint32_t cnt = 0;
 80003aa:	2300      	movs	r3, #0
 80003ac:	607b      	str	r3, [r7, #4]


	uart2_tx_init();
 80003ae:	f000 f981 	bl	80006b4 <uart2_tx_init>

	USART1_GPIOInit();
 80003b2:	f7ff ffa7 	bl	8000304 <USART1_GPIOInit>
    USART1_Init();
 80003b6:	f7ff ff83 	bl	80002c0 <USART1_Init>
    GPIO_ButtonInit();
 80003ba:	f7ff ffc5 	bl	8000348 <GPIO_ButtonInit>
    USART_IRQInterruptConfig(IRQ_NO_USART1,ENABLE);
 80003be:	2101      	movs	r1, #1
 80003c0:	2025      	movs	r0, #37	@ 0x25
 80003c2:	f000 ff2b 	bl	800121c <USART_IRQInterruptConfig>

    USART_PeripheralControl(USART1,ENABLE);
 80003c6:	2101      	movs	r1, #1
 80003c8:	482f      	ldr	r0, [pc, #188]	@ (8000488 <main+0xe4>)
 80003ca:	f000 fea6 	bl	800111a <USART_PeripheralControl>

    printf("Application is running\r\n");
 80003ce:	482f      	ldr	r0, [pc, #188]	@ (800048c <main+0xe8>)
 80003d0:	f001 fab8 	bl	8001944 <puts>

    //do forever
    while(1)
    {
		//wait till button is pressed
		while( GPIO_ReadFromInputPin(GPIOC,GPIO_PIN_NO_13) );
 80003d4:	bf00      	nop
 80003d6:	210d      	movs	r1, #13
 80003d8:	482d      	ldr	r0, [pc, #180]	@ (8000490 <main+0xec>)
 80003da:	f000 fcf9 	bl	8000dd0 <GPIO_ReadFromInputPin>
 80003de:	4603      	mov	r3, r0
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d1f8      	bne.n	80003d6 <main+0x32>

		//to avoid button de-bouncing related issues 200ms of delay
		delay();
 80003e4:	f7ff ffc8 	bl	8000378 <delay>

		// Next message index ; make sure that cnt value doesn't cross 2
		cnt = cnt % 3;
 80003e8:	687a      	ldr	r2, [r7, #4]
 80003ea:	4b2a      	ldr	r3, [pc, #168]	@ (8000494 <main+0xf0>)
 80003ec:	fba3 1302 	umull	r1, r3, r3, r2
 80003f0:	0859      	lsrs	r1, r3, #1
 80003f2:	460b      	mov	r3, r1
 80003f4:	005b      	lsls	r3, r3, #1
 80003f6:	440b      	add	r3, r1
 80003f8:	1ad3      	subs	r3, r2, r3
 80003fa:	607b      	str	r3, [r7, #4]

		//First lets enable the reception in interrupt mode
		//this code enables the receive interrupt
		while ( USART_ReceiveDataIT(&usart1_handle,(uint8_t *)rx_buf,strlen(msg[cnt])) != USART_READY );
 80003fc:	bf00      	nop
 80003fe:	4a26      	ldr	r2, [pc, #152]	@ (8000498 <main+0xf4>)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000406:	4618      	mov	r0, r3
 8000408:	f7ff ff02 	bl	8000210 <strlen>
 800040c:	4603      	mov	r3, r0
 800040e:	461a      	mov	r2, r3
 8000410:	4922      	ldr	r1, [pc, #136]	@ (800049c <main+0xf8>)
 8000412:	4823      	ldr	r0, [pc, #140]	@ (80004a0 <main+0xfc>)
 8000414:	f000 ff88 	bl	8001328 <USART_ReceiveDataIT>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d1ef      	bne.n	80003fe <main+0x5a>

		//Send the msg indexed by cnt in blocking mode
    	USART_SendData(&usart1_handle,(uint8_t*)msg[cnt],strlen(msg[cnt]));
 800041e:	4a1e      	ldr	r2, [pc, #120]	@ (8000498 <main+0xf4>)
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000426:	4a1c      	ldr	r2, [pc, #112]	@ (8000498 <main+0xf4>)
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800042e:	4618      	mov	r0, r3
 8000430:	f7ff feee 	bl	8000210 <strlen>
 8000434:	4603      	mov	r3, r0
 8000436:	461a      	mov	r2, r3
 8000438:	4621      	mov	r1, r4
 800043a:	4819      	ldr	r0, [pc, #100]	@ (80004a0 <main+0xfc>)
 800043c:	f000 fea0 	bl	8001180 <USART_SendData>



    	//Now lets wait until all the bytes are received from the arduino .
    	//When all the bytes are received rxCmplt will be SET in application callback
    	while(rxCmplt != SET);
 8000440:	bf00      	nop
 8000442:	4b18      	ldr	r3, [pc, #96]	@ (80004a4 <main+0x100>)
 8000444:	781b      	ldrb	r3, [r3, #0]
 8000446:	2b01      	cmp	r3, #1
 8000448:	d1fb      	bne.n	8000442 <main+0x9e>

    	//just make sure that last byte should be null otherwise %s fails while printing
    	rx_buf[strlen(msg[cnt])+ 1] = '\0';
 800044a:	4a13      	ldr	r2, [pc, #76]	@ (8000498 <main+0xf4>)
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000452:	4618      	mov	r0, r3
 8000454:	f7ff fedc 	bl	8000210 <strlen>
 8000458:	4603      	mov	r3, r0
 800045a:	3301      	adds	r3, #1
 800045c:	4a0f      	ldr	r2, [pc, #60]	@ (800049c <main+0xf8>)
 800045e:	2100      	movs	r1, #0
 8000460:	54d1      	strb	r1, [r2, r3]

    	//Print Transmitted and received data from the arduino
    	printf("Transmitted : %s\r\n",msg[cnt]);
 8000462:	4a0d      	ldr	r2, [pc, #52]	@ (8000498 <main+0xf4>)
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800046a:	4619      	mov	r1, r3
 800046c:	480e      	ldr	r0, [pc, #56]	@ (80004a8 <main+0x104>)
 800046e:	f001 fa01 	bl	8001874 <iprintf>
    	printf("Received    : %s\r\n",rx_buf);
 8000472:	490a      	ldr	r1, [pc, #40]	@ (800049c <main+0xf8>)
 8000474:	480d      	ldr	r0, [pc, #52]	@ (80004ac <main+0x108>)
 8000476:	f001 f9fd 	bl	8001874 <iprintf>

    	//invalidate the flag
    	rxCmplt = RESET;
 800047a:	4b0a      	ldr	r3, [pc, #40]	@ (80004a4 <main+0x100>)
 800047c:	2200      	movs	r2, #0
 800047e:	701a      	strb	r2, [r3, #0]

    	//move on to next message indexed in msg[]
    	cnt ++;
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	3301      	adds	r3, #1
 8000484:	607b      	str	r3, [r7, #4]
		while( GPIO_ReadFromInputPin(GPIOC,GPIO_PIN_NO_13) );
 8000486:	e7a5      	b.n	80003d4 <main+0x30>
 8000488:	40011000 	.word	0x40011000
 800048c:	08002658 	.word	0x08002658
 8000490:	40020800 	.word	0x40020800
 8000494:	aaaaaaab 	.word	0xaaaaaaab
 8000498:	20000000 	.word	0x20000000
 800049c:	20000098 	.word	0x20000098
 80004a0:	20000498 	.word	0x20000498
 80004a4:	200004bc 	.word	0x200004bc
 80004a8:	08002670 	.word	0x08002670
 80004ac:	08002684 	.word	0x08002684

080004b0 <USART1_IRQHandler>:
	return 0;
}


void USART1_IRQHandler(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
	USART_IRQHandling(&usart1_handle);
 80004b4:	4802      	ldr	r0, [pc, #8]	@ (80004c0 <USART1_IRQHandler+0x10>)
 80004b6:	f000 ff63 	bl	8001380 <USART_IRQHandling>
}
 80004ba:	bf00      	nop
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	bf00      	nop
 80004c0:	20000498 	.word	0x20000498

080004c4 <USART_ApplicationEventCallback>:



void USART_ApplicationEventCallback( USART_Handle_t *pUSARTHandle,uint8_t ApEv)
{
 80004c4:	b480      	push	{r7}
 80004c6:	b083      	sub	sp, #12
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
 80004cc:	460b      	mov	r3, r1
 80004ce:	70fb      	strb	r3, [r7, #3]
   if(ApEv == USART_EVENT_RX_CMPLT)
 80004d0:	78fb      	ldrb	r3, [r7, #3]
 80004d2:	2b01      	cmp	r3, #1
 80004d4:	d103      	bne.n	80004de <USART_ApplicationEventCallback+0x1a>
   {
		rxCmplt = SET;
 80004d6:	4b09      	ldr	r3, [pc, #36]	@ (80004fc <USART_ApplicationEventCallback+0x38>)
 80004d8:	2201      	movs	r2, #1
 80004da:	701a      	strb	r2, [r3, #0]
	   ;
   }else if (ApEv == USART_ERR_ORE)
   {
       rxCmplt = SET;
   }
}
 80004dc:	e008      	b.n	80004f0 <USART_ApplicationEventCallback+0x2c>
   }else if (ApEv == USART_EVENT_TX_CMPLT)
 80004de:	78fb      	ldrb	r3, [r7, #3]
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d005      	beq.n	80004f0 <USART_ApplicationEventCallback+0x2c>
   }else if (ApEv == USART_ERR_ORE)
 80004e4:	78fb      	ldrb	r3, [r7, #3]
 80004e6:	2b07      	cmp	r3, #7
 80004e8:	d102      	bne.n	80004f0 <USART_ApplicationEventCallback+0x2c>
       rxCmplt = SET;
 80004ea:	4b04      	ldr	r3, [pc, #16]	@ (80004fc <USART_ApplicationEventCallback+0x38>)
 80004ec:	2201      	movs	r2, #1
 80004ee:	701a      	strb	r2, [r3, #0]
}
 80004f0:	bf00      	nop
 80004f2:	370c      	adds	r7, #12
 80004f4:	46bd      	mov	sp, r7
 80004f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fa:	4770      	bx	lr
 80004fc:	200004bc 	.word	0x200004bc

08000500 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b086      	sub	sp, #24
 8000504:	af00      	add	r7, sp, #0
 8000506:	60f8      	str	r0, [r7, #12]
 8000508:	60b9      	str	r1, [r7, #8]
 800050a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800050c:	2300      	movs	r3, #0
 800050e:	617b      	str	r3, [r7, #20]
 8000510:	e00a      	b.n	8000528 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000512:	f3af 8000 	nop.w
 8000516:	4601      	mov	r1, r0
 8000518:	68bb      	ldr	r3, [r7, #8]
 800051a:	1c5a      	adds	r2, r3, #1
 800051c:	60ba      	str	r2, [r7, #8]
 800051e:	b2ca      	uxtb	r2, r1
 8000520:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000522:	697b      	ldr	r3, [r7, #20]
 8000524:	3301      	adds	r3, #1
 8000526:	617b      	str	r3, [r7, #20]
 8000528:	697a      	ldr	r2, [r7, #20]
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	429a      	cmp	r2, r3
 800052e:	dbf0      	blt.n	8000512 <_read+0x12>
  }

  return len;
 8000530:	687b      	ldr	r3, [r7, #4]
}
 8000532:	4618      	mov	r0, r3
 8000534:	3718      	adds	r7, #24
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}

0800053a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800053a:	b580      	push	{r7, lr}
 800053c:	b086      	sub	sp, #24
 800053e:	af00      	add	r7, sp, #0
 8000540:	60f8      	str	r0, [r7, #12]
 8000542:	60b9      	str	r1, [r7, #8]
 8000544:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000546:	2300      	movs	r3, #0
 8000548:	617b      	str	r3, [r7, #20]
 800054a:	e009      	b.n	8000560 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800054c:	68bb      	ldr	r3, [r7, #8]
 800054e:	1c5a      	adds	r2, r3, #1
 8000550:	60ba      	str	r2, [r7, #8]
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	4618      	mov	r0, r3
 8000556:	f000 f8a0 	bl	800069a <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800055a:	697b      	ldr	r3, [r7, #20]
 800055c:	3301      	adds	r3, #1
 800055e:	617b      	str	r3, [r7, #20]
 8000560:	697a      	ldr	r2, [r7, #20]
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	429a      	cmp	r2, r3
 8000566:	dbf1      	blt.n	800054c <_write+0x12>
  }
  return len;
 8000568:	687b      	ldr	r3, [r7, #4]
}
 800056a:	4618      	mov	r0, r3
 800056c:	3718      	adds	r7, #24
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}

08000572 <_close>:

int _close(int file)
{
 8000572:	b480      	push	{r7}
 8000574:	b083      	sub	sp, #12
 8000576:	af00      	add	r7, sp, #0
 8000578:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800057a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800057e:	4618      	mov	r0, r3
 8000580:	370c      	adds	r7, #12
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr

0800058a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800058a:	b480      	push	{r7}
 800058c:	b083      	sub	sp, #12
 800058e:	af00      	add	r7, sp, #0
 8000590:	6078      	str	r0, [r7, #4]
 8000592:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800059a:	605a      	str	r2, [r3, #4]
  return 0;
 800059c:	2300      	movs	r3, #0
}
 800059e:	4618      	mov	r0, r3
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr

080005aa <_isatty>:

int _isatty(int file)
{
 80005aa:	b480      	push	{r7}
 80005ac:	b083      	sub	sp, #12
 80005ae:	af00      	add	r7, sp, #0
 80005b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80005b2:	2301      	movs	r3, #1
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	370c      	adds	r7, #12
 80005b8:	46bd      	mov	sp, r7
 80005ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005be:	4770      	bx	lr

080005c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80005c0:	b480      	push	{r7}
 80005c2:	b085      	sub	sp, #20
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	60f8      	str	r0, [r7, #12]
 80005c8:	60b9      	str	r1, [r7, #8]
 80005ca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80005cc:	2300      	movs	r3, #0
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	3714      	adds	r7, #20
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
	...

080005dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b086      	sub	sp, #24
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005e4:	4a14      	ldr	r2, [pc, #80]	@ (8000638 <_sbrk+0x5c>)
 80005e6:	4b15      	ldr	r3, [pc, #84]	@ (800063c <_sbrk+0x60>)
 80005e8:	1ad3      	subs	r3, r2, r3
 80005ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005ec:	697b      	ldr	r3, [r7, #20]
 80005ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005f0:	4b13      	ldr	r3, [pc, #76]	@ (8000640 <_sbrk+0x64>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d102      	bne.n	80005fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005f8:	4b11      	ldr	r3, [pc, #68]	@ (8000640 <_sbrk+0x64>)
 80005fa:	4a12      	ldr	r2, [pc, #72]	@ (8000644 <_sbrk+0x68>)
 80005fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005fe:	4b10      	ldr	r3, [pc, #64]	@ (8000640 <_sbrk+0x64>)
 8000600:	681a      	ldr	r2, [r3, #0]
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	4413      	add	r3, r2
 8000606:	693a      	ldr	r2, [r7, #16]
 8000608:	429a      	cmp	r2, r3
 800060a:	d207      	bcs.n	800061c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800060c:	f001 fac8 	bl	8001ba0 <__errno>
 8000610:	4603      	mov	r3, r0
 8000612:	220c      	movs	r2, #12
 8000614:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000616:	f04f 33ff 	mov.w	r3, #4294967295
 800061a:	e009      	b.n	8000630 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800061c:	4b08      	ldr	r3, [pc, #32]	@ (8000640 <_sbrk+0x64>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000622:	4b07      	ldr	r3, [pc, #28]	@ (8000640 <_sbrk+0x64>)
 8000624:	681a      	ldr	r2, [r3, #0]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	4413      	add	r3, r2
 800062a:	4a05      	ldr	r2, [pc, #20]	@ (8000640 <_sbrk+0x64>)
 800062c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800062e:	68fb      	ldr	r3, [r7, #12]
}
 8000630:	4618      	mov	r0, r3
 8000632:	3718      	adds	r7, #24
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	20020000 	.word	0x20020000
 800063c:	00000400 	.word	0x00000400
 8000640:	200004c0 	.word	0x200004c0
 8000644:	20000610 	.word	0x20000610

08000648 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000648:	480d      	ldr	r0, [pc, #52]	@ (8000680 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800064a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800064c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000650:	480c      	ldr	r0, [pc, #48]	@ (8000684 <LoopForever+0x6>)
  ldr r1, =_edata
 8000652:	490d      	ldr	r1, [pc, #52]	@ (8000688 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000654:	4a0d      	ldr	r2, [pc, #52]	@ (800068c <LoopForever+0xe>)
  movs r3, #0
 8000656:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000658:	e002      	b.n	8000660 <LoopCopyDataInit>

0800065a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800065a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800065c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800065e:	3304      	adds	r3, #4

08000660 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000660:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000662:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000664:	d3f9      	bcc.n	800065a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000666:	4a0a      	ldr	r2, [pc, #40]	@ (8000690 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000668:	4c0a      	ldr	r4, [pc, #40]	@ (8000694 <LoopForever+0x16>)
  movs r3, #0
 800066a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800066c:	e001      	b.n	8000672 <LoopFillZerobss>

0800066e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800066e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000670:	3204      	adds	r2, #4

08000672 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000672:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000674:	d3fb      	bcc.n	800066e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000676:	f001 fa99 	bl	8001bac <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800067a:	f7ff fe93 	bl	80003a4 <main>

0800067e <LoopForever>:

LoopForever:
  b LoopForever
 800067e:	e7fe      	b.n	800067e <LoopForever>
  ldr   r0, =_estack
 8000680:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000684:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000688:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 800068c:	080026dc 	.word	0x080026dc
  ldr r2, =_sbss
 8000690:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000694:	20000610 	.word	0x20000610

08000698 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000698:	e7fe      	b.n	8000698 <ADC_IRQHandler>

0800069a <__io_putchar>:
 * Call uart2_tx_init() in main
 * in printf("......\r\n");
 */

int __io_putchar(int ch)
{
 800069a:	b580      	push	{r7, lr}
 800069c:	b082      	sub	sp, #8
 800069e:	af00      	add	r7, sp, #0
 80006a0:	6078      	str	r0, [r7, #4]
	uart2_write(ch);
 80006a2:	6878      	ldr	r0, [r7, #4]
 80006a4:	f000 f846 	bl	8000734 <uart2_write>
	return ch;
 80006a8:	687b      	ldr	r3, [r7, #4]
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
	...

080006b4 <uart2_tx_init>:

void uart2_tx_init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
	/*Configure UART GPIO pin*/
	/*Enable clock access to GPIOA*/
	GPIOA_PCLK_EN();
 80006b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000728 <uart2_tx_init+0x74>)
 80006ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006bc:	4a1a      	ldr	r2, [pc, #104]	@ (8000728 <uart2_tx_init+0x74>)
 80006be:	f043 0301 	orr.w	r3, r3, #1
 80006c2:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA2 mode to Alternate function mode*/
	GPIOA->MODER &= ~(1U << 4);
 80006c4:	4b19      	ldr	r3, [pc, #100]	@ (800072c <uart2_tx_init+0x78>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a18      	ldr	r2, [pc, #96]	@ (800072c <uart2_tx_init+0x78>)
 80006ca:	f023 0310 	bic.w	r3, r3, #16
 80006ce:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U << 5);
 80006d0:	4b16      	ldr	r3, [pc, #88]	@ (800072c <uart2_tx_init+0x78>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a15      	ldr	r2, [pc, #84]	@ (800072c <uart2_tx_init+0x78>)
 80006d6:	f043 0320 	orr.w	r3, r3, #32
 80006da:	6013      	str	r3, [r2, #0]

	/*Set PA2 alternate function type to UART_TX (AF07)*/
	GPIOA->AFR[0] &= ~(0xF << 8);   // clear AF bits
 80006dc:	4b13      	ldr	r3, [pc, #76]	@ (800072c <uart2_tx_init+0x78>)
 80006de:	6a1b      	ldr	r3, [r3, #32]
 80006e0:	4a12      	ldr	r2, [pc, #72]	@ (800072c <uart2_tx_init+0x78>)
 80006e2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80006e6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (7U  << 8);
 80006e8:	4b10      	ldr	r3, [pc, #64]	@ (800072c <uart2_tx_init+0x78>)
 80006ea:	6a1b      	ldr	r3, [r3, #32]
 80006ec:	4a0f      	ldr	r2, [pc, #60]	@ (800072c <uart2_tx_init+0x78>)
 80006ee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80006f2:	6213      	str	r3, [r2, #32]


	/*Configure UART module*/
	/*Enable clock access to uart2*/
	USART2_PCLK_EN();
 80006f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000728 <uart2_tx_init+0x74>)
 80006f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006f8:	4a0b      	ldr	r2, [pc, #44]	@ (8000728 <uart2_tx_init+0x74>)
 80006fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006fe:	6413      	str	r3, [r2, #64]	@ 0x40

	/*Configure baudrate*/
	USART_SetBaudRate(USART2, UART_BAUDRATE);
 8000700:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8000704:	480a      	ldr	r0, [pc, #40]	@ (8000730 <uart2_tx_init+0x7c>)
 8000706:	f000 fb79 	bl	8000dfc <USART_SetBaudRate>

	/*Configure the transfer direction*/
	USART2->CR1 |= (1U << 3);
 800070a:	4b09      	ldr	r3, [pc, #36]	@ (8000730 <uart2_tx_init+0x7c>)
 800070c:	68db      	ldr	r3, [r3, #12]
 800070e:	4a08      	ldr	r2, [pc, #32]	@ (8000730 <uart2_tx_init+0x7c>)
 8000710:	f043 0308 	orr.w	r3, r3, #8
 8000714:	60d3      	str	r3, [r2, #12]

	/*Enable uart module*/
	USART2->CR1 |=(1U << 13);
 8000716:	4b06      	ldr	r3, [pc, #24]	@ (8000730 <uart2_tx_init+0x7c>)
 8000718:	68db      	ldr	r3, [r3, #12]
 800071a:	4a05      	ldr	r2, [pc, #20]	@ (8000730 <uart2_tx_init+0x7c>)
 800071c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000720:	60d3      	str	r3, [r2, #12]
}
 8000722:	bf00      	nop
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	40023800 	.word	0x40023800
 800072c:	40020000 	.word	0x40020000
 8000730:	40004400 	.word	0x40004400

08000734 <uart2_write>:

void uart2_write(int ch)
{
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
	 /*Make sure transmit data register is empty*/
	while(!(USART2->SR & (1 << USART_SR_TXE))){}
 800073c:	bf00      	nop
 800073e:	4b08      	ldr	r3, [pc, #32]	@ (8000760 <uart2_write+0x2c>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000746:	2b00      	cmp	r3, #0
 8000748:	d0f9      	beq.n	800073e <uart2_write+0xa>
	/*Write to transmit data register*/
	USART2->DR = (ch & 0xFF);
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	4a04      	ldr	r2, [pc, #16]	@ (8000760 <uart2_write+0x2c>)
 800074e:	b2db      	uxtb	r3, r3
 8000750:	6053      	str	r3, [r2, #4]
}
 8000752:	bf00      	nop
 8000754:	370c      	adds	r7, #12
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	40004400 	.word	0x40004400

08000764 <RCC_GetPCLK1Value>:
uint16_t AHB_PreScaler[8]={2,4,8,16,64,128,256,512};
uint8_t APB1_PreScaler[4]={2,4,8,16};


uint32_t RCC_GetPCLK1Value(void)
{
 8000764:	b480      	push	{r7}
 8000766:	b085      	sub	sp, #20
 8000768:	af00      	add	r7, sp, #0
	uint32_t pclk1,SystemClk;

	uint8_t clksrc,temp,ahbp,apb1p;

	clksrc = ((RCC->CFGR >> 2) & 0x3);
 800076a:	4b23      	ldr	r3, [pc, #140]	@ (80007f8 <RCC_GetPCLK1Value+0x94>)
 800076c:	689b      	ldr	r3, [r3, #8]
 800076e:	089b      	lsrs	r3, r3, #2
 8000770:	b2db      	uxtb	r3, r3
 8000772:	f003 0303 	and.w	r3, r3, #3
 8000776:	727b      	strb	r3, [r7, #9]

	if(clksrc == 0 )
 8000778:	7a7b      	ldrb	r3, [r7, #9]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d102      	bne.n	8000784 <RCC_GetPCLK1Value+0x20>
	{
		SystemClk = 16000000;
 800077e:	4b1f      	ldr	r3, [pc, #124]	@ (80007fc <RCC_GetPCLK1Value+0x98>)
 8000780:	60fb      	str	r3, [r7, #12]
 8000782:	e004      	b.n	800078e <RCC_GetPCLK1Value+0x2a>
	}else if(clksrc == 1)
 8000784:	7a7b      	ldrb	r3, [r7, #9]
 8000786:	2b01      	cmp	r3, #1
 8000788:	d101      	bne.n	800078e <RCC_GetPCLK1Value+0x2a>
	{
		SystemClk = 8000000;
 800078a:	4b1d      	ldr	r3, [pc, #116]	@ (8000800 <RCC_GetPCLK1Value+0x9c>)
 800078c:	60fb      	str	r3, [r7, #12]
	}

	//for ahb
	temp = ((RCC->CFGR >> 4 ) & 0xF);
 800078e:	4b1a      	ldr	r3, [pc, #104]	@ (80007f8 <RCC_GetPCLK1Value+0x94>)
 8000790:	689b      	ldr	r3, [r3, #8]
 8000792:	091b      	lsrs	r3, r3, #4
 8000794:	b2db      	uxtb	r3, r3
 8000796:	f003 030f 	and.w	r3, r3, #15
 800079a:	723b      	strb	r3, [r7, #8]

	if(temp < 8)
 800079c:	7a3b      	ldrb	r3, [r7, #8]
 800079e:	2b07      	cmp	r3, #7
 80007a0:	d802      	bhi.n	80007a8 <RCC_GetPCLK1Value+0x44>
	{
		ahbp = 1;
 80007a2:	2301      	movs	r3, #1
 80007a4:	72fb      	strb	r3, [r7, #11]
 80007a6:	e005      	b.n	80007b4 <RCC_GetPCLK1Value+0x50>
	}else
	{
		ahbp = AHB_PreScaler[temp-8];
 80007a8:	7a3b      	ldrb	r3, [r7, #8]
 80007aa:	3b08      	subs	r3, #8
 80007ac:	4a15      	ldr	r2, [pc, #84]	@ (8000804 <RCC_GetPCLK1Value+0xa0>)
 80007ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007b2:	72fb      	strb	r3, [r7, #11]
	}

	//apb1
	temp = ((RCC->CFGR >> 10 ) & 0x7);
 80007b4:	4b10      	ldr	r3, [pc, #64]	@ (80007f8 <RCC_GetPCLK1Value+0x94>)
 80007b6:	689b      	ldr	r3, [r3, #8]
 80007b8:	0a9b      	lsrs	r3, r3, #10
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	f003 0307 	and.w	r3, r3, #7
 80007c0:	723b      	strb	r3, [r7, #8]

	if(temp < 4)
 80007c2:	7a3b      	ldrb	r3, [r7, #8]
 80007c4:	2b03      	cmp	r3, #3
 80007c6:	d802      	bhi.n	80007ce <RCC_GetPCLK1Value+0x6a>
	{
		apb1p = 1;
 80007c8:	2301      	movs	r3, #1
 80007ca:	72bb      	strb	r3, [r7, #10]
 80007cc:	e004      	b.n	80007d8 <RCC_GetPCLK1Value+0x74>
	}else
	{
		apb1p = APB1_PreScaler[temp-4];
 80007ce:	7a3b      	ldrb	r3, [r7, #8]
 80007d0:	3b04      	subs	r3, #4
 80007d2:	4a0d      	ldr	r2, [pc, #52]	@ (8000808 <RCC_GetPCLK1Value+0xa4>)
 80007d4:	5cd3      	ldrb	r3, [r2, r3]
 80007d6:	72bb      	strb	r3, [r7, #10]
	}

	pclk1 =  (SystemClk / ahbp) /apb1p;
 80007d8:	7afb      	ldrb	r3, [r7, #11]
 80007da:	68fa      	ldr	r2, [r7, #12]
 80007dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80007e0:	7abb      	ldrb	r3, [r7, #10]
 80007e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80007e6:	607b      	str	r3, [r7, #4]

	return pclk1;
 80007e8:	687b      	ldr	r3, [r7, #4]
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3714      	adds	r7, #20
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	40023800 	.word	0x40023800
 80007fc:	00f42400 	.word	0x00f42400
 8000800:	007a1200 	.word	0x007a1200
 8000804:	2000000c 	.word	0x2000000c
 8000808:	2000001c 	.word	0x2000001c

0800080c <RCC_GetPCLK2Value>:



uint32_t RCC_GetPCLK2Value(void)
{
 800080c:	b480      	push	{r7}
 800080e:	b085      	sub	sp, #20
 8000810:	af00      	add	r7, sp, #0
	uint32_t SystemClock=0,tmp,pclk2;
 8000812:	2300      	movs	r3, #0
 8000814:	60fb      	str	r3, [r7, #12]
	uint8_t clk_src = ( RCC->CFGR >> 2) & 0X3;
 8000816:	4b20      	ldr	r3, [pc, #128]	@ (8000898 <RCC_GetPCLK2Value+0x8c>)
 8000818:	689b      	ldr	r3, [r3, #8]
 800081a:	089b      	lsrs	r3, r3, #2
 800081c:	b2db      	uxtb	r3, r3
 800081e:	f003 0303 	and.w	r3, r3, #3
 8000822:	727b      	strb	r3, [r7, #9]

	uint8_t ahbp,apb2p;

	if(clk_src == 0)
 8000824:	7a7b      	ldrb	r3, [r7, #9]
 8000826:	2b00      	cmp	r3, #0
 8000828:	d102      	bne.n	8000830 <RCC_GetPCLK2Value+0x24>
	{
		SystemClock = 16000000;
 800082a:	4b1c      	ldr	r3, [pc, #112]	@ (800089c <RCC_GetPCLK2Value+0x90>)
 800082c:	60fb      	str	r3, [r7, #12]
 800082e:	e001      	b.n	8000834 <RCC_GetPCLK2Value+0x28>
	}else
	{
		SystemClock = 8000000;
 8000830:	4b1b      	ldr	r3, [pc, #108]	@ (80008a0 <RCC_GetPCLK2Value+0x94>)
 8000832:	60fb      	str	r3, [r7, #12]
	}
	tmp = (RCC->CFGR >> 4 ) & 0xF;
 8000834:	4b18      	ldr	r3, [pc, #96]	@ (8000898 <RCC_GetPCLK2Value+0x8c>)
 8000836:	689b      	ldr	r3, [r3, #8]
 8000838:	091b      	lsrs	r3, r3, #4
 800083a:	f003 030f 	and.w	r3, r3, #15
 800083e:	607b      	str	r3, [r7, #4]

	if(tmp < 0x08)
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	2b07      	cmp	r3, #7
 8000844:	d802      	bhi.n	800084c <RCC_GetPCLK2Value+0x40>
	{
		ahbp = 1;
 8000846:	2301      	movs	r3, #1
 8000848:	72fb      	strb	r3, [r7, #11]
 800084a:	e005      	b.n	8000858 <RCC_GetPCLK2Value+0x4c>
	}else
	{
       ahbp = AHB_PreScaler[tmp-8];
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	3b08      	subs	r3, #8
 8000850:	4a14      	ldr	r2, [pc, #80]	@ (80008a4 <RCC_GetPCLK2Value+0x98>)
 8000852:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000856:	72fb      	strb	r3, [r7, #11]
	}

	tmp = (RCC->CFGR >> 13 ) & 0x7;
 8000858:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <RCC_GetPCLK2Value+0x8c>)
 800085a:	689b      	ldr	r3, [r3, #8]
 800085c:	0b5b      	lsrs	r3, r3, #13
 800085e:	f003 0307 	and.w	r3, r3, #7
 8000862:	607b      	str	r3, [r7, #4]
	if(tmp < 0x04)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2b03      	cmp	r3, #3
 8000868:	d802      	bhi.n	8000870 <RCC_GetPCLK2Value+0x64>
	{
		apb2p = 1;
 800086a:	2301      	movs	r3, #1
 800086c:	72bb      	strb	r3, [r7, #10]
 800086e:	e004      	b.n	800087a <RCC_GetPCLK2Value+0x6e>
	}else
	{
		apb2p = APB1_PreScaler[tmp-4];
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	3b04      	subs	r3, #4
 8000874:	4a0c      	ldr	r2, [pc, #48]	@ (80008a8 <RCC_GetPCLK2Value+0x9c>)
 8000876:	5cd3      	ldrb	r3, [r2, r3]
 8000878:	72bb      	strb	r3, [r7, #10]
	}

	pclk2 = (SystemClock / ahbp )/ apb2p;
 800087a:	7afb      	ldrb	r3, [r7, #11]
 800087c:	68fa      	ldr	r2, [r7, #12]
 800087e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000882:	7abb      	ldrb	r3, [r7, #10]
 8000884:	fbb2 f3f3 	udiv	r3, r2, r3
 8000888:	603b      	str	r3, [r7, #0]

	return pclk2;
 800088a:	683b      	ldr	r3, [r7, #0]
}
 800088c:	4618      	mov	r0, r3
 800088e:	3714      	adds	r7, #20
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr
 8000898:	40023800 	.word	0x40023800
 800089c:	00f42400 	.word	0x00f42400
 80008a0:	007a1200 	.word	0x007a1200
 80008a4:	2000000c 	.word	0x2000000c
 80008a8:	2000001c 	.word	0x2000001c

080008ac <GPIO_PeriClockControl>:

#include "stm32f446xx_gpio_driver.h"


void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx , uint8_t EnorDi)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	460b      	mov	r3, r1
 80008b6:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80008b8:	78fb      	ldrb	r3, [r7, #3]
 80008ba:	2b01      	cmp	r3, #1
 80008bc:	d157      	bne.n	800096e <GPIO_PeriClockControl+0xc2>
	{
		if(pGPIOx == GPIOA)
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	4a59      	ldr	r2, [pc, #356]	@ (8000a28 <GPIO_PeriClockControl+0x17c>)
 80008c2:	4293      	cmp	r3, r2
 80008c4:	d106      	bne.n	80008d4 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 80008c6:	4b59      	ldr	r3, [pc, #356]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ca:	4a58      	ldr	r2, [pc, #352]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 80008cc:	f043 0301 	orr.w	r3, r3, #1
 80008d0:	6313      	str	r3, [r2, #48]	@ 0x30
	}




}
 80008d2:	e0a3      	b.n	8000a1c <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOB)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	4a56      	ldr	r2, [pc, #344]	@ (8000a30 <GPIO_PeriClockControl+0x184>)
 80008d8:	4293      	cmp	r3, r2
 80008da:	d106      	bne.n	80008ea <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80008dc:	4b53      	ldr	r3, [pc, #332]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 80008de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e0:	4a52      	ldr	r2, [pc, #328]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 80008e2:	f043 0302 	orr.w	r3, r3, #2
 80008e6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80008e8:	e098      	b.n	8000a1c <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOC)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	4a51      	ldr	r2, [pc, #324]	@ (8000a34 <GPIO_PeriClockControl+0x188>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d106      	bne.n	8000900 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80008f2:	4b4e      	ldr	r3, [pc, #312]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f6:	4a4d      	ldr	r2, [pc, #308]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 80008f8:	f043 0304 	orr.w	r3, r3, #4
 80008fc:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80008fe:	e08d      	b.n	8000a1c <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOD)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	4a4d      	ldr	r2, [pc, #308]	@ (8000a38 <GPIO_PeriClockControl+0x18c>)
 8000904:	4293      	cmp	r3, r2
 8000906:	d106      	bne.n	8000916 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000908:	4b48      	ldr	r3, [pc, #288]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 800090a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090c:	4a47      	ldr	r2, [pc, #284]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 800090e:	f043 0308 	orr.w	r3, r3, #8
 8000912:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000914:	e082      	b.n	8000a1c <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE)
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	4a48      	ldr	r2, [pc, #288]	@ (8000a3c <GPIO_PeriClockControl+0x190>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d106      	bne.n	800092c <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800091e:	4b43      	ldr	r3, [pc, #268]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000922:	4a42      	ldr	r2, [pc, #264]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 8000924:	f043 0310 	orr.w	r3, r3, #16
 8000928:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800092a:	e077      	b.n	8000a1c <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOF)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	4a44      	ldr	r2, [pc, #272]	@ (8000a40 <GPIO_PeriClockControl+0x194>)
 8000930:	4293      	cmp	r3, r2
 8000932:	d106      	bne.n	8000942 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000934:	4b3d      	ldr	r3, [pc, #244]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 8000936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000938:	4a3c      	ldr	r2, [pc, #240]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 800093a:	f043 0320 	orr.w	r3, r3, #32
 800093e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000940:	e06c      	b.n	8000a1c <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOG)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	4a3f      	ldr	r2, [pc, #252]	@ (8000a44 <GPIO_PeriClockControl+0x198>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d106      	bne.n	8000958 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 800094a:	4b38      	ldr	r3, [pc, #224]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	4a37      	ldr	r2, [pc, #220]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 8000950:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000954:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000956:	e061      	b.n	8000a1c <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOH)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	4a3b      	ldr	r2, [pc, #236]	@ (8000a48 <GPIO_PeriClockControl+0x19c>)
 800095c:	4293      	cmp	r3, r2
 800095e:	d15d      	bne.n	8000a1c <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_EN();
 8000960:	4b32      	ldr	r3, [pc, #200]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 8000962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000964:	4a31      	ldr	r2, [pc, #196]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 8000966:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800096a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800096c:	e056      	b.n	8000a1c <GPIO_PeriClockControl+0x170>
		if(pGPIOx == GPIOA)
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4a2d      	ldr	r2, [pc, #180]	@ (8000a28 <GPIO_PeriClockControl+0x17c>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d106      	bne.n	8000984 <GPIO_PeriClockControl+0xd8>
			GPIOA_PCLK_DI();
 8000976:	4b2d      	ldr	r3, [pc, #180]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097a:	4a2c      	ldr	r2, [pc, #176]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 800097c:	f023 0301 	bic.w	r3, r3, #1
 8000980:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000982:	e04b      	b.n	8000a1c <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOB)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	4a2a      	ldr	r2, [pc, #168]	@ (8000a30 <GPIO_PeriClockControl+0x184>)
 8000988:	4293      	cmp	r3, r2
 800098a:	d106      	bne.n	800099a <GPIO_PeriClockControl+0xee>
			GPIOB_PCLK_DI();
 800098c:	4b27      	ldr	r3, [pc, #156]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 800098e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000990:	4a26      	ldr	r2, [pc, #152]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 8000992:	f023 0302 	bic.w	r3, r3, #2
 8000996:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000998:	e040      	b.n	8000a1c <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOC)
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4a25      	ldr	r2, [pc, #148]	@ (8000a34 <GPIO_PeriClockControl+0x188>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d106      	bne.n	80009b0 <GPIO_PeriClockControl+0x104>
			GPIOC_PCLK_DI();
 80009a2:	4b22      	ldr	r3, [pc, #136]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a6:	4a21      	ldr	r2, [pc, #132]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 80009a8:	f023 0304 	bic.w	r3, r3, #4
 80009ac:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80009ae:	e035      	b.n	8000a1c <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOD)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	4a21      	ldr	r2, [pc, #132]	@ (8000a38 <GPIO_PeriClockControl+0x18c>)
 80009b4:	4293      	cmp	r3, r2
 80009b6:	d106      	bne.n	80009c6 <GPIO_PeriClockControl+0x11a>
			GPIOD_PCLK_DI();
 80009b8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 80009ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009bc:	4a1b      	ldr	r2, [pc, #108]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 80009be:	f023 0308 	bic.w	r3, r3, #8
 80009c2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80009c4:	e02a      	b.n	8000a1c <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE)
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	4a1c      	ldr	r2, [pc, #112]	@ (8000a3c <GPIO_PeriClockControl+0x190>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d106      	bne.n	80009dc <GPIO_PeriClockControl+0x130>
			GPIOE_PCLK_DI();
 80009ce:	4b17      	ldr	r3, [pc, #92]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	4a16      	ldr	r2, [pc, #88]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 80009d4:	f023 0310 	bic.w	r3, r3, #16
 80009d8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80009da:	e01f      	b.n	8000a1c <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOF)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	4a18      	ldr	r2, [pc, #96]	@ (8000a40 <GPIO_PeriClockControl+0x194>)
 80009e0:	4293      	cmp	r3, r2
 80009e2:	d106      	bne.n	80009f2 <GPIO_PeriClockControl+0x146>
			GPIOF_PCLK_DI();
 80009e4:	4b11      	ldr	r3, [pc, #68]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 80009e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e8:	4a10      	ldr	r2, [pc, #64]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 80009ea:	f023 0320 	bic.w	r3, r3, #32
 80009ee:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80009f0:	e014      	b.n	8000a1c <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOG)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	4a13      	ldr	r2, [pc, #76]	@ (8000a44 <GPIO_PeriClockControl+0x198>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d106      	bne.n	8000a08 <GPIO_PeriClockControl+0x15c>
			GPIOG_PCLK_DI();
 80009fa:	4b0c      	ldr	r3, [pc, #48]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	4a0b      	ldr	r2, [pc, #44]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 8000a00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000a04:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a06:	e009      	b.n	8000a1c <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOH)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000a48 <GPIO_PeriClockControl+0x19c>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d105      	bne.n	8000a1c <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_DI();
 8000a10:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 8000a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a14:	4a05      	ldr	r2, [pc, #20]	@ (8000a2c <GPIO_PeriClockControl+0x180>)
 8000a16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000a1a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a1c:	bf00      	nop
 8000a1e:	370c      	adds	r7, #12
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr
 8000a28:	40020000 	.word	0x40020000
 8000a2c:	40023800 	.word	0x40023800
 8000a30:	40020400 	.word	0x40020400
 8000a34:	40020800 	.word	0x40020800
 8000a38:	40020c00 	.word	0x40020c00
 8000a3c:	40021000 	.word	0x40021000
 8000a40:	40021400 	.word	0x40021400
 8000a44:	40021800 	.word	0x40021800
 8000a48:	40021c00 	.word	0x40021c00

08000a4c <GPIO_Init>:

void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 8000a54:	2300      	movs	r3, #0
 8000a56:	617b      	str	r3, [r7, #20]

	//Enable peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx , ENABLE);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f7ff ff24 	bl	80008ac <GPIO_PeriClockControl>

	//configure mode

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	795b      	ldrb	r3, [r3, #5]
 8000a68:	2b03      	cmp	r3, #3
 8000a6a:	d81f      	bhi.n	8000aac <GPIO_Init+0x60>
	{
		//non interrupt
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	795b      	ldrb	r3, [r3, #5]
 8000a70:	461a      	mov	r2, r3
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	791b      	ldrb	r3, [r3, #4]
 8000a76:	005b      	lsls	r3, r3, #1
 8000a78:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7c:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	791b      	ldrb	r3, [r3, #4]
 8000a88:	4619      	mov	r1, r3
 8000a8a:	2303      	movs	r3, #3
 8000a8c:	408b      	lsls	r3, r1
 8000a8e:	43db      	mvns	r3, r3
 8000a90:	4619      	mov	r1, r3
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	400a      	ands	r2, r1
 8000a98:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	6819      	ldr	r1, [r3, #0]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	697a      	ldr	r2, [r7, #20]
 8000aa6:	430a      	orrs	r2, r1
 8000aa8:	601a      	str	r2, [r3, #0]
 8000aaa:	e0c9      	b.n	8000c40 <GPIO_Init+0x1f4>
	}else
	{
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	795b      	ldrb	r3, [r3, #5]
 8000ab0:	2b04      	cmp	r3, #4
 8000ab2:	d117      	bne.n	8000ae4 <GPIO_Init+0x98>
		{
			//1.Configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000ab4:	4b47      	ldr	r3, [pc, #284]	@ (8000bd4 <GPIO_Init+0x188>)
 8000ab6:	68db      	ldr	r3, [r3, #12]
 8000ab8:	687a      	ldr	r2, [r7, #4]
 8000aba:	7912      	ldrb	r2, [r2, #4]
 8000abc:	4611      	mov	r1, r2
 8000abe:	2201      	movs	r2, #1
 8000ac0:	408a      	lsls	r2, r1
 8000ac2:	4611      	mov	r1, r2
 8000ac4:	4a43      	ldr	r2, [pc, #268]	@ (8000bd4 <GPIO_Init+0x188>)
 8000ac6:	430b      	orrs	r3, r1
 8000ac8:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);		//Clearing RTSR bit for as it might be 1
 8000aca:	4b42      	ldr	r3, [pc, #264]	@ (8000bd4 <GPIO_Init+0x188>)
 8000acc:	689b      	ldr	r3, [r3, #8]
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	7912      	ldrb	r2, [r2, #4]
 8000ad2:	4611      	mov	r1, r2
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	408a      	lsls	r2, r1
 8000ad8:	43d2      	mvns	r2, r2
 8000ada:	4611      	mov	r1, r2
 8000adc:	4a3d      	ldr	r2, [pc, #244]	@ (8000bd4 <GPIO_Init+0x188>)
 8000ade:	400b      	ands	r3, r1
 8000ae0:	6093      	str	r3, [r2, #8]
 8000ae2:	e035      	b.n	8000b50 <GPIO_Init+0x104>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	795b      	ldrb	r3, [r3, #5]
 8000ae8:	2b05      	cmp	r3, #5
 8000aea:	d117      	bne.n	8000b1c <GPIO_Init+0xd0>
		{
			//1.Configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000aec:	4b39      	ldr	r3, [pc, #228]	@ (8000bd4 <GPIO_Init+0x188>)
 8000aee:	689b      	ldr	r3, [r3, #8]
 8000af0:	687a      	ldr	r2, [r7, #4]
 8000af2:	7912      	ldrb	r2, [r2, #4]
 8000af4:	4611      	mov	r1, r2
 8000af6:	2201      	movs	r2, #1
 8000af8:	408a      	lsls	r2, r1
 8000afa:	4611      	mov	r1, r2
 8000afc:	4a35      	ldr	r2, [pc, #212]	@ (8000bd4 <GPIO_Init+0x188>)
 8000afe:	430b      	orrs	r3, r1
 8000b00:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);		//Clearing FTSR bit for as it might be 1
 8000b02:	4b34      	ldr	r3, [pc, #208]	@ (8000bd4 <GPIO_Init+0x188>)
 8000b04:	68db      	ldr	r3, [r3, #12]
 8000b06:	687a      	ldr	r2, [r7, #4]
 8000b08:	7912      	ldrb	r2, [r2, #4]
 8000b0a:	4611      	mov	r1, r2
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	408a      	lsls	r2, r1
 8000b10:	43d2      	mvns	r2, r2
 8000b12:	4611      	mov	r1, r2
 8000b14:	4a2f      	ldr	r2, [pc, #188]	@ (8000bd4 <GPIO_Init+0x188>)
 8000b16:	400b      	ands	r3, r1
 8000b18:	60d3      	str	r3, [r2, #12]
 8000b1a:	e019      	b.n	8000b50 <GPIO_Init+0x104>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	795b      	ldrb	r3, [r3, #5]
 8000b20:	2b06      	cmp	r3, #6
 8000b22:	d115      	bne.n	8000b50 <GPIO_Init+0x104>
		{
			//1.Configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000b24:	4b2b      	ldr	r3, [pc, #172]	@ (8000bd4 <GPIO_Init+0x188>)
 8000b26:	689b      	ldr	r3, [r3, #8]
 8000b28:	687a      	ldr	r2, [r7, #4]
 8000b2a:	7912      	ldrb	r2, [r2, #4]
 8000b2c:	4611      	mov	r1, r2
 8000b2e:	2201      	movs	r2, #1
 8000b30:	408a      	lsls	r2, r1
 8000b32:	4611      	mov	r1, r2
 8000b34:	4a27      	ldr	r2, [pc, #156]	@ (8000bd4 <GPIO_Init+0x188>)
 8000b36:	430b      	orrs	r3, r1
 8000b38:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000b3a:	4b26      	ldr	r3, [pc, #152]	@ (8000bd4 <GPIO_Init+0x188>)
 8000b3c:	68db      	ldr	r3, [r3, #12]
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	7912      	ldrb	r2, [r2, #4]
 8000b42:	4611      	mov	r1, r2
 8000b44:	2201      	movs	r2, #1
 8000b46:	408a      	lsls	r2, r1
 8000b48:	4611      	mov	r1, r2
 8000b4a:	4a22      	ldr	r2, [pc, #136]	@ (8000bd4 <GPIO_Init+0x188>)
 8000b4c:	430b      	orrs	r3, r1
 8000b4e:	60d3      	str	r3, [r2, #12]
		}

		//2.Configure the GPIO port selection in the SYSCFG_EXTICR
		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	791b      	ldrb	r3, [r3, #4]
 8000b54:	089b      	lsrs	r3, r3, #2
 8000b56:	74fb      	strb	r3, [r7, #19]
		temp2 =pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	791b      	ldrb	r3, [r3, #4]
 8000b5c:	f003 0303 	and.w	r3, r3, #3
 8000b60:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4a1c      	ldr	r2, [pc, #112]	@ (8000bd8 <GPIO_Init+0x18c>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d045      	beq.n	8000bf8 <GPIO_Init+0x1ac>
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a1a      	ldr	r2, [pc, #104]	@ (8000bdc <GPIO_Init+0x190>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d02b      	beq.n	8000bce <GPIO_Init+0x182>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4a19      	ldr	r2, [pc, #100]	@ (8000be0 <GPIO_Init+0x194>)
 8000b7c:	4293      	cmp	r3, r2
 8000b7e:	d024      	beq.n	8000bca <GPIO_Init+0x17e>
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a17      	ldr	r2, [pc, #92]	@ (8000be4 <GPIO_Init+0x198>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d01d      	beq.n	8000bc6 <GPIO_Init+0x17a>
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4a16      	ldr	r2, [pc, #88]	@ (8000be8 <GPIO_Init+0x19c>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d016      	beq.n	8000bc2 <GPIO_Init+0x176>
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a14      	ldr	r2, [pc, #80]	@ (8000bec <GPIO_Init+0x1a0>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d00f      	beq.n	8000bbe <GPIO_Init+0x172>
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4a13      	ldr	r2, [pc, #76]	@ (8000bf0 <GPIO_Init+0x1a4>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d008      	beq.n	8000bba <GPIO_Init+0x16e>
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a11      	ldr	r2, [pc, #68]	@ (8000bf4 <GPIO_Init+0x1a8>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d101      	bne.n	8000bb6 <GPIO_Init+0x16a>
 8000bb2:	2307      	movs	r3, #7
 8000bb4:	e021      	b.n	8000bfa <GPIO_Init+0x1ae>
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	e01f      	b.n	8000bfa <GPIO_Init+0x1ae>
 8000bba:	2306      	movs	r3, #6
 8000bbc:	e01d      	b.n	8000bfa <GPIO_Init+0x1ae>
 8000bbe:	2305      	movs	r3, #5
 8000bc0:	e01b      	b.n	8000bfa <GPIO_Init+0x1ae>
 8000bc2:	2304      	movs	r3, #4
 8000bc4:	e019      	b.n	8000bfa <GPIO_Init+0x1ae>
 8000bc6:	2303      	movs	r3, #3
 8000bc8:	e017      	b.n	8000bfa <GPIO_Init+0x1ae>
 8000bca:	2302      	movs	r3, #2
 8000bcc:	e015      	b.n	8000bfa <GPIO_Init+0x1ae>
 8000bce:	2301      	movs	r3, #1
 8000bd0:	e013      	b.n	8000bfa <GPIO_Init+0x1ae>
 8000bd2:	bf00      	nop
 8000bd4:	40013c00 	.word	0x40013c00
 8000bd8:	40020000 	.word	0x40020000
 8000bdc:	40020400 	.word	0x40020400
 8000be0:	40020800 	.word	0x40020800
 8000be4:	40020c00 	.word	0x40020c00
 8000be8:	40021000 	.word	0x40021000
 8000bec:	40021400 	.word	0x40021400
 8000bf0:	40021800 	.word	0x40021800
 8000bf4:	40021c00 	.word	0x40021c00
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000bfc:	4b71      	ldr	r3, [pc, #452]	@ (8000dc4 <GPIO_Init+0x378>)
 8000bfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c00:	4a70      	ldr	r2, [pc, #448]	@ (8000dc4 <GPIO_Init+0x378>)
 8000c02:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c06:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] |= portcode << ( temp2 * 4);
 8000c08:	4a6f      	ldr	r2, [pc, #444]	@ (8000dc8 <GPIO_Init+0x37c>)
 8000c0a:	7cfb      	ldrb	r3, [r7, #19]
 8000c0c:	3302      	adds	r3, #2
 8000c0e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c12:	7c79      	ldrb	r1, [r7, #17]
 8000c14:	7cbb      	ldrb	r3, [r7, #18]
 8000c16:	009b      	lsls	r3, r3, #2
 8000c18:	fa01 f303 	lsl.w	r3, r1, r3
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	496a      	ldr	r1, [pc, #424]	@ (8000dc8 <GPIO_Init+0x37c>)
 8000c20:	7cfb      	ldrb	r3, [r7, #19]
 8000c22:	4302      	orrs	r2, r0
 8000c24:	3302      	adds	r3, #2
 8000c26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


		//3. Enable the EXTI    interrupt delivery using IMR
		EXTI->IMR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000c2a:	4b68      	ldr	r3, [pc, #416]	@ (8000dcc <GPIO_Init+0x380>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	687a      	ldr	r2, [r7, #4]
 8000c30:	7912      	ldrb	r2, [r2, #4]
 8000c32:	4611      	mov	r1, r2
 8000c34:	2201      	movs	r2, #1
 8000c36:	408a      	lsls	r2, r1
 8000c38:	4611      	mov	r1, r2
 8000c3a:	4a64      	ldr	r2, [pc, #400]	@ (8000dcc <GPIO_Init+0x380>)
 8000c3c:	430b      	orrs	r3, r1
 8000c3e:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 8000c40:	2300      	movs	r3, #0
 8000c42:	617b      	str	r3, [r7, #20]

	//configure speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	799b      	ldrb	r3, [r3, #6]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	791b      	ldrb	r3, [r3, #4]
 8000c4e:	005b      	lsls	r3, r3, #1
 8000c50:	fa02 f303 	lsl.w	r3, r2, r3
 8000c54:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	689a      	ldr	r2, [r3, #8]
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	791b      	ldrb	r3, [r3, #4]
 8000c60:	4619      	mov	r1, r3
 8000c62:	2303      	movs	r3, #3
 8000c64:	408b      	lsls	r3, r1
 8000c66:	43db      	mvns	r3, r3
 8000c68:	4619      	mov	r1, r3
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	400a      	ands	r2, r1
 8000c70:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDER |= temp;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	6899      	ldr	r1, [r3, #8]
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	697a      	ldr	r2, [r7, #20]
 8000c7e:	430a      	orrs	r2, r1
 8000c80:	609a      	str	r2, [r3, #8]

	temp = 0;
 8000c82:	2300      	movs	r3, #0
 8000c84:	617b      	str	r3, [r7, #20]

	//configure pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	79db      	ldrb	r3, [r3, #7]
 8000c8a:	461a      	mov	r2, r3
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	791b      	ldrb	r3, [r3, #4]
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	fa02 f303 	lsl.w	r3, r2, r3
 8000c96:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	68da      	ldr	r2, [r3, #12]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	791b      	ldrb	r3, [r3, #4]
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	2303      	movs	r3, #3
 8000ca6:	408b      	lsls	r3, r1
 8000ca8:	43db      	mvns	r3, r3
 8000caa:	4619      	mov	r1, r3
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	400a      	ands	r2, r1
 8000cb2:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	68d9      	ldr	r1, [r3, #12]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	697a      	ldr	r2, [r7, #20]
 8000cc0:	430a      	orrs	r2, r1
 8000cc2:	60da      	str	r2, [r3, #12]

	temp=0;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_OUT)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	795b      	ldrb	r3, [r3, #5]
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	d11f      	bne.n	8000d10 <GPIO_Init+0x2c4>
	{
	//configure optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	7a1b      	ldrb	r3, [r3, #8]
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	791b      	ldrb	r3, [r3, #4]
 8000cda:	fa02 f303 	lsl.w	r3, r2, r3
 8000cde:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	685a      	ldr	r2, [r3, #4]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	791b      	ldrb	r3, [r3, #4]
 8000cea:	4619      	mov	r1, r3
 8000cec:	2301      	movs	r3, #1
 8000cee:	408b      	lsls	r3, r1
 8000cf0:	43db      	mvns	r3, r3
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	400a      	ands	r2, r1
 8000cfa:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	6859      	ldr	r1, [r3, #4]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	697a      	ldr	r2, [r7, #20]
 8000d08:	430a      	orrs	r2, r1
 8000d0a:	605a      	str	r2, [r3, #4]

	temp = 0;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]
	}
	//configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	795b      	ldrb	r3, [r3, #5]
 8000d14:	2b02      	cmp	r3, #2
 8000d16:	d151      	bne.n	8000dbc <GPIO_Init+0x370>
	{
		//configure optype
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	7a1b      	ldrb	r3, [r3, #8]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	791b      	ldrb	r3, [r3, #4]
 8000d22:	fa02 f303 	lsl.w	r3, r2, r3
 8000d26:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	685a      	ldr	r2, [r3, #4]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	791b      	ldrb	r3, [r3, #4]
 8000d32:	4619      	mov	r1, r3
 8000d34:	2301      	movs	r3, #1
 8000d36:	408b      	lsls	r3, r1
 8000d38:	43db      	mvns	r3, r3
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	400a      	ands	r2, r1
 8000d42:	605a      	str	r2, [r3, #4]
		pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	6859      	ldr	r1, [r3, #4]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	697a      	ldr	r2, [r7, #20]
 8000d50:	430a      	orrs	r2, r1
 8000d52:	605a      	str	r2, [r3, #4]

		temp = 0;
 8000d54:	2300      	movs	r3, #0
 8000d56:	617b      	str	r3, [r7, #20]

		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	791b      	ldrb	r3, [r3, #4]
 8000d5c:	08db      	lsrs	r3, r3, #3
 8000d5e:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	791b      	ldrb	r3, [r3, #4]
 8000d64:	f003 0307 	and.w	r3, r3, #7
 8000d68:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 *  temp2 ) );
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	7c3a      	ldrb	r2, [r7, #16]
 8000d70:	3208      	adds	r2, #8
 8000d72:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000d76:	7bfb      	ldrb	r3, [r7, #15]
 8000d78:	009b      	lsls	r3, r3, #2
 8000d7a:	220f      	movs	r2, #15
 8000d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d80:	43db      	mvns	r3, r3
 8000d82:	4618      	mov	r0, r3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	7c3a      	ldrb	r2, [r7, #16]
 8000d8a:	4001      	ands	r1, r0
 8000d8c:	3208      	adds	r2, #8
 8000d8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= ( pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode <<( 4 *  temp2 ) );
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	7c3a      	ldrb	r2, [r7, #16]
 8000d98:	3208      	adds	r2, #8
 8000d9a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	7a5b      	ldrb	r3, [r3, #9]
 8000da2:	461a      	mov	r2, r3
 8000da4:	7bfb      	ldrb	r3, [r7, #15]
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dac:	4618      	mov	r0, r3
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	7c3a      	ldrb	r2, [r7, #16]
 8000db4:	4301      	orrs	r1, r0
 8000db6:	3208      	adds	r2, #8
 8000db8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}




}
 8000dbc:	bf00      	nop
 8000dbe:	3718      	adds	r7, #24
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	40023800 	.word	0x40023800
 8000dc8:	40013800 	.word	0x40013800
 8000dcc:	40013c00 	.word	0x40013c00

08000dd0 <GPIO_ReadFromInputPin>:
	}

}

uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx , uint8_t PinNumber)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	460b      	mov	r3, r1
 8000dda:	70fb      	strb	r3, [r7, #3]

	return (uint8_t)( (pGPIOx->IDR >> PinNumber) & 0x00000001 );
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	691a      	ldr	r2, [r3, #16]
 8000de0:	78fb      	ldrb	r3, [r7, #3]
 8000de2:	fa22 f303 	lsr.w	r3, r2, r3
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	f003 0301 	and.w	r3, r3, #1
 8000dec:	b2db      	uxtb	r3, r3
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	370c      	adds	r7, #12
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
	...

08000dfc <USART_SetBaudRate>:




void USART_SetBaudRate(USART_RegDef_t *pUSARTx, uint32_t BaudRate)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b088      	sub	sp, #32
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
 8000e04:	6039      	str	r1, [r7, #0]
	uint32_t usartdiv;

	//variables to hold Mantissa and Fraction values
	uint32_t M_part,F_part;

  uint32_t tempreg=0;
 8000e06:	2300      	movs	r3, #0
 8000e08:	613b      	str	r3, [r7, #16]

  //Get the value of APB bus clock in to the variable PCLKx
  if(pUSARTx == USART1 || pUSARTx == USART6)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4a31      	ldr	r2, [pc, #196]	@ (8000ed4 <USART_SetBaudRate+0xd8>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d003      	beq.n	8000e1a <USART_SetBaudRate+0x1e>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4a30      	ldr	r2, [pc, #192]	@ (8000ed8 <USART_SetBaudRate+0xdc>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d103      	bne.n	8000e22 <USART_SetBaudRate+0x26>
  {
	   //USART1 and USART6 are hanging on APB2 bus
	   PCLKx = RCC_GetPCLK2Value();
 8000e1a:	f7ff fcf7 	bl	800080c <RCC_GetPCLK2Value>
 8000e1e:	61f8      	str	r0, [r7, #28]
 8000e20:	e002      	b.n	8000e28 <USART_SetBaudRate+0x2c>
  }else
  {
	   PCLKx = RCC_GetPCLK1Value();
 8000e22:	f7ff fc9f 	bl	8000764 <RCC_GetPCLK1Value>
 8000e26:	61f8      	str	r0, [r7, #28]
  }

  //Check for OVER8 configuration bit
  if(pUSARTx->CR1 & (1 << USART_CR1_OVER8))
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d00b      	beq.n	8000e4c <USART_SetBaudRate+0x50>
  {
	   //OVER8 = 1 , over sampling by 8
	   usartdiv = ((25 * PCLKx) / (2 *BaudRate));
 8000e34:	69fa      	ldr	r2, [r7, #28]
 8000e36:	4613      	mov	r3, r2
 8000e38:	009b      	lsls	r3, r3, #2
 8000e3a:	4413      	add	r3, r2
 8000e3c:	009a      	lsls	r2, r3, #2
 8000e3e:	441a      	add	r2, r3
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	005b      	lsls	r3, r3, #1
 8000e44:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e48:	61bb      	str	r3, [r7, #24]
 8000e4a:	e00a      	b.n	8000e62 <USART_SetBaudRate+0x66>
  }else
  {
	   //over sampling by 16
	  //OVER8 = 0 , over sampling by 16
	  usartdiv = ((25 * PCLKx) / (4 *BaudRate));
 8000e4c:	69fa      	ldr	r2, [r7, #28]
 8000e4e:	4613      	mov	r3, r2
 8000e50:	009b      	lsls	r3, r3, #2
 8000e52:	4413      	add	r3, r2
 8000e54:	009a      	lsls	r2, r3, #2
 8000e56:	441a      	add	r2, r3
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	009b      	lsls	r3, r3, #2
 8000e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e60:	61bb      	str	r3, [r7, #24]
  }

  //Calculate the Mantissa part
  M_part = usartdiv/100;
 8000e62:	69bb      	ldr	r3, [r7, #24]
 8000e64:	4a1d      	ldr	r2, [pc, #116]	@ (8000edc <USART_SetBaudRate+0xe0>)
 8000e66:	fba2 2303 	umull	r2, r3, r2, r3
 8000e6a:	095b      	lsrs	r3, r3, #5
 8000e6c:	60fb      	str	r3, [r7, #12]

  //Place the Mantissa part in appropriate bit position . refer USART_BRR
  tempreg |= M_part << 4;
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	011b      	lsls	r3, r3, #4
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	4313      	orrs	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]

  //Extract the fraction part
  F_part = (usartdiv - (M_part * 100));
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	2264      	movs	r2, #100	@ 0x64
 8000e7c:	fb02 f303 	mul.w	r3, r2, r3
 8000e80:	69ba      	ldr	r2, [r7, #24]
 8000e82:	1ad3      	subs	r3, r2, r3
 8000e84:	617b      	str	r3, [r7, #20]

  //Calculate the final fractional
  if(pUSARTx->CR1 & ( 1 << USART_CR1_OVER8))
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	68db      	ldr	r3, [r3, #12]
 8000e8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d00a      	beq.n	8000ea8 <USART_SetBaudRate+0xac>
   {
	  //OVER8 = 1 , over sampling by 8
	  F_part = ((( F_part * 8)+ 50) / 100)& ((uint8_t)0x07);
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	00db      	lsls	r3, r3, #3
 8000e96:	3332      	adds	r3, #50	@ 0x32
 8000e98:	4a10      	ldr	r2, [pc, #64]	@ (8000edc <USART_SetBaudRate+0xe0>)
 8000e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e9e:	095b      	lsrs	r3, r3, #5
 8000ea0:	f003 0307 	and.w	r3, r3, #7
 8000ea4:	617b      	str	r3, [r7, #20]
 8000ea6:	e009      	b.n	8000ebc <USART_SetBaudRate+0xc0>

   }else
   {
	   //over sampling by 16
	   F_part = ((( F_part * 16)+ 50) / 100) & ((uint8_t)0x0F);
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	011b      	lsls	r3, r3, #4
 8000eac:	3332      	adds	r3, #50	@ 0x32
 8000eae:	4a0b      	ldr	r2, [pc, #44]	@ (8000edc <USART_SetBaudRate+0xe0>)
 8000eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8000eb4:	095b      	lsrs	r3, r3, #5
 8000eb6:	f003 030f 	and.w	r3, r3, #15
 8000eba:	617b      	str	r3, [r7, #20]

   }

  //Place the fractional part in appropriate bit position . refer USART_BRR
  tempreg |= F_part;
 8000ebc:	693a      	ldr	r2, [r7, #16]
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	613b      	str	r3, [r7, #16]

  //copy the value of tempreg in to BRR register
  pUSARTx->BRR = tempreg;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	609a      	str	r2, [r3, #8]
}
 8000eca:	bf00      	nop
 8000ecc:	3720      	adds	r7, #32
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	40011000 	.word	0x40011000
 8000ed8:	40011400 	.word	0x40011400
 8000edc:	51eb851f 	.word	0x51eb851f

08000ee0 <USART_PeriClockControl>:
void USART_PeriClockControl(USART_RegDef_t *pUSARTx, uint8_t EnorDi)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	460b      	mov	r3, r1
 8000eea:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000eec:	78fb      	ldrb	r3, [r7, #3]
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d141      	bne.n	8000f76 <USART_PeriClockControl+0x96>
		{
			if(pUSARTx == USART1)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4a43      	ldr	r2, [pc, #268]	@ (8001004 <USART_PeriClockControl+0x124>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d106      	bne.n	8000f08 <USART_PeriClockControl+0x28>
			{
				USART1_PCLK_EN();
 8000efa:	4b43      	ldr	r3, [pc, #268]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000efe:	4a42      	ldr	r2, [pc, #264]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000f00:	f043 0310 	orr.w	r3, r3, #16
 8000f04:	6453      	str	r3, [r2, #68]	@ 0x44
			}else if(pUSARTx == USART6)
			{
				USART6_PCLK_DI();
			}
		}
}
 8000f06:	e077      	b.n	8000ff8 <USART_PeriClockControl+0x118>
			}else if(pUSARTx == USART2)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	4a40      	ldr	r2, [pc, #256]	@ (800100c <USART_PeriClockControl+0x12c>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d106      	bne.n	8000f1e <USART_PeriClockControl+0x3e>
				USART2_PCLK_EN();
 8000f10:	4b3d      	ldr	r3, [pc, #244]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f14:	4a3c      	ldr	r2, [pc, #240]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000f16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f1a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000f1c:	e06c      	b.n	8000ff8 <USART_PeriClockControl+0x118>
			}else if(pUSARTx == USART3)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4a3b      	ldr	r2, [pc, #236]	@ (8001010 <USART_PeriClockControl+0x130>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d106      	bne.n	8000f34 <USART_PeriClockControl+0x54>
				USART3_PCLK_EN();
 8000f26:	4b38      	ldr	r3, [pc, #224]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f2a:	4a37      	ldr	r2, [pc, #220]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000f2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f30:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000f32:	e061      	b.n	8000ff8 <USART_PeriClockControl+0x118>
			}else if(pUSARTx == UART4)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	4a37      	ldr	r2, [pc, #220]	@ (8001014 <USART_PeriClockControl+0x134>)
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d106      	bne.n	8000f4a <USART_PeriClockControl+0x6a>
				UART4_PCLK_EN();
 8000f3c:	4b32      	ldr	r3, [pc, #200]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f40:	4a31      	ldr	r2, [pc, #196]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000f42:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000f46:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000f48:	e056      	b.n	8000ff8 <USART_PeriClockControl+0x118>
			}else if(pUSARTx == UART5)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4a32      	ldr	r2, [pc, #200]	@ (8001018 <USART_PeriClockControl+0x138>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d106      	bne.n	8000f60 <USART_PeriClockControl+0x80>
				UART5_PCLK_EN();
 8000f52:	4b2d      	ldr	r3, [pc, #180]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f56:	4a2c      	ldr	r2, [pc, #176]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000f58:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000f5c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000f5e:	e04b      	b.n	8000ff8 <USART_PeriClockControl+0x118>
			}else if(pUSARTx == USART6)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	4a2e      	ldr	r2, [pc, #184]	@ (800101c <USART_PeriClockControl+0x13c>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d147      	bne.n	8000ff8 <USART_PeriClockControl+0x118>
				USART6_PCLK_EN();
 8000f68:	4b27      	ldr	r3, [pc, #156]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f6c:	4a26      	ldr	r2, [pc, #152]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000f6e:	f043 0320 	orr.w	r3, r3, #32
 8000f72:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000f74:	e040      	b.n	8000ff8 <USART_PeriClockControl+0x118>
			if(pUSARTx == USART1)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4a22      	ldr	r2, [pc, #136]	@ (8001004 <USART_PeriClockControl+0x124>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d106      	bne.n	8000f8c <USART_PeriClockControl+0xac>
				USART1_PCLK_DI();
 8000f7e:	4b22      	ldr	r3, [pc, #136]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f82:	4a21      	ldr	r2, [pc, #132]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000f84:	f023 0310 	bic.w	r3, r3, #16
 8000f88:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000f8a:	e035      	b.n	8000ff8 <USART_PeriClockControl+0x118>
			}else if(pUSARTx == USART2)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	4a1f      	ldr	r2, [pc, #124]	@ (800100c <USART_PeriClockControl+0x12c>)
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d106      	bne.n	8000fa2 <USART_PeriClockControl+0xc2>
				USART2_PCLK_DI();
 8000f94:	4b1c      	ldr	r3, [pc, #112]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f98:	4a1b      	ldr	r2, [pc, #108]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000f9a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000f9e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000fa0:	e02a      	b.n	8000ff8 <USART_PeriClockControl+0x118>
			}else if(pUSARTx == USART3)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4a1a      	ldr	r2, [pc, #104]	@ (8001010 <USART_PeriClockControl+0x130>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d106      	bne.n	8000fb8 <USART_PeriClockControl+0xd8>
				USART3_PCLK_DI();
 8000faa:	4b17      	ldr	r3, [pc, #92]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fae:	4a16      	ldr	r2, [pc, #88]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000fb0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fb4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000fb6:	e01f      	b.n	8000ff8 <USART_PeriClockControl+0x118>
			}else if(pUSARTx == UART4)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	4a16      	ldr	r2, [pc, #88]	@ (8001014 <USART_PeriClockControl+0x134>)
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d106      	bne.n	8000fce <USART_PeriClockControl+0xee>
				UART4_PCLK_DI();
 8000fc0:	4b11      	ldr	r3, [pc, #68]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc4:	4a10      	ldr	r2, [pc, #64]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000fc6:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8000fca:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000fcc:	e014      	b.n	8000ff8 <USART_PeriClockControl+0x118>
			}else if(pUSARTx == UART5)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a11      	ldr	r2, [pc, #68]	@ (8001018 <USART_PeriClockControl+0x138>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d106      	bne.n	8000fe4 <USART_PeriClockControl+0x104>
				UART5_PCLK_DI();
 8000fd6:	4b0c      	ldr	r3, [pc, #48]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fda:	4a0b      	ldr	r2, [pc, #44]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000fdc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8000fe0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000fe2:	e009      	b.n	8000ff8 <USART_PeriClockControl+0x118>
			}else if(pUSARTx == USART6)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	4a0d      	ldr	r2, [pc, #52]	@ (800101c <USART_PeriClockControl+0x13c>)
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d105      	bne.n	8000ff8 <USART_PeriClockControl+0x118>
				USART6_PCLK_DI();
 8000fec:	4b06      	ldr	r3, [pc, #24]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ff0:	4a05      	ldr	r2, [pc, #20]	@ (8001008 <USART_PeriClockControl+0x128>)
 8000ff2:	f023 0320 	bic.w	r3, r3, #32
 8000ff6:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000ff8:	bf00      	nop
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	40011000 	.word	0x40011000
 8001008:	40023800 	.word	0x40023800
 800100c:	40004400 	.word	0x40004400
 8001010:	40004800 	.word	0x40004800
 8001014:	40004c00 	.word	0x40004c00
 8001018:	40005000 	.word	0x40005000
 800101c:	40011400 	.word	0x40011400

08001020 <USART_Init>:



void USART_Init(USART_Handle_t *pUSARTHandle)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]

	//Temporary variable
	uint32_t tempreg=0;
 8001028:	2300      	movs	r3, #0
 800102a:	60fb      	str	r3, [r7, #12]

/******************************** Configuration of CR1******************************************/

	//Implement the code to enable the Clock for given USART peripheral
	USART_PeriClockControl(pUSARTHandle->pUSARTx, ENABLE);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2101      	movs	r1, #1
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff ff54 	bl	8000ee0 <USART_PeriClockControl>

	//Enable USART Tx and Rx engines according to the USART_Mode configuration item
	if ( pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_RX)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	791b      	ldrb	r3, [r3, #4]
 800103c:	2b01      	cmp	r3, #1
 800103e:	d104      	bne.n	800104a <USART_Init+0x2a>
	{
		//Implement the code to enable the Receiver bit field
		tempreg|= (1 << USART_CR1_RE);
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	f043 0304 	orr.w	r3, r3, #4
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	e010      	b.n	800106c <USART_Init+0x4c>
	}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_TX)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	791b      	ldrb	r3, [r3, #4]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d104      	bne.n	800105c <USART_Init+0x3c>
	{
		//Implement the code to enable the Transmitter bit field
		tempreg |= ( 1 << USART_CR1_TE );
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	f043 0308 	orr.w	r3, r3, #8
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	e007      	b.n	800106c <USART_Init+0x4c>

	}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_TXRX)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	791b      	ldrb	r3, [r3, #4]
 8001060:	2b02      	cmp	r3, #2
 8001062:	d103      	bne.n	800106c <USART_Init+0x4c>
	{
		//Implement the code to enable the both Transmitter and Receiver bit fields
		tempreg |= ( ( 1 << USART_CR1_RE) | ( 1 << USART_CR1_TE) );
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	f043 030c 	orr.w	r3, r3, #12
 800106a:	60fb      	str	r3, [r7, #12]
	}

    //Implement the code to configure the Word length configuration item
	tempreg |= pUSARTHandle->USART_Config.USART_WordLength << USART_CR1_M ;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	7b5b      	ldrb	r3, [r3, #13]
 8001070:	031b      	lsls	r3, r3, #12
 8001072:	68fa      	ldr	r2, [r7, #12]
 8001074:	4313      	orrs	r3, r2
 8001076:	60fb      	str	r3, [r7, #12]


    //Configuration of parity control bit fields
	if ( pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_EVEN)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	7b9b      	ldrb	r3, [r3, #14]
 800107c:	2b01      	cmp	r3, #1
 800107e:	d104      	bne.n	800108a <USART_Init+0x6a>
	{
		//Implement the code to enable the parity control
		tempreg |= ( 1 << USART_CR1_PCE);
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	e00b      	b.n	80010a2 <USART_Init+0x82>

		//Implement the code to enable EVEN parity
		//Not required because by default EVEN parity will be selected once you enable the parity control

	}else if (pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_ODD )
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	7b9b      	ldrb	r3, [r3, #14]
 800108e:	2b02      	cmp	r3, #2
 8001090:	d107      	bne.n	80010a2 <USART_Init+0x82>
	{
		//Implement the code to enable the parity control
	    tempreg |= ( 1 << USART_CR1_PCE);
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001098:	60fb      	str	r3, [r7, #12]

	    //Implement the code to enable ODD parity
	    tempreg |= ( 1 << USART_CR1_PS);
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010a0:	60fb      	str	r3, [r7, #12]

	}

   //Program the CR1 register
	pUSARTHandle->pUSARTx->CR1 = tempreg;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	68fa      	ldr	r2, [r7, #12]
 80010a8:	60da      	str	r2, [r3, #12]

/******************************** Configuration of CR2******************************************/

	tempreg=0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	60fb      	str	r3, [r7, #12]

	//Implement the code to configure the number of stop bits inserted during USART frame transmission
	tempreg |= pUSARTHandle->USART_Config.USART_NoOfStopBits << USART_CR2_STOP10;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	7b1b      	ldrb	r3, [r3, #12]
 80010b2:	031b      	lsls	r3, r3, #12
 80010b4:	68fa      	ldr	r2, [r7, #12]
 80010b6:	4313      	orrs	r3, r2
 80010b8:	60fb      	str	r3, [r7, #12]

	//Program the CR2 register
	pUSARTHandle->pUSARTx->CR2 = tempreg;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	68fa      	ldr	r2, [r7, #12]
 80010c0:	611a      	str	r2, [r3, #16]

/******************************** Configuration of CR3******************************************/

	tempreg=0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]

	//Configuration of USART hardware flow control
	if ( pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	7bdb      	ldrb	r3, [r3, #15]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d104      	bne.n	80010d8 <USART_Init+0xb8>
	{
		//Implement the code to enable CTS flow control
		tempreg |= ( 1 << USART_CR3_CTSE);
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	e010      	b.n	80010fa <USART_Init+0xda>


	}else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_RTS)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	7bdb      	ldrb	r3, [r3, #15]
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d104      	bne.n	80010ea <USART_Init+0xca>
	{
		//Implement the code to enable RTS flow control
		tempreg |= (1 << USART_CR3_RTSE);
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	e007      	b.n	80010fa <USART_Init+0xda>

	}else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS_RTS)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	7bdb      	ldrb	r3, [r3, #15]
 80010ee:	2b03      	cmp	r3, #3
 80010f0:	d103      	bne.n	80010fa <USART_Init+0xda>
	{
		//Implement the code to enable both CTS and RTS Flow control
		tempreg |= ( ( 1 << USART_CR3_RTSE) | ( 1 << USART_CR3_CTSE) );
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80010f8:	60fb      	str	r3, [r7, #12]
	}


	pUSARTHandle->pUSARTx->CR3 = tempreg;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	68fa      	ldr	r2, [r7, #12]
 8001100:	615a      	str	r2, [r3, #20]

/******************************** Configuration of BRR(Baudrate register)******************************************/

	//Implement the code to configure the baud rate
	//We will cover this in the lecture. No action required here
	USART_SetBaudRate(pUSARTHandle->pUSARTx,pUSARTHandle->USART_Config.USART_Baud);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	4619      	mov	r1, r3
 800110c:	4610      	mov	r0, r2
 800110e:	f7ff fe75 	bl	8000dfc <USART_SetBaudRate>
}
 8001112:	bf00      	nop
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <USART_PeripheralControl>:
		USART6_REG_RESET();
	}
}

void USART_PeripheralControl(USART_RegDef_t *pUSARTx, uint8_t EnOrDi)
{
 800111a:	b480      	push	{r7}
 800111c:	b083      	sub	sp, #12
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
 8001122:	460b      	mov	r3, r1
 8001124:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8001126:	78fb      	ldrb	r3, [r7, #3]
 8001128:	2b01      	cmp	r3, #1
 800112a:	d106      	bne.n	800113a <USART_PeripheralControl+0x20>
	{
		pUSARTx->CR1 |= (1 << 13);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	60da      	str	r2, [r3, #12]
	}else
	{
		pUSARTx->CR1 &= ~(1 << 13);
	}

}
 8001138:	e005      	b.n	8001146 <USART_PeripheralControl+0x2c>
		pUSARTx->CR1 &= ~(1 << 13);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	68db      	ldr	r3, [r3, #12]
 800113e:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	60da      	str	r2, [r3, #12]
}
 8001146:	bf00      	nop
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr

08001152 <USART_GetFlagStatus>:
uint8_t USART_GetFlagStatus(USART_RegDef_t *pUSARTx , uint32_t FlagName)
{
 8001152:	b480      	push	{r7}
 8001154:	b083      	sub	sp, #12
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
 800115a:	6039      	str	r1, [r7, #0]
	if(pUSARTx->SR & (1 << FlagName))
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2101      	movs	r1, #1
 8001162:	683a      	ldr	r2, [r7, #0]
 8001164:	fa01 f202 	lsl.w	r2, r1, r2
 8001168:	4013      	ands	r3, r2
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <USART_GetFlagStatus+0x20>
	   {
	   	return SET;
 800116e:	2301      	movs	r3, #1
 8001170:	e000      	b.n	8001174 <USART_GetFlagStatus+0x22>
	   }

	  return RESET;
 8001172:	2300      	movs	r3, #0
}
 8001174:	4618      	mov	r0, r3
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <USART_SendData>:
{
	pUSARTx->SR &= ~( 1 << FlagName);
}

void USART_SendData(USART_Handle_t *pUSARTHandle, uint8_t *pTxBuffer, uint32_t Len)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b086      	sub	sp, #24
 8001184:	af00      	add	r7, sp, #0
 8001186:	60f8      	str	r0, [r7, #12]
 8001188:	60b9      	str	r1, [r7, #8]
 800118a:	607a      	str	r2, [r7, #4]

	uint16_t *pdata;
   //Loop over until "Len" number of bytes are transferred
	for(uint32_t i = 0 ; i < Len; i++)
 800118c:	2300      	movs	r3, #0
 800118e:	617b      	str	r3, [r7, #20]
 8001190:	e031      	b.n	80011f6 <USART_SendData+0x76>
	{
		//Implement the code to wait until TXE flag is set in the SR
		while(! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_SR_TXE));
 8001192:	bf00      	nop
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2107      	movs	r1, #7
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff ffd9 	bl	8001152 <USART_GetFlagStatus>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d0f6      	beq.n	8001194 <USART_SendData+0x14>

         //Check the USART_WordLength item for 9BIT or 8BIT in a frame
		if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	7b5b      	ldrb	r3, [r3, #13]
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d118      	bne.n	80011e0 <USART_SendData+0x60>
		{
			//if 9BIT, load the DR with 2bytes masking the bits other than first 9 bits
			pdata = (uint16_t*) pTxBuffer;
 80011ae:	68bb      	ldr	r3, [r7, #8]
 80011b0:	613b      	str	r3, [r7, #16]
			pUSARTHandle->pUSARTx->DR = (*pdata & (uint16_t)0x01FF);
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	881b      	ldrh	r3, [r3, #0]
 80011b6:	461a      	mov	r2, r3
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80011c0:	605a      	str	r2, [r3, #4]

			//check for USART_ParityControl
			if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	7b9b      	ldrb	r3, [r3, #14]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d106      	bne.n	80011d8 <USART_SendData+0x58>
			{
				//No parity is used in this transfer. so, 9bits of user data will be sent
				//Implement the code to increment pTxBuffer twice
				pTxBuffer++;
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	3301      	adds	r3, #1
 80011ce:	60bb      	str	r3, [r7, #8]
				pTxBuffer++;
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	3301      	adds	r3, #1
 80011d4:	60bb      	str	r3, [r7, #8]
 80011d6:	e00b      	b.n	80011f0 <USART_SendData+0x70>
			}
			else
			{
				//Parity bit is used in this transfer . so , 8bits of user data will be sent
				//The 9th bit will be replaced by parity bit by the hardware
				pTxBuffer++;
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	3301      	adds	r3, #1
 80011dc:	60bb      	str	r3, [r7, #8]
 80011de:	e007      	b.n	80011f0 <USART_SendData+0x70>
			}
		}
		else
		{
			//This is 8bit data transfer
			pUSARTHandle->pUSARTx->DR = (*pTxBuffer  & (uint8_t)0xFF);
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	781a      	ldrb	r2, [r3, #0]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]

			//Implement the code to increment the buffer address
			pTxBuffer++;
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	3301      	adds	r3, #1
 80011ee:	60bb      	str	r3, [r7, #8]
	for(uint32_t i = 0 ; i < Len; i++)
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	3301      	adds	r3, #1
 80011f4:	617b      	str	r3, [r7, #20]
 80011f6:	697a      	ldr	r2, [r7, #20]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d3c9      	bcc.n	8001192 <USART_SendData+0x12>
		}
	}

	//Implement the code to wait till TC flag is set in the SR
	while( ! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_SR_TC));
 80011fe:	bf00      	nop
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	2106      	movs	r1, #6
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff ffa3 	bl	8001152 <USART_GetFlagStatus>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d0f6      	beq.n	8001200 <USART_SendData+0x80>
}
 8001212:	bf00      	nop
 8001214:	bf00      	nop
 8001216:	3718      	adds	r7, #24
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <USART_IRQInterruptConfig>:
	}

}

void USART_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	460a      	mov	r2, r1
 8001226:	71fb      	strb	r3, [r7, #7]
 8001228:	4613      	mov	r3, r2
 800122a:	71bb      	strb	r3, [r7, #6]

	if(EnorDi == ENABLE)
 800122c:	79bb      	ldrb	r3, [r7, #6]
 800122e:	2b01      	cmp	r3, #1
 8001230:	d133      	bne.n	800129a <USART_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <= 31)
 8001232:	79fb      	ldrb	r3, [r7, #7]
 8001234:	2b1f      	cmp	r3, #31
 8001236:	d80a      	bhi.n	800124e <USART_IRQInterruptConfig+0x32>
		{
			//program ISER0 register
			*NVIC_ISER0 |= ( 1 << IRQNumber );
 8001238:	4b35      	ldr	r3, [pc, #212]	@ (8001310 <USART_IRQInterruptConfig+0xf4>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	79fa      	ldrb	r2, [r7, #7]
 800123e:	2101      	movs	r1, #1
 8001240:	fa01 f202 	lsl.w	r2, r1, r2
 8001244:	4611      	mov	r1, r2
 8001246:	4a32      	ldr	r2, [pc, #200]	@ (8001310 <USART_IRQInterruptConfig+0xf4>)
 8001248:	430b      	orrs	r3, r1
 800124a:	6013      	str	r3, [r2, #0]
			//program ICER2 register
			*NVIC_ICER2 |= ( 1 << (IRQNumber % 64) );
		}
	}

}
 800124c:	e059      	b.n	8001302 <USART_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64 ) //32 to 63
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	2b1f      	cmp	r3, #31
 8001252:	d90f      	bls.n	8001274 <USART_IRQInterruptConfig+0x58>
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	2b3f      	cmp	r3, #63	@ 0x3f
 8001258:	d80c      	bhi.n	8001274 <USART_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= ( 1 << (IRQNumber % 32) );
 800125a:	4b2e      	ldr	r3, [pc, #184]	@ (8001314 <USART_IRQInterruptConfig+0xf8>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	79fa      	ldrb	r2, [r7, #7]
 8001260:	f002 021f 	and.w	r2, r2, #31
 8001264:	2101      	movs	r1, #1
 8001266:	fa01 f202 	lsl.w	r2, r1, r2
 800126a:	4611      	mov	r1, r2
 800126c:	4a29      	ldr	r2, [pc, #164]	@ (8001314 <USART_IRQInterruptConfig+0xf8>)
 800126e:	430b      	orrs	r3, r1
 8001270:	6013      	str	r3, [r2, #0]
 8001272:	e046      	b.n	8001302 <USART_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96 )
 8001274:	79fb      	ldrb	r3, [r7, #7]
 8001276:	2b3f      	cmp	r3, #63	@ 0x3f
 8001278:	d943      	bls.n	8001302 <USART_IRQInterruptConfig+0xe6>
 800127a:	79fb      	ldrb	r3, [r7, #7]
 800127c:	2b5f      	cmp	r3, #95	@ 0x5f
 800127e:	d840      	bhi.n	8001302 <USART_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= ( 1 << (IRQNumber % 64) );
 8001280:	4b25      	ldr	r3, [pc, #148]	@ (8001318 <USART_IRQInterruptConfig+0xfc>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	79fa      	ldrb	r2, [r7, #7]
 8001286:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800128a:	2101      	movs	r1, #1
 800128c:	fa01 f202 	lsl.w	r2, r1, r2
 8001290:	4611      	mov	r1, r2
 8001292:	4a21      	ldr	r2, [pc, #132]	@ (8001318 <USART_IRQInterruptConfig+0xfc>)
 8001294:	430b      	orrs	r3, r1
 8001296:	6013      	str	r3, [r2, #0]
}
 8001298:	e033      	b.n	8001302 <USART_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31)
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	2b1f      	cmp	r3, #31
 800129e:	d80a      	bhi.n	80012b6 <USART_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= ( 1 << IRQNumber );
 80012a0:	4b1e      	ldr	r3, [pc, #120]	@ (800131c <USART_IRQInterruptConfig+0x100>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	79fa      	ldrb	r2, [r7, #7]
 80012a6:	2101      	movs	r1, #1
 80012a8:	fa01 f202 	lsl.w	r2, r1, r2
 80012ac:	4611      	mov	r1, r2
 80012ae:	4a1b      	ldr	r2, [pc, #108]	@ (800131c <USART_IRQInterruptConfig+0x100>)
 80012b0:	430b      	orrs	r3, r1
 80012b2:	6013      	str	r3, [r2, #0]
}
 80012b4:	e025      	b.n	8001302 <USART_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64 )
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	2b1f      	cmp	r3, #31
 80012ba:	d90f      	bls.n	80012dc <USART_IRQInterruptConfig+0xc0>
 80012bc:	79fb      	ldrb	r3, [r7, #7]
 80012be:	2b3f      	cmp	r3, #63	@ 0x3f
 80012c0:	d80c      	bhi.n	80012dc <USART_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= ( 1 << (IRQNumber % 32) );
 80012c2:	4b17      	ldr	r3, [pc, #92]	@ (8001320 <USART_IRQInterruptConfig+0x104>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	79fa      	ldrb	r2, [r7, #7]
 80012c8:	f002 021f 	and.w	r2, r2, #31
 80012cc:	2101      	movs	r1, #1
 80012ce:	fa01 f202 	lsl.w	r2, r1, r2
 80012d2:	4611      	mov	r1, r2
 80012d4:	4a12      	ldr	r2, [pc, #72]	@ (8001320 <USART_IRQInterruptConfig+0x104>)
 80012d6:	430b      	orrs	r3, r1
 80012d8:	6013      	str	r3, [r2, #0]
 80012da:	e012      	b.n	8001302 <USART_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96 )
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	2b3f      	cmp	r3, #63	@ 0x3f
 80012e0:	d90f      	bls.n	8001302 <USART_IRQInterruptConfig+0xe6>
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	2b5f      	cmp	r3, #95	@ 0x5f
 80012e6:	d80c      	bhi.n	8001302 <USART_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= ( 1 << (IRQNumber % 64) );
 80012e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001324 <USART_IRQInterruptConfig+0x108>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	79fa      	ldrb	r2, [r7, #7]
 80012ee:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80012f2:	2101      	movs	r1, #1
 80012f4:	fa01 f202 	lsl.w	r2, r1, r2
 80012f8:	4611      	mov	r1, r2
 80012fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001324 <USART_IRQInterruptConfig+0x108>)
 80012fc:	430b      	orrs	r3, r1
 80012fe:	6013      	str	r3, [r2, #0]
}
 8001300:	e7ff      	b.n	8001302 <USART_IRQInterruptConfig+0xe6>
 8001302:	bf00      	nop
 8001304:	370c      	adds	r7, #12
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	e000e100 	.word	0xe000e100
 8001314:	e000e104 	.word	0xe000e104
 8001318:	e000e108 	.word	0xe000e108
 800131c:	e000e180 	.word	0xe000e180
 8001320:	e000e184 	.word	0xe000e184
 8001324:	e000e188 	.word	0xe000e188

08001328 <USART_ReceiveDataIT>:
	return txstate;

}

uint8_t USART_ReceiveDataIT(USART_Handle_t *pUSARTHandle,uint8_t *pRxBuffer, uint32_t Len)
{
 8001328:	b480      	push	{r7}
 800132a:	b087      	sub	sp, #28
 800132c:	af00      	add	r7, sp, #0
 800132e:	60f8      	str	r0, [r7, #12]
 8001330:	60b9      	str	r1, [r7, #8]
 8001332:	607a      	str	r2, [r7, #4]
	uint8_t rxstate = pUSARTHandle->RxBusyState;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800133a:	75fb      	strb	r3, [r7, #23]

	if(rxstate != USART_BUSY_IN_RX)
 800133c:	7dfb      	ldrb	r3, [r7, #23]
 800133e:	2b01      	cmp	r3, #1
 8001340:	d017      	beq.n	8001372 <USART_ReceiveDataIT+0x4a>
	{
		pUSARTHandle->RxLen = Len;
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	687a      	ldr	r2, [r7, #4]
 8001346:	61da      	str	r2, [r3, #28]
		pUSARTHandle->pRxBuffer = pRxBuffer;
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	68ba      	ldr	r2, [r7, #8]
 800134c:	615a      	str	r2, [r3, #20]
		pUSARTHandle->RxBusyState = USART_BUSY_IN_RX;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	2201      	movs	r2, #1
 8001352:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

		(void)pUSARTHandle->pUSARTx->SR;
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	681b      	ldr	r3, [r3, #0]
		(void)pUSARTHandle->pUSARTx->DR;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	685b      	ldr	r3, [r3, #4]
		//Implement the code to enable interrupt for RXNE
		pUSARTHandle->pUSARTx->CR1 |= ( 1 << USART_CR1_RXNEIE);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	68da      	ldr	r2, [r3, #12]
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f042 0220 	orr.w	r2, r2, #32
 8001370:	60da      	str	r2, [r3, #12]

	}

	return rxstate;
 8001372:	7dfb      	ldrb	r3, [r7, #23]

}
 8001374:	4618      	mov	r0, r3
 8001376:	371c      	adds	r7, #28
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <USART_IRQHandling>:

void USART_IRQHandling(USART_Handle_t *pUSARTHandle)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	uint16_t *pdata;

/*************************Check for TC flag ********************************************/

    //Implement the code to check the state of TC bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_TC);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001392:	617b      	str	r3, [r7, #20]

	 //Implement the code to check the state of TCEIE bit
	temp2 = pUSARTHandle->pUSARTx->CR1 & ( 1 << USART_CR1_TCIE);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	68db      	ldr	r3, [r3, #12]
 800139a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800139e:	613b      	str	r3, [r7, #16]

	if(temp1 && temp2 )
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d029      	beq.n	80013fa <USART_IRQHandling+0x7a>
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d026      	beq.n	80013fa <USART_IRQHandling+0x7a>
	{
		//this interrupt is because of TC

		//close transmission and call application callback if TxLen is zero
		if ( pUSARTHandle->TxBusyState == USART_BUSY_IN_TX)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	d121      	bne.n	80013fa <USART_IRQHandling+0x7a>
		{
			//Check the TxLen . If it is zero then close the data transmission
			if(! pUSARTHandle->TxLen )
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	699b      	ldr	r3, [r3, #24]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d11d      	bne.n	80013fa <USART_IRQHandling+0x7a>
			{
				//Implement the code to clear the TC flag
				pUSARTHandle->pUSARTx->SR &= ~( 1 << USART_SR_TC);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80013cc:	601a      	str	r2, [r3, #0]

				//Implement the code to clear the TCIE control bit
				pUSARTHandle->pUSARTx->CR1 &= ~(1 << USART_CR1_TCIE);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	68da      	ldr	r2, [r3, #12]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80013dc:	60da      	str	r2, [r3, #12]

				//Reset the application state
				pUSARTHandle->TxBusyState = USART_READY;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 2020 	strb.w	r2, [r3, #32]

				//Reset Buffer address to NULL
				pUSARTHandle->pTxBuffer = NULL;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2200      	movs	r2, #0
 80013ea:	611a      	str	r2, [r3, #16]

				//Reset the length to zero
				pUSARTHandle->TxLen = 0;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2200      	movs	r2, #0
 80013f0:	619a      	str	r2, [r3, #24]

				//Call the applicaton call back with event USART_EVENT_TX_CMPLT
				USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_TX_CMPLT);
 80013f2:	2100      	movs	r1, #0
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f7ff f865 	bl	80004c4 <USART_ApplicationEventCallback>
	}

/*************************Check for TXE flag ********************************************/

	//Implement the code to check the state of TXE bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_TXE);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001404:	617b      	str	r3, [r7, #20]

	//Implement the code to check the state of TXEIE bit in CR1
	temp2 = pUSARTHandle->pUSARTx->CR1 & ( 1 << USART_CR1_TXEIE);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001410:	613b      	str	r3, [r7, #16]


	if(temp1 && temp2 )
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d055      	beq.n	80014c4 <USART_IRQHandling+0x144>
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d052      	beq.n	80014c4 <USART_IRQHandling+0x144>
	{
		//this interrupt is because of TXE

		if(pUSARTHandle->TxBusyState == USART_BUSY_IN_TX)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001424:	2b02      	cmp	r3, #2
 8001426:	d14d      	bne.n	80014c4 <USART_IRQHandling+0x144>
		{
			//Keep sending data until Txlen reaches to zero
			if(pUSARTHandle->TxLen > 0)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d03d      	beq.n	80014ac <USART_IRQHandling+0x12c>
			{
				//Check the USART_WordLength item for 9BIT or 8BIT in a frame
				if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	7b5b      	ldrb	r3, [r3, #13]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d129      	bne.n	800148c <USART_IRQHandling+0x10c>
				{
					//if 9BIT , load the DR with 2bytes masking the bits other than first 9 bits
					pdata = (uint16_t*) pUSARTHandle->pTxBuffer;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	691b      	ldr	r3, [r3, #16]
 800143c:	60fb      	str	r3, [r7, #12]

					//loading only first 9 bits , so we have to mask with the value 0x01FF
					pUSARTHandle->pUSARTx->DR = (*pdata & (uint16_t)0x01FF);
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	881b      	ldrh	r3, [r3, #0]
 8001442:	461a      	mov	r2, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800144c:	605a      	str	r2, [r3, #4]

					//check for USART_ParityControl
					if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	7b9b      	ldrb	r3, [r3, #14]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d10f      	bne.n	8001476 <USART_IRQHandling+0xf6>
					{
						//No parity is used in this transfer , so, 9bits of user data will be sent
						//Implement the code to increment pTxBuffer twice
						pUSARTHandle->pTxBuffer++;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	691b      	ldr	r3, [r3, #16]
 800145a:	1c5a      	adds	r2, r3, #1
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	611a      	str	r2, [r3, #16]
						pUSARTHandle->pTxBuffer++;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	691b      	ldr	r3, [r3, #16]
 8001464:	1c5a      	adds	r2, r3, #1
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	611a      	str	r2, [r3, #16]

						//Implement the code to decrement the length
						pUSARTHandle->TxLen-=2;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	699b      	ldr	r3, [r3, #24]
 800146e:	1e9a      	subs	r2, r3, #2
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	619a      	str	r2, [r3, #24]
 8001474:	e01a      	b.n	80014ac <USART_IRQHandling+0x12c>
					}
					else
					{
						//Parity bit is used in this transfer . so , 8bits of user data will be sent
						//The 9th bit will be replaced by parity bit by the hardware
						pUSARTHandle->pTxBuffer++;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	691b      	ldr	r3, [r3, #16]
 800147a:	1c5a      	adds	r2, r3, #1
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	611a      	str	r2, [r3, #16]

						//Implement the code to decrement the length
						pUSARTHandle->TxLen--;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	1e5a      	subs	r2, r3, #1
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	619a      	str	r2, [r3, #24]
 800148a:	e00f      	b.n	80014ac <USART_IRQHandling+0x12c>
					}
				}
				else
				{
					//This is 8bit data transfer
					pUSARTHandle->pUSARTx->DR = (*pUSARTHandle->pTxBuffer  & (uint8_t)0xFF);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	691b      	ldr	r3, [r3, #16]
 8001490:	781a      	ldrb	r2, [r3, #0]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]

					//Implement the code to increment the buffer address
					pUSARTHandle->pTxBuffer++;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	691b      	ldr	r3, [r3, #16]
 800149c:	1c5a      	adds	r2, r3, #1
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	611a      	str	r2, [r3, #16]

					//Implement the code to decrement the length
					pUSARTHandle->TxLen--;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	699b      	ldr	r3, [r3, #24]
 80014a6:	1e5a      	subs	r2, r3, #1
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	619a      	str	r2, [r3, #24]
				}

			}
			if (pUSARTHandle->TxLen == 0 )
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	699b      	ldr	r3, [r3, #24]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d107      	bne.n	80014c4 <USART_IRQHandling+0x144>
			{
				//TxLen is zero
				//Implement the code to clear the TXEIE bit (disable interrupt for TXE flag )
				pUSARTHandle->pUSARTx->CR1 &= ~( 1 << USART_CR1_TXEIE);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	68da      	ldr	r2, [r3, #12]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80014c2:	60da      	str	r2, [r3, #12]
		}
	}

/*************************Check for RXNE flag ********************************************/

	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_RXNE);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 0320 	and.w	r3, r3, #32
 80014ce:	617b      	str	r3, [r7, #20]
	temp2 = pUSARTHandle->pUSARTx->CR1 & ( 1 << USART_CR1_RXNEIE);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	68db      	ldr	r3, [r3, #12]
 80014d6:	f003 0320 	and.w	r3, r3, #32
 80014da:	613b      	str	r3, [r7, #16]


	if(temp1 && temp2 )
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d073      	beq.n	80015ca <USART_IRQHandling+0x24a>
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d070      	beq.n	80015ca <USART_IRQHandling+0x24a>
	{
		//this interrupt is because of rxne
		if(pUSARTHandle->RxBusyState == USART_BUSY_IN_RX)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d16b      	bne.n	80015ca <USART_IRQHandling+0x24a>
		{
			//RXNE is set so read data
			if(pUSARTHandle->RxLen > 0)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	69db      	ldr	r3, [r3, #28]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d053      	beq.n	80015a2 <USART_IRQHandling+0x222>
			{
				//Check the USART_WordLength to decide whether we are going to receive 9bit of data in a frame or 8 bit
				if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	7b5b      	ldrb	r3, [r3, #13]
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d12f      	bne.n	8001562 <USART_IRQHandling+0x1e2>
				{
					//We are going to receive 9bit data in a frame

					//Now, check are we using USART_ParityControl control or not
					if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	7b9b      	ldrb	r3, [r3, #14]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d119      	bne.n	800153e <USART_IRQHandling+0x1be>
					{
						//No parity is used. so, all 9bits will be of user data

						//read only first 9 bits so mask the DR with 0x01FF
						*((uint16_t*) pUSARTHandle->pRxBuffer) = (pUSARTHandle->pUSARTx->DR  & (uint16_t)0x01FF);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	b29a      	uxth	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	695b      	ldr	r3, [r3, #20]
 8001516:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800151a:	b292      	uxth	r2, r2
 800151c:	801a      	strh	r2, [r3, #0]

						//Now increment the pRxBuffer two times
						pUSARTHandle->pRxBuffer++;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	695b      	ldr	r3, [r3, #20]
 8001522:	1c5a      	adds	r2, r3, #1
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	615a      	str	r2, [r3, #20]
						pUSARTHandle->pRxBuffer++;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	695b      	ldr	r3, [r3, #20]
 800152c:	1c5a      	adds	r2, r3, #1
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	615a      	str	r2, [r3, #20]

						//Implement the code to decrement the length
						pUSARTHandle->RxLen-=2;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	69db      	ldr	r3, [r3, #28]
 8001536:	1e9a      	subs	r2, r3, #2
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	61da      	str	r2, [r3, #28]
 800153c:	e031      	b.n	80015a2 <USART_IRQHandling+0x222>
					}
					else
					{
						//Parity is used. so, 8bits will be of user data and 1 bit is parity
						 *pUSARTHandle->pRxBuffer = (pUSARTHandle->pUSARTx->DR  & (uint8_t)0xFF);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	685a      	ldr	r2, [r3, #4]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	695b      	ldr	r3, [r3, #20]
 8001548:	b2d2      	uxtb	r2, r2
 800154a:	701a      	strb	r2, [r3, #0]

						 //Now increment the pRxBuffer
						 pUSARTHandle->pRxBuffer++;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	695b      	ldr	r3, [r3, #20]
 8001550:	1c5a      	adds	r2, r3, #1
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	615a      	str	r2, [r3, #20]

						 //Implement the code to decrement the length
						 pUSARTHandle->RxLen--;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	69db      	ldr	r3, [r3, #28]
 800155a:	1e5a      	subs	r2, r3, #1
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	61da      	str	r2, [r3, #28]
 8001560:	e01f      	b.n	80015a2 <USART_IRQHandling+0x222>
				else
				{
					//We are going to receive 8bit data in a frame

					//Now, check are we using USART_ParityControl control or not
					if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	7b9b      	ldrb	r3, [r3, #14]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d107      	bne.n	800157a <USART_IRQHandling+0x1fa>
					{
						//No parity is used , so all 8bits will be of user data

						//read 8 bits from DR
						 *pUSARTHandle->pRxBuffer = (uint8_t) (pUSARTHandle->pUSARTx->DR  & (uint8_t)0xFF);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	685a      	ldr	r2, [r3, #4]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	695b      	ldr	r3, [r3, #20]
 8001574:	b2d2      	uxtb	r2, r2
 8001576:	701a      	strb	r2, [r3, #0]
 8001578:	e009      	b.n	800158e <USART_IRQHandling+0x20e>
					else
					{
						//Parity is used, so , 7 bits will be of user data and 1 bit is parity

						//read only 7 bits , hence mask the DR with 0X7F
						 *pUSARTHandle->pRxBuffer = (uint8_t) (pUSARTHandle->pUSARTx->DR  & (uint8_t)0x7F);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	b2da      	uxtb	r2, r3
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	695b      	ldr	r3, [r3, #20]
 8001586:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800158a:	b2d2      	uxtb	r2, r2
 800158c:	701a      	strb	r2, [r3, #0]

					}

					//Now , increment the pRxBuffer
					pUSARTHandle->pRxBuffer++;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	695b      	ldr	r3, [r3, #20]
 8001592:	1c5a      	adds	r2, r3, #1
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	615a      	str	r2, [r3, #20]

					//Implement the code to decrement the length
					pUSARTHandle->RxLen--;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	69db      	ldr	r3, [r3, #28]
 800159c:	1e5a      	subs	r2, r3, #1
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	61da      	str	r2, [r3, #28]
				}


			}//if of >0

			if(! pUSARTHandle->RxLen)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	69db      	ldr	r3, [r3, #28]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d10f      	bne.n	80015ca <USART_IRQHandling+0x24a>
			{
				//disable the rxne
				pUSARTHandle->pUSARTx->CR1 &= ~( 1 << USART_CR1_RXNEIE );
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	68da      	ldr	r2, [r3, #12]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f022 0220 	bic.w	r2, r2, #32
 80015b8:	60da      	str	r2, [r3, #12]
				pUSARTHandle->RxBusyState = USART_READY;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2200      	movs	r2, #0
 80015be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
				USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_RX_CMPLT);
 80015c2:	2101      	movs	r1, #1
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f7fe ff7d 	bl	80004c4 <USART_ApplicationEventCallback>

/*************************Check for CTS flag ********************************************/
//Note : CTS feature is not applicable for UART4 and UART5

	//Implement the code to check the status of CTS bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_CTS);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80015d4:	617b      	str	r3, [r7, #20]

	//Implement the code to check the state of CTSE bit in CR3
	temp2 = pUSARTHandle->pUSARTx->CR3 & ( 1 << USART_CR3_CTSE);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	695b      	ldr	r3, [r3, #20]
 80015dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80015e0:	613b      	str	r3, [r7, #16]

	//Implement the code to check the state of CTSIE bit in CR3 (This bit is not available for UART4 & UART5.)
	temp3 = pUSARTHandle->pUSARTx->CR3 & ( 1 << USART_CR3_CTSIE);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	695b      	ldr	r3, [r3, #20]
 80015e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015ec:	60bb      	str	r3, [r7, #8]


	if(temp1  && temp2 && temp3 )
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d011      	beq.n	8001618 <USART_IRQHandling+0x298>
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d00e      	beq.n	8001618 <USART_IRQHandling+0x298>
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d00b      	beq.n	8001618 <USART_IRQHandling+0x298>
	{
		//Implement the code to clear the CTS flag in SR
		pUSARTHandle->pUSARTx->SR &=  ~( 1 << USART_SR_CTS);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800160e:	601a      	str	r2, [r3, #0]

		//this interrupt is because of cts
		USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_CTS);
 8001610:	2103      	movs	r1, #3
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f7fe ff56 	bl	80004c4 <USART_ApplicationEventCallback>
	}

/*************************Check for IDLE detection flag ********************************************/

	//Implement the code to check the status of IDLE flag bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_IDLE);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0310 	and.w	r3, r3, #16
 8001622:	617b      	str	r3, [r7, #20]

	//Implement the code to check the state of IDLEIE bit in CR1
	temp2 = pUSARTHandle->pUSARTx->CR1 & ( 1 << USART_CR1_IDLEIE);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	f003 0310 	and.w	r3, r3, #16
 800162e:	613b      	str	r3, [r7, #16]


	if(temp1 && temp2)
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d00c      	beq.n	8001650 <USART_IRQHandling+0x2d0>
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d009      	beq.n	8001650 <USART_IRQHandling+0x2d0>
	{
		//Implement the code to clear the IDLE flag. Refer to the RM to understand the clear sequence
		(void)pUSARTHandle->pUSARTx->SR;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681b      	ldr	r3, [r3, #0]
		(void)pUSARTHandle->pUSARTx->DR;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	685b      	ldr	r3, [r3, #4]

		//this interrupt is because of idle
		USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_IDLE);
 8001648:	2102      	movs	r1, #2
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f7fe ff3a 	bl	80004c4 <USART_ApplicationEventCallback>
	}

/*************************Check for Overrun detection flag ********************************************/

	//Implement the code to check the status of ORE flag  in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & USART_SR_ORE;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 0303 	and.w	r3, r3, #3
 800165a:	617b      	str	r3, [r7, #20]

	//Implement the code to check the status of RXNEIE  bit in the CR1
	temp2 = pUSARTHandle->pUSARTx->CR1 & USART_CR1_RXNEIE;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	f003 0305 	and.w	r3, r3, #5
 8001666:	613b      	str	r3, [r7, #16]


	if(temp1  && temp2 )
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d010      	beq.n	8001690 <USART_IRQHandling+0x310>
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d00d      	beq.n	8001690 <USART_IRQHandling+0x310>
	{
		// 1. Clear the ORE flag (Read SR -> Read DR)
		(void)pUSARTHandle->pUSARTx->SR;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681b      	ldr	r3, [r3, #0]
		(void)pUSARTHandle->pUSARTx->DR;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	685b      	ldr	r3, [r3, #4]

		// 2. CRITICAL: Reset the Busy State so we can receive again!
		 pUSARTHandle->RxBusyState = USART_READY;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

		//3. Interrupt is because of Overrun error
		USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_ORE);
 8001688:	2107      	movs	r1, #7
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f7fe ff1a 	bl	80004c4 <USART_ApplicationEventCallback>
/*************************Check for Error Flag ********************************************/

//Noise Flag and Framing Error in multibuffer communication
//The blow code will get executed in only if multibuffer mode is used.

	temp2 =  pUSARTHandle->pUSARTx->CR3 & ( 1 << USART_CR3_EIE) ;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	695b      	ldr	r3, [r3, #20]
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	613b      	str	r3, [r7, #16]

	if(temp2 )
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d021      	beq.n	80016e6 <USART_IRQHandling+0x366>
	{
		temp1 = pUSARTHandle->pUSARTx->SR;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	617b      	str	r3, [r7, #20]
		if(temp1 & ( 1 << USART_SR_FE))
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	f003 0302 	and.w	r3, r3, #2
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d009      	beq.n	80016c8 <USART_IRQHandling+0x348>
			/*
				This bit is set by hardware when a de-synchronization, excessive noise or a break character
				is detected. It is cleared by a software sequence (an read to the USART_SR register
				followed by a read to the USART_DR register).
			*/
			(void)pUSARTHandle->pUSARTx->SR;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	681b      	ldr	r3, [r3, #0]
			(void)pUSARTHandle->pUSARTx->DR;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	685b      	ldr	r3, [r3, #4]

			USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_FE);
 80016c0:	2105      	movs	r1, #5
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f7fe fefe 	bl	80004c4 <USART_ApplicationEventCallback>
		}

		if(temp1 & ( 1 << USART_SR_NF) )
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	f003 0304 	and.w	r3, r3, #4
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d009      	beq.n	80016e6 <USART_IRQHandling+0x366>
			/*
				This bit is set by hardware when noise is detected on a received frame. It is cleared by a
				software sequence (an read to the USART_SR register followed by a read to the
				USART_DR register).
			*/
			(void)pUSARTHandle->pUSARTx->SR;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	681b      	ldr	r3, [r3, #0]
			(void)pUSARTHandle->pUSARTx->DR;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	685b      	ldr	r3, [r3, #4]

			USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_NF);
 80016de:	2106      	movs	r1, #6
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f7fe feef 	bl	80004c4 <USART_ApplicationEventCallback>
		}

	}


}
 80016e6:	bf00      	nop
 80016e8:	3718      	adds	r7, #24
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
	...

080016f0 <std>:
 80016f0:	2300      	movs	r3, #0
 80016f2:	b510      	push	{r4, lr}
 80016f4:	4604      	mov	r4, r0
 80016f6:	e9c0 3300 	strd	r3, r3, [r0]
 80016fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80016fe:	6083      	str	r3, [r0, #8]
 8001700:	8181      	strh	r1, [r0, #12]
 8001702:	6643      	str	r3, [r0, #100]	@ 0x64
 8001704:	81c2      	strh	r2, [r0, #14]
 8001706:	6183      	str	r3, [r0, #24]
 8001708:	4619      	mov	r1, r3
 800170a:	2208      	movs	r2, #8
 800170c:	305c      	adds	r0, #92	@ 0x5c
 800170e:	f000 f9f9 	bl	8001b04 <memset>
 8001712:	4b0d      	ldr	r3, [pc, #52]	@ (8001748 <std+0x58>)
 8001714:	6263      	str	r3, [r4, #36]	@ 0x24
 8001716:	4b0d      	ldr	r3, [pc, #52]	@ (800174c <std+0x5c>)
 8001718:	62a3      	str	r3, [r4, #40]	@ 0x28
 800171a:	4b0d      	ldr	r3, [pc, #52]	@ (8001750 <std+0x60>)
 800171c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800171e:	4b0d      	ldr	r3, [pc, #52]	@ (8001754 <std+0x64>)
 8001720:	6323      	str	r3, [r4, #48]	@ 0x30
 8001722:	4b0d      	ldr	r3, [pc, #52]	@ (8001758 <std+0x68>)
 8001724:	6224      	str	r4, [r4, #32]
 8001726:	429c      	cmp	r4, r3
 8001728:	d006      	beq.n	8001738 <std+0x48>
 800172a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800172e:	4294      	cmp	r4, r2
 8001730:	d002      	beq.n	8001738 <std+0x48>
 8001732:	33d0      	adds	r3, #208	@ 0xd0
 8001734:	429c      	cmp	r4, r3
 8001736:	d105      	bne.n	8001744 <std+0x54>
 8001738:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800173c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001740:	f000 ba58 	b.w	8001bf4 <__retarget_lock_init_recursive>
 8001744:	bd10      	pop	{r4, pc}
 8001746:	bf00      	nop
 8001748:	08001955 	.word	0x08001955
 800174c:	08001977 	.word	0x08001977
 8001750:	080019af 	.word	0x080019af
 8001754:	080019d3 	.word	0x080019d3
 8001758:	200004c4 	.word	0x200004c4

0800175c <stdio_exit_handler>:
 800175c:	4a02      	ldr	r2, [pc, #8]	@ (8001768 <stdio_exit_handler+0xc>)
 800175e:	4903      	ldr	r1, [pc, #12]	@ (800176c <stdio_exit_handler+0x10>)
 8001760:	4803      	ldr	r0, [pc, #12]	@ (8001770 <stdio_exit_handler+0x14>)
 8001762:	f000 b869 	b.w	8001838 <_fwalk_sglue>
 8001766:	bf00      	nop
 8001768:	20000020 	.word	0x20000020
 800176c:	08002491 	.word	0x08002491
 8001770:	20000030 	.word	0x20000030

08001774 <cleanup_stdio>:
 8001774:	6841      	ldr	r1, [r0, #4]
 8001776:	4b0c      	ldr	r3, [pc, #48]	@ (80017a8 <cleanup_stdio+0x34>)
 8001778:	4299      	cmp	r1, r3
 800177a:	b510      	push	{r4, lr}
 800177c:	4604      	mov	r4, r0
 800177e:	d001      	beq.n	8001784 <cleanup_stdio+0x10>
 8001780:	f000 fe86 	bl	8002490 <_fflush_r>
 8001784:	68a1      	ldr	r1, [r4, #8]
 8001786:	4b09      	ldr	r3, [pc, #36]	@ (80017ac <cleanup_stdio+0x38>)
 8001788:	4299      	cmp	r1, r3
 800178a:	d002      	beq.n	8001792 <cleanup_stdio+0x1e>
 800178c:	4620      	mov	r0, r4
 800178e:	f000 fe7f 	bl	8002490 <_fflush_r>
 8001792:	68e1      	ldr	r1, [r4, #12]
 8001794:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <cleanup_stdio+0x3c>)
 8001796:	4299      	cmp	r1, r3
 8001798:	d004      	beq.n	80017a4 <cleanup_stdio+0x30>
 800179a:	4620      	mov	r0, r4
 800179c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017a0:	f000 be76 	b.w	8002490 <_fflush_r>
 80017a4:	bd10      	pop	{r4, pc}
 80017a6:	bf00      	nop
 80017a8:	200004c4 	.word	0x200004c4
 80017ac:	2000052c 	.word	0x2000052c
 80017b0:	20000594 	.word	0x20000594

080017b4 <global_stdio_init.part.0>:
 80017b4:	b510      	push	{r4, lr}
 80017b6:	4b0b      	ldr	r3, [pc, #44]	@ (80017e4 <global_stdio_init.part.0+0x30>)
 80017b8:	4c0b      	ldr	r4, [pc, #44]	@ (80017e8 <global_stdio_init.part.0+0x34>)
 80017ba:	4a0c      	ldr	r2, [pc, #48]	@ (80017ec <global_stdio_init.part.0+0x38>)
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	4620      	mov	r0, r4
 80017c0:	2200      	movs	r2, #0
 80017c2:	2104      	movs	r1, #4
 80017c4:	f7ff ff94 	bl	80016f0 <std>
 80017c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80017cc:	2201      	movs	r2, #1
 80017ce:	2109      	movs	r1, #9
 80017d0:	f7ff ff8e 	bl	80016f0 <std>
 80017d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80017d8:	2202      	movs	r2, #2
 80017da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017de:	2112      	movs	r1, #18
 80017e0:	f7ff bf86 	b.w	80016f0 <std>
 80017e4:	200005fc 	.word	0x200005fc
 80017e8:	200004c4 	.word	0x200004c4
 80017ec:	0800175d 	.word	0x0800175d

080017f0 <__sfp_lock_acquire>:
 80017f0:	4801      	ldr	r0, [pc, #4]	@ (80017f8 <__sfp_lock_acquire+0x8>)
 80017f2:	f000 ba00 	b.w	8001bf6 <__retarget_lock_acquire_recursive>
 80017f6:	bf00      	nop
 80017f8:	20000605 	.word	0x20000605

080017fc <__sfp_lock_release>:
 80017fc:	4801      	ldr	r0, [pc, #4]	@ (8001804 <__sfp_lock_release+0x8>)
 80017fe:	f000 b9fb 	b.w	8001bf8 <__retarget_lock_release_recursive>
 8001802:	bf00      	nop
 8001804:	20000605 	.word	0x20000605

08001808 <__sinit>:
 8001808:	b510      	push	{r4, lr}
 800180a:	4604      	mov	r4, r0
 800180c:	f7ff fff0 	bl	80017f0 <__sfp_lock_acquire>
 8001810:	6a23      	ldr	r3, [r4, #32]
 8001812:	b11b      	cbz	r3, 800181c <__sinit+0x14>
 8001814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001818:	f7ff bff0 	b.w	80017fc <__sfp_lock_release>
 800181c:	4b04      	ldr	r3, [pc, #16]	@ (8001830 <__sinit+0x28>)
 800181e:	6223      	str	r3, [r4, #32]
 8001820:	4b04      	ldr	r3, [pc, #16]	@ (8001834 <__sinit+0x2c>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d1f5      	bne.n	8001814 <__sinit+0xc>
 8001828:	f7ff ffc4 	bl	80017b4 <global_stdio_init.part.0>
 800182c:	e7f2      	b.n	8001814 <__sinit+0xc>
 800182e:	bf00      	nop
 8001830:	08001775 	.word	0x08001775
 8001834:	200005fc 	.word	0x200005fc

08001838 <_fwalk_sglue>:
 8001838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800183c:	4607      	mov	r7, r0
 800183e:	4688      	mov	r8, r1
 8001840:	4614      	mov	r4, r2
 8001842:	2600      	movs	r6, #0
 8001844:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001848:	f1b9 0901 	subs.w	r9, r9, #1
 800184c:	d505      	bpl.n	800185a <_fwalk_sglue+0x22>
 800184e:	6824      	ldr	r4, [r4, #0]
 8001850:	2c00      	cmp	r4, #0
 8001852:	d1f7      	bne.n	8001844 <_fwalk_sglue+0xc>
 8001854:	4630      	mov	r0, r6
 8001856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800185a:	89ab      	ldrh	r3, [r5, #12]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d907      	bls.n	8001870 <_fwalk_sglue+0x38>
 8001860:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001864:	3301      	adds	r3, #1
 8001866:	d003      	beq.n	8001870 <_fwalk_sglue+0x38>
 8001868:	4629      	mov	r1, r5
 800186a:	4638      	mov	r0, r7
 800186c:	47c0      	blx	r8
 800186e:	4306      	orrs	r6, r0
 8001870:	3568      	adds	r5, #104	@ 0x68
 8001872:	e7e9      	b.n	8001848 <_fwalk_sglue+0x10>

08001874 <iprintf>:
 8001874:	b40f      	push	{r0, r1, r2, r3}
 8001876:	b507      	push	{r0, r1, r2, lr}
 8001878:	4906      	ldr	r1, [pc, #24]	@ (8001894 <iprintf+0x20>)
 800187a:	ab04      	add	r3, sp, #16
 800187c:	6808      	ldr	r0, [r1, #0]
 800187e:	f853 2b04 	ldr.w	r2, [r3], #4
 8001882:	6881      	ldr	r1, [r0, #8]
 8001884:	9301      	str	r3, [sp, #4]
 8001886:	f000 fadb 	bl	8001e40 <_vfiprintf_r>
 800188a:	b003      	add	sp, #12
 800188c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001890:	b004      	add	sp, #16
 8001892:	4770      	bx	lr
 8001894:	2000002c 	.word	0x2000002c

08001898 <_puts_r>:
 8001898:	6a03      	ldr	r3, [r0, #32]
 800189a:	b570      	push	{r4, r5, r6, lr}
 800189c:	6884      	ldr	r4, [r0, #8]
 800189e:	4605      	mov	r5, r0
 80018a0:	460e      	mov	r6, r1
 80018a2:	b90b      	cbnz	r3, 80018a8 <_puts_r+0x10>
 80018a4:	f7ff ffb0 	bl	8001808 <__sinit>
 80018a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80018aa:	07db      	lsls	r3, r3, #31
 80018ac:	d405      	bmi.n	80018ba <_puts_r+0x22>
 80018ae:	89a3      	ldrh	r3, [r4, #12]
 80018b0:	0598      	lsls	r0, r3, #22
 80018b2:	d402      	bmi.n	80018ba <_puts_r+0x22>
 80018b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80018b6:	f000 f99e 	bl	8001bf6 <__retarget_lock_acquire_recursive>
 80018ba:	89a3      	ldrh	r3, [r4, #12]
 80018bc:	0719      	lsls	r1, r3, #28
 80018be:	d502      	bpl.n	80018c6 <_puts_r+0x2e>
 80018c0:	6923      	ldr	r3, [r4, #16]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d135      	bne.n	8001932 <_puts_r+0x9a>
 80018c6:	4621      	mov	r1, r4
 80018c8:	4628      	mov	r0, r5
 80018ca:	f000 f8c5 	bl	8001a58 <__swsetup_r>
 80018ce:	b380      	cbz	r0, 8001932 <_puts_r+0x9a>
 80018d0:	f04f 35ff 	mov.w	r5, #4294967295
 80018d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80018d6:	07da      	lsls	r2, r3, #31
 80018d8:	d405      	bmi.n	80018e6 <_puts_r+0x4e>
 80018da:	89a3      	ldrh	r3, [r4, #12]
 80018dc:	059b      	lsls	r3, r3, #22
 80018de:	d402      	bmi.n	80018e6 <_puts_r+0x4e>
 80018e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80018e2:	f000 f989 	bl	8001bf8 <__retarget_lock_release_recursive>
 80018e6:	4628      	mov	r0, r5
 80018e8:	bd70      	pop	{r4, r5, r6, pc}
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	da04      	bge.n	80018f8 <_puts_r+0x60>
 80018ee:	69a2      	ldr	r2, [r4, #24]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	dc17      	bgt.n	8001924 <_puts_r+0x8c>
 80018f4:	290a      	cmp	r1, #10
 80018f6:	d015      	beq.n	8001924 <_puts_r+0x8c>
 80018f8:	6823      	ldr	r3, [r4, #0]
 80018fa:	1c5a      	adds	r2, r3, #1
 80018fc:	6022      	str	r2, [r4, #0]
 80018fe:	7019      	strb	r1, [r3, #0]
 8001900:	68a3      	ldr	r3, [r4, #8]
 8001902:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001906:	3b01      	subs	r3, #1
 8001908:	60a3      	str	r3, [r4, #8]
 800190a:	2900      	cmp	r1, #0
 800190c:	d1ed      	bne.n	80018ea <_puts_r+0x52>
 800190e:	2b00      	cmp	r3, #0
 8001910:	da11      	bge.n	8001936 <_puts_r+0x9e>
 8001912:	4622      	mov	r2, r4
 8001914:	210a      	movs	r1, #10
 8001916:	4628      	mov	r0, r5
 8001918:	f000 f85f 	bl	80019da <__swbuf_r>
 800191c:	3001      	adds	r0, #1
 800191e:	d0d7      	beq.n	80018d0 <_puts_r+0x38>
 8001920:	250a      	movs	r5, #10
 8001922:	e7d7      	b.n	80018d4 <_puts_r+0x3c>
 8001924:	4622      	mov	r2, r4
 8001926:	4628      	mov	r0, r5
 8001928:	f000 f857 	bl	80019da <__swbuf_r>
 800192c:	3001      	adds	r0, #1
 800192e:	d1e7      	bne.n	8001900 <_puts_r+0x68>
 8001930:	e7ce      	b.n	80018d0 <_puts_r+0x38>
 8001932:	3e01      	subs	r6, #1
 8001934:	e7e4      	b.n	8001900 <_puts_r+0x68>
 8001936:	6823      	ldr	r3, [r4, #0]
 8001938:	1c5a      	adds	r2, r3, #1
 800193a:	6022      	str	r2, [r4, #0]
 800193c:	220a      	movs	r2, #10
 800193e:	701a      	strb	r2, [r3, #0]
 8001940:	e7ee      	b.n	8001920 <_puts_r+0x88>
	...

08001944 <puts>:
 8001944:	4b02      	ldr	r3, [pc, #8]	@ (8001950 <puts+0xc>)
 8001946:	4601      	mov	r1, r0
 8001948:	6818      	ldr	r0, [r3, #0]
 800194a:	f7ff bfa5 	b.w	8001898 <_puts_r>
 800194e:	bf00      	nop
 8001950:	2000002c 	.word	0x2000002c

08001954 <__sread>:
 8001954:	b510      	push	{r4, lr}
 8001956:	460c      	mov	r4, r1
 8001958:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800195c:	f000 f8fc 	bl	8001b58 <_read_r>
 8001960:	2800      	cmp	r0, #0
 8001962:	bfab      	itete	ge
 8001964:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001966:	89a3      	ldrhlt	r3, [r4, #12]
 8001968:	181b      	addge	r3, r3, r0
 800196a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800196e:	bfac      	ite	ge
 8001970:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001972:	81a3      	strhlt	r3, [r4, #12]
 8001974:	bd10      	pop	{r4, pc}

08001976 <__swrite>:
 8001976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800197a:	461f      	mov	r7, r3
 800197c:	898b      	ldrh	r3, [r1, #12]
 800197e:	05db      	lsls	r3, r3, #23
 8001980:	4605      	mov	r5, r0
 8001982:	460c      	mov	r4, r1
 8001984:	4616      	mov	r6, r2
 8001986:	d505      	bpl.n	8001994 <__swrite+0x1e>
 8001988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800198c:	2302      	movs	r3, #2
 800198e:	2200      	movs	r2, #0
 8001990:	f000 f8d0 	bl	8001b34 <_lseek_r>
 8001994:	89a3      	ldrh	r3, [r4, #12]
 8001996:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800199a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800199e:	81a3      	strh	r3, [r4, #12]
 80019a0:	4632      	mov	r2, r6
 80019a2:	463b      	mov	r3, r7
 80019a4:	4628      	mov	r0, r5
 80019a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80019aa:	f000 b8e7 	b.w	8001b7c <_write_r>

080019ae <__sseek>:
 80019ae:	b510      	push	{r4, lr}
 80019b0:	460c      	mov	r4, r1
 80019b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80019b6:	f000 f8bd 	bl	8001b34 <_lseek_r>
 80019ba:	1c43      	adds	r3, r0, #1
 80019bc:	89a3      	ldrh	r3, [r4, #12]
 80019be:	bf15      	itete	ne
 80019c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80019c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80019c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80019ca:	81a3      	strheq	r3, [r4, #12]
 80019cc:	bf18      	it	ne
 80019ce:	81a3      	strhne	r3, [r4, #12]
 80019d0:	bd10      	pop	{r4, pc}

080019d2 <__sclose>:
 80019d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80019d6:	f000 b89d 	b.w	8001b14 <_close_r>

080019da <__swbuf_r>:
 80019da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019dc:	460e      	mov	r6, r1
 80019de:	4614      	mov	r4, r2
 80019e0:	4605      	mov	r5, r0
 80019e2:	b118      	cbz	r0, 80019ec <__swbuf_r+0x12>
 80019e4:	6a03      	ldr	r3, [r0, #32]
 80019e6:	b90b      	cbnz	r3, 80019ec <__swbuf_r+0x12>
 80019e8:	f7ff ff0e 	bl	8001808 <__sinit>
 80019ec:	69a3      	ldr	r3, [r4, #24]
 80019ee:	60a3      	str	r3, [r4, #8]
 80019f0:	89a3      	ldrh	r3, [r4, #12]
 80019f2:	071a      	lsls	r2, r3, #28
 80019f4:	d501      	bpl.n	80019fa <__swbuf_r+0x20>
 80019f6:	6923      	ldr	r3, [r4, #16]
 80019f8:	b943      	cbnz	r3, 8001a0c <__swbuf_r+0x32>
 80019fa:	4621      	mov	r1, r4
 80019fc:	4628      	mov	r0, r5
 80019fe:	f000 f82b 	bl	8001a58 <__swsetup_r>
 8001a02:	b118      	cbz	r0, 8001a0c <__swbuf_r+0x32>
 8001a04:	f04f 37ff 	mov.w	r7, #4294967295
 8001a08:	4638      	mov	r0, r7
 8001a0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a0c:	6823      	ldr	r3, [r4, #0]
 8001a0e:	6922      	ldr	r2, [r4, #16]
 8001a10:	1a98      	subs	r0, r3, r2
 8001a12:	6963      	ldr	r3, [r4, #20]
 8001a14:	b2f6      	uxtb	r6, r6
 8001a16:	4283      	cmp	r3, r0
 8001a18:	4637      	mov	r7, r6
 8001a1a:	dc05      	bgt.n	8001a28 <__swbuf_r+0x4e>
 8001a1c:	4621      	mov	r1, r4
 8001a1e:	4628      	mov	r0, r5
 8001a20:	f000 fd36 	bl	8002490 <_fflush_r>
 8001a24:	2800      	cmp	r0, #0
 8001a26:	d1ed      	bne.n	8001a04 <__swbuf_r+0x2a>
 8001a28:	68a3      	ldr	r3, [r4, #8]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	60a3      	str	r3, [r4, #8]
 8001a2e:	6823      	ldr	r3, [r4, #0]
 8001a30:	1c5a      	adds	r2, r3, #1
 8001a32:	6022      	str	r2, [r4, #0]
 8001a34:	701e      	strb	r6, [r3, #0]
 8001a36:	6962      	ldr	r2, [r4, #20]
 8001a38:	1c43      	adds	r3, r0, #1
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d004      	beq.n	8001a48 <__swbuf_r+0x6e>
 8001a3e:	89a3      	ldrh	r3, [r4, #12]
 8001a40:	07db      	lsls	r3, r3, #31
 8001a42:	d5e1      	bpl.n	8001a08 <__swbuf_r+0x2e>
 8001a44:	2e0a      	cmp	r6, #10
 8001a46:	d1df      	bne.n	8001a08 <__swbuf_r+0x2e>
 8001a48:	4621      	mov	r1, r4
 8001a4a:	4628      	mov	r0, r5
 8001a4c:	f000 fd20 	bl	8002490 <_fflush_r>
 8001a50:	2800      	cmp	r0, #0
 8001a52:	d0d9      	beq.n	8001a08 <__swbuf_r+0x2e>
 8001a54:	e7d6      	b.n	8001a04 <__swbuf_r+0x2a>
	...

08001a58 <__swsetup_r>:
 8001a58:	b538      	push	{r3, r4, r5, lr}
 8001a5a:	4b29      	ldr	r3, [pc, #164]	@ (8001b00 <__swsetup_r+0xa8>)
 8001a5c:	4605      	mov	r5, r0
 8001a5e:	6818      	ldr	r0, [r3, #0]
 8001a60:	460c      	mov	r4, r1
 8001a62:	b118      	cbz	r0, 8001a6c <__swsetup_r+0x14>
 8001a64:	6a03      	ldr	r3, [r0, #32]
 8001a66:	b90b      	cbnz	r3, 8001a6c <__swsetup_r+0x14>
 8001a68:	f7ff fece 	bl	8001808 <__sinit>
 8001a6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001a70:	0719      	lsls	r1, r3, #28
 8001a72:	d422      	bmi.n	8001aba <__swsetup_r+0x62>
 8001a74:	06da      	lsls	r2, r3, #27
 8001a76:	d407      	bmi.n	8001a88 <__swsetup_r+0x30>
 8001a78:	2209      	movs	r2, #9
 8001a7a:	602a      	str	r2, [r5, #0]
 8001a7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a80:	81a3      	strh	r3, [r4, #12]
 8001a82:	f04f 30ff 	mov.w	r0, #4294967295
 8001a86:	e033      	b.n	8001af0 <__swsetup_r+0x98>
 8001a88:	0758      	lsls	r0, r3, #29
 8001a8a:	d512      	bpl.n	8001ab2 <__swsetup_r+0x5a>
 8001a8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001a8e:	b141      	cbz	r1, 8001aa2 <__swsetup_r+0x4a>
 8001a90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001a94:	4299      	cmp	r1, r3
 8001a96:	d002      	beq.n	8001a9e <__swsetup_r+0x46>
 8001a98:	4628      	mov	r0, r5
 8001a9a:	f000 f8af 	bl	8001bfc <_free_r>
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	6363      	str	r3, [r4, #52]	@ 0x34
 8001aa2:	89a3      	ldrh	r3, [r4, #12]
 8001aa4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8001aa8:	81a3      	strh	r3, [r4, #12]
 8001aaa:	2300      	movs	r3, #0
 8001aac:	6063      	str	r3, [r4, #4]
 8001aae:	6923      	ldr	r3, [r4, #16]
 8001ab0:	6023      	str	r3, [r4, #0]
 8001ab2:	89a3      	ldrh	r3, [r4, #12]
 8001ab4:	f043 0308 	orr.w	r3, r3, #8
 8001ab8:	81a3      	strh	r3, [r4, #12]
 8001aba:	6923      	ldr	r3, [r4, #16]
 8001abc:	b94b      	cbnz	r3, 8001ad2 <__swsetup_r+0x7a>
 8001abe:	89a3      	ldrh	r3, [r4, #12]
 8001ac0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8001ac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ac8:	d003      	beq.n	8001ad2 <__swsetup_r+0x7a>
 8001aca:	4621      	mov	r1, r4
 8001acc:	4628      	mov	r0, r5
 8001ace:	f000 fd2d 	bl	800252c <__smakebuf_r>
 8001ad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001ad6:	f013 0201 	ands.w	r2, r3, #1
 8001ada:	d00a      	beq.n	8001af2 <__swsetup_r+0x9a>
 8001adc:	2200      	movs	r2, #0
 8001ade:	60a2      	str	r2, [r4, #8]
 8001ae0:	6962      	ldr	r2, [r4, #20]
 8001ae2:	4252      	negs	r2, r2
 8001ae4:	61a2      	str	r2, [r4, #24]
 8001ae6:	6922      	ldr	r2, [r4, #16]
 8001ae8:	b942      	cbnz	r2, 8001afc <__swsetup_r+0xa4>
 8001aea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8001aee:	d1c5      	bne.n	8001a7c <__swsetup_r+0x24>
 8001af0:	bd38      	pop	{r3, r4, r5, pc}
 8001af2:	0799      	lsls	r1, r3, #30
 8001af4:	bf58      	it	pl
 8001af6:	6962      	ldrpl	r2, [r4, #20]
 8001af8:	60a2      	str	r2, [r4, #8]
 8001afa:	e7f4      	b.n	8001ae6 <__swsetup_r+0x8e>
 8001afc:	2000      	movs	r0, #0
 8001afe:	e7f7      	b.n	8001af0 <__swsetup_r+0x98>
 8001b00:	2000002c 	.word	0x2000002c

08001b04 <memset>:
 8001b04:	4402      	add	r2, r0
 8001b06:	4603      	mov	r3, r0
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d100      	bne.n	8001b0e <memset+0xa>
 8001b0c:	4770      	bx	lr
 8001b0e:	f803 1b01 	strb.w	r1, [r3], #1
 8001b12:	e7f9      	b.n	8001b08 <memset+0x4>

08001b14 <_close_r>:
 8001b14:	b538      	push	{r3, r4, r5, lr}
 8001b16:	4d06      	ldr	r5, [pc, #24]	@ (8001b30 <_close_r+0x1c>)
 8001b18:	2300      	movs	r3, #0
 8001b1a:	4604      	mov	r4, r0
 8001b1c:	4608      	mov	r0, r1
 8001b1e:	602b      	str	r3, [r5, #0]
 8001b20:	f7fe fd27 	bl	8000572 <_close>
 8001b24:	1c43      	adds	r3, r0, #1
 8001b26:	d102      	bne.n	8001b2e <_close_r+0x1a>
 8001b28:	682b      	ldr	r3, [r5, #0]
 8001b2a:	b103      	cbz	r3, 8001b2e <_close_r+0x1a>
 8001b2c:	6023      	str	r3, [r4, #0]
 8001b2e:	bd38      	pop	{r3, r4, r5, pc}
 8001b30:	20000600 	.word	0x20000600

08001b34 <_lseek_r>:
 8001b34:	b538      	push	{r3, r4, r5, lr}
 8001b36:	4d07      	ldr	r5, [pc, #28]	@ (8001b54 <_lseek_r+0x20>)
 8001b38:	4604      	mov	r4, r0
 8001b3a:	4608      	mov	r0, r1
 8001b3c:	4611      	mov	r1, r2
 8001b3e:	2200      	movs	r2, #0
 8001b40:	602a      	str	r2, [r5, #0]
 8001b42:	461a      	mov	r2, r3
 8001b44:	f7fe fd3c 	bl	80005c0 <_lseek>
 8001b48:	1c43      	adds	r3, r0, #1
 8001b4a:	d102      	bne.n	8001b52 <_lseek_r+0x1e>
 8001b4c:	682b      	ldr	r3, [r5, #0]
 8001b4e:	b103      	cbz	r3, 8001b52 <_lseek_r+0x1e>
 8001b50:	6023      	str	r3, [r4, #0]
 8001b52:	bd38      	pop	{r3, r4, r5, pc}
 8001b54:	20000600 	.word	0x20000600

08001b58 <_read_r>:
 8001b58:	b538      	push	{r3, r4, r5, lr}
 8001b5a:	4d07      	ldr	r5, [pc, #28]	@ (8001b78 <_read_r+0x20>)
 8001b5c:	4604      	mov	r4, r0
 8001b5e:	4608      	mov	r0, r1
 8001b60:	4611      	mov	r1, r2
 8001b62:	2200      	movs	r2, #0
 8001b64:	602a      	str	r2, [r5, #0]
 8001b66:	461a      	mov	r2, r3
 8001b68:	f7fe fcca 	bl	8000500 <_read>
 8001b6c:	1c43      	adds	r3, r0, #1
 8001b6e:	d102      	bne.n	8001b76 <_read_r+0x1e>
 8001b70:	682b      	ldr	r3, [r5, #0]
 8001b72:	b103      	cbz	r3, 8001b76 <_read_r+0x1e>
 8001b74:	6023      	str	r3, [r4, #0]
 8001b76:	bd38      	pop	{r3, r4, r5, pc}
 8001b78:	20000600 	.word	0x20000600

08001b7c <_write_r>:
 8001b7c:	b538      	push	{r3, r4, r5, lr}
 8001b7e:	4d07      	ldr	r5, [pc, #28]	@ (8001b9c <_write_r+0x20>)
 8001b80:	4604      	mov	r4, r0
 8001b82:	4608      	mov	r0, r1
 8001b84:	4611      	mov	r1, r2
 8001b86:	2200      	movs	r2, #0
 8001b88:	602a      	str	r2, [r5, #0]
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	f7fe fcd5 	bl	800053a <_write>
 8001b90:	1c43      	adds	r3, r0, #1
 8001b92:	d102      	bne.n	8001b9a <_write_r+0x1e>
 8001b94:	682b      	ldr	r3, [r5, #0]
 8001b96:	b103      	cbz	r3, 8001b9a <_write_r+0x1e>
 8001b98:	6023      	str	r3, [r4, #0]
 8001b9a:	bd38      	pop	{r3, r4, r5, pc}
 8001b9c:	20000600 	.word	0x20000600

08001ba0 <__errno>:
 8001ba0:	4b01      	ldr	r3, [pc, #4]	@ (8001ba8 <__errno+0x8>)
 8001ba2:	6818      	ldr	r0, [r3, #0]
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	2000002c 	.word	0x2000002c

08001bac <__libc_init_array>:
 8001bac:	b570      	push	{r4, r5, r6, lr}
 8001bae:	4d0d      	ldr	r5, [pc, #52]	@ (8001be4 <__libc_init_array+0x38>)
 8001bb0:	4c0d      	ldr	r4, [pc, #52]	@ (8001be8 <__libc_init_array+0x3c>)
 8001bb2:	1b64      	subs	r4, r4, r5
 8001bb4:	10a4      	asrs	r4, r4, #2
 8001bb6:	2600      	movs	r6, #0
 8001bb8:	42a6      	cmp	r6, r4
 8001bba:	d109      	bne.n	8001bd0 <__libc_init_array+0x24>
 8001bbc:	4d0b      	ldr	r5, [pc, #44]	@ (8001bec <__libc_init_array+0x40>)
 8001bbe:	4c0c      	ldr	r4, [pc, #48]	@ (8001bf0 <__libc_init_array+0x44>)
 8001bc0:	f000 fd22 	bl	8002608 <_init>
 8001bc4:	1b64      	subs	r4, r4, r5
 8001bc6:	10a4      	asrs	r4, r4, #2
 8001bc8:	2600      	movs	r6, #0
 8001bca:	42a6      	cmp	r6, r4
 8001bcc:	d105      	bne.n	8001bda <__libc_init_array+0x2e>
 8001bce:	bd70      	pop	{r4, r5, r6, pc}
 8001bd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8001bd4:	4798      	blx	r3
 8001bd6:	3601      	adds	r6, #1
 8001bd8:	e7ee      	b.n	8001bb8 <__libc_init_array+0xc>
 8001bda:	f855 3b04 	ldr.w	r3, [r5], #4
 8001bde:	4798      	blx	r3
 8001be0:	3601      	adds	r6, #1
 8001be2:	e7f2      	b.n	8001bca <__libc_init_array+0x1e>
 8001be4:	080026d4 	.word	0x080026d4
 8001be8:	080026d4 	.word	0x080026d4
 8001bec:	080026d4 	.word	0x080026d4
 8001bf0:	080026d8 	.word	0x080026d8

08001bf4 <__retarget_lock_init_recursive>:
 8001bf4:	4770      	bx	lr

08001bf6 <__retarget_lock_acquire_recursive>:
 8001bf6:	4770      	bx	lr

08001bf8 <__retarget_lock_release_recursive>:
 8001bf8:	4770      	bx	lr
	...

08001bfc <_free_r>:
 8001bfc:	b538      	push	{r3, r4, r5, lr}
 8001bfe:	4605      	mov	r5, r0
 8001c00:	2900      	cmp	r1, #0
 8001c02:	d041      	beq.n	8001c88 <_free_r+0x8c>
 8001c04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001c08:	1f0c      	subs	r4, r1, #4
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	bfb8      	it	lt
 8001c0e:	18e4      	addlt	r4, r4, r3
 8001c10:	f000 f8e0 	bl	8001dd4 <__malloc_lock>
 8001c14:	4a1d      	ldr	r2, [pc, #116]	@ (8001c8c <_free_r+0x90>)
 8001c16:	6813      	ldr	r3, [r2, #0]
 8001c18:	b933      	cbnz	r3, 8001c28 <_free_r+0x2c>
 8001c1a:	6063      	str	r3, [r4, #4]
 8001c1c:	6014      	str	r4, [r2, #0]
 8001c1e:	4628      	mov	r0, r5
 8001c20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001c24:	f000 b8dc 	b.w	8001de0 <__malloc_unlock>
 8001c28:	42a3      	cmp	r3, r4
 8001c2a:	d908      	bls.n	8001c3e <_free_r+0x42>
 8001c2c:	6820      	ldr	r0, [r4, #0]
 8001c2e:	1821      	adds	r1, r4, r0
 8001c30:	428b      	cmp	r3, r1
 8001c32:	bf01      	itttt	eq
 8001c34:	6819      	ldreq	r1, [r3, #0]
 8001c36:	685b      	ldreq	r3, [r3, #4]
 8001c38:	1809      	addeq	r1, r1, r0
 8001c3a:	6021      	streq	r1, [r4, #0]
 8001c3c:	e7ed      	b.n	8001c1a <_free_r+0x1e>
 8001c3e:	461a      	mov	r2, r3
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	b10b      	cbz	r3, 8001c48 <_free_r+0x4c>
 8001c44:	42a3      	cmp	r3, r4
 8001c46:	d9fa      	bls.n	8001c3e <_free_r+0x42>
 8001c48:	6811      	ldr	r1, [r2, #0]
 8001c4a:	1850      	adds	r0, r2, r1
 8001c4c:	42a0      	cmp	r0, r4
 8001c4e:	d10b      	bne.n	8001c68 <_free_r+0x6c>
 8001c50:	6820      	ldr	r0, [r4, #0]
 8001c52:	4401      	add	r1, r0
 8001c54:	1850      	adds	r0, r2, r1
 8001c56:	4283      	cmp	r3, r0
 8001c58:	6011      	str	r1, [r2, #0]
 8001c5a:	d1e0      	bne.n	8001c1e <_free_r+0x22>
 8001c5c:	6818      	ldr	r0, [r3, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	6053      	str	r3, [r2, #4]
 8001c62:	4408      	add	r0, r1
 8001c64:	6010      	str	r0, [r2, #0]
 8001c66:	e7da      	b.n	8001c1e <_free_r+0x22>
 8001c68:	d902      	bls.n	8001c70 <_free_r+0x74>
 8001c6a:	230c      	movs	r3, #12
 8001c6c:	602b      	str	r3, [r5, #0]
 8001c6e:	e7d6      	b.n	8001c1e <_free_r+0x22>
 8001c70:	6820      	ldr	r0, [r4, #0]
 8001c72:	1821      	adds	r1, r4, r0
 8001c74:	428b      	cmp	r3, r1
 8001c76:	bf04      	itt	eq
 8001c78:	6819      	ldreq	r1, [r3, #0]
 8001c7a:	685b      	ldreq	r3, [r3, #4]
 8001c7c:	6063      	str	r3, [r4, #4]
 8001c7e:	bf04      	itt	eq
 8001c80:	1809      	addeq	r1, r1, r0
 8001c82:	6021      	streq	r1, [r4, #0]
 8001c84:	6054      	str	r4, [r2, #4]
 8001c86:	e7ca      	b.n	8001c1e <_free_r+0x22>
 8001c88:	bd38      	pop	{r3, r4, r5, pc}
 8001c8a:	bf00      	nop
 8001c8c:	2000060c 	.word	0x2000060c

08001c90 <sbrk_aligned>:
 8001c90:	b570      	push	{r4, r5, r6, lr}
 8001c92:	4e0f      	ldr	r6, [pc, #60]	@ (8001cd0 <sbrk_aligned+0x40>)
 8001c94:	460c      	mov	r4, r1
 8001c96:	6831      	ldr	r1, [r6, #0]
 8001c98:	4605      	mov	r5, r0
 8001c9a:	b911      	cbnz	r1, 8001ca2 <sbrk_aligned+0x12>
 8001c9c:	f000 fca4 	bl	80025e8 <_sbrk_r>
 8001ca0:	6030      	str	r0, [r6, #0]
 8001ca2:	4621      	mov	r1, r4
 8001ca4:	4628      	mov	r0, r5
 8001ca6:	f000 fc9f 	bl	80025e8 <_sbrk_r>
 8001caa:	1c43      	adds	r3, r0, #1
 8001cac:	d103      	bne.n	8001cb6 <sbrk_aligned+0x26>
 8001cae:	f04f 34ff 	mov.w	r4, #4294967295
 8001cb2:	4620      	mov	r0, r4
 8001cb4:	bd70      	pop	{r4, r5, r6, pc}
 8001cb6:	1cc4      	adds	r4, r0, #3
 8001cb8:	f024 0403 	bic.w	r4, r4, #3
 8001cbc:	42a0      	cmp	r0, r4
 8001cbe:	d0f8      	beq.n	8001cb2 <sbrk_aligned+0x22>
 8001cc0:	1a21      	subs	r1, r4, r0
 8001cc2:	4628      	mov	r0, r5
 8001cc4:	f000 fc90 	bl	80025e8 <_sbrk_r>
 8001cc8:	3001      	adds	r0, #1
 8001cca:	d1f2      	bne.n	8001cb2 <sbrk_aligned+0x22>
 8001ccc:	e7ef      	b.n	8001cae <sbrk_aligned+0x1e>
 8001cce:	bf00      	nop
 8001cd0:	20000608 	.word	0x20000608

08001cd4 <_malloc_r>:
 8001cd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001cd8:	1ccd      	adds	r5, r1, #3
 8001cda:	f025 0503 	bic.w	r5, r5, #3
 8001cde:	3508      	adds	r5, #8
 8001ce0:	2d0c      	cmp	r5, #12
 8001ce2:	bf38      	it	cc
 8001ce4:	250c      	movcc	r5, #12
 8001ce6:	2d00      	cmp	r5, #0
 8001ce8:	4606      	mov	r6, r0
 8001cea:	db01      	blt.n	8001cf0 <_malloc_r+0x1c>
 8001cec:	42a9      	cmp	r1, r5
 8001cee:	d904      	bls.n	8001cfa <_malloc_r+0x26>
 8001cf0:	230c      	movs	r3, #12
 8001cf2:	6033      	str	r3, [r6, #0]
 8001cf4:	2000      	movs	r0, #0
 8001cf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001cfa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001dd0 <_malloc_r+0xfc>
 8001cfe:	f000 f869 	bl	8001dd4 <__malloc_lock>
 8001d02:	f8d8 3000 	ldr.w	r3, [r8]
 8001d06:	461c      	mov	r4, r3
 8001d08:	bb44      	cbnz	r4, 8001d5c <_malloc_r+0x88>
 8001d0a:	4629      	mov	r1, r5
 8001d0c:	4630      	mov	r0, r6
 8001d0e:	f7ff ffbf 	bl	8001c90 <sbrk_aligned>
 8001d12:	1c43      	adds	r3, r0, #1
 8001d14:	4604      	mov	r4, r0
 8001d16:	d158      	bne.n	8001dca <_malloc_r+0xf6>
 8001d18:	f8d8 4000 	ldr.w	r4, [r8]
 8001d1c:	4627      	mov	r7, r4
 8001d1e:	2f00      	cmp	r7, #0
 8001d20:	d143      	bne.n	8001daa <_malloc_r+0xd6>
 8001d22:	2c00      	cmp	r4, #0
 8001d24:	d04b      	beq.n	8001dbe <_malloc_r+0xea>
 8001d26:	6823      	ldr	r3, [r4, #0]
 8001d28:	4639      	mov	r1, r7
 8001d2a:	4630      	mov	r0, r6
 8001d2c:	eb04 0903 	add.w	r9, r4, r3
 8001d30:	f000 fc5a 	bl	80025e8 <_sbrk_r>
 8001d34:	4581      	cmp	r9, r0
 8001d36:	d142      	bne.n	8001dbe <_malloc_r+0xea>
 8001d38:	6821      	ldr	r1, [r4, #0]
 8001d3a:	1a6d      	subs	r5, r5, r1
 8001d3c:	4629      	mov	r1, r5
 8001d3e:	4630      	mov	r0, r6
 8001d40:	f7ff ffa6 	bl	8001c90 <sbrk_aligned>
 8001d44:	3001      	adds	r0, #1
 8001d46:	d03a      	beq.n	8001dbe <_malloc_r+0xea>
 8001d48:	6823      	ldr	r3, [r4, #0]
 8001d4a:	442b      	add	r3, r5
 8001d4c:	6023      	str	r3, [r4, #0]
 8001d4e:	f8d8 3000 	ldr.w	r3, [r8]
 8001d52:	685a      	ldr	r2, [r3, #4]
 8001d54:	bb62      	cbnz	r2, 8001db0 <_malloc_r+0xdc>
 8001d56:	f8c8 7000 	str.w	r7, [r8]
 8001d5a:	e00f      	b.n	8001d7c <_malloc_r+0xa8>
 8001d5c:	6822      	ldr	r2, [r4, #0]
 8001d5e:	1b52      	subs	r2, r2, r5
 8001d60:	d420      	bmi.n	8001da4 <_malloc_r+0xd0>
 8001d62:	2a0b      	cmp	r2, #11
 8001d64:	d917      	bls.n	8001d96 <_malloc_r+0xc2>
 8001d66:	1961      	adds	r1, r4, r5
 8001d68:	42a3      	cmp	r3, r4
 8001d6a:	6025      	str	r5, [r4, #0]
 8001d6c:	bf18      	it	ne
 8001d6e:	6059      	strne	r1, [r3, #4]
 8001d70:	6863      	ldr	r3, [r4, #4]
 8001d72:	bf08      	it	eq
 8001d74:	f8c8 1000 	streq.w	r1, [r8]
 8001d78:	5162      	str	r2, [r4, r5]
 8001d7a:	604b      	str	r3, [r1, #4]
 8001d7c:	4630      	mov	r0, r6
 8001d7e:	f000 f82f 	bl	8001de0 <__malloc_unlock>
 8001d82:	f104 000b 	add.w	r0, r4, #11
 8001d86:	1d23      	adds	r3, r4, #4
 8001d88:	f020 0007 	bic.w	r0, r0, #7
 8001d8c:	1ac2      	subs	r2, r0, r3
 8001d8e:	bf1c      	itt	ne
 8001d90:	1a1b      	subne	r3, r3, r0
 8001d92:	50a3      	strne	r3, [r4, r2]
 8001d94:	e7af      	b.n	8001cf6 <_malloc_r+0x22>
 8001d96:	6862      	ldr	r2, [r4, #4]
 8001d98:	42a3      	cmp	r3, r4
 8001d9a:	bf0c      	ite	eq
 8001d9c:	f8c8 2000 	streq.w	r2, [r8]
 8001da0:	605a      	strne	r2, [r3, #4]
 8001da2:	e7eb      	b.n	8001d7c <_malloc_r+0xa8>
 8001da4:	4623      	mov	r3, r4
 8001da6:	6864      	ldr	r4, [r4, #4]
 8001da8:	e7ae      	b.n	8001d08 <_malloc_r+0x34>
 8001daa:	463c      	mov	r4, r7
 8001dac:	687f      	ldr	r7, [r7, #4]
 8001dae:	e7b6      	b.n	8001d1e <_malloc_r+0x4a>
 8001db0:	461a      	mov	r2, r3
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	42a3      	cmp	r3, r4
 8001db6:	d1fb      	bne.n	8001db0 <_malloc_r+0xdc>
 8001db8:	2300      	movs	r3, #0
 8001dba:	6053      	str	r3, [r2, #4]
 8001dbc:	e7de      	b.n	8001d7c <_malloc_r+0xa8>
 8001dbe:	230c      	movs	r3, #12
 8001dc0:	6033      	str	r3, [r6, #0]
 8001dc2:	4630      	mov	r0, r6
 8001dc4:	f000 f80c 	bl	8001de0 <__malloc_unlock>
 8001dc8:	e794      	b.n	8001cf4 <_malloc_r+0x20>
 8001dca:	6005      	str	r5, [r0, #0]
 8001dcc:	e7d6      	b.n	8001d7c <_malloc_r+0xa8>
 8001dce:	bf00      	nop
 8001dd0:	2000060c 	.word	0x2000060c

08001dd4 <__malloc_lock>:
 8001dd4:	4801      	ldr	r0, [pc, #4]	@ (8001ddc <__malloc_lock+0x8>)
 8001dd6:	f7ff bf0e 	b.w	8001bf6 <__retarget_lock_acquire_recursive>
 8001dda:	bf00      	nop
 8001ddc:	20000604 	.word	0x20000604

08001de0 <__malloc_unlock>:
 8001de0:	4801      	ldr	r0, [pc, #4]	@ (8001de8 <__malloc_unlock+0x8>)
 8001de2:	f7ff bf09 	b.w	8001bf8 <__retarget_lock_release_recursive>
 8001de6:	bf00      	nop
 8001de8:	20000604 	.word	0x20000604

08001dec <__sfputc_r>:
 8001dec:	6893      	ldr	r3, [r2, #8]
 8001dee:	3b01      	subs	r3, #1
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	b410      	push	{r4}
 8001df4:	6093      	str	r3, [r2, #8]
 8001df6:	da08      	bge.n	8001e0a <__sfputc_r+0x1e>
 8001df8:	6994      	ldr	r4, [r2, #24]
 8001dfa:	42a3      	cmp	r3, r4
 8001dfc:	db01      	blt.n	8001e02 <__sfputc_r+0x16>
 8001dfe:	290a      	cmp	r1, #10
 8001e00:	d103      	bne.n	8001e0a <__sfputc_r+0x1e>
 8001e02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001e06:	f7ff bde8 	b.w	80019da <__swbuf_r>
 8001e0a:	6813      	ldr	r3, [r2, #0]
 8001e0c:	1c58      	adds	r0, r3, #1
 8001e0e:	6010      	str	r0, [r2, #0]
 8001e10:	7019      	strb	r1, [r3, #0]
 8001e12:	4608      	mov	r0, r1
 8001e14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001e18:	4770      	bx	lr

08001e1a <__sfputs_r>:
 8001e1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e1c:	4606      	mov	r6, r0
 8001e1e:	460f      	mov	r7, r1
 8001e20:	4614      	mov	r4, r2
 8001e22:	18d5      	adds	r5, r2, r3
 8001e24:	42ac      	cmp	r4, r5
 8001e26:	d101      	bne.n	8001e2c <__sfputs_r+0x12>
 8001e28:	2000      	movs	r0, #0
 8001e2a:	e007      	b.n	8001e3c <__sfputs_r+0x22>
 8001e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001e30:	463a      	mov	r2, r7
 8001e32:	4630      	mov	r0, r6
 8001e34:	f7ff ffda 	bl	8001dec <__sfputc_r>
 8001e38:	1c43      	adds	r3, r0, #1
 8001e3a:	d1f3      	bne.n	8001e24 <__sfputs_r+0xa>
 8001e3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001e40 <_vfiprintf_r>:
 8001e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e44:	460d      	mov	r5, r1
 8001e46:	b09d      	sub	sp, #116	@ 0x74
 8001e48:	4614      	mov	r4, r2
 8001e4a:	4698      	mov	r8, r3
 8001e4c:	4606      	mov	r6, r0
 8001e4e:	b118      	cbz	r0, 8001e58 <_vfiprintf_r+0x18>
 8001e50:	6a03      	ldr	r3, [r0, #32]
 8001e52:	b90b      	cbnz	r3, 8001e58 <_vfiprintf_r+0x18>
 8001e54:	f7ff fcd8 	bl	8001808 <__sinit>
 8001e58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001e5a:	07d9      	lsls	r1, r3, #31
 8001e5c:	d405      	bmi.n	8001e6a <_vfiprintf_r+0x2a>
 8001e5e:	89ab      	ldrh	r3, [r5, #12]
 8001e60:	059a      	lsls	r2, r3, #22
 8001e62:	d402      	bmi.n	8001e6a <_vfiprintf_r+0x2a>
 8001e64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001e66:	f7ff fec6 	bl	8001bf6 <__retarget_lock_acquire_recursive>
 8001e6a:	89ab      	ldrh	r3, [r5, #12]
 8001e6c:	071b      	lsls	r3, r3, #28
 8001e6e:	d501      	bpl.n	8001e74 <_vfiprintf_r+0x34>
 8001e70:	692b      	ldr	r3, [r5, #16]
 8001e72:	b99b      	cbnz	r3, 8001e9c <_vfiprintf_r+0x5c>
 8001e74:	4629      	mov	r1, r5
 8001e76:	4630      	mov	r0, r6
 8001e78:	f7ff fdee 	bl	8001a58 <__swsetup_r>
 8001e7c:	b170      	cbz	r0, 8001e9c <_vfiprintf_r+0x5c>
 8001e7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001e80:	07dc      	lsls	r4, r3, #31
 8001e82:	d504      	bpl.n	8001e8e <_vfiprintf_r+0x4e>
 8001e84:	f04f 30ff 	mov.w	r0, #4294967295
 8001e88:	b01d      	add	sp, #116	@ 0x74
 8001e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e8e:	89ab      	ldrh	r3, [r5, #12]
 8001e90:	0598      	lsls	r0, r3, #22
 8001e92:	d4f7      	bmi.n	8001e84 <_vfiprintf_r+0x44>
 8001e94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001e96:	f7ff feaf 	bl	8001bf8 <__retarget_lock_release_recursive>
 8001e9a:	e7f3      	b.n	8001e84 <_vfiprintf_r+0x44>
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8001ea0:	2320      	movs	r3, #32
 8001ea2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001ea6:	f8cd 800c 	str.w	r8, [sp, #12]
 8001eaa:	2330      	movs	r3, #48	@ 0x30
 8001eac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800205c <_vfiprintf_r+0x21c>
 8001eb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001eb4:	f04f 0901 	mov.w	r9, #1
 8001eb8:	4623      	mov	r3, r4
 8001eba:	469a      	mov	sl, r3
 8001ebc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001ec0:	b10a      	cbz	r2, 8001ec6 <_vfiprintf_r+0x86>
 8001ec2:	2a25      	cmp	r2, #37	@ 0x25
 8001ec4:	d1f9      	bne.n	8001eba <_vfiprintf_r+0x7a>
 8001ec6:	ebba 0b04 	subs.w	fp, sl, r4
 8001eca:	d00b      	beq.n	8001ee4 <_vfiprintf_r+0xa4>
 8001ecc:	465b      	mov	r3, fp
 8001ece:	4622      	mov	r2, r4
 8001ed0:	4629      	mov	r1, r5
 8001ed2:	4630      	mov	r0, r6
 8001ed4:	f7ff ffa1 	bl	8001e1a <__sfputs_r>
 8001ed8:	3001      	adds	r0, #1
 8001eda:	f000 80a7 	beq.w	800202c <_vfiprintf_r+0x1ec>
 8001ede:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001ee0:	445a      	add	r2, fp
 8001ee2:	9209      	str	r2, [sp, #36]	@ 0x24
 8001ee4:	f89a 3000 	ldrb.w	r3, [sl]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	f000 809f 	beq.w	800202c <_vfiprintf_r+0x1ec>
 8001eee:	2300      	movs	r3, #0
 8001ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ef4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001ef8:	f10a 0a01 	add.w	sl, sl, #1
 8001efc:	9304      	str	r3, [sp, #16]
 8001efe:	9307      	str	r3, [sp, #28]
 8001f00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001f04:	931a      	str	r3, [sp, #104]	@ 0x68
 8001f06:	4654      	mov	r4, sl
 8001f08:	2205      	movs	r2, #5
 8001f0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001f0e:	4853      	ldr	r0, [pc, #332]	@ (800205c <_vfiprintf_r+0x21c>)
 8001f10:	f7fe f986 	bl	8000220 <memchr>
 8001f14:	9a04      	ldr	r2, [sp, #16]
 8001f16:	b9d8      	cbnz	r0, 8001f50 <_vfiprintf_r+0x110>
 8001f18:	06d1      	lsls	r1, r2, #27
 8001f1a:	bf44      	itt	mi
 8001f1c:	2320      	movmi	r3, #32
 8001f1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001f22:	0713      	lsls	r3, r2, #28
 8001f24:	bf44      	itt	mi
 8001f26:	232b      	movmi	r3, #43	@ 0x2b
 8001f28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001f2c:	f89a 3000 	ldrb.w	r3, [sl]
 8001f30:	2b2a      	cmp	r3, #42	@ 0x2a
 8001f32:	d015      	beq.n	8001f60 <_vfiprintf_r+0x120>
 8001f34:	9a07      	ldr	r2, [sp, #28]
 8001f36:	4654      	mov	r4, sl
 8001f38:	2000      	movs	r0, #0
 8001f3a:	f04f 0c0a 	mov.w	ip, #10
 8001f3e:	4621      	mov	r1, r4
 8001f40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001f44:	3b30      	subs	r3, #48	@ 0x30
 8001f46:	2b09      	cmp	r3, #9
 8001f48:	d94b      	bls.n	8001fe2 <_vfiprintf_r+0x1a2>
 8001f4a:	b1b0      	cbz	r0, 8001f7a <_vfiprintf_r+0x13a>
 8001f4c:	9207      	str	r2, [sp, #28]
 8001f4e:	e014      	b.n	8001f7a <_vfiprintf_r+0x13a>
 8001f50:	eba0 0308 	sub.w	r3, r0, r8
 8001f54:	fa09 f303 	lsl.w	r3, r9, r3
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	9304      	str	r3, [sp, #16]
 8001f5c:	46a2      	mov	sl, r4
 8001f5e:	e7d2      	b.n	8001f06 <_vfiprintf_r+0xc6>
 8001f60:	9b03      	ldr	r3, [sp, #12]
 8001f62:	1d19      	adds	r1, r3, #4
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	9103      	str	r1, [sp, #12]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	bfbb      	ittet	lt
 8001f6c:	425b      	neglt	r3, r3
 8001f6e:	f042 0202 	orrlt.w	r2, r2, #2
 8001f72:	9307      	strge	r3, [sp, #28]
 8001f74:	9307      	strlt	r3, [sp, #28]
 8001f76:	bfb8      	it	lt
 8001f78:	9204      	strlt	r2, [sp, #16]
 8001f7a:	7823      	ldrb	r3, [r4, #0]
 8001f7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8001f7e:	d10a      	bne.n	8001f96 <_vfiprintf_r+0x156>
 8001f80:	7863      	ldrb	r3, [r4, #1]
 8001f82:	2b2a      	cmp	r3, #42	@ 0x2a
 8001f84:	d132      	bne.n	8001fec <_vfiprintf_r+0x1ac>
 8001f86:	9b03      	ldr	r3, [sp, #12]
 8001f88:	1d1a      	adds	r2, r3, #4
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	9203      	str	r2, [sp, #12]
 8001f8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001f92:	3402      	adds	r4, #2
 8001f94:	9305      	str	r3, [sp, #20]
 8001f96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800206c <_vfiprintf_r+0x22c>
 8001f9a:	7821      	ldrb	r1, [r4, #0]
 8001f9c:	2203      	movs	r2, #3
 8001f9e:	4650      	mov	r0, sl
 8001fa0:	f7fe f93e 	bl	8000220 <memchr>
 8001fa4:	b138      	cbz	r0, 8001fb6 <_vfiprintf_r+0x176>
 8001fa6:	9b04      	ldr	r3, [sp, #16]
 8001fa8:	eba0 000a 	sub.w	r0, r0, sl
 8001fac:	2240      	movs	r2, #64	@ 0x40
 8001fae:	4082      	lsls	r2, r0
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	3401      	adds	r4, #1
 8001fb4:	9304      	str	r3, [sp, #16]
 8001fb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001fba:	4829      	ldr	r0, [pc, #164]	@ (8002060 <_vfiprintf_r+0x220>)
 8001fbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001fc0:	2206      	movs	r2, #6
 8001fc2:	f7fe f92d 	bl	8000220 <memchr>
 8001fc6:	2800      	cmp	r0, #0
 8001fc8:	d03f      	beq.n	800204a <_vfiprintf_r+0x20a>
 8001fca:	4b26      	ldr	r3, [pc, #152]	@ (8002064 <_vfiprintf_r+0x224>)
 8001fcc:	bb1b      	cbnz	r3, 8002016 <_vfiprintf_r+0x1d6>
 8001fce:	9b03      	ldr	r3, [sp, #12]
 8001fd0:	3307      	adds	r3, #7
 8001fd2:	f023 0307 	bic.w	r3, r3, #7
 8001fd6:	3308      	adds	r3, #8
 8001fd8:	9303      	str	r3, [sp, #12]
 8001fda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001fdc:	443b      	add	r3, r7
 8001fde:	9309      	str	r3, [sp, #36]	@ 0x24
 8001fe0:	e76a      	b.n	8001eb8 <_vfiprintf_r+0x78>
 8001fe2:	fb0c 3202 	mla	r2, ip, r2, r3
 8001fe6:	460c      	mov	r4, r1
 8001fe8:	2001      	movs	r0, #1
 8001fea:	e7a8      	b.n	8001f3e <_vfiprintf_r+0xfe>
 8001fec:	2300      	movs	r3, #0
 8001fee:	3401      	adds	r4, #1
 8001ff0:	9305      	str	r3, [sp, #20]
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	f04f 0c0a 	mov.w	ip, #10
 8001ff8:	4620      	mov	r0, r4
 8001ffa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001ffe:	3a30      	subs	r2, #48	@ 0x30
 8002000:	2a09      	cmp	r2, #9
 8002002:	d903      	bls.n	800200c <_vfiprintf_r+0x1cc>
 8002004:	2b00      	cmp	r3, #0
 8002006:	d0c6      	beq.n	8001f96 <_vfiprintf_r+0x156>
 8002008:	9105      	str	r1, [sp, #20]
 800200a:	e7c4      	b.n	8001f96 <_vfiprintf_r+0x156>
 800200c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002010:	4604      	mov	r4, r0
 8002012:	2301      	movs	r3, #1
 8002014:	e7f0      	b.n	8001ff8 <_vfiprintf_r+0x1b8>
 8002016:	ab03      	add	r3, sp, #12
 8002018:	9300      	str	r3, [sp, #0]
 800201a:	462a      	mov	r2, r5
 800201c:	4b12      	ldr	r3, [pc, #72]	@ (8002068 <_vfiprintf_r+0x228>)
 800201e:	a904      	add	r1, sp, #16
 8002020:	4630      	mov	r0, r6
 8002022:	f3af 8000 	nop.w
 8002026:	4607      	mov	r7, r0
 8002028:	1c78      	adds	r0, r7, #1
 800202a:	d1d6      	bne.n	8001fda <_vfiprintf_r+0x19a>
 800202c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800202e:	07d9      	lsls	r1, r3, #31
 8002030:	d405      	bmi.n	800203e <_vfiprintf_r+0x1fe>
 8002032:	89ab      	ldrh	r3, [r5, #12]
 8002034:	059a      	lsls	r2, r3, #22
 8002036:	d402      	bmi.n	800203e <_vfiprintf_r+0x1fe>
 8002038:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800203a:	f7ff fddd 	bl	8001bf8 <__retarget_lock_release_recursive>
 800203e:	89ab      	ldrh	r3, [r5, #12]
 8002040:	065b      	lsls	r3, r3, #25
 8002042:	f53f af1f 	bmi.w	8001e84 <_vfiprintf_r+0x44>
 8002046:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002048:	e71e      	b.n	8001e88 <_vfiprintf_r+0x48>
 800204a:	ab03      	add	r3, sp, #12
 800204c:	9300      	str	r3, [sp, #0]
 800204e:	462a      	mov	r2, r5
 8002050:	4b05      	ldr	r3, [pc, #20]	@ (8002068 <_vfiprintf_r+0x228>)
 8002052:	a904      	add	r1, sp, #16
 8002054:	4630      	mov	r0, r6
 8002056:	f000 f879 	bl	800214c <_printf_i>
 800205a:	e7e4      	b.n	8002026 <_vfiprintf_r+0x1e6>
 800205c:	08002697 	.word	0x08002697
 8002060:	080026a1 	.word	0x080026a1
 8002064:	00000000 	.word	0x00000000
 8002068:	08001e1b 	.word	0x08001e1b
 800206c:	0800269d 	.word	0x0800269d

08002070 <_printf_common>:
 8002070:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002074:	4616      	mov	r6, r2
 8002076:	4698      	mov	r8, r3
 8002078:	688a      	ldr	r2, [r1, #8]
 800207a:	690b      	ldr	r3, [r1, #16]
 800207c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002080:	4293      	cmp	r3, r2
 8002082:	bfb8      	it	lt
 8002084:	4613      	movlt	r3, r2
 8002086:	6033      	str	r3, [r6, #0]
 8002088:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800208c:	4607      	mov	r7, r0
 800208e:	460c      	mov	r4, r1
 8002090:	b10a      	cbz	r2, 8002096 <_printf_common+0x26>
 8002092:	3301      	adds	r3, #1
 8002094:	6033      	str	r3, [r6, #0]
 8002096:	6823      	ldr	r3, [r4, #0]
 8002098:	0699      	lsls	r1, r3, #26
 800209a:	bf42      	ittt	mi
 800209c:	6833      	ldrmi	r3, [r6, #0]
 800209e:	3302      	addmi	r3, #2
 80020a0:	6033      	strmi	r3, [r6, #0]
 80020a2:	6825      	ldr	r5, [r4, #0]
 80020a4:	f015 0506 	ands.w	r5, r5, #6
 80020a8:	d106      	bne.n	80020b8 <_printf_common+0x48>
 80020aa:	f104 0a19 	add.w	sl, r4, #25
 80020ae:	68e3      	ldr	r3, [r4, #12]
 80020b0:	6832      	ldr	r2, [r6, #0]
 80020b2:	1a9b      	subs	r3, r3, r2
 80020b4:	42ab      	cmp	r3, r5
 80020b6:	dc26      	bgt.n	8002106 <_printf_common+0x96>
 80020b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80020bc:	6822      	ldr	r2, [r4, #0]
 80020be:	3b00      	subs	r3, #0
 80020c0:	bf18      	it	ne
 80020c2:	2301      	movne	r3, #1
 80020c4:	0692      	lsls	r2, r2, #26
 80020c6:	d42b      	bmi.n	8002120 <_printf_common+0xb0>
 80020c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80020cc:	4641      	mov	r1, r8
 80020ce:	4638      	mov	r0, r7
 80020d0:	47c8      	blx	r9
 80020d2:	3001      	adds	r0, #1
 80020d4:	d01e      	beq.n	8002114 <_printf_common+0xa4>
 80020d6:	6823      	ldr	r3, [r4, #0]
 80020d8:	6922      	ldr	r2, [r4, #16]
 80020da:	f003 0306 	and.w	r3, r3, #6
 80020de:	2b04      	cmp	r3, #4
 80020e0:	bf02      	ittt	eq
 80020e2:	68e5      	ldreq	r5, [r4, #12]
 80020e4:	6833      	ldreq	r3, [r6, #0]
 80020e6:	1aed      	subeq	r5, r5, r3
 80020e8:	68a3      	ldr	r3, [r4, #8]
 80020ea:	bf0c      	ite	eq
 80020ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80020f0:	2500      	movne	r5, #0
 80020f2:	4293      	cmp	r3, r2
 80020f4:	bfc4      	itt	gt
 80020f6:	1a9b      	subgt	r3, r3, r2
 80020f8:	18ed      	addgt	r5, r5, r3
 80020fa:	2600      	movs	r6, #0
 80020fc:	341a      	adds	r4, #26
 80020fe:	42b5      	cmp	r5, r6
 8002100:	d11a      	bne.n	8002138 <_printf_common+0xc8>
 8002102:	2000      	movs	r0, #0
 8002104:	e008      	b.n	8002118 <_printf_common+0xa8>
 8002106:	2301      	movs	r3, #1
 8002108:	4652      	mov	r2, sl
 800210a:	4641      	mov	r1, r8
 800210c:	4638      	mov	r0, r7
 800210e:	47c8      	blx	r9
 8002110:	3001      	adds	r0, #1
 8002112:	d103      	bne.n	800211c <_printf_common+0xac>
 8002114:	f04f 30ff 	mov.w	r0, #4294967295
 8002118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800211c:	3501      	adds	r5, #1
 800211e:	e7c6      	b.n	80020ae <_printf_common+0x3e>
 8002120:	18e1      	adds	r1, r4, r3
 8002122:	1c5a      	adds	r2, r3, #1
 8002124:	2030      	movs	r0, #48	@ 0x30
 8002126:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800212a:	4422      	add	r2, r4
 800212c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002130:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002134:	3302      	adds	r3, #2
 8002136:	e7c7      	b.n	80020c8 <_printf_common+0x58>
 8002138:	2301      	movs	r3, #1
 800213a:	4622      	mov	r2, r4
 800213c:	4641      	mov	r1, r8
 800213e:	4638      	mov	r0, r7
 8002140:	47c8      	blx	r9
 8002142:	3001      	adds	r0, #1
 8002144:	d0e6      	beq.n	8002114 <_printf_common+0xa4>
 8002146:	3601      	adds	r6, #1
 8002148:	e7d9      	b.n	80020fe <_printf_common+0x8e>
	...

0800214c <_printf_i>:
 800214c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002150:	7e0f      	ldrb	r7, [r1, #24]
 8002152:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002154:	2f78      	cmp	r7, #120	@ 0x78
 8002156:	4691      	mov	r9, r2
 8002158:	4680      	mov	r8, r0
 800215a:	460c      	mov	r4, r1
 800215c:	469a      	mov	sl, r3
 800215e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002162:	d807      	bhi.n	8002174 <_printf_i+0x28>
 8002164:	2f62      	cmp	r7, #98	@ 0x62
 8002166:	d80a      	bhi.n	800217e <_printf_i+0x32>
 8002168:	2f00      	cmp	r7, #0
 800216a:	f000 80d1 	beq.w	8002310 <_printf_i+0x1c4>
 800216e:	2f58      	cmp	r7, #88	@ 0x58
 8002170:	f000 80b8 	beq.w	80022e4 <_printf_i+0x198>
 8002174:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002178:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800217c:	e03a      	b.n	80021f4 <_printf_i+0xa8>
 800217e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002182:	2b15      	cmp	r3, #21
 8002184:	d8f6      	bhi.n	8002174 <_printf_i+0x28>
 8002186:	a101      	add	r1, pc, #4	@ (adr r1, 800218c <_printf_i+0x40>)
 8002188:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800218c:	080021e5 	.word	0x080021e5
 8002190:	080021f9 	.word	0x080021f9
 8002194:	08002175 	.word	0x08002175
 8002198:	08002175 	.word	0x08002175
 800219c:	08002175 	.word	0x08002175
 80021a0:	08002175 	.word	0x08002175
 80021a4:	080021f9 	.word	0x080021f9
 80021a8:	08002175 	.word	0x08002175
 80021ac:	08002175 	.word	0x08002175
 80021b0:	08002175 	.word	0x08002175
 80021b4:	08002175 	.word	0x08002175
 80021b8:	080022f7 	.word	0x080022f7
 80021bc:	08002223 	.word	0x08002223
 80021c0:	080022b1 	.word	0x080022b1
 80021c4:	08002175 	.word	0x08002175
 80021c8:	08002175 	.word	0x08002175
 80021cc:	08002319 	.word	0x08002319
 80021d0:	08002175 	.word	0x08002175
 80021d4:	08002223 	.word	0x08002223
 80021d8:	08002175 	.word	0x08002175
 80021dc:	08002175 	.word	0x08002175
 80021e0:	080022b9 	.word	0x080022b9
 80021e4:	6833      	ldr	r3, [r6, #0]
 80021e6:	1d1a      	adds	r2, r3, #4
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6032      	str	r2, [r6, #0]
 80021ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80021f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80021f4:	2301      	movs	r3, #1
 80021f6:	e09c      	b.n	8002332 <_printf_i+0x1e6>
 80021f8:	6833      	ldr	r3, [r6, #0]
 80021fa:	6820      	ldr	r0, [r4, #0]
 80021fc:	1d19      	adds	r1, r3, #4
 80021fe:	6031      	str	r1, [r6, #0]
 8002200:	0606      	lsls	r6, r0, #24
 8002202:	d501      	bpl.n	8002208 <_printf_i+0xbc>
 8002204:	681d      	ldr	r5, [r3, #0]
 8002206:	e003      	b.n	8002210 <_printf_i+0xc4>
 8002208:	0645      	lsls	r5, r0, #25
 800220a:	d5fb      	bpl.n	8002204 <_printf_i+0xb8>
 800220c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002210:	2d00      	cmp	r5, #0
 8002212:	da03      	bge.n	800221c <_printf_i+0xd0>
 8002214:	232d      	movs	r3, #45	@ 0x2d
 8002216:	426d      	negs	r5, r5
 8002218:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800221c:	4858      	ldr	r0, [pc, #352]	@ (8002380 <_printf_i+0x234>)
 800221e:	230a      	movs	r3, #10
 8002220:	e011      	b.n	8002246 <_printf_i+0xfa>
 8002222:	6821      	ldr	r1, [r4, #0]
 8002224:	6833      	ldr	r3, [r6, #0]
 8002226:	0608      	lsls	r0, r1, #24
 8002228:	f853 5b04 	ldr.w	r5, [r3], #4
 800222c:	d402      	bmi.n	8002234 <_printf_i+0xe8>
 800222e:	0649      	lsls	r1, r1, #25
 8002230:	bf48      	it	mi
 8002232:	b2ad      	uxthmi	r5, r5
 8002234:	2f6f      	cmp	r7, #111	@ 0x6f
 8002236:	4852      	ldr	r0, [pc, #328]	@ (8002380 <_printf_i+0x234>)
 8002238:	6033      	str	r3, [r6, #0]
 800223a:	bf14      	ite	ne
 800223c:	230a      	movne	r3, #10
 800223e:	2308      	moveq	r3, #8
 8002240:	2100      	movs	r1, #0
 8002242:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002246:	6866      	ldr	r6, [r4, #4]
 8002248:	60a6      	str	r6, [r4, #8]
 800224a:	2e00      	cmp	r6, #0
 800224c:	db05      	blt.n	800225a <_printf_i+0x10e>
 800224e:	6821      	ldr	r1, [r4, #0]
 8002250:	432e      	orrs	r6, r5
 8002252:	f021 0104 	bic.w	r1, r1, #4
 8002256:	6021      	str	r1, [r4, #0]
 8002258:	d04b      	beq.n	80022f2 <_printf_i+0x1a6>
 800225a:	4616      	mov	r6, r2
 800225c:	fbb5 f1f3 	udiv	r1, r5, r3
 8002260:	fb03 5711 	mls	r7, r3, r1, r5
 8002264:	5dc7      	ldrb	r7, [r0, r7]
 8002266:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800226a:	462f      	mov	r7, r5
 800226c:	42bb      	cmp	r3, r7
 800226e:	460d      	mov	r5, r1
 8002270:	d9f4      	bls.n	800225c <_printf_i+0x110>
 8002272:	2b08      	cmp	r3, #8
 8002274:	d10b      	bne.n	800228e <_printf_i+0x142>
 8002276:	6823      	ldr	r3, [r4, #0]
 8002278:	07df      	lsls	r7, r3, #31
 800227a:	d508      	bpl.n	800228e <_printf_i+0x142>
 800227c:	6923      	ldr	r3, [r4, #16]
 800227e:	6861      	ldr	r1, [r4, #4]
 8002280:	4299      	cmp	r1, r3
 8002282:	bfde      	ittt	le
 8002284:	2330      	movle	r3, #48	@ 0x30
 8002286:	f806 3c01 	strble.w	r3, [r6, #-1]
 800228a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800228e:	1b92      	subs	r2, r2, r6
 8002290:	6122      	str	r2, [r4, #16]
 8002292:	f8cd a000 	str.w	sl, [sp]
 8002296:	464b      	mov	r3, r9
 8002298:	aa03      	add	r2, sp, #12
 800229a:	4621      	mov	r1, r4
 800229c:	4640      	mov	r0, r8
 800229e:	f7ff fee7 	bl	8002070 <_printf_common>
 80022a2:	3001      	adds	r0, #1
 80022a4:	d14a      	bne.n	800233c <_printf_i+0x1f0>
 80022a6:	f04f 30ff 	mov.w	r0, #4294967295
 80022aa:	b004      	add	sp, #16
 80022ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022b0:	6823      	ldr	r3, [r4, #0]
 80022b2:	f043 0320 	orr.w	r3, r3, #32
 80022b6:	6023      	str	r3, [r4, #0]
 80022b8:	4832      	ldr	r0, [pc, #200]	@ (8002384 <_printf_i+0x238>)
 80022ba:	2778      	movs	r7, #120	@ 0x78
 80022bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80022c0:	6823      	ldr	r3, [r4, #0]
 80022c2:	6831      	ldr	r1, [r6, #0]
 80022c4:	061f      	lsls	r7, r3, #24
 80022c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80022ca:	d402      	bmi.n	80022d2 <_printf_i+0x186>
 80022cc:	065f      	lsls	r7, r3, #25
 80022ce:	bf48      	it	mi
 80022d0:	b2ad      	uxthmi	r5, r5
 80022d2:	6031      	str	r1, [r6, #0]
 80022d4:	07d9      	lsls	r1, r3, #31
 80022d6:	bf44      	itt	mi
 80022d8:	f043 0320 	orrmi.w	r3, r3, #32
 80022dc:	6023      	strmi	r3, [r4, #0]
 80022de:	b11d      	cbz	r5, 80022e8 <_printf_i+0x19c>
 80022e0:	2310      	movs	r3, #16
 80022e2:	e7ad      	b.n	8002240 <_printf_i+0xf4>
 80022e4:	4826      	ldr	r0, [pc, #152]	@ (8002380 <_printf_i+0x234>)
 80022e6:	e7e9      	b.n	80022bc <_printf_i+0x170>
 80022e8:	6823      	ldr	r3, [r4, #0]
 80022ea:	f023 0320 	bic.w	r3, r3, #32
 80022ee:	6023      	str	r3, [r4, #0]
 80022f0:	e7f6      	b.n	80022e0 <_printf_i+0x194>
 80022f2:	4616      	mov	r6, r2
 80022f4:	e7bd      	b.n	8002272 <_printf_i+0x126>
 80022f6:	6833      	ldr	r3, [r6, #0]
 80022f8:	6825      	ldr	r5, [r4, #0]
 80022fa:	6961      	ldr	r1, [r4, #20]
 80022fc:	1d18      	adds	r0, r3, #4
 80022fe:	6030      	str	r0, [r6, #0]
 8002300:	062e      	lsls	r6, r5, #24
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	d501      	bpl.n	800230a <_printf_i+0x1be>
 8002306:	6019      	str	r1, [r3, #0]
 8002308:	e002      	b.n	8002310 <_printf_i+0x1c4>
 800230a:	0668      	lsls	r0, r5, #25
 800230c:	d5fb      	bpl.n	8002306 <_printf_i+0x1ba>
 800230e:	8019      	strh	r1, [r3, #0]
 8002310:	2300      	movs	r3, #0
 8002312:	6123      	str	r3, [r4, #16]
 8002314:	4616      	mov	r6, r2
 8002316:	e7bc      	b.n	8002292 <_printf_i+0x146>
 8002318:	6833      	ldr	r3, [r6, #0]
 800231a:	1d1a      	adds	r2, r3, #4
 800231c:	6032      	str	r2, [r6, #0]
 800231e:	681e      	ldr	r6, [r3, #0]
 8002320:	6862      	ldr	r2, [r4, #4]
 8002322:	2100      	movs	r1, #0
 8002324:	4630      	mov	r0, r6
 8002326:	f7fd ff7b 	bl	8000220 <memchr>
 800232a:	b108      	cbz	r0, 8002330 <_printf_i+0x1e4>
 800232c:	1b80      	subs	r0, r0, r6
 800232e:	6060      	str	r0, [r4, #4]
 8002330:	6863      	ldr	r3, [r4, #4]
 8002332:	6123      	str	r3, [r4, #16]
 8002334:	2300      	movs	r3, #0
 8002336:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800233a:	e7aa      	b.n	8002292 <_printf_i+0x146>
 800233c:	6923      	ldr	r3, [r4, #16]
 800233e:	4632      	mov	r2, r6
 8002340:	4649      	mov	r1, r9
 8002342:	4640      	mov	r0, r8
 8002344:	47d0      	blx	sl
 8002346:	3001      	adds	r0, #1
 8002348:	d0ad      	beq.n	80022a6 <_printf_i+0x15a>
 800234a:	6823      	ldr	r3, [r4, #0]
 800234c:	079b      	lsls	r3, r3, #30
 800234e:	d413      	bmi.n	8002378 <_printf_i+0x22c>
 8002350:	68e0      	ldr	r0, [r4, #12]
 8002352:	9b03      	ldr	r3, [sp, #12]
 8002354:	4298      	cmp	r0, r3
 8002356:	bfb8      	it	lt
 8002358:	4618      	movlt	r0, r3
 800235a:	e7a6      	b.n	80022aa <_printf_i+0x15e>
 800235c:	2301      	movs	r3, #1
 800235e:	4632      	mov	r2, r6
 8002360:	4649      	mov	r1, r9
 8002362:	4640      	mov	r0, r8
 8002364:	47d0      	blx	sl
 8002366:	3001      	adds	r0, #1
 8002368:	d09d      	beq.n	80022a6 <_printf_i+0x15a>
 800236a:	3501      	adds	r5, #1
 800236c:	68e3      	ldr	r3, [r4, #12]
 800236e:	9903      	ldr	r1, [sp, #12]
 8002370:	1a5b      	subs	r3, r3, r1
 8002372:	42ab      	cmp	r3, r5
 8002374:	dcf2      	bgt.n	800235c <_printf_i+0x210>
 8002376:	e7eb      	b.n	8002350 <_printf_i+0x204>
 8002378:	2500      	movs	r5, #0
 800237a:	f104 0619 	add.w	r6, r4, #25
 800237e:	e7f5      	b.n	800236c <_printf_i+0x220>
 8002380:	080026a8 	.word	0x080026a8
 8002384:	080026b9 	.word	0x080026b9

08002388 <__sflush_r>:
 8002388:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800238c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002390:	0716      	lsls	r6, r2, #28
 8002392:	4605      	mov	r5, r0
 8002394:	460c      	mov	r4, r1
 8002396:	d454      	bmi.n	8002442 <__sflush_r+0xba>
 8002398:	684b      	ldr	r3, [r1, #4]
 800239a:	2b00      	cmp	r3, #0
 800239c:	dc02      	bgt.n	80023a4 <__sflush_r+0x1c>
 800239e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	dd48      	ble.n	8002436 <__sflush_r+0xae>
 80023a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80023a6:	2e00      	cmp	r6, #0
 80023a8:	d045      	beq.n	8002436 <__sflush_r+0xae>
 80023aa:	2300      	movs	r3, #0
 80023ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80023b0:	682f      	ldr	r7, [r5, #0]
 80023b2:	6a21      	ldr	r1, [r4, #32]
 80023b4:	602b      	str	r3, [r5, #0]
 80023b6:	d030      	beq.n	800241a <__sflush_r+0x92>
 80023b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80023ba:	89a3      	ldrh	r3, [r4, #12]
 80023bc:	0759      	lsls	r1, r3, #29
 80023be:	d505      	bpl.n	80023cc <__sflush_r+0x44>
 80023c0:	6863      	ldr	r3, [r4, #4]
 80023c2:	1ad2      	subs	r2, r2, r3
 80023c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80023c6:	b10b      	cbz	r3, 80023cc <__sflush_r+0x44>
 80023c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80023ca:	1ad2      	subs	r2, r2, r3
 80023cc:	2300      	movs	r3, #0
 80023ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80023d0:	6a21      	ldr	r1, [r4, #32]
 80023d2:	4628      	mov	r0, r5
 80023d4:	47b0      	blx	r6
 80023d6:	1c43      	adds	r3, r0, #1
 80023d8:	89a3      	ldrh	r3, [r4, #12]
 80023da:	d106      	bne.n	80023ea <__sflush_r+0x62>
 80023dc:	6829      	ldr	r1, [r5, #0]
 80023de:	291d      	cmp	r1, #29
 80023e0:	d82b      	bhi.n	800243a <__sflush_r+0xb2>
 80023e2:	4a2a      	ldr	r2, [pc, #168]	@ (800248c <__sflush_r+0x104>)
 80023e4:	40ca      	lsrs	r2, r1
 80023e6:	07d6      	lsls	r6, r2, #31
 80023e8:	d527      	bpl.n	800243a <__sflush_r+0xb2>
 80023ea:	2200      	movs	r2, #0
 80023ec:	6062      	str	r2, [r4, #4]
 80023ee:	04d9      	lsls	r1, r3, #19
 80023f0:	6922      	ldr	r2, [r4, #16]
 80023f2:	6022      	str	r2, [r4, #0]
 80023f4:	d504      	bpl.n	8002400 <__sflush_r+0x78>
 80023f6:	1c42      	adds	r2, r0, #1
 80023f8:	d101      	bne.n	80023fe <__sflush_r+0x76>
 80023fa:	682b      	ldr	r3, [r5, #0]
 80023fc:	b903      	cbnz	r3, 8002400 <__sflush_r+0x78>
 80023fe:	6560      	str	r0, [r4, #84]	@ 0x54
 8002400:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002402:	602f      	str	r7, [r5, #0]
 8002404:	b1b9      	cbz	r1, 8002436 <__sflush_r+0xae>
 8002406:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800240a:	4299      	cmp	r1, r3
 800240c:	d002      	beq.n	8002414 <__sflush_r+0x8c>
 800240e:	4628      	mov	r0, r5
 8002410:	f7ff fbf4 	bl	8001bfc <_free_r>
 8002414:	2300      	movs	r3, #0
 8002416:	6363      	str	r3, [r4, #52]	@ 0x34
 8002418:	e00d      	b.n	8002436 <__sflush_r+0xae>
 800241a:	2301      	movs	r3, #1
 800241c:	4628      	mov	r0, r5
 800241e:	47b0      	blx	r6
 8002420:	4602      	mov	r2, r0
 8002422:	1c50      	adds	r0, r2, #1
 8002424:	d1c9      	bne.n	80023ba <__sflush_r+0x32>
 8002426:	682b      	ldr	r3, [r5, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d0c6      	beq.n	80023ba <__sflush_r+0x32>
 800242c:	2b1d      	cmp	r3, #29
 800242e:	d001      	beq.n	8002434 <__sflush_r+0xac>
 8002430:	2b16      	cmp	r3, #22
 8002432:	d11e      	bne.n	8002472 <__sflush_r+0xea>
 8002434:	602f      	str	r7, [r5, #0]
 8002436:	2000      	movs	r0, #0
 8002438:	e022      	b.n	8002480 <__sflush_r+0xf8>
 800243a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800243e:	b21b      	sxth	r3, r3
 8002440:	e01b      	b.n	800247a <__sflush_r+0xf2>
 8002442:	690f      	ldr	r7, [r1, #16]
 8002444:	2f00      	cmp	r7, #0
 8002446:	d0f6      	beq.n	8002436 <__sflush_r+0xae>
 8002448:	0793      	lsls	r3, r2, #30
 800244a:	680e      	ldr	r6, [r1, #0]
 800244c:	bf08      	it	eq
 800244e:	694b      	ldreq	r3, [r1, #20]
 8002450:	600f      	str	r7, [r1, #0]
 8002452:	bf18      	it	ne
 8002454:	2300      	movne	r3, #0
 8002456:	eba6 0807 	sub.w	r8, r6, r7
 800245a:	608b      	str	r3, [r1, #8]
 800245c:	f1b8 0f00 	cmp.w	r8, #0
 8002460:	dde9      	ble.n	8002436 <__sflush_r+0xae>
 8002462:	6a21      	ldr	r1, [r4, #32]
 8002464:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002466:	4643      	mov	r3, r8
 8002468:	463a      	mov	r2, r7
 800246a:	4628      	mov	r0, r5
 800246c:	47b0      	blx	r6
 800246e:	2800      	cmp	r0, #0
 8002470:	dc08      	bgt.n	8002484 <__sflush_r+0xfc>
 8002472:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002476:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800247a:	81a3      	strh	r3, [r4, #12]
 800247c:	f04f 30ff 	mov.w	r0, #4294967295
 8002480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002484:	4407      	add	r7, r0
 8002486:	eba8 0800 	sub.w	r8, r8, r0
 800248a:	e7e7      	b.n	800245c <__sflush_r+0xd4>
 800248c:	20400001 	.word	0x20400001

08002490 <_fflush_r>:
 8002490:	b538      	push	{r3, r4, r5, lr}
 8002492:	690b      	ldr	r3, [r1, #16]
 8002494:	4605      	mov	r5, r0
 8002496:	460c      	mov	r4, r1
 8002498:	b913      	cbnz	r3, 80024a0 <_fflush_r+0x10>
 800249a:	2500      	movs	r5, #0
 800249c:	4628      	mov	r0, r5
 800249e:	bd38      	pop	{r3, r4, r5, pc}
 80024a0:	b118      	cbz	r0, 80024aa <_fflush_r+0x1a>
 80024a2:	6a03      	ldr	r3, [r0, #32]
 80024a4:	b90b      	cbnz	r3, 80024aa <_fflush_r+0x1a>
 80024a6:	f7ff f9af 	bl	8001808 <__sinit>
 80024aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d0f3      	beq.n	800249a <_fflush_r+0xa>
 80024b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80024b4:	07d0      	lsls	r0, r2, #31
 80024b6:	d404      	bmi.n	80024c2 <_fflush_r+0x32>
 80024b8:	0599      	lsls	r1, r3, #22
 80024ba:	d402      	bmi.n	80024c2 <_fflush_r+0x32>
 80024bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80024be:	f7ff fb9a 	bl	8001bf6 <__retarget_lock_acquire_recursive>
 80024c2:	4628      	mov	r0, r5
 80024c4:	4621      	mov	r1, r4
 80024c6:	f7ff ff5f 	bl	8002388 <__sflush_r>
 80024ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80024cc:	07da      	lsls	r2, r3, #31
 80024ce:	4605      	mov	r5, r0
 80024d0:	d4e4      	bmi.n	800249c <_fflush_r+0xc>
 80024d2:	89a3      	ldrh	r3, [r4, #12]
 80024d4:	059b      	lsls	r3, r3, #22
 80024d6:	d4e1      	bmi.n	800249c <_fflush_r+0xc>
 80024d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80024da:	f7ff fb8d 	bl	8001bf8 <__retarget_lock_release_recursive>
 80024de:	e7dd      	b.n	800249c <_fflush_r+0xc>

080024e0 <__swhatbuf_r>:
 80024e0:	b570      	push	{r4, r5, r6, lr}
 80024e2:	460c      	mov	r4, r1
 80024e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024e8:	2900      	cmp	r1, #0
 80024ea:	b096      	sub	sp, #88	@ 0x58
 80024ec:	4615      	mov	r5, r2
 80024ee:	461e      	mov	r6, r3
 80024f0:	da0d      	bge.n	800250e <__swhatbuf_r+0x2e>
 80024f2:	89a3      	ldrh	r3, [r4, #12]
 80024f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80024f8:	f04f 0100 	mov.w	r1, #0
 80024fc:	bf14      	ite	ne
 80024fe:	2340      	movne	r3, #64	@ 0x40
 8002500:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002504:	2000      	movs	r0, #0
 8002506:	6031      	str	r1, [r6, #0]
 8002508:	602b      	str	r3, [r5, #0]
 800250a:	b016      	add	sp, #88	@ 0x58
 800250c:	bd70      	pop	{r4, r5, r6, pc}
 800250e:	466a      	mov	r2, sp
 8002510:	f000 f848 	bl	80025a4 <_fstat_r>
 8002514:	2800      	cmp	r0, #0
 8002516:	dbec      	blt.n	80024f2 <__swhatbuf_r+0x12>
 8002518:	9901      	ldr	r1, [sp, #4]
 800251a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800251e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002522:	4259      	negs	r1, r3
 8002524:	4159      	adcs	r1, r3
 8002526:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800252a:	e7eb      	b.n	8002504 <__swhatbuf_r+0x24>

0800252c <__smakebuf_r>:
 800252c:	898b      	ldrh	r3, [r1, #12]
 800252e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002530:	079d      	lsls	r5, r3, #30
 8002532:	4606      	mov	r6, r0
 8002534:	460c      	mov	r4, r1
 8002536:	d507      	bpl.n	8002548 <__smakebuf_r+0x1c>
 8002538:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800253c:	6023      	str	r3, [r4, #0]
 800253e:	6123      	str	r3, [r4, #16]
 8002540:	2301      	movs	r3, #1
 8002542:	6163      	str	r3, [r4, #20]
 8002544:	b003      	add	sp, #12
 8002546:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002548:	ab01      	add	r3, sp, #4
 800254a:	466a      	mov	r2, sp
 800254c:	f7ff ffc8 	bl	80024e0 <__swhatbuf_r>
 8002550:	9f00      	ldr	r7, [sp, #0]
 8002552:	4605      	mov	r5, r0
 8002554:	4639      	mov	r1, r7
 8002556:	4630      	mov	r0, r6
 8002558:	f7ff fbbc 	bl	8001cd4 <_malloc_r>
 800255c:	b948      	cbnz	r0, 8002572 <__smakebuf_r+0x46>
 800255e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002562:	059a      	lsls	r2, r3, #22
 8002564:	d4ee      	bmi.n	8002544 <__smakebuf_r+0x18>
 8002566:	f023 0303 	bic.w	r3, r3, #3
 800256a:	f043 0302 	orr.w	r3, r3, #2
 800256e:	81a3      	strh	r3, [r4, #12]
 8002570:	e7e2      	b.n	8002538 <__smakebuf_r+0xc>
 8002572:	89a3      	ldrh	r3, [r4, #12]
 8002574:	6020      	str	r0, [r4, #0]
 8002576:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800257a:	81a3      	strh	r3, [r4, #12]
 800257c:	9b01      	ldr	r3, [sp, #4]
 800257e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002582:	b15b      	cbz	r3, 800259c <__smakebuf_r+0x70>
 8002584:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002588:	4630      	mov	r0, r6
 800258a:	f000 f81d 	bl	80025c8 <_isatty_r>
 800258e:	b128      	cbz	r0, 800259c <__smakebuf_r+0x70>
 8002590:	89a3      	ldrh	r3, [r4, #12]
 8002592:	f023 0303 	bic.w	r3, r3, #3
 8002596:	f043 0301 	orr.w	r3, r3, #1
 800259a:	81a3      	strh	r3, [r4, #12]
 800259c:	89a3      	ldrh	r3, [r4, #12]
 800259e:	431d      	orrs	r5, r3
 80025a0:	81a5      	strh	r5, [r4, #12]
 80025a2:	e7cf      	b.n	8002544 <__smakebuf_r+0x18>

080025a4 <_fstat_r>:
 80025a4:	b538      	push	{r3, r4, r5, lr}
 80025a6:	4d07      	ldr	r5, [pc, #28]	@ (80025c4 <_fstat_r+0x20>)
 80025a8:	2300      	movs	r3, #0
 80025aa:	4604      	mov	r4, r0
 80025ac:	4608      	mov	r0, r1
 80025ae:	4611      	mov	r1, r2
 80025b0:	602b      	str	r3, [r5, #0]
 80025b2:	f7fd ffea 	bl	800058a <_fstat>
 80025b6:	1c43      	adds	r3, r0, #1
 80025b8:	d102      	bne.n	80025c0 <_fstat_r+0x1c>
 80025ba:	682b      	ldr	r3, [r5, #0]
 80025bc:	b103      	cbz	r3, 80025c0 <_fstat_r+0x1c>
 80025be:	6023      	str	r3, [r4, #0]
 80025c0:	bd38      	pop	{r3, r4, r5, pc}
 80025c2:	bf00      	nop
 80025c4:	20000600 	.word	0x20000600

080025c8 <_isatty_r>:
 80025c8:	b538      	push	{r3, r4, r5, lr}
 80025ca:	4d06      	ldr	r5, [pc, #24]	@ (80025e4 <_isatty_r+0x1c>)
 80025cc:	2300      	movs	r3, #0
 80025ce:	4604      	mov	r4, r0
 80025d0:	4608      	mov	r0, r1
 80025d2:	602b      	str	r3, [r5, #0]
 80025d4:	f7fd ffe9 	bl	80005aa <_isatty>
 80025d8:	1c43      	adds	r3, r0, #1
 80025da:	d102      	bne.n	80025e2 <_isatty_r+0x1a>
 80025dc:	682b      	ldr	r3, [r5, #0]
 80025de:	b103      	cbz	r3, 80025e2 <_isatty_r+0x1a>
 80025e0:	6023      	str	r3, [r4, #0]
 80025e2:	bd38      	pop	{r3, r4, r5, pc}
 80025e4:	20000600 	.word	0x20000600

080025e8 <_sbrk_r>:
 80025e8:	b538      	push	{r3, r4, r5, lr}
 80025ea:	4d06      	ldr	r5, [pc, #24]	@ (8002604 <_sbrk_r+0x1c>)
 80025ec:	2300      	movs	r3, #0
 80025ee:	4604      	mov	r4, r0
 80025f0:	4608      	mov	r0, r1
 80025f2:	602b      	str	r3, [r5, #0]
 80025f4:	f7fd fff2 	bl	80005dc <_sbrk>
 80025f8:	1c43      	adds	r3, r0, #1
 80025fa:	d102      	bne.n	8002602 <_sbrk_r+0x1a>
 80025fc:	682b      	ldr	r3, [r5, #0]
 80025fe:	b103      	cbz	r3, 8002602 <_sbrk_r+0x1a>
 8002600:	6023      	str	r3, [r4, #0]
 8002602:	bd38      	pop	{r3, r4, r5, pc}
 8002604:	20000600 	.word	0x20000600

08002608 <_init>:
 8002608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800260a:	bf00      	nop
 800260c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800260e:	bc08      	pop	{r3}
 8002610:	469e      	mov	lr, r3
 8002612:	4770      	bx	lr

08002614 <_fini>:
 8002614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002616:	bf00      	nop
 8002618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800261a:	bc08      	pop	{r3}
 800261c:	469e      	mov	lr, r3
 800261e:	4770      	bx	lr
