
# Program: Catapult University Version
# Version: 10.0a/269363
#    File: Nlview netlist

module new "conv:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-2 -attr oid 1 -attr @path {/conv/conv:core/conv:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-3 -attr oid 2 -attr @path {/conv/conv:core/conv:core_core:fsm/rst}
load portBus fsm_output(5:0) output 6 {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-4 -attr oid 3 -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load port {for:for.C#2_tr0} input -symbol left_portin noname -attr @path {/conv/conv:core/conv:core_core:fsm/for:for.C#2_tr0}
load port {for.C#0_tr0} input -symbol left_portin noname -attr @path {/conv/conv:core/conv:core_core:fsm/for.C#0_tr0}
load net {clk} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-5 -attr oid 4 -attr vt d
load net {clk} -port {clk} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-6 -attr oid 5
load net {rst} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-7 -attr oid 6 -attr vt d
load net {rst} -port {rst} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-8 -attr oid 7
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load netBundle {fsm_output} 6 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-9 -attr oid 8 -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {for:for.C#2_tr0} -attr vt d
load net {for:for.C#2_tr0} -port {for:for.C#2_tr0}
load net {for.C#0_tr0} -attr vt d
load net {for.C#0_tr0} -port {for.C#0_tr0}
### END MODULE 

module new "conv:core" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-10 -attr oid 9 -attr vt d -attr @path {/conv/conv:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-11 -attr oid 10 -attr vt d -attr @path {/conv/conv:core/rst}
load port {image_in:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-12 -attr oid 11 -attr vt d -attr @path {/conv/conv:core/image_in:rsc.triosy.lz}
load port {image_out:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-13 -attr oid 12 -attr vt d -attr @path {/conv/conv:core/image_out:rsc.triosy.lz}
load portBus image_in:rsci.radr_d(16:0) output 17 {image_in:rsci.radr_d(16)} {image_in:rsci.radr_d(15)} {image_in:rsci.radr_d(14)} {image_in:rsci.radr_d(13)} {image_in:rsci.radr_d(12)} {image_in:rsci.radr_d(11)} {image_in:rsci.radr_d(10)} {image_in:rsci.radr_d(9)} {image_in:rsci.radr_d(8)} {image_in:rsci.radr_d(7)} {image_in:rsci.radr_d(6)} {image_in:rsci.radr_d(5)} {image_in:rsci.radr_d(4)} {image_in:rsci.radr_d(3)} {image_in:rsci.radr_d(2)} {image_in:rsci.radr_d(1)} {image_in:rsci.radr_d(0)} -symbol right_portout noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-14 -attr oid 13 -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load port {image_in:rsci.re_d} output -symbol right_portout noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-15 -attr oid 14 -attr vt d -attr @path {/conv/conv:core/image_in:rsci.re_d}
load portBus image_in:rsci.q_d(31:0) input 32 {image_in:rsci.q_d(31)} {image_in:rsci.q_d(30)} {image_in:rsci.q_d(29)} {image_in:rsci.q_d(28)} {image_in:rsci.q_d(27)} {image_in:rsci.q_d(26)} {image_in:rsci.q_d(25)} {image_in:rsci.q_d(24)} {image_in:rsci.q_d(23)} {image_in:rsci.q_d(22)} {image_in:rsci.q_d(21)} {image_in:rsci.q_d(20)} {image_in:rsci.q_d(19)} {image_in:rsci.q_d(18)} {image_in:rsci.q_d(17)} {image_in:rsci.q_d(16)} {image_in:rsci.q_d(15)} {image_in:rsci.q_d(14)} {image_in:rsci.q_d(13)} {image_in:rsci.q_d(12)} {image_in:rsci.q_d(11)} {image_in:rsci.q_d(10)} {image_in:rsci.q_d(9)} {image_in:rsci.q_d(8)} {image_in:rsci.q_d(7)} {image_in:rsci.q_d(6)} {image_in:rsci.q_d(5)} {image_in:rsci.q_d(4)} {image_in:rsci.q_d(3)} {image_in:rsci.q_d(2)} {image_in:rsci.q_d(1)} {image_in:rsci.q_d(0)} -symbol left_portin noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-16 -attr oid 15 -attr vt d -attr @path {/conv/conv:core/image_in:rsci.q_d}
load portBus image_out:rsci.wadr_d(16:0) output 17 {image_out:rsci.wadr_d(16)} {image_out:rsci.wadr_d(15)} {image_out:rsci.wadr_d(14)} {image_out:rsci.wadr_d(13)} {image_out:rsci.wadr_d(12)} {image_out:rsci.wadr_d(11)} {image_out:rsci.wadr_d(10)} {image_out:rsci.wadr_d(9)} {image_out:rsci.wadr_d(8)} {image_out:rsci.wadr_d(7)} {image_out:rsci.wadr_d(6)} {image_out:rsci.wadr_d(5)} {image_out:rsci.wadr_d(4)} {image_out:rsci.wadr_d(3)} {image_out:rsci.wadr_d(2)} {image_out:rsci.wadr_d(1)} {image_out:rsci.wadr_d(0)} -symbol right_portout noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-17 -attr oid 16 -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load portBus image_out:rsci.d_d(31:0) output 32 {image_out:rsci.d_d(31)} {image_out:rsci.d_d(30)} {image_out:rsci.d_d(29)} {image_out:rsci.d_d(28)} {image_out:rsci.d_d(27)} {image_out:rsci.d_d(26)} {image_out:rsci.d_d(25)} {image_out:rsci.d_d(24)} {image_out:rsci.d_d(23)} {image_out:rsci.d_d(22)} {image_out:rsci.d_d(21)} {image_out:rsci.d_d(20)} {image_out:rsci.d_d(19)} {image_out:rsci.d_d(18)} {image_out:rsci.d_d(17)} {image_out:rsci.d_d(16)} {image_out:rsci.d_d(15)} {image_out:rsci.d_d(14)} {image_out:rsci.d_d(13)} {image_out:rsci.d_d(12)} {image_out:rsci.d_d(11)} {image_out:rsci.d_d(10)} {image_out:rsci.d_d(9)} {image_out:rsci.d_d(8)} {image_out:rsci.d_d(7)} {image_out:rsci.d_d(6)} {image_out:rsci.d_d(5)} {image_out:rsci.d_d(4)} {image_out:rsci.d_d(3)} {image_out:rsci.d_d(2)} {image_out:rsci.d_d(1)} {image_out:rsci.d_d(0)} -symbol right_portout noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-18 -attr oid 17 -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load port {image_out:rsci.we_d} output -symbol right_portout noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-19 -attr oid 18 -attr vt d -attr @path {/conv/conv:core/image_out:rsci.we_d}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "conv:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus fsm_output output 6 {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {for:for.C#2_tr0} input \
     port {for.C#0_tr0} input \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(8,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(7:0) input 8 {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,8)" "INTERFACE" AND boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(9,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(8:0) input 9 {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(8:0) input 9 {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,9)" "INTERFACE" AND boxcolor 0 \
     portBus A0(8:0) input 9 {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(8:0) input 9 {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(3,0,4,-1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(2:0) input 3 {A(2)} {A(1)} {A(0)} \
     portBus B(3:0) input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(17,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(16:0) input 17 {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(16:0) input 17 {DRs(16)} {DRs(15)} {DRs(14)} {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(16:0) output 17 {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(9,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(8:0) input 9 {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(8:0) input 9 {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,-1,1,0,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(7:0) input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(17,-1,8,0,17)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(16:0) input 17 {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(7:0) input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(16:0) output 17 {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mul(9,0,8,0,17)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(8:0) input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(7:0) input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(16:0) output 17 {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,-1,1,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(8:0) input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,0,9,-1,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(7:0) input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(8:0) input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,17)" "INTERFACE" AND boxcolor 0 \
     portBus A0(16:0) input 17 {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(16:0) input 17 {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(16:0) output 17 {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,24)" "INTERFACE" AND boxcolor 0 \
     portBus A0(23:0) input 24 {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(23:0) input 24 {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(23:0) output 24 {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(24,-1,1,0,24)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(23:0) input 24 {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(23:0) output 24 {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(24)" "INTERFACE" INV boxcolor 0 \
     portBus A(23:0) input 24 {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(23:0) output 24 {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(2,8)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {for:i(7:0).sva#3(0)} -attr vt d
load net {for:i(7:0).sva#3(1)} -attr vt d
load net {for:i(7:0).sva#3(2)} -attr vt d
load net {for:i(7:0).sva#3(3)} -attr vt d
load net {for:i(7:0).sva#3(4)} -attr vt d
load net {for:i(7:0).sva#3(5)} -attr vt d
load net {for:i(7:0).sva#3(6)} -attr vt d
load net {for:i(7:0).sva#3(7)} -attr vt d
load netBundle {for:i(7:0).sva#3} 8 {for:i(7:0).sva#3(0)} {for:i(7:0).sva#3(1)} {for:i(7:0).sva#3(2)} {for:i(7:0).sva#3(3)} {for:i(7:0).sva#3(4)} {for:i(7:0).sva#3(5)} {for:i(7:0).sva#3(6)} {for:i(7:0).sva#3(7)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-20 -attr oid 19 -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load net {for:for:j(8:0).sva#3(0)} -attr vt d
load net {for:for:j(8:0).sva#3(1)} -attr vt d
load net {for:for:j(8:0).sva#3(2)} -attr vt d
load net {for:for:j(8:0).sva#3(3)} -attr vt d
load net {for:for:j(8:0).sva#3(4)} -attr vt d
load net {for:for:j(8:0).sva#3(5)} -attr vt d
load net {for:for:j(8:0).sva#3(6)} -attr vt d
load net {for:for:j(8:0).sva#3(7)} -attr vt d
load net {for:for:j(8:0).sva#3(8)} -attr vt d
load netBundle {for:for:j(8:0).sva#3} 9 {for:for:j(8:0).sva#3(0)} {for:for:j(8:0).sva#3(1)} {for:for:j(8:0).sva#3(2)} {for:for:j(8:0).sva#3(3)} {for:for:j(8:0).sva#3(4)} {for:for:j(8:0).sva#3(5)} {for:for:j(8:0).sva#3(6)} {for:for:j(8:0).sva#3(7)} {for:for:j(8:0).sva#3(8)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-21 -attr oid 20 -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:for:for:acc#1.cse.sva(0)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva(1)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva(2)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva(3)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva(4)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva(5)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva(6)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva(7)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva(8)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva(9)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva(10)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva(11)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva(12)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva(13)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva(14)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva(15)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva(16)} -attr vt d
load netBundle {for:for:for:for:acc#1.cse.sva} 17 {for:for:for:for:acc#1.cse.sva(0)} {for:for:for:for:acc#1.cse.sva(1)} {for:for:for:for:acc#1.cse.sva(2)} {for:for:for:for:acc#1.cse.sva(3)} {for:for:for:for:acc#1.cse.sva(4)} {for:for:for:for:acc#1.cse.sva(5)} {for:for:for:for:acc#1.cse.sva(6)} {for:for:for:for:acc#1.cse.sva(7)} {for:for:for:for:acc#1.cse.sva(8)} {for:for:for:for:acc#1.cse.sva(9)} {for:for:for:for:acc#1.cse.sva(10)} {for:for:for:for:acc#1.cse.sva(11)} {for:for:for:for:acc#1.cse.sva(12)} {for:for:for:for:acc#1.cse.sva(13)} {for:for:for:for:acc#1.cse.sva(14)} {for:for:for:for:acc#1.cse.sva(15)} {for:for:for:for:acc#1.cse.sva(16)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-22 -attr oid 21 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:j(8:0).sva#4(0)} -attr vt d
load net {for:for:j(8:0).sva#4(1)} -attr vt d
load net {for:for:j(8:0).sva#4(2)} -attr vt d
load net {for:for:j(8:0).sva#4(3)} -attr vt d
load net {for:for:j(8:0).sva#4(4)} -attr vt d
load net {for:for:j(8:0).sva#4(5)} -attr vt d
load net {for:for:j(8:0).sva#4(6)} -attr vt d
load net {for:for:j(8:0).sva#4(7)} -attr vt d
load net {for:for:j(8:0).sva#4(8)} -attr vt d
load netBundle {for:for:j(8:0).sva#4} 9 {for:for:j(8:0).sva#4(0)} {for:for:j(8:0).sva#4(1)} {for:for:j(8:0).sva#4(2)} {for:for:j(8:0).sva#4(3)} {for:for:j(8:0).sva#4(4)} {for:for:j(8:0).sva#4(5)} {for:for:j(8:0).sva#4(6)} {for:for:j(8:0).sva#4(7)} {for:for:j(8:0).sva#4(8)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-23 -attr oid 22 -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(0)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva:mx0w1(1)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva:mx0w1(2)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva:mx0w1(3)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva:mx0w1(4)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva:mx0w1(5)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva:mx0w1(6)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva:mx0w1(7)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva:mx0w1(8)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva:mx0w1(9)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva:mx0w1(10)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva:mx0w1(11)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva:mx0w1(12)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva:mx0w1(13)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva:mx0w1(14)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva:mx0w1(15)} -attr vt d
load net {for:for:for:for:acc#1.cse.sva:mx0w1(16)} -attr vt d
load netBundle {for:for:for:for:acc#1.cse.sva:mx0w1} 17 {for:for:for:for:acc#1.cse.sva:mx0w1(0)} {for:for:for:for:acc#1.cse.sva:mx0w1(1)} {for:for:for:for:acc#1.cse.sva:mx0w1(2)} {for:for:for:for:acc#1.cse.sva:mx0w1(3)} {for:for:for:for:acc#1.cse.sva:mx0w1(4)} {for:for:for:for:acc#1.cse.sva:mx0w1(5)} {for:for:for:for:acc#1.cse.sva:mx0w1(6)} {for:for:for:for:acc#1.cse.sva:mx0w1(7)} {for:for:for:for:acc#1.cse.sva:mx0w1(8)} {for:for:for:for:acc#1.cse.sva:mx0w1(9)} {for:for:for:for:acc#1.cse.sva:mx0w1(10)} {for:for:for:for:acc#1.cse.sva:mx0w1(11)} {for:for:for:for:acc#1.cse.sva:mx0w1(12)} {for:for:for:for:acc#1.cse.sva:mx0w1(13)} {for:for:for:for:acc#1.cse.sva:mx0w1(14)} {for:for:for:for:acc#1.cse.sva:mx0w1(15)} {for:for:for:for:acc#1.cse.sva:mx0w1(16)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-24 -attr oid 23 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:i(7:0).sva#1(0)} -attr vt d
load net {for:i(7:0).sva#1(1)} -attr vt d
load net {for:i(7:0).sva#1(2)} -attr vt d
load net {for:i(7:0).sva#1(3)} -attr vt d
load net {for:i(7:0).sva#1(4)} -attr vt d
load net {for:i(7:0).sva#1(5)} -attr vt d
load net {for:i(7:0).sva#1(6)} -attr vt d
load net {for:i(7:0).sva#1(7)} -attr vt d
load netBundle {for:i(7:0).sva#1} 8 {for:i(7:0).sva#1(0)} {for:i(7:0).sva#1(1)} {for:i(7:0).sva#1(2)} {for:i(7:0).sva#1(3)} {for:i(7:0).sva#1(4)} {for:i(7:0).sva#1(5)} {for:i(7:0).sva#1(6)} {for:i(7:0).sva#1(7)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-25 -attr oid 24 -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:for:j(8:0).sva#1(0)} -attr vt d
load net {for:for:j(8:0).sva#1(1)} -attr vt d
load net {for:for:j(8:0).sva#1(2)} -attr vt d
load net {for:for:j(8:0).sva#1(3)} -attr vt d
load net {for:for:j(8:0).sva#1(4)} -attr vt d
load net {for:for:j(8:0).sva#1(5)} -attr vt d
load net {for:for:j(8:0).sva#1(6)} -attr vt d
load net {for:for:j(8:0).sva#1(7)} -attr vt d
load net {for:for:j(8:0).sva#1(8)} -attr vt d
load netBundle {for:for:j(8:0).sva#1} 9 {for:for:j(8:0).sva#1(0)} {for:for:j(8:0).sva#1(1)} {for:for:j(8:0).sva#1(2)} {for:for:j(8:0).sva#1(3)} {for:for:j(8:0).sva#1(4)} {for:for:j(8:0).sva#1(5)} {for:for:j(8:0).sva#1(6)} {for:for:j(8:0).sva#1(7)} {for:for:j(8:0).sva#1(8)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-26 -attr oid 25 -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {clk} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-27 -attr oid 26 -attr vt d
load net {clk} -port {clk} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-28 -attr oid 27 -attr vt d
load net {rst} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-29 -attr oid 28 -attr vt d
load net {rst} -port {rst} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-30 -attr oid 29 -attr vt d
load net {image_in:rsc.triosy.lz} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-31 -attr oid 30 -attr vt d
load net {image_in:rsc.triosy.lz} -port {image_in:rsc.triosy.lz} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-32 -attr oid 31 -attr vt d -attr @path {/conv/conv:core/image_in:rsc.triosy.lz}
load net {image_out:rsc.triosy.lz} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-33 -attr oid 32 -attr vt d
load net {image_out:rsc.triosy.lz} -port {image_out:rsc.triosy.lz} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-34 -attr oid 33 -attr vt d -attr @path {/conv/conv:core/image_out:rsc.triosy.lz}
load net {image_in:rsci.radr_d(0)} -attr vt d
load net {image_in:rsci.radr_d(1)} -attr vt d
load net {image_in:rsci.radr_d(2)} -attr vt d
load net {image_in:rsci.radr_d(3)} -attr vt d
load net {image_in:rsci.radr_d(4)} -attr vt d
load net {image_in:rsci.radr_d(5)} -attr vt d
load net {image_in:rsci.radr_d(6)} -attr vt d
load net {image_in:rsci.radr_d(7)} -attr vt d
load net {image_in:rsci.radr_d(8)} -attr vt d
load net {image_in:rsci.radr_d(9)} -attr vt d
load net {image_in:rsci.radr_d(10)} -attr vt d
load net {image_in:rsci.radr_d(11)} -attr vt d
load net {image_in:rsci.radr_d(12)} -attr vt d
load net {image_in:rsci.radr_d(13)} -attr vt d
load net {image_in:rsci.radr_d(14)} -attr vt d
load net {image_in:rsci.radr_d(15)} -attr vt d
load net {image_in:rsci.radr_d(16)} -attr vt d
load netBundle {image_in:rsci.radr_d} 17 {image_in:rsci.radr_d(0)} {image_in:rsci.radr_d(1)} {image_in:rsci.radr_d(2)} {image_in:rsci.radr_d(3)} {image_in:rsci.radr_d(4)} {image_in:rsci.radr_d(5)} {image_in:rsci.radr_d(6)} {image_in:rsci.radr_d(7)} {image_in:rsci.radr_d(8)} {image_in:rsci.radr_d(9)} {image_in:rsci.radr_d(10)} {image_in:rsci.radr_d(11)} {image_in:rsci.radr_d(12)} {image_in:rsci.radr_d(13)} {image_in:rsci.radr_d(14)} {image_in:rsci.radr_d(15)} {image_in:rsci.radr_d(16)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-35 -attr oid 34 -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(0)} -port {image_in:rsci.radr_d(0)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(1)} -port {image_in:rsci.radr_d(1)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(2)} -port {image_in:rsci.radr_d(2)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(3)} -port {image_in:rsci.radr_d(3)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(4)} -port {image_in:rsci.radr_d(4)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(5)} -port {image_in:rsci.radr_d(5)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(6)} -port {image_in:rsci.radr_d(6)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(7)} -port {image_in:rsci.radr_d(7)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(8)} -port {image_in:rsci.radr_d(8)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(9)} -port {image_in:rsci.radr_d(9)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(10)} -port {image_in:rsci.radr_d(10)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(11)} -port {image_in:rsci.radr_d(11)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(12)} -port {image_in:rsci.radr_d(12)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(13)} -port {image_in:rsci.radr_d(13)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(14)} -port {image_in:rsci.radr_d(14)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(15)} -port {image_in:rsci.radr_d(15)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(16)} -port {image_in:rsci.radr_d(16)} -attr vt d -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.re_d} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-36 -attr oid 35 -attr vt d
load net {fsm_output(1)} -port {image_in:rsci.re_d} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-37 -attr oid 36 -attr vt d -attr @path {/conv/conv:core/image_in:rsci.re_d}
load net {image_in:rsci.q_d(0)} -attr vt d
load net {image_in:rsci.q_d(1)} -attr vt d
load net {image_in:rsci.q_d(2)} -attr vt d
load net {image_in:rsci.q_d(3)} -attr vt d
load net {image_in:rsci.q_d(4)} -attr vt d
load net {image_in:rsci.q_d(5)} -attr vt d
load net {image_in:rsci.q_d(6)} -attr vt d
load net {image_in:rsci.q_d(7)} -attr vt d
load net {image_in:rsci.q_d(8)} -attr vt d
load net {image_in:rsci.q_d(9)} -attr vt d
load net {image_in:rsci.q_d(10)} -attr vt d
load net {image_in:rsci.q_d(11)} -attr vt d
load net {image_in:rsci.q_d(12)} -attr vt d
load net {image_in:rsci.q_d(13)} -attr vt d
load net {image_in:rsci.q_d(14)} -attr vt d
load net {image_in:rsci.q_d(15)} -attr vt d
load net {image_in:rsci.q_d(16)} -attr vt d
load net {image_in:rsci.q_d(17)} -attr vt d
load net {image_in:rsci.q_d(18)} -attr vt d
load net {image_in:rsci.q_d(19)} -attr vt d
load net {image_in:rsci.q_d(20)} -attr vt d
load net {image_in:rsci.q_d(21)} -attr vt d
load net {image_in:rsci.q_d(22)} -attr vt d
load net {image_in:rsci.q_d(23)} -attr vt d
load net {image_in:rsci.q_d(24)} -attr vt d
load net {image_in:rsci.q_d(25)} -attr vt d
load net {image_in:rsci.q_d(26)} -attr vt d
load net {image_in:rsci.q_d(27)} -attr vt d
load net {image_in:rsci.q_d(28)} -attr vt d
load net {image_in:rsci.q_d(29)} -attr vt d
load net {image_in:rsci.q_d(30)} -attr vt d
load net {image_in:rsci.q_d(31)} -attr vt d
load netBundle {image_in:rsci.q_d} 32 {image_in:rsci.q_d(0)} {image_in:rsci.q_d(1)} {image_in:rsci.q_d(2)} {image_in:rsci.q_d(3)} {image_in:rsci.q_d(4)} {image_in:rsci.q_d(5)} {image_in:rsci.q_d(6)} {image_in:rsci.q_d(7)} {image_in:rsci.q_d(8)} {image_in:rsci.q_d(9)} {image_in:rsci.q_d(10)} {image_in:rsci.q_d(11)} {image_in:rsci.q_d(12)} {image_in:rsci.q_d(13)} {image_in:rsci.q_d(14)} {image_in:rsci.q_d(15)} {image_in:rsci.q_d(16)} {image_in:rsci.q_d(17)} {image_in:rsci.q_d(18)} {image_in:rsci.q_d(19)} {image_in:rsci.q_d(20)} {image_in:rsci.q_d(21)} {image_in:rsci.q_d(22)} {image_in:rsci.q_d(23)} {image_in:rsci.q_d(24)} {image_in:rsci.q_d(25)} {image_in:rsci.q_d(26)} {image_in:rsci.q_d(27)} {image_in:rsci.q_d(28)} {image_in:rsci.q_d(29)} {image_in:rsci.q_d(30)} {image_in:rsci.q_d(31)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-38 -attr oid 37 -attr vt d -attr @path {/conv/conv:core/image_in:rsci.q_d}
load net {image_in:rsci.q_d(0)} -port {image_in:rsci.q_d(0)} -attr vt d
load net {image_in:rsci.q_d(1)} -port {image_in:rsci.q_d(1)} -attr vt d
load net {image_in:rsci.q_d(2)} -port {image_in:rsci.q_d(2)} -attr vt d
load net {image_in:rsci.q_d(3)} -port {image_in:rsci.q_d(3)} -attr vt d
load net {image_in:rsci.q_d(4)} -port {image_in:rsci.q_d(4)} -attr vt d
load net {image_in:rsci.q_d(5)} -port {image_in:rsci.q_d(5)} -attr vt d
load net {image_in:rsci.q_d(6)} -port {image_in:rsci.q_d(6)} -attr vt d
load net {image_in:rsci.q_d(7)} -port {image_in:rsci.q_d(7)} -attr vt d
load net {image_in:rsci.q_d(8)} -port {image_in:rsci.q_d(8)} -attr vt d
load net {image_in:rsci.q_d(9)} -port {image_in:rsci.q_d(9)} -attr vt d
load net {image_in:rsci.q_d(10)} -port {image_in:rsci.q_d(10)} -attr vt d
load net {image_in:rsci.q_d(11)} -port {image_in:rsci.q_d(11)} -attr vt d
load net {image_in:rsci.q_d(12)} -port {image_in:rsci.q_d(12)} -attr vt d
load net {image_in:rsci.q_d(13)} -port {image_in:rsci.q_d(13)} -attr vt d
load net {image_in:rsci.q_d(14)} -port {image_in:rsci.q_d(14)} -attr vt d
load net {image_in:rsci.q_d(15)} -port {image_in:rsci.q_d(15)} -attr vt d
load net {image_in:rsci.q_d(16)} -port {image_in:rsci.q_d(16)} -attr vt d
load net {image_in:rsci.q_d(17)} -port {image_in:rsci.q_d(17)} -attr vt d
load net {image_in:rsci.q_d(18)} -port {image_in:rsci.q_d(18)} -attr vt d
load net {image_in:rsci.q_d(19)} -port {image_in:rsci.q_d(19)} -attr vt d
load net {image_in:rsci.q_d(20)} -port {image_in:rsci.q_d(20)} -attr vt d
load net {image_in:rsci.q_d(21)} -port {image_in:rsci.q_d(21)} -attr vt d
load net {image_in:rsci.q_d(22)} -port {image_in:rsci.q_d(22)} -attr vt d
load net {image_in:rsci.q_d(23)} -port {image_in:rsci.q_d(23)} -attr vt d
load net {image_in:rsci.q_d(24)} -port {image_in:rsci.q_d(24)} -attr vt d
load net {image_in:rsci.q_d(25)} -port {image_in:rsci.q_d(25)} -attr vt d
load net {image_in:rsci.q_d(26)} -port {image_in:rsci.q_d(26)} -attr vt d
load net {image_in:rsci.q_d(27)} -port {image_in:rsci.q_d(27)} -attr vt d
load net {image_in:rsci.q_d(28)} -port {image_in:rsci.q_d(28)} -attr vt d
load net {image_in:rsci.q_d(29)} -port {image_in:rsci.q_d(29)} -attr vt d
load net {image_in:rsci.q_d(30)} -port {image_in:rsci.q_d(30)} -attr vt d
load net {image_in:rsci.q_d(31)} -port {image_in:rsci.q_d(31)} -attr vt d
load netBundle {image_in:rsci.q_d} 32 {image_in:rsci.q_d(0)} {image_in:rsci.q_d(1)} {image_in:rsci.q_d(2)} {image_in:rsci.q_d(3)} {image_in:rsci.q_d(4)} {image_in:rsci.q_d(5)} {image_in:rsci.q_d(6)} {image_in:rsci.q_d(7)} {image_in:rsci.q_d(8)} {image_in:rsci.q_d(9)} {image_in:rsci.q_d(10)} {image_in:rsci.q_d(11)} {image_in:rsci.q_d(12)} {image_in:rsci.q_d(13)} {image_in:rsci.q_d(14)} {image_in:rsci.q_d(15)} {image_in:rsci.q_d(16)} {image_in:rsci.q_d(17)} {image_in:rsci.q_d(18)} {image_in:rsci.q_d(19)} {image_in:rsci.q_d(20)} {image_in:rsci.q_d(21)} {image_in:rsci.q_d(22)} {image_in:rsci.q_d(23)} {image_in:rsci.q_d(24)} {image_in:rsci.q_d(25)} {image_in:rsci.q_d(26)} {image_in:rsci.q_d(27)} {image_in:rsci.q_d(28)} {image_in:rsci.q_d(29)} {image_in:rsci.q_d(30)} {image_in:rsci.q_d(31)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-39 -attr oid 38 -attr vt d -attr @path {/conv/conv:core/image_in:rsci.q_d}
load net {image_out:rsci.wadr_d(0)} -attr vt d
load net {image_out:rsci.wadr_d(1)} -attr vt d
load net {image_out:rsci.wadr_d(2)} -attr vt d
load net {image_out:rsci.wadr_d(3)} -attr vt d
load net {image_out:rsci.wadr_d(4)} -attr vt d
load net {image_out:rsci.wadr_d(5)} -attr vt d
load net {image_out:rsci.wadr_d(6)} -attr vt d
load net {image_out:rsci.wadr_d(7)} -attr vt d
load net {image_out:rsci.wadr_d(8)} -attr vt d
load net {image_out:rsci.wadr_d(9)} -attr vt d
load net {image_out:rsci.wadr_d(10)} -attr vt d
load net {image_out:rsci.wadr_d(11)} -attr vt d
load net {image_out:rsci.wadr_d(12)} -attr vt d
load net {image_out:rsci.wadr_d(13)} -attr vt d
load net {image_out:rsci.wadr_d(14)} -attr vt d
load net {image_out:rsci.wadr_d(15)} -attr vt d
load net {image_out:rsci.wadr_d(16)} -attr vt d
load netBundle {image_out:rsci.wadr_d} 17 {image_out:rsci.wadr_d(0)} {image_out:rsci.wadr_d(1)} {image_out:rsci.wadr_d(2)} {image_out:rsci.wadr_d(3)} {image_out:rsci.wadr_d(4)} {image_out:rsci.wadr_d(5)} {image_out:rsci.wadr_d(6)} {image_out:rsci.wadr_d(7)} {image_out:rsci.wadr_d(8)} {image_out:rsci.wadr_d(9)} {image_out:rsci.wadr_d(10)} {image_out:rsci.wadr_d(11)} {image_out:rsci.wadr_d(12)} {image_out:rsci.wadr_d(13)} {image_out:rsci.wadr_d(14)} {image_out:rsci.wadr_d(15)} {image_out:rsci.wadr_d(16)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-40 -attr oid 39 -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(0)} -port {image_out:rsci.wadr_d(0)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(1)} -port {image_out:rsci.wadr_d(1)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(2)} -port {image_out:rsci.wadr_d(2)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(3)} -port {image_out:rsci.wadr_d(3)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(4)} -port {image_out:rsci.wadr_d(4)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(5)} -port {image_out:rsci.wadr_d(5)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(6)} -port {image_out:rsci.wadr_d(6)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(7)} -port {image_out:rsci.wadr_d(7)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(8)} -port {image_out:rsci.wadr_d(8)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(9)} -port {image_out:rsci.wadr_d(9)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(10)} -port {image_out:rsci.wadr_d(10)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(11)} -port {image_out:rsci.wadr_d(11)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(12)} -port {image_out:rsci.wadr_d(12)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(13)} -port {image_out:rsci.wadr_d(13)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(14)} -port {image_out:rsci.wadr_d(14)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(15)} -port {image_out:rsci.wadr_d(15)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(16)} -port {image_out:rsci.wadr_d(16)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.d_d(0)} -attr vt d
load net {image_out:rsci.d_d(1)} -attr vt d
load net {image_out:rsci.d_d(2)} -attr vt d
load net {image_out:rsci.d_d(3)} -attr vt d
load net {image_out:rsci.d_d(4)} -attr vt d
load net {image_out:rsci.d_d(5)} -attr vt d
load net {image_out:rsci.d_d(6)} -attr vt d
load net {image_out:rsci.d_d(7)} -attr vt d
load net {image_out:rsci.d_d(8)} -attr vt d
load net {image_out:rsci.d_d(9)} -attr vt d
load net {image_out:rsci.d_d(10)} -attr vt d
load net {image_out:rsci.d_d(11)} -attr vt d
load net {image_out:rsci.d_d(12)} -attr vt d
load net {image_out:rsci.d_d(13)} -attr vt d
load net {image_out:rsci.d_d(14)} -attr vt d
load net {image_out:rsci.d_d(15)} -attr vt d
load net {image_out:rsci.d_d(16)} -attr vt d
load net {image_out:rsci.d_d(17)} -attr vt d
load net {image_out:rsci.d_d(18)} -attr vt d
load net {image_out:rsci.d_d(19)} -attr vt d
load net {image_out:rsci.d_d(20)} -attr vt d
load net {image_out:rsci.d_d(21)} -attr vt d
load net {image_out:rsci.d_d(22)} -attr vt d
load net {image_out:rsci.d_d(23)} -attr vt d
load net {image_out:rsci.d_d(24)} -attr vt d
load net {image_out:rsci.d_d(25)} -attr vt d
load net {image_out:rsci.d_d(26)} -attr vt d
load net {image_out:rsci.d_d(27)} -attr vt d
load net {image_out:rsci.d_d(28)} -attr vt d
load net {image_out:rsci.d_d(29)} -attr vt d
load net {image_out:rsci.d_d(30)} -attr vt d
load net {image_out:rsci.d_d(31)} -attr vt d
load netBundle {image_out:rsci.d_d} 32 {image_out:rsci.d_d(0)} {image_out:rsci.d_d(1)} {image_out:rsci.d_d(2)} {image_out:rsci.d_d(3)} {image_out:rsci.d_d(4)} {image_out:rsci.d_d(5)} {image_out:rsci.d_d(6)} {image_out:rsci.d_d(7)} {image_out:rsci.d_d(8)} {image_out:rsci.d_d(9)} {image_out:rsci.d_d(10)} {image_out:rsci.d_d(11)} {image_out:rsci.d_d(12)} {image_out:rsci.d_d(13)} {image_out:rsci.d_d(14)} {image_out:rsci.d_d(15)} {image_out:rsci.d_d(16)} {image_out:rsci.d_d(17)} {image_out:rsci.d_d(18)} {image_out:rsci.d_d(19)} {image_out:rsci.d_d(20)} {image_out:rsci.d_d(21)} {image_out:rsci.d_d(22)} {image_out:rsci.d_d(23)} {image_out:rsci.d_d(24)} {image_out:rsci.d_d(25)} {image_out:rsci.d_d(26)} {image_out:rsci.d_d(27)} {image_out:rsci.d_d(28)} {image_out:rsci.d_d(29)} {image_out:rsci.d_d(30)} {image_out:rsci.d_d(31)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-41 -attr oid 40 -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:i:for:i:nor(0)} -port {image_out:rsci.d_d(0)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:i:for:i:nor(1)} -port {image_out:rsci.d_d(1)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:i:for:i:nor(2)} -port {image_out:rsci.d_d(2)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:i:for:i:nor(3)} -port {image_out:rsci.d_d(3)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:i:for:i:nor(4)} -port {image_out:rsci.d_d(4)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:i:for:i:nor(5)} -port {image_out:rsci.d_d(5)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:i:for:i:nor(6)} -port {image_out:rsci.d_d(6)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:i:for:i:nor(7)} -port {image_out:rsci.d_d(7)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(0)} -port {image_out:rsci.d_d(8)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(1)} -port {image_out:rsci.d_d(9)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(2)} -port {image_out:rsci.d_d(10)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(3)} -port {image_out:rsci.d_d(11)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(4)} -port {image_out:rsci.d_d(12)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(5)} -port {image_out:rsci.d_d(13)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(6)} -port {image_out:rsci.d_d(14)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(7)} -port {image_out:rsci.d_d(15)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(8)} -port {image_out:rsci.d_d(16)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(9)} -port {image_out:rsci.d_d(17)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(10)} -port {image_out:rsci.d_d(18)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(11)} -port {image_out:rsci.d_d(19)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(12)} -port {image_out:rsci.d_d(20)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(13)} -port {image_out:rsci.d_d(21)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(14)} -port {image_out:rsci.d_d(22)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(15)} -port {image_out:rsci.d_d(23)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(16)} -port {image_out:rsci.d_d(24)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(17)} -port {image_out:rsci.d_d(25)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(18)} -port {image_out:rsci.d_d(26)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(19)} -port {image_out:rsci.d_d(27)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(20)} -port {image_out:rsci.d_d(28)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(21)} -port {image_out:rsci.d_d(29)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(22)} -port {image_out:rsci.d_d(30)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {for:for:for:for:and(23)} -port {image_out:rsci.d_d(31)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.d_d}
load net {image_out:rsci.we_d} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-42 -attr oid 41 -attr vt d
load net {fsm_output(2)} -port {image_out:rsci.we_d} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-43 -attr oid 42 -attr vt d -attr @path {/conv/conv:core/image_out:rsci.we_d}
load net {for:i:for:i:for:i:and(0)} -attr vt d
load net {for:i:for:i:for:i:and(1)} -attr vt d
load net {for:i:for:i:for:i:and(2)} -attr vt d
load net {for:i:for:i:for:i:and(3)} -attr vt d
load net {for:i:for:i:for:i:and(4)} -attr vt d
load net {for:i:for:i:for:i:and(5)} -attr vt d
load net {for:i:for:i:for:i:and(6)} -attr vt d
load net {for:i:for:i:for:i:and(7)} -attr vt d
load netBundle {for:i:for:i:for:i:and} 8 {for:i:for:i:for:i:and(0)} {for:i:for:i:for:i:and(1)} {for:i:for:i:for:i:and(2)} {for:i:for:i:for:i:and(3)} {for:i:for:i:for:i:and(4)} {for:i:for:i:for:i:and(5)} {for:i:for:i:for:i:and(6)} {for:i:for:i:for:i:and(7)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-44 -attr oid 43 -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:for:j:for:for:j:and(0)} -attr vt d
load net {for:for:j:for:for:j:and(1)} -attr vt d
load net {for:for:j:for:for:j:and(2)} -attr vt d
load net {for:for:j:for:for:j:and(3)} -attr vt d
load net {for:for:j:for:for:j:and(4)} -attr vt d
load net {for:for:j:for:for:j:and(5)} -attr vt d
load net {for:for:j:for:for:j:and(6)} -attr vt d
load net {for:for:j:for:for:j:and(7)} -attr vt d
load net {for:for:j:for:for:j:and(8)} -attr vt d
load netBundle {for:for:j:for:for:j:and} 9 {for:for:j:for:for:j:and(0)} {for:for:j:for:for:j:and(1)} {for:for:j:for:for:j:and(2)} {for:for:j:for:for:j:and(3)} {for:for:j:for:for:j:and(4)} {for:for:j:for:for:j:and(5)} {for:for:j:for:for:j:and(6)} {for:for:j:for:for:j:and(7)} {for:for:j:for:for:j:and(8)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-45 -attr oid 44 -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {not}
load net {and#13}
load net {for:not#1} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-46 -attr oid 45
load net {for:for:acc(0)} -attr vt d
load net {for:for:acc(1)} -attr vt d
load net {for:for:acc(2)} -attr vt d
load net {for:for:acc(3)} -attr vt d
load netBundle {for:for:acc} 4 {for:for:acc(0)} {for:for:acc(1)} {for:for:acc(2)} {for:for:acc(3)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-47 -attr oid 46 -attr vt d -attr @path {/conv/conv:core/for:for:acc}
load net {for:for:mul#1(0)} -attr vt dc
load net {for:for:mul#1(1)} -attr vt dc
load net {for:for:mul#1(2)} -attr vt dc
load net {for:for:mul#1(3)} -attr vt dc
load net {for:for:mul#1(4)} -attr vt dc
load net {for:for:mul#1(5)} -attr vt dc
load net {for:for:mul#1(6)} -attr vt dc
load net {for:for:mul#1(7)} -attr vt dc
load net {for:for:mul#1(8)} -attr vt dc
load net {for:for:mul#1(9)} -attr vt dc
load net {for:for:mul#1(10)} -attr vt dc
load net {for:for:mul#1(11)} -attr vt dc
load net {for:for:mul#1(12)} -attr vt dc
load net {for:for:mul#1(13)} -attr vt dc
load net {for:for:mul#1(14)} -attr vt dc
load net {for:for:mul#1(15)} -attr vt dc
load net {for:for:mul#1(16)} -attr vt dc
load netBundle {for:for:mul#1} 17 {for:for:mul#1(0)} {for:for:mul#1(1)} {for:for:mul#1(2)} {for:for:mul#1(3)} {for:for:mul#1(4)} {for:for:mul#1(5)} {for:for:mul#1(6)} {for:for:mul#1(7)} {for:for:mul#1(8)} {for:for:mul#1(9)} {for:for:mul#1(10)} {for:for:mul#1(11)} {for:for:mul#1(12)} {for:for:mul#1(13)} {for:for:mul#1(14)} {for:for:mul#1(15)} {for:for:mul#1(16)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-48 -attr oid 47 -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:acc(0)} -attr vt d
load net {for:acc(1)} -attr vt d
load net {for:acc(2)} -attr vt d
load net {for:acc(3)} -attr vt d
load net {for:acc(4)} -attr vt d
load net {for:acc(5)} -attr vt d
load net {for:acc(6)} -attr vt d
load net {for:acc(7)} -attr vt d
load net {for:acc(8)} -attr vt d
load netBundle {for:acc} 9 {for:acc(0)} {for:acc(1)} {for:acc(2)} {for:acc(3)} {for:acc(4)} {for:acc(5)} {for:acc(6)} {for:acc(7)} {for:acc(8)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-49 -attr oid 48 -attr vt d -attr @path {/conv/conv:core/for:acc}
load net {for:for:for:for:and(0)} -attr vt d
load net {for:for:for:for:and(1)} -attr vt d
load net {for:for:for:for:and(2)} -attr vt d
load net {for:for:for:for:and(3)} -attr vt d
load net {for:for:for:for:and(4)} -attr vt d
load net {for:for:for:for:and(5)} -attr vt d
load net {for:for:for:for:and(6)} -attr vt d
load net {for:for:for:for:and(7)} -attr vt d
load net {for:for:for:for:and(8)} -attr vt d
load net {for:for:for:for:and(9)} -attr vt d
load net {for:for:for:for:and(10)} -attr vt d
load net {for:for:for:for:and(11)} -attr vt d
load net {for:for:for:for:and(12)} -attr vt d
load net {for:for:for:for:and(13)} -attr vt d
load net {for:for:for:for:and(14)} -attr vt d
load net {for:for:for:for:and(15)} -attr vt d
load net {for:for:for:for:and(16)} -attr vt d
load net {for:for:for:for:and(17)} -attr vt d
load net {for:for:for:for:and(18)} -attr vt d
load net {for:for:for:for:and(19)} -attr vt d
load net {for:for:for:for:and(20)} -attr vt d
load net {for:for:for:for:and(21)} -attr vt d
load net {for:for:for:for:and(22)} -attr vt d
load net {for:for:for:for:and(23)} -attr vt d
load netBundle {for:for:for:for:and} 24 {for:for:for:for:and(0)} {for:for:for:for:and(1)} {for:for:for:for:and(2)} {for:for:for:for:and(3)} {for:for:for:for:and(4)} {for:for:for:for:and(5)} {for:for:for:for:and(6)} {for:for:for:for:and(7)} {for:for:for:for:and(8)} {for:for:for:for:and(9)} {for:for:for:for:and(10)} {for:for:for:for:and(11)} {for:for:for:for:and(12)} {for:for:for:for:and(13)} {for:for:for:for:and(14)} {for:for:for:for:and(15)} {for:for:for:for:and(16)} {for:for:for:for:and(17)} {for:for:for:for:and(18)} {for:for:for:for:and(19)} {for:for:for:for:and(20)} {for:for:for:for:and(21)} {for:for:for:for:and(22)} {for:for:for:for:and(23)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-50 -attr oid 49 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:acc#4(0)} -attr vt d
load net {for:for:acc#4(1)} -attr vt d
load net {for:for:acc#4(2)} -attr vt d
load net {for:for:acc#4(3)} -attr vt d
load net {for:for:acc#4(4)} -attr vt d
load net {for:for:acc#4(5)} -attr vt d
load net {for:for:acc#4(6)} -attr vt d
load net {for:for:acc#4(7)} -attr vt d
load net {for:for:acc#4(8)} -attr vt d
load net {for:for:acc#4(9)} -attr vt d
load net {for:for:acc#4(10)} -attr vt d
load net {for:for:acc#4(11)} -attr vt d
load net {for:for:acc#4(12)} -attr vt d
load net {for:for:acc#4(13)} -attr vt d
load net {for:for:acc#4(14)} -attr vt d
load net {for:for:acc#4(15)} -attr vt d
load net {for:for:acc#4(16)} -attr vt d
load net {for:for:acc#4(17)} -attr vt d
load net {for:for:acc#4(18)} -attr vt d
load net {for:for:acc#4(19)} -attr vt d
load net {for:for:acc#4(20)} -attr vt d
load net {for:for:acc#4(21)} -attr vt d
load net {for:for:acc#4(22)} -attr vt d
load net {for:for:acc#4(23)} -attr vt d
load netBundle {for:for:acc#4} 24 {for:for:acc#4(0)} {for:for:acc#4(1)} {for:for:acc#4(2)} {for:for:acc#4(3)} {for:for:acc#4(4)} {for:for:acc#4(5)} {for:for:acc#4(6)} {for:for:acc#4(7)} {for:for:acc#4(8)} {for:for:acc#4(9)} {for:for:acc#4(10)} {for:for:acc#4(11)} {for:for:acc#4(12)} {for:for:acc#4(13)} {for:for:acc#4(14)} {for:for:acc#4(15)} {for:for:acc#4(16)} {for:for:acc#4(17)} {for:for:acc#4(18)} {for:for:acc#4(19)} {for:for:acc#4(20)} {for:for:acc#4(21)} {for:for:acc#4(22)} {for:for:acc#4(23)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-51 -attr oid 50 -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:not#1(0)} -attr vt d
load net {for:for:not#1(1)} -attr vt d
load net {for:for:not#1(2)} -attr vt d
load net {for:for:not#1(3)} -attr vt d
load net {for:for:not#1(4)} -attr vt d
load net {for:for:not#1(5)} -attr vt d
load net {for:for:not#1(6)} -attr vt d
load net {for:for:not#1(7)} -attr vt d
load net {for:for:not#1(8)} -attr vt d
load net {for:for:not#1(9)} -attr vt d
load net {for:for:not#1(10)} -attr vt d
load net {for:for:not#1(11)} -attr vt d
load net {for:for:not#1(12)} -attr vt d
load net {for:for:not#1(13)} -attr vt d
load net {for:for:not#1(14)} -attr vt d
load net {for:for:not#1(15)} -attr vt d
load net {for:for:not#1(16)} -attr vt d
load net {for:for:not#1(17)} -attr vt d
load net {for:for:not#1(18)} -attr vt d
load net {for:for:not#1(19)} -attr vt d
load net {for:for:not#1(20)} -attr vt d
load net {for:for:not#1(21)} -attr vt d
load net {for:for:not#1(22)} -attr vt d
load net {for:for:not#1(23)} -attr vt d
load netBundle {for:for:not#1} 24 {for:for:not#1(0)} {for:for:not#1(1)} {for:for:not#1(2)} {for:for:not#1(3)} {for:for:not#1(4)} {for:for:not#1(5)} {for:for:not#1(6)} {for:for:not#1(7)} {for:for:not#1(8)} {for:for:not#1(9)} {for:for:not#1(10)} {for:for:not#1(11)} {for:for:not#1(12)} {for:for:not#1(13)} {for:for:not#1(14)} {for:for:not#1(15)} {for:for:not#1(16)} {for:for:not#1(17)} {for:for:not#1(18)} {for:for:not#1(19)} {for:for:not#1(20)} {for:for:not#1(21)} {for:for:not#1(22)} {for:for:not#1(23)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-52 -attr oid 51 -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:i:for:i:nor(0)} -attr vt d
load net {for:i:for:i:nor(1)} -attr vt d
load net {for:i:for:i:nor(2)} -attr vt d
load net {for:i:for:i:nor(3)} -attr vt d
load net {for:i:for:i:nor(4)} -attr vt d
load net {for:i:for:i:nor(5)} -attr vt d
load net {for:i:for:i:nor(6)} -attr vt d
load net {for:i:for:i:nor(7)} -attr vt d
load netBundle {for:i:for:i:nor} 8 {for:i:for:i:nor(0)} {for:i:for:i:nor(1)} {for:i:for:i:nor(2)} {for:i:for:i:nor(3)} {for:i:for:i:nor(4)} {for:i:for:i:nor(5)} {for:i:for:i:nor(6)} {for:i:for:i:nor(7)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-53 -attr oid 52 -attr vt d -attr @path {/conv/conv:core/for:i:for:i:nor}
load net {for:i:not} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-54 -attr oid 53
load inst "conv:core_core:fsm:inst" "conv:core_core:fsm" "orig" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-55 -attr oid 54 -attr @path {/conv/conv:core/conv:core_core:fsm:inst} -attr area 2.000000 -attr hier "/conv/conv:core/conv:core_core:fsm"
load net {clk} -pin  "conv:core_core:fsm:inst" {clk} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-56 -attr oid 55 -attr @path {/conv/conv:core/clk}
load net {rst} -pin  "conv:core_core:fsm:inst" {rst} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-57 -attr oid 56 -attr @path {/conv/conv:core/rst}
load net {fsm_output(0)} -pin  "conv:core_core:fsm:inst" {fsm_output(0)} -attr @path {/conv/conv:core/fsm_output}
load net {fsm_output(1)} -pin  "conv:core_core:fsm:inst" {fsm_output(1)} -attr @path {/conv/conv:core/fsm_output}
load net {fsm_output(2)} -pin  "conv:core_core:fsm:inst" {fsm_output(2)} -attr @path {/conv/conv:core/fsm_output}
load net {fsm_output(3)} -pin  "conv:core_core:fsm:inst" {fsm_output(3)} -attr @path {/conv/conv:core/fsm_output}
load net {fsm_output(4)} -pin  "conv:core_core:fsm:inst" {fsm_output(4)} -attr @path {/conv/conv:core/fsm_output}
load net {fsm_output(5)} -pin  "conv:core_core:fsm:inst" {fsm_output(5)} -attr @path {/conv/conv:core/fsm_output}
load net {for:for:not} -pin  "conv:core_core:fsm:inst" {for:for.C#2_tr0} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-58 -attr oid 57 -attr @path {/conv/conv:core/conv:core_core:fsm:inst/for:for:not}
load net {for:not} -pin  "conv:core_core:fsm:inst" {for.C#0_tr0} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-59 -attr oid 58 -attr @path {/conv/conv:core/conv:core_core:fsm:inst/for:not}
load inst "image_in:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-60 -attr oid 59 -attr vt d -attr @path {/conv/conv:core/image_in:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {reg(image_out:rsc.triosy:obj.ld).cse} -pin  "image_in:rsc.triosy:obj" {ld} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-61 -attr oid 60 -attr vt d -attr @path {/conv/conv:core/reg(image_out:rsc.triosy:obj.ld).cse}
load net {image_in:rsc.triosy.lz} -pin  "image_in:rsc.triosy:obj" {lz} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-62 -attr oid 61 -attr vt d -attr @path {/conv/conv:core/image_in:rsc.triosy.lz}
load inst "image_out:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-63 -attr oid 62 -attr vt d -attr @path {/conv/conv:core/image_out:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {reg(image_out:rsc.triosy:obj.ld).cse} -pin  "image_out:rsc.triosy:obj" {ld} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-64 -attr oid 63 -attr vt d -attr @path {/conv/conv:core/reg(image_out:rsc.triosy:obj.ld).cse}
load net {image_out:rsc.triosy.lz} -pin  "image_out:rsc.triosy:obj" {lz} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-65 -attr oid 64 -attr vt d -attr @path {/conv/conv:core/image_out:rsc.triosy.lz}
load inst "or#2" "or(2,1)" "INTERFACE" -attr @path {/conv/conv:core/or#2} -attr area 1.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "or#2" {A0(0)} -attr @path {/conv/conv:core/slc(fsm_output)(0)#1}
load net {fsm_output(4)} -pin  "or#2" {A1(0)} -attr @path {/conv/conv:core/slc(fsm_output)(4)#3}
load net {or#2.cse} -pin  "or#2" {Z(0)} -attr @path {/conv/conv:core/or#2.cse}
load inst "reg(for:i(7:0))" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-66 -attr oid 65 -attr vt d -attr @path {/conv/conv:core/reg(for:i(7:0))}
load net {for:i:for:i:for:i:and(0)} -pin  "reg(for:i(7:0))" {D(0)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(1)} -pin  "reg(for:i(7:0))" {D(1)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(2)} -pin  "reg(for:i(7:0))" {D(2)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(3)} -pin  "reg(for:i(7:0))" {D(3)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(4)} -pin  "reg(for:i(7:0))" {D(4)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(5)} -pin  "reg(for:i(7:0))" {D(5)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(6)} -pin  "reg(for:i(7:0))" {D(6)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(7)} -pin  "reg(for:i(7:0))" {D(7)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {GND} -pin  "reg(for:i(7:0))" {DRs(0)} -attr @path {/conv/conv:core/0}
load net {GND} -pin  "reg(for:i(7:0))" {DRs(1)} -attr @path {/conv/conv:core/0}
load net {GND} -pin  "reg(for:i(7:0))" {DRs(2)} -attr @path {/conv/conv:core/0}
load net {GND} -pin  "reg(for:i(7:0))" {DRs(3)} -attr @path {/conv/conv:core/0}
load net {GND} -pin  "reg(for:i(7:0))" {DRs(4)} -attr @path {/conv/conv:core/0}
load net {GND} -pin  "reg(for:i(7:0))" {DRs(5)} -attr @path {/conv/conv:core/0}
load net {GND} -pin  "reg(for:i(7:0))" {DRs(6)} -attr @path {/conv/conv:core/0}
load net {GND} -pin  "reg(for:i(7:0))" {DRs(7)} -attr @path {/conv/conv:core/0}
load net {clk} -pin  "reg(for:i(7:0))" {clk} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-67 -attr oid 66 -attr @path {/conv/conv:core/clk}
load net {or#2.cse} -pin  "reg(for:i(7:0))" {en(0)} -attr @path {/conv/conv:core/or#2.cse}
load net {rst} -pin  "reg(for:i(7:0))" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:i(7:0).sva#3(0)} -pin  "reg(for:i(7:0))" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load net {for:i(7:0).sva#3(1)} -pin  "reg(for:i(7:0))" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load net {for:i(7:0).sva#3(2)} -pin  "reg(for:i(7:0))" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load net {for:i(7:0).sva#3(3)} -pin  "reg(for:i(7:0))" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load net {for:i(7:0).sva#3(4)} -pin  "reg(for:i(7:0))" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load net {for:i(7:0).sva#3(5)} -pin  "reg(for:i(7:0))" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load net {for:i(7:0).sva#3(6)} -pin  "reg(for:i(7:0))" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load net {for:i(7:0).sva#3(7)} -pin  "reg(for:i(7:0))" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load inst "for:i:for:i:for:i:and" "and(2,8)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-68 -attr oid 67 -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and} -attr area 8.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_and(8,2)"
load net {for:i(7:0).sva#1(0)} -pin  "for:i:for:i:for:i:and" {A0(0)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(1)} -pin  "for:i:for:i:for:i:and" {A0(1)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(2)} -pin  "for:i:for:i:for:i:and" {A0(2)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(3)} -pin  "for:i:for:i:for:i:and" {A0(3)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(4)} -pin  "for:i:for:i:for:i:and" {A0(4)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(5)} -pin  "for:i:for:i:for:i:and" {A0(5)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(6)} -pin  "for:i:for:i:for:i:and" {A0(6)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(7)} -pin  "for:i:for:i:for:i:and" {A0(7)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {fsm_output(4)} -pin  "for:i:for:i:for:i:and" {A1(0)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(4)} -pin  "for:i:for:i:for:i:and" {A1(1)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(4)} -pin  "for:i:for:i:for:i:and" {A1(2)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(4)} -pin  "for:i:for:i:for:i:and" {A1(3)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(4)} -pin  "for:i:for:i:for:i:and" {A1(4)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(4)} -pin  "for:i:for:i:for:i:and" {A1(5)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(4)} -pin  "for:i:for:i:for:i:and" {A1(6)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(4)} -pin  "for:i:for:i:for:i:and" {A1(7)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {for:i:for:i:for:i:and(0)} -pin  "for:i:for:i:for:i:and" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(1)} -pin  "for:i:for:i:for:i:and" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(2)} -pin  "for:i:for:i:for:i:and" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(3)} -pin  "for:i:for:i:for:i:and" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(4)} -pin  "for:i:for:i:for:i:and" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(5)} -pin  "for:i:for:i:for:i:and" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(6)} -pin  "for:i:for:i:for:i:and" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(7)} -pin  "for:i:for:i:for:i:and" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load inst "reg(for:for:j(8:0))" "reg(9,1,0,0,1)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-69 -attr oid 68 -attr vt dc -attr @path {/conv/conv:core/reg(for:for:j(8:0))}
load net {for:for:j:for:for:j:and(0)} -pin  "reg(for:for:j(8:0))" {D(0)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {for:for:j:for:for:j:and(1)} -pin  "reg(for:for:j(8:0))" {D(1)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {for:for:j:for:for:j:and(2)} -pin  "reg(for:for:j(8:0))" {D(2)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {for:for:j:for:for:j:and(3)} -pin  "reg(for:for:j(8:0))" {D(3)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {for:for:j:for:for:j:and(4)} -pin  "reg(for:for:j(8:0))" {D(4)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {for:for:j:for:for:j:and(5)} -pin  "reg(for:for:j(8:0))" {D(5)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {for:for:j:for:for:j:and(6)} -pin  "reg(for:for:j(8:0))" {D(6)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {for:for:j:for:for:j:and(7)} -pin  "reg(for:for:j(8:0))" {D(7)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {for:for:j:for:for:j:and(8)} -pin  "reg(for:for:j(8:0))" {D(8)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {GND} -pin  "reg(for:for:j(8:0))" {DRs(0)} -attr @path {/conv/conv:core/0#19}
load net {GND} -pin  "reg(for:for:j(8:0))" {DRs(1)} -attr @path {/conv/conv:core/0#19}
load net {GND} -pin  "reg(for:for:j(8:0))" {DRs(2)} -attr @path {/conv/conv:core/0#19}
load net {GND} -pin  "reg(for:for:j(8:0))" {DRs(3)} -attr @path {/conv/conv:core/0#19}
load net {GND} -pin  "reg(for:for:j(8:0))" {DRs(4)} -attr @path {/conv/conv:core/0#19}
load net {GND} -pin  "reg(for:for:j(8:0))" {DRs(5)} -attr @path {/conv/conv:core/0#19}
load net {GND} -pin  "reg(for:for:j(8:0))" {DRs(6)} -attr @path {/conv/conv:core/0#19}
load net {GND} -pin  "reg(for:for:j(8:0))" {DRs(7)} -attr @path {/conv/conv:core/0#19}
load net {GND} -pin  "reg(for:for:j(8:0))" {DRs(8)} -attr @path {/conv/conv:core/0#19}
load net {clk} -pin  "reg(for:for:j(8:0))" {clk} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-70 -attr oid 69 -attr @path {/conv/conv:core/clk}
load net {rst} -pin  "reg(for:for:j(8:0))" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:j(8:0).sva#3(0)} -pin  "reg(for:for:j(8:0))" {Z(0)} -attr vt dc -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:j(8:0).sva#3(1)} -pin  "reg(for:for:j(8:0))" {Z(1)} -attr vt dc -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:j(8:0).sva#3(2)} -pin  "reg(for:for:j(8:0))" {Z(2)} -attr vt dc -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:j(8:0).sva#3(3)} -pin  "reg(for:for:j(8:0))" {Z(3)} -attr vt dc -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:j(8:0).sva#3(4)} -pin  "reg(for:for:j(8:0))" {Z(4)} -attr vt dc -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:j(8:0).sva#3(5)} -pin  "reg(for:for:j(8:0))" {Z(5)} -attr vt dc -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:j(8:0).sva#3(6)} -pin  "reg(for:for:j(8:0))" {Z(6)} -attr vt dc -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:j(8:0).sva#3(7)} -pin  "reg(for:for:j(8:0))" {Z(7)} -attr vt dc -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:j(8:0).sva#3(8)} -pin  "reg(for:for:j(8:0))" {Z(8)} -attr vt dc -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load inst "for:for:j:for:for:j:and" "and(2,9)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-71 -attr oid 70 -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and} -attr area 9.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_and(9,2)"
load net {for:for:j(8:0).sva#4(0)} -pin  "for:for:j:for:for:j:and" {A0(0)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:j(8:0).sva#4(1)} -pin  "for:for:j:for:for:j:and" {A0(1)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:j(8:0).sva#4(2)} -pin  "for:for:j:for:for:j:and" {A0(2)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:j(8:0).sva#4(3)} -pin  "for:for:j:for:for:j:and" {A0(3)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:j(8:0).sva#4(4)} -pin  "for:for:j:for:for:j:and" {A0(4)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:j(8:0).sva#4(5)} -pin  "for:for:j:for:for:j:and" {A0(5)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:j(8:0).sva#4(6)} -pin  "for:for:j:for:for:j:and" {A0(6)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:j(8:0).sva#4(7)} -pin  "for:for:j:for:for:j:and" {A0(7)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:j(8:0).sva#4(8)} -pin  "for:for:j:for:for:j:and" {A0(8)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {not} -pin  "for:for:j:for:for:j:and" {A1(0)} -attr vt d -attr @path {/conv/conv:core/for:for:j:exs}
load net {not} -pin  "for:for:j:for:for:j:and" {A1(1)} -attr vt d -attr @path {/conv/conv:core/for:for:j:exs}
load net {not} -pin  "for:for:j:for:for:j:and" {A1(2)} -attr vt d -attr @path {/conv/conv:core/for:for:j:exs}
load net {not} -pin  "for:for:j:for:for:j:and" {A1(3)} -attr vt d -attr @path {/conv/conv:core/for:for:j:exs}
load net {not} -pin  "for:for:j:for:for:j:and" {A1(4)} -attr vt d -attr @path {/conv/conv:core/for:for:j:exs}
load net {not} -pin  "for:for:j:for:for:j:and" {A1(5)} -attr vt d -attr @path {/conv/conv:core/for:for:j:exs}
load net {not} -pin  "for:for:j:for:for:j:and" {A1(6)} -attr vt d -attr @path {/conv/conv:core/for:for:j:exs}
load net {not} -pin  "for:for:j:for:for:j:and" {A1(7)} -attr vt d -attr @path {/conv/conv:core/for:for:j:exs}
load net {not} -pin  "for:for:j:for:for:j:and" {A1(8)} -attr vt d -attr @path {/conv/conv:core/for:for:j:exs}
load net {for:for:j:for:for:j:and(0)} -pin  "for:for:j:for:for:j:and" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {for:for:j:for:for:j:and(1)} -pin  "for:for:j:for:for:j:and" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {for:for:j:for:for:j:and(2)} -pin  "for:for:j:for:for:j:and" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {for:for:j:for:for:j:and(3)} -pin  "for:for:j:for:for:j:and" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {for:for:j:for:for:j:and(4)} -pin  "for:for:j:for:for:j:and" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {for:for:j:for:for:j:and(5)} -pin  "for:for:j:for:for:j:and" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {for:for:j:for:for:j:and(6)} -pin  "for:for:j:for:for:j:and" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {for:for:j:for:for:j:and(7)} -pin  "for:for:j:for:for:j:and" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load net {for:for:j:for:for:j:and(8)} -pin  "for:for:j:for:for:j:and" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:j:for:for:j:and}
load inst "not" "not(1)" "INTERFACE" -attr @path {/conv/conv:core/not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_not(1)"
load net {or#2.cse} -pin  "not" {A(0)} -attr @path {/conv/conv:core/or#2.cse}
load net {not} -pin  "not" {Z(0)} -attr @path {/conv/conv:core/not}
load inst "reg(image_out:rsc.triosy:obj.ld)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-72 -attr oid 71 -attr @path {/conv/conv:core/reg(image_out:rsc.triosy:obj.ld)}
load net {and#13} -pin  "reg(image_out:rsc.triosy:obj.ld)" {D(0)} -attr @path {/conv/conv:core/and#13}
load net {GND} -pin  "reg(image_out:rsc.triosy:obj.ld)" {DRs(0)} -attr @path {/conv/conv:core/0#9}
load net {clk} -pin  "reg(image_out:rsc.triosy:obj.ld)" {clk} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-73 -attr oid 72 -attr @path {/conv/conv:core/clk}
load net {rst} -pin  "reg(image_out:rsc.triosy:obj.ld)" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {reg(image_out:rsc.triosy:obj.ld).cse} -pin  "reg(image_out:rsc.triosy:obj.ld)" {Z(0)} -attr @path {/conv/conv:core/reg(image_out:rsc.triosy:obj.ld).cse}
load inst "and#13" "and(2,1)" "INTERFACE" -attr @path {/conv/conv:core/and#13} -attr area 1.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_and(1,2)"
load net {for:not#1} -pin  "and#13" {A0(0)} -attr @path {/conv/conv:core/for:not#1}
load net {fsm_output(4)} -pin  "and#13" {A1(0)} -attr @path {/conv/conv:core/slc(fsm_output)(4)#1}
load net {and#13} -pin  "and#13" {Z(0)} -attr @path {/conv/conv:core/and#13}
load inst "for:not#1" "not(1)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-74 -attr oid 73 -attr @path {/conv/conv:core/for:not#1} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_not(1)"
load net {for:acc(8)} -pin  "for:not#1" {A(0)} -attr @path {/conv/conv:core/for:acc.itm(8)}
load net {for:not#1} -pin  "for:not#1" {Z(0)} -attr @path {/conv/conv:core/for:not#1}
load inst "reg(for:for:slc(for:for:acc)(3))" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-75 -attr oid 74 -attr @path {/conv/conv:core/reg(for:for:slc(for:for:acc)(3))}
load net {for:for:acc(3)} -pin  "reg(for:for:slc(for:for:acc)(3))" {D(0)} -attr @path {/conv/conv:core/for:for:slc(for:for:acc)(3)}
load net {GND} -pin  "reg(for:for:slc(for:for:acc)(3))" {DRs(0)} -attr @path {/conv/conv:core/0#20}
load net {clk} -pin  "reg(for:for:slc(for:for:acc)(3))" {clk} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-76 -attr oid 75 -attr @path {/conv/conv:core/clk}
load net {fsm_output(1)} -pin  "reg(for:for:slc(for:for:acc)(3))" {en(0)} -attr @path {/conv/conv:core/slc(fsm_output)(1)#1}
load net {rst} -pin  "reg(for:for:slc(for:for:acc)(3))" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:slc(for:for:acc)(3).itm} -pin  "reg(for:for:slc(for:for:acc)(3))" {Z(0)} -attr @path {/conv/conv:core/for:for:slc(for:for:acc)(3).itm}
load inst "for:for:acc" "add(3,0,4,-1,4)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-77 -attr oid 76 -attr vt d -attr @path {/conv/conv:core/for:for:acc} -attr area 4.000000 -attr delay 1.195000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_add(4,0,3,0,4)"
load net {for:for:j(8:0).sva#1(6)} -pin  "for:for:acc" {A(0)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j(8:0).sva#1)(8-6)}
load net {for:for:j(8:0).sva#1(7)} -pin  "for:for:acc" {A(1)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j(8:0).sva#1)(8-6)}
load net {for:for:j(8:0).sva#1(8)} -pin  "for:for:acc" {A(2)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j(8:0).sva#1)(8-6)}
load net {PWR} -pin  "for:for:acc" {B(0)} -attr @path {/conv/conv:core/-5}
load net {PWR} -pin  "for:for:acc" {B(1)} -attr @path {/conv/conv:core/-5}
load net {GND} -pin  "for:for:acc" {B(2)} -attr @path {/conv/conv:core/-5}
load net {PWR} -pin  "for:for:acc" {B(3)} -attr @path {/conv/conv:core/-5}
load net {for:for:acc(0)} -pin  "for:for:acc" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:acc}
load net {for:for:acc(1)} -pin  "for:for:acc" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:acc}
load net {for:for:acc(2)} -pin  "for:for:acc" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:acc}
load net {for:for:acc(3)} -pin  "for:for:acc" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:acc}
load inst "reg(for:for:for:for:acc#1)" "reg(17,1,0,0,1)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-78 -attr oid 77 -attr vt d -attr @path {/conv/conv:core/reg(for:for:for:for:acc#1)}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(0)} -pin  "reg(for:for:for:for:acc#1)" {D(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(1)} -pin  "reg(for:for:for:for:acc#1)" {D(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(2)} -pin  "reg(for:for:for:for:acc#1)" {D(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(3)} -pin  "reg(for:for:for:for:acc#1)" {D(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(4)} -pin  "reg(for:for:for:for:acc#1)" {D(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(5)} -pin  "reg(for:for:for:for:acc#1)" {D(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(6)} -pin  "reg(for:for:for:for:acc#1)" {D(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(7)} -pin  "reg(for:for:for:for:acc#1)" {D(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(8)} -pin  "reg(for:for:for:for:acc#1)" {D(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(9)} -pin  "reg(for:for:for:for:acc#1)" {D(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(10)} -pin  "reg(for:for:for:for:acc#1)" {D(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(11)} -pin  "reg(for:for:for:for:acc#1)" {D(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(12)} -pin  "reg(for:for:for:for:acc#1)" {D(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(13)} -pin  "reg(for:for:for:for:acc#1)" {D(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(14)} -pin  "reg(for:for:for:for:acc#1)" {D(14)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(15)} -pin  "reg(for:for:for:for:acc#1)" {D(15)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(16)} -pin  "reg(for:for:for:for:acc#1)" {D(16)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(0)} -attr @path {/conv/conv:core/0#21}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(1)} -attr @path {/conv/conv:core/0#21}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(2)} -attr @path {/conv/conv:core/0#21}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(3)} -attr @path {/conv/conv:core/0#21}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(4)} -attr @path {/conv/conv:core/0#21}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(5)} -attr @path {/conv/conv:core/0#21}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(6)} -attr @path {/conv/conv:core/0#21}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(7)} -attr @path {/conv/conv:core/0#21}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(8)} -attr @path {/conv/conv:core/0#21}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(9)} -attr @path {/conv/conv:core/0#21}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(10)} -attr @path {/conv/conv:core/0#21}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(11)} -attr @path {/conv/conv:core/0#21}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(12)} -attr @path {/conv/conv:core/0#21}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(13)} -attr @path {/conv/conv:core/0#21}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(14)} -attr @path {/conv/conv:core/0#21}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(15)} -attr @path {/conv/conv:core/0#21}
load net {GND} -pin  "reg(for:for:for:for:acc#1)" {DRs(16)} -attr @path {/conv/conv:core/0#21}
load net {clk} -pin  "reg(for:for:for:for:acc#1)" {clk} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-79 -attr oid 78 -attr @path {/conv/conv:core/clk}
load net {rst} -pin  "reg(for:for:for:for:acc#1)" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:for:for:acc#1.cse.sva(0)} -pin  "reg(for:for:for:for:acc#1)" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(1)} -pin  "reg(for:for:for:for:acc#1)" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(2)} -pin  "reg(for:for:for:for:acc#1)" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(3)} -pin  "reg(for:for:for:for:acc#1)" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(4)} -pin  "reg(for:for:for:for:acc#1)" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(5)} -pin  "reg(for:for:for:for:acc#1)" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(6)} -pin  "reg(for:for:for:for:acc#1)" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(7)} -pin  "reg(for:for:for:for:acc#1)" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(8)} -pin  "reg(for:for:for:for:acc#1)" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(9)} -pin  "reg(for:for:for:for:acc#1)" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(10)} -pin  "reg(for:for:for:for:acc#1)" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(11)} -pin  "reg(for:for:for:for:acc#1)" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(12)} -pin  "reg(for:for:for:for:acc#1)" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(13)} -pin  "reg(for:for:for:for:acc#1)" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(14)} -pin  "reg(for:for:for:for:acc#1)" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(15)} -pin  "reg(for:for:for:for:acc#1)" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(16)} -pin  "reg(for:for:for:for:acc#1)" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load inst "reg(for:for:j(8:0))#1" "reg(9,1,1,0,1)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-80 -attr oid 79 -attr vt d -attr @path {/conv/conv:core/reg(for:for:j(8:0))#1}
load net {for:for:j(8:0).sva#1(0)} -pin  "reg(for:for:j(8:0))#1" {D(0)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {for:for:j(8:0).sva#1(1)} -pin  "reg(for:for:j(8:0))#1" {D(1)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {for:for:j(8:0).sva#1(2)} -pin  "reg(for:for:j(8:0))#1" {D(2)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {for:for:j(8:0).sva#1(3)} -pin  "reg(for:for:j(8:0))#1" {D(3)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {for:for:j(8:0).sva#1(4)} -pin  "reg(for:for:j(8:0))#1" {D(4)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {for:for:j(8:0).sva#1(5)} -pin  "reg(for:for:j(8:0))#1" {D(5)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {for:for:j(8:0).sva#1(6)} -pin  "reg(for:for:j(8:0))#1" {D(6)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {for:for:j(8:0).sva#1(7)} -pin  "reg(for:for:j(8:0))#1" {D(7)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {for:for:j(8:0).sva#1(8)} -pin  "reg(for:for:j(8:0))#1" {D(8)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {GND} -pin  "reg(for:for:j(8:0))#1" {DRs(0)} -attr @path {/conv/conv:core/0#19}
load net {GND} -pin  "reg(for:for:j(8:0))#1" {DRs(1)} -attr @path {/conv/conv:core/0#19}
load net {GND} -pin  "reg(for:for:j(8:0))#1" {DRs(2)} -attr @path {/conv/conv:core/0#19}
load net {GND} -pin  "reg(for:for:j(8:0))#1" {DRs(3)} -attr @path {/conv/conv:core/0#19}
load net {GND} -pin  "reg(for:for:j(8:0))#1" {DRs(4)} -attr @path {/conv/conv:core/0#19}
load net {GND} -pin  "reg(for:for:j(8:0))#1" {DRs(5)} -attr @path {/conv/conv:core/0#19}
load net {GND} -pin  "reg(for:for:j(8:0))#1" {DRs(6)} -attr @path {/conv/conv:core/0#19}
load net {GND} -pin  "reg(for:for:j(8:0))#1" {DRs(7)} -attr @path {/conv/conv:core/0#19}
load net {GND} -pin  "reg(for:for:j(8:0))#1" {DRs(8)} -attr @path {/conv/conv:core/0#19}
load net {clk} -pin  "reg(for:for:j(8:0))#1" {clk} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-81 -attr oid 80 -attr @path {/conv/conv:core/clk}
load net {fsm_output(1)} -pin  "reg(for:for:j(8:0))#1" {en(0)} -attr @path {/conv/conv:core/slc(fsm_output)(1)#3}
load net {rst} -pin  "reg(for:for:j(8:0))#1" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:j(8:0).sva#4(0)} -pin  "reg(for:for:j(8:0))#1" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:j(8:0).sva#4(1)} -pin  "reg(for:for:j(8:0))#1" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:j(8:0).sva#4(2)} -pin  "reg(for:for:j(8:0))#1" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:j(8:0).sva#4(3)} -pin  "reg(for:for:j(8:0))#1" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:j(8:0).sva#4(4)} -pin  "reg(for:for:j(8:0))#1" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:j(8:0).sva#4(5)} -pin  "reg(for:for:j(8:0))#1" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:j(8:0).sva#4(6)} -pin  "reg(for:for:j(8:0))#1" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:j(8:0).sva#4(7)} -pin  "reg(for:for:j(8:0))#1" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load net {for:for:j(8:0).sva#4(8)} -pin  "reg(for:for:j(8:0))#1" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#4}
load inst "for:acc#1" "add(8,-1,1,0,8)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-82 -attr oid 81 -attr vt d -attr @path {/conv/conv:core/for:acc#1} -attr area 8.000000 -attr delay 1.295000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_add(8,0,2,1,8)"
load net {for:i(7:0).sva#3(0)} -pin  "for:acc#1" {A(0)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load net {for:i(7:0).sva#3(1)} -pin  "for:acc#1" {A(1)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load net {for:i(7:0).sva#3(2)} -pin  "for:acc#1" {A(2)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load net {for:i(7:0).sva#3(3)} -pin  "for:acc#1" {A(3)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load net {for:i(7:0).sva#3(4)} -pin  "for:acc#1" {A(4)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load net {for:i(7:0).sva#3(5)} -pin  "for:acc#1" {A(5)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load net {for:i(7:0).sva#3(6)} -pin  "for:acc#1" {A(6)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load net {for:i(7:0).sva#3(7)} -pin  "for:acc#1" {A(7)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#3}
load net {PWR} -pin  "for:acc#1" {B(0)} -attr @path {/conv/conv:core/1#3}
load net {for:i(7:0).sva#1(0)} -pin  "for:acc#1" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(1)} -pin  "for:acc#1" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(2)} -pin  "for:acc#1" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(3)} -pin  "for:acc#1" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(4)} -pin  "for:acc#1" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(5)} -pin  "for:acc#1" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(6)} -pin  "for:acc#1" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(7)} -pin  "for:acc#1" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load inst "for:for:for:for:acc#1" "add(17,-1,8,0,17)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-83 -attr oid 82 -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1} -attr area 17.000000 -attr delay 1.520000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_add(17,0,8,0,17)"
load net {for:for:mul#1(0)} -pin  "for:for:for:for:acc#1" {A(0)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(1)} -pin  "for:for:for:for:acc#1" {A(1)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(2)} -pin  "for:for:for:for:acc#1" {A(2)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(3)} -pin  "for:for:for:for:acc#1" {A(3)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(4)} -pin  "for:for:for:for:acc#1" {A(4)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(5)} -pin  "for:for:for:for:acc#1" {A(5)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(6)} -pin  "for:for:for:for:acc#1" {A(6)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(7)} -pin  "for:for:for:for:acc#1" {A(7)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(8)} -pin  "for:for:for:for:acc#1" {A(8)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(9)} -pin  "for:for:for:for:acc#1" {A(9)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(10)} -pin  "for:for:for:for:acc#1" {A(10)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(11)} -pin  "for:for:for:for:acc#1" {A(11)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(12)} -pin  "for:for:for:for:acc#1" {A(12)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(13)} -pin  "for:for:for:for:acc#1" {A(13)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(14)} -pin  "for:for:for:for:acc#1" {A(14)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(15)} -pin  "for:for:for:for:acc#1" {A(15)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(16)} -pin  "for:for:for:for:acc#1" {A(16)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:i(7:0).sva#3(0)} -pin  "for:for:for:for:acc#1" {B(0)} -attr vt d -attr @path {/conv/conv:core/for:for:asn}
load net {for:i(7:0).sva#3(1)} -pin  "for:for:for:for:acc#1" {B(1)} -attr vt d -attr @path {/conv/conv:core/for:for:asn}
load net {for:i(7:0).sva#3(2)} -pin  "for:for:for:for:acc#1" {B(2)} -attr vt d -attr @path {/conv/conv:core/for:for:asn}
load net {for:i(7:0).sva#3(3)} -pin  "for:for:for:for:acc#1" {B(3)} -attr vt d -attr @path {/conv/conv:core/for:for:asn}
load net {for:i(7:0).sva#3(4)} -pin  "for:for:for:for:acc#1" {B(4)} -attr vt d -attr @path {/conv/conv:core/for:for:asn}
load net {for:i(7:0).sva#3(5)} -pin  "for:for:for:for:acc#1" {B(5)} -attr vt d -attr @path {/conv/conv:core/for:for:asn}
load net {for:i(7:0).sva#3(6)} -pin  "for:for:for:for:acc#1" {B(6)} -attr vt d -attr @path {/conv/conv:core/for:for:asn}
load net {for:i(7:0).sva#3(7)} -pin  "for:for:for:for:acc#1" {B(7)} -attr vt d -attr @path {/conv/conv:core/for:for:asn}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(0)} -pin  "for:for:for:for:acc#1" {Z(0)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(1)} -pin  "for:for:for:for:acc#1" {Z(1)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(2)} -pin  "for:for:for:for:acc#1" {Z(2)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(3)} -pin  "for:for:for:for:acc#1" {Z(3)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(4)} -pin  "for:for:for:for:acc#1" {Z(4)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(5)} -pin  "for:for:for:for:acc#1" {Z(5)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(6)} -pin  "for:for:for:for:acc#1" {Z(6)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(7)} -pin  "for:for:for:for:acc#1" {Z(7)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(8)} -pin  "for:for:for:for:acc#1" {Z(8)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(9)} -pin  "for:for:for:for:acc#1" {Z(9)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(10)} -pin  "for:for:for:for:acc#1" {Z(10)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(11)} -pin  "for:for:for:for:acc#1" {Z(11)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(12)} -pin  "for:for:for:for:acc#1" {Z(12)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(13)} -pin  "for:for:for:for:acc#1" {Z(13)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(14)} -pin  "for:for:for:for:acc#1" {Z(14)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(15)} -pin  "for:for:for:for:acc#1" {Z(15)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(16)} -pin  "for:for:for:for:acc#1" {Z(16)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load inst "for:for:mul#1" "mul(9,0,8,0,17)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-84 -attr oid 83 -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1} -attr area 692.000000 -attr delay 2.572903 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_mul(8,0,9,0,17)"
load net {for:for:j(8:0).sva#3(0)} -pin  "for:for:mul#1" {A(0)} -attr vt dc -attr @path {/conv/conv:core/for:for:asn#1}
load net {for:for:j(8:0).sva#3(1)} -pin  "for:for:mul#1" {A(1)} -attr vt dc -attr @path {/conv/conv:core/for:for:asn#1}
load net {for:for:j(8:0).sva#3(2)} -pin  "for:for:mul#1" {A(2)} -attr vt dc -attr @path {/conv/conv:core/for:for:asn#1}
load net {for:for:j(8:0).sva#3(3)} -pin  "for:for:mul#1" {A(3)} -attr vt dc -attr @path {/conv/conv:core/for:for:asn#1}
load net {for:for:j(8:0).sva#3(4)} -pin  "for:for:mul#1" {A(4)} -attr vt dc -attr @path {/conv/conv:core/for:for:asn#1}
load net {for:for:j(8:0).sva#3(5)} -pin  "for:for:mul#1" {A(5)} -attr vt dc -attr @path {/conv/conv:core/for:for:asn#1}
load net {for:for:j(8:0).sva#3(6)} -pin  "for:for:mul#1" {A(6)} -attr vt dc -attr @path {/conv/conv:core/for:for:asn#1}
load net {for:for:j(8:0).sva#3(7)} -pin  "for:for:mul#1" {A(7)} -attr vt dc -attr @path {/conv/conv:core/for:for:asn#1}
load net {for:for:j(8:0).sva#3(8)} -pin  "for:for:mul#1" {A(8)} -attr vt dc -attr @path {/conv/conv:core/for:for:asn#1}
load net {PWR} -pin  "for:for:mul#1" {B(0)} -attr @path {/conv/conv:core/209#1}
load net {GND} -pin  "for:for:mul#1" {B(1)} -attr @path {/conv/conv:core/209#1}
load net {GND} -pin  "for:for:mul#1" {B(2)} -attr @path {/conv/conv:core/209#1}
load net {GND} -pin  "for:for:mul#1" {B(3)} -attr @path {/conv/conv:core/209#1}
load net {PWR} -pin  "for:for:mul#1" {B(4)} -attr @path {/conv/conv:core/209#1}
load net {GND} -pin  "for:for:mul#1" {B(5)} -attr @path {/conv/conv:core/209#1}
load net {PWR} -pin  "for:for:mul#1" {B(6)} -attr @path {/conv/conv:core/209#1}
load net {PWR} -pin  "for:for:mul#1" {B(7)} -attr @path {/conv/conv:core/209#1}
load net {for:for:mul#1(0)} -pin  "for:for:mul#1" {Z(0)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(1)} -pin  "for:for:mul#1" {Z(1)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(2)} -pin  "for:for:mul#1" {Z(2)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(3)} -pin  "for:for:mul#1" {Z(3)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(4)} -pin  "for:for:mul#1" {Z(4)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(5)} -pin  "for:for:mul#1" {Z(5)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(6)} -pin  "for:for:mul#1" {Z(6)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(7)} -pin  "for:for:mul#1" {Z(7)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(8)} -pin  "for:for:mul#1" {Z(8)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(9)} -pin  "for:for:mul#1" {Z(9)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(10)} -pin  "for:for:mul#1" {Z(10)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(11)} -pin  "for:for:mul#1" {Z(11)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(12)} -pin  "for:for:mul#1" {Z(12)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(13)} -pin  "for:for:mul#1" {Z(13)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(14)} -pin  "for:for:mul#1" {Z(14)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(15)} -pin  "for:for:mul#1" {Z(15)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load net {for:for:mul#1(16)} -pin  "for:for:mul#1" {Z(16)} -attr vt dc -attr @path {/conv/conv:core/for:for:mul#1}
load inst "for:for:acc#3" "add(9,-1,1,0,9)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-85 -attr oid 84 -attr vt d -attr @path {/conv/conv:core/for:for:acc#3} -attr area 9.000000 -attr delay 1.320000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_add(9,0,2,1,9)"
load net {for:for:j(8:0).sva#3(0)} -pin  "for:for:acc#3" {A(0)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:j(8:0).sva#3(1)} -pin  "for:for:acc#3" {A(1)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:j(8:0).sva#3(2)} -pin  "for:for:acc#3" {A(2)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:j(8:0).sva#3(3)} -pin  "for:for:acc#3" {A(3)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:j(8:0).sva#3(4)} -pin  "for:for:acc#3" {A(4)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:j(8:0).sva#3(5)} -pin  "for:for:acc#3" {A(5)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:j(8:0).sva#3(6)} -pin  "for:for:acc#3" {A(6)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:j(8:0).sva#3(7)} -pin  "for:for:acc#3" {A(7)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {for:for:j(8:0).sva#3(8)} -pin  "for:for:acc#3" {A(8)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#3}
load net {PWR} -pin  "for:for:acc#3" {B(0)} -attr @path {/conv/conv:core/1#3}
load net {for:for:j(8:0).sva#1(0)} -pin  "for:for:acc#3" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {for:for:j(8:0).sva#1(1)} -pin  "for:for:acc#3" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {for:for:j(8:0).sva#1(2)} -pin  "for:for:acc#3" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {for:for:j(8:0).sva#1(3)} -pin  "for:for:acc#3" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {for:for:j(8:0).sva#1(4)} -pin  "for:for:acc#3" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {for:for:j(8:0).sva#1(5)} -pin  "for:for:acc#3" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {for:for:j(8:0).sva#1(6)} -pin  "for:for:acc#3" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {for:for:j(8:0).sva#1(7)} -pin  "for:for:acc#3" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load net {for:for:j(8:0).sva#1(8)} -pin  "for:for:acc#3" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:j(8:0).sva#1}
load inst "for:acc" "add(8,0,9,-1,9)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-86 -attr oid 85 -attr vt d -attr @path {/conv/conv:core/for:acc} -attr area 9.000000 -attr delay 1.320000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_add(9,0,8,0,9)"
load net {for:i(7:0).sva#1(0)} -pin  "for:acc" {A(0)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(1)} -pin  "for:acc" {A(1)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(2)} -pin  "for:acc" {A(2)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(3)} -pin  "for:acc" {A(3)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(4)} -pin  "for:acc" {A(4)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(5)} -pin  "for:acc" {A(5)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(6)} -pin  "for:acc" {A(6)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {for:i(7:0).sva#1(7)} -pin  "for:acc" {A(7)} -attr vt d -attr @path {/conv/conv:core/for:i(7:0).sva#1}
load net {PWR} -pin  "for:acc" {B(0)} -attr @path {/conv/conv:core/-209}
load net {PWR} -pin  "for:acc" {B(1)} -attr @path {/conv/conv:core/-209}
load net {PWR} -pin  "for:acc" {B(2)} -attr @path {/conv/conv:core/-209}
load net {PWR} -pin  "for:acc" {B(3)} -attr @path {/conv/conv:core/-209}
load net {GND} -pin  "for:acc" {B(4)} -attr @path {/conv/conv:core/-209}
load net {PWR} -pin  "for:acc" {B(5)} -attr @path {/conv/conv:core/-209}
load net {GND} -pin  "for:acc" {B(6)} -attr @path {/conv/conv:core/-209}
load net {GND} -pin  "for:acc" {B(7)} -attr @path {/conv/conv:core/-209}
load net {PWR} -pin  "for:acc" {B(8)} -attr @path {/conv/conv:core/-209}
load net {for:acc(0)} -pin  "for:acc" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:acc}
load net {for:acc(1)} -pin  "for:acc" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:acc}
load net {for:acc(2)} -pin  "for:acc" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:acc}
load net {for:acc(3)} -pin  "for:acc" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:acc}
load net {for:acc(4)} -pin  "for:acc" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:acc}
load net {for:acc(5)} -pin  "for:acc" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:acc}
load net {for:acc(6)} -pin  "for:acc" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:acc}
load net {for:acc(7)} -pin  "for:acc" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:acc}
load net {for:acc(8)} -pin  "for:acc" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:acc}
load inst "for:for:for:for:and#2" "and(2,17)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-87 -attr oid 86 -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:and#2} -attr area 17.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_and(17,2)"
load net {for:for:for:for:acc#1.cse.sva:mx0w1(0)} -pin  "for:for:for:for:and#2" {A0(0)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(1)} -pin  "for:for:for:for:and#2" {A0(1)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(2)} -pin  "for:for:for:for:and#2" {A0(2)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(3)} -pin  "for:for:for:for:and#2" {A0(3)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(4)} -pin  "for:for:for:for:and#2" {A0(4)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(5)} -pin  "for:for:for:for:and#2" {A0(5)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(6)} -pin  "for:for:for:for:and#2" {A0(6)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(7)} -pin  "for:for:for:for:and#2" {A0(7)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(8)} -pin  "for:for:for:for:and#2" {A0(8)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(9)} -pin  "for:for:for:for:and#2" {A0(9)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(10)} -pin  "for:for:for:for:and#2" {A0(10)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(11)} -pin  "for:for:for:for:and#2" {A0(11)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(12)} -pin  "for:for:for:for:and#2" {A0(12)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(13)} -pin  "for:for:for:for:and#2" {A0(13)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(14)} -pin  "for:for:for:for:and#2" {A0(14)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(15)} -pin  "for:for:for:for:and#2" {A0(15)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {for:for:for:for:acc#1.cse.sva:mx0w1(16)} -pin  "for:for:for:for:and#2" {A0(16)} -attr vt dc -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva:mx0w1}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(0)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(1)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(2)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(3)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(4)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(5)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(6)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(7)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(8)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(9)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(10)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(11)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(12)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(13)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(14)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(15)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {fsm_output(1)} -pin  "for:for:for:for:and#2" {A1(16)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#2}
load net {image_in:rsci.radr_d(0)} -pin  "for:for:for:for:and#2" {Z(0)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(1)} -pin  "for:for:for:for:and#2" {Z(1)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(2)} -pin  "for:for:for:for:and#2" {Z(2)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(3)} -pin  "for:for:for:for:and#2" {Z(3)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(4)} -pin  "for:for:for:for:and#2" {Z(4)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(5)} -pin  "for:for:for:for:and#2" {Z(5)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(6)} -pin  "for:for:for:for:and#2" {Z(6)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(7)} -pin  "for:for:for:for:and#2" {Z(7)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(8)} -pin  "for:for:for:for:and#2" {Z(8)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(9)} -pin  "for:for:for:for:and#2" {Z(9)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(10)} -pin  "for:for:for:for:and#2" {Z(10)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(11)} -pin  "for:for:for:for:and#2" {Z(11)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(12)} -pin  "for:for:for:for:and#2" {Z(12)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(13)} -pin  "for:for:for:for:and#2" {Z(13)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(14)} -pin  "for:for:for:for:and#2" {Z(14)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(15)} -pin  "for:for:for:for:and#2" {Z(15)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(16)} -pin  "for:for:for:for:and#2" {Z(16)} -attr vt dc -attr @path {/conv/conv:core/image_in:rsci.radr_d}
load inst "for:for:for:for:and#1" "and(2,17)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-88 -attr oid 87 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and#1} -attr area 17.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_and(17,2)"
load net {for:for:for:for:acc#1.cse.sva(0)} -pin  "for:for:for:for:and#1" {A0(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(1)} -pin  "for:for:for:for:and#1" {A0(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(2)} -pin  "for:for:for:for:and#1" {A0(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(3)} -pin  "for:for:for:for:and#1" {A0(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(4)} -pin  "for:for:for:for:and#1" {A0(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(5)} -pin  "for:for:for:for:and#1" {A0(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(6)} -pin  "for:for:for:for:and#1" {A0(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(7)} -pin  "for:for:for:for:and#1" {A0(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(8)} -pin  "for:for:for:for:and#1" {A0(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(9)} -pin  "for:for:for:for:and#1" {A0(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(10)} -pin  "for:for:for:for:and#1" {A0(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(11)} -pin  "for:for:for:for:and#1" {A0(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(12)} -pin  "for:for:for:for:and#1" {A0(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(13)} -pin  "for:for:for:for:and#1" {A0(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(14)} -pin  "for:for:for:for:and#1" {A0(14)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(15)} -pin  "for:for:for:for:and#1" {A0(15)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {for:for:for:for:acc#1.cse.sva(16)} -pin  "for:for:for:for:and#1" {A0(16)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#1.cse.sva}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(0)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(1)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(2)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(3)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(4)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(5)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(6)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(7)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(8)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(9)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(10)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(11)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(12)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(13)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(14)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(15)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {fsm_output(2)} -pin  "for:for:for:for:and#1" {A1(16)} -attr vt d -attr @path {/conv/conv:core/for:for:exs#1}
load net {image_out:rsci.wadr_d(0)} -pin  "for:for:for:for:and#1" {Z(0)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(1)} -pin  "for:for:for:for:and#1" {Z(1)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(2)} -pin  "for:for:for:for:and#1" {Z(2)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(3)} -pin  "for:for:for:for:and#1" {Z(3)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(4)} -pin  "for:for:for:for:and#1" {Z(4)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(5)} -pin  "for:for:for:for:and#1" {Z(5)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(6)} -pin  "for:for:for:for:and#1" {Z(6)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(7)} -pin  "for:for:for:for:and#1" {Z(7)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(8)} -pin  "for:for:for:for:and#1" {Z(8)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(9)} -pin  "for:for:for:for:and#1" {Z(9)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(10)} -pin  "for:for:for:for:and#1" {Z(10)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(11)} -pin  "for:for:for:for:and#1" {Z(11)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(12)} -pin  "for:for:for:for:and#1" {Z(12)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(13)} -pin  "for:for:for:for:and#1" {Z(13)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(14)} -pin  "for:for:for:for:and#1" {Z(14)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(15)} -pin  "for:for:for:for:and#1" {Z(15)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(16)} -pin  "for:for:for:for:and#1" {Z(16)} -attr vt d -attr @path {/conv/conv:core/image_out:rsci.wadr_d}
load inst "for:for:for:for:and" "and(2,24)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-89 -attr oid 88 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and} -attr area 24.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_and(24,2)"
load net {for:for:acc#4(0)} -pin  "for:for:for:for:and" {A0(0)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(1)} -pin  "for:for:for:for:and" {A0(1)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(2)} -pin  "for:for:for:for:and" {A0(2)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(3)} -pin  "for:for:for:for:and" {A0(3)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(4)} -pin  "for:for:for:for:and" {A0(4)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(5)} -pin  "for:for:for:for:and" {A0(5)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(6)} -pin  "for:for:for:for:and" {A0(6)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(7)} -pin  "for:for:for:for:and" {A0(7)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(8)} -pin  "for:for:for:for:and" {A0(8)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(9)} -pin  "for:for:for:for:and" {A0(9)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(10)} -pin  "for:for:for:for:and" {A0(10)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(11)} -pin  "for:for:for:for:and" {A0(11)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(12)} -pin  "for:for:for:for:and" {A0(12)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(13)} -pin  "for:for:for:for:and" {A0(13)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(14)} -pin  "for:for:for:for:and" {A0(14)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(15)} -pin  "for:for:for:for:and" {A0(15)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(16)} -pin  "for:for:for:for:and" {A0(16)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(17)} -pin  "for:for:for:for:and" {A0(17)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(18)} -pin  "for:for:for:for:and" {A0(18)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(19)} -pin  "for:for:for:for:and" {A0(19)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(20)} -pin  "for:for:for:for:and" {A0(20)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(21)} -pin  "for:for:for:for:and" {A0(21)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(22)} -pin  "for:for:for:for:and" {A0(22)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(23)} -pin  "for:for:for:for:and" {A0(23)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(0)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(1)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(2)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(3)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(4)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(5)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(6)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(7)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(8)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(9)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(10)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(11)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(12)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(13)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(14)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(15)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(16)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(17)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(18)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(19)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(20)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(21)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(22)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {fsm_output(2)} -pin  "for:for:for:for:and" {A1(23)} -attr vt d -attr @path {/conv/conv:core/for:for:exs}
load net {for:for:for:for:and(0)} -pin  "for:for:for:for:and" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(1)} -pin  "for:for:for:for:and" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(2)} -pin  "for:for:for:for:and" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(3)} -pin  "for:for:for:for:and" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(4)} -pin  "for:for:for:for:and" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(5)} -pin  "for:for:for:for:and" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(6)} -pin  "for:for:for:for:and" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(7)} -pin  "for:for:for:for:and" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(8)} -pin  "for:for:for:for:and" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(9)} -pin  "for:for:for:for:and" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(10)} -pin  "for:for:for:for:and" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(11)} -pin  "for:for:for:for:and" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(12)} -pin  "for:for:for:for:and" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(13)} -pin  "for:for:for:for:and" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(14)} -pin  "for:for:for:for:and" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(15)} -pin  "for:for:for:for:and" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(16)} -pin  "for:for:for:for:and" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(17)} -pin  "for:for:for:for:and" {Z(17)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(18)} -pin  "for:for:for:for:and" {Z(18)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(19)} -pin  "for:for:for:for:and" {Z(19)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(20)} -pin  "for:for:for:for:and" {Z(20)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(21)} -pin  "for:for:for:for:and" {Z(21)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(22)} -pin  "for:for:for:for:and" {Z(22)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load net {for:for:for:for:and(23)} -pin  "for:for:for:for:and" {Z(23)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:and}
load inst "for:for:acc#4" "add(24,-1,1,0,24)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-90 -attr oid 89 -attr vt d -attr @path {/conv/conv:core/for:for:acc#4} -attr area 24.000000 -attr delay 1.695000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_add(24,0,2,1,24)"
load net {for:for:not#1(0)} -pin  "for:for:acc#4" {A(0)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(1)} -pin  "for:for:acc#4" {A(1)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(2)} -pin  "for:for:acc#4" {A(2)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(3)} -pin  "for:for:acc#4" {A(3)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(4)} -pin  "for:for:acc#4" {A(4)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(5)} -pin  "for:for:acc#4" {A(5)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(6)} -pin  "for:for:acc#4" {A(6)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(7)} -pin  "for:for:acc#4" {A(7)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(8)} -pin  "for:for:acc#4" {A(8)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(9)} -pin  "for:for:acc#4" {A(9)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(10)} -pin  "for:for:acc#4" {A(10)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(11)} -pin  "for:for:acc#4" {A(11)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(12)} -pin  "for:for:acc#4" {A(12)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(13)} -pin  "for:for:acc#4" {A(13)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(14)} -pin  "for:for:acc#4" {A(14)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(15)} -pin  "for:for:acc#4" {A(15)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(16)} -pin  "for:for:acc#4" {A(16)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(17)} -pin  "for:for:acc#4" {A(17)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(18)} -pin  "for:for:acc#4" {A(18)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(19)} -pin  "for:for:acc#4" {A(19)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(20)} -pin  "for:for:acc#4" {A(20)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(21)} -pin  "for:for:acc#4" {A(21)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(22)} -pin  "for:for:acc#4" {A(22)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(23)} -pin  "for:for:acc#4" {A(23)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {PWR} -pin  "for:for:acc#4" {B(0)} -attr @path {/conv/conv:core/1#3}
load net {for:for:acc#4(0)} -pin  "for:for:acc#4" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(1)} -pin  "for:for:acc#4" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(2)} -pin  "for:for:acc#4" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(3)} -pin  "for:for:acc#4" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(4)} -pin  "for:for:acc#4" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(5)} -pin  "for:for:acc#4" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(6)} -pin  "for:for:acc#4" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(7)} -pin  "for:for:acc#4" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(8)} -pin  "for:for:acc#4" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(9)} -pin  "for:for:acc#4" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(10)} -pin  "for:for:acc#4" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(11)} -pin  "for:for:acc#4" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(12)} -pin  "for:for:acc#4" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(13)} -pin  "for:for:acc#4" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(14)} -pin  "for:for:acc#4" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(15)} -pin  "for:for:acc#4" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(16)} -pin  "for:for:acc#4" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(17)} -pin  "for:for:acc#4" {Z(17)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(18)} -pin  "for:for:acc#4" {Z(18)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(19)} -pin  "for:for:acc#4" {Z(19)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(20)} -pin  "for:for:acc#4" {Z(20)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(21)} -pin  "for:for:acc#4" {Z(21)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(22)} -pin  "for:for:acc#4" {Z(22)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load net {for:for:acc#4(23)} -pin  "for:for:acc#4" {Z(23)} -attr vt d -attr @path {/conv/conv:core/for:for:acc#4}
load inst "for:for:not#1" "not(24)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-91 -attr oid 90 -attr vt d -attr @path {/conv/conv:core/for:for:not#1} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_not(24)"
load net {image_in:rsci.q_d(8)} -pin  "for:for:not#1" {A(0)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(9)} -pin  "for:for:not#1" {A(1)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(10)} -pin  "for:for:not#1" {A(2)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(11)} -pin  "for:for:not#1" {A(3)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(12)} -pin  "for:for:not#1" {A(4)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(13)} -pin  "for:for:not#1" {A(5)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(14)} -pin  "for:for:not#1" {A(6)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(15)} -pin  "for:for:not#1" {A(7)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(16)} -pin  "for:for:not#1" {A(8)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(17)} -pin  "for:for:not#1" {A(9)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(18)} -pin  "for:for:not#1" {A(10)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(19)} -pin  "for:for:not#1" {A(11)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(20)} -pin  "for:for:not#1" {A(12)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(21)} -pin  "for:for:not#1" {A(13)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(22)} -pin  "for:for:not#1" {A(14)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(23)} -pin  "for:for:not#1" {A(15)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(24)} -pin  "for:for:not#1" {A(16)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(25)} -pin  "for:for:not#1" {A(17)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(26)} -pin  "for:for:not#1" {A(18)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(27)} -pin  "for:for:not#1" {A(19)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(28)} -pin  "for:for:not#1" {A(20)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(29)} -pin  "for:for:not#1" {A(21)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(30)} -pin  "for:for:not#1" {A(22)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {image_in:rsci.q_d(31)} -pin  "for:for:not#1" {A(23)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(31-8)}
load net {for:for:not#1(0)} -pin  "for:for:not#1" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(1)} -pin  "for:for:not#1" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(2)} -pin  "for:for:not#1" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(3)} -pin  "for:for:not#1" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(4)} -pin  "for:for:not#1" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(5)} -pin  "for:for:not#1" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(6)} -pin  "for:for:not#1" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(7)} -pin  "for:for:not#1" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(8)} -pin  "for:for:not#1" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(9)} -pin  "for:for:not#1" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(10)} -pin  "for:for:not#1" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(11)} -pin  "for:for:not#1" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(12)} -pin  "for:for:not#1" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(13)} -pin  "for:for:not#1" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(14)} -pin  "for:for:not#1" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(15)} -pin  "for:for:not#1" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(16)} -pin  "for:for:not#1" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(17)} -pin  "for:for:not#1" {Z(17)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(18)} -pin  "for:for:not#1" {Z(18)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(19)} -pin  "for:for:not#1" {Z(19)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(20)} -pin  "for:for:not#1" {Z(20)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(21)} -pin  "for:for:not#1" {Z(21)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(22)} -pin  "for:for:not#1" {Z(22)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load net {for:for:not#1(23)} -pin  "for:for:not#1" {Z(23)} -attr vt d -attr @path {/conv/conv:core/for:for:not#1}
load inst "for:i:for:i:nor" "nor(2,8)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-92 -attr oid 91 -attr vt d -attr @path {/conv/conv:core/for:i:for:i:nor} -attr area 8.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_nor(8,2)"
load net {image_in:rsci.q_d(0)} -pin  "for:i:for:i:nor" {A0(0)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(7-0)}
load net {image_in:rsci.q_d(1)} -pin  "for:i:for:i:nor" {A0(1)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(7-0)}
load net {image_in:rsci.q_d(2)} -pin  "for:i:for:i:nor" {A0(2)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(7-0)}
load net {image_in:rsci.q_d(3)} -pin  "for:i:for:i:nor" {A0(3)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(7-0)}
load net {image_in:rsci.q_d(4)} -pin  "for:i:for:i:nor" {A0(4)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(7-0)}
load net {image_in:rsci.q_d(5)} -pin  "for:i:for:i:nor" {A0(5)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(7-0)}
load net {image_in:rsci.q_d(6)} -pin  "for:i:for:i:nor" {A0(6)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(7-0)}
load net {image_in:rsci.q_d(7)} -pin  "for:i:for:i:nor" {A0(7)} -attr vt d -attr @path {/conv/conv:core/image_in:slc(image_in:rsci.q_d)(7-0)}
load net {for:i:not} -pin  "for:i:for:i:nor" {A1(0)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {for:i:not} -pin  "for:i:for:i:nor" {A1(1)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {for:i:not} -pin  "for:i:for:i:nor" {A1(2)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {for:i:not} -pin  "for:i:for:i:nor" {A1(3)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {for:i:not} -pin  "for:i:for:i:nor" {A1(4)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {for:i:not} -pin  "for:i:for:i:nor" {A1(5)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {for:i:not} -pin  "for:i:for:i:nor" {A1(6)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {for:i:not} -pin  "for:i:for:i:nor" {A1(7)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {for:i:for:i:nor(0)} -pin  "for:i:for:i:nor" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:nor}
load net {for:i:for:i:nor(1)} -pin  "for:i:for:i:nor" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:nor}
load net {for:i:for:i:nor(2)} -pin  "for:i:for:i:nor" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:nor}
load net {for:i:for:i:nor(3)} -pin  "for:i:for:i:nor" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:nor}
load net {for:i:for:i:nor(4)} -pin  "for:i:for:i:nor" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:nor}
load net {for:i:for:i:nor(5)} -pin  "for:i:for:i:nor" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:nor}
load net {for:i:for:i:nor(6)} -pin  "for:i:for:i:nor" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:nor}
load net {for:i:for:i:nor(7)} -pin  "for:i:for:i:nor" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:nor}
load inst "for:i:not" "not(1)" "INTERFACE" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-93 -attr oid 92 -attr @path {/conv/conv:core/for:i:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_xv.mgc_not(1)"
load net {fsm_output(2)} -pin  "for:i:not" {A(0)} -attr @path {/conv/conv:core/slc(fsm_output)(2)#3}
load net {for:i:not} -pin  "for:i:not" {Z(0)} -attr @path {/conv/conv:core/for:i:not}
### END MODULE 

module new "conv" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-94 -attr oid 93 -attr vt d -attr @path {/conv/clk}
load port {rst} input -symbol left_portin noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-95 -attr oid 94 -attr vt d -attr @path {/conv/rst}
load portBus image_in:rsc.radr(16:0) output 17 {image_in:rsc.radr(16)} {image_in:rsc.radr(15)} {image_in:rsc.radr(14)} {image_in:rsc.radr(13)} {image_in:rsc.radr(12)} {image_in:rsc.radr(11)} {image_in:rsc.radr(10)} {image_in:rsc.radr(9)} {image_in:rsc.radr(8)} {image_in:rsc.radr(7)} {image_in:rsc.radr(6)} {image_in:rsc.radr(5)} {image_in:rsc.radr(4)} {image_in:rsc.radr(3)} {image_in:rsc.radr(2)} {image_in:rsc.radr(1)} {image_in:rsc.radr(0)} -symbol right_portout noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-96 -attr oid 95 -attr vt d -attr @path {/conv/image_in:rsc.radr}
load portBus image_in:rsc.q(31:0) input 32 {image_in:rsc.q(31)} {image_in:rsc.q(30)} {image_in:rsc.q(29)} {image_in:rsc.q(28)} {image_in:rsc.q(27)} {image_in:rsc.q(26)} {image_in:rsc.q(25)} {image_in:rsc.q(24)} {image_in:rsc.q(23)} {image_in:rsc.q(22)} {image_in:rsc.q(21)} {image_in:rsc.q(20)} {image_in:rsc.q(19)} {image_in:rsc.q(18)} {image_in:rsc.q(17)} {image_in:rsc.q(16)} {image_in:rsc.q(15)} {image_in:rsc.q(14)} {image_in:rsc.q(13)} {image_in:rsc.q(12)} {image_in:rsc.q(11)} {image_in:rsc.q(10)} {image_in:rsc.q(9)} {image_in:rsc.q(8)} {image_in:rsc.q(7)} {image_in:rsc.q(6)} {image_in:rsc.q(5)} {image_in:rsc.q(4)} {image_in:rsc.q(3)} {image_in:rsc.q(2)} {image_in:rsc.q(1)} {image_in:rsc.q(0)} -symbol left_portin noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-97 -attr oid 96 -attr vt d -attr @path {/conv/image_in:rsc.q}
load port {image_in:rsc.re} output -symbol right_portout noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-98 -attr oid 97 -attr vt d -attr @path {/conv/image_in:rsc.re}
load port {image_in:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-99 -attr oid 98 -attr vt d -attr @path {/conv/image_in:rsc.triosy.lz}
load portBus image_out:rsc.wadr(16:0) output 17 {image_out:rsc.wadr(16)} {image_out:rsc.wadr(15)} {image_out:rsc.wadr(14)} {image_out:rsc.wadr(13)} {image_out:rsc.wadr(12)} {image_out:rsc.wadr(11)} {image_out:rsc.wadr(10)} {image_out:rsc.wadr(9)} {image_out:rsc.wadr(8)} {image_out:rsc.wadr(7)} {image_out:rsc.wadr(6)} {image_out:rsc.wadr(5)} {image_out:rsc.wadr(4)} {image_out:rsc.wadr(3)} {image_out:rsc.wadr(2)} {image_out:rsc.wadr(1)} {image_out:rsc.wadr(0)} -symbol right_portout noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-100 -attr oid 99 -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load portBus image_out:rsc.d(31:0) output 32 {image_out:rsc.d(31)} {image_out:rsc.d(30)} {image_out:rsc.d(29)} {image_out:rsc.d(28)} {image_out:rsc.d(27)} {image_out:rsc.d(26)} {image_out:rsc.d(25)} {image_out:rsc.d(24)} {image_out:rsc.d(23)} {image_out:rsc.d(22)} {image_out:rsc.d(21)} {image_out:rsc.d(20)} {image_out:rsc.d(19)} {image_out:rsc.d(18)} {image_out:rsc.d(17)} {image_out:rsc.d(16)} {image_out:rsc.d(15)} {image_out:rsc.d(14)} {image_out:rsc.d(13)} {image_out:rsc.d(12)} {image_out:rsc.d(11)} {image_out:rsc.d(10)} {image_out:rsc.d(9)} {image_out:rsc.d(8)} {image_out:rsc.d(7)} {image_out:rsc.d(6)} {image_out:rsc.d(5)} {image_out:rsc.d(4)} {image_out:rsc.d(3)} {image_out:rsc.d(2)} {image_out:rsc.d(1)} {image_out:rsc.d(0)} -symbol right_portout noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-101 -attr oid 100 -attr vt d -attr @path {/conv/image_out:rsc.d}
load port {image_out:rsc.we} output -symbol right_portout noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-102 -attr oid 101 -attr vt d -attr @path {/conv/image_out:rsc.we}
load port {image_out:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-103 -attr oid 102 -attr vt d -attr @path {/conv/image_out:rsc.triosy.lz}
load symbol "Xilinx_RAMS.BLOCK_1R1W_RBW_rport(32,17,66880,1):gen" "orig" GEN \
 fillcolor 1 \
     port {re} output \
     portBus q(31:0) input 32 {q(31)} {q(30)} {q(29)} {q(28)} {q(27)} {q(26)} {q(25)} {q(24)} {q(23)} {q(22)} {q(21)} {q(20)} {q(19)} {q(18)} {q(17)} {q(16)} {q(15)} {q(14)} {q(13)} {q(12)} {q(11)} {q(10)} {q(9)} {q(8)} {q(7)} {q(6)} {q(5)} {q(4)} {q(3)} {q(2)} {q(1)} {q(0)} \
     portBus radr(16:0) output 17 {radr(16)} {radr(15)} {radr(14)} {radr(13)} {radr(12)} {radr(11)} {radr(10)} {radr(9)} {radr(8)} {radr(7)} {radr(6)} {radr(5)} {radr(4)} {radr(3)} {radr(2)} {radr(1)} {radr(0)} \
     portBus radr_d(16:0) input 17 {radr_d(16)} {radr_d(15)} {radr_d(14)} {radr_d(13)} {radr_d(12)} {radr_d(11)} {radr_d(10)} {radr_d(9)} {radr_d(8)} {radr_d(7)} {radr_d(6)} {radr_d(5)} {radr_d(4)} {radr_d(3)} {radr_d(2)} {radr_d(1)} {radr_d(0)} \
     port {re_d} input \
     port {clk} input \
     portBus q_d(31:0) output 32 {q_d(31)} {q_d(30)} {q_d(29)} {q_d(28)} {q_d(27)} {q_d(26)} {q_d(25)} {q_d(24)} {q_d(23)} {q_d(22)} {q_d(21)} {q_d(20)} {q_d(19)} {q_d(18)} {q_d(17)} {q_d(16)} {q_d(15)} {q_d(14)} {q_d(13)} {q_d(12)} {q_d(11)} {q_d(10)} {q_d(9)} {q_d(8)} {q_d(7)} {q_d(6)} {q_d(5)} {q_d(4)} {q_d(3)} {q_d(2)} {q_d(1)} {q_d(0)} \

load symbol "Xilinx_RAMS.BLOCK_1R1W_RBW_wport(32,17,66880,2):gen" "orig" GEN \
 fillcolor 1 \
     port {we} output \
     portBus d(31:0) output 32 {d(31)} {d(30)} {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus wadr(16:0) output 17 {wadr(16)} {wadr(15)} {wadr(14)} {wadr(13)} {wadr(12)} {wadr(11)} {wadr(10)} {wadr(9)} {wadr(8)} {wadr(7)} {wadr(6)} {wadr(5)} {wadr(4)} {wadr(3)} {wadr(2)} {wadr(1)} {wadr(0)} \
     portBus wadr_d(16:0) input 17 {wadr_d(16)} {wadr_d(15)} {wadr_d(14)} {wadr_d(13)} {wadr_d(12)} {wadr_d(11)} {wadr_d(10)} {wadr_d(9)} {wadr_d(8)} {wadr_d(7)} {wadr_d(6)} {wadr_d(5)} {wadr_d(4)} {wadr_d(3)} {wadr_d(2)} {wadr_d(1)} {wadr_d(0)} \
     portBus d_d(31:0) input 32 {d_d(31)} {d_d(30)} {d_d(29)} {d_d(28)} {d_d(27)} {d_d(26)} {d_d(25)} {d_d(24)} {d_d(23)} {d_d(22)} {d_d(21)} {d_d(20)} {d_d(19)} {d_d(18)} {d_d(17)} {d_d(16)} {d_d(15)} {d_d(14)} {d_d(13)} {d_d(12)} {d_d(11)} {d_d(10)} {d_d(9)} {d_d(8)} {d_d(7)} {d_d(6)} {d_d(5)} {d_d(4)} {d_d(3)} {d_d(2)} {d_d(1)} {d_d(0)} \
     port {we_d} input \
     port {clk} input \

load symbol "conv:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {image_in:rsc.triosy.lz} output \
     port {image_out:rsc.triosy.lz} output \
     portBus image_in:rsci.radr_d(16:0) output 17 {image_in:rsci.radr_d(16)} {image_in:rsci.radr_d(15)} {image_in:rsci.radr_d(14)} {image_in:rsci.radr_d(13)} {image_in:rsci.radr_d(12)} {image_in:rsci.radr_d(11)} {image_in:rsci.radr_d(10)} {image_in:rsci.radr_d(9)} {image_in:rsci.radr_d(8)} {image_in:rsci.radr_d(7)} {image_in:rsci.radr_d(6)} {image_in:rsci.radr_d(5)} {image_in:rsci.radr_d(4)} {image_in:rsci.radr_d(3)} {image_in:rsci.radr_d(2)} {image_in:rsci.radr_d(1)} {image_in:rsci.radr_d(0)} \
     port {image_in:rsci.re_d} output \
     portBus image_in:rsci.q_d(31:0) input 32 {image_in:rsci.q_d(31)} {image_in:rsci.q_d(30)} {image_in:rsci.q_d(29)} {image_in:rsci.q_d(28)} {image_in:rsci.q_d(27)} {image_in:rsci.q_d(26)} {image_in:rsci.q_d(25)} {image_in:rsci.q_d(24)} {image_in:rsci.q_d(23)} {image_in:rsci.q_d(22)} {image_in:rsci.q_d(21)} {image_in:rsci.q_d(20)} {image_in:rsci.q_d(19)} {image_in:rsci.q_d(18)} {image_in:rsci.q_d(17)} {image_in:rsci.q_d(16)} {image_in:rsci.q_d(15)} {image_in:rsci.q_d(14)} {image_in:rsci.q_d(13)} {image_in:rsci.q_d(12)} {image_in:rsci.q_d(11)} {image_in:rsci.q_d(10)} {image_in:rsci.q_d(9)} {image_in:rsci.q_d(8)} {image_in:rsci.q_d(7)} {image_in:rsci.q_d(6)} {image_in:rsci.q_d(5)} {image_in:rsci.q_d(4)} {image_in:rsci.q_d(3)} {image_in:rsci.q_d(2)} {image_in:rsci.q_d(1)} {image_in:rsci.q_d(0)} \
     portBus image_out:rsci.wadr_d(16:0) output 17 {image_out:rsci.wadr_d(16)} {image_out:rsci.wadr_d(15)} {image_out:rsci.wadr_d(14)} {image_out:rsci.wadr_d(13)} {image_out:rsci.wadr_d(12)} {image_out:rsci.wadr_d(11)} {image_out:rsci.wadr_d(10)} {image_out:rsci.wadr_d(9)} {image_out:rsci.wadr_d(8)} {image_out:rsci.wadr_d(7)} {image_out:rsci.wadr_d(6)} {image_out:rsci.wadr_d(5)} {image_out:rsci.wadr_d(4)} {image_out:rsci.wadr_d(3)} {image_out:rsci.wadr_d(2)} {image_out:rsci.wadr_d(1)} {image_out:rsci.wadr_d(0)} \
     portBus image_out:rsci.d_d(31:0) output 32 {image_out:rsci.d_d(31)} {image_out:rsci.d_d(30)} {image_out:rsci.d_d(29)} {image_out:rsci.d_d(28)} {image_out:rsci.d_d(27)} {image_out:rsci.d_d(26)} {image_out:rsci.d_d(25)} {image_out:rsci.d_d(24)} {image_out:rsci.d_d(23)} {image_out:rsci.d_d(22)} {image_out:rsci.d_d(21)} {image_out:rsci.d_d(20)} {image_out:rsci.d_d(19)} {image_out:rsci.d_d(18)} {image_out:rsci.d_d(17)} {image_out:rsci.d_d(16)} {image_out:rsci.d_d(15)} {image_out:rsci.d_d(14)} {image_out:rsci.d_d(13)} {image_out:rsci.d_d(12)} {image_out:rsci.d_d(11)} {image_out:rsci.d_d(10)} {image_out:rsci.d_d(9)} {image_out:rsci.d_d(8)} {image_out:rsci.d_d(7)} {image_out:rsci.d_d(6)} {image_out:rsci.d_d(5)} {image_out:rsci.d_d(4)} {image_out:rsci.d_d(3)} {image_out:rsci.d_d(2)} {image_out:rsci.d_d(1)} {image_out:rsci.d_d(0)} \
     port {image_out:rsci.we_d} output \

load net {image_in:rsci.radr_d(0)} -attr vt d
load net {image_in:rsci.radr_d(1)} -attr vt d
load net {image_in:rsci.radr_d(2)} -attr vt d
load net {image_in:rsci.radr_d(3)} -attr vt d
load net {image_in:rsci.radr_d(4)} -attr vt d
load net {image_in:rsci.radr_d(5)} -attr vt d
load net {image_in:rsci.radr_d(6)} -attr vt d
load net {image_in:rsci.radr_d(7)} -attr vt d
load net {image_in:rsci.radr_d(8)} -attr vt d
load net {image_in:rsci.radr_d(9)} -attr vt d
load net {image_in:rsci.radr_d(10)} -attr vt d
load net {image_in:rsci.radr_d(11)} -attr vt d
load net {image_in:rsci.radr_d(12)} -attr vt d
load net {image_in:rsci.radr_d(13)} -attr vt d
load net {image_in:rsci.radr_d(14)} -attr vt d
load net {image_in:rsci.radr_d(15)} -attr vt d
load net {image_in:rsci.radr_d(16)} -attr vt d
load netBundle {image_in:rsci.radr_d} 17 {image_in:rsci.radr_d(0)} {image_in:rsci.radr_d(1)} {image_in:rsci.radr_d(2)} {image_in:rsci.radr_d(3)} {image_in:rsci.radr_d(4)} {image_in:rsci.radr_d(5)} {image_in:rsci.radr_d(6)} {image_in:rsci.radr_d(7)} {image_in:rsci.radr_d(8)} {image_in:rsci.radr_d(9)} {image_in:rsci.radr_d(10)} {image_in:rsci.radr_d(11)} {image_in:rsci.radr_d(12)} {image_in:rsci.radr_d(13)} {image_in:rsci.radr_d(14)} {image_in:rsci.radr_d(15)} {image_in:rsci.radr_d(16)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-104 -attr oid 103 -attr vt d -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.re_d} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-105 -attr oid 104 -attr vt d
load net {image_in:rsci.q_d(0)} -attr vt d
load net {image_in:rsci.q_d(1)} -attr vt d
load net {image_in:rsci.q_d(2)} -attr vt d
load net {image_in:rsci.q_d(3)} -attr vt d
load net {image_in:rsci.q_d(4)} -attr vt d
load net {image_in:rsci.q_d(5)} -attr vt d
load net {image_in:rsci.q_d(6)} -attr vt d
load net {image_in:rsci.q_d(7)} -attr vt d
load net {image_in:rsci.q_d(8)} -attr vt d
load net {image_in:rsci.q_d(9)} -attr vt d
load net {image_in:rsci.q_d(10)} -attr vt d
load net {image_in:rsci.q_d(11)} -attr vt d
load net {image_in:rsci.q_d(12)} -attr vt d
load net {image_in:rsci.q_d(13)} -attr vt d
load net {image_in:rsci.q_d(14)} -attr vt d
load net {image_in:rsci.q_d(15)} -attr vt d
load net {image_in:rsci.q_d(16)} -attr vt d
load net {image_in:rsci.q_d(17)} -attr vt d
load net {image_in:rsci.q_d(18)} -attr vt d
load net {image_in:rsci.q_d(19)} -attr vt d
load net {image_in:rsci.q_d(20)} -attr vt d
load net {image_in:rsci.q_d(21)} -attr vt d
load net {image_in:rsci.q_d(22)} -attr vt d
load net {image_in:rsci.q_d(23)} -attr vt d
load net {image_in:rsci.q_d(24)} -attr vt d
load net {image_in:rsci.q_d(25)} -attr vt d
load net {image_in:rsci.q_d(26)} -attr vt d
load net {image_in:rsci.q_d(27)} -attr vt d
load net {image_in:rsci.q_d(28)} -attr vt d
load net {image_in:rsci.q_d(29)} -attr vt d
load net {image_in:rsci.q_d(30)} -attr vt d
load net {image_in:rsci.q_d(31)} -attr vt d
load netBundle {image_in:rsci.q_d} 32 {image_in:rsci.q_d(0)} {image_in:rsci.q_d(1)} {image_in:rsci.q_d(2)} {image_in:rsci.q_d(3)} {image_in:rsci.q_d(4)} {image_in:rsci.q_d(5)} {image_in:rsci.q_d(6)} {image_in:rsci.q_d(7)} {image_in:rsci.q_d(8)} {image_in:rsci.q_d(9)} {image_in:rsci.q_d(10)} {image_in:rsci.q_d(11)} {image_in:rsci.q_d(12)} {image_in:rsci.q_d(13)} {image_in:rsci.q_d(14)} {image_in:rsci.q_d(15)} {image_in:rsci.q_d(16)} {image_in:rsci.q_d(17)} {image_in:rsci.q_d(18)} {image_in:rsci.q_d(19)} {image_in:rsci.q_d(20)} {image_in:rsci.q_d(21)} {image_in:rsci.q_d(22)} {image_in:rsci.q_d(23)} {image_in:rsci.q_d(24)} {image_in:rsci.q_d(25)} {image_in:rsci.q_d(26)} {image_in:rsci.q_d(27)} {image_in:rsci.q_d(28)} {image_in:rsci.q_d(29)} {image_in:rsci.q_d(30)} {image_in:rsci.q_d(31)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-106 -attr oid 105 -attr vt d -attr @path {/conv/image_in:rsci.q_d}
load net {image_out:rsci.wadr_d(0)} -attr vt d
load net {image_out:rsci.wadr_d(1)} -attr vt d
load net {image_out:rsci.wadr_d(2)} -attr vt d
load net {image_out:rsci.wadr_d(3)} -attr vt d
load net {image_out:rsci.wadr_d(4)} -attr vt d
load net {image_out:rsci.wadr_d(5)} -attr vt d
load net {image_out:rsci.wadr_d(6)} -attr vt d
load net {image_out:rsci.wadr_d(7)} -attr vt d
load net {image_out:rsci.wadr_d(8)} -attr vt d
load net {image_out:rsci.wadr_d(9)} -attr vt d
load net {image_out:rsci.wadr_d(10)} -attr vt d
load net {image_out:rsci.wadr_d(11)} -attr vt d
load net {image_out:rsci.wadr_d(12)} -attr vt d
load net {image_out:rsci.wadr_d(13)} -attr vt d
load net {image_out:rsci.wadr_d(14)} -attr vt d
load net {image_out:rsci.wadr_d(15)} -attr vt d
load net {image_out:rsci.wadr_d(16)} -attr vt d
load netBundle {image_out:rsci.wadr_d} 17 {image_out:rsci.wadr_d(0)} {image_out:rsci.wadr_d(1)} {image_out:rsci.wadr_d(2)} {image_out:rsci.wadr_d(3)} {image_out:rsci.wadr_d(4)} {image_out:rsci.wadr_d(5)} {image_out:rsci.wadr_d(6)} {image_out:rsci.wadr_d(7)} {image_out:rsci.wadr_d(8)} {image_out:rsci.wadr_d(9)} {image_out:rsci.wadr_d(10)} {image_out:rsci.wadr_d(11)} {image_out:rsci.wadr_d(12)} {image_out:rsci.wadr_d(13)} {image_out:rsci.wadr_d(14)} {image_out:rsci.wadr_d(15)} {image_out:rsci.wadr_d(16)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-107 -attr oid 106 -attr vt d -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.d_d(0)} -attr vt d
load net {image_out:rsci.d_d(1)} -attr vt d
load net {image_out:rsci.d_d(2)} -attr vt d
load net {image_out:rsci.d_d(3)} -attr vt d
load net {image_out:rsci.d_d(4)} -attr vt d
load net {image_out:rsci.d_d(5)} -attr vt d
load net {image_out:rsci.d_d(6)} -attr vt d
load net {image_out:rsci.d_d(7)} -attr vt d
load net {image_out:rsci.d_d(8)} -attr vt d
load net {image_out:rsci.d_d(9)} -attr vt d
load net {image_out:rsci.d_d(10)} -attr vt d
load net {image_out:rsci.d_d(11)} -attr vt d
load net {image_out:rsci.d_d(12)} -attr vt d
load net {image_out:rsci.d_d(13)} -attr vt d
load net {image_out:rsci.d_d(14)} -attr vt d
load net {image_out:rsci.d_d(15)} -attr vt d
load net {image_out:rsci.d_d(16)} -attr vt d
load net {image_out:rsci.d_d(17)} -attr vt d
load net {image_out:rsci.d_d(18)} -attr vt d
load net {image_out:rsci.d_d(19)} -attr vt d
load net {image_out:rsci.d_d(20)} -attr vt d
load net {image_out:rsci.d_d(21)} -attr vt d
load net {image_out:rsci.d_d(22)} -attr vt d
load net {image_out:rsci.d_d(23)} -attr vt d
load net {image_out:rsci.d_d(24)} -attr vt d
load net {image_out:rsci.d_d(25)} -attr vt d
load net {image_out:rsci.d_d(26)} -attr vt d
load net {image_out:rsci.d_d(27)} -attr vt d
load net {image_out:rsci.d_d(28)} -attr vt d
load net {image_out:rsci.d_d(29)} -attr vt d
load net {image_out:rsci.d_d(30)} -attr vt d
load net {image_out:rsci.d_d(31)} -attr vt d
load netBundle {image_out:rsci.d_d} 32 {image_out:rsci.d_d(0)} {image_out:rsci.d_d(1)} {image_out:rsci.d_d(2)} {image_out:rsci.d_d(3)} {image_out:rsci.d_d(4)} {image_out:rsci.d_d(5)} {image_out:rsci.d_d(6)} {image_out:rsci.d_d(7)} {image_out:rsci.d_d(8)} {image_out:rsci.d_d(9)} {image_out:rsci.d_d(10)} {image_out:rsci.d_d(11)} {image_out:rsci.d_d(12)} {image_out:rsci.d_d(13)} {image_out:rsci.d_d(14)} {image_out:rsci.d_d(15)} {image_out:rsci.d_d(16)} {image_out:rsci.d_d(17)} {image_out:rsci.d_d(18)} {image_out:rsci.d_d(19)} {image_out:rsci.d_d(20)} {image_out:rsci.d_d(21)} {image_out:rsci.d_d(22)} {image_out:rsci.d_d(23)} {image_out:rsci.d_d(24)} {image_out:rsci.d_d(25)} {image_out:rsci.d_d(26)} {image_out:rsci.d_d(27)} {image_out:rsci.d_d(28)} {image_out:rsci.d_d(29)} {image_out:rsci.d_d(30)} {image_out:rsci.d_d(31)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-108 -attr oid 107 -attr vt d -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.we_d} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-109 -attr oid 108 -attr vt d
load net {clk} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-110 -attr oid 109 -attr vt d
load net {clk} -port {clk} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-111 -attr oid 110 -attr vt d
load net {rst} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-112 -attr oid 111 -attr vt d
load net {rst} -port {rst} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-113 -attr oid 112 -attr vt d
load net {image_in:rsc.radr(0)} -attr vt d
load net {image_in:rsc.radr(1)} -attr vt d
load net {image_in:rsc.radr(2)} -attr vt d
load net {image_in:rsc.radr(3)} -attr vt d
load net {image_in:rsc.radr(4)} -attr vt d
load net {image_in:rsc.radr(5)} -attr vt d
load net {image_in:rsc.radr(6)} -attr vt d
load net {image_in:rsc.radr(7)} -attr vt d
load net {image_in:rsc.radr(8)} -attr vt d
load net {image_in:rsc.radr(9)} -attr vt d
load net {image_in:rsc.radr(10)} -attr vt d
load net {image_in:rsc.radr(11)} -attr vt d
load net {image_in:rsc.radr(12)} -attr vt d
load net {image_in:rsc.radr(13)} -attr vt d
load net {image_in:rsc.radr(14)} -attr vt d
load net {image_in:rsc.radr(15)} -attr vt d
load net {image_in:rsc.radr(16)} -attr vt d
load netBundle {image_in:rsc.radr} 17 {image_in:rsc.radr(0)} {image_in:rsc.radr(1)} {image_in:rsc.radr(2)} {image_in:rsc.radr(3)} {image_in:rsc.radr(4)} {image_in:rsc.radr(5)} {image_in:rsc.radr(6)} {image_in:rsc.radr(7)} {image_in:rsc.radr(8)} {image_in:rsc.radr(9)} {image_in:rsc.radr(10)} {image_in:rsc.radr(11)} {image_in:rsc.radr(12)} {image_in:rsc.radr(13)} {image_in:rsc.radr(14)} {image_in:rsc.radr(15)} {image_in:rsc.radr(16)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-114 -attr oid 113 -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(0)} -port {image_in:rsc.radr(0)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(1)} -port {image_in:rsc.radr(1)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(2)} -port {image_in:rsc.radr(2)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(3)} -port {image_in:rsc.radr(3)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(4)} -port {image_in:rsc.radr(4)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(5)} -port {image_in:rsc.radr(5)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(6)} -port {image_in:rsc.radr(6)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(7)} -port {image_in:rsc.radr(7)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(8)} -port {image_in:rsc.radr(8)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(9)} -port {image_in:rsc.radr(9)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(10)} -port {image_in:rsc.radr(10)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(11)} -port {image_in:rsc.radr(11)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(12)} -port {image_in:rsc.radr(12)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(13)} -port {image_in:rsc.radr(13)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(14)} -port {image_in:rsc.radr(14)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(15)} -port {image_in:rsc.radr(15)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(16)} -port {image_in:rsc.radr(16)} -attr vt d -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.q(0)} -attr vt d
load net {image_in:rsc.q(1)} -attr vt d
load net {image_in:rsc.q(2)} -attr vt d
load net {image_in:rsc.q(3)} -attr vt d
load net {image_in:rsc.q(4)} -attr vt d
load net {image_in:rsc.q(5)} -attr vt d
load net {image_in:rsc.q(6)} -attr vt d
load net {image_in:rsc.q(7)} -attr vt d
load net {image_in:rsc.q(8)} -attr vt d
load net {image_in:rsc.q(9)} -attr vt d
load net {image_in:rsc.q(10)} -attr vt d
load net {image_in:rsc.q(11)} -attr vt d
load net {image_in:rsc.q(12)} -attr vt d
load net {image_in:rsc.q(13)} -attr vt d
load net {image_in:rsc.q(14)} -attr vt d
load net {image_in:rsc.q(15)} -attr vt d
load net {image_in:rsc.q(16)} -attr vt d
load net {image_in:rsc.q(17)} -attr vt d
load net {image_in:rsc.q(18)} -attr vt d
load net {image_in:rsc.q(19)} -attr vt d
load net {image_in:rsc.q(20)} -attr vt d
load net {image_in:rsc.q(21)} -attr vt d
load net {image_in:rsc.q(22)} -attr vt d
load net {image_in:rsc.q(23)} -attr vt d
load net {image_in:rsc.q(24)} -attr vt d
load net {image_in:rsc.q(25)} -attr vt d
load net {image_in:rsc.q(26)} -attr vt d
load net {image_in:rsc.q(27)} -attr vt d
load net {image_in:rsc.q(28)} -attr vt d
load net {image_in:rsc.q(29)} -attr vt d
load net {image_in:rsc.q(30)} -attr vt d
load net {image_in:rsc.q(31)} -attr vt d
load netBundle {image_in:rsc.q} 32 {image_in:rsc.q(0)} {image_in:rsc.q(1)} {image_in:rsc.q(2)} {image_in:rsc.q(3)} {image_in:rsc.q(4)} {image_in:rsc.q(5)} {image_in:rsc.q(6)} {image_in:rsc.q(7)} {image_in:rsc.q(8)} {image_in:rsc.q(9)} {image_in:rsc.q(10)} {image_in:rsc.q(11)} {image_in:rsc.q(12)} {image_in:rsc.q(13)} {image_in:rsc.q(14)} {image_in:rsc.q(15)} {image_in:rsc.q(16)} {image_in:rsc.q(17)} {image_in:rsc.q(18)} {image_in:rsc.q(19)} {image_in:rsc.q(20)} {image_in:rsc.q(21)} {image_in:rsc.q(22)} {image_in:rsc.q(23)} {image_in:rsc.q(24)} {image_in:rsc.q(25)} {image_in:rsc.q(26)} {image_in:rsc.q(27)} {image_in:rsc.q(28)} {image_in:rsc.q(29)} {image_in:rsc.q(30)} {image_in:rsc.q(31)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-115 -attr oid 114 -attr vt d -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(0)} -port {image_in:rsc.q(0)} -attr vt d
load net {image_in:rsc.q(1)} -port {image_in:rsc.q(1)} -attr vt d
load net {image_in:rsc.q(2)} -port {image_in:rsc.q(2)} -attr vt d
load net {image_in:rsc.q(3)} -port {image_in:rsc.q(3)} -attr vt d
load net {image_in:rsc.q(4)} -port {image_in:rsc.q(4)} -attr vt d
load net {image_in:rsc.q(5)} -port {image_in:rsc.q(5)} -attr vt d
load net {image_in:rsc.q(6)} -port {image_in:rsc.q(6)} -attr vt d
load net {image_in:rsc.q(7)} -port {image_in:rsc.q(7)} -attr vt d
load net {image_in:rsc.q(8)} -port {image_in:rsc.q(8)} -attr vt d
load net {image_in:rsc.q(9)} -port {image_in:rsc.q(9)} -attr vt d
load net {image_in:rsc.q(10)} -port {image_in:rsc.q(10)} -attr vt d
load net {image_in:rsc.q(11)} -port {image_in:rsc.q(11)} -attr vt d
load net {image_in:rsc.q(12)} -port {image_in:rsc.q(12)} -attr vt d
load net {image_in:rsc.q(13)} -port {image_in:rsc.q(13)} -attr vt d
load net {image_in:rsc.q(14)} -port {image_in:rsc.q(14)} -attr vt d
load net {image_in:rsc.q(15)} -port {image_in:rsc.q(15)} -attr vt d
load net {image_in:rsc.q(16)} -port {image_in:rsc.q(16)} -attr vt d
load net {image_in:rsc.q(17)} -port {image_in:rsc.q(17)} -attr vt d
load net {image_in:rsc.q(18)} -port {image_in:rsc.q(18)} -attr vt d
load net {image_in:rsc.q(19)} -port {image_in:rsc.q(19)} -attr vt d
load net {image_in:rsc.q(20)} -port {image_in:rsc.q(20)} -attr vt d
load net {image_in:rsc.q(21)} -port {image_in:rsc.q(21)} -attr vt d
load net {image_in:rsc.q(22)} -port {image_in:rsc.q(22)} -attr vt d
load net {image_in:rsc.q(23)} -port {image_in:rsc.q(23)} -attr vt d
load net {image_in:rsc.q(24)} -port {image_in:rsc.q(24)} -attr vt d
load net {image_in:rsc.q(25)} -port {image_in:rsc.q(25)} -attr vt d
load net {image_in:rsc.q(26)} -port {image_in:rsc.q(26)} -attr vt d
load net {image_in:rsc.q(27)} -port {image_in:rsc.q(27)} -attr vt d
load net {image_in:rsc.q(28)} -port {image_in:rsc.q(28)} -attr vt d
load net {image_in:rsc.q(29)} -port {image_in:rsc.q(29)} -attr vt d
load net {image_in:rsc.q(30)} -port {image_in:rsc.q(30)} -attr vt d
load net {image_in:rsc.q(31)} -port {image_in:rsc.q(31)} -attr vt d
load netBundle {image_in:rsc.q} 32 {image_in:rsc.q(0)} {image_in:rsc.q(1)} {image_in:rsc.q(2)} {image_in:rsc.q(3)} {image_in:rsc.q(4)} {image_in:rsc.q(5)} {image_in:rsc.q(6)} {image_in:rsc.q(7)} {image_in:rsc.q(8)} {image_in:rsc.q(9)} {image_in:rsc.q(10)} {image_in:rsc.q(11)} {image_in:rsc.q(12)} {image_in:rsc.q(13)} {image_in:rsc.q(14)} {image_in:rsc.q(15)} {image_in:rsc.q(16)} {image_in:rsc.q(17)} {image_in:rsc.q(18)} {image_in:rsc.q(19)} {image_in:rsc.q(20)} {image_in:rsc.q(21)} {image_in:rsc.q(22)} {image_in:rsc.q(23)} {image_in:rsc.q(24)} {image_in:rsc.q(25)} {image_in:rsc.q(26)} {image_in:rsc.q(27)} {image_in:rsc.q(28)} {image_in:rsc.q(29)} {image_in:rsc.q(30)} {image_in:rsc.q(31)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-116 -attr oid 115 -attr vt d -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.re} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-117 -attr oid 116 -attr vt d
load net {image_in:rsc.re} -port {image_in:rsc.re} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-118 -attr oid 117 -attr vt d -attr @path {/conv/image_in:rsc.re}
load net {image_in:rsc.triosy.lz} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-119 -attr oid 118 -attr vt d
load net {image_in:rsc.triosy.lz} -port {image_in:rsc.triosy.lz} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-120 -attr oid 119 -attr vt d -attr @path {/conv/image_in:rsc.triosy.lz}
load net {image_out:rsc.wadr(0)} -attr vt d
load net {image_out:rsc.wadr(1)} -attr vt d
load net {image_out:rsc.wadr(2)} -attr vt d
load net {image_out:rsc.wadr(3)} -attr vt d
load net {image_out:rsc.wadr(4)} -attr vt d
load net {image_out:rsc.wadr(5)} -attr vt d
load net {image_out:rsc.wadr(6)} -attr vt d
load net {image_out:rsc.wadr(7)} -attr vt d
load net {image_out:rsc.wadr(8)} -attr vt d
load net {image_out:rsc.wadr(9)} -attr vt d
load net {image_out:rsc.wadr(10)} -attr vt d
load net {image_out:rsc.wadr(11)} -attr vt d
load net {image_out:rsc.wadr(12)} -attr vt d
load net {image_out:rsc.wadr(13)} -attr vt d
load net {image_out:rsc.wadr(14)} -attr vt d
load net {image_out:rsc.wadr(15)} -attr vt d
load net {image_out:rsc.wadr(16)} -attr vt d
load netBundle {image_out:rsc.wadr} 17 {image_out:rsc.wadr(0)} {image_out:rsc.wadr(1)} {image_out:rsc.wadr(2)} {image_out:rsc.wadr(3)} {image_out:rsc.wadr(4)} {image_out:rsc.wadr(5)} {image_out:rsc.wadr(6)} {image_out:rsc.wadr(7)} {image_out:rsc.wadr(8)} {image_out:rsc.wadr(9)} {image_out:rsc.wadr(10)} {image_out:rsc.wadr(11)} {image_out:rsc.wadr(12)} {image_out:rsc.wadr(13)} {image_out:rsc.wadr(14)} {image_out:rsc.wadr(15)} {image_out:rsc.wadr(16)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-121 -attr oid 120 -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(0)} -port {image_out:rsc.wadr(0)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(1)} -port {image_out:rsc.wadr(1)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(2)} -port {image_out:rsc.wadr(2)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(3)} -port {image_out:rsc.wadr(3)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(4)} -port {image_out:rsc.wadr(4)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(5)} -port {image_out:rsc.wadr(5)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(6)} -port {image_out:rsc.wadr(6)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(7)} -port {image_out:rsc.wadr(7)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(8)} -port {image_out:rsc.wadr(8)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(9)} -port {image_out:rsc.wadr(9)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(10)} -port {image_out:rsc.wadr(10)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(11)} -port {image_out:rsc.wadr(11)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(12)} -port {image_out:rsc.wadr(12)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(13)} -port {image_out:rsc.wadr(13)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(14)} -port {image_out:rsc.wadr(14)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(15)} -port {image_out:rsc.wadr(15)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(16)} -port {image_out:rsc.wadr(16)} -attr vt d -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.d(0)} -attr vt d
load net {image_out:rsc.d(1)} -attr vt d
load net {image_out:rsc.d(2)} -attr vt d
load net {image_out:rsc.d(3)} -attr vt d
load net {image_out:rsc.d(4)} -attr vt d
load net {image_out:rsc.d(5)} -attr vt d
load net {image_out:rsc.d(6)} -attr vt d
load net {image_out:rsc.d(7)} -attr vt d
load net {image_out:rsc.d(8)} -attr vt d
load net {image_out:rsc.d(9)} -attr vt d
load net {image_out:rsc.d(10)} -attr vt d
load net {image_out:rsc.d(11)} -attr vt d
load net {image_out:rsc.d(12)} -attr vt d
load net {image_out:rsc.d(13)} -attr vt d
load net {image_out:rsc.d(14)} -attr vt d
load net {image_out:rsc.d(15)} -attr vt d
load net {image_out:rsc.d(16)} -attr vt d
load net {image_out:rsc.d(17)} -attr vt d
load net {image_out:rsc.d(18)} -attr vt d
load net {image_out:rsc.d(19)} -attr vt d
load net {image_out:rsc.d(20)} -attr vt d
load net {image_out:rsc.d(21)} -attr vt d
load net {image_out:rsc.d(22)} -attr vt d
load net {image_out:rsc.d(23)} -attr vt d
load net {image_out:rsc.d(24)} -attr vt d
load net {image_out:rsc.d(25)} -attr vt d
load net {image_out:rsc.d(26)} -attr vt d
load net {image_out:rsc.d(27)} -attr vt d
load net {image_out:rsc.d(28)} -attr vt d
load net {image_out:rsc.d(29)} -attr vt d
load net {image_out:rsc.d(30)} -attr vt d
load net {image_out:rsc.d(31)} -attr vt d
load netBundle {image_out:rsc.d} 32 {image_out:rsc.d(0)} {image_out:rsc.d(1)} {image_out:rsc.d(2)} {image_out:rsc.d(3)} {image_out:rsc.d(4)} {image_out:rsc.d(5)} {image_out:rsc.d(6)} {image_out:rsc.d(7)} {image_out:rsc.d(8)} {image_out:rsc.d(9)} {image_out:rsc.d(10)} {image_out:rsc.d(11)} {image_out:rsc.d(12)} {image_out:rsc.d(13)} {image_out:rsc.d(14)} {image_out:rsc.d(15)} {image_out:rsc.d(16)} {image_out:rsc.d(17)} {image_out:rsc.d(18)} {image_out:rsc.d(19)} {image_out:rsc.d(20)} {image_out:rsc.d(21)} {image_out:rsc.d(22)} {image_out:rsc.d(23)} {image_out:rsc.d(24)} {image_out:rsc.d(25)} {image_out:rsc.d(26)} {image_out:rsc.d(27)} {image_out:rsc.d(28)} {image_out:rsc.d(29)} {image_out:rsc.d(30)} {image_out:rsc.d(31)} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-122 -attr oid 121 -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(0)} -port {image_out:rsc.d(0)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(1)} -port {image_out:rsc.d(1)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(2)} -port {image_out:rsc.d(2)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(3)} -port {image_out:rsc.d(3)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(4)} -port {image_out:rsc.d(4)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(5)} -port {image_out:rsc.d(5)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(6)} -port {image_out:rsc.d(6)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(7)} -port {image_out:rsc.d(7)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(8)} -port {image_out:rsc.d(8)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(9)} -port {image_out:rsc.d(9)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(10)} -port {image_out:rsc.d(10)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(11)} -port {image_out:rsc.d(11)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(12)} -port {image_out:rsc.d(12)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(13)} -port {image_out:rsc.d(13)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(14)} -port {image_out:rsc.d(14)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(15)} -port {image_out:rsc.d(15)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(16)} -port {image_out:rsc.d(16)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(17)} -port {image_out:rsc.d(17)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(18)} -port {image_out:rsc.d(18)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(19)} -port {image_out:rsc.d(19)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(20)} -port {image_out:rsc.d(20)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(21)} -port {image_out:rsc.d(21)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(22)} -port {image_out:rsc.d(22)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(23)} -port {image_out:rsc.d(23)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(24)} -port {image_out:rsc.d(24)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(25)} -port {image_out:rsc.d(25)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(26)} -port {image_out:rsc.d(26)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(27)} -port {image_out:rsc.d(27)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(28)} -port {image_out:rsc.d(28)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(29)} -port {image_out:rsc.d(29)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(30)} -port {image_out:rsc.d(30)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(31)} -port {image_out:rsc.d(31)} -attr vt d -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.we} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-123 -attr oid 122 -attr vt d
load net {image_out:rsc.we} -port {image_out:rsc.we} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-124 -attr oid 123 -attr vt d -attr @path {/conv/image_out:rsc.we}
load net {image_out:rsc.triosy.lz} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-125 -attr oid 124 -attr vt d
load net {image_out:rsc.triosy.lz} -port {image_out:rsc.triosy.lz} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-126 -attr oid 125 -attr vt d -attr @path {/conv/image_out:rsc.triosy.lz}
load inst "image_in:rsci" "Xilinx_RAMS.BLOCK_1R1W_RBW_rport(32,17,66880,1):gen" "orig" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-127 -attr oid 126 -attr vt dc -attr @path {/conv/image_in:rsci} -attr hier "/conv/Xilinx_RAMS.BLOCK_1R1W_RBW_rport(32,17,66880,1):gen"
load net {image_in:rsc.re} -pin  "image_in:rsci" {re} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-128 -attr oid 127 -attr vt dc -attr @path {/conv/image_in:rsc.re}
load net {image_in:rsc.q(0)} -pin  "image_in:rsci" {q(0)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(1)} -pin  "image_in:rsci" {q(1)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(2)} -pin  "image_in:rsci" {q(2)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(3)} -pin  "image_in:rsci" {q(3)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(4)} -pin  "image_in:rsci" {q(4)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(5)} -pin  "image_in:rsci" {q(5)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(6)} -pin  "image_in:rsci" {q(6)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(7)} -pin  "image_in:rsci" {q(7)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(8)} -pin  "image_in:rsci" {q(8)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(9)} -pin  "image_in:rsci" {q(9)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(10)} -pin  "image_in:rsci" {q(10)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(11)} -pin  "image_in:rsci" {q(11)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(12)} -pin  "image_in:rsci" {q(12)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(13)} -pin  "image_in:rsci" {q(13)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(14)} -pin  "image_in:rsci" {q(14)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(15)} -pin  "image_in:rsci" {q(15)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(16)} -pin  "image_in:rsci" {q(16)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(17)} -pin  "image_in:rsci" {q(17)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(18)} -pin  "image_in:rsci" {q(18)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(19)} -pin  "image_in:rsci" {q(19)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(20)} -pin  "image_in:rsci" {q(20)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(21)} -pin  "image_in:rsci" {q(21)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(22)} -pin  "image_in:rsci" {q(22)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(23)} -pin  "image_in:rsci" {q(23)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(24)} -pin  "image_in:rsci" {q(24)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(25)} -pin  "image_in:rsci" {q(25)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(26)} -pin  "image_in:rsci" {q(26)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(27)} -pin  "image_in:rsci" {q(27)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(28)} -pin  "image_in:rsci" {q(28)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(29)} -pin  "image_in:rsci" {q(29)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(30)} -pin  "image_in:rsci" {q(30)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.q(31)} -pin  "image_in:rsci" {q(31)} -attr vt dc -attr @path {/conv/image_in:rsc.q}
load net {image_in:rsc.radr(0)} -pin  "image_in:rsci" {radr(0)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(1)} -pin  "image_in:rsci" {radr(1)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(2)} -pin  "image_in:rsci" {radr(2)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(3)} -pin  "image_in:rsci" {radr(3)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(4)} -pin  "image_in:rsci" {radr(4)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(5)} -pin  "image_in:rsci" {radr(5)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(6)} -pin  "image_in:rsci" {radr(6)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(7)} -pin  "image_in:rsci" {radr(7)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(8)} -pin  "image_in:rsci" {radr(8)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(9)} -pin  "image_in:rsci" {radr(9)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(10)} -pin  "image_in:rsci" {radr(10)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(11)} -pin  "image_in:rsci" {radr(11)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(12)} -pin  "image_in:rsci" {radr(12)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(13)} -pin  "image_in:rsci" {radr(13)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(14)} -pin  "image_in:rsci" {radr(14)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(15)} -pin  "image_in:rsci" {radr(15)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsc.radr(16)} -pin  "image_in:rsci" {radr(16)} -attr vt dc -attr @path {/conv/image_in:rsc.radr}
load net {image_in:rsci.radr_d(0)} -pin  "image_in:rsci" {radr_d(0)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(1)} -pin  "image_in:rsci" {radr_d(1)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(2)} -pin  "image_in:rsci" {radr_d(2)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(3)} -pin  "image_in:rsci" {radr_d(3)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(4)} -pin  "image_in:rsci" {radr_d(4)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(5)} -pin  "image_in:rsci" {radr_d(5)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(6)} -pin  "image_in:rsci" {radr_d(6)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(7)} -pin  "image_in:rsci" {radr_d(7)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(8)} -pin  "image_in:rsci" {radr_d(8)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(9)} -pin  "image_in:rsci" {radr_d(9)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(10)} -pin  "image_in:rsci" {radr_d(10)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(11)} -pin  "image_in:rsci" {radr_d(11)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(12)} -pin  "image_in:rsci" {radr_d(12)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(13)} -pin  "image_in:rsci" {radr_d(13)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(14)} -pin  "image_in:rsci" {radr_d(14)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(15)} -pin  "image_in:rsci" {radr_d(15)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(16)} -pin  "image_in:rsci" {radr_d(16)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.re_d} -pin  "image_in:rsci" {re_d} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-129 -attr oid 128 -attr vt dc -attr @path {/conv/image_in:rsci.re_d}
load net {clk} -pin  "image_in:rsci" {clk} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-130 -attr oid 129 -attr vt dc -attr @path {/conv/clk}
load net {image_in:rsci.q_d(0)} -pin  "image_in:rsci" {q_d(0)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(1)} -pin  "image_in:rsci" {q_d(1)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(2)} -pin  "image_in:rsci" {q_d(2)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(3)} -pin  "image_in:rsci" {q_d(3)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(4)} -pin  "image_in:rsci" {q_d(4)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(5)} -pin  "image_in:rsci" {q_d(5)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(6)} -pin  "image_in:rsci" {q_d(6)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(7)} -pin  "image_in:rsci" {q_d(7)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(8)} -pin  "image_in:rsci" {q_d(8)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(9)} -pin  "image_in:rsci" {q_d(9)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(10)} -pin  "image_in:rsci" {q_d(10)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(11)} -pin  "image_in:rsci" {q_d(11)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(12)} -pin  "image_in:rsci" {q_d(12)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(13)} -pin  "image_in:rsci" {q_d(13)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(14)} -pin  "image_in:rsci" {q_d(14)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(15)} -pin  "image_in:rsci" {q_d(15)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(16)} -pin  "image_in:rsci" {q_d(16)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(17)} -pin  "image_in:rsci" {q_d(17)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(18)} -pin  "image_in:rsci" {q_d(18)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(19)} -pin  "image_in:rsci" {q_d(19)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(20)} -pin  "image_in:rsci" {q_d(20)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(21)} -pin  "image_in:rsci" {q_d(21)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(22)} -pin  "image_in:rsci" {q_d(22)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(23)} -pin  "image_in:rsci" {q_d(23)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(24)} -pin  "image_in:rsci" {q_d(24)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(25)} -pin  "image_in:rsci" {q_d(25)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(26)} -pin  "image_in:rsci" {q_d(26)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(27)} -pin  "image_in:rsci" {q_d(27)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(28)} -pin  "image_in:rsci" {q_d(28)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(29)} -pin  "image_in:rsci" {q_d(29)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(30)} -pin  "image_in:rsci" {q_d(30)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(31)} -pin  "image_in:rsci" {q_d(31)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load inst "image_out:rsci" "Xilinx_RAMS.BLOCK_1R1W_RBW_wport(32,17,66880,2):gen" "orig" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-131 -attr oid 130 -attr vt dc -attr @path {/conv/image_out:rsci} -attr hier "/conv/Xilinx_RAMS.BLOCK_1R1W_RBW_wport(32,17,66880,2):gen"
load net {image_out:rsc.we} -pin  "image_out:rsci" {we} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-132 -attr oid 131 -attr vt dc -attr @path {/conv/image_out:rsc.we}
load net {image_out:rsc.d(0)} -pin  "image_out:rsci" {d(0)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(1)} -pin  "image_out:rsci" {d(1)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(2)} -pin  "image_out:rsci" {d(2)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(3)} -pin  "image_out:rsci" {d(3)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(4)} -pin  "image_out:rsci" {d(4)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(5)} -pin  "image_out:rsci" {d(5)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(6)} -pin  "image_out:rsci" {d(6)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(7)} -pin  "image_out:rsci" {d(7)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(8)} -pin  "image_out:rsci" {d(8)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(9)} -pin  "image_out:rsci" {d(9)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(10)} -pin  "image_out:rsci" {d(10)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(11)} -pin  "image_out:rsci" {d(11)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(12)} -pin  "image_out:rsci" {d(12)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(13)} -pin  "image_out:rsci" {d(13)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(14)} -pin  "image_out:rsci" {d(14)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(15)} -pin  "image_out:rsci" {d(15)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(16)} -pin  "image_out:rsci" {d(16)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(17)} -pin  "image_out:rsci" {d(17)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(18)} -pin  "image_out:rsci" {d(18)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(19)} -pin  "image_out:rsci" {d(19)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(20)} -pin  "image_out:rsci" {d(20)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(21)} -pin  "image_out:rsci" {d(21)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(22)} -pin  "image_out:rsci" {d(22)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(23)} -pin  "image_out:rsci" {d(23)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(24)} -pin  "image_out:rsci" {d(24)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(25)} -pin  "image_out:rsci" {d(25)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(26)} -pin  "image_out:rsci" {d(26)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(27)} -pin  "image_out:rsci" {d(27)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(28)} -pin  "image_out:rsci" {d(28)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(29)} -pin  "image_out:rsci" {d(29)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(30)} -pin  "image_out:rsci" {d(30)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.d(31)} -pin  "image_out:rsci" {d(31)} -attr vt dc -attr @path {/conv/image_out:rsc.d}
load net {image_out:rsc.wadr(0)} -pin  "image_out:rsci" {wadr(0)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(1)} -pin  "image_out:rsci" {wadr(1)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(2)} -pin  "image_out:rsci" {wadr(2)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(3)} -pin  "image_out:rsci" {wadr(3)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(4)} -pin  "image_out:rsci" {wadr(4)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(5)} -pin  "image_out:rsci" {wadr(5)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(6)} -pin  "image_out:rsci" {wadr(6)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(7)} -pin  "image_out:rsci" {wadr(7)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(8)} -pin  "image_out:rsci" {wadr(8)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(9)} -pin  "image_out:rsci" {wadr(9)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(10)} -pin  "image_out:rsci" {wadr(10)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(11)} -pin  "image_out:rsci" {wadr(11)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(12)} -pin  "image_out:rsci" {wadr(12)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(13)} -pin  "image_out:rsci" {wadr(13)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(14)} -pin  "image_out:rsci" {wadr(14)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(15)} -pin  "image_out:rsci" {wadr(15)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsc.wadr(16)} -pin  "image_out:rsci" {wadr(16)} -attr vt dc -attr @path {/conv/image_out:rsc.wadr}
load net {image_out:rsci.wadr_d(0)} -pin  "image_out:rsci" {wadr_d(0)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(1)} -pin  "image_out:rsci" {wadr_d(1)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(2)} -pin  "image_out:rsci" {wadr_d(2)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(3)} -pin  "image_out:rsci" {wadr_d(3)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(4)} -pin  "image_out:rsci" {wadr_d(4)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(5)} -pin  "image_out:rsci" {wadr_d(5)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(6)} -pin  "image_out:rsci" {wadr_d(6)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(7)} -pin  "image_out:rsci" {wadr_d(7)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(8)} -pin  "image_out:rsci" {wadr_d(8)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(9)} -pin  "image_out:rsci" {wadr_d(9)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(10)} -pin  "image_out:rsci" {wadr_d(10)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(11)} -pin  "image_out:rsci" {wadr_d(11)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(12)} -pin  "image_out:rsci" {wadr_d(12)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(13)} -pin  "image_out:rsci" {wadr_d(13)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(14)} -pin  "image_out:rsci" {wadr_d(14)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(15)} -pin  "image_out:rsci" {wadr_d(15)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(16)} -pin  "image_out:rsci" {wadr_d(16)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.d_d(0)} -pin  "image_out:rsci" {d_d(0)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(1)} -pin  "image_out:rsci" {d_d(1)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(2)} -pin  "image_out:rsci" {d_d(2)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(3)} -pin  "image_out:rsci" {d_d(3)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(4)} -pin  "image_out:rsci" {d_d(4)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(5)} -pin  "image_out:rsci" {d_d(5)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(6)} -pin  "image_out:rsci" {d_d(6)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(7)} -pin  "image_out:rsci" {d_d(7)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(8)} -pin  "image_out:rsci" {d_d(8)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(9)} -pin  "image_out:rsci" {d_d(9)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(10)} -pin  "image_out:rsci" {d_d(10)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(11)} -pin  "image_out:rsci" {d_d(11)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(12)} -pin  "image_out:rsci" {d_d(12)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(13)} -pin  "image_out:rsci" {d_d(13)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(14)} -pin  "image_out:rsci" {d_d(14)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(15)} -pin  "image_out:rsci" {d_d(15)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(16)} -pin  "image_out:rsci" {d_d(16)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(17)} -pin  "image_out:rsci" {d_d(17)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(18)} -pin  "image_out:rsci" {d_d(18)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(19)} -pin  "image_out:rsci" {d_d(19)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(20)} -pin  "image_out:rsci" {d_d(20)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(21)} -pin  "image_out:rsci" {d_d(21)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(22)} -pin  "image_out:rsci" {d_d(22)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(23)} -pin  "image_out:rsci" {d_d(23)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(24)} -pin  "image_out:rsci" {d_d(24)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(25)} -pin  "image_out:rsci" {d_d(25)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(26)} -pin  "image_out:rsci" {d_d(26)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(27)} -pin  "image_out:rsci" {d_d(27)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(28)} -pin  "image_out:rsci" {d_d(28)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(29)} -pin  "image_out:rsci" {d_d(29)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(30)} -pin  "image_out:rsci" {d_d(30)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(31)} -pin  "image_out:rsci" {d_d(31)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.we_d} -pin  "image_out:rsci" {we_d} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-133 -attr oid 132 -attr vt dc -attr @path {/conv/image_out:rsci.we_d}
load net {clk} -pin  "image_out:rsci" {clk} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-134 -attr oid 133 -attr vt dc -attr @path {/conv/clk}
load inst "conv:core:inst" "conv:core" "orig" -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-135 -attr oid 134 -attr vt dc -attr @path {/conv/conv:core:inst} -attr area 850.012000 -attr delay 5.162903 -attr hier "/conv/conv:core"
load net {clk} -pin  "conv:core:inst" {clk} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-136 -attr oid 135 -attr vt dc -attr @path {/conv/clk}
load net {rst} -pin  "conv:core:inst" {rst} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-137 -attr oid 136 -attr vt dc -attr @path {/conv/rst}
load net {image_in:rsc.triosy.lz} -pin  "conv:core:inst" {image_in:rsc.triosy.lz} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-138 -attr oid 137 -attr vt dc -attr @path {/conv/image_in:rsc.triosy.lz}
load net {image_out:rsc.triosy.lz} -pin  "conv:core:inst" {image_out:rsc.triosy.lz} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-139 -attr oid 138 -attr vt dc -attr @path {/conv/image_out:rsc.triosy.lz}
load net {image_in:rsci.radr_d(0)} -pin  "conv:core:inst" {image_in:rsci.radr_d(0)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(1)} -pin  "conv:core:inst" {image_in:rsci.radr_d(1)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(2)} -pin  "conv:core:inst" {image_in:rsci.radr_d(2)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(3)} -pin  "conv:core:inst" {image_in:rsci.radr_d(3)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(4)} -pin  "conv:core:inst" {image_in:rsci.radr_d(4)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(5)} -pin  "conv:core:inst" {image_in:rsci.radr_d(5)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(6)} -pin  "conv:core:inst" {image_in:rsci.radr_d(6)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(7)} -pin  "conv:core:inst" {image_in:rsci.radr_d(7)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(8)} -pin  "conv:core:inst" {image_in:rsci.radr_d(8)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(9)} -pin  "conv:core:inst" {image_in:rsci.radr_d(9)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(10)} -pin  "conv:core:inst" {image_in:rsci.radr_d(10)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(11)} -pin  "conv:core:inst" {image_in:rsci.radr_d(11)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(12)} -pin  "conv:core:inst" {image_in:rsci.radr_d(12)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(13)} -pin  "conv:core:inst" {image_in:rsci.radr_d(13)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(14)} -pin  "conv:core:inst" {image_in:rsci.radr_d(14)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(15)} -pin  "conv:core:inst" {image_in:rsci.radr_d(15)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.radr_d(16)} -pin  "conv:core:inst" {image_in:rsci.radr_d(16)} -attr vt dc -attr @path {/conv/image_in:rsci.radr_d}
load net {image_in:rsci.re_d} -pin  "conv:core:inst" {image_in:rsci.re_d} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-140 -attr oid 139 -attr vt dc -attr @path {/conv/image_in:rsci.re_d}
load net {image_in:rsci.q_d(0)} -pin  "conv:core:inst" {image_in:rsci.q_d(0)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(1)} -pin  "conv:core:inst" {image_in:rsci.q_d(1)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(2)} -pin  "conv:core:inst" {image_in:rsci.q_d(2)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(3)} -pin  "conv:core:inst" {image_in:rsci.q_d(3)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(4)} -pin  "conv:core:inst" {image_in:rsci.q_d(4)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(5)} -pin  "conv:core:inst" {image_in:rsci.q_d(5)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(6)} -pin  "conv:core:inst" {image_in:rsci.q_d(6)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(7)} -pin  "conv:core:inst" {image_in:rsci.q_d(7)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(8)} -pin  "conv:core:inst" {image_in:rsci.q_d(8)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(9)} -pin  "conv:core:inst" {image_in:rsci.q_d(9)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(10)} -pin  "conv:core:inst" {image_in:rsci.q_d(10)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(11)} -pin  "conv:core:inst" {image_in:rsci.q_d(11)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(12)} -pin  "conv:core:inst" {image_in:rsci.q_d(12)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(13)} -pin  "conv:core:inst" {image_in:rsci.q_d(13)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(14)} -pin  "conv:core:inst" {image_in:rsci.q_d(14)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(15)} -pin  "conv:core:inst" {image_in:rsci.q_d(15)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(16)} -pin  "conv:core:inst" {image_in:rsci.q_d(16)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(17)} -pin  "conv:core:inst" {image_in:rsci.q_d(17)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(18)} -pin  "conv:core:inst" {image_in:rsci.q_d(18)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(19)} -pin  "conv:core:inst" {image_in:rsci.q_d(19)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(20)} -pin  "conv:core:inst" {image_in:rsci.q_d(20)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(21)} -pin  "conv:core:inst" {image_in:rsci.q_d(21)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(22)} -pin  "conv:core:inst" {image_in:rsci.q_d(22)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(23)} -pin  "conv:core:inst" {image_in:rsci.q_d(23)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(24)} -pin  "conv:core:inst" {image_in:rsci.q_d(24)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(25)} -pin  "conv:core:inst" {image_in:rsci.q_d(25)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(26)} -pin  "conv:core:inst" {image_in:rsci.q_d(26)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(27)} -pin  "conv:core:inst" {image_in:rsci.q_d(27)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(28)} -pin  "conv:core:inst" {image_in:rsci.q_d(28)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(29)} -pin  "conv:core:inst" {image_in:rsci.q_d(29)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(30)} -pin  "conv:core:inst" {image_in:rsci.q_d(30)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_in:rsci.q_d(31)} -pin  "conv:core:inst" {image_in:rsci.q_d(31)} -attr vt dc -attr @path {/conv/image_in:rsci.q_d}
load net {image_out:rsci.wadr_d(0)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(0)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(1)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(1)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(2)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(2)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(3)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(3)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(4)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(4)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(5)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(5)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(6)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(6)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(7)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(7)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(8)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(8)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(9)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(9)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(10)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(10)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(11)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(11)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(12)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(12)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(13)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(13)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(14)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(14)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(15)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(15)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.wadr_d(16)} -pin  "conv:core:inst" {image_out:rsci.wadr_d(16)} -attr vt dc -attr @path {/conv/image_out:rsci.wadr_d}
load net {image_out:rsci.d_d(0)} -pin  "conv:core:inst" {image_out:rsci.d_d(0)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(1)} -pin  "conv:core:inst" {image_out:rsci.d_d(1)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(2)} -pin  "conv:core:inst" {image_out:rsci.d_d(2)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(3)} -pin  "conv:core:inst" {image_out:rsci.d_d(3)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(4)} -pin  "conv:core:inst" {image_out:rsci.d_d(4)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(5)} -pin  "conv:core:inst" {image_out:rsci.d_d(5)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(6)} -pin  "conv:core:inst" {image_out:rsci.d_d(6)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(7)} -pin  "conv:core:inst" {image_out:rsci.d_d(7)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(8)} -pin  "conv:core:inst" {image_out:rsci.d_d(8)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(9)} -pin  "conv:core:inst" {image_out:rsci.d_d(9)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(10)} -pin  "conv:core:inst" {image_out:rsci.d_d(10)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(11)} -pin  "conv:core:inst" {image_out:rsci.d_d(11)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(12)} -pin  "conv:core:inst" {image_out:rsci.d_d(12)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(13)} -pin  "conv:core:inst" {image_out:rsci.d_d(13)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(14)} -pin  "conv:core:inst" {image_out:rsci.d_d(14)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(15)} -pin  "conv:core:inst" {image_out:rsci.d_d(15)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(16)} -pin  "conv:core:inst" {image_out:rsci.d_d(16)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(17)} -pin  "conv:core:inst" {image_out:rsci.d_d(17)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(18)} -pin  "conv:core:inst" {image_out:rsci.d_d(18)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(19)} -pin  "conv:core:inst" {image_out:rsci.d_d(19)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(20)} -pin  "conv:core:inst" {image_out:rsci.d_d(20)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(21)} -pin  "conv:core:inst" {image_out:rsci.d_d(21)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(22)} -pin  "conv:core:inst" {image_out:rsci.d_d(22)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(23)} -pin  "conv:core:inst" {image_out:rsci.d_d(23)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(24)} -pin  "conv:core:inst" {image_out:rsci.d_d(24)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(25)} -pin  "conv:core:inst" {image_out:rsci.d_d(25)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(26)} -pin  "conv:core:inst" {image_out:rsci.d_d(26)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(27)} -pin  "conv:core:inst" {image_out:rsci.d_d(27)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(28)} -pin  "conv:core:inst" {image_out:rsci.d_d(28)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(29)} -pin  "conv:core:inst" {image_out:rsci.d_d(29)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(30)} -pin  "conv:core:inst" {image_out:rsci.d_d(30)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.d_d(31)} -pin  "conv:core:inst" {image_out:rsci.d_d(31)} -attr vt dc -attr @path {/conv/image_out:rsci.d_d}
load net {image_out:rsci.we_d} -pin  "conv:core:inst" {image_out:rsci.we_d} -attr xrf b014129e-b059-4d3e-b788-6c415f3a910a-141 -attr oid 140 -attr vt dc -attr @path {/conv/image_out:rsci.we_d}
### END MODULE 

