b	1000fc <_boot>		
b	1000a0 <Undefined>		
b	1000b0 <SVCHandler>		
b	1000e8 <PrefetchAbortHandler>		
b	1000d4 <DataAbortHandler>		
nop	{0}		
b	100020 <IRQHandler>		
b	100060 <FIQHandler>		
push	{r0, r1, r2, r3, ip, lr}		
vpush	{d0-d7}		
vpush	{d16-d31}		
vmrs	r1, fpscr		
push	{r1}		; (str r1, [sp, #-4]!)
vmrs	r1, fpexc		
push	{r1}		; (str r1, [sp, #-4]!)
bl	100660 <IRQInterrupt>		
pop	{r1}		; (ldr r1, [sp], #4)
vmsr	fpexc, r1		
pop	{r1}		; (ldr r1, [sp], #4)
vmsr	fpscr, r1		
vpop	{d16-d31}		
vpop	{d0-d7}		
pop	{r0, r1, r2, r3, ip, lr}		
subs	pc, lr, #4		
push	{r0, r1, r2, r3, ip, lr}		
vpush	{d0-d7}		
vpush	{d16-d31}		
vmrs	r1, fpscr		
push	{r1}		; (str r1, [sp, #-4]!)
vmrs	r1, fpexc		
push	{r1}		; (str r1, [sp, #-4]!)
bl	10064c <FIQInterrupt>		
pop	{r1}		; (ldr r1, [sp], #4)
vmsr	fpexc, r1		
pop	{r1}		; (ldr r1, [sp], #4)
vmsr	fpscr, r1		
vpop	{d16-d31}		
vpop	{d0-d7}		
pop	{r0, r1, r2, r3, ip, lr}		
subs	pc, lr, #4		
push	{r0, r1, r2, r3, ip, lr}		
pop	{r0, r1, r2, r3, ip, lr}		
b	1000fc <_boot>		
movs	pc, lr		
push	{r0, r1, r2, r3, ip, lr}		
tst	r0, #32		
ldrhne	r0, [lr, #-2]		
bicne	r0, r0, #65280	; 0xff00	
ldreq	r0, [lr, #-4]		
biceq	r0, r0, #-16777216	; 0xff000000	
bl	100674 <SWInterrupt>		
pop	{r0, r1, r2, r3, ip, lr}		
movs	pc, lr		
dsb	sy		
push	{r0, r1, r2, r3, ip, lr}		
bl	100688 <DataAbortInterrupt>		
pop	{r0, r1, r2, r3, ip, lr}		
subs	pc, lr, #8		
dsb	sy		
push	{r0, r1, r2, r3, ip, lr}		
bl	10069c <PrefetchAbortInterrupt>		
pop	{r0, r1, r2, r3, ip, lr}		
subs	pc, lr, #4		
mrc	15, 0, r1, cr0, cr0, {5}		
and	r1, r1, #15		
cmp	r1, #0		
beq	100114 <OKToRun>		
wfe			
b	10010c <EndlessLoop0>		
mrc	15, 0, r0, cr0, cr0, {0}		
and	r5, r0, #15728640	; 0xf00000	
and	r6, r0, #15		
orr	r6, r6, r5, lsr #16		
cmp	r6, #34	; 0x22	
mrcle	15, 0, sl, cr15, cr0, {1}		
orrle	sl, sl, #16		
mcrle	15, 0, sl, cr15, cr0, {1}		
teq	r5, #2097152	; 0x200000	
mrceq	15, 0, sl, cr15, cr0, {1}		
orreq	sl, sl, #64	; 0x40	
mcreq	15, 0, sl, cr15, cr0, {1}		
ldr	r0, [pc, #636]	; 1003c8 <finished+0x14>	
mcr	15, 0, r0, cr12, cr0, {0}		
ldr	r7, [pc, #632]	; 1003cc <finished+0x18>	
ldr	r0, [r7]		
orr	r0, r0, #1		
str	r0, [r7]		
ldr	r7, [pc, #620]	; 1003d0 <finished+0x1c>	
ldr	r6, [pc, #620]	; 1003d4 <finished+0x20>	
str	r6, [r7]		
mrc	15, 0, r0, cr1, cr0, {1}		
orr	r0, r0, #64	; 0x40	
orr	r0, r0, #1		
mcr	15, 0, r0, cr1, cr0, {1}		
mov	r0, #0		
mcr	15, 0, r0, cr8, cr7, {0}		
mcr	15, 0, r0, cr7, cr5, {0}		
mcr	15, 0, r0, cr7, cr5, {6}		
bl	100338 <invalidate_dcache>		
ldr	r0, [pc, #580]	; 1003d8 <finished+0x24>	
mov	r1, #0		
str	r1, [r0]		
ldr	r0, [pc, #572]	; 1003dc <finished+0x28>	
ldr	r1, [r0]		
ldr	r2, [pc, #568]	; 1003e0 <finished+0x2c>	
orr	r1, r1, r2		
str	r1, [r0]		
ldr	r0, [pc, #560]	; 1003e4 <finished+0x30>	
ldr	r1, [pc, #560]	; 1003e8 <finished+0x34>	
str	r1, [r0]		
ldr	r0, [pc, #556]	; 1003ec <finished+0x38>	
ldr	r1, [pc, #556]	; 1003f0 <finished+0x3c>	
str	r1, [r0]		
ldr	r0, [pc, #552]	; 1003f4 <finished+0x40>	
ldr	r2, [pc, #516]	; 1003d4 <finished+0x20>	
str	r2, [r0]		
ldr	r0, [pc, #544]	; 1003f8 <finished+0x44>	
ldr	r1, [r0]		
cmp	r1, #0		
bne	1001d4 <Sync>		
ldr	r0, [pc, #532]	; 1003fc <finished+0x48>	
ldr	r1, [r0]		
ldr	r0, [pc, #528]	; 100400 <finished+0x4c>	
str	r1, [r0]		
mrc	15, 0, r0, cr1, cr0, {0}		
bic	r0, r0, #1		
mcr	15, 0, r0, cr1, cr0, {0}		
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #18		
msr	CPSR_fc, r2		
ldr	sp, [pc, #492]	; 100404 <finished+0x50>	
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #19		
msr	CPSR_fc, r2		
ldr	sp, [pc, #472]	; 100408 <finished+0x54>	
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #23		
msr	CPSR_fc, r2		
ldr	sp, [pc, #452]	; 10040c <finished+0x58>	
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #17		
msr	CPSR_fc, r2		
ldr	sp, [pc, #432]	; 100410 <finished+0x5c>	
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #27		
msr	CPSR_fc, r2		
ldr	sp, [pc, #412]	; 100414 <finished+0x60>	
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #31		
msr	CPSR_fc, r2		
ldr	sp, [pc, #392]	; 100418 <finished+0x64>	
ldr	r0, [pc, #392]	; 10041c <finished+0x68>	
orr	r0, r0, #91	; 0x5b	
mcr	15, 0, r0, cr2, cr0, {0}		
mvn	r0, #0		
mcr	15, 0, r0, cr3, cr0, {0}		
ldr	r0, [pc, #376]	; 100420 <finished+0x6c>	
mcr	15, 0, r0, cr1, cr0, {0}		
dsb	sy		
isb	sy		
ldr	r0, [pc, #364]	; 100424 <finished+0x70>	
ldr	r1, [pc, #364]	; 100428 <finished+0x74>	
str	r1, [r0]		
ldr	r0, [pc, #360]	; 10042c <finished+0x78>	
ldr	r1, [pc, #360]	; 100430 <finished+0x7c>	
str	r1, [r0]		
ldr	r0, [pc, #356]	; 100434 <finished+0x80>	
ldr	r1, [pc, #356]	; 100438 <finished+0x84>	
str	r1, [r0]		
ldr	r0, [pc, #252]	; 1003d8 <finished+0x24>	
ldr	r1, [r0]		
mov	r2, #1		
orr	r1, r1, r2		
str	r1, [r0]		
nop			; (mov r0, r0)
mrc	15, 0, r1, cr1, cr0, {2}		
orr	r1, r1, #15728640	; 0xf00000	
mcr	15, 0, r1, cr1, cr0, {2}		
vmrs	r1, fpexc		
orr	r1, r1, #1073741824	; 0x40000000	
vmsr	fpexc, r1		
mrc	15, 0, r0, cr1, cr0, {0}		
orr	r0, r0, #2048	; 0x800	
mcr	15, 0, r0, cr1, cr0, {0}		
mrc	15, 0, r0, cr1, cr0, {1}		
orr	r0, r0, #4		
orr	r0, r0, #2		
mcr	15, 0, r0, cr1, cr0, {1}		
mrs	r0, CPSR		
bic	r0, r0, #256	; 0x100	
msr	CPSR_fsx, r0		
b	1006c4 <_start>		
and	r0, r0, r0		
b	100334 <Sync+0x160>		
mrc	15, 1, r0, cr0, cr0, {1}		
ands	r3, r0, #117440512	; 0x7000000	
lsr	r3, r3, #23		
beq	1003b4 <finished>		
mov	sl, #0		
add	r2, sl, sl, lsr #1		
lsr	r1, r0, r2		
and	r1, r1, #7		
cmp	r1, #2		
blt	1003a8 <skip>		
mcr	15, 2, sl, cr0, cr0, {0}		
isb	sy		
mrc	15, 1, r1, cr0, cr0, {0}		
and	r2, r1, #7		
add	r2, r2, #4		
ldr	r4, [pc, #192]	; 10043c <finished+0x88>	
ands	r4, r4, r1, lsr #3		
clz	r5, r4		
ldr	r7, [pc, #184]	; 100440 <finished+0x8c>	
ands	r7, r7, r1, lsr #13		
mov	r9, r4		
orr	fp, sl, r9, lsl r5		
orr	fp, fp, r7, lsl r2		
mcr	15, 0, fp, cr7, cr6, {2}		
subs	r9, r9, #1		
bge	10038c <loop3>		
subs	r7, r7, #1		
bge	100388 <loop2>		
add	sl, sl, #2		
cmp	r3, sl		
bgt	10034c <loop1>		
mov	sl, #0		
mcr	15, 2, sl, cr0, cr0, {0}		
dsb	sy		
isb	sy		
bx	lr		
andseq	r0, r0, r0		
		; <UNDEFINED> instruction: 0xf8f00000	
		; <UNDEFINED> instruction: 0xf8f0000c	
strdeq	pc, [r0], -pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0xf8f02100	
		; <UNDEFINED> instruction: 0xf8f02104	
eorsvc	r0, r6, #0		
		; <UNDEFINED> instruction: 0xf8f02108	
andeq	r0, r0, r1, lsl r1		
		; <UNDEFINED> instruction: 0xf8f0210c	
andeq	r0, r0, r1, lsr #2		
		; <UNDEFINED> instruction: 0xf8f0277c	
		; <UNDEFINED> instruction: 0xf8f02730	
		; <UNDEFINED> instruction: 0xf8f0221c	
		; <UNDEFINED> instruction: 0xf8f02220	
andseq	r5, r1, r0, ror #14		
andseq	r5, r1, r0, ror #30		
andseq	r6, r1, r0, ror #6		
andseq	r6, r1, r0, ror #14		
andseq	r6, r1, r0, ror #22		
andseq	r5, r1, r0, ror #6		
andseq	ip, r0, r0		
andeq	r1, r0, r5		
		; <UNDEFINED> instruction: 0xf8000008	
andeq	sp, r0, sp, lsl #30		
		; <UNDEFINED> instruction: 0xf8000a1c	
andeq	r0, r2, r2, lsl #4		
		; <UNDEFINED> instruction: 0xf8000004	
andeq	r7, r0, fp, ror r6		
strdeq	r0, [r0], -pc	; <UNPREDICTABLE>	
strdeq	r7, [r0], -pc	; <UNPREDICTABLE>	
ldr	r3, [pc, #36]	; 100470 <deregister_tm_clones+0x2c>	
movw	r0, #46716	; 0xb67c	
movt	r0, #16		
rsb	r3, r0, r3		
cmp	r3, #6		
bxls	lr		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
bxeq	lr		
bx	r3		
andseq	fp, r0, pc, ror r6		
movw	r3, #46716	; 0xb67c	
movw	r0, #46716	; 0xb67c	
movt	r3, #16		
movt	r0, #16		
rsb	r1, r0, r3		
asr	r1, r1, #2		
add	r1, r1, r1, lsr #31		
asrs	r1, r1, #1		
bxeq	lr		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
bxeq	lr		
bx	r3		
push	{r4, lr}		
movw	r4, #20		
movt	r4, #17		
ldrb	r3, [r4]		
cmp	r3, #0		
popne	{r4, pc}		
bl	100444 <deregister_tm_clones>		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
beq	1004e4 <__do_global_dtors_aux+0x38>		
movw	r0, #46716	; 0xb67c	
movt	r0, #16		
nop	{0}		
mov	r3, #1		
strb	r3, [r4]		
pop	{r4, pc}		
push	{r3, lr}		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
beq	100518 <frame_dummy+0x28>		
movw	r0, #46716	; 0xb67c	
movw	r1, #24		
movt	r0, #16		
movt	r1, #17		
nop	{0}		
movw	r0, #46712	; 0xb678	
movt	r0, #16		
ldr	r3, [r0]		
cmp	r3, #0		
bne	100534 <frame_dummy+0x44>		
pop	{r3, lr}		
b	100474 <register_tm_clones>		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
beq	10052c <frame_dummy+0x3c>		
blx	r3		
b	10052c <frame_dummy+0x3c>		
add	ip, r0, #1584	; 0x630	
sub	r3, r0, #4		
add	ip, ip, #12		
add	r2, r3, #80	; 0x50	
str	r1, [r3, #4]!		
cmp	r3, r2		
bne	10055c <init_matrix+0x10>		
cmp	ip, r3		
bne	100558 <init_matrix+0xc>		
bx	lr		
push	{r4, r5, r6, r7, r8, r9, sl, lr}		
add	r9, r1, #80	; 0x50	
mov	sl, #0		
sub	r8, sl, #4		
mov	r6, r1		
add	r7, r2, r8		
add	r8, r0, r8		
mov	r3, #0		
mov	lr, r8		
mov	ip, r3		
ldr	r4, [r6, r3]		
add	r3, r3, #80	; 0x50	
ldr	r5, [lr, #4]!		
cmp	r3, #1600	; 0x640	
mla	ip, r5, r4, ip		
bne	10059c <multi_matrix+0x28>		
add	r6, r6, #4		
str	ip, [r7, #4]!		
cmp	r6, r9		
bne	100590 <multi_matrix+0x1c>		
add	sl, sl, #80	; 0x50	
cmp	sl, #1600	; 0x640	
bne	100580 <multi_matrix+0xc>		
pop	{r4, r5, r6, r7, r8, r9, sl, pc}		
push	{r3, r4, r5, r6, r7, lr}		
sub	r7, r0, #4		
mov	r6, #0		
mov	r5, r7		
mov	r4, #0		
movw	r0, #44280	; 0xacf8	
mov	r2, r4		
mov	r1, r6		
movt	r0, #16		
ldr	r3, [r5, #4]!		
add	r4, r4, #1		
bl	101608 <printf>		
cmp	r4, #20		
bne	1005e8 <print_matrix+0x14>		
add	r6, r6, #1		
add	r7, r7, #80	; 0x50	
cmp	r6, #20		
bne	1005e0 <print_matrix+0xc>		
pop	{r3, r4, r5, r6, r7, pc}		
bx	lr		
push	{r3, lr}		
bl	100e58 <Xil_DCacheDisable>		
pop	{r3, lr}		
b	100e74 <Xil_ICacheDisable>		
bx	lr		
bx	lr		
push	{r3, lr}		
bl	100e58 <Xil_DCacheDisable>		
pop	{r3, lr}		
b	100e74 <Xil_ICacheDisable>		
movw	r3, #44416	; 0xad80	
movt	r3, #16		
ldr	r2, [r3, #48]	; 0x30	
ldr	r0, [r3, #52]	; 0x34	
bx	r2		
movw	r3, #44416	; 0xad80	
movt	r3, #16		
ldr	r2, [r3, #40]	; 0x28	
ldr	r0, [r3, #44]	; 0x2c	
bx	r2		
movw	r3, #44416	; 0xad80	
movt	r3, #16		
ldr	r2, [r3, #16]		
ldr	r0, [r3, #20]		
bx	r2		
movw	r3, #44416	; 0xad80	
movt	r3, #16		
ldr	r2, [r3, #32]		
ldr	r0, [r3, #36]	; 0x24	
bx	r2		
movw	r3, #44416	; 0xad80	
movt	r3, #16		
ldr	r2, [r3, #24]		
ldr	r0, [r3, #28]		
bx	r2		
andseq	r0, r1, r4, lsl r0		
andseq	r0, r1, r4, lsl r0		
andseq	r0, r1, r4, lsl r0		
andseq	r1, r1, r4, asr r3		
andseq	r5, r1, r0, ror #6		
bl	101298 <__cpu_init>		
mov	r0, #0		
ldr	r1, [pc, #-36]	; 1006b0 <PrefetchAbortInterrupt+0x14>	
ldr	r2, [pc, #-36]	; 1006b4 <PrefetchAbortInterrupt+0x18>	
cmp	r1, r2		
bge	1006e4 <_start+0x20>		
str	r0, [r1], #4		
b	1006d4 <_start+0x10>		
ldr	r1, [pc, #-52]	; 1006b8 <PrefetchAbortInterrupt+0x1c>	
ldr	r2, [pc, #-52]	; 1006bc <PrefetchAbortInterrupt+0x20>	
cmp	r1, r2		
bge	1006fc <_start+0x38>		
str	r0, [r1], #4		
b	1006ec <_start+0x28>		
ldr	sp, [pc, #-68]	; 1006c0 <PrefetchAbortInterrupt+0x24>	
mov	r0, #0		
mov	r1, #0		
bl	1011f8 <XTime_SetTime>		
bl	10155c <__libc_init_array>		
mov	r0, #0		
mov	r1, #0		
bl	10aa90 <main>		
bl	10151c <__libc_fini_array>		
bl	1014e8 <exit>		
b	100724 <_start+0x60>		
push	{r3, r4, r5, lr}		
mov	r4, r0		
mrs	r5, CPSR		
orr	r3, r5, #192	; 0xc0	
msr	CPSR_fc, r3		
movw	r0, #10096	; 0x2770	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
dsb	sy		
mov	r3, #0		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r4, r4, #31		
mcr	15, 0, r4, cr7, cr6, {1}		
dsb	sy		
msr	CPSR_fc, r5		
pop	{r3, r4, r5, pc}		
mrs	r2, CPSR		
orr	r3, r2, #192	; 0xc0	
msr	CPSR_fc, r3		
cmp	r1, #0		
beq	1007b0 <Xil_DCacheFlushRange+0x44>		
add	r1, r1, r0		
bic	r0, r0, #31		
cmp	r1, r0		
bls	1007b0 <Xil_DCacheFlushRange+0x44>		
mov	r3, #8192	; 0x2000	
movt	r3, #63728	; 0xf8f0	
mcr	15, 0, r0, cr7, cr14, {1}		
str	r0, [r3, #2032]	; 0x7f0	
dsb	sy		
add	r0, r0, #32		
cmp	r1, r0		
bhi	100798 <Xil_DCacheFlushRange+0x2c>		
dsb	sy		
msr	CPSR_fc, r2		
bx	lr		
push	{r4, lr}		
mov	r1, r0		
mrs	r4, CPSR		
orr	r3, r4, #192	; 0xc0	
msr	CPSR_fc, r3		
mov	r3, #0		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r3, r0, #31		
mcr	15, 0, r3, cr7, cr10, {1}		
dsb	sy		
movw	r0, #10160	; 0x27b0	
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
dsb	sy		
msr	CPSR_fc, r4		
pop	{r4, pc}		
push	{r3, r4, r5, lr}		
mov	r4, r0		
mrs	r5, CPSR		
orr	r3, r5, #192	; 0xc0	
msr	CPSR_fc, r3		
movw	r0, #10096	; 0x2770	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
dsb	sy		
mov	r3, #1		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r4, r4, #31		
mcr	15, 0, r4, cr7, cr5, {1}		
dsb	sy		
msr	CPSR_fc, r5		
pop	{r3, r4, r5, pc}		
mrs	r2, CPSR		
orr	r3, r2, #192	; 0xc0	
msr	CPSR_fc, r3		
cmp	r1, #0		
beq	10088c <Xil_ICacheInvalidateRange+0x4c>		
add	r1, r1, r0		
mov	r3, #1		
bic	r0, r0, #31		
mcr	15, 2, r3, cr0, cr0, {0}		
cmp	r1, r0		
bls	10088c <Xil_ICacheInvalidateRange+0x4c>		
mov	r3, #8192	; 0x2000	
movt	r3, #63728	; 0xf8f0	
str	r0, [r3, #1904]	; 0x770	
dsb	sy		
mcr	15, 0, r0, cr7, cr5, {1}		
add	r0, r0, #32		
cmp	r1, r0		
bhi	100874 <Xil_ICacheInvalidateRange+0x34>		
dsb	sy		
msr	CPSR_fc, r2		
bx	lr		
push	{r3, r4, r5, r6, r7, lr}		
mrs	r6, CPSR		
orr	r3, r6, #192	; 0xc0	
msr	CPSR_fc, r3		
movw	r0, #13152	; 0x3360	
movw	r1, #21344	; 0x5360	
movt	r0, #17		
movt	r1, #17		
rsb	r1, r0, r1		
mov	r7, #0		
bl	10076c <Xil_DCacheFlushRange>		
mcr	15, 2, r7, cr0, cr0, {0}		
mrc	15, 1, r4, cr0, cr0, {0}		
ubfx	r0, r4, #13, #9		
ubfx	r5, r4, #3, #7		
add	r0, r0, #1		
add	r5, r5, #1		
lsl	r0, r0, #7		
mov	r1, r5		
bl	1012d8 <__aeabi_uidiv>		
and	r3, r4, #7		
add	r3, r3, #4		
mov	r1, #1		
lsl	r1, r1, r3		
mov	r4, r7		
lsr	r0, r0, r3		
cmp	r0, #0		
lsl	lr, r4, #30		
movne	r3, #0		
movne	r2, r3		
beq	10092c <Xil_L1DCacheInvalidate+0x94>		
orr	ip, r2, lr		
mcr	15, 0, ip, cr7, cr6, {2}		
add	r3, r3, #1		
add	r2, r2, r1		
cmp	r3, r0		
bne	100914 <Xil_L1DCacheInvalidate+0x7c>		
add	r4, r4, #1		
cmp	r5, r4		
bne	100900 <Xil_L1DCacheInvalidate+0x68>		
dsb	sy		
msr	CPSR_fc, r6		
pop	{r3, r4, r5, r6, r7, pc}		
push	{r4, lr}		
mrc	15, 0, r4, cr1, cr0, {0}		
tst	r4, #4		
popne	{r4, pc}		
bl	100898 <Xil_L1DCacheInvalidate>		
orr	r4, r4, #4		
mcr	15, 0, r4, cr1, cr0, {0}		
pop	{r4, pc}		
mov	r3, #0		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r0, r0, #31		
mcr	15, 0, r0, cr7, cr6, {1}		
dsb	sy		
bx	lr		
mrs	r3, CPSR		
orr	r2, r3, #192	; 0xc0	
msr	CPSR_fc, r2		
cmp	r1, #0		
beq	1009b8 <Xil_L1DCacheInvalidateRange+0x3c>		
add	r1, r1, r0		
mov	r2, #0		
bic	r0, r0, #31		
mcr	15, 2, r2, cr0, cr0, {0}		
cmp	r1, r0		
bls	1009b8 <Xil_L1DCacheInvalidateRange+0x3c>		
mcr	15, 0, r0, cr7, cr6, {1}		
add	r0, r0, #32		
cmp	r1, r0		
bhi	1009a8 <Xil_L1DCacheInvalidateRange+0x2c>		
dsb	sy		
msr	CPSR_fc, r3		
bx	lr		
push	{r3, r4, r5, r6, r7, lr}		
mrs	r6, CPSR		
orr	r3, r6, #192	; 0xc0	
msr	CPSR_fc, r3		
mov	r7, #0		
mcr	15, 2, r7, cr0, cr0, {0}		
mrc	15, 1, r4, cr0, cr0, {0}		
ubfx	r0, r4, #13, #9		
ubfx	r5, r4, #3, #7		
add	r0, r0, #1		
add	r5, r5, #1		
lsl	r0, r0, #7		
mov	r1, r5		
bl	1012d8 <__aeabi_uidiv>		
and	r3, r4, #7		
add	r3, r3, #4		
mov	r1, #1		
lsl	r1, r1, r3		
mov	r4, r7		
lsr	r0, r0, r3		
cmp	r0, #0		
lsl	lr, r4, #30		
movne	r3, #0		
movne	r2, r3		
beq	100a40 <Xil_L1DCacheFlush+0x7c>		
orr	ip, r2, lr		
mcr	15, 0, ip, cr7, cr14, {2}		
add	r3, r3, #1		
add	r2, r2, r1		
cmp	r3, r0		
bne	100a28 <Xil_L1DCacheFlush+0x64>		
add	r4, r4, #1		
cmp	r5, r4		
bne	100a14 <Xil_L1DCacheFlush+0x50>		
dsb	sy		
msr	CPSR_fc, r6		
pop	{r3, r4, r5, r6, r7, pc}		
push	{r3, lr}		
bl	1009c4 <Xil_L1DCacheFlush>		
mrc	15, 0, r3, cr1, cr0, {0}		
bic	r3, r3, #4		
mcr	15, 0, r3, cr1, cr0, {0}		
pop	{r3, pc}		
mov	r3, #0		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r0, r0, #31		
mcr	15, 0, r0, cr7, cr14, {1}		
dsb	sy		
bx	lr		
mrs	r3, CPSR		
orr	r2, r3, #192	; 0xc0	
msr	CPSR_fc, r2		
cmp	r1, #0		
beq	100ac4 <Xil_L1DCacheFlushRange+0x3c>		
add	r1, r1, r0		
mov	r2, #0		
bic	r0, r0, #31		
mcr	15, 2, r2, cr0, cr0, {0}		
cmp	r1, r0		
bls	100ac4 <Xil_L1DCacheFlushRange+0x3c>		
mcr	15, 0, r0, cr7, cr14, {1}		
add	r0, r0, #32		
cmp	r1, r0		
bhi	100ab4 <Xil_L1DCacheFlushRange+0x2c>		
dsb	sy		
msr	CPSR_fc, r3		
bx	lr		
mov	r3, #0		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r0, r0, #31		
mcr	15, 0, r0, cr7, cr10, {1}		
dsb	sy		
bx	lr		
mrc	15, 0, r3, cr1, cr0, {0}		
ands	r2, r3, #4096	; 0x1000	
bxne	lr		
mcr	15, 0, r2, cr7, cr5, {0}		
orr	r3, r3, #4096	; 0x1000	
mcr	15, 0, r3, cr1, cr0, {0}		
bx	lr		
dsb	sy		
mov	r3, #0		
mcr	15, 0, r3, cr7, cr5, {0}		
mrc	15, 0, r3, cr1, cr0, {0}		
bic	r3, r3, #4096	; 0x1000	
mcr	15, 0, r3, cr1, cr0, {0}		
bx	lr		
mov	r3, #1		
mcr	15, 2, r3, cr0, cr0, {0}		
mov	r3, #0		
mcr	15, 0, r3, cr7, cr5, {0}		
dsb	sy		
bx	lr		
mov	r3, #1		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r0, r0, #31		
mcr	15, 0, r0, cr7, cr5, {1}		
dsb	sy		
bx	lr		
mrs	r3, CPSR		
orr	r2, r3, #192	; 0xc0	
msr	CPSR_fc, r2		
cmp	r1, #0		
beq	100b8c <Xil_L1ICacheInvalidateRange+0x3c>		
add	r1, r1, r0		
mov	r2, #1		
bic	r0, r0, #31		
mcr	15, 2, r2, cr0, cr0, {0}		
cmp	r1, r0		
bls	100b8c <Xil_L1ICacheInvalidateRange+0x3c>		
mcr	15, 0, r0, cr7, cr5, {1}		
add	r0, r0, #32		
cmp	r1, r0		
bhi	100b7c <Xil_L1ICacheInvalidateRange+0x2c>		
dsb	sy		
msr	CPSR_fc, r3		
bx	lr		
movw	r0, #10108	; 0x277c	
movw	r1, #65535	; 0xffff	
push	{r3, lr}		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
movw	r0, #10108	; 0x277c	
movt	r0, #63728	; 0xf8f0	
bl	101148 <Xil_In32>		
uxth	r1, r0		
cmp	r1, #0		
bne	100bac <Xil_L2CacheInvalidate+0x14>		
mov	r0, #10048	; 0x2740	
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
dsb	sy		
pop	{r3, pc}		
push	{r4, lr}		
mrs	r4, CPSR		
orr	r3, r4, #192	; 0xc0	
msr	CPSR_fc, r3		
bl	100b98 <Xil_L2CacheInvalidate>		
bl	100898 <Xil_L1DCacheInvalidate>		
msr	CPSR_fc, r4		
pop	{r4, pc}		
push	{r4, lr}		
mrs	r4, CPSR		
orr	r3, r4, #192	; 0xc0	
msr	CPSR_fc, r3		
bl	100b98 <Xil_L2CacheInvalidate>		
mov	r3, #1		
mcr	15, 2, r3, cr0, cr0, {0}		
mov	r3, #0		
mcr	15, 0, r3, cr7, cr5, {0}		
dsb	sy		
msr	CPSR_fc, r4		
pop	{r4, pc}		
mov	r0, #8448	; 0x2100	
push	{r4, lr}		
movt	r0, #63728	; 0xf8f0	
bl	101148 <Xil_In32>		
ands	r4, r0, #1		
popne	{r4, pc}		
movw	r0, #8452	; 0x2104	
movt	r0, #63728	; 0xf8f0	
bl	101148 <Xil_In32>		
bic	r1, r0, #917504	; 0xe0000	
movw	r0, #8452	; 0x2104	
orr	r1, r1, #1912602624	; 0x72000000	
movt	r0, #63728	; 0xf8f0	
orr	r1, r1, #3538944	; 0x360000	
bl	101160 <Xil_Out32>		
movw	r0, #8456	; 0x2108	
movt	r0, #63728	; 0xf8f0	
movw	r1, #273	; 0x111	
bl	101160 <Xil_Out32>		
movw	r0, #8460	; 0x210c	
movw	r1, #289	; 0x121	
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
movw	r0, #8732	; 0x221c	
movt	r0, #63728	; 0xf8f0	
bl	101148 <Xil_In32>		
mov	r1, r0		
movw	r0, #8736	; 0x2220	
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
bl	100b98 <Xil_L2CacheInvalidate>		
mov	r0, #8448	; 0x2100	
movt	r0, #63728	; 0xf8f0	
bl	101148 <Xil_In32>		
orr	r1, r0, #1		
mov	r0, #8448	; 0x2100	
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
mov	r0, #10048	; 0x2740	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
dsb	sy		
pop	{r4, pc}		
push	{r3, lr}		
bl	100944 <Xil_L1DCacheEnable>		
pop	{r3, lr}		
b	100c28 <Xil_L2CacheEnable>		
mrc	15, 0, r3, cr1, cr0, {0}		
ands	r2, r3, #4096	; 0x1000	
bne	100d00 <Xil_ICacheEnable+0x18>		
mcr	15, 0, r2, cr7, cr5, {0}		
orr	r3, r3, #4096	; 0x1000	
mcr	15, 0, r3, cr1, cr0, {0}		
b	100c28 <Xil_L2CacheEnable>		
mov	r1, r0		
movw	r0, #10096	; 0x2770	
push	{r3, lr}		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
dsb	sy		
pop	{r3, pc}		
push	{r4, r5, r6, lr}		
mrs	r6, CPSR		
orr	r3, r6, #192	; 0xc0	
msr	CPSR_fc, r3		
cmp	r1, #0		
bne	100d44 <Xil_L2CacheInvalidateRange+0x24>		
dsb	sy		
msr	CPSR_fc, r6		
pop	{r4, r5, r6, pc}		
mov	r4, r0		
mov	r0, #12096	; 0x2f40	
add	r5, r1, r4		
movt	r0, #63728	; 0xf8f0	
mov	r1, #3		
bic	r4, r4, #31		
bl	101160 <Xil_Out32>		
cmp	r5, r4		
movhi	r3, #8192	; 0x2000	
movthi	r3, #63728	; 0xf8f0	
bls	100d80 <Xil_L2CacheInvalidateRange+0x60>		
str	r4, [r3, #1904]	; 0x770	
add	r4, r4, #32		
cmp	r5, r4		
bhi	100d70 <Xil_L2CacheInvalidateRange+0x50>		
mov	r0, #12096	; 0x2f40	
mov	r1, #0		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
b	100d38 <Xil_L2CacheInvalidateRange+0x18>		
mov	r0, #12096	; 0x2f40	
mov	r1, #3		
movt	r0, #63728	; 0xf8f0	
push	{r4, lr}		
bl	101160 <Xil_Out32>		
movw	r0, #10236	; 0x27fc	
movt	r0, #63728	; 0xf8f0	
movw	r1, #65535	; 0xffff	
bl	101160 <Xil_Out32>		
movw	r0, #10236	; 0x27fc	
movt	r0, #63728	; 0xf8f0	
bl	101148 <Xil_In32>		
uxth	r4, r0		
cmp	r4, #0		
bne	100db8 <Xil_L2CacheFlush+0x24>		
mov	r0, #10048	; 0x2740	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
mov	r0, #12096	; 0x2f40	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
dsb	sy		
pop	{r4, pc}		
push	{r4, lr}		
mrs	r4, CPSR		
orr	r3, r4, #192	; 0xc0	
msr	CPSR_fc, r3		
bl	1009c4 <Xil_L1DCacheFlush>		
bl	100d94 <Xil_L2CacheFlush>		
msr	CPSR_fc, r4		
pop	{r4, pc}		
mov	r0, #8448	; 0x2100	
push	{r3, lr}		
movt	r0, #63728	; 0xf8f0	
bl	101148 <Xil_In32>		
tst	r0, #1		
popeq	{r3, pc}		
bl	100d94 <Xil_L2CacheFlush>		
mov	r0, #8448	; 0x2100	
movt	r0, #63728	; 0xf8f0	
bl	101148 <Xil_In32>		
bic	r1, r0, #1		
mov	r0, #8448	; 0x2100	
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
dsb	sy		
pop	{r3, pc}		
push	{r3, lr}		
bl	100e18 <Xil_L2CacheDisable>		
bl	1009c4 <Xil_L1DCacheFlush>		
mrc	15, 0, r3, cr1, cr0, {0}		
bic	r3, r3, #4		
mcr	15, 0, r3, cr1, cr0, {0}		
pop	{r3, pc}		
push	{r3, lr}		
bl	100e18 <Xil_L2CacheDisable>		
dsb	sy		
mov	r3, #0		
mcr	15, 0, r3, cr7, cr5, {0}		
mrc	15, 0, r3, cr1, cr0, {0}		
bic	r3, r3, #4096	; 0x1000	
mcr	15, 0, r3, cr1, cr0, {0}		
pop	{r3, pc}		
push	{r4, lr}		
mov	r4, r0		
movw	r0, #10160	; 0x27b0	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
movw	r0, #10096	; 0x2770	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
dsb	sy		
pop	{r4, pc}		
push	{r4, r5, r6, r7, r8, lr}		
mrs	r6, CPSR		
orr	r3, r6, #192	; 0xc0	
msr	CPSR_fc, r3		
cmp	r1, #0		
beq	100f28 <Xil_DCacheInvalidateRange+0x60>		
mov	r4, r0		
add	r5, r0, r1		
mov	r7, #0		
mcr	15, 2, r7, cr0, cr0, {0}		
tst	r0, #31		
bne	100f84 <Xil_DCacheInvalidateRange+0xbc>		
tst	r5, #31		
bne	100f34 <Xil_DCacheInvalidateRange+0x6c>		
cmp	r4, r5		
bcs	100f28 <Xil_DCacheInvalidateRange+0x60>		
mov	r3, #8192	; 0x2000	
movt	r3, #63728	; 0xf8f0	
str	r4, [r3, #1904]	; 0x770	
dsb	sy		
mcr	15, 0, r4, cr7, cr6, {1}		
add	r4, r4, #32		
cmp	r4, r5		
bcc	100f10 <Xil_DCacheInvalidateRange+0x48>		
dsb	sy		
msr	CPSR_fc, r6		
pop	{r4, r5, r6, r7, r8, pc}		
bic	r5, r5, #31		
mov	r7, #0		
mcr	15, 2, r7, cr0, cr0, {0}		
mcr	15, 0, r5, cr7, cr14, {1}		
dsb	sy		
mov	r0, #12096	; 0x2f40	
mov	r1, #3		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
mov	r0, r5		
bl	100e98 <Xil_L2CacheFlushLine>		
mov	r0, #12096	; 0x2f40	
mov	r1, r7		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
mov	r0, #10048	; 0x2740	
mov	r1, r7		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
b	100f00 <Xil_DCacheInvalidateRange+0x38>		
bic	r8, r0, #31		
mcr	15, 2, r7, cr0, cr0, {0}		
mcr	15, 0, r8, cr7, cr14, {1}		
dsb	sy		
mov	r0, #12096	; 0x2f40	
mov	r1, #3		
movt	r0, #63728	; 0xf8f0	
add	r4, r8, #32		
bl	101160 <Xil_Out32>		
mov	r0, r8		
bl	100e98 <Xil_L2CacheFlushLine>		
mov	r0, #12096	; 0x2f40	
mov	r1, r7		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
mov	r0, #10048	; 0x2740	
mov	r1, r7		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
tst	r5, #31		
beq	100f00 <Xil_DCacheInvalidateRange+0x38>		
b	100f34 <Xil_DCacheInvalidateRange+0x6c>		
push	{r3, r4, r5, r6, r7, lr}		
mov	r7, r0		
mrs	r6, CPSR		
orr	r3, r6, #192	; 0xc0	
msr	CPSR_fc, r3		
mov	r4, #0		
mcr	15, 2, r4, cr0, cr0, {0}		
bic	r3, r0, #31		
mcr	15, 0, r3, cr7, cr14, {1}		
dsb	sy		
mov	r5, #12096	; 0x2f40	
mov	r1, #3		
movt	r5, #63728	; 0xf8f0	
mov	r0, r5		
bl	101160 <Xil_Out32>		
mov	r0, r7		
bl	100e98 <Xil_L2CacheFlushLine>		
mov	r0, r5		
mov	r1, r4		
bl	101160 <Xil_Out32>		
mov	r0, #10048	; 0x2740	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
msr	CPSR_fc, r6		
pop	{r3, r4, r5, r6, r7, pc}		
push	{r3, r4, r5, r6, r7, lr}		
mrs	r7, CPSR		
orr	r3, r7, #192	; 0xc0	
msr	CPSR_fc, r3		
cmp	r1, #0		
bne	101068 <Xil_L2CacheFlushRange+0x24>		
dsb	sy		
msr	CPSR_fc, r7		
pop	{r3, r4, r5, r6, r7, pc}		
mov	r4, r0		
mov	r0, #12096	; 0x2f40	
add	r5, r1, r4		
movt	r0, #63728	; 0xf8f0	
bic	r4, r4, #31		
mov	r1, #3		
bl	101160 <Xil_Out32>		
cmp	r5, r4		
movhi	r6, #8192	; 0x2000	
movthi	r6, #63728	; 0xf8f0	
bls	1010b4 <Xil_L2CacheFlushRange+0x70>		
mov	r0, #10048	; 0x2740	
str	r4, [r6, #2032]	; 0x7f0	
movt	r0, #63728	; 0xf8f0	
add	r4, r4, #32		
mov	r1, #0		
bl	101160 <Xil_Out32>		
cmp	r5, r4		
bhi	101094 <Xil_L2CacheFlushRange+0x50>		
mov	r0, #12096	; 0x2f40	
mov	r1, #0		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
b	10105c <Xil_L2CacheFlushRange+0x18>		
mov	r1, r0		
movw	r0, #10160	; 0x27b0	
push	{r3, lr}		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
dsb	sy		
pop	{r3, pc}		
b	1010e4 <Xil_ExceptionNullHandler>		
mrc	15, 0, r3, cr5, cr0, {0}		
b	1010ec <Xil_DataAbortHandler+0x4>		
mrc	15, 0, r3, cr5, cr0, {1}		
b	1010f4 <Xil_PrefetchAbortHandler+0x4>		
bx	lr		
movw	r3, #44416	; 0xad80	
movt	r3, #16		
add	ip, r3, r0, lsl #3		
str	r1, [r3, r0, lsl #3]		
str	r2, [ip, #4]		
bx	lr		
movw	r3, #44416	; 0xad80	
movw	r2, #4324	; 0x10e4	
movt	r3, #16		
add	r1, r3, r0, lsl #3		
mov	ip, #0		
movt	r2, #16		
str	ip, [r1, #4]		
str	r2, [r3, r0, lsl #3]		
bx	lr		
ldrb	r0, [r0]		
bx	lr		
ldrh	r0, [r0]		
bx	lr		
ldr	r0, [r0]		
bx	lr		
strb	r1, [r0]		
bx	lr		
strh	r1, [r0]		
bx	lr		
str	r1, [r0]		
bx	lr		
ldrh	r0, [r0]		
rev16	r0, r0		
uxth	r0, r0		
bx	lr		
ldr	r3, [r0]		
uxth	r0, r3		
lsr	r3, r3, #16		
rev16	r3, r3		
lsr	r2, r0, #8		
orr	r0, r2, r0, lsl #8		
uxth	r3, r3		
orr	r0, r3, r0, lsl #16		
bx	lr		
rev16	r1, r1		
strh	r1, [r0]		
bx	lr		
uxth	r2, r1		
lsr	r1, r1, #16		
rev16	r1, r1		
lsr	r3, r2, #8		
orr	r3, r3, r2, lsl #8		
uxth	r1, r1		
orr	r1, r1, r3, lsl #16		
str	r1, [r0]		
bx	lr		
rev16	r0, r0		
uxth	r0, r0		
bx	lr		
uxth	r2, r0		
lsr	r0, r0, #16		
rev16	r0, r0		
lsr	r3, r2, #8		
orr	r3, r3, r2, lsl #8		
uxth	r0, r0		
orr	r0, r0, r3, lsl #16		
bx	lr		
push	{r4, r5, r6, lr}		
mov	r4, #520	; 0x208	
movt	r4, #63728	; 0xf8f0	
mov	r6, r0		
mov	r5, r1		
mov	r0, r4		
mov	r1, #0		
bl	101160 <Xil_Out32>		
mov	r0, #512	; 0x200	
mov	r1, r6		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
mov	r0, #516	; 0x204	
mov	r1, r5		
movt	r0, #63728	; 0xf8f0	
bl	101160 <Xil_Out32>		
mov	r0, r4		
mov	r1, #1		
pop	{r4, r5, r6, lr}		
b	101160 <Xil_Out32>		
push	{r4, r5, r6, r7, r8, lr}		
mov	r8, r0		
mov	r0, #516	; 0x204	
movt	r0, #63728	; 0xf8f0	
bl	101148 <Xil_In32>		
mov	r4, r0		
mov	r0, #512	; 0x200	
movt	r0, #63728	; 0xf8f0	
bl	101148 <Xil_In32>		
mov	r5, r0		
mov	r0, #516	; 0x204	
movt	r0, #63728	; 0xf8f0	
bl	101148 <Xil_In32>		
cmp	r0, r4		
bne	101250 <XTime_GetTime+0x8>		
mov	r6, #0		
mov	r7, r0		
orr	r6, r6, r5		
strd	r6, [r8]		
pop	{r4, r5, r6, r7, r8, pc}		
mov	r0, #0		
mcr	15, 0, r0, cr5, cr0, {0}		
mcr	15, 0, r0, cr5, cr0, {1}		
mcr	15, 0, r0, cr6, cr0, {0}		
mcr	15, 0, r0, cr6, cr0, {2}		
mcr	15, 0, r0, cr9, cr13, {2}		
mcr	15, 0, r0, cr13, cr0, {2}		
mcr	15, 0, r0, cr13, cr0, {3}		
mcr	15, 5, r0, cr15, cr5, {2}		
mov	r2, #-2147483648	; 0x80000000	
mcr	15, 0, r2, cr9, cr12, {3}		
mov	r2, #13		
mcr	15, 0, r2, cr9, cr12, {0}		
mov	r2, #-2147483648	; 0x80000000	
mcr	15, 0, r2, cr9, cr12, {1}		
bx	lr		
subs	r2, r1, #1		
bxeq	lr		
bcc	1014b8 <__aeabi_uidiv+0x1e0>		
cmp	r0, r1		
bls	10149c <__aeabi_uidiv+0x1c4>		
tst	r1, r2		
beq	1014a8 <__aeabi_uidiv+0x1d0>		
clz	r3, r0		
clz	r2, r1		
sub	r3, r2, r3		
rsbs	r3, r3, #31		
addne	r3, r3, r3, lsl #1		
mov	r2, #0		
addne	pc, pc, r3, lsl #2		
nop	{0}		
cmp	r0, r1, lsl #31		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #31		
cmp	r0, r1, lsl #30		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #30		
cmp	r0, r1, lsl #29		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #29		
cmp	r0, r1, lsl #28		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #28		
cmp	r0, r1, lsl #27		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #27		
cmp	r0, r1, lsl #26		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #26		
cmp	r0, r1, lsl #25		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #25		
cmp	r0, r1, lsl #24		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #24		
cmp	r0, r1, lsl #23		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #23		
cmp	r0, r1, lsl #22		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #22		
cmp	r0, r1, lsl #21		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #21		
cmp	r0, r1, lsl #20		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #20		
cmp	r0, r1, lsl #19		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #19		
cmp	r0, r1, lsl #18		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #18		
cmp	r0, r1, lsl #17		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #17		
cmp	r0, r1, lsl #16		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #16		
cmp	r0, r1, lsl #15		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #15		
cmp	r0, r1, lsl #14		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #14		
cmp	r0, r1, lsl #13		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #13		
cmp	r0, r1, lsl #12		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #12		
cmp	r0, r1, lsl #11		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #11		
cmp	r0, r1, lsl #10		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #10		
cmp	r0, r1, lsl #9		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #9		
cmp	r0, r1, lsl #8		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #8		
cmp	r0, r1, lsl #7		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #7		
cmp	r0, r1, lsl #6		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #6		
cmp	r0, r1, lsl #5		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #5		
cmp	r0, r1, lsl #4		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #4		
cmp	r0, r1, lsl #3		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #3		
cmp	r0, r1, lsl #2		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #2		
cmp	r0, r1, lsl #1		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #1		
cmp	r0, r1		
adc	r2, r2, r2		
subcs	r0, r0, r1		
mov	r0, r2		
bx	lr		
moveq	r0, #1		
movne	r0, #0		
bx	lr		
clz	r2, r1		
rsb	r2, r2, #31		
lsr	r0, r0, r2		
bx	lr		
cmp	r0, #0		
mvnne	r0, #0		
b	1014e4 <__aeabi_idiv0>		
cmp	r1, #0		
beq	1014b8 <__aeabi_uidiv+0x1e0>		
push	{r0, r1, lr}		
bl	1012d8 <__aeabi_uidiv>		
pop	{r1, r2, lr}		
mul	r3, r2, r0		
sub	r1, r1, r3		
bx	lr		
bx	lr		
push	{r3, lr}		
mov	r1, #0		
mov	r4, r0		
bl	103738 <__call_exitprocs>		
movw	r3, #43912	; 0xab88	
movt	r3, #16		
ldr	r0, [r3]		
ldr	r3, [r0, #60]	; 0x3c	
cmp	r3, #0		
beq	101514 <exit+0x2c>		
blx	r3		
mov	r0, r4		
bl	10a1e8 <_exit>		
push	{r3, r4, r5, lr}		
movw	r3, #20		
movw	r5, #16		
movt	r3, #17		
movt	r5, #17		
rsb	r3, r5, r3		
asrs	r4, r3, #2		
addne	r5, r3, r5		
beq	101554 <__libc_fini_array+0x38>		
sub	r4, r4, #1		
ldr	r3, [r5, #-4]!		
blx	r3		
cmp	r4, #0		
bne	101540 <__libc_fini_array+0x24>		
pop	{r3, r4, r5, lr}		
b	10ab6c <_fini>		
push	{r4, r5, r6, lr}		
movw	r6, #8		
movw	r5, #8		
movt	r6, #17		
movt	r5, #17		
rsb	r6, r5, r6		
asrs	r6, r6, #2		
movne	r4, #0		
beq	101594 <__libc_init_array+0x38>		
add	r4, r4, #1		
ldr	r3, [r5], #4		
blx	r3		
cmp	r6, r4		
bne	101580 <__libc_init_array+0x24>		
movw	r6, #16		
movw	r5, #8		
movt	r6, #17		
movt	r5, #17		
rsb	r6, r5, r6		
bl	10ab54 <_init>		
asrs	r6, r6, #2		
beq	1015d0 <__libc_init_array+0x74>		
mov	r4, #0		
add	r4, r4, #1		
ldr	r3, [r5], #4		
blx	r3		
cmp	r6, r4		
bne	1015b8 <__libc_init_array+0x5c>		
pop	{r4, r5, r6, pc}		
pop	{r4, r5, r6, pc}		
push	{r1, r2, r3}		
push	{lr}		; (str lr, [sp, #-4]!)
sub	sp, sp, #8		
add	ip, sp, #16		
ldr	r1, [r0, #8]		
ldr	r2, [sp, #12]		
mov	r3, ip		
str	ip, [sp, #4]		
bl	101648 <_vfprintf_r>		
add	sp, sp, #8		
pop	{lr}		; (ldr lr, [sp], #4)
add	sp, sp, #12		
bx	lr		
push	{r0, r1, r2, r3}		
movw	r1, #44472	; 0xadb8	
movt	r1, #16		
push	{lr}		; (str lr, [sp, #-4]!)
sub	sp, sp, #12		
ldr	r0, [r1]		
add	ip, sp, #20		
ldr	r2, [sp, #16]		
mov	r3, ip		
str	ip, [sp, #4]		
ldr	r1, [r0, #8]		
bl	101648 <_vfprintf_r>		
add	sp, sp, #12		
pop	{lr}		; (ldr lr, [sp], #4)
add	sp, sp, #16		
bx	lr		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
mov	r4, r3		
vpush	{d8-d9}		
mov	fp, r1		
mov	r5, r0		
sub	sp, sp, #268	; 0x10c	
str	r2, [sp, #36]	; 0x24	
str	r0, [sp, #40]	; 0x28	
bl	105804 <_localeconv_r>		
str	r4, [sp, #52]	; 0x34	
ldr	r3, [r0]		
mov	r0, r3		
str	r3, [sp, #84]	; 0x54	
blx	107900 <strlen>		
cmp	r5, #0		
str	r0, [sp, #88]	; 0x58	
beq	101698 <_vfprintf_r+0x50>		
ldr	r3, [r5, #56]	; 0x38	
cmp	r3, #0		
beq	1019dc <_vfprintf_r+0x394>		
ldrh	r3, [fp, #12]		
uxth	r2, r3		
tst	r2, #8192	; 0x2000	
bne	1016c0 <_vfprintf_r+0x78>		
orr	r2, r3, #8192	; 0x2000	
ldr	r3, [fp, #100]	; 0x64	
strh	r2, [fp, #12]		
uxth	r2, r2		
bic	r3, r3, #8192	; 0x2000	
str	r3, [fp, #100]	; 0x64	
tst	r2, #8		
beq	101930 <_vfprintf_r+0x2e8>		
ldr	r3, [fp, #16]		
cmp	r3, #0		
beq	101930 <_vfprintf_r+0x2e8>		
and	r2, r2, #26		
cmp	r2, #10		
beq	1019b0 <_vfprintf_r+0x368>		
vldr	d8, [pc, #952]	; 101aa0 <_vfprintf_r+0x458>	
add	r8, sp, #200	; 0xc8	
movw	r1, #43916	; 0xab8c	
movw	r0, #26215	; 0x6667	
mov	r9, r8		
mov	r3, #0		
movt	r1, #16		
movt	r0, #26214	; 0x6666	
str	r3, [sp, #76]	; 0x4c	
str	r3, [sp, #92]	; 0x5c	
str	r3, [sp, #104]	; 0x68	
str	r3, [sp, #44]	; 0x2c	
str	r1, [sp, #80]	; 0x50	
str	r0, [sp, #108]	; 0x6c	
str	r3, [sp, #156]	; 0x9c	
str	r3, [sp, #152]	; 0x98	
str	r8, [sp, #148]	; 0x94	
ldr	r4, [sp, #36]	; 0x24	
ldrb	r3, [r4]		
cmp	r3, #37	; 0x25	
cmpne	r3, #0		
beq	1019e8 <_vfprintf_r+0x3a0>		
ldrb	r3, [r4, #1]!		
cmp	r3, #37	; 0x25	
cmpne	r3, #0		
bne	101738 <_vfprintf_r+0xf0>		
ldr	r2, [sp, #36]	; 0x24	
subs	r5, r4, r2		
beq	10178c <_vfprintf_r+0x144>		
ldr	r3, [sp, #152]	; 0x98	
str	r2, [r9]		
add	r3, r3, #1		
ldr	r2, [sp, #156]	; 0x9c	
cmp	r3, #7		
str	r5, [r9, #4]		
str	r3, [sp, #152]	; 0x98	
addle	r9, r9, #8		
add	r3, r2, r5		
str	r3, [sp, #156]	; 0x9c	
bgt	101958 <_vfprintf_r+0x310>		
ldr	r3, [sp, #44]	; 0x2c	
add	r3, r3, r5		
str	r3, [sp, #44]	; 0x2c	
ldrb	r3, [r4]		
cmp	r3, #0		
beq	101978 <_vfprintf_r+0x330>		
ldrb	r6, [r4, #1]		
mov	r3, #0		
add	r1, r4, #1		
mov	r2, r3		
strb	r3, [sp, #119]	; 0x77	
str	r3, [sp, #48]	; 0x30	
str	r3, [sp, #28]		
mvn	r7, #0		
add	r3, r1, #1		
sub	r1, r6, #32		
cmp	r1, #88	; 0x58	
ldrls	pc, [pc, r1, lsl #2]		
b	102168 <_vfprintf_r+0xb20>		
andseq	r1, r0, r8, asr sp		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r1, r0, ip, ror #26		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r1, r0, r4, lsl #27		
andseq	r1, r0, ip, lsr #27		
andseq	r2, r0, r8, ror #2		
andseq	r1, r0, r0, lsr ip		
andseq	r2, r0, r4, lsl r0		
andseq	r2, r0, r8, ror #2		
		; <UNDEFINED> instruction: 0x00101dbc	
		; <UNDEFINED> instruction: 0x00101dd4	
		; <UNDEFINED> instruction: 0x00101dd4	
		; <UNDEFINED> instruction: 0x00101dd4	
		; <UNDEFINED> instruction: 0x00101dd4	
		; <UNDEFINED> instruction: 0x00101dd4	
		; <UNDEFINED> instruction: 0x00101dd4	
		; <UNDEFINED> instruction: 0x00101dd4	
		; <UNDEFINED> instruction: 0x00101dd4	
		; <UNDEFINED> instruction: 0x00101dd4	
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r1, r0, ip, asr lr		
		; <UNDEFINED> instruction: 0x00101eb8	
andseq	r2, r0, r8, ror #2		
		; <UNDEFINED> instruction: 0x00101eb8	
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r1, r0, r0, asr #30		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, asr r0		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r4, lsr #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
mulseq	r0, ip, r0		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r0, ror #1		
andseq	r1, r0, r8, asr pc		
		; <UNDEFINED> instruction: 0x00101eb8	
		; <UNDEFINED> instruction: 0x00101eb8	
		; <UNDEFINED> instruction: 0x00101eb8	
mulseq	r0, r8, pc	; <UNPREDICTABLE>	
andseq	r1, r0, r8, asr pc		
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
		; <UNDEFINED> instruction: 0x00101fb0	
andseq	r2, r0, r8, ror #2		
		; <UNDEFINED> instruction: 0x00101fdc	
andseq	r1, r0, r8, asr #24		
		; <UNDEFINED> instruction: 0x00101dfc	
andseq	r1, r0, r4, asr #28		
andseq	r2, r0, r8, ror #2		
andseq	r1, r0, r8, ror ip		
andseq	r2, r0, r8, ror #2		
		; <UNDEFINED> instruction: 0x001019f0	
andseq	r2, r0, r8, ror #2		
andseq	r2, r0, r8, ror #2		
andseq	r1, r0, ip, ror #25		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
bl	1035e0 <__swsetup_r>		
cmp	r0, #0		
ldrheq	r2, [fp, #12]		
beq	1016d4 <_vfprintf_r+0x8c>		
mvn	r0, #0		
add	sp, sp, #268	; 0x10c	
vpop	{d8-d9}		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
mov	r9, r8		
b	101780 <_vfprintf_r+0x138>		
ldr	r3, [sp, #156]	; 0x9c	
cmp	r3, #0		
beq	101994 <_vfprintf_r+0x34c>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
ldrh	r3, [fp, #12]		
tst	r3, #64	; 0x40	
bne	101948 <_vfprintf_r+0x300>		
ldr	r0, [sp, #44]	; 0x2c	
add	sp, sp, #268	; 0x10c	
vpop	{d8-d9}		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldrsh	r3, [fp, #14]		
cmp	r3, #0		
blt	1016e0 <_vfprintf_r+0x98>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
ldr	r2, [sp, #36]	; 0x24	
mov	r3, r4		
bl	103538 <__sbprintf>		
add	sp, sp, #268	; 0x10c	
vpop	{d8-d9}		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r0, [sp, #40]	; 0x28	
bl	105260 <__sinit>		
b	101698 <_vfprintf_r+0x50>		
ldr	r4, [sp, #36]	; 0x24	
b	10178c <_vfprintf_r+0x144>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
tst	r3, #32		
beq	102140 <_vfprintf_r+0xaf8>		
ldr	r3, [sp, #52]	; 0x34	
mov	r2, #1		
add	r3, r3, #7		
bic	r3, r3, #7		
add	r1, r3, #8		
str	r1, [sp, #52]	; 0x34	
ldrd	r4, [r3]		
mov	r3, #0		
str	r7, [sp, #68]	; 0x44	
mov	sl, r3		
strb	r3, [sp, #119]	; 0x77	
cmp	r7, #0		
ldrge	r3, [sp, #28]		
bicge	r3, r3, #128	; 0x80	
strge	r3, [sp, #28]		
orrs	r3, r4, r5		
movne	r3, #1		
moveq	r3, #0		
cmp	r7, #0		
orrne	r3, r3, #1		
cmp	r3, #0		
beq	10258c <_vfprintf_r+0xf44>		
cmp	r2, #1		
beq	1028e8 <_vfprintf_r+0x12a0>		
cmp	r2, #2		
mov	r2, r8		
bne	101aac <_vfprintf_r+0x464>		
ldr	r1, [sp, #92]	; 0x5c	
and	r3, r4, #15		
lsr	r4, r4, #4		
orr	r4, r4, r5, lsl #28		
lsr	r5, r5, #4		
ldrb	r3, [r1, r3]		
orrs	r0, r4, r5		
strb	r3, [r2, #-1]!		
bne	101a70 <_vfprintf_r+0x428>		
mov	r3, r2		
str	r2, [sp, #64]	; 0x40	
rsb	r5, r3, r8		
b	101b08 <_vfprintf_r+0x4c0>		
mulseq	r0, ip, fp		
and	r3, r4, #7		
lsr	r4, r4, #3		
orr	r4, r4, r5, lsl #29		
lsr	r5, r5, #3		
orrs	r1, r4, r5		
add	r3, r3, #48	; 0x30	
strb	r3, [r2, #-1]!		
bne	101aac <_vfprintf_r+0x464>		
ldr	r1, [sp, #28]		
str	r2, [sp, #64]	; 0x40	
tst	r1, #1		
moveq	r3, r2		
rsbeq	r5, r3, r8		
beq	101b08 <_vfprintf_r+0x4c0>		
cmp	r3, #48	; 0x30	
ldr	r3, [sp, #64]	; 0x40	
beq	101a98 <_vfprintf_r+0x450>		
sub	r3, r3, #1		
str	r3, [sp, #64]	; 0x40	
mov	r1, r3		
rsb	r5, r1, r8		
mov	r3, #48	; 0x30	
strb	r3, [r2, #-1]		
cmp	r5, r7		
mov	r3, #0		
str	r3, [sp, #72]	; 0x48	
movge	r3, r5		
movlt	r3, r7		
str	r3, [sp, #32]		
cmp	sl, #0		
beq	101b34 <_vfprintf_r+0x4ec>		
ldr	r3, [sp, #32]		
add	r3, r3, #1		
str	r3, [sp, #32]		
ldr	r3, [sp, #28]		
ands	r3, r3, #2		
str	r3, [sp, #56]	; 0x38	
ldrne	r3, [sp, #32]		
addne	r3, r3, #2		
strne	r3, [sp, #32]		
ldr	r3, [sp, #28]		
ands	r3, r3, #132	; 0x84	
str	r3, [sp, #60]	; 0x3c	
bne	1021c8 <_vfprintf_r+0xb80>		
ldr	r3, [sp, #48]	; 0x30	
ldr	r2, [sp, #32]		
rsb	r4, r2, r3		
cmp	r4, #0		
ble	1021c8 <_vfprintf_r+0xb80>		
cmp	r4, #16		
ble	1031b8 <_vfprintf_r+0x1b70>		
movw	sl, #43916	; 0xab8c	
str	r6, [sp, #96]	; 0x60	
str	r5, [sp, #100]	; 0x64	
movt	sl, #16		
ldr	r1, [sp, #156]	; 0x9c	
mov	r7, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r5, [sp, #40]	; 0x28	
ldr	r6, [sp, #80]	; 0x50	
b	101bac <_vfprintf_r+0x564>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	101bfc <_vfprintf_r+0x5b4>		
add	r2, r2, #1		
add	r1, r1, #16		
cmp	r2, #7		
stm	r9, {r6, r7}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r1, [sp, #156]	; 0x9c	
ble	101ba0 <_vfprintf_r+0x558>		
mov	r0, r5		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
sub	r4, r4, #16		
ldr	r1, [sp, #156]	; 0x9c	
cmp	r4, #16		
ldr	r2, [sp, #152]	; 0x98	
bgt	101bac <_vfprintf_r+0x564>		
ldr	r6, [sp, #96]	; 0x60	
ldr	r5, [sp, #100]	; 0x64	
add	r2, r2, #1		
add	r3, r4, r1		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
str	sl, [r9]		
str	r4, [r9, #4]		
bgt	1021a8 <_vfprintf_r+0xb60>		
add	r9, r9, #8		
ldrb	sl, [sp, #119]	; 0x77	
b	1021cc <_vfprintf_r+0xb84>		
mov	r1, r3		
ldr	r0, [sp, #28]		
ldrb	r6, [r3]		
orr	r0, r0, #4		
str	r0, [sp, #28]		
b	1017b8 <_vfprintf_r+0x170>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
ands	r5, r3, #32		
beq	102074 <_vfprintf_r+0xa2c>		
ldr	r3, [sp, #52]	; 0x34	
mov	r2, #0		
add	r3, r3, #7		
bic	r3, r3, #7		
add	r1, r3, #8		
str	r1, [sp, #52]	; 0x34	
ldrd	r4, [r3]		
b	101a1c <_vfprintf_r+0x3d4>		
str	r3, [sp, #36]	; 0x24	
mov	r4, #0		
ldr	r3, [sp, #52]	; 0x34	
mov	r5, r7		
strb	r4, [sp, #119]	; 0x77	
add	r7, r3, #4		
ldr	r2, [r3]		
cmp	r2, r4		
str	r2, [sp, #64]	; 0x40	
beq	103230 <_vfprintf_r+0x1be8>		
cmp	r5, #0		
ldr	r0, [sp, #64]	; 0x40	
blt	103194 <_vfprintf_r+0x1b4c>		
mov	r1, r4		
mov	r2, r5		
blx	106120 <memchr>		
cmp	r0, #0		
beq	10332c <_vfprintf_r+0x1ce4>		
ldr	r3, [sp, #64]	; 0x40	
str	r4, [sp, #68]	; 0x44	
rsb	r3, r3, r0		
str	r7, [sp, #52]	; 0x34	
cmp	r3, r5		
str	r4, [sp, #72]	; 0x48	
ldrb	sl, [sp, #119]	; 0x77	
movlt	r5, r3		
bic	r3, r5, r5, asr #31		
str	r3, [sp, #32]		
b	101b20 <_vfprintf_r+0x4d8>		
str	r3, [sp, #36]	; 0x24	
movw	r3, #44340	; 0xad34	
movt	r3, #16		
str	r3, [sp, #92]	; 0x5c	
ldr	r3, [sp, #28]		
strb	r2, [sp, #119]	; 0x77	
tst	r3, #32		
beq	1020bc <_vfprintf_r+0xa74>		
ldr	r3, [sp, #52]	; 0x34	
add	r3, r3, #7		
bic	r3, r3, #7		
add	r2, r3, #8		
str	r2, [sp, #52]	; 0x34	
ldrd	r4, [r3]		
ldr	r3, [sp, #28]		
tst	r3, #1		
beq	102800 <_vfprintf_r+0x11b8>		
orrs	r3, r4, r5		
beq	102800 <_vfprintf_r+0x11b8>		
ldr	r3, [sp, #28]		
mov	r2, #2		
strb	r6, [sp, #121]	; 0x79	
orr	r3, r3, #2		
str	r3, [sp, #28]		
mov	r3, #48	; 0x30	
strb	r3, [sp, #120]	; 0x78	
b	101a1c <_vfprintf_r+0x3d4>		
cmp	r2, #0		
ldrb	r6, [r3]		
mov	r1, r3		
moveq	r2, #32		
b	1017b8 <_vfprintf_r+0x170>		
ldr	r1, [sp, #28]		
orr	r1, r1, #1		
str	r1, [sp, #28]		
mov	r1, r3		
ldrb	r6, [r3]		
b	1017b8 <_vfprintf_r+0x170>		
ldr	r1, [sp, #52]	; 0x34	
add	r1, r1, #4		
ldr	r0, [r1, #-4]		
cmp	r0, #0		
str	r0, [sp, #48]	; 0x30	
blt	103074 <_vfprintf_r+0x1a2c>		
str	r1, [sp, #52]	; 0x34	
mov	r1, r3		
ldrb	r6, [r3]		
b	1017b8 <_vfprintf_r+0x170>		
ldrb	r6, [r3]		
mov	r1, r3		
mov	r2, #43	; 0x2b	
b	1017b8 <_vfprintf_r+0x170>		
ldr	r1, [sp, #28]		
orr	r1, r1, #128	; 0x80	
str	r1, [sp, #28]		
mov	r1, r3		
ldrb	r6, [r3]		
b	1017b8 <_vfprintf_r+0x170>		
sub	r0, r6, #48	; 0x30	
mov	r1, #0		
add	r1, r1, r1, lsl #2		
ldrb	r6, [r3], #1		
add	r1, r0, r1, lsl #1		
sub	r0, r6, #48	; 0x30	
cmp	r0, #9		
bls	101ddc <_vfprintf_r+0x794>		
str	r1, [sp, #48]	; 0x30	
b	1017bc <_vfprintf_r+0x174>		
ldr	r2, [sp, #52]	; 0x34	
mov	r6, #120	; 0x78	
ldr	r1, [sp, #28]		
mov	r5, #0		
str	r3, [sp, #36]	; 0x24	
movw	r3, #44340	; 0xad34	
ldr	r4, [r2]		
movt	r3, #16		
add	r2, r2, #4		
orr	r1, r1, #2		
str	r2, [sp, #52]	; 0x34	
mov	r2, #2		
str	r3, [sp, #92]	; 0x5c	
mov	r3, #48	; 0x30	
str	r1, [sp, #28]		
strb	r6, [sp, #121]	; 0x79	
strb	r3, [sp, #120]	; 0x78	
b	101a1c <_vfprintf_r+0x3d4>		
ldr	r1, [sp, #28]		
orr	r1, r1, #32		
str	r1, [sp, #28]		
mov	r1, r3		
ldrb	r6, [r3]		
b	1017b8 <_vfprintf_r+0x170>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
strb	r2, [sp, #119]	; 0x77	
orr	r3, r3, #16		
str	r3, [sp, #28]		
ldr	r3, [sp, #28]		
tst	r3, #32		
beq	101f6c <_vfprintf_r+0x924>		
ldr	r3, [sp, #52]	; 0x34	
add	r3, r3, #7		
bic	r3, r3, #7		
add	r2, r3, #8		
str	r2, [sp, #52]	; 0x34	
ldrd	r2, [r3]		
mov	r4, r2		
mov	r5, r3		
cmp	r2, #0		
sbcs	r3, r3, #0		
blt	102c5c <_vfprintf_r+0x1614>		
ldrb	sl, [sp, #119]	; 0x77	
mov	r2, #1		
str	r7, [sp, #68]	; 0x44	
b	101a2c <_vfprintf_r+0x3e4>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #52]	; 0x34	
strb	r2, [sp, #119]	; 0x77	
add	r3, r3, #7		
bic	r3, r3, #7		
add	r2, r3, #8		
str	r2, [sp, #52]	; 0x34	
vldr	d8, [r3]		
vmov	r0, r1, d8		
bl	107480 <__fpclassifyd>		
cmp	r0, #1		
bne	102c78 <_vfprintf_r+0x1630>		
vcmpe.f64	d8, #0.0		
ldr	ip, [sp, #28]		
movw	r3, #44304	; 0xad10	
mov	r1, #3		
movw	r2, #44308	; 0xad14	
movt	r3, #16		
mov	r0, #0		
movt	r2, #16		
vmrs	APSR_nzcv, fpscr		
movmi	sl, #45	; 0x2d	
ldrbpl	sl, [sp, #119]	; 0x77	
bic	ip, ip, #128	; 0x80	
strbmi	sl, [sp, #119]	; 0x77	
cmp	r6, #71	; 0x47	
str	r1, [sp, #32]		
mov	r5, r1		
movle	r2, r3		
str	r0, [sp, #68]	; 0x44	
str	ip, [sp, #28]		
str	r2, [sp, #64]	; 0x40	
str	r0, [sp, #72]	; 0x48	
b	101b20 <_vfprintf_r+0x4d8>		
ldr	r1, [sp, #28]		
orr	r1, r1, #8		
str	r1, [sp, #28]		
mov	r1, r3		
ldrb	r6, [r3]		
b	1017b8 <_vfprintf_r+0x170>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
strb	r2, [sp, #119]	; 0x77	
tst	r3, #32		
bne	101e7c <_vfprintf_r+0x834>		
ldr	r3, [sp, #28]		
tst	r3, #16		
beq	102e2c <_vfprintf_r+0x17e4>		
ldr	r3, [sp, #52]	; 0x34	
ldr	r4, [r3]		
add	r3, r3, #4		
str	r3, [sp, #52]	; 0x34	
asr	r5, r4, #31		
mov	r2, r4		
mov	r3, r5		
b	101e9c <_vfprintf_r+0x854>		
ldr	r1, [sp, #28]		
orr	r1, r1, #64	; 0x40	
str	r1, [sp, #28]		
mov	r1, r3		
ldrb	r6, [r3]		
b	1017b8 <_vfprintf_r+0x170>		
ldrb	r6, [r3]		
ldr	r1, [sp, #28]		
cmp	r6, #108	; 0x6c	
orreq	r1, r1, #32		
orrne	r1, r1, #16		
streq	r1, [sp, #28]		
addeq	r1, r3, #1		
strne	r1, [sp, #28]		
movne	r1, r3		
ldrbeq	r6, [r3, #1]		
b	1017b8 <_vfprintf_r+0x170>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
strb	r2, [sp, #119]	; 0x77	
tst	r3, #32		
beq	102e5c <_vfprintf_r+0x1814>		
ldr	r1, [sp, #44]	; 0x2c	
ldr	r2, [sp, #52]	; 0x34	
vdup.32	d16, r1		
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
vshr.s64	d16, d16, #32		
str	r2, [sp, #52]	; 0x34	
vstr	d16, [r3]		
b	101724 <_vfprintf_r+0xdc>		
ldrb	r6, [r3]		
add	r1, r3, #1		
cmp	r6, #42	; 0x2a	
beq	1034cc <_vfprintf_r+0x1e84>		
sub	r0, r6, #48	; 0x30	
mov	r3, r1		
cmp	r0, #9		
mov	r7, #0		
bhi	1017bc <_vfprintf_r+0x174>		
add	r7, r7, r7, lsl #2		
ldrb	r6, [r3], #1		
add	r7, r0, r7, lsl #1		
sub	r0, r6, #48	; 0x30	
cmp	r0, #9		
bls	102038 <_vfprintf_r+0x9f0>		
orr	r7, r7, r7, asr #31		
b	1017bc <_vfprintf_r+0x174>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
orr	r3, r3, #16		
str	r3, [sp, #28]		
ldr	r3, [sp, #28]		
ands	r5, r3, #32		
bne	101c58 <_vfprintf_r+0x610>		
ldr	r3, [sp, #28]		
ands	r3, r3, #16		
beq	102dd4 <_vfprintf_r+0x178c>		
ldr	r3, [sp, #52]	; 0x34	
mov	r2, r5		
mov	r5, #0		
add	r3, r3, #4		
ldr	r4, [r3, #-4]		
str	r3, [sp, #52]	; 0x34	
b	101a1c <_vfprintf_r+0x3d4>		
str	r3, [sp, #36]	; 0x24	
movw	r3, #44320	; 0xad20	
movt	r3, #16		
str	r3, [sp, #92]	; 0x5c	
ldr	r3, [sp, #28]		
strb	r2, [sp, #119]	; 0x77	
tst	r3, #32		
bne	101d0c <_vfprintf_r+0x6c4>		
ldr	r3, [sp, #28]		
tst	r3, #16		
beq	102dfc <_vfprintf_r+0x17b4>		
ldr	r3, [sp, #52]	; 0x34	
mov	r5, #0		
add	r3, r3, #4		
ldr	r4, [r3, #-4]		
str	r3, [sp, #52]	; 0x34	
b	101d24 <_vfprintf_r+0x6dc>		
ldr	r0, [sp, #52]	; 0x34	
mov	r1, #1		
str	r3, [sp, #36]	; 0x24	
mov	r3, #0		
mov	sl, r3		
add	r0, r0, #4		
ldr	r2, [r0, #-4]		
mov	r5, r1		
strb	r3, [sp, #119]	; 0x77	
str	r3, [sp, #68]	; 0x44	
str	r3, [sp, #72]	; 0x48	
add	r3, sp, #160	; 0xa0	
str	r1, [sp, #32]		
str	r0, [sp, #52]	; 0x34	
strb	r2, [sp, #160]	; 0xa0	
str	r3, [sp, #64]	; 0x40	
b	101b34 <_vfprintf_r+0x4ec>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
orr	r3, r3, #16		
str	r3, [sp, #28]		
ldr	r3, [sp, #28]		
tst	r3, #32		
bne	101a00 <_vfprintf_r+0x3b8>		
ldr	r3, [sp, #28]		
tst	r3, #16		
beq	102eac <_vfprintf_r+0x1864>		
ldr	r3, [sp, #52]	; 0x34	
ldr	r4, [r3]		
mov	r2, #1		
add	r3, r3, #4		
mov	r5, #0		
str	r3, [sp, #52]	; 0x34	
b	101a1c <_vfprintf_r+0x3d4>		
cmp	r6, #0		
str	r3, [sp, #36]	; 0x24	
strb	r2, [sp, #119]	; 0x77	
beq	101978 <_vfprintf_r+0x330>		
mov	r3, #0		
mov	r2, #1		
mov	sl, r3		
strb	r3, [sp, #119]	; 0x77	
str	r3, [sp, #68]	; 0x44	
mov	r5, r2		
str	r3, [sp, #72]	; 0x48	
add	r3, sp, #160	; 0xa0	
str	r2, [sp, #32]		
strb	r6, [sp, #160]	; 0xa0	
str	r3, [sp, #64]	; 0x40	
b	101b34 <_vfprintf_r+0x4ec>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldrb	sl, [sp, #119]	; 0x77	
mov	r9, r8		
ldr	r3, [sp, #156]	; 0x9c	
cmp	sl, #0		
beq	102204 <_vfprintf_r+0xbbc>		
ldr	r2, [sp, #152]	; 0x98	
add	r3, r3, #1		
add	r1, sp, #119	; 0x77	
str	r3, [sp, #156]	; 0x9c	
add	r2, r2, #1		
str	r1, [r9]		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
mov	r2, #1		
str	r2, [r9, #4]		
addle	r9, r9, #8		
bgt	1027b8 <_vfprintf_r+0x1170>		
ldr	r2, [sp, #56]	; 0x38	
cmp	r2, #0		
beq	102240 <_vfprintf_r+0xbf8>		
ldr	r2, [sp, #152]	; 0x98	
add	r3, r3, #2		
add	r1, sp, #120	; 0x78	
str	r3, [sp, #156]	; 0x9c	
add	r2, r2, #1		
str	r1, [r9]		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
mov	r2, #2		
str	r2, [r9, #4]		
addle	r9, r9, #8		
bgt	1027dc <_vfprintf_r+0x1194>		
ldr	r2, [sp, #60]	; 0x3c	
cmp	r2, #128	; 0x80	
beq	1025c4 <_vfprintf_r+0xf7c>		
ldr	r2, [sp, #68]	; 0x44	
rsb	r7, r5, r2		
cmp	r7, #0		
ble	10232c <_vfprintf_r+0xce4>		
cmp	r7, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r4, [pc, #-1988]	; 101aa8 <_vfprintf_r+0x460>	
ble	1022ec <_vfprintf_r+0xca4>		
str	r5, [sp, #56]	; 0x38	
mov	sl, #16		
mov	r5, r4		
mov	r1, r3		
ldr	r4, [sp, #40]	; 0x28	
b	102290 <_vfprintf_r+0xc48>		
sub	r7, r7, #16		
cmp	r7, #16		
ble	1022e0 <_vfprintf_r+0xc98>		
add	r2, r2, #1		
add	r1, r1, #16		
cmp	r2, #7		
stm	r9, {r5, sl}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r1, [sp, #156]	; 0x9c	
ble	102284 <_vfprintf_r+0xc3c>		
mov	r0, r4		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
sub	r7, r7, #16		
ldr	r1, [sp, #156]	; 0x9c	
cmp	r7, #16		
ldr	r2, [sp, #152]	; 0x98	
bgt	102290 <_vfprintf_r+0xc48>		
mov	r4, r5		
ldr	r5, [sp, #56]	; 0x38	
mov	r3, r1		
add	r2, r2, #1		
add	r3, r3, r7		
cmp	r2, #7		
stm	r9, {r4, r7}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	10232c <_vfprintf_r+0xce4>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #28]		
tst	r2, #256	; 0x100	
bne	102478 <_vfprintf_r+0xe30>		
ldr	r2, [sp, #152]	; 0x98	
add	r3, r3, r5		
ldr	r1, [sp, #64]	; 0x40	
add	r2, r2, #1		
str	r3, [sp, #156]	; 0x9c	
cmp	r2, #7		
str	r5, [r9, #4]		
str	r1, [r9]		
str	r2, [sp, #152]	; 0x98	
bgt	102778 <_vfprintf_r+0x1130>		
add	r9, r9, #8		
ldr	r2, [sp, #28]		
tst	r2, #4		
beq	102444 <_vfprintf_r+0xdfc>		
ldr	r2, [sp, #48]	; 0x30	
ldr	r1, [sp, #32]		
rsb	r4, r1, r2		
cmp	r4, #0		
ble	102444 <_vfprintf_r+0xdfc>		
cmp	r4, #16		
ble	103220 <_vfprintf_r+0x1bd8>		
movw	sl, #43916	; 0xab8c	
ldr	r2, [sp, #152]	; 0x98	
movt	sl, #16		
mov	r5, #16		
ldr	r6, [sp, #40]	; 0x28	
ldr	r7, [sp, #80]	; 0x50	
b	1023b4 <_vfprintf_r+0xd6c>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	102408 <_vfprintf_r+0xdc0>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
str	r7, [r9]		
str	r5, [r9, #4]		
addle	r9, r9, #8		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
ble	1023a8 <_vfprintf_r+0xd60>		
mov	r0, r6		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
sub	r4, r4, #16		
ldr	r3, [sp, #156]	; 0x9c	
cmp	r4, #16		
ldr	r2, [sp, #152]	; 0x98	
bgt	1023b4 <_vfprintf_r+0xd6c>		
add	r2, r2, #1		
add	r3, r3, r4		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
str	sl, [r9]		
str	r4, [r9, #4]		
ble	102444 <_vfprintf_r+0xdfc>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #44]	; 0x2c	
ldr	r1, [sp, #32]		
ldr	r0, [sp, #48]	; 0x30	
cmp	r1, r0		
addge	r2, r2, r1		
addlt	r2, r2, r0		
cmp	r3, #0		
str	r2, [sp, #44]	; 0x2c	
bne	10279c <_vfprintf_r+0x1154>		
mov	r3, #0		
mov	r9, r8		
str	r3, [sp, #152]	; 0x98	
b	101724 <_vfprintf_r+0xdc>		
cmp	r6, #101	; 0x65	
ble	1026ac <_vfprintf_r+0x1064>		
vcmp.f64	d8, #0.0		
vmrs	APSR_nzcv, fpscr		
bne	102808 <_vfprintf_r+0x11c0>		
ldr	r2, [sp, #152]	; 0x98	
movw	r1, #44368	; 0xad50	
add	r3, r3, #1		
movt	r1, #16		
add	r2, r2, #1		
str	r1, [r9]		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
mov	r2, #1		
str	r2, [r9, #4]		
addle	r9, r9, #8		
bgt	102ed4 <_vfprintf_r+0x188c>		
ldr	r2, [sp, #124]	; 0x7c	
ldr	r1, [sp, #76]	; 0x4c	
cmp	r2, r1		
blt	1024dc <_vfprintf_r+0xe94>		
ldr	r2, [sp, #28]		
tst	r2, #1		
beq	102364 <_vfprintf_r+0xd1c>		
ldr	r2, [sp, #152]	; 0x98	
ldr	r1, [sp, #88]	; 0x58	
add	r2, r2, #1		
ldr	r0, [sp, #84]	; 0x54	
cmp	r2, #7		
add	r3, r3, r1		
str	r1, [r9, #4]		
str	r0, [r9]		
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
str	r2, [sp, #152]	; 0x98	
bgt	10308c <_vfprintf_r+0x1a44>		
ldr	r2, [sp, #76]	; 0x4c	
sub	r5, r2, #1		
cmp	r5, #0		
ble	102364 <_vfprintf_r+0xd1c>		
cmp	r5, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r4, [pc, #-2692]	; 101aa8 <_vfprintf_r+0x460>	
movgt	r6, #16		
ldrgt	r7, [sp, #40]	; 0x28	
bgt	102544 <_vfprintf_r+0xefc>		
b	102988 <_vfprintf_r+0x1340>		
sub	r5, r5, #16		
cmp	r5, #16		
ble	102988 <_vfprintf_r+0x1340>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
stm	r9, {r4, r6}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	102538 <_vfprintf_r+0xef0>		
mov	r0, r7		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	102538 <_vfprintf_r+0xef0>		
cmp	r2, #0		
strne	r8, [sp, #64]	; 0x40	
movne	r5, r3		
bne	101b08 <_vfprintf_r+0x4c0>		
ldr	r3, [sp, #28]		
tst	r3, #1		
streq	r8, [sp, #64]	; 0x40	
addne	r2, sp, #264	; 0x108	
movne	r3, #48	; 0x30	
moveq	r5, r2		
strbne	r3, [r2, #-65]!	; 0xffffffbf	
rsbne	r5, r2, r8		
strne	r2, [sp, #64]	; 0x40	
b	101b08 <_vfprintf_r+0x4c0>		
ldr	r2, [sp, #48]	; 0x30	
ldr	r1, [sp, #32]		
rsb	r7, r1, r2		
cmp	r7, #0		
ble	10224c <_vfprintf_r+0xc04>		
cmp	r7, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r4, [pc, #-2880]	; 101aa8 <_vfprintf_r+0x460>	
ble	102668 <_vfprintf_r+0x1020>		
str	r5, [sp, #56]	; 0x38	
mov	sl, #16		
mov	r5, r4		
mov	r1, r3		
ldr	r4, [sp, #40]	; 0x28	
b	10260c <_vfprintf_r+0xfc4>		
sub	r7, r7, #16		
cmp	r7, #16		
ble	10265c <_vfprintf_r+0x1014>		
add	r2, r2, #1		
add	r1, r1, #16		
cmp	r2, #7		
stm	r9, {r5, sl}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r1, [sp, #156]	; 0x9c	
ble	102600 <_vfprintf_r+0xfb8>		
mov	r0, r4		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
sub	r7, r7, #16		
ldr	r1, [sp, #156]	; 0x9c	
cmp	r7, #16		
ldr	r2, [sp, #152]	; 0x98	
bgt	10260c <_vfprintf_r+0xfc4>		
mov	r4, r5		
ldr	r5, [sp, #56]	; 0x38	
mov	r3, r1		
add	r2, r2, #1		
add	r3, r3, r7		
cmp	r2, #7		
stm	r9, {r4, r7}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	10224c <_vfprintf_r+0xc04>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	10224c <_vfprintf_r+0xc04>		
ldr	r2, [sp, #76]	; 0x4c	
cmp	r2, #1		
ble	102b30 <_vfprintf_r+0x14e8>		
ldr	r1, [sp, #64]	; 0x40	
add	r3, r3, #1		
ldr	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
str	r1, [r9]		
mov	r1, #1		
add	r2, r2, r1		
str	r2, [sp, #152]	; 0x98	
cmp	r2, #7		
str	r1, [r9, #4]		
addle	r9, r9, #8		
bgt	102b90 <_vfprintf_r+0x1548>		
add	r2, r2, #1		
ldr	r1, [sp, #88]	; 0x58	
ldr	r0, [sp, #84]	; 0x54	
cmp	r2, #7		
add	r3, r3, r1		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
stm	r9, {r0, r1}		
addle	r9, r9, #8		
bgt	102bb8 <_vfprintf_r+0x1570>		
vcmp.f64	d8, #0.0		
vmrs	APSR_nzcv, fpscr		
beq	10290c <_vfprintf_r+0x12c4>		
ldr	r1, [sp, #64]	; 0x40	
add	r2, r2, #1		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
add	r0, r1, #1		
ldr	r1, [sp, #76]	; 0x4c	
str	r0, [r9]		
sub	r1, r1, #1		
add	r3, r3, r1		
str	r3, [sp, #156]	; 0x9c	
str	r1, [r9, #4]		
bgt	102b68 <_vfprintf_r+0x1520>		
add	r9, r9, #8		
add	r2, r2, #1		
ldr	r1, [sp, #104]	; 0x68	
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
add	r3, r3, r1		
add	r2, sp, #132	; 0x84	
str	r3, [sp, #156]	; 0x9c	
str	r1, [r9, #4]		
str	r2, [r9]		
ble	102360 <_vfprintf_r+0xd18>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	102364 <_vfprintf_r+0xd1c>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
beq	102468 <_vfprintf_r+0xe20>		
b	101994 <_vfprintf_r+0x34c>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	102204 <_vfprintf_r+0xbbc>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	102240 <_vfprintf_r+0xbf8>		
mov	r2, #2		
b	101a1c <_vfprintf_r+0x3d4>		
ldr	r5, [sp, #124]	; 0x7c	
cmp	r5, #0		
ble	102ef8 <_vfprintf_r+0x18b0>		
ldr	r2, [sp, #76]	; 0x4c	
ldr	r1, [sp, #72]	; 0x48	
ldr	r0, [sp, #64]	; 0x40	
cmp	r2, r1		
add	r7, r0, r2		
movlt	r5, r2		
movge	r5, r1		
cmp	r5, #0		
ble	102860 <_vfprintf_r+0x1218>		
ldr	r2, [sp, #152]	; 0x98	
add	r3, r3, r5		
str	r0, [r9]		
add	r2, r2, #1		
str	r5, [r9, #4]		
cmp	r2, #7		
str	r3, [sp, #156]	; 0x9c	
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
bgt	1031cc <_vfprintf_r+0x1b84>		
ldr	r2, [sp, #72]	; 0x48	
cmp	r5, #0		
rsbge	r2, r5, r2		
cmp	r2, #0		
mov	r5, r2		
ble	1029e8 <_vfprintf_r+0x13a0>		
cmp	r5, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r4, [pc, #-3552]	; 101aa8 <_vfprintf_r+0x460>	
movgt	r6, #16		
ldrgt	sl, [sp, #40]	; 0x28	
bgt	1028a0 <_vfprintf_r+0x1258>		
b	1029a8 <_vfprintf_r+0x1360>		
sub	r5, r5, #16		
cmp	r5, #16		
ble	1029a8 <_vfprintf_r+0x1360>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
stm	r9, {r4, r6}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	102894 <_vfprintf_r+0x124c>		
mov	r0, sl		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	102894 <_vfprintf_r+0x124c>		
cmp	r5, #0		
cmpeq	r4, #9		
bhi	102c00 <_vfprintf_r+0x15b8>		
add	r3, sp, #264	; 0x108	
add	r4, r4, #48	; 0x30	
strb	r4, [r3, #-65]!	; 0xffffffbf	
rsb	r5, r3, r8		
str	r3, [sp, #64]	; 0x40	
b	101b08 <_vfprintf_r+0x4c0>		
ldr	r1, [sp, #76]	; 0x4c	
sub	r5, r1, #1		
cmp	r5, #0		
ble	102750 <_vfprintf_r+0x1108>		
cmp	r5, #16		
ldr	r4, [pc, #-3712]	; 101aa8 <_vfprintf_r+0x460>	
movgt	r6, #16		
ldrgt	r7, [sp, #40]	; 0x28	
bgt	102940 <_vfprintf_r+0x12f8>		
b	102be0 <_vfprintf_r+0x1598>		
sub	r5, r5, #16		
cmp	r5, #16		
ble	102be0 <_vfprintf_r+0x1598>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
stm	r9, {r4, r6}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	102934 <_vfprintf_r+0x12ec>		
mov	r0, r7		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	102934 <_vfprintf_r+0x12ec>		
add	r2, r2, #1		
add	r3, r3, r5		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
stm	r9, {r4, r5}		
ble	102360 <_vfprintf_r+0xd18>		
b	102778 <_vfprintf_r+0x1130>		
add	r2, r2, #1		
add	r3, r3, r5		
cmp	r2, #7		
stm	r9, {r4, r5}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	1029e8 <_vfprintf_r+0x13a0>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #64]	; 0x40	
ldr	r1, [sp, #72]	; 0x48	
ldr	r5, [sp, #124]	; 0x7c	
add	r6, r2, r1		
ldr	r2, [sp, #76]	; 0x4c	
cmp	r5, r2		
blt	102ad8 <_vfprintf_r+0x1490>		
ldr	r2, [sp, #28]		
tst	r2, #1		
bne	102ad8 <_vfprintf_r+0x1490>		
ldr	r2, [sp, #76]	; 0x4c	
rsb	r7, r6, r7		
rsb	r5, r5, r2		
cmp	r5, r7		
movlt	r4, r5		
movge	r4, r7		
cmp	r4, #0		
ble	102a58 <_vfprintf_r+0x1410>		
ldr	r2, [sp, #152]	; 0x98	
add	r3, r3, r4		
str	r6, [r9]		
add	r2, r2, #1		
str	r4, [r9, #4]		
cmp	r2, #7		
str	r3, [sp, #156]	; 0x9c	
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
bgt	1031f0 <_vfprintf_r+0x1ba8>		
cmp	r4, #0		
rsbge	r5, r4, r5		
cmp	r5, #0		
ble	102364 <_vfprintf_r+0xd1c>		
cmp	r5, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r4, [pc, #-4048]	; 101aa8 <_vfprintf_r+0x460>	
movgt	r6, #16		
ldrgt	r7, [sp, #40]	; 0x28	
bgt	102a90 <_vfprintf_r+0x1448>		
b	102988 <_vfprintf_r+0x1340>		
sub	r5, r5, #16		
cmp	r5, #16		
ble	102988 <_vfprintf_r+0x1340>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
stm	r9, {r4, r6}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	102a84 <_vfprintf_r+0x143c>		
mov	r0, r7		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	102a84 <_vfprintf_r+0x143c>		
ldr	r2, [sp, #152]	; 0x98	
ldr	r1, [sp, #88]	; 0x58	
add	r2, r2, #1		
ldr	r0, [sp, #84]	; 0x54	
cmp	r2, #7		
add	r3, r3, r1		
str	r1, [r9, #4]		
str	r0, [r9]		
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
str	r2, [sp, #152]	; 0x98	
ble	102a10 <_vfprintf_r+0x13c8>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r5, [sp, #124]	; 0x7c	
mov	r9, r8		
ldr	r3, [sp, #156]	; 0x9c	
b	102a10 <_vfprintf_r+0x13c8>		
ldr	r2, [sp, #28]		
tst	r2, #1		
bne	1026b8 <_vfprintf_r+0x1070>		
ldr	r1, [sp, #64]	; 0x40	
add	r3, r3, #1		
ldr	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
str	r1, [r9]		
mov	r1, #1		
add	r2, r2, r1		
str	r2, [sp, #152]	; 0x98	
cmp	r2, #7		
str	r1, [r9, #4]		
ble	10274c <_vfprintf_r+0x1104>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #152]	; 0x98	
b	102750 <_vfprintf_r+0x1108>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #152]	; 0x98	
b	1026e8 <_vfprintf_r+0x10a0>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #152]	; 0x98	
b	102710 <_vfprintf_r+0x10c8>		
add	r2, r2, #1		
add	r3, r3, r5		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
stm	r9, {r4, r5}		
ble	10274c <_vfprintf_r+0x1104>		
b	102b68 <_vfprintf_r+0x1520>		
str	r6, [sp, #32]		
mov	r6, r8		
mov	r0, r4		
mov	r1, r5		
mov	r2, #10		
mov	r3, #0		
bl	10a710 <__aeabi_uldivmod>		
mov	r0, r4		
mov	r1, r5		
mov	r3, #0		
add	r2, r2, #48	; 0x30	
strb	r2, [r6, #-1]!		
mov	r2, #10		
bl	10a710 <__aeabi_uldivmod>		
mov	r4, r0		
mov	r5, r1		
orrs	r3, r4, r5		
bne	102c08 <_vfprintf_r+0x15c0>		
mov	r3, r6		
ldr	r6, [sp, #32]		
str	r3, [sp, #64]	; 0x40	
rsb	r5, r3, r8		
b	101b08 <_vfprintf_r+0x4c0>		
rsbs	r4, r4, #0		
mov	sl, #45	; 0x2d	
rsc	r5, r5, #0		
strb	sl, [sp, #119]	; 0x77	
str	r7, [sp, #68]	; 0x44	
mov	r2, #1		
b	101a2c <_vfprintf_r+0x3e4>		
vmov	r0, r1, d8		
bl	107480 <__fpclassifyd>		
cmp	r0, #0		
beq	102ff8 <_vfprintf_r+0x19b0>		
cmn	r7, #1		
bic	r5, r6, #32		
moveq	r7, #6		
beq	1030b0 <_vfprintf_r+0x1a68>		
cmp	r5, #71	; 0x47	
cmpeq	r7, #0		
bne	1030b0 <_vfprintf_r+0x1a68>		
vmov	r3, s17		
mov	r5, #71	; 0x47	
mov	r7, #1		
cmp	r3, #0		
ldr	r3, [sp, #28]		
orr	r3, r3, #256	; 0x100	
str	r3, [sp, #56]	; 0x38	
blt	103444 <_vfprintf_r+0x1dfc>		
vmov.f64	d9, d8		
mov	sl, #0		
mov	r2, #2		
add	r3, sp, #124	; 0x7c	
str	r2, [sp]		
add	r2, sp, #128	; 0x80	
str	r3, [sp, #8]		
add	r3, sp, #140	; 0x8c	
str	r2, [sp, #12]		
str	r3, [sp, #16]		
str	r7, [sp, #4]		
ldr	r0, [sp, #40]	; 0x28	
vmov	r2, r3, d9		
bl	103a7c <_dtoa_r>		
cmp	r5, #71	; 0x47	
str	r0, [sp, #64]	; 0x40	
bne	103504 <_vfprintf_r+0x1ebc>		
ldr	r3, [sp, #28]		
tst	r3, #1		
beq	103470 <_vfprintf_r+0x1e28>		
ldr	r3, [sp, #64]	; 0x40	
add	r4, r3, r7		
vcmp.f64	d9, #0.0		
vmrs	APSR_nzcv, fpscr		
moveq	r3, r4		
beq	102d54 <_vfprintf_r+0x170c>		
ldr	r3, [sp, #140]	; 0x8c	
cmp	r4, r3		
bls	102d54 <_vfprintf_r+0x170c>		
mov	r1, #48	; 0x30	
add	r2, r3, #1		
str	r2, [sp, #140]	; 0x8c	
strb	r1, [r3]		
ldr	r3, [sp, #140]	; 0x8c	
cmp	r4, r3		
bhi	102d3c <_vfprintf_r+0x16f4>		
ldr	r2, [sp, #64]	; 0x40	
cmp	r5, #71	; 0x47	
rsb	r3, r2, r3		
str	r3, [sp, #76]	; 0x4c	
ldr	r3, [sp, #124]	; 0x7c	
bne	1032f0 <_vfprintf_r+0x1ca8>		
cmn	r3, #3		
cmpge	r7, r3		
sublt	r6, r6, #2		
blt	103348 <_vfprintf_r+0x1d00>		
mov	r6, #103	; 0x67	
str	r3, [sp, #72]	; 0x48	
ldr	r3, [sp, #76]	; 0x4c	
ldr	r2, [sp, #72]	; 0x48	
cmp	r3, r2		
bgt	103450 <_vfprintf_r+0x1e08>		
ldr	r3, [sp, #28]		
tst	r3, #1		
ldrne	r3, [sp, #72]	; 0x48	
moveq	r5, r2		
moveq	r3, r5		
addne	r5, r3, #1		
biceq	r3, r3, r3, asr #31		
bicne	r3, r5, r5, asr #31		
cmp	sl, #0		
bne	1032d0 <_vfprintf_r+0x1c88>		
str	r3, [sp, #32]		
ldr	r3, [sp, #56]	; 0x38	
str	sl, [sp, #68]	; 0x44	
ldrb	sl, [sp, #119]	; 0x77	
str	r3, [sp, #28]		
b	101b20 <_vfprintf_r+0x4d8>		
ldr	r2, [sp, #28]		
ands	r2, r2, #64	; 0x40	
beq	102fe0 <_vfprintf_r+0x1998>		
mov	r2, r3		
ldr	r3, [sp, #52]	; 0x34	
mov	r5, #0		
add	r3, r3, #4		
ldrh	r4, [r3, #-4]		
str	r3, [sp, #52]	; 0x34	
b	101a1c <_vfprintf_r+0x3d4>		
ldr	r3, [sp, #28]		
tst	r3, #64	; 0x40	
ldr	r3, [sp, #52]	; 0x34	
movne	r5, #0		
moveq	r5, #0		
ldreq	r4, [r3]		
addeq	r3, r3, #4		
ldrhne	r4, [r3]		
addne	r3, r3, #4		
streq	r3, [sp, #52]	; 0x34	
strne	r3, [sp, #52]	; 0x34	
b	101d24 <_vfprintf_r+0x6dc>		
ldr	r3, [sp, #28]		
tst	r3, #64	; 0x40	
ldr	r3, [sp, #52]	; 0x34	
beq	101f7c <_vfprintf_r+0x934>		
ldrh	r4, [r3]		
add	r3, r3, #4		
str	r3, [sp, #52]	; 0x34	
sxth	r4, r4		
asr	r5, r4, #31		
mov	r2, r4		
mov	r3, r5		
b	101e9c <_vfprintf_r+0x854>		
ldr	r3, [sp, #28]		
tst	r3, #16		
bne	102e90 <_vfprintf_r+0x1848>		
ldr	r3, [sp, #28]		
tst	r3, #64	; 0x40	
beq	102e90 <_vfprintf_r+0x1848>		
ldr	r2, [sp, #52]	; 0x34	
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
str	r2, [sp, #52]	; 0x34	
ldrh	r2, [sp, #44]	; 0x2c	
strh	r2, [r3]		
b	101724 <_vfprintf_r+0xdc>		
ldr	r2, [sp, #52]	; 0x34	
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
str	r2, [sp, #52]	; 0x34	
ldr	r2, [sp, #44]	; 0x2c	
str	r2, [r3]		
b	101724 <_vfprintf_r+0xdc>		
ldr	r3, [sp, #28]		
tst	r3, #64	; 0x40	
ldr	r3, [sp, #52]	; 0x34	
beq	102150 <_vfprintf_r+0xb08>		
ldrh	r4, [r3]		
mov	r5, #0		
add	r3, r3, #4		
mov	r2, #1		
str	r3, [sp, #52]	; 0x34	
b	101a1c <_vfprintf_r+0x3d4>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	1024c0 <_vfprintf_r+0xe78>		
ldr	r2, [sp, #152]	; 0x98	
movw	r1, #44368	; 0xad50	
add	r3, r3, #1		
movt	r1, #16		
add	r2, r2, #1		
str	r1, [r9]		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
mov	r2, #1		
str	r2, [r9, #4]		
addle	r9, r9, #8		
bgt	10304c <_vfprintf_r+0x1a04>		
ldr	r2, [sp, #76]	; 0x4c	
orrs	r2, r5, r2		
beq	10303c <_vfprintf_r+0x19f4>		
ldr	r2, [sp, #152]	; 0x98	
ldr	r1, [sp, #88]	; 0x58	
add	r2, r2, #1		
ldr	r0, [sp, #84]	; 0x54	
cmp	r2, #7		
add	r3, r3, r1		
str	r1, [r9, #4]		
str	r0, [r9]		
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
str	r2, [sp, #152]	; 0x98	
bgt	103418 <_vfprintf_r+0x1dd0>		
rsb	r5, r5, #0		
cmp	r5, #0		
ble	103168 <_vfprintf_r+0x1b20>		
cmp	r5, #16		
ldr	r4, [pc, #1420]	; 10350c <_vfprintf_r+0x1ec4>	
movgt	r6, #16		
ldrgt	r7, [sp, #40]	; 0x28	
bgt	102f98 <_vfprintf_r+0x1950>		
b	103124 <_vfprintf_r+0x1adc>		
sub	r5, r5, #16		
cmp	r5, #16		
ble	103124 <_vfprintf_r+0x1adc>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
stm	r9, {r4, r6}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	102f8c <_vfprintf_r+0x1944>		
mov	r0, r7		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	102f8c <_vfprintf_r+0x1944>		
ldr	r3, [sp, #52]	; 0x34	
mov	r5, #0		
add	r3, r3, #4		
ldr	r4, [r3, #-4]		
str	r3, [sp, #52]	; 0x34	
b	101a1c <_vfprintf_r+0x3d4>		
ldr	ip, [sp, #28]		
movw	r3, #44312	; 0xad18	
cmp	r6, #71	; 0x47	
mov	r1, #3		
movw	r2, #44316	; 0xad1c	
movt	r3, #16		
movt	r2, #16		
bic	ip, ip, #128	; 0x80	
movle	r2, r3		
str	r0, [sp, #68]	; 0x44	
str	r1, [sp, #32]		
mov	r5, r1		
str	ip, [sp, #28]		
str	r0, [sp, #72]	; 0x48	
str	r2, [sp, #64]	; 0x40	
ldrb	sl, [sp, #119]	; 0x77	
b	101b20 <_vfprintf_r+0x4d8>		
ldr	r2, [sp, #28]		
tst	r2, #1		
beq	102364 <_vfprintf_r+0xd1c>		
b	102f38 <_vfprintf_r+0x18f0>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r5, [sp, #124]	; 0x7c	
mov	r9, r8		
ldr	r3, [sp, #156]	; 0x9c	
b	102f2c <_vfprintf_r+0x18e4>		
ldr	r0, [sp, #48]	; 0x30	
str	r1, [sp, #52]	; 0x34	
mov	r1, r3		
rsb	r0, r0, #0		
str	r0, [sp, #48]	; 0x30	
b	101c34 <_vfprintf_r+0x5ec>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	10250c <_vfprintf_r+0xec4>		
vmov	r3, s17		
cmp	r3, #0		
ldr	r3, [sp, #28]		
vmovge.f64	d9, d8		
orr	r3, r3, #256	; 0x100	
movge	sl, #0		
str	r3, [sp, #56]	; 0x38	
blt	103444 <_vfprintf_r+0x1dfc>		
cmp	r5, #70	; 0x46	
beq	103260 <_vfprintf_r+0x1c18>		
cmp	r5, #69	; 0x45	
bne	102ccc <_vfprintf_r+0x1684>		
mov	r2, #2		
add	r3, sp, #124	; 0x7c	
str	r2, [sp]		
add	r4, r7, #1		
add	r2, sp, #128	; 0x80	
str	r3, [sp, #8]		
str	r2, [sp, #12]		
add	r3, sp, #140	; 0x8c	
str	r4, [sp, #4]		
str	r3, [sp, #16]		
ldr	r0, [sp, #40]	; 0x28	
vmov	r2, r3, d9		
bl	103a7c <_dtoa_r>		
str	r0, [sp, #64]	; 0x40	
ldr	r3, [sp, #64]	; 0x40	
add	r4, r3, r4		
b	102d1c <_vfprintf_r+0x16d4>		
add	r2, r2, #1		
add	r3, r3, r5		
cmp	r2, #7		
stm	r9, {r4, r5}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	103168 <_vfprintf_r+0x1b20>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #152]	; 0x98	
add	r2, r2, #1		
ldr	r1, [sp, #76]	; 0x4c	
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
ldr	r2, [sp, #64]	; 0x40	
add	r3, r3, r1		
str	r1, [r9, #4]		
str	r3, [sp, #156]	; 0x9c	
str	r2, [r9]		
ble	102360 <_vfprintf_r+0xd18>		
b	102778 <_vfprintf_r+0x1130>		
str	r4, [sp, #68]	; 0x44	
blx	107900 <strlen>		
str	r7, [sp, #52]	; 0x34	
str	r4, [sp, #72]	; 0x48	
ldrb	sl, [sp, #119]	; 0x77	
bic	r3, r0, r0, asr #31		
mov	r5, r0		
str	r3, [sp, #32]		
b	101b20 <_vfprintf_r+0x4d8>		
movw	sl, #43916	; 0xab8c	
ldr	r1, [sp, #156]	; 0x9c	
movt	sl, #16		
ldr	r2, [sp, #152]	; 0x98	
b	101c04 <_vfprintf_r+0x5bc>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	102860 <_vfprintf_r+0x1218>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r5, [sp, #124]	; 0x7c	
mov	r9, r8		
ldr	r2, [sp, #76]	; 0x4c	
ldr	r3, [sp, #156]	; 0x9c	
rsb	r5, r5, r2		
b	102a58 <_vfprintf_r+0x1410>		
movw	sl, #43916	; 0xab8c	
ldr	r2, [sp, #152]	; 0x98	
movt	sl, #16		
b	102408 <_vfprintf_r+0xdc0>		
cmp	r5, #6		
movw	r3, #44360	; 0xad48	
mov	sl, r2		
str	r2, [sp, #68]	; 0x44	
movcs	r5, #6		
str	r2, [sp, #72]	; 0x48	
movt	r3, #16		
bic	r2, r5, r5, asr #31		
str	r7, [sp, #52]	; 0x34	
str	r2, [sp, #32]		
str	r3, [sp, #64]	; 0x40	
b	101b20 <_vfprintf_r+0x4d8>		
mov	r2, #3		
add	r3, sp, #124	; 0x7c	
str	r2, [sp]		
add	r2, sp, #128	; 0x80	
str	r3, [sp, #8]		
add	r3, sp, #140	; 0x8c	
str	r2, [sp, #12]		
str	r3, [sp, #16]		
str	r7, [sp, #4]		
vmov	r2, r3, d9		
ldr	r0, [sp, #40]	; 0x28	
bl	103a7c <_dtoa_r>		
vcmp.f64	d9, #0.0		
vmrs	APSR_nzcv, fpscr		
movne	r2, #1		
moveq	r2, #0		
ldrb	r1, [r0]		
add	r3, r0, r7		
str	r0, [sp, #64]	; 0x40	
cmp	r1, #48	; 0x30	
movne	r2, #0		
andeq	r2, r2, #1		
cmp	r2, #0		
rsbne	r4, r7, #1		
strne	r4, [sp, #124]	; 0x7c	
ldreq	r4, [sp, #124]	; 0x7c	
add	r4, r3, r4		
b	102d1c <_vfprintf_r+0x16d4>		
str	r3, [sp, #32]		
mov	sl, #45	; 0x2d	
ldr	r3, [sp, #56]	; 0x38	
strb	sl, [sp, #119]	; 0x77	
str	r3, [sp, #28]		
mov	r3, #0		
str	r3, [sp, #68]	; 0x44	
b	101b28 <_vfprintf_r+0x4e0>		
cmp	r6, #101	; 0x65	
ble	103348 <_vfprintf_r+0x1d00>		
cmp	r6, #102	; 0x66	
str	r3, [sp, #72]	; 0x48	
bne	102d84 <_vfprintf_r+0x173c>		
cmp	r3, #0		
ble	1034a4 <_vfprintf_r+0x1e5c>		
cmp	r7, #0		
bne	103478 <_vfprintf_r+0x1e30>		
ldr	r3, [sp, #28]		
tst	r3, #1		
bne	103478 <_vfprintf_r+0x1e30>		
ldr	r5, [sp, #72]	; 0x48	
bic	r3, r5, r5, asr #31		
b	102db4 <_vfprintf_r+0x176c>		
bic	r3, r5, r5, asr #31		
str	r0, [sp, #68]	; 0x44	
str	r7, [sp, #52]	; 0x34	
str	r0, [sp, #72]	; 0x48	
ldrb	sl, [sp, #119]	; 0x77	
str	r3, [sp, #32]		
b	101b20 <_vfprintf_r+0x4d8>		
sub	r3, r3, #1		
str	r3, [sp, #124]	; 0x7c	
cmp	r3, #0		
strb	r6, [sp, #132]	; 0x84	
rsblt	r3, r3, #0		
movlt	r2, #45	; 0x2d	
movge	r2, #43	; 0x2b	
cmp	r3, #9		
strb	r2, [sp, #133]	; 0x85	
ble	10348c <_vfprintf_r+0x1e44>		
add	lr, sp, #147	; 0x93	
ldr	r4, [sp, #108]	; 0x6c	
mov	ip, lr		
smull	r0, r1, r3, r4		
asr	r2, r3, #31		
rsb	r1, r2, r1, asr #2		
cmp	r1, #9		
add	r2, r1, r1, lsl #2		
sub	r2, r3, r2, lsl #1		
mov	r3, r1		
add	r2, r2, #48	; 0x30	
strb	r2, [ip, #-1]!		
bgt	10337c <_vfprintf_r+0x1d34>		
add	r3, r1, #48	; 0x30	
mov	r2, ip		
uxtb	r3, r3		
strb	r3, [r2, #-1]!		
cmp	lr, r2		
bls	1034fc <_vfprintf_r+0x1eb4>		
mov	r2, ip		
add	r1, sp, #134	; 0x86	
b	1033cc <_vfprintf_r+0x1d84>		
ldrb	r3, [r2], #1		
cmp	r2, lr		
strb	r3, [r1], #1		
bne	1033c8 <_vfprintf_r+0x1d80>		
add	r3, sp, #148	; 0x94	
add	r2, sp, #134	; 0x86	
rsb	r3, ip, r3		
add	r3, r2, r3		
ldr	r1, [sp, #76]	; 0x4c	
add	r2, sp, #132	; 0x84	
rsb	r3, r2, r3		
str	r3, [sp, #104]	; 0x68	
cmp	r1, #1		
add	r5, r1, r3		
ble	1034ec <_vfprintf_r+0x1ea4>		
add	r5, r5, #1		
mov	r3, #0		
str	r3, [sp, #72]	; 0x48	
bic	r3, r5, r5, asr #31		
b	102db4 <_vfprintf_r+0x176c>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107aa4 <__sprint_r>		
cmp	r0, #0		
bne	101994 <_vfprintf_r+0x34c>		
ldr	r5, [sp, #124]	; 0x7c	
mov	r9, r8		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	102f68 <_vfprintf_r+0x1920>		
vneg.f64	d9, d8		
mov	sl, #45	; 0x2d	
b	1030d0 <_vfprintf_r+0x1a88>		
ldr	r3, [sp, #72]	; 0x48	
cmp	r3, #0		
rsble	r5, r3, #2		
ldr	r3, [sp, #76]	; 0x4c	
movgt	r5, #1		
add	r5, r5, r3		
bic	r3, r5, r5, asr #31		
b	102db4 <_vfprintf_r+0x176c>		
ldr	r3, [sp, #140]	; 0x8c	
b	102d54 <_vfprintf_r+0x170c>		
ldr	r3, [sp, #72]	; 0x48	
add	r5, r7, #1		
add	r5, r3, r5		
bic	r3, r5, r5, asr #31		
b	102db4 <_vfprintf_r+0x176c>		
add	r3, r3, #48	; 0x30	
strb	r3, [sp, #135]	; 0x87	
mov	r3, #48	; 0x30	
strb	r3, [sp, #134]	; 0x86	
add	r3, sp, #136	; 0x88	
b	1033e8 <_vfprintf_r+0x1da0>		
cmp	r7, #0		
bne	1034c0 <_vfprintf_r+0x1e78>		
ldr	r3, [sp, #28]		
tst	r3, #1		
moveq	r3, #1		
moveq	r5, r3		
beq	102db4 <_vfprintf_r+0x176c>		
add	r5, r7, #2		
bic	r3, r5, r5, asr #31		
b	102db4 <_vfprintf_r+0x176c>		
ldr	r0, [sp, #52]	; 0x34	
ldrb	r6, [r3, #1]		
add	r0, r0, #4		
ldr	r7, [r0, #-4]		
str	r0, [sp, #52]	; 0x34	
cmp	r7, #0		
bge	1017b8 <_vfprintf_r+0x170>		
b	1017b4 <_vfprintf_r+0x16c>		
ldr	r3, [sp, #28]		
ands	r3, r3, #1		
beq	10340c <_vfprintf_r+0x1dc4>		
b	103404 <_vfprintf_r+0x1dbc>		
add	r3, sp, #134	; 0x86	
b	1033e8 <_vfprintf_r+0x1da0>		
mov	r4, r7		
b	103118 <_vfprintf_r+0x1ad0>		
mulseq	r0, ip, fp		
movw	ip, #44472	; 0xadb8	
mov	r3, r2		
push	{lr}		; (str lr, [sp, #-4]!)
movt	ip, #16		
mov	lr, r1		
mov	r1, r0		
mov	r2, lr		
ldr	r0, [ip]		
pop	{lr}		; (ldr lr, [sp], #4)
b	101648 <_vfprintf_r>		
push	{r4, r5, r6, r7, r8, r9, sl, lr}		
mov	r4, r1		
sub	sp, sp, #1120	; 0x460	
ldrh	r7, [r4, #14]		
sub	sp, sp, #8		
ldr	r9, [r4, #100]	; 0x64	
ldr	sl, [r4, #28]		
add	r6, sp, #104	; 0x68	
ldr	r8, [r4, #36]	; 0x24	
mov	r1, sp		
ldrh	ip, [r4, #12]		
mov	lr, #1024	; 0x400	
strh	r7, [sp, #14]		
mov	r7, #0		
bic	ip, ip, #2		
str	r9, [sp, #100]	; 0x64	
str	r6, [sp]		
mov	r9, r0		
str	r6, [sp, #16]		
strh	ip, [sp, #12]		
str	sl, [sp, #28]		
str	r8, [sp, #36]	; 0x24	
str	lr, [sp, #8]		
str	lr, [sp, #20]		
str	r7, [sp, #24]		
bl	101648 <_vfprintf_r>		
subs	r6, r0, #0		
blt	1035bc <__sbprintf+0x84>		
mov	r0, r9		
mov	r1, sp		
bl	104f1c <_fflush_r>		
cmp	r0, r7		
mvnne	r6, #0		
ldrh	r3, [sp, #12]		
mov	r0, r6		
tst	r3, #64	; 0x40	
ldrhne	r3, [r4, #12]		
orrne	r3, r3, #64	; 0x40	
strhne	r3, [r4, #12]		
add	sp, sp, #1120	; 0x460	
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, r9, sl, pc}		
push	{r3, r4, r5, lr}		
movw	r3, #44472	; 0xadb8	
movt	r3, #16		
mov	r5, r0		
ldr	r0, [r3]		
mov	r4, r1		
cmp	r0, #0		
beq	10360c <__swsetup_r+0x2c>		
ldr	r3, [r0, #56]	; 0x38	
cmp	r3, #0		
beq	1036d0 <__swsetup_r+0xf0>		
ldrh	ip, [r4, #12]		
uxth	r3, ip		
tst	r3, #8		
beq	10364c <__swsetup_r+0x6c>		
ldr	r2, [r4, #16]		
cmp	r2, #0		
beq	103674 <__swsetup_r+0x94>		
ands	r1, r3, #1		
bne	103698 <__swsetup_r+0xb8>		
tst	r3, #2		
ldreq	r1, [r4, #20]		
cmp	r2, #0		
str	r1, [r4, #8]		
beq	1036b4 <__swsetup_r+0xd4>		
mov	r0, #0		
pop	{r3, r4, r5, pc}		
tst	r3, #16		
beq	103720 <__swsetup_r+0x140>		
tst	r3, #4		
bne	1036d8 <__swsetup_r+0xf8>		
ldr	r2, [r4, #16]		
orr	r3, ip, #8		
cmp	r2, #0		
strh	r3, [r4, #12]		
uxth	r3, r3		
bne	103628 <__swsetup_r+0x48>		
and	r1, r3, #640	; 0x280	
cmp	r1, #512	; 0x200	
beq	103628 <__swsetup_r+0x48>		
mov	r0, r5		
mov	r1, r4		
bl	105834 <__smakebuf_r>		
ldrh	r3, [r4, #12]		
ldr	r2, [r4, #16]		
b	103628 <__swsetup_r+0x48>		
ldr	r3, [r4, #20]		
cmp	r2, #0		
mov	r1, #0		
str	r1, [r4, #8]		
rsb	r3, r3, #0		
str	r3, [r4, #24]		
bne	103644 <__swsetup_r+0x64>		
ldrh	r3, [r4, #12]		
tst	r3, #128	; 0x80	
beq	103644 <__swsetup_r+0x64>		
orr	r3, r3, #64	; 0x40	
mvn	r0, #0		
strh	r3, [r4, #12]		
pop	{r3, r4, r5, pc}		
bl	105260 <__sinit>		
b	10360c <__swsetup_r+0x2c>		
ldr	r1, [r4, #48]	; 0x30	
cmp	r1, #0		
beq	103704 <__swsetup_r+0x124>		
add	r3, r4, #64	; 0x40	
cmp	r1, r3		
beq	1036fc <__swsetup_r+0x11c>		
mov	r0, r5		
bl	1053ac <_free_r>		
ldrh	ip, [r4, #12]		
mov	r3, #0		
str	r3, [r4, #48]	; 0x30	
ldr	r2, [r4, #16]		
bic	ip, ip, #36	; 0x24	
mov	r3, #0		
str	r3, [r4, #4]		
uxth	ip, ip		
str	r2, [r4]		
b	103660 <__swsetup_r+0x80>		
orr	ip, ip, #64	; 0x40	
mov	r3, #9		
mvn	r0, #0		
str	r3, [r5]		
strh	ip, [r4, #12]		
pop	{r3, r4, r5, pc}		
movw	r3, #43912	; 0xab88	
movw	r2, #0		
movt	r3, #16		
movt	r2, #0		
ldr	r3, [r3]		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
sub	sp, sp, #20		
mov	sl, r0		
mov	r6, r1		
str	r3, [sp, #8]		
add	r3, r3, #328	; 0x148	
str	r2, [sp, #4]		
str	r3, [sp, #12]		
ldr	r3, [sp, #8]		
ldr	r7, [r3, #328]	; 0x148	
cmp	r7, #0		
beq	103864 <__call_exitprocs+0x12c>		
ldr	fp, [sp, #12]		
mov	r9, fp		
ldr	r4, [r7, #4]		
subs	r5, r4, #1		
addpl	r4, r4, #1		
movpl	r8, #0		
addpl	r4, r7, r4, lsl #2		
bpl	1037bc <__call_exitprocs+0x84>		
b	103828 <__call_exitprocs+0xf0>		
ldr	r3, [r4, #256]	; 0x100	
cmp	r3, r6		
beq	1037c4 <__call_exitprocs+0x8c>		
sub	r5, r5, #1		
sub	r4, r4, #4		
cmn	r5, #1		
beq	103828 <__call_exitprocs+0xf0>		
cmp	r6, #0		
bne	1037a0 <__call_exitprocs+0x68>		
ldr	r3, [r7, #4]		
ldr	r2, [r4]		
sub	r3, r3, #1		
cmp	r3, r5		
streq	r5, [r7, #4]		
strne	r8, [r4]		
cmp	r2, #0		
beq	1037ac <__call_exitprocs+0x74>		
ldr	r3, [r7, #392]	; 0x188	
mov	r1, #1		
lsl	r1, r1, r5		
ldr	fp, [r7, #4]		
tst	r1, r3		
bne	10386c <__call_exitprocs+0x134>		
blx	r2		
ldr	r3, [r7, #4]		
cmp	r3, fp		
bne	10376c <__call_exitprocs+0x34>		
ldr	r3, [r9]		
cmp	r3, r7		
bne	10376c <__call_exitprocs+0x34>		
sub	r5, r5, #1		
sub	r4, r4, #4		
cmn	r5, #1		
bne	1037bc <__call_exitprocs+0x84>		
ldr	r3, [sp, #4]		
cmp	r3, #0		
beq	103864 <__call_exitprocs+0x12c>		
ldr	r3, [r7, #4]		
cmp	r3, #0		
ldr	r3, [r7]		
bne	103894 <__call_exitprocs+0x15c>		
cmp	r3, #0		
beq	103894 <__call_exitprocs+0x15c>		
mov	r0, r7		
str	r3, [r9]		
nop	{0}		
ldr	r7, [r9]		
cmp	r7, #0		
bne	103784 <__call_exitprocs+0x4c>		
add	sp, sp, #20		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r3, [r7, #396]	; 0x18c	
tst	r1, r3		
bne	103888 <__call_exitprocs+0x150>		
mov	r0, sl		
ldr	r1, [r4, #128]	; 0x80	
blx	r2		
b	103800 <__call_exitprocs+0xc8>		
ldr	r0, [r4, #128]	; 0x80	
blx	r2		
b	103800 <__call_exitprocs+0xc8>		
mov	r9, r7		
mov	r7, r3		
b	10385c <__call_exitprocs+0x124>		
mov	r1, r0		
mov	r0, #0		
mov	r2, r0		
mov	r3, r0		
b	108d9c <__register_exitproc>		
andeq	r0, r0, r0		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
sub	sp, sp, #12		
ldr	r3, [r0, #16]		
ldr	r5, [r1, #16]		
cmp	r5, r3		
movgt	r0, #0		
bgt	103a74 <quorem+0x1bc>		
sub	r5, r5, #1		
add	r4, r1, #20		
str	r1, [sp]		
add	r9, r0, #20		
ldr	r1, [r4, r5, lsl #2]		
lsl	sl, r5, #2		
mov	r8, r0		
ldr	r0, [r9, r5, lsl #2]		
add	r1, r1, #1		
add	r3, r9, sl		
str	r3, [sp, #4]		
bl	1012d8 <__aeabi_uidiv>		
add	r7, r4, sl		
subs	r6, r0, #0		
beq	1039c4 <quorem+0x10c>		
mov	ip, #0		
mov	fp, r4		
mov	r2, ip		
mov	lr, r9		
ldr	r3, [fp], #4		
ldr	r0, [lr]		
cmp	r7, fp		
uxth	r1, r3		
lsr	r3, r3, #16		
mla	r1, r1, r6, ip		
mul	ip, r3, r6		
uxth	r3, r1		
add	ip, ip, r1, lsr #16		
rsb	r3, r3, r2		
uxtah	r3, r3, r0		
uxth	r2, ip		
rsb	r2, r2, r0, lsr #16		
lsr	ip, ip, #16		
add	r2, r2, r3, asr #16		
uxth	r3, r3		
orr	r0, r3, r2, lsl #16		
asr	r2, r2, #16		
str	r0, [lr], #4		
bcs	103920 <quorem+0x68>		
ldr	r3, [r9, sl]		
cmp	r3, #0		
bne	1039c4 <quorem+0x10c>		
ldr	r2, [sp, #4]		
sub	r3, r2, #4		
cmp	r9, r3		
bcs	1039c0 <quorem+0x108>		
ldr	r3, [r2, #-4]		
cmp	r3, #0		
bne	1039c0 <quorem+0x108>		
sub	r3, r2, #8		
b	1039ac <quorem+0xf4>		
ldr	r2, [r2]		
cmp	r2, #0		
bne	1039c0 <quorem+0x108>		
cmp	r9, r3		
mov	r2, r3		
sub	r5, r5, #1		
sub	r3, r3, #4		
bcc	1039a0 <quorem+0xe8>		
str	r5, [r8, #16]		
ldr	r1, [sp]		
mov	r0, r8		
bl	106f00 <__mcmp>		
cmp	r0, #0		
blt	103a70 <quorem+0x1b8>		
add	r6, r6, #1		
mov	ip, r9		
mov	r3, #0		
ldr	r0, [r4], #4		
ldr	r1, [ip]		
cmp	r7, r4		
uxth	r2, r0		
lsr	r0, r0, #16		
rsb	r2, r2, r3		
rsb	r3, r0, r1, lsr #16		
uxtah	r2, r2, r1		
add	r3, r3, r2, asr #16		
uxth	r2, r2		
orr	r1, r2, r3, lsl #16		
asr	r3, r3, #16		
str	r1, [ip], #4		
bcs	1039e4 <quorem+0x12c>		
ldr	r2, [r9, r5, lsl #2]		
add	r3, r9, r5, lsl #2		
cmp	r2, #0		
bne	103a70 <quorem+0x1b8>		
sub	r2, r3, #4		
cmp	r9, r2		
bcs	103a6c <quorem+0x1b4>		
ldr	r2, [r3, #-4]		
cmp	r2, #0		
bne	103a6c <quorem+0x1b4>		
sub	r3, r3, #8		
b	103a58 <quorem+0x1a0>		
ldr	r2, [r2]		
cmp	r2, #0		
bne	103a6c <quorem+0x1b4>		
cmp	r9, r3		
mov	r2, r3		
sub	r5, r5, #1		
sub	r3, r3, #4		
bcc	103a4c <quorem+0x194>		
str	r5, [r8, #16]		
mov	r0, r6		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
mov	r4, r0		
vpush	{d8}		
mov	sl, r2		
ldr	ip, [r0, #64]	; 0x40	
mov	fp, r3		
cmp	ip, #0		
sub	sp, sp, #60	; 0x3c	
ldr	r6, [sp, #116]	; 0x74	
beq	103ac4 <_dtoa_r+0x48>		
ldr	r2, [r0, #68]	; 0x44	
mov	r3, #1		
mov	r1, ip		
lsl	r3, r3, r2		
stmib	ip, {r2, r3}		
bl	106848 <_Bfree>		
mov	r3, #0		
str	r3, [r4, #64]	; 0x40	
cmp	fp, #0		
mov	r5, fp		
biclt	r5, fp, #-2147483648	; 0x80000000	
movlt	r3, #1		
movge	r3, #0		
strlt	r3, [r6]		
movlt	fp, r5		
strge	r3, [r6]		
mov	r3, #0		
mov	r2, r3		
movt	r3, #32752	; 0x7ff0	
and	r3, r3, r5		
movt	r2, #32752	; 0x7ff0	
cmp	r3, r2		
beq	103b44 <_dtoa_r+0xc8>		
vmov	d8, sl, fp		
vcmp.f64	d8, #0.0		
vmrs	APSR_nzcv, fpscr		
bne	103b80 <_dtoa_r+0x104>		
ldr	r3, [sp, #120]	; 0x78	
ldr	r2, [sp, #112]	; 0x70	
cmp	r3, #0		
mov	r3, #1		
str	r3, [r2]		
beq	103d58 <_dtoa_r+0x2dc>		
ldr	r3, [pc, #808]	; 103e58 <_dtoa_r+0x3dc>	
sub	r0, r3, #1		
ldr	r2, [sp, #120]	; 0x78	
str	r3, [r2]		
add	sp, sp, #60	; 0x3c	
vpop	{d8}		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
cmp	sl, #0		
ldr	r2, [sp, #112]	; 0x70	
movw	r3, #9999	; 0x270f	
movwne	r0, #44384	; 0xad60	
str	r3, [r2]		
movtne	r0, #16		
beq	103d08 <_dtoa_r+0x28c>		
ldr	r3, [sp, #120]	; 0x78	
cmp	r3, #0		
beq	103b38 <_dtoa_r+0xbc>		
ldrb	r3, [r0, #3]		
cmp	r3, #0		
addne	r3, r0, #8		
addeq	r3, r0, #3		
b	103b30 <_dtoa_r+0xb4>		
add	r2, sp, #52	; 0x34	
add	r3, sp, #48	; 0x30	
str	r2, [sp]		
mov	r0, r4		
str	r3, [sp, #4]		
mov	r2, sl		
mov	r3, fp		
bl	1071e4 <__d2b>		
lsrs	r8, r5, #20		
mov	r9, r0		
bne	103d2c <_dtoa_r+0x2b0>		
ldr	r8, [sp, #48]	; 0x30	
mvn	r3, #1040	; 0x410	
ldr	r1, [sp, #52]	; 0x34	
add	r1, r8, r1		
cmp	r1, r3		
blt	1040f4 <_dtoa_r+0x678>		
add	r3, r1, #1040	; 0x410	
movw	r2, #64526	; 0xfc0e	
add	r3, r3, #2		
movt	r2, #65535	; 0xffff	
lsr	r3, sl, r3		
rsb	r2, r1, r2		
orr	r3, r3, r5, lsl r2		
vmov	s15, r3		
vcvt.f64.u32	d16, s15		
sub	r1, r1, #1		
mov	r0, #1		
str	r0, [sp, #32]		
vmov	r2, r3, d16		
sub	r3, r3, #32505856	; 0x1f00000	
vmov.f64	d17, #120	; 0x78	
vmov	d20, r2, r3		
vldr	d19, [pc, #564]	; 103e40 <_dtoa_r+0x3c4>	
vldr	d16, [pc, #568]	; 103e48 <_dtoa_r+0x3cc>	
vmov	s15, r1		
vsub.f64	d17, d20, d17		
vldr	d18, [pc, #564]	; 103e50 <_dtoa_r+0x3d4>	
vmla.f64	d16, d17, d19		
vcvt.f64.s32	d17, s15		
vmla.f64	d16, d17, d18		
vcvt.s32.f64	s15, d16		
vcmpe.f64	d16, #0.0		
vstr	s15, [sp, #8]		
vmrs	APSR_nzcv, fpscr		
bmi	1040d8 <_dtoa_r+0x65c>		
ldr	r3, [sp, #8]		
cmp	r3, #22		
movhi	r3, #1		
strhi	r3, [sp, #28]		
bhi	103c80 <_dtoa_r+0x204>		
ldr	r2, [sp, #8]		
movw	r3, #43968	; 0xabc0	
movt	r3, #16		
vmov	d17, sl, fp		
add	r3, r3, r2, lsl #3		
vldr	d16, [r3]		
vcmpe.f64	d16, d17		
vmrs	APSR_nzcv, fpscr		
movgt	r3, r2		
subgt	r3, r3, #1		
strgt	r3, [sp, #8]		
mov	r3, #0		
str	r3, [sp, #28]		
rsb	r8, r1, r8		
ldr	r3, [sp, #8]		
subs	r8, r8, #1		
rsbmi	r7, r8, #0		
movpl	r7, #0		
movmi	r8, #0		
cmp	r3, #0		
strge	r3, [sp, #24]		
addge	r8, r8, r3		
ldrlt	r3, [sp, #8]		
movge	r3, #0		
strge	r3, [sp, #12]		
rsblt	r7, r3, r7		
rsblt	r3, r3, #0		
strlt	r3, [sp, #12]		
movlt	r3, #0		
strlt	r3, [sp, #24]		
ldr	r3, [sp, #104]	; 0x68	
cmp	r3, #9		
bhi	103d64 <_dtoa_r+0x2e8>		
cmp	r3, #5		
movle	r5, #1		
movgt	r5, #0		
subgt	r3, r3, #4		
strgt	r3, [sp, #104]	; 0x68	
ldr	r3, [sp, #104]	; 0x68	
sub	r3, r3, #2		
cmp	r3, #3		
ldrls	pc, [pc, r3, lsl #2]		
b	10410c <_dtoa_r+0x690>		
andseq	r4, r0, ip, lsr #8		
andseq	r4, r0, ip, ror #7		
		; <UNDEFINED> instruction: 0x001041dc	
andseq	r4, r0, r4, asr #25		
ubfx	r0, r5, #0, #20		
movw	r3, #44384	; 0xad60	
cmp	r0, #0		
movw	r2, #44372	; 0xad54	
movt	r3, #16		
movt	r2, #16		
movne	r0, r3		
moveq	r0, r2		
b	103b60 <_dtoa_r+0xe4>		
mov	r3, fp		
ubfx	r0, r3, #0, #20		
sub	r1, r8, #1020	; 0x3fc	
orr	r3, r0, #1069547520	; 0x3fc00000	
mov	r2, sl		
mov	r0, #0		
sub	r1, r1, #3		
ldr	r8, [sp, #48]	; 0x30	
orr	r3, r3, #3145728	; 0x300000	
str	r0, [sp, #32]		
b	103bfc <_dtoa_r+0x180>		
movw	r0, #44368	; 0xad50	
movt	r0, #16		
b	103b38 <_dtoa_r+0xbc>		
mvn	r3, #0		
mov	r1, #0		
mov	r0, r4		
str	r1, [r4, #68]	; 0x44	
mov	r5, r3		
str	r3, [sp, #36]	; 0x24	
str	r1, [sp, #108]	; 0x6c	
bl	1067bc <_Balloc>		
ldr	r3, [sp, #108]	; 0x6c	
str	r5, [sp, #16]		
str	r3, [sp, #104]	; 0x68	
mov	r3, #1		
str	r3, [sp, #20]		
mov	r6, r0		
str	r0, [r4, #64]	; 0x40	
ldr	r2, [sp, #8]		
ldr	r3, [sp, #52]	; 0x34	
cmp	r2, #14		
movgt	r2, #0		
movle	r2, #1		
cmp	r3, #0		
movlt	r2, #0		
cmp	r2, #0		
beq	103e5c <_dtoa_r+0x3e0>		
ldr	r2, [sp, #108]	; 0x6c	
movw	r3, #43968	; 0xabc0	
ldr	r1, [sp, #16]		
movt	r3, #16		
lsr	r2, r2, #31		
cmp	r1, #0		
movgt	r2, #0		
andle	r2, r2, #1		
cmp	r2, #0		
ldr	r2, [sp, #8]		
add	r3, r3, r2, lsl #3		
vldr	d18, [r3]		
beq	104438 <_dtoa_r+0x9bc>		
ldr	r3, [sp, #16]		
cmp	r3, #0		
bne	104584 <_dtoa_r+0xb08>		
vmov.f64	d16, #20		
vmul.f64	d18, d18, d16		
vmov	d16, sl, fp		
vcmpe.f64	d18, d16		
vmrs	APSR_nzcv, fpscr		
blt	1046a0 <_dtoa_r+0xc24>		
ldr	r3, [sp, #16]		
mov	r5, r3		
str	r3, [sp, #12]		
ldr	r3, [sp, #108]	; 0x6c	
mvn	r3, r3		
str	r3, [sp, #8]		
mov	r3, r6		
b	104054 <_dtoa_r+0x5d8>		
nop	{0}		
cmnvs	pc, #-2080374783	; 0x84000001	
svccc	0x00d287a7		
blhi	193611c <__undef_stack+0x181f5bc>		
svccc	0x00c68a28		
		; <UNDEFINED> instruction: 0x509f79fb	
svccc	0x00d34413		
andseq	sl, r0, r1, asr sp		
ldr	r2, [sp, #20]		
cmp	r2, #0		
bne	104164 <_dtoa_r+0x6e8>		
ldr	r3, [sp, #12]		
ldr	r5, [sp, #20]		
str	r7, [sp, #32]		
str	r3, [sp, #40]	; 0x28	
ldr	r3, [sp, #32]		
cmp	r8, #0		
cmpgt	r3, #0		
ble	103ea4 <_dtoa_r+0x428>		
cmp	r8, r3		
mov	r2, r3		
movlt	r3, r8		
rsb	r7, r3, r7		
rsb	r8, r3, r8		
rsb	r2, r3, r2		
str	r2, [sp, #32]		
ldr	r3, [sp, #12]		
cmp	r3, #0		
ble	103f14 <_dtoa_r+0x498>		
ldr	r3, [sp, #20]		
cmp	r3, #0		
beq	104a88 <_dtoa_r+0x100c>		
ldr	r3, [sp, #40]	; 0x28	
cmp	r3, #0		
ble	103f04 <_dtoa_r+0x488>		
mov	r2, r3		
mov	r1, r5		
mov	r0, r4		
bl	106d08 <__pow5mult>		
mov	r2, r9		
mov	r5, r0		
mov	r0, r4		
mov	r1, r5		
bl	106b2c <__multiply>		
mov	r1, r9		
str	r0, [sp, #44]	; 0x2c	
mov	r0, r4		
bl	106848 <_Bfree>		
ldr	r3, [sp, #44]	; 0x2c	
mov	r9, r3		
ldr	r3, [sp, #12]		
ldr	r2, [sp, #40]	; 0x28	
subs	r2, r3, r2		
bne	104b04 <_dtoa_r+0x1088>		
mov	r0, r4		
mov	r1, #1		
bl	106b0c <__i2b>		
ldr	r3, [sp, #24]		
cmp	r3, #0		
str	r0, [sp, #12]		
ble	10451c <_dtoa_r+0xaa0>		
mov	r1, r0		
mov	r2, r3		
mov	r0, r4		
bl	106d08 <__pow5mult>		
ldr	r3, [sp, #104]	; 0x68	
cmp	r3, #1		
str	r0, [sp, #12]		
ble	104b18 <_dtoa_r+0x109c>		
mov	r3, #0		
str	r3, [sp, #40]	; 0x28	
ldr	r2, [sp, #12]		
ldr	r3, [r2, #16]		
add	r3, r2, r3, lsl #2		
ldr	r0, [r3, #16]		
bl	106a18 <__hi0bits>		
rsb	r0, r0, #32		
add	r0, r0, r8		
ands	r0, r0, #31		
beq	104694 <_dtoa_r+0xc18>		
rsb	r3, r0, #32		
cmp	r3, #4		
ble	104cb8 <_dtoa_r+0x123c>		
rsb	r0, r0, #28		
ldr	r3, [sp, #32]		
add	r7, r7, r0		
add	r8, r8, r0		
add	r3, r3, r0		
str	r3, [sp, #32]		
cmp	r7, #0		
ble	103fbc <_dtoa_r+0x540>		
mov	r1, r9		
mov	r2, r7		
mov	r0, r4		
bl	106e04 <__lshift>		
mov	r9, r0		
cmp	r8, #0		
ble	103fd8 <_dtoa_r+0x55c>		
ldr	r1, [sp, #12]		
mov	r2, r8		
mov	r0, r4		
bl	106e04 <__lshift>		
str	r0, [sp, #12]		
ldr	r3, [sp, #28]		
cmp	r3, #0		
bne	1047cc <_dtoa_r+0xd50>		
ldr	r3, [sp, #104]	; 0x68	
ldr	r2, [sp, #16]		
cmp	r3, #2		
movgt	r3, #1		
movle	r3, #0		
cmp	r2, #0		
movgt	r3, #0		
cmp	r3, #0		
beq	104594 <_dtoa_r+0xb18>		
ldr	r3, [sp, #16]		
cmp	r3, #0		
bne	103e28 <_dtoa_r+0x3ac>		
ldr	r1, [sp, #12]		
mov	r2, #5		
mov	r0, r4		
bl	106864 <__multadd>		
mov	r1, r0		
str	r0, [sp, #12]		
mov	r0, r9		
bl	106f00 <__mcmp>		
cmp	r0, #0		
ble	103e28 <_dtoa_r+0x3ac>		
ldr	r3, [sp, #8]		
mov	r2, #49	; 0x31	
strb	r2, [r6]		
add	r3, r3, #1		
str	r3, [sp, #8]		
add	r3, r6, #1		
ldr	r1, [sp, #12]		
mov	r0, r4		
str	r3, [sp, #16]		
bl	106848 <_Bfree>		
cmp	r5, #0		
ldr	r3, [sp, #16]		
beq	104084 <_dtoa_r+0x608>		
mov	r1, r5		
mov	r0, r4		
str	r3, [sp, #12]		
bl	106848 <_Bfree>		
ldr	r3, [sp, #12]		
mov	r0, r4		
mov	r1, r9		
str	r3, [sp, #12]		
bl	106848 <_Bfree>		
ldr	r3, [sp, #120]	; 0x78	
mov	r1, #0		
cmp	r3, #0		
ldr	r3, [sp, #8]		
add	r2, r3, #1		
ldr	r3, [sp, #12]		
moveq	r0, r6		
strb	r1, [r3]		
ldr	r1, [sp, #112]	; 0x70	
str	r2, [r1]		
beq	103b38 <_dtoa_r+0xbc>		
ldr	r2, [sp, #120]	; 0x78	
mov	r0, r6		
str	r3, [r2]		
add	sp, sp, #60	; 0x3c	
vpop	{d8}		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
vcvt.f64.s32	d17, s15		
vcmp.f64	d17, d16		
vmrs	APSR_nzcv, fpscr		
vmovne	r3, s15		
subne	r3, r3, #1		
strne	r3, [sp, #8]		
b	103c38 <_dtoa_r+0x1bc>		
movw	r3, #64494	; 0xfbee	
movt	r3, #65535	; 0xffff	
rsb	r3, r1, r3		
lsl	r3, sl, r3		
vmov	s15, r3		
b	103be4 <_dtoa_r+0x168>		
mov	r5, #0		
mov	r0, r4		
str	r5, [r4, #68]	; 0x44	
mov	r1, r5		
bl	1067bc <_Balloc>		
ldr	r2, [sp, #8]		
ldr	r3, [sp, #52]	; 0x34	
cmp	r2, #14		
movgt	r2, #0		
movle	r2, #1		
cmp	r3, r5		
movlt	r2, #0		
cmp	r2, r5		
mov	r6, r0		
str	r0, [r4, #64]	; 0x40	
bne	104cd0 <_dtoa_r+0x1254>		
mvn	r1, #0		
str	r2, [sp, #108]	; 0x6c	
str	r1, [sp, #16]		
mov	r2, #1		
str	r1, [sp, #36]	; 0x24	
str	r2, [sp, #20]		
ldr	r2, [sp, #104]	; 0x68	
cmp	r2, #1		
ble	104b3c <_dtoa_r+0x10c0>		
ldr	r3, [sp, #16]		
sub	r2, r3, #1		
ldr	r3, [sp, #12]		
cmp	r3, r2		
rsbge	r3, r2, r3		
ldrlt	r3, [sp, #12]		
strlt	r2, [sp, #12]		
rsblt	r3, r3, r2		
ldrlt	r2, [sp, #24]		
addlt	r3, r2, r3		
strlt	r3, [sp, #24]		
movlt	r3, #0		
str	r3, [sp, #40]	; 0x28	
ldr	r3, [sp, #16]		
cmp	r3, #0		
strge	r7, [sp, #32]		
rsblt	r3, r3, r7		
strlt	r3, [sp, #32]		
ldrge	r3, [sp, #16]		
movlt	r3, #0		
mov	r0, r4		
mov	r1, #1		
add	r7, r7, r3		
add	r8, r8, r3		
bl	106b0c <__i2b>		
mov	r5, r0		
b	103e78 <_dtoa_r+0x3fc>		
mov	r3, #1		
str	r3, [sp, #20]		
ldr	r3, [sp, #108]	; 0x6c	
cmp	r3, #0		
ble	104a74 <_dtoa_r+0xff8>		
cmp	r3, #14		
movhi	r5, #0		
andls	r5, r5, #1		
mov	ip, r3		
str	r3, [sp, #36]	; 0x24	
str	r3, [sp, #16]		
cmp	ip, #23		
mov	r1, #0		
str	r1, [r4, #68]	; 0x44	
bls	10423c <_dtoa_r+0x7c0>		
mov	r2, #1		
mov	r3, #4		
lsl	r3, r3, #1		
mov	r1, r2		
add	r0, r3, #20		
add	r2, r2, #1		
cmp	r0, ip		
bls	104220 <_dtoa_r+0x7a4>		
str	r1, [r4, #68]	; 0x44	
mov	r0, r4		
bl	1067bc <_Balloc>		
cmp	r5, #0		
mov	r6, r0		
str	r0, [r4, #64]	; 0x40	
beq	103da0 <_dtoa_r+0x324>		
ldr	r3, [sp, #8]		
vmov	d21, sl, fp		
cmp	r3, #0		
ble	1046b4 <_dtoa_r+0xc38>		
and	r1, r3, #15		
movw	r2, #43968	; 0xabc0	
asr	r3, r3, #4		
movt	r2, #16		
tst	r3, #16		
add	r2, r2, r1, lsl #3		
andne	r3, r3, #15		
vldr	d16, [r2]		
movwne	r2, #44208	; 0xacb0	
movtne	r2, #16		
movne	r1, #3		
moveq	r1, #2		
vldrne	d19, [r2, #32]		
vmoveq.f64	d19, d21		
vdivne.f64	d19, d21, d19		
cmp	r3, #0		
beq	1042cc <_dtoa_r+0x850>		
movw	r2, #44208	; 0xacb0	
movt	r2, #16		
tst	r3, #1		
add	r2, r2, #8		
addne	r1, r1, #1		
vldrne	d17, [r2, #-8]		
vmulne.f64	d16, d16, d17		
asrs	r3, r3, #1		
bne	1042b0 <_dtoa_r+0x834>		
vdiv.f64	d19, d19, d16		
ldr	r3, [sp, #28]		
cmp	r3, #0		
beq	1042ec <_dtoa_r+0x870>		
vmov.f64	d16, #112	; 0x70	
vcmpe.f64	d19, d16		
vmrs	APSR_nzcv, fpscr		
bmi	104ab8 <_dtoa_r+0x103c>		
vmov.f64	d18, #28		
ldr	r3, [sp, #16]		
vmov	s15, r1		
cmp	r3, #0		
vcvt.f64.s32	d16, s15		
vmla.f64	d18, d16, d19		
vmov	sl, fp, d18		
sub	fp, fp, #54525952	; 0x3400000	
beq	10455c <_dtoa_r+0xae0>		
ldr	lr, [sp, #8]		
ldr	r0, [sp, #16]		
ldr	r3, [sp, #20]		
cmp	r3, #0		
beq	104718 <_dtoa_r+0xc9c>		
vmov.f64	d17, #96	; 0x60	
sub	r2, r0, #1		
movw	r1, #43968	; 0xabc0	
add	r3, r6, #1		
movt	r1, #16		
add	r2, r1, r2, lsl #3		
vldr	d18, [r2]		
vdiv.f64	d17, d17, d18		
vmov	d18, sl, fp		
vcvt.s32.f64	s15, d19		
vmov	r2, s15		
vcvt.f64.s32	d16, s15		
vsub.f64	d18, d17, d18		
vsub.f64	d16, d19, d16		
add	r2, r2, #48	; 0x30	
uxtb	r2, r2		
strb	r2, [r6]		
vcmpe.f64	d18, d16		
vmrs	APSR_nzcv, fpscr		
bgt	1043e4 <_dtoa_r+0x968>		
vmov.f64	d20, #112	; 0x70	
vsub.f64	d17, d20, d16		
vcmpe.f64	d18, d17		
vmrs	APSR_nzcv, fpscr		
bgt	1044e8 <_dtoa_r+0xa6c>		
cmp	r0, #1		
ble	1046ac <_dtoa_r+0xc30>		
add	r0, r6, r0		
vmov.f64	d19, #36	; 0x24	
b	1043b4 <_dtoa_r+0x938>		
vsub.f64	d17, d20, d16		
vcmpe.f64	d17, d18		
vmrs	APSR_nzcv, fpscr		
bmi	1044e8 <_dtoa_r+0xa6c>		
cmp	r3, r0		
beq	1046ac <_dtoa_r+0xc30>		
vmul.f64	d16, d16, d19		
vcvt.s32.f64	s15, d16		
vmov	r2, s15		
vmul.f64	d18, d18, d19		
vcvt.f64.s32	d17, s15		
add	r2, r2, #48	; 0x30	
uxtb	r2, r2		
strb	r2, [r3], #1		
vsub.f64	d16, d16, d17		
vcmpe.f64	d16, d18		
vmrs	APSR_nzcv, fpscr		
bpl	10439c <_dtoa_r+0x920>		
str	lr, [sp, #8]		
b	104084 <_dtoa_r+0x608>		
mov	r3, #0		
str	r3, [sp, #20]		
ldr	r3, [sp, #108]	; 0x6c	
ldr	r2, [sp, #8]		
add	r3, r3, r2		
str	r3, [sp, #36]	; 0x24	
add	r3, r3, #1		
str	r3, [sp, #16]		
cmp	r3, #0		
ble	104a58 <_dtoa_r+0xfdc>		
ldr	r3, [sp, #16]		
cmp	r3, #14		
movhi	r5, #0		
andls	r5, r5, #1		
mov	ip, r3		
b	104208 <_dtoa_r+0x78c>		
mov	r3, #0		
str	r3, [sp, #20]		
b	1041e4 <_dtoa_r+0x768>		
vmov	d16, sl, fp		
cmp	r1, #1		
add	r3, r6, #1		
vdiv.f64	d17, d16, d18		
vcvt.s32.f64	s15, d17		
vmov	r2, s15		
vcvt.f64.s32	d17, s15		
vmls.f64	d16, d17, d18		
add	r2, r2, #48	; 0x30	
strb	r2, [r6]		
beq	1044b8 <_dtoa_r+0xa3c>		
vmov.f64	d19, #36	; 0x24	
vmul.f64	d16, d16, d19		
vcmp.f64	d16, #0.0		
vmrs	APSR_nzcv, fpscr		
ldrne	r1, [sp, #16]		
bne	104490 <_dtoa_r+0xa14>		
b	104084 <_dtoa_r+0x608>		
vmul.f64	d16, d16, d19		
vcmp.f64	d16, #0.0		
vmrs	APSR_nzcv, fpscr		
beq	104084 <_dtoa_r+0x608>		
vdiv.f64	d17, d16, d18		
vcvt.s32.f64	s15, d17		
vmov	r2, s15		
vcvt.f64.s32	d17, s15		
vmls.f64	d16, d17, d18		
add	r2, r2, #48	; 0x30	
strb	r2, [r3], #1		
rsb	r2, r6, r3		
cmp	r1, r2		
bne	104480 <_dtoa_r+0xa04>		
vadd.f64	d16, d16, d16		
vcmpe.f64	d18, d16		
vmrs	APSR_nzcv, fpscr		
bmi	1044e0 <_dtoa_r+0xa64>		
vcmp.f64	d18, d16		
vmrs	APSR_nzcv, fpscr		
bne	104084 <_dtoa_r+0x608>		
vmov	r2, s15		
tst	r2, #1		
beq	104084 <_dtoa_r+0x608>		
ldr	lr, [sp, #8]		
ldrb	r2, [r3, #-1]		
sub	r1, r3, #1		
b	1044fc <_dtoa_r+0xa80>		
cmp	r1, r6		
beq	104aa0 <_dtoa_r+0x1024>		
ldrb	r2, [r1, #-1]!		
cmp	r2, #57	; 0x39	
add	r3, r1, #1		
beq	1044f0 <_dtoa_r+0xa74>		
add	r2, r2, #1		
str	lr, [sp, #8]		
uxtb	r2, r2		
strb	r2, [r1]		
b	104084 <_dtoa_r+0x608>		
ldr	r3, [sp, #104]	; 0x68	
cmp	r3, #1		
ble	104848 <_dtoa_r+0xdcc>		
mov	r3, #0		
str	r3, [sp, #40]	; 0x28	
ldr	r3, [sp, #24]		
cmp	r3, #0		
moveq	r0, #1		
beq	103f70 <_dtoa_r+0x4f4>		
b	103f58 <_dtoa_r+0x4dc>		
vmov.f64	d18, #28		
vmov	s15, r1		
vcvt.f64.s32	d17, s15		
vmla.f64	d18, d19, d17		
vmov	sl, fp, d18		
sub	fp, fp, #54525952	; 0x3400000	
vmov.f64	d16, #20		
vmov	d18, sl, fp		
vsub.f64	d16, d19, d16		
vcmpe.f64	d16, d18		
vmrs	APSR_nzcv, fpscr		
bgt	10469c <_dtoa_r+0xc20>		
vneg.f64	d18, d18		
vcmpe.f64	d16, d18		
vmrs	APSR_nzcv, fpscr		
bpl	1046ac <_dtoa_r+0xc30>		
mov	r3, #0		
str	r3, [sp, #12]		
mov	r5, r3		
b	103e28 <_dtoa_r+0x3ac>		
ldr	r3, [sp, #20]		
cmp	r3, #0		
bne	1048c8 <_dtoa_r+0xe4c>		
mov	r7, r6		
ldr	sl, [sp, #12]		
ldr	fp, [sp, #16]		
b	1045b8 <_dtoa_r+0xb3c>		
bl	106864 <__multadd>		
mov	r9, r0		
mov	r1, sl		
mov	r0, r9		
bl	1038b8 <quorem>		
mov	r1, r9		
mov	r2, #10		
mov	r3, #0		
add	r8, r0, #48	; 0x30	
strb	r8, [r7], #1		
rsb	ip, r6, r7		
mov	r0, r4		
cmp	ip, fp		
blt	1045b0 <_dtoa_r+0xb34>		
ldr	r3, [sp, #16]		
mov	sl, #0		
cmp	r3, #1		
addge	r3, r6, r3		
addlt	r3, r6, #1		
mov	r1, r9		
mov	r2, #1		
mov	r0, r4		
str	r3, [sp, #16]		
bl	106e04 <__lshift>		
ldr	r1, [sp, #12]		
mov	r9, r0		
bl	106f00 <__mcmp>		
ldr	r3, [sp, #16]		
cmp	r0, #0		
ble	104bc8 <_dtoa_r+0x114c>		
ldrb	r1, [r3, #-1]		
sub	r2, r3, #1		
b	104640 <_dtoa_r+0xbc4>		
cmp	r2, r6		
beq	104b24 <_dtoa_r+0x10a8>		
ldrb	r1, [r2, #-1]!		
cmp	r1, #57	; 0x39	
add	r3, r2, #1		
beq	104634 <_dtoa_r+0xbb8>		
add	r1, r1, #1		
strb	r1, [r2]		
ldr	r1, [sp, #12]		
mov	r0, r4		
str	r3, [sp, #16]		
bl	106848 <_Bfree>		
cmp	r5, #0		
ldr	r3, [sp, #16]		
beq	104084 <_dtoa_r+0x608>		
cmp	sl, r5		
cmpne	sl, #0		
beq	104070 <_dtoa_r+0x5f4>		
mov	r1, sl		
mov	r0, r4		
str	r3, [sp, #12]		
bl	106848 <_Bfree>		
ldr	r3, [sp, #12]		
b	104070 <_dtoa_r+0x5f4>		
mov	r0, #28		
b	103f8c <_dtoa_r+0x510>		
mov	r3, #0		
str	r3, [sp, #12]		
mov	r5, r3		
b	10403c <_dtoa_r+0x5c0>		
vmov	sl, fp, d21		
b	103da0 <_dtoa_r+0x324>		
ldr	r3, [sp, #8]		
rsb	r3, r3, #0		
cmp	r3, #0		
vmoveq.f64	d19, d21		
moveq	r1, #2		
beq	1042d0 <_dtoa_r+0x854>		
and	r1, r3, #15		
movw	r2, #43968	; 0xabc0	
movt	r2, #16		
asrs	r0, r3, #4		
add	r2, r2, r1, lsl #3		
vldr	d16, [r2]		
vmul.f64	d19, d21, d16		
beq	104ca0 <_dtoa_r+0x1224>		
movw	r3, #44208	; 0xacb0	
mov	r1, #2		
movt	r3, #16		
tst	r0, #1		
add	r3, r3, #8		
addne	r1, r1, #1		
vldrne	d16, [r3, #-8]		
vmulne.f64	d19, d19, d16		
asrs	r0, r0, #1		
bne	1046f8 <_dtoa_r+0xc7c>		
b	1042d0 <_dtoa_r+0x854>		
vcvt.s32.f64	s15, d19		
sub	ip, r0, #1		
movw	r3, #43968	; 0xabc0	
cmp	r0, #1		
movt	r3, #16		
add	r2, r3, ip, lsl #3		
vmov	d16, sl, fp		
add	r3, r6, #1		
addne	r0, r6, r0		
vldr	d18, [r2]		
movne	r1, r3		
vmov	r2, s15		
vcvt.f64.s32	d17, s15		
vmul.f64	d18, d18, d16		
add	r2, r2, #48	; 0x30	
strb	r2, [r6]		
vsub.f64	d16, d19, d17		
vmovne.f64	d19, #36	; 0x24	
beq	10478c <_dtoa_r+0xd10>		
vmul.f64	d16, d16, d19		
vcvt.s32.f64	s15, d16		
vmov	r2, s15		
vcvt.f64.s32	d17, s15		
vsub.f64	d16, d16, d17		
add	r2, r2, #48	; 0x30	
strb	r2, [r1], #1		
cmp	r1, r0		
bne	104764 <_dtoa_r+0xce8>		
add	r3, r3, ip		
vmov.f64	d17, #96	; 0x60	
vadd.f64	d19, d18, d17		
vcmpe.f64	d19, d16		
vmrs	APSR_nzcv, fpscr		
bmi	1044e4 <_dtoa_r+0xa68>		
vsub.f64	d17, d17, d18		
vcmpe.f64	d17, d16		
vmrs	APSR_nzcv, fpscr		
bgt	1047b8 <_dtoa_r+0xd3c>		
b	1046ac <_dtoa_r+0xc30>		
mov	r3, r1		
ldrb	r2, [r3, #-1]		
sub	r1, r3, #1		
cmp	r2, #48	; 0x30	
beq	1047b4 <_dtoa_r+0xd38>		
b	1043e4 <_dtoa_r+0x968>		
mov	r0, r9		
ldr	r1, [sp, #12]		
bl	106f00 <__mcmp>		
cmp	r0, #0		
bge	103fe4 <_dtoa_r+0x568>		
mov	r1, r9		
mov	r3, #0		
mov	r0, r4		
mov	r2, #10		
bl	106864 <__multadd>		
ldr	r3, [sp, #20]		
cmp	r3, #0		
ldr	r3, [sp, #8]		
sub	r3, r3, #1		
str	r3, [sp, #8]		
mov	r9, r0		
bne	104884 <_dtoa_r+0xe08>		
ldr	r3, [sp, #104]	; 0x68	
ldr	r2, [sp, #36]	; 0x24	
cmp	r3, #2		
movgt	r3, #1		
movle	r3, #0		
cmp	r2, #0		
movgt	r3, #0		
cmp	r3, #0		
moveq	r3, r2		
streq	r3, [sp, #16]		
beq	1045a0 <_dtoa_r+0xb24>		
ldr	r3, [sp, #36]	; 0x24	
str	r3, [sp, #16]		
b	104008 <_dtoa_r+0x58c>		
cmp	sl, #0		
bne	104528 <_dtoa_r+0xaac>		
ubfx	r3, fp, #0, #20		
cmp	r3, #0		
bne	104528 <_dtoa_r+0xaac>		
bic	r3, fp, #-2147483648	; 0x80000000	
lsr	r3, r3, #20		
lsl	r3, r3, #20		
cmp	r3, #0		
streq	r3, [sp, #40]	; 0x28	
movne	r3, #1		
addne	r7, r7, #1		
addne	r8, r8, #1		
strne	r3, [sp, #40]	; 0x28	
b	104530 <_dtoa_r+0xab4>		
mov	r1, r5		
mov	r2, #10		
mov	r3, #0		
mov	r0, r4		
bl	106864 <__multadd>		
ldr	r3, [sp, #104]	; 0x68	
ldr	r2, [sp, #36]	; 0x24	
cmp	r3, #2		
movgt	r3, #1		
movle	r3, #0		
cmp	r2, #0		
movgt	r3, #0		
cmp	r3, #0		
moveq	r3, r2		
streq	r3, [sp, #16]		
mov	r5, r0		
bne	10483c <_dtoa_r+0xdc0>		
ldr	r3, [sp, #32]		
cmp	r3, #0		
ble	1048e8 <_dtoa_r+0xe6c>		
mov	r1, r5		
mov	r2, r3		
mov	r0, r4		
bl	106e04 <__lshift>		
mov	r5, r0		
ldr	r3, [sp, #40]	; 0x28	
cmp	r3, #0		
streq	r5, [sp, #28]		
bne	104bf0 <_dtoa_r+0x1174>		
ldr	r3, [sp, #16]		
and	r2, sl, #1		
mov	r7, r6		
str	r6, [sp, #32]		
sub	r3, r3, #1		
str	r2, [sp, #20]		
add	r3, r6, r3		
ldr	r6, [sp, #28]		
str	r3, [sp, #24]		
b	104944 <_dtoa_r+0xec8>		
bl	106864 <__multadd>		
mov	r1, r6		
mov	r2, #10		
mov	r3, #0		
mov	r5, r0		
mov	r0, r4		
bl	106864 <__multadd>		
mov	r6, r0		
mov	r7, sl		
ldr	r8, [sp, #12]		
mov	r0, r9		
mov	r1, r8		
bl	1038b8 <quorem>		
mov	r1, r5		
mov	fp, r0		
mov	r0, r9		
bl	106f00 <__mcmp>		
mov	r1, r8		
mov	r2, r6		
add	r8, fp, #48	; 0x30	
mov	sl, r0		
mov	r0, r4		
bl	106f64 <__mdiff>		
ldr	r3, [r0, #12]		
mov	r2, r0		
cmp	r3, #0		
bne	104a50 <_dtoa_r+0xfd4>		
mov	r1, r2		
mov	r0, r9		
str	r2, [sp, #16]		
bl	106f00 <__mcmp>		
ldr	r2, [sp, #16]		
mov	r3, r0		
mov	r1, r2		
mov	r0, r4		
str	r3, [sp, #16]		
bl	106848 <_Bfree>		
ldr	r2, [sp, #104]	; 0x68	
ldr	r3, [sp, #16]		
orrs	r2, r3, r2		
bne	1049d0 <_dtoa_r+0xf54>		
ldr	r2, [sp, #20]		
cmp	r2, #0		
beq	104c84 <_dtoa_r+0x1208>		
cmp	sl, #0		
blt	104b70 <_dtoa_r+0x10f4>		
ldr	r2, [sp, #104]	; 0x68	
orrs	r2, sl, r2		
bne	1049f0 <_dtoa_r+0xf74>		
ldr	r2, [sp, #20]		
cmp	r2, #0		
beq	104b70 <_dtoa_r+0x10f4>		
cmp	r3, #0		
bgt	104c30 <_dtoa_r+0x11b4>		
ldr	r3, [sp, #24]		
add	sl, r7, #1		
strb	r8, [r7]		
cmp	r7, r3		
mov	r3, sl		
beq	104c58 <_dtoa_r+0x11dc>		
mov	r1, r9		
mov	r2, #10		
mov	r3, #0		
mov	r0, r4		
bl	106864 <__multadd>		
cmp	r5, r6		
mov	r1, r5		
mov	r2, #10		
mov	r3, #0		
mov	r9, r0		
mov	r0, r4		
bne	104920 <_dtoa_r+0xea4>		
bl	106864 <__multadd>		
mov	r5, r0		
mov	r6, r0		
b	104940 <_dtoa_r+0xec4>		
mov	r3, #1		
b	1049a4 <_dtoa_r+0xf28>		
cmp	r3, #14		
movhi	r3, #0		
movls	r3, #1		
mov	r1, #0		
and	r5, r5, r3		
str	r1, [r4, #68]	; 0x44	
b	10423c <_dtoa_r+0x7c0>		
mov	r3, #1		
str	r3, [sp, #108]	; 0x6c	
str	r3, [sp, #36]	; 0x24	
str	r3, [sp, #16]		
b	104a64 <_dtoa_r+0xfe8>		
mov	r1, r9		
ldr	r2, [sp, #12]		
mov	r0, r4		
bl	106d08 <__pow5mult>		
mov	r9, r0		
b	103f14 <_dtoa_r+0x498>		
add	r2, lr, #1		
mov	r0, #48	; 0x30	
str	r2, [sp, #8]		
mov	r2, #49	; 0x31	
strb	r0, [r1]		
b	104514 <_dtoa_r+0xa98>		
ldr	r3, [sp, #16]		
cmp	r3, #0		
beq	104544 <_dtoa_r+0xac8>		
ldr	r3, [sp, #36]	; 0x24	
cmp	r3, #0		
ble	1046ac <_dtoa_r+0xc30>		
vmov.f64	d16, #36	; 0x24	
add	r1, r1, #1		
ldr	r2, [sp, #8]		
mov	r0, r3		
vmov	s15, r1		
sub	lr, r2, #1		
vmul.f64	d19, d19, d16		
vmov.f64	d18, #28		
vcvt.f64.s32	d16, s15		
vmla.f64	d18, d19, d16		
vmov	sl, fp, d18		
sub	fp, fp, #54525952	; 0x3400000	
b	104318 <_dtoa_r+0x89c>		
mov	r1, r9		
mov	r0, r4		
bl	106d08 <__pow5mult>		
mov	r9, r0		
b	103f14 <_dtoa_r+0x498>		
cmp	sl, #0		
beq	104850 <_dtoa_r+0xdd4>		
b	103f50 <_dtoa_r+0x4d4>		
ldr	r2, [sp, #8]		
add	r2, r2, #1		
str	r2, [sp, #8]		
mov	r2, #49	; 0x31	
strb	r2, [r6]		
b	104654 <_dtoa_r+0xbd8>		
ldr	r2, [sp, #32]		
cmp	r2, #0		
strne	r7, [sp, #32]		
addne	r3, r3, #1072	; 0x430	
streq	r7, [sp, #32]		
ldrne	r2, [sp, #12]		
addne	r3, r3, #3		
ldreq	r2, [sp, #12]		
ldreq	r3, [sp, #48]	; 0x30	
strne	r2, [sp, #40]	; 0x28	
streq	r2, [sp, #40]	; 0x28	
rsbeq	r3, r3, #54	; 0x36	
b	1041c0 <_dtoa_r+0x744>		
cmp	r3, #0		
str	r6, [sp, #28]		
mov	fp, r8		
ldr	r6, [sp, #32]		
ble	104bb4 <_dtoa_r+0x1138>		
mov	r1, r9		
mov	r2, #1		
mov	r0, r4		
bl	106e04 <__lshift>		
ldr	r1, [sp, #12]		
mov	r9, r0		
bl	106f00 <__mcmp>		
cmp	r0, #0		
ble	104ca8 <_dtoa_r+0x122c>		
cmp	r8, #57	; 0x39	
beq	104c6c <_dtoa_r+0x11f0>		
add	fp, r8, #1		
mov	sl, r5		
strb	fp, [r7]		
add	r3, r7, #1		
ldr	r5, [sp, #28]		
b	104654 <_dtoa_r+0xbd8>		
bne	104bdc <_dtoa_r+0x1160>		
tst	r8, #1		
beq	104bdc <_dtoa_r+0x1160>		
b	104628 <_dtoa_r+0xbac>		
mov	r3, r1		
ldrb	r2, [r3, #-1]		
sub	r1, r3, #1		
cmp	r2, #48	; 0x30	
beq	104bd8 <_dtoa_r+0x115c>		
b	104654 <_dtoa_r+0xbd8>		
ldr	r1, [r5, #4]		
mov	r0, r4		
bl	1067bc <_Balloc>		
ldr	r2, [r5, #16]		
add	r1, r5, #12		
add	r2, r2, #2		
lsl	r2, r2, #2		
mov	r7, r0		
add	r0, r0, #12		
bl	1061c0 <memcpy>		
mov	r0, r4		
mov	r1, r7		
mov	r2, #1		
bl	106e04 <__lshift>		
str	r0, [sp, #28]		
b	1048f8 <_dtoa_r+0xe7c>		
cmp	r8, #57	; 0x39	
str	r6, [sp, #28]		
addne	r8, r8, #1		
ldr	r6, [sp, #32]		
beq	104c6c <_dtoa_r+0x11f0>		
strb	r8, [r7]		
mov	sl, r5		
add	r3, r7, #1		
ldr	r5, [sp, #28]		
b	104654 <_dtoa_r+0xbd8>		
mov	r2, r6		
mov	sl, r5		
ldr	r6, [sp, #32]		
mov	r5, r2		
b	1045fc <_dtoa_r+0xb80>		
mov	sl, r5		
mov	r1, #57	; 0x39	
ldr	r5, [sp, #28]		
add	r3, r7, #1		
strb	r1, [r7]		
b	10462c <_dtoa_r+0xbb0>		
cmp	r8, #57	; 0x39	
str	r6, [sp, #28]		
ldr	r6, [sp, #32]		
beq	104c6c <_dtoa_r+0x11f0>		
cmp	sl, #0		
addgt	r8, fp, #49	; 0x31	
b	104c44 <_dtoa_r+0x11c8>		
mov	r1, #2		
b	1042d0 <_dtoa_r+0x854>		
bne	104bb4 <_dtoa_r+0x1138>		
tst	r8, #1		
beq	104bb4 <_dtoa_r+0x1138>		
b	104ba8 <_dtoa_r+0x112c>		
rsbne	r0, r0, #60	; 0x3c	
beq	103fa0 <_dtoa_r+0x524>		
b	103f8c <_dtoa_r+0x510>		
mov	r3, #1		
str	r3, [sp, #20]		
b	1043f4 <_dtoa_r+0x978>		
mvn	r3, #0		
str	r5, [sp, #108]	; 0x6c	
str	r3, [sp, #16]		
b	103dc4 <_dtoa_r+0x348>		
ldrh	r3, [r1, #12]		
push	{r4, r5, r6, r7, r8, lr}		
mov	r5, r1		
uxth	r2, r3		
mov	r8, r0		
tst	r2, #8		
bne	104dd0 <__sflush_r+0xf0>		
ldr	r2, [r1, #4]		
orr	r3, r3, #2048	; 0x800	
strh	r3, [r1, #12]		
cmp	r2, #0		
ble	104e48 <__sflush_r+0x168>		
ldr	r7, [r5, #40]	; 0x28	
cmp	r7, #0		
beq	104e54 <__sflush_r+0x174>		
uxth	r3, r3		
mov	r2, #0		
and	r0, r3, #4096	; 0x1000	
ldr	r4, [r8]		
str	r2, [r8]		
uxth	r6, r0		
cmp	r6, r2		
beq	104ebc <__sflush_r+0x1dc>		
ldr	r2, [r5, #80]	; 0x50	
tst	r3, #4		
beq	104d60 <__sflush_r+0x80>		
ldr	r1, [r5, #48]	; 0x30	
ldr	r3, [r5, #4]		
cmp	r1, #0		
rsb	r2, r3, r2		
ldrne	r3, [r5, #60]	; 0x3c	
rsbne	r2, r3, r2		
mov	r0, r8		
ldr	r1, [r5, #28]		
mov	r3, #0		
blx	r7		
cmn	r0, #1		
beq	104e5c <__sflush_r+0x17c>		
ldrh	r3, [r5, #12]		
mov	r1, #0		
ldr	r2, [r5, #16]		
bic	r3, r3, #2048	; 0x800	
str	r1, [r5, #4]		
uxth	r3, r3		
str	r2, [r5]		
tst	r3, #4096	; 0x1000	
strh	r3, [r5, #12]		
bne	104eb4 <__sflush_r+0x1d4>		
ldr	r1, [r5, #48]	; 0x30	
str	r4, [r8]		
cmp	r1, #0		
beq	104e54 <__sflush_r+0x174>		
add	r3, r5, #64	; 0x40	
cmp	r1, r3		
beq	104dc4 <__sflush_r+0xe4>		
mov	r0, r8		
bl	1053ac <_free_r>		
mov	r0, #0		
str	r0, [r5, #48]	; 0x30	
pop	{r4, r5, r6, r7, r8, pc}		
ldr	r6, [r1, #16]		
cmp	r6, #0		
beq	104e54 <__sflush_r+0x174>		
tst	r2, #3		
ldr	r4, [r1]		
str	r6, [r1]		
ldreq	r3, [r1, #20]		
rsb	r4, r6, r4		
movne	r3, #0		
cmp	r4, #0		
str	r3, [r1, #8]		
bgt	104e0c <__sflush_r+0x12c>		
b	104e54 <__sflush_r+0x174>		
cmp	r4, #0		
ble	104e54 <__sflush_r+0x174>		
mov	r2, r6		
mov	r3, r4		
ldr	r7, [r5, #36]	; 0x24	
mov	r0, r8		
ldr	r1, [r5, #28]		
blx	r7		
cmp	r0, #0		
rsb	r4, r0, r4		
add	r6, r6, r0		
bgt	104e04 <__sflush_r+0x124>		
ldrh	r3, [r5, #12]		
mvn	r0, #0		
orr	r3, r3, #64	; 0x40	
strh	r3, [r5, #12]		
pop	{r4, r5, r6, r7, r8, pc}		
ldr	r2, [r1, #60]	; 0x3c	
cmp	r2, #0		
bgt	104d10 <__sflush_r+0x30>		
mov	r0, #0		
pop	{r4, r5, r6, r7, r8, pc}		
ldr	r1, [r8]		
clz	r2, r1		
lsr	r2, r2, #5		
cmp	r1, #29		
movne	r3, r2		
orreq	r3, r2, #1		
cmp	r1, #22		
orreq	r3, r3, #1		
cmp	r3, #0		
beq	104f0c <__sflush_r+0x22c>		
ldrh	r3, [r5, #12]		
mov	ip, #0		
ldr	r1, [r5, #16]		
bic	r3, r3, #2048	; 0x800	
str	ip, [r5, #4]		
uxth	r3, r3		
str	r1, [r5]		
tst	r3, #4096	; 0x1000	
strh	r3, [r5, #12]		
beq	104da0 <__sflush_r+0xc0>		
cmp	r2, #0		
beq	104da0 <__sflush_r+0xc0>		
str	r0, [r5, #80]	; 0x50	
b	104da0 <__sflush_r+0xc0>		
mov	r2, r6		
mov	r0, r8		
ldr	r1, [r5, #28]		
mov	r3, #1		
blx	r7		
cmn	r0, #1		
mov	r2, r0		
beq	104ee8 <__sflush_r+0x208>		
ldrh	r3, [r5, #12]		
ldr	r7, [r5, #40]	; 0x28	
b	104d40 <__sflush_r+0x60>		
ldr	r3, [r8]		
cmp	r3, #0		
beq	104edc <__sflush_r+0x1fc>		
cmp	r3, #29		
cmpne	r3, #22		
bne	104e34 <__sflush_r+0x154>		
str	r4, [r8]		
mov	r0, r6		
pop	{r4, r5, r6, r7, r8, pc}		
ldrh	r3, [r5, #12]		
orr	r3, r3, #64	; 0x40	
strh	r3, [r5, #12]		
pop	{r4, r5, r6, r7, r8, pc}		
push	{r4, lr}		
subs	r4, r0, #0		
sub	sp, sp, #8		
beq	104f38 <_fflush_r+0x1c>		
ldr	r3, [r4, #56]	; 0x38	
cmp	r3, #0		
beq	104f5c <_fflush_r+0x40>		
ldrsh	r0, [r1, #12]		
cmp	r0, #0		
bne	104f4c <_fflush_r+0x30>		
add	sp, sp, #8		
pop	{r4, pc}		
mov	r0, r4		
add	sp, sp, #8		
pop	{r4, lr}		
b	104ce0 <__sflush_r>		
str	r1, [sp, #4]		
bl	105260 <__sinit>		
ldr	r1, [sp, #4]		
b	104f38 <_fflush_r+0x1c>		
subs	r1, r0, #0		
beq	104f84 <fflush+0x18>		
movw	r3, #44472	; 0xadb8	
movt	r3, #16		
ldr	r0, [r3]		
b	104f1c <_fflush_r>		
movw	r3, #43912	; 0xab88	
movw	r1, #20252	; 0x4f1c	
movt	r3, #16		
movt	r1, #16		
ldr	r0, [r3]		
b	1056d4 <_fwalk_reent>		
mov	r0, #0		
bx	lr		
mov	r0, #0		
bx	lr		
movw	r1, #36672	; 0x8f40	
movt	r1, #16		
b	1056d4 <_fwalk_reent>		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
movw	r3, #20396	; 0x4fac	
ldr	r5, [r0, #4]		
mov	r4, #0		
mov	r7, r0		
sub	sp, sp, #12		
add	r2, r0, #748	; 0x2ec	
movt	r3, #16		
str	r2, [r0, #744]	; 0x2e8	
mov	r1, #3		
str	r3, [r0, #60]	; 0x3c	
mov	r2, #8		
str	r1, [r0, #740]	; 0x2e4	
mov	r3, #4		
str	r4, [r7, #736]	; 0x2e0	
mov	r1, r4		
str	r4, [r5]		
add	r0, r5, #92	; 0x5c	
str	r4, [r5, #4]		
movw	fp, #29992	; 0x7528	
str	r4, [r5, #8]		
movw	sl, #30048	; 0x7560	
str	r4, [r5, #100]	; 0x64	
movw	r9, #30132	; 0x75b4	
strh	r4, [r5, #14]		
movw	r8, #30176	; 0x75e0	
str	r4, [r5, #16]		
movt	fp, #16		
str	r4, [r5, #20]		
movt	sl, #16		
str	r4, [r5, #24]		
movt	r9, #16		
strh	r3, [r5, #12]		
movt	r8, #16		
bl	1066c0 <memset>		
ldr	r6, [r7, #8]		
mov	r3, #1		
str	fp, [r5, #32]		
str	sl, [r5, #36]	; 0x24	
mov	ip, #9		
str	r9, [r5, #40]	; 0x28	
mov	r1, r4		
str	r8, [r5, #44]	; 0x2c	
add	r0, r6, #92	; 0x5c	
str	r5, [r5, #28]		
mov	r2, #8		
strh	r3, [r6, #14]		
strh	ip, [r6, #12]		
str	r4, [r6]		
str	r4, [r6, #4]		
str	r4, [r6, #8]		
str	r4, [r6, #100]	; 0x64	
str	r4, [r6, #16]		
str	r4, [r6, #20]		
str	r4, [r6, #24]		
str	r3, [sp, #4]		
bl	1066c0 <memset>		
ldr	r5, [r7, #12]		
mov	lr, #18		
str	r6, [r6, #28]		
mov	ip, #2		
str	fp, [r6, #32]		
mov	r1, r4		
str	sl, [r6, #36]	; 0x24	
add	r0, r5, #92	; 0x5c	
str	r9, [r6, #40]	; 0x28	
mov	r2, #8		
str	r8, [r6, #44]	; 0x2c	
str	r4, [r5]		
str	r4, [r5, #4]		
str	r4, [r5, #8]		
str	r4, [r5, #100]	; 0x64	
str	r4, [r5, #16]		
str	r4, [r5, #20]		
str	r4, [r5, #24]		
strh	lr, [r5, #12]		
strh	ip, [r5, #14]		
bl	1066c0 <memset>		
ldr	r3, [sp, #4]		
str	r5, [r5, #28]		
str	fp, [r5, #32]		
str	sl, [r5, #36]	; 0x24	
str	r9, [r5, #40]	; 0x28	
str	r8, [r5, #44]	; 0x2c	
str	r3, [r7, #56]	; 0x38	
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
sub	r3, r1, #1		
push	{r4, r5, r6, lr}		
add	r4, r3, r3, lsl #1		
mov	r6, r1		
add	r3, r3, r4, lsl #2		
lsl	r4, r3, #3		
add	r1, r4, #116	; 0x74	
bl	1059a4 <_malloc_r>		
subs	r5, r0, #0		
beq	105158 <__sfmoreglue+0x44>		
add	r0, r5, #12		
mov	r1, #0		
str	r6, [r5, #4]		
add	r2, r4, #104	; 0x68	
str	r0, [r5, #8]		
str	r1, [r5]		
bl	1066c0 <memset>		
mov	r0, r5		
pop	{r4, r5, r6, pc}		
movw	r3, #43912	; 0xab88	
movt	r3, #16		
push	{r4, r5, r6, lr}		
mov	r6, r0		
ldr	r5, [r3]		
ldr	r3, [r5, #56]	; 0x38	
cmp	r3, #0		
bne	105188 <__sfp+0x28>		
mov	r0, r5		
bl	104fb8 <__sinit.part.1>		
add	r5, r5, #736	; 0x2e0	
ldmib	r5, {r3, r4}		
subs	r3, r3, #1		
bpl	1051ac <__sfp+0x4c>		
b	105210 <__sfp+0xb0>		
sub	r3, r3, #1		
add	r4, r4, #104	; 0x68	
cmn	r3, #1		
beq	105210 <__sfp+0xb0>		
ldrsh	r2, [r4, #12]		
cmp	r2, #0		
bne	10519c <__sfp+0x3c>		
mov	r5, #0		
mvn	ip, #0		
mov	r3, #1		
str	r5, [r4, #100]	; 0x64	
mov	r1, r5		
str	r5, [r4]		
str	r5, [r4, #8]		
add	r0, r4, #92	; 0x5c	
str	r5, [r4, #4]		
mov	r2, #8		
str	r5, [r4, #16]		
str	r5, [r4, #20]		
str	r5, [r4, #24]		
strh	ip, [r4, #14]		
strh	r3, [r4, #12]		
bl	1066c0 <memset>		
mov	r0, r4		
str	r5, [r4, #48]	; 0x30	
str	r5, [r4, #52]	; 0x34	
str	r5, [r4, #68]	; 0x44	
str	r5, [r4, #72]	; 0x48	
pop	{r4, r5, r6, pc}		
ldr	r3, [r5]		
cmp	r3, #0		
movne	r5, r3		
bne	10518c <__sfp+0x2c>		
mov	r0, r6		
mov	r1, #4		
bl	105114 <__sfmoreglue>		
cmp	r0, #0		
str	r0, [r5]		
movne	r5, r0		
bne	10518c <__sfp+0x2c>		
mov	r3, #12		
str	r3, [r6]		
pop	{r4, r5, r6, pc}		
movw	r3, #43912	; 0xab88	
movw	r1, #36672	; 0x8f40	
movt	r3, #16		
movt	r1, #16		
ldr	r0, [r3]		
b	1056d4 <_fwalk_reent>		
ldr	r3, [r0, #56]	; 0x38	
cmp	r3, #0		
bxne	lr		
b	104fb8 <__sinit.part.1>		
bx	lr		
bx	lr		
bx	lr		
bx	lr		
movw	r3, #44472	; 0xadb8	
movw	r1, #20380	; 0x4f9c	
movt	r3, #16		
movt	r1, #16		
ldr	r0, [r3]		
b	10565c <_fwalk>		
movw	r3, #44472	; 0xadb8	
movw	r1, #20388	; 0x4fa4	
movt	r3, #16		
movt	r1, #16		
ldr	r0, [r3]		
b	10565c <_fwalk>		
push	{r3, r4, r5, r6, r7, lr}		
movw	r7, #45668	; 0xb264	
movt	r7, #16		
mov	r4, r1		
mov	r6, r0		
bl	1067b4 <__malloc_lock>		
ldr	r3, [r7, #8]		
ldr	r5, [r3, #4]		
bic	r5, r5, #3		
rsb	r1, r4, r5		
add	r1, r1, #4064	; 0xfe0	
add	r1, r1, #15		
bic	r1, r1, #4080	; 0xff0	
bic	r1, r1, #15		
sub	r4, r1, #4096	; 0x1000	
cmp	r4, #4096	; 0x1000	
blt	105310 <_malloc_trim_r+0x60>		
mov	r0, r6		
mov	r1, #0		
bl	1074f0 <_sbrk_r>		
ldr	r3, [r7, #8]		
add	r3, r3, r5		
cmp	r0, r3		
beq	105320 <_malloc_trim_r+0x70>		
mov	r0, r6		
bl	1067b8 <__malloc_unlock>		
mov	r0, #0		
pop	{r3, r4, r5, r6, r7, pc}		
mov	r0, r6		
rsb	r1, r4, #0		
bl	1074f0 <_sbrk_r>		
cmn	r0, #1		
beq	105368 <_malloc_trim_r+0xb8>		
ldr	r2, [r7, #8]		
movw	r3, #64	; 0x40	
movt	r3, #17		
rsb	r5, r4, r5		
ldr	r1, [r3]		
mov	r0, r6		
orr	r5, r5, #1		
str	r5, [r2, #4]		
rsb	r1, r4, r1		
str	r1, [r3]		
bl	1067b8 <__malloc_unlock>		
mov	r0, #1		
pop	{r3, r4, r5, r6, r7, pc}		
mov	r0, r6		
mov	r1, #0		
bl	1074f0 <_sbrk_r>		
ldr	r2, [r7, #8]		
rsb	r3, r2, r0		
cmp	r3, #15		
ble	105310 <_malloc_trim_r+0x60>		
movw	ip, #46700	; 0xb66c	
movw	r1, #64	; 0x40	
movt	ip, #16		
movt	r1, #17		
ldr	ip, [ip]		
orr	r3, r3, #1		
str	r3, [r2, #4]		
rsb	r0, ip, r0		
str	r0, [r1]		
b	105310 <_malloc_trim_r+0x60>		
cmp	r1, #0		
bxeq	lr		
push	{r4, r5, r6, lr}		
mov	r4, r1		
mov	r5, r0		
bl	1067b4 <__malloc_lock>		
ldr	r0, [r4, #-4]		
movw	r3, #45668	; 0xb264	
sub	ip, r4, #8		
movt	r3, #16		
bic	r2, r0, #1		
ldr	r6, [r3, #8]		
add	lr, ip, r2		
cmp	r6, lr		
ldr	r1, [lr, #4]		
bic	r1, r1, #3		
beq	105520 <_free_r+0x174>		
tst	r0, #1		
str	r1, [lr, #4]		
bne	105424 <_free_r+0x78>		
ldr	r0, [r4, #-8]		
add	r4, r3, #8		
rsb	ip, r0, ip		
add	r2, r2, r0		
ldr	r0, [ip, #8]		
cmp	r0, r4		
beq	105580 <_free_r+0x1d4>		
ldr	r4, [ip, #12]		
str	r4, [r0, #12]		
str	r0, [r4, #8]		
add	r0, lr, r1		
ldr	r0, [r0, #4]		
tst	r0, #1		
bne	105464 <_free_r+0xb8>		
ldr	r0, [pc, #540]	; 105658 <_free_r+0x2ac>	
add	r2, r2, r1		
ldr	r1, [lr, #8]		
cmp	r1, r0		
beq	105608 <_free_r+0x25c>		
ldr	lr, [lr, #12]		
orr	r0, r2, #1		
str	lr, [r1, #12]		
str	r1, [lr, #8]		
str	r0, [ip, #4]		
str	r2, [ip, r2]		
b	105470 <_free_r+0xc4>		
orr	r1, r2, #1		
str	r1, [ip, #4]		
str	r2, [ip, r2]		
cmp	r2, #512	; 0x200	
bcs	1054b4 <_free_r+0x108>		
lsr	r2, r2, #3		
ldr	r0, [r3, #4]		
mov	lr, #1		
add	r1, r3, r2, lsl #3		
asr	r2, r2, #2		
orr	r2, r0, lr, lsl r2		
str	r2, [r3, #4]		
ldr	r3, [r1, #8]		
str	r1, [ip, #12]		
str	r3, [ip, #8]		
str	ip, [r1, #8]		
str	ip, [r3, #12]		
mov	r0, r5		
pop	{r4, r5, r6, lr}		
b	1067b8 <__malloc_unlock>		
lsr	r1, r2, #9		
cmp	r1, #4		
bhi	1055c4 <_free_r+0x218>		
lsr	r1, r2, #6		
add	r1, r1, #56	; 0x38	
lsl	r0, r1, #1		
add	r0, r3, r0, lsl #2		
movw	lr, #45668	; 0xb264	
movt	lr, #16		
ldr	r3, [r0, #8]		
cmp	r3, r0		
beq	1055ec <_free_r+0x240>		
ldr	r1, [r3, #4]		
bic	r1, r1, #3		
cmp	r1, r2		
bls	105500 <_free_r+0x154>		
ldr	r3, [r3, #8]		
cmp	r0, r3		
bne	1054e4 <_free_r+0x138>		
ldr	r2, [r3, #12]		
str	r2, [ip, #12]		
mov	r0, r5		
str	r3, [ip, #8]		
pop	{r4, r5, r6, lr}		
str	ip, [r2, #8]		
str	ip, [r3, #12]		
b	1067b8 <__malloc_unlock>		
tst	r0, #1		
add	r2, r1, r2		
bne	105548 <_free_r+0x19c>		
ldr	r1, [r4, #-8]		
rsb	ip, r1, ip		
add	r2, r2, r1		
ldr	r0, [ip, #8]		
ldr	r1, [ip, #12]		
str	r1, [r0, #12]		
str	r0, [r1, #8]		
movw	r0, #46704	; 0xb670	
orr	r1, r2, #1		
movt	r0, #16		
str	r1, [ip, #4]		
ldr	r1, [r0]		
str	ip, [r3, #8]		
cmp	r2, r1		
bcc	1054a8 <_free_r+0xfc>		
movw	r3, #60	; 0x3c	
mov	r0, r5		
movt	r3, #17		
ldr	r1, [r3]		
bl	1052b0 <_malloc_trim_r>		
b	1054a8 <_free_r+0xfc>		
add	r3, lr, r1		
ldr	r3, [r3, #4]		
tst	r3, #1		
bne	1055b4 <_free_r+0x208>		
ldr	r3, [lr, #12]		
add	r2, r2, r1		
ldr	r1, [lr, #8]		
orr	r0, r2, #1		
str	r3, [r1, #12]		
str	r1, [r3, #8]		
str	r0, [ip, #4]		
str	r2, [ip, r2]		
b	1054a8 <_free_r+0xfc>		
orr	r3, r2, #1		
str	r3, [ip, #4]		
str	r2, [ip, r2]		
b	1054a8 <_free_r+0xfc>		
cmp	r1, #20		
addls	r1, r1, #91	; 0x5b	
lslls	r0, r1, #1		
bls	1054cc <_free_r+0x120>		
cmp	r1, #84	; 0x54	
bhi	105624 <_free_r+0x278>		
lsr	r1, r2, #12		
add	r1, r1, #110	; 0x6e	
lsl	r0, r1, #1		
b	1054cc <_free_r+0x120>		
ldr	r0, [lr, #4]		
asr	r1, r1, #2		
mov	r4, #1		
mov	r2, r3		
orr	r1, r0, r4, lsl r1		
str	r1, [lr, #4]		
b	105504 <_free_r+0x158>		
str	ip, [r3, #20]		
orr	r0, r2, #1		
str	ip, [r3, #16]		
str	r1, [ip, #12]		
stmib	ip, {r0, r1}		
str	r2, [ip, r2]		
b	1054a8 <_free_r+0xfc>		
cmp	r1, #340	; 0x154	
lsrls	r1, r2, #15		
addls	r1, r1, #119	; 0x77	
lslls	r0, r1, #1		
bls	1054cc <_free_r+0x120>		
movw	r0, #1364	; 0x554	
cmp	r1, r0		
lsrls	r1, r2, #18		
addls	r1, r1, #124	; 0x7c	
movhi	r0, #252	; 0xfc	
movhi	r1, #126	; 0x7e	
lslls	r0, r1, #1		
b	1054cc <_free_r+0x120>		
andseq	fp, r0, ip, ror #4		
push	{r4, r5, r6, r7, r8, lr}		
adds	r7, r0, #736	; 0x2e0	
beq	1056c8 <_fwalk+0x6c>		
mov	r8, r1		
mov	r6, #0		
ldr	r5, [r7, #4]		
ldr	r4, [r7, #8]		
subs	r5, r5, #1		
bmi	1056b4 <_fwalk+0x58>		
ldrh	r3, [r4, #12]		
sub	r5, r5, #1		
cmp	r3, #1		
bls	1056a8 <_fwalk+0x4c>		
ldrsh	r3, [r4, #14]		
mov	r0, r4		
cmn	r3, #1		
beq	1056a8 <_fwalk+0x4c>		
blx	r8		
orr	r6, r6, r0		
cmn	r5, #1		
add	r4, r4, #104	; 0x68	
bne	105680 <_fwalk+0x24>		
ldr	r7, [r7]		
cmp	r7, #0		
bne	105670 <_fwalk+0x14>		
mov	r0, r6		
pop	{r4, r5, r6, r7, r8, pc}		
mov	r6, r7		
mov	r0, r6		
pop	{r4, r5, r6, r7, r8, pc}		
push	{r3, r4, r5, r6, r7, r8, r9, lr}		
adds	r6, r0, #736	; 0x2e0	
beq	105748 <_fwalk_reent+0x74>		
mov	r8, r1		
mov	r7, r0		
mov	r9, #0		
ldr	r5, [r6, #4]		
ldr	r4, [r6, #8]		
subs	r5, r5, #1		
bmi	105734 <_fwalk_reent+0x60>		
ldrh	r3, [r4, #12]		
sub	r5, r5, #1		
cmp	r3, #1		
bls	105728 <_fwalk_reent+0x54>		
ldrsh	r3, [r4, #14]		
mov	r1, r4		
mov	r0, r7		
cmn	r3, #1		
beq	105728 <_fwalk_reent+0x54>		
blx	r8		
orr	r9, r9, r0		
cmn	r5, #1		
add	r4, r4, #104	; 0x68	
bne	1056fc <_fwalk_reent+0x28>		
ldr	r6, [r6]		
cmp	r6, #0		
bne	1056ec <_fwalk_reent+0x18>		
mov	r0, r9		
pop	{r3, r4, r5, r6, r7, r8, r9, pc}		
mov	r9, r6		
mov	r0, r9		
pop	{r3, r4, r5, r6, r7, r8, r9, pc}		
cmp	r2, #0		
beq	1057c8 <_setlocale_r+0x74>		
movw	r1, #44388	; 0xad64	
mov	r0, r2		
push	{r4, lr}		
movt	r1, #16		
mov	r4, r2		
blx	107608 <strcmp>		
cmp	r0, #0		
bne	105788 <_setlocale_r+0x34>		
movw	r0, #44300	; 0xad0c	
movt	r0, #16		
pop	{r4, pc}		
movw	r1, #44300	; 0xad0c	
mov	r0, r4		
movt	r1, #16		
blx	107608 <strcmp>		
cmp	r0, #0		
beq	10577c <_setlocale_r+0x28>		
movw	r1, #44336	; 0xad30	
mov	r0, r4		
movt	r1, #16		
blx	107608 <strcmp>		
movw	r3, #44300	; 0xad0c	
movt	r3, #16		
cmp	r0, #0		
moveq	r0, r3		
movne	r0, #0		
pop	{r4, pc}		
movw	r0, #44300	; 0xad0c	
movt	r0, #16		
bx	lr		
movw	r0, #45544	; 0xb1e8	
movt	r0, #16		
bx	lr		
movw	r3, #45544	; 0xb1e8	
movt	r3, #16		
ldr	r0, [r3, #32]		
bx	lr		
ldr	r0, [pc]	; 1057f8 <__locale_msgcharset+0x8>	
bx	lr		
andseq	fp, r0, ip, lsl #4		
mov	r0, #0		
bx	lr		
ldr	r0, [pc]	; 10580c <_localeconv_r+0x8>	
bx	lr		
andseq	fp, r0, ip, lsr #4		
movw	r3, #44472	; 0xadb8	
mov	r2, r1		
movt	r3, #16		
mov	r1, r0		
ldr	r0, [r3]		
b	105754 <_setlocale_r>		
ldr	r0, [pc]	; 105830 <localeconv+0x8>	
bx	lr		
andseq	fp, r0, ip, lsr #4		
ldrh	r3, [r1, #12]		
uxth	r2, r3		
tst	r2, #2		
bne	10590c <__smakebuf_r+0xd8>		
push	{r4, r5, r6, r7, lr}		
mov	r4, r1		
ldrh	r1, [r1, #14]		
sub	sp, sp, #68	; 0x44	
mov	r5, r0		
sxth	r1, r1		
cmp	r1, #0		
blt	1058ac <__smakebuf_r+0x78>		
add	r2, sp, #4		
bl	1091d0 <_fstat_r>		
cmp	r0, #0		
blt	1058a4 <__smakebuf_r+0x70>		
ldr	r3, [sp, #8]		
and	r3, r3, #61440	; 0xf000	
sub	r7, r3, #8192	; 0x2000	
cmp	r3, #32768	; 0x8000	
clz	r7, r7		
lsr	r7, r7, #5		
beq	105924 <__smakebuf_r+0xf0>		
ldrh	r3, [r4, #12]		
mov	r6, #1024	; 0x400	
orr	r3, r3, #2048	; 0x800	
strh	r3, [r4, #12]		
b	1058c4 <__smakebuf_r+0x90>		
ldrh	r3, [r4, #12]		
uxth	r2, r3		
tst	r2, #128	; 0x80	
mov	r7, #0		
orr	r3, r3, #2048	; 0x800	
strh	r3, [r4, #12]		
moveq	r6, #1024	; 0x400	
movne	r6, #64	; 0x40	
mov	r0, r5		
mov	r1, r6		
bl	1059a4 <_malloc_r>		
cmp	r0, #0		
beq	105978 <__smakebuf_r+0x144>		
ldrh	r3, [r4, #12]		
cmp	r7, #0		
movw	r2, #20396	; 0x4fac	
movt	r2, #16		
orr	r3, r3, #128	; 0x80	
str	r2, [r5, #60]	; 0x3c	
str	r0, [r4]		
str	r0, [r4, #16]		
str	r6, [r4, #20]		
strh	r3, [r4, #12]		
bne	105954 <__smakebuf_r+0x120>		
add	sp, sp, #68	; 0x44	
pop	{r4, r5, r6, r7, pc}		
add	r3, r1, #67	; 0x43	
mov	r2, #1		
str	r3, [r1]		
str	r3, [r1, #16]		
str	r2, [r1, #20]		
bx	lr		
ldr	r2, [r4, #40]	; 0x28	
movw	r3, #30132	; 0x75b4	
movt	r3, #16		
cmp	r2, r3		
bne	105890 <__smakebuf_r+0x5c>		
ldrh	r3, [r4, #12]		
mov	r2, #1024	; 0x400	
mov	r6, r2		
str	r2, [r4, #76]	; 0x4c	
orr	r3, r3, r2		
strh	r3, [r4, #12]		
b	1058c4 <__smakebuf_r+0x90>		
mov	r0, r5		
ldrsh	r1, [r4, #14]		
bl	1096b4 <_isatty_r>		
cmp	r0, #0		
ldrhne	r3, [r4, #12]		
orrne	r3, r3, #1		
strhne	r3, [r4, #12]		
add	sp, sp, #68	; 0x44	
pop	{r4, r5, r6, r7, pc}		
ldrh	r3, [r4, #12]		
tst	r3, #512	; 0x200	
bne	105904 <__smakebuf_r+0xd0>		
orr	r3, r3, #2		
add	r2, r4, #67	; 0x43	
strh	r3, [r4, #12]		
mov	r3, #1		
str	r2, [r4]		
str	r2, [r4, #16]		
str	r3, [r4, #20]		
b	105904 <__smakebuf_r+0xd0>		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
add	r4, r1, #11		
cmp	r4, #22		
sub	sp, sp, #12		
mov	r5, r0		
bls	105a3c <_malloc_r+0x98>		
bic	r4, r4, #7		
cmp	r1, r4		
movls	r1, #0		
movhi	r1, #1		
orrs	r3, r1, r4, lsr #31		
bne	105bec <_malloc_r+0x248>		
bl	1067b4 <__malloc_lock>		
cmp	r4, #504	; 0x1f8	
bcs	105a50 <_malloc_r+0xac>		
lsr	r1, r4, #3		
movw	r6, #45668	; 0xb264	
movt	r6, #16		
add	r3, r6, r1, lsl #3		
ldr	r2, [r3, #12]		
cmp	r2, r3		
beq	105e5c <_malloc_r+0x4b8>		
ldr	r3, [r2, #4]		
add	r8, r2, #8		
ldr	r1, [r2, #12]		
mov	r0, r5		
bic	r3, r3, #3		
ldr	ip, [r2, #8]		
add	r2, r2, r3		
ldr	r3, [r2, #4]		
str	r1, [ip, #12]		
orr	r3, r3, #1		
str	ip, [r1, #8]		
str	r3, [r2, #4]		
bl	1067b8 <__malloc_unlock>		
mov	r0, r8		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
cmp	r1, #16		
bhi	105bec <_malloc_r+0x248>		
bl	1067b4 <__malloc_lock>		
mov	r4, #16		
b	1059e0 <_malloc_r+0x3c>		
lsrs	r1, r4, #9		
moveq	r0, #126	; 0x7e	
moveq	ip, #63	; 0x3f	
bne	105c04 <_malloc_r+0x260>		
movw	r6, #45668	; 0xb264	
movt	r6, #16		
add	r0, r6, r0, lsl #2		
ldr	r3, [r0, #12]		
cmp	r0, r3		
bne	105a90 <_malloc_r+0xec>		
b	105aa8 <_malloc_r+0x104>		
cmp	r1, #0		
bge	105d1c <_malloc_r+0x378>		
ldr	r3, [r3, #12]		
cmp	r0, r3		
beq	105aa8 <_malloc_r+0x104>		
ldr	r2, [r3, #4]		
bic	r2, r2, #3		
rsb	r1, r4, r2		
cmp	r1, #15		
ble	105a7c <_malloc_r+0xd8>		
sub	ip, ip, #1		
add	r1, ip, #1		
movw	lr, #45668	; 0xb264	
ldr	r3, [r6, #16]		
movt	lr, #16		
add	r7, lr, #8		
cmp	r3, r7		
ldreq	r2, [lr, #4]		
beq	105b24 <_malloc_r+0x180>		
ldr	r2, [r3, #4]		
bic	r2, r2, #3		
rsb	ip, r4, r2		
cmp	ip, #15		
bgt	105e14 <_malloc_r+0x470>		
cmp	ip, #0		
str	r7, [lr, #20]		
str	r7, [lr, #16]		
bge	105c1c <_malloc_r+0x278>		
cmp	r2, #512	; 0x200	
bcs	105dac <_malloc_r+0x408>		
lsr	ip, r2, #3		
ldr	r0, [lr, #4]		
mov	r9, #1		
add	r8, lr, ip, lsl #3		
asr	r2, ip, #2		
orr	r2, r0, r9, lsl r2		
str	r2, [lr, #4]		
ldr	r0, [r8, #8]		
str	r8, [r3, #12]		
str	r0, [r3, #8]		
str	r3, [r8, #8]		
str	r3, [r0, #12]		
asr	r3, r1, #2		
mov	r0, #1		
lsl	r0, r0, r3		
cmp	r0, r2		
bhi	105c44 <_malloc_r+0x2a0>		
tst	r2, r0		
bne	105b64 <_malloc_r+0x1c0>		
lsl	r0, r0, #1		
bic	r1, r1, #3		
tst	r2, r0		
add	r1, r1, #4		
bne	105b64 <_malloc_r+0x1c0>		
lsl	r0, r0, #1		
add	r1, r1, #4		
tst	r2, r0		
beq	105b54 <_malloc_r+0x1b0>		
add	r8, r6, r1, lsl #3		
mov	r9, r1		
mov	ip, r8		
ldr	lr, [ip, #12]		
cmp	ip, lr		
bne	105b94 <_malloc_r+0x1f0>		
b	105e48 <_malloc_r+0x4a4>		
cmp	r2, #0		
bge	105e74 <_malloc_r+0x4d0>		
ldr	lr, [lr, #12]		
cmp	ip, lr		
beq	105e48 <_malloc_r+0x4a4>		
ldr	r3, [lr, #4]		
bic	r3, r3, #3		
rsb	r2, r4, r3		
cmp	r2, #15		
ble	105b80 <_malloc_r+0x1dc>		
mov	r8, lr		
ldr	r1, [lr, #12]		
ldr	ip, [r8, #8]!		
add	r3, lr, r4		
mov	r0, r5		
orr	r4, r4, #1		
orr	r5, r2, #1		
str	r4, [lr, #4]		
str	r1, [ip, #12]		
str	ip, [r1, #8]		
str	r3, [r6, #20]		
str	r3, [r6, #16]		
str	r7, [r3, #12]		
stmib	r3, {r5, r7}		
str	r2, [r3, r2]		
bl	1067b8 <__malloc_unlock>		
b	105a30 <_malloc_r+0x8c>		
mov	r8, #0		
mov	r3, #12		
mov	r0, r8		
str	r3, [r5]		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
cmp	r1, #4		
bhi	105d84 <_malloc_r+0x3e0>		
lsr	r1, r4, #6		
add	ip, r1, #56	; 0x38	
lsl	r0, ip, #1		
b	105a60 <_malloc_r+0xbc>		
add	r2, r3, r2		
add	r8, r3, #8		
mov	r0, r5		
ldr	r3, [r2, #4]		
orr	r3, r3, #1		
str	r3, [r2, #4]		
bl	1067b8 <__malloc_unlock>		
mov	r0, r8		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r8, [r6, #8]		
movw	r1, #45668	; 0xb264	
movt	r1, #16		
ldr	r7, [r8, #4]		
bic	r7, r7, #3		
cmp	r7, r4		
rsb	r2, r4, r7		
movcs	r3, #0		
movcc	r3, #1		
cmp	r2, #15		
orrle	r3, r3, #1		
cmp	r3, #0		
beq	105d54 <_malloc_r+0x3b0>		
movw	r9, #60	; 0x3c	
ldr	r3, [r1, #1032]	; 0x408	
movt	r9, #17		
mov	r0, r5		
ldr	r2, [r9]		
cmn	r3, #1		
add	r2, r4, r2		
addne	r2, r2, #4096	; 0x1000	
addeq	sl, r2, #16		
addne	r2, r2, #15		
bicne	sl, r2, #4080	; 0xff0	
bicne	sl, sl, #15		
mov	r1, sl		
bl	1074f0 <_sbrk_r>		
cmn	r0, #1		
mov	fp, r0		
beq	105ce0 <_malloc_r+0x33c>		
subs	r2, r8, r6		
add	r3, r8, r7		
movne	r2, #1		
cmp	r8, r6		
cmpne	r3, r0		
movw	r0, #45668	; 0xb264	
str	r2, [sp]		
movt	r0, #16		
bls	105f34 <_malloc_r+0x590>		
ldr	r8, [r6, #8]		
ldr	r3, [r8, #4]		
bic	r3, r3, #3		
cmp	r4, r3		
rsb	r2, r4, r3		
movls	r3, #0		
movhi	r3, #1		
cmp	r2, #15		
orrle	r3, r3, #1		
cmp	r3, #0		
beq	105d54 <_malloc_r+0x3b0>		
mov	r0, r5		
mov	r8, #0		
bl	1067b8 <__malloc_unlock>		
b	105a30 <_malloc_r+0x8c>		
add	r2, r3, r2		
ldr	ip, [r3, #12]		
ldr	lr, [r3, #8]		
mov	r0, r5		
ldr	r1, [r2, #4]		
add	r8, r3, #8		
str	ip, [lr, #12]		
orr	r3, r1, #1		
str	lr, [ip, #8]		
str	r3, [r2, #4]		
bl	1067b8 <__malloc_unlock>		
mov	r0, r8		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
add	r3, r8, r4		
orr	r2, r2, #1		
mov	r0, r5		
orr	r4, r4, #1		
str	r4, [r8, #4]		
add	r8, r8, #8		
str	r3, [r6, #8]		
str	r2, [r3, #4]		
bl	1067b8 <__malloc_unlock>		
mov	r0, r8		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
cmp	r1, #20		
addls	ip, r1, #91	; 0x5b	
lslls	r0, ip, #1		
bls	105a60 <_malloc_r+0xbc>		
cmp	r1, #84	; 0x54	
bhi	106058 <_malloc_r+0x6b4>		
lsr	r1, r4, #12		
add	ip, r1, #110	; 0x6e	
lsl	r0, ip, #1		
b	105a60 <_malloc_r+0xbc>		
lsr	r0, r2, #9		
cmp	r0, #4		
bhi	105ea4 <_malloc_r+0x500>		
lsr	r0, r2, #6		
add	lr, r0, #56	; 0x38	
lsl	r0, lr, #1		
add	r0, r6, r0, lsl #2		
movw	r8, #45668	; 0xb264	
movt	r8, #16		
ldr	ip, [r0, #8]		
cmp	ip, r0		
beq	106070 <_malloc_r+0x6cc>		
ldr	lr, [ip, #4]		
bic	lr, lr, #3		
cmp	r2, lr		
bcs	105df8 <_malloc_r+0x454>		
ldr	ip, [ip, #8]		
cmp	r0, ip		
bne	105ddc <_malloc_r+0x438>		
ldr	r9, [ip, #12]		
ldr	r2, [r6, #4]		
str	r9, [r3, #12]		
str	ip, [r3, #8]		
str	r3, [r9, #8]		
str	r3, [ip, #12]		
b	105b24 <_malloc_r+0x180>		
add	r2, r3, r4		
orr	r1, ip, #1		
orr	r4, r4, #1		
mov	r0, r5		
str	r4, [r3, #4]		
add	r8, r3, #8		
str	r2, [lr, #20]		
str	r2, [lr, #16]		
str	r7, [r2, #12]		
stmib	r2, {r1, r7}		
str	ip, [r2, ip]		
bl	1067b8 <__malloc_unlock>		
b	105a30 <_malloc_r+0x8c>		
add	r9, r9, #1		
add	ip, ip, #8		
tst	r9, #3		
bne	105b70 <_malloc_r+0x1cc>		
b	105ed8 <_malloc_r+0x534>		
add	r3, r2, #8		
ldr	r2, [r2, #20]		
cmp	r3, r2		
addeq	r1, r1, #2		
beq	105aac <_malloc_r+0x108>		
b	1059fc <_malloc_r+0x58>		
add	r2, lr, r3		
mov	r8, lr		
ldr	r1, [lr, #12]		
mov	r0, r5		
ldr	ip, [r8, #8]!		
ldr	r3, [r2, #4]		
orr	r3, r3, #1		
str	r3, [r2, #4]		
str	r1, [ip, #12]		
str	ip, [r1, #8]		
bl	1067b8 <__malloc_unlock>		
b	105a30 <_malloc_r+0x8c>		
cmp	r0, #20		
addls	lr, r0, #91	; 0x5b	
lslls	r0, lr, #1		
bls	105dc4 <_malloc_r+0x420>		
cmp	r0, #84	; 0x54	
bhi	1060e0 <_malloc_r+0x73c>		
lsr	r0, r2, #12		
add	lr, r0, #110	; 0x6e	
lsl	r0, lr, #1		
b	105dc4 <_malloc_r+0x420>		
ldr	r8, [r8]		
cmp	r8, r3		
bne	106114 <_malloc_r+0x770>		
tst	r1, #3		
sub	r3, r8, #8		
sub	r1, r1, #1		
bne	105ecc <_malloc_r+0x528>		
ldr	r3, [r6, #4]		
bic	r3, r3, r0		
str	r3, [r6, #4]		
lsl	r0, r0, #1		
cmp	r0, r3		
movhi	r2, #0		
movls	r2, #1		
cmp	r0, #0		
moveq	r2, #0		
cmp	r2, #0		
beq	105c44 <_malloc_r+0x2a0>		
tst	r3, r0		
mov	r1, r9		
bne	105b64 <_malloc_r+0x1c0>		
lsl	r0, r0, #1		
add	r1, r1, #4		
tst	r3, r0		
beq	105f20 <_malloc_r+0x57c>		
b	105b64 <_malloc_r+0x1c0>		
ldr	r1, [r9, #4]		
cmp	r3, fp		
add	r1, sl, r1		
str	r1, [r9, #4]		
beq	1060ac <_malloc_r+0x708>		
ldr	ip, [r6, #1032]	; 0x408	
movw	r0, #45668	; 0xb264	
movt	r0, #16		
cmn	ip, #1		
streq	fp, [r0, #1032]	; 0x408	
rsbne	r3, r3, fp		
addne	r1, r1, r3		
strne	r1, [r9, #4]		
ands	r3, fp, #7		
rsbne	r0, r3, #8		
rsbne	r1, r3, #4096	; 0x1000	
addne	fp, fp, r0		
addne	r1, r1, #8		
add	r3, fp, sl		
moveq	r1, #4096	; 0x1000	
ubfx	r3, r3, #0, #12		
mov	r0, r5		
rsb	r3, r3, r1		
str	r3, [sp, #4]		
movw	sl, #60	; 0x3c	
mov	r1, r3		
movt	sl, #17		
bl	1074f0 <_sbrk_r>		
ldr	r1, [sp]		
str	fp, [r6, #8]		
cmn	r0, #1		
rsbne	r2, fp, r0		
ldrne	r3, [sp, #4]		
moveq	r2, #1		
moveq	r3, #0		
addne	r2, r3, r2		
orrne	r2, r2, #1		
cmp	r1, #0		
ldr	r1, [r9, #4]		
str	r2, [fp, #4]		
add	r1, r3, r1		
str	r1, [r9, #4]		
beq	106020 <_malloc_r+0x67c>		
cmp	r7, #15		
movls	r3, #1		
strls	r3, [fp, #4]		
bls	105d0c <_malloc_r+0x368>		
sub	r3, r7, #12		
ldr	r2, [r8, #4]		
bic	r3, r3, #7		
mov	ip, #5		
add	r0, r8, r3		
cmp	r3, #15		
and	r2, r2, #1		
orr	r3, r3, r2		
str	r3, [r8, #4]		
str	ip, [r0, #4]		
str	ip, [r0, #8]		
bhi	1060cc <_malloc_r+0x728>		
ldr	r2, [r9, #44]	; 0x2c	
movw	r3, #60	; 0x3c	
movt	r3, #17		
ldr	r8, [r6, #8]		
cmp	r1, r2		
ldr	r2, [r9, #48]	; 0x30	
strhi	r1, [r3, #44]	; 0x2c	
movw	r3, #60	; 0x3c	
movt	r3, #17		
cmp	r1, r2		
strhi	r1, [r3, #48]	; 0x30	
ldr	r3, [r8, #4]		
bic	r3, r3, #3		
b	105cec <_malloc_r+0x348>		
cmp	r1, #340	; 0x154	
bhi	10608c <_malloc_r+0x6e8>		
lsr	r1, r4, #15		
add	ip, r1, #119	; 0x77	
lsl	r0, ip, #1		
b	105a60 <_malloc_r+0xbc>		
ldr	r2, [r8, #4]		
asr	r0, lr, #2		
mov	lr, #1		
mov	r9, ip		
orr	r2, r2, lr, lsl r0		
str	r2, [r8, #4]		
b	105e00 <_malloc_r+0x45c>		
movw	r3, #1364	; 0x554	
cmp	r1, r3		
lsrls	r1, r4, #18		
addls	ip, r1, #124	; 0x7c	
movhi	r0, #252	; 0xfc	
movhi	ip, #126	; 0x7e	
lslls	r0, ip, #1		
b	105a60 <_malloc_r+0xbc>		
ubfx	ip, r3, #0, #12		
cmp	ip, #0		
bne	105f48 <_malloc_r+0x5a4>		
ldr	r0, [r0, #8]		
add	r2, sl, r7		
orr	r3, r2, #1		
str	r3, [r0, #4]		
b	106020 <_malloc_r+0x67c>		
add	r1, r8, #8		
mov	r0, r5		
bl	1053ac <_free_r>		
ldr	r1, [sl, #4]		
b	106020 <_malloc_r+0x67c>		
cmp	r0, #340	; 0x154	
lsrls	r0, r2, #15		
addls	lr, r0, #119	; 0x77	
lslls	r0, lr, #1		
bls	105dc4 <_malloc_r+0x420>		
movw	ip, #1364	; 0x554	
cmp	r0, ip		
lsrls	r0, r2, #18		
addls	lr, r0, #124	; 0x7c	
movhi	r0, #252	; 0xfc	
movhi	lr, #126	; 0x7e	
lslls	r0, lr, #1		
b	105dc4 <_malloc_r+0x420>		
ldr	r3, [r6, #4]		
b	105ef4 <_malloc_r+0x550>		
andeq	r0, r0, r0		
and.w	r1, r1, #255	; 0xff	
cmp	r2, #16		
blt.n	106180 <memchr+0x60>		
tst.w	r0, #7		
beq.n	106140 <memchr+0x20>		
ldrb.w	r3, [r0], #1		
subs	r2, #1		
cmp	r3, r1		
beq.n	106194 <memchr+0x74>		
tst.w	r0, #7		
cbz	r2, 106190 <memchr+0x70>		
bne.n	10612e <memchr+0xe>		
push	{r4, r5, r6, r7}		
orr.w	r1, r1, r1, lsl #8		
orr.w	r1, r1, r1, lsl #16		
bic.w	r4, r2, #7		
mvns.w	r7, #0		
movs	r3, #0		
ldrd	r5, r6, [r0], #8		
subs	r4, #8		
eor.w	r5, r5, r1		
eor.w	r6, r6, r1		
uadd8	r5, r5, r7		
sel	r5, r3, r7		
uadd8	r6, r6, r7		
sel	r6, r5, r7		
cbnz	r6, 106198 <memchr+0x78>		
bne.n	106154 <memchr+0x34>		
pop	{r4, r5, r6, r7}		
and.w	r1, r1, #255	; 0xff	
and.w	r2, r2, #7		
cbz	r2, 106190 <memchr+0x70>		
ldrb.w	r3, [r0], #1		
subs	r2, #1		
eor.w	r3, r3, r1		
cbz	r3, 106194 <memchr+0x74>		
bne.n	106182 <memchr+0x62>		
movs	r0, #0		
bx	lr		
subs	r0, #1		
bx	lr		
cmp	r5, #0		
itte	eq		
moveq	r5, r6		
subeq	r0, #3		
subne	r0, #7		
tst.w	r5, #1		
bne.n	1061b8 <memchr+0x98>		
adds	r0, #1		
tst.w	r5, #256	; 0x100	
ittt	eq		
addeq	r0, #1		
tsteq.w	r5, #98304	; 0x18000	
addeq	r0, #1		
pop	{r4, r5, r6, r7}		
subs	r0, #1		
bx	lr		
nop			
mov	ip, r0		
cmp	r2, #64	; 0x40	
bge	106234 <memcpy+0x74>		
and	r3, r2, #56	; 0x38	
rsb	r3, r3, #52	; 0x34	
add	pc, pc, r3		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
tst	r2, #4		
ldrne	r3, [r1], #4		
strne	r3, [ip], #4		
lsls	r2, r2, #31		
ldrhcs	r3, [r1], #2		
ldrbne	r1, [r1]		
strhcs	r3, [ip], #2		
strbne	r1, [ip]		
bx	lr		
push	{sl}		; (str sl, [sp, #-4]!)
and	sl, r1, #7		
and	r3, ip, #7		
cmp	r3, sl		
bne	106610 <memcpy+0x450>		
vmov.f32	s0, s0		
lsls	sl, ip, #29		
beq	106278 <memcpy+0xb8>		
rsbs	sl, sl, #0		
sub	r2, r2, sl, lsr #29		
ldrmi	r3, [r1], #4		
strmi	r3, [ip], #4		
lsls	sl, sl, #2		
ldrhcs	r3, [r1], #2		
ldrbne	sl, [r1], #1		
strhcs	r3, [ip], #2		
strbne	sl, [ip], #1		
subs	sl, r2, #64	; 0x40	
blt	1062e0 <memcpy+0x120>		
cmp	sl, #512	; 0x200	
bge	106354 <memcpy+0x194>		
vldr	d0, [r1]		
subs	sl, sl, #64	; 0x40	
vldr	d1, [r1, #8]		
vstr	d0, [ip]		
vldr	d0, [r1, #16]		
vstr	d1, [ip, #8]		
vldr	d1, [r1, #24]		
vstr	d0, [ip, #16]		
vldr	d0, [r1, #32]		
vstr	d1, [ip, #24]		
vldr	d1, [r1, #40]	; 0x28	
vstr	d0, [ip, #32]		
vldr	d0, [r1, #48]	; 0x30	
vstr	d1, [ip, #40]	; 0x28	
vldr	d1, [r1, #56]	; 0x38	
vstr	d0, [ip, #48]	; 0x30	
add	r1, r1, #64	; 0x40	
vstr	d1, [ip, #56]	; 0x38	
add	ip, ip, #64	; 0x40	
bge	106288 <memcpy+0xc8>		
tst	sl, #63	; 0x3f	
beq	10634c <memcpy+0x18c>		
and	r3, sl, #56	; 0x38	
add	ip, ip, r3		
add	r1, r1, r3		
rsb	r3, r3, #52	; 0x34	
add	pc, pc, r3		
vldr	d0, [r1, #-56]	; 0xffffffc8	
vstr	d0, [ip, #-56]	; 0xffffffc8	
vldr	d0, [r1, #-48]	; 0xffffffd0	
vstr	d0, [ip, #-48]	; 0xffffffd0	
vldr	d0, [r1, #-40]	; 0xffffffd8	
vstr	d0, [ip, #-40]	; 0xffffffd8	
vldr	d0, [r1, #-32]	; 0xffffffe0	
vstr	d0, [ip, #-32]	; 0xffffffe0	
vldr	d0, [r1, #-24]	; 0xffffffe8	
vstr	d0, [ip, #-24]	; 0xffffffe8	
vldr	d0, [r1, #-16]		
vstr	d0, [ip, #-16]		
vldr	d0, [r1, #-8]		
vstr	d0, [ip, #-8]		
tst	sl, #4		
ldrne	r3, [r1], #4		
strne	r3, [ip], #4		
lsls	sl, sl, #31		
ldrhcs	r3, [r1], #2		
ldrbne	sl, [r1]		
strhcs	r3, [ip], #2		
strbne	sl, [ip]		
pop	{sl}		; (ldr sl, [sp], #4)
bx	lr		
vldr	d3, [r1]		
vldr	d4, [r1, #64]	; 0x40	
vldr	d5, [r1, #128]	; 0x80	
vldr	d6, [r1, #192]	; 0xc0	
vldr	d7, [r1, #256]	; 0x100	
vldr	d0, [r1, #8]		
vldr	d1, [r1, #16]		
vldr	d2, [r1, #24]		
add	r1, r1, #32		
subs	sl, sl, #640	; 0x280	
blt	1064d8 <memcpy+0x318>		
vstr	d3, [ip]		
vldr	d3, [r1]		
vstr	d0, [ip, #8]		
vldr	d0, [r1, #8]		
vstr	d1, [ip, #16]		
vldr	d1, [r1, #16]		
vstr	d2, [ip, #24]		
vldr	d2, [r1, #24]		
vstr	d3, [ip, #32]		
vldr	d3, [r1, #288]	; 0x120	
vstr	d0, [ip, #40]	; 0x28	
vldr	d0, [r1, #40]	; 0x28	
vstr	d1, [ip, #48]	; 0x30	
vldr	d1, [r1, #48]	; 0x30	
vstr	d2, [ip, #56]	; 0x38	
vldr	d2, [r1, #56]	; 0x38	
vstr	d4, [ip, #64]	; 0x40	
vldr	d4, [r1, #64]	; 0x40	
vstr	d0, [ip, #72]	; 0x48	
vldr	d0, [r1, #72]	; 0x48	
vstr	d1, [ip, #80]	; 0x50	
vldr	d1, [r1, #80]	; 0x50	
vstr	d2, [ip, #88]	; 0x58	
vldr	d2, [r1, #88]	; 0x58	
vstr	d4, [ip, #96]	; 0x60	
vldr	d4, [r1, #352]	; 0x160	
vstr	d0, [ip, #104]	; 0x68	
vldr	d0, [r1, #104]	; 0x68	
vstr	d1, [ip, #112]	; 0x70	
vldr	d1, [r1, #112]	; 0x70	
vstr	d2, [ip, #120]	; 0x78	
vldr	d2, [r1, #120]	; 0x78	
vstr	d5, [ip, #128]	; 0x80	
vldr	d5, [r1, #128]	; 0x80	
vstr	d0, [ip, #136]	; 0x88	
vldr	d0, [r1, #136]	; 0x88	
vstr	d1, [ip, #144]	; 0x90	
vldr	d1, [r1, #144]	; 0x90	
vstr	d2, [ip, #152]	; 0x98	
vldr	d2, [r1, #152]	; 0x98	
vstr	d5, [ip, #160]	; 0xa0	
vldr	d5, [r1, #416]	; 0x1a0	
vstr	d0, [ip, #168]	; 0xa8	
vldr	d0, [r1, #168]	; 0xa8	
vstr	d1, [ip, #176]	; 0xb0	
vldr	d1, [r1, #176]	; 0xb0	
vstr	d2, [ip, #184]	; 0xb8	
vldr	d2, [r1, #184]	; 0xb8	
add	ip, ip, #192	; 0xc0	
add	r1, r1, #192	; 0xc0	
vstr	d6, [ip]		
vldr	d6, [r1]		
vstr	d0, [ip, #8]		
vldr	d0, [r1, #8]		
vstr	d1, [ip, #16]		
vldr	d1, [r1, #16]		
vstr	d2, [ip, #24]		
vldr	d2, [r1, #24]		
vstr	d6, [ip, #32]		
vldr	d6, [r1, #288]	; 0x120	
vstr	d0, [ip, #40]	; 0x28	
vldr	d0, [r1, #40]	; 0x28	
vstr	d1, [ip, #48]	; 0x30	
vldr	d1, [r1, #48]	; 0x30	
vstr	d2, [ip, #56]	; 0x38	
vldr	d2, [r1, #56]	; 0x38	
vstr	d7, [ip, #64]	; 0x40	
vldr	d7, [r1, #64]	; 0x40	
vstr	d0, [ip, #72]	; 0x48	
vldr	d0, [r1, #72]	; 0x48	
vstr	d1, [ip, #80]	; 0x50	
vldr	d1, [r1, #80]	; 0x50	
vstr	d2, [ip, #88]	; 0x58	
vldr	d2, [r1, #88]	; 0x58	
vstr	d7, [ip, #96]	; 0x60	
vldr	d7, [r1, #352]	; 0x160	
vstr	d0, [ip, #104]	; 0x68	
vldr	d0, [r1, #104]	; 0x68	
vstr	d1, [ip, #112]	; 0x70	
vldr	d1, [r1, #112]	; 0x70	
vstr	d2, [ip, #120]	; 0x78	
vldr	d2, [r1, #120]	; 0x78	
add	ip, ip, #128	; 0x80	
add	r1, r1, #128	; 0x80	
subs	sl, sl, #320	; 0x140	
bge	106380 <memcpy+0x1c0>		
vstr	d3, [ip]		
vldr	d3, [r1]		
vstr	d0, [ip, #8]		
vldr	d0, [r1, #8]		
vstr	d1, [ip, #16]		
vldr	d1, [r1, #16]		
vstr	d2, [ip, #24]		
vldr	d2, [r1, #24]		
vstr	d3, [ip, #32]		
vstr	d0, [ip, #40]	; 0x28	
vldr	d0, [r1, #40]	; 0x28	
vstr	d1, [ip, #48]	; 0x30	
vldr	d1, [r1, #48]	; 0x30	
vstr	d2, [ip, #56]	; 0x38	
vldr	d2, [r1, #56]	; 0x38	
vstr	d4, [ip, #64]	; 0x40	
vldr	d4, [r1, #64]	; 0x40	
vstr	d0, [ip, #72]	; 0x48	
vldr	d0, [r1, #72]	; 0x48	
vstr	d1, [ip, #80]	; 0x50	
vldr	d1, [r1, #80]	; 0x50	
vstr	d2, [ip, #88]	; 0x58	
vldr	d2, [r1, #88]	; 0x58	
vstr	d4, [ip, #96]	; 0x60	
vstr	d0, [ip, #104]	; 0x68	
vldr	d0, [r1, #104]	; 0x68	
vstr	d1, [ip, #112]	; 0x70	
vldr	d1, [r1, #112]	; 0x70	
vstr	d2, [ip, #120]	; 0x78	
vldr	d2, [r1, #120]	; 0x78	
vstr	d5, [ip, #128]	; 0x80	
vldr	d5, [r1, #128]	; 0x80	
vstr	d0, [ip, #136]	; 0x88	
vldr	d0, [r1, #136]	; 0x88	
vstr	d1, [ip, #144]	; 0x90	
vldr	d1, [r1, #144]	; 0x90	
vstr	d2, [ip, #152]	; 0x98	
vldr	d2, [r1, #152]	; 0x98	
vstr	d5, [ip, #160]	; 0xa0	
vstr	d0, [ip, #168]	; 0xa8	
vldr	d0, [r1, #168]	; 0xa8	
vstr	d1, [ip, #176]	; 0xb0	
vldr	d1, [r1, #176]	; 0xb0	
vstr	d2, [ip, #184]	; 0xb8	
vldr	d2, [r1, #184]	; 0xb8	
add	r1, r1, #192	; 0xc0	
add	ip, ip, #192	; 0xc0	
vstr	d6, [ip]		
vldr	d6, [r1]		
vstr	d0, [ip, #8]		
vldr	d0, [r1, #8]		
vstr	d1, [ip, #16]		
vldr	d1, [r1, #16]		
vstr	d2, [ip, #24]		
vldr	d2, [r1, #24]		
vstr	d6, [ip, #32]		
vstr	d0, [ip, #40]	; 0x28	
vldr	d0, [r1, #40]	; 0x28	
vstr	d1, [ip, #48]	; 0x30	
vldr	d1, [r1, #48]	; 0x30	
vstr	d2, [ip, #56]	; 0x38	
vldr	d2, [r1, #56]	; 0x38	
vstr	d7, [ip, #64]	; 0x40	
vldr	d7, [r1, #64]	; 0x40	
vstr	d0, [ip, #72]	; 0x48	
vldr	d0, [r1, #72]	; 0x48	
vstr	d1, [ip, #80]	; 0x50	
vldr	d1, [r1, #80]	; 0x50	
vstr	d2, [ip, #88]	; 0x58	
vldr	d2, [r1, #88]	; 0x58	
vstr	d7, [ip, #96]	; 0x60	
add	r1, r1, #96	; 0x60	
vstr	d0, [ip, #104]	; 0x68	
vstr	d1, [ip, #112]	; 0x70	
vstr	d2, [ip, #120]	; 0x78	
add	ip, ip, #128	; 0x80	
add	sl, sl, #320	; 0x140	
b	106288 <memcpy+0xc8>		
pld	[r1]		
pld	[r1, #64]	; 0x40	
lsls	sl, ip, #29		
pld	[r1, #128]	; 0x80	
beq	106648 <memcpy+0x488>		
rsbs	sl, sl, #0		
sub	r2, r2, sl, lsr #29		
ldrmi	r3, [r1], #4		
strmi	r3, [ip], #4		
lsls	sl, sl, #2		
ldrbne	r3, [r1], #1		
ldrhcs	sl, [r1], #2		
strbne	r3, [ip], #1		
strhcs	sl, [ip], #2		
pld	[r1, #192]	; 0xc0	
subs	r2, r2, #64	; 0x40	
popmi	{sl}		; (ldrmi sl, [sp], #4)
bmi	1061cc <memcpy+0xc>		
pld	[r1, #256]	; 0x100	
vld1.8	{d0-d3}, [r1]!		
vld1.8	{d4-d7}, [r1]!		
subs	r2, r2, #64	; 0x40	
bmi	106688 <memcpy+0x4c8>		
pld	[r1, #256]	; 0x100	
vst1.8	{d0-d3}, [ip :64]!		
vld1.8	{d0-d3}, [r1]!		
vst1.8	{d4-d7}, [ip :64]!		
vld1.8	{d4-d7}, [r1]!		
subs	r2, r2, #64	; 0x40	
bpl	10666c <memcpy+0x4ac>		
vst1.8	{d0-d3}, [ip :64]!		
vst1.8	{d4-d7}, [ip :64]!		
ands	r2, r2, #63	; 0x3f	
pop	{sl}		; (ldr sl, [sp], #4)
bne	1061cc <memcpy+0xc>		
bx	lr		
nop	{0}		
nop	{0}		
nop	{0}		
nop	{0}		
nop	{0}		
nop	{0}		
nop	{0}		
nop	{0}		
tst	r0, #3		
push	{r4, lr}		
beq	1067ac <memset+0xec>		
cmp	r2, #0		
sub	r2, r2, #1		
popeq	{r4, pc}		
uxtb	lr, r1		
mov	r3, r0		
b	1066f0 <memset+0x30>		
cmp	r2, #0		
mov	r2, ip		
popeq	{r4, pc}		
strb	lr, [r3], #1		
tst	r3, #3		
sub	ip, r2, #1		
bne	1066e4 <memset+0x24>		
cmp	r2, #3		
bls	10678c <memset+0xcc>		
uxtb	lr, r1		
cmp	r2, #15		
orr	lr, lr, lr, lsl #8		
orr	lr, lr, lr, lsl #16		
bls	106760 <memset+0xa0>		
add	ip, r3, #16		
mov	r4, r2		
sub	r4, r4, #16		
str	lr, [ip, #-16]		
cmp	r4, #15		
str	lr, [ip, #-12]		
str	lr, [ip, #-8]		
add	ip, ip, #16		
str	lr, [ip, #-20]	; 0xffffffec	
bhi	106724 <memset+0x64>		
sub	ip, r2, #16		
and	r2, r2, #15		
bic	ip, ip, #15		
cmp	r2, #3		
add	ip, ip, #16		
add	r3, r3, ip		
bls	10678c <memset+0xcc>		
mov	r4, r3		
mov	ip, r2		
sub	ip, ip, #4		
str	lr, [r4], #4		
cmp	ip, #3		
bhi	106768 <memset+0xa8>		
sub	ip, r2, #4		
and	r2, r2, #3		
bic	ip, ip, #3		
add	ip, ip, #4		
add	r3, r3, ip		
cmp	r2, #0		
popeq	{r4, pc}		
uxtb	r1, r1		
add	r2, r3, r2		
strb	r1, [r3], #1		
cmp	r3, r2		
bne	10679c <memset+0xdc>		
pop	{r4, pc}		
mov	r3, r0		
b	106700 <memset+0x40>		
bx	lr		
bx	lr		
ldr	r2, [r0, #76]	; 0x4c	
push	{r3, r4, r5, lr}		
cmp	r2, #0		
mov	r5, r0		
mov	r4, r1		
beq	1067fc <_Balloc+0x40>		
ldr	r3, [r2, r4, lsl #2]		
cmp	r3, #0		
beq	106820 <_Balloc+0x64>		
ldr	r1, [r3]		
str	r1, [r2, r4, lsl #2]		
mov	r2, #0		
mov	r0, r3		
str	r2, [r3, #16]		
str	r2, [r3, #12]		
pop	{r3, r4, r5, pc}		
mov	r2, #33	; 0x21	
mov	r1, #4		
bl	108e74 <_calloc_r>		
cmp	r0, #0		
str	r0, [r5, #76]	; 0x4c	
movne	r2, r0		
bne	1067d4 <_Balloc+0x18>		
mov	r0, #0		
pop	{r3, r4, r5, pc}		
mov	r1, #1		
mov	r0, r5		
lsl	r5, r1, r4		
add	r2, r5, #5		
lsl	r2, r2, #2		
bl	108e74 <_calloc_r>		
subs	r3, r0, #0		
beq	106818 <_Balloc+0x5c>		
stmib	r3, {r4, r5}		
b	1067e8 <_Balloc+0x2c>		
cmp	r1, #0		
ldrne	r3, [r0, #76]	; 0x4c	
ldrne	r2, [r1, #4]		
ldrne	r0, [r3, r2, lsl #2]		
strne	r0, [r1]		
strne	r1, [r3, r2, lsl #2]		
bx	lr		
push	{r4, r5, r6, r7, lr}		
add	r7, r1, #20		
ldr	r4, [r1, #16]		
sub	sp, sp, #12		
mov	r6, r0		
mov	r5, r1		
mov	r0, #0		
ldr	lr, [r7]		
add	r0, r0, #1		
cmp	r4, r0		
uxth	ip, lr		
lsr	lr, lr, #16		
mla	r3, r2, ip, r3		
mul	ip, r2, lr		
add	ip, ip, r3, lsr #16		
uxth	r3, r3		
add	r1, r3, ip, lsl #16		
lsr	r3, ip, #16		
str	r1, [r7], #4		
bgt	106880 <__multadd+0x1c>		
cmp	r3, #0		
beq	1068d8 <__multadd+0x74>		
ldr	r2, [r5, #8]		
cmp	r4, r2		
bge	1068e4 <__multadd+0x80>		
add	r2, r5, r4, lsl #2		
add	r4, r4, #1		
str	r3, [r2, #20]		
str	r4, [r5, #16]		
mov	r0, r5		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, pc}		
ldr	r1, [r5, #4]		
mov	r0, r6		
str	r3, [sp, #4]		
add	r1, r1, #1		
bl	1067bc <_Balloc>		
ldr	r2, [r5, #16]		
add	r1, r5, #12		
add	r2, r2, #2		
lsl	r2, r2, #2		
mov	r7, r0		
add	r0, r0, #12		
bl	1061c0 <memcpy>		
ldr	r2, [r6, #76]	; 0x4c	
ldr	r1, [r5, #4]		
ldr	r3, [sp, #4]		
ldr	r0, [r2, r1, lsl #2]		
str	r0, [r5]		
str	r5, [r2, r1, lsl #2]		
mov	r5, r7		
b	1068c8 <__multadd+0x64>		
push	{r3, r4, r5, r6, r7, r8, r9, lr}		
movw	ip, #36409	; 0x8e39	
mov	r6, r3		
add	r3, r3, #8		
movt	ip, #14563	; 0x38e3	
mov	r5, r0		
mov	r4, r1		
mov	r7, r2		
smull	r0, r1, r3, ip		
asr	r3, r3, #31		
ldr	r8, [sp, #32]		
rsb	r3, r3, r1, asr #1		
cmp	r3, #1		
ble	106a10 <__s2b+0xdc>		
mov	ip, #1		
mov	r1, #0		
lsl	ip, ip, #1		
add	r1, r1, #1		
cmp	r3, ip		
bgt	106974 <__s2b+0x40>		
mov	r0, r5		
bl	1067bc <_Balloc>		
cmp	r7, #9		
mov	r3, #1		
addle	r4, r4, #10		
movle	r7, #9		
str	r8, [r0, #20]		
str	r3, [r0, #16]		
ble	1069dc <__s2b+0xa8>		
add	r9, r4, #9		
add	r4, r4, r7		
mov	r8, r9		
ldrb	r3, [r8], #1		
mov	r1, r0		
mov	r2, #10		
mov	r0, r5		
sub	r3, r3, #48	; 0x30	
bl	106864 <__multadd>		
cmp	r8, r4		
bne	1069b4 <__s2b+0x80>		
add	r4, r9, r7		
sub	r4, r4, #8		
cmp	r6, r7		
pople	{r3, r4, r5, r6, r7, r8, r9, pc}		
rsb	r6, r7, r6		
add	r6, r4, r6		
ldrb	r3, [r4], #1		
mov	r1, r0		
mov	r2, #10		
mov	r0, r5		
sub	r3, r3, #48	; 0x30	
bl	106864 <__multadd>		
cmp	r4, r6		
bne	1069ec <__s2b+0xb8>		
pop	{r3, r4, r5, r6, r7, r8, r9, pc}		
mov	r1, #0		
b	106984 <__s2b+0x50>		
lsr	r3, r0, #16		
lsl	r3, r3, #16		
cmp	r3, #0		
lsleq	r0, r0, #16		
moveq	r3, #16		
movne	r3, #0		
tst	r0, #-16777216	; 0xff000000	
lsleq	r0, r0, #8		
addeq	r3, r3, #8		
tst	r0, #-268435456	; 0xf0000000	
lsleq	r0, r0, #4		
addeq	r3, r3, #4		
tst	r0, #-1073741824	; 0xc0000000	
lsleq	r0, r0, #2		
addeq	r3, r3, #2		
cmp	r0, #0		
blt	106a74 <__hi0bits+0x5c>		
tst	r0, #1073741824	; 0x40000000	
bne	106a6c <__hi0bits+0x54>		
mov	r0, #32		
bx	lr		
add	r0, r3, #1		
bx	lr		
mov	r0, r3		
bx	lr		
ldr	r3, [r0]		
ands	r2, r3, #7		
beq	106ab4 <__lo0bits+0x38>		
tst	r3, #1		
movne	r2, #0		
bne	106aac <__lo0bits+0x30>		
tst	r3, #2		
lsrne	r3, r3, #1		
lsreq	r3, r3, #2		
movne	r2, #1		
moveq	r2, #2		
str	r3, [r0]		
mov	r0, r2		
bx	lr		
uxth	r1, r3		
cmp	r1, #0		
lsreq	r3, r3, #16		
moveq	r2, #16		
tst	r3, #255	; 0xff	
lsreq	r3, r3, #8		
addeq	r2, r2, #8		
tst	r3, #15		
lsreq	r3, r3, #4		
addeq	r2, r2, #4		
tst	r3, #3		
lsreq	r3, r3, #2		
addeq	r2, r2, #2		
tst	r3, #1		
bne	106b00 <__lo0bits+0x84>		
lsrs	r3, r3, #1		
moveq	r2, #32		
beq	106aac <__lo0bits+0x30>		
add	r2, r2, #1		
str	r3, [r0]		
mov	r0, r2		
bx	lr		
push	{r4, lr}		
mov	r4, r1		
mov	r1, #1		
bl	1067bc <_Balloc>		
mov	r2, #1		
str	r4, [r0, #20]		
str	r2, [r0, #16]		
pop	{r4, pc}		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
mov	r4, r1		
ldr	r5, [r1, #16]		
mov	r6, r2		
ldr	r9, [r2, #16]		
sub	sp, sp, #20		
cmp	r5, r9		
movge	r3, r9		
movlt	r3, r1		
movlt	r4, r2		
movge	r9, r5		
movlt	r6, r3		
movge	r5, r3		
ldr	r3, [r4, #8]		
add	r8, r9, r5		
ldr	r1, [r4, #4]		
cmp	r8, r3		
addgt	r1, r1, #1		
bl	1067bc <_Balloc>		
add	sl, r0, #20		
mov	r3, r0		
add	fp, sl, r8, lsl #2		
str	r0, [sp, #4]		
cmp	sl, fp		
movcc	r3, sl		
movcc	r0, #0		
bcs	106ba4 <__multiply+0x78>		
str	r0, [r3], #4		
cmp	fp, r3		
bhi	106b98 <__multiply+0x6c>		
add	r2, r6, #20		
add	r3, r4, #20		
add	r1, r2, r5, lsl #2		
add	r9, r3, r9, lsl #2		
cmp	r2, r1		
strcc	fp, [sp, #8]		
strcc	r8, [sp, #12]		
movcc	fp, r1		
movcc	r8, r3		
bcs	106cc4 <__multiply+0x198>		
ldr	r5, [r2], #4		
uxth	r7, r5		
cmp	r7, #0		
beq	106c40 <__multiply+0x114>		
mov	r1, #0		
mov	r6, r8		
mov	r5, sl		
mov	r4, r1		
b	106bf4 <__multiply+0xc8>		
mov	r5, ip		
ldr	lr, [r6], #4		
mov	ip, r5		
ldr	r1, [r5]		
cmp	r9, r6		
uxth	r0, lr		
lsr	lr, lr, #16		
uxth	r3, r1		
lsr	r1, r1, #16		
mla	r0, r7, r0, r3		
mla	lr, r7, lr, r1		
add	r3, r0, r4		
add	r1, lr, r3, lsr #16		
uxth	r0, r3		
orr	r0, r0, r1, lsl #16		
lsr	r4, r1, #16		
str	r0, [ip], #4		
bhi	106bf0 <__multiply+0xc4>		
str	r4, [r5, #4]		
ldr	r5, [r2, #-4]		
lsrs	r5, r5, #16		
beq	106cb0 <__multiply+0x184>		
ldr	r3, [sl]		
mov	r6, #0		
mov	r4, sl		
mov	ip, r8		
mov	r7, r6		
mov	r1, r3		
b	106c68 <__multiply+0x13c>		
mov	r4, lr		
ldrh	r6, [ip]		
lsr	r1, r1, #16		
uxth	r0, r3		
mov	lr, r4		
mla	r1, r5, r6, r1		
add	r6, r1, r7		
orr	r3, r0, r6, lsl #16		
str	r3, [lr], #4		
ldr	r0, [ip], #4		
ldr	r1, [r4, #4]		
cmp	r9, ip		
lsr	r0, r0, #16		
uxth	r3, r1		
mla	r0, r5, r0, r3		
add	r3, r0, r6, lsr #16		
lsr	r7, r3, #16		
bhi	106c64 <__multiply+0x138>		
str	r3, [r4, #4]		
cmp	fp, r2		
add	sl, sl, #4		
bhi	106bcc <__multiply+0xa0>		
ldr	fp, [sp, #8]		
ldr	r8, [sp, #12]		
cmp	r8, #0		
ble	106cf4 <__multiply+0x1c8>		
ldr	r3, [fp, #-4]		
sub	fp, fp, #4		
cmp	r3, #0		
beq	106cec <__multiply+0x1c0>		
b	106cf4 <__multiply+0x1c8>		
ldr	r3, [fp, #-4]!		
cmp	r3, #0		
bne	106cf4 <__multiply+0x1c8>		
subs	r8, r8, #1		
bne	106ce0 <__multiply+0x1b4>		
ldr	r3, [sp, #4]		
mov	r0, r3		
str	r8, [r3, #16]		
add	sp, sp, #20		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ands	r3, r2, #3		
push	{r4, r5, r6, r7, r8, lr}		
mov	r4, r2		
mov	r7, r0		
mov	r6, r1		
bne	106db4 <__pow5mult+0xac>		
asrs	r4, r4, #2		
beq	106d90 <__pow5mult+0x88>		
ldr	r5, [r7, #72]	; 0x48	
cmp	r5, #0		
beq	106dd4 <__pow5mult+0xcc>		
mov	r8, #0		
b	106d54 <__pow5mult+0x4c>		
asrs	r4, r4, #1		
beq	106d90 <__pow5mult+0x88>		
ldr	r0, [r5]		
cmp	r0, #0		
beq	106d98 <__pow5mult+0x90>		
mov	r5, r0		
tst	r4, #1		
beq	106d3c <__pow5mult+0x34>		
mov	r2, r5		
mov	r1, r6		
mov	r0, r7		
bl	106b2c <__multiply>		
cmp	r6, #0		
ldrne	ip, [r6, #4]		
ldrne	r3, [r7, #76]	; 0x4c	
ldrne	r2, [r3, ip, lsl #2]		
strne	r2, [r6]		
strne	r6, [r3, ip, lsl #2]		
asrs	r4, r4, #1		
mov	r6, r0		
bne	106d44 <__pow5mult+0x3c>		
mov	r0, r6		
pop	{r4, r5, r6, r7, r8, pc}		
mov	r0, r7		
mov	r1, r5		
mov	r2, r5		
bl	106b2c <__multiply>		
str	r0, [r5]		
str	r8, [r0]		
b	106d50 <__pow5mult+0x48>		
sub	r2, r3, #1		
movw	ip, #43952	; 0xabb0	
movt	ip, #16		
mov	r3, #0		
ldr	r2, [ip, r2, lsl #2]		
bl	106864 <__multadd>		
mov	r6, r0		
b	106d20 <__pow5mult+0x18>		
mov	r0, r7		
mov	r1, #1		
bl	1067bc <_Balloc>		
movw	r3, #625	; 0x271	
mov	r2, #1		
str	r3, [r0, #20]		
mov	r5, r0		
mov	r3, #0		
str	r2, [r0, #16]		
str	r0, [r7, #72]	; 0x48	
str	r3, [r0]		
b	106d34 <__pow5mult+0x2c>		
push	{r4, r5, r6, r7, r8, r9, sl, lr}		
asr	r8, r2, #5		
ldr	r6, [r1, #16]		
mov	r5, r1		
ldr	r3, [r1, #8]		
mov	r9, r2		
add	r6, r8, r6		
mov	r7, r0		
add	r4, r6, #1		
ldr	r1, [r1, #4]		
cmp	r4, r3		
ble	106e44 <__lshift+0x40>		
lsl	r3, r3, #1		
add	r1, r1, #1		
cmp	r4, r3		
bgt	106e34 <__lshift+0x30>		
mov	r0, r7		
bl	1067bc <_Balloc>		
cmp	r8, #0		
mov	r1, r0		
add	lr, r0, #20		
ble	106e7c <__lshift+0x78>		
mov	r3, #0		
mov	r2, lr		
mov	r0, r3		
add	r3, r3, #1		
str	r0, [r2], #4		
cmp	r3, r8		
bne	106e68 <__lshift+0x64>		
add	lr, lr, r3, lsl #2		
ldr	r0, [r5, #16]		
ands	r9, r9, #31		
add	r3, r5, #20		
add	r0, r3, r0, lsl #2		
beq	106ee8 <__lshift+0xe4>		
rsb	r2, r9, #32		
mov	ip, #0		
ldr	sl, [r3]		
mov	r8, lr		
orr	ip, ip, sl, lsl r9		
str	ip, [lr], #4		
ldr	ip, [r3], #4		
cmp	r0, r3		
lsr	ip, ip, r2		
bhi	106e98 <__lshift+0x94>		
cmp	ip, #0		
str	ip, [r8, #4]		
addne	r4, r6, #2		
ldr	r3, [r7, #76]	; 0x4c	
sub	r4, r4, #1		
ldr	r2, [r5, #4]		
mov	r0, r1		
str	r4, [r1, #16]		
ldr	r1, [r3, r2, lsl #2]		
str	r1, [r5]		
str	r5, [r3, r2, lsl #2]		
pop	{r4, r5, r6, r7, r8, r9, sl, pc}		
sub	lr, lr, #4		
ldr	r2, [r3], #4		
cmp	r0, r3		
str	r2, [lr, #4]!		
bhi	106eec <__lshift+0xe8>		
b	106ec4 <__lshift+0xc0>		
ldr	r3, [r0, #16]		
ldr	r2, [r1, #16]		
subs	r3, r3, r2		
bne	106f4c <__mcmp+0x4c>		
lsl	r2, r2, #2		
add	r0, r0, #20		
add	r1, r1, #20		
add	r3, r0, r2		
add	r1, r1, r2		
b	106f30 <__mcmp+0x30>		
cmp	r0, r3		
bcs	106f54 <__mcmp+0x54>		
ldr	ip, [r3, #-4]!		
ldr	r2, [r1, #-4]!		
cmp	ip, r2		
beq	106f28 <__mcmp+0x28>		
bcc	106f5c <__mcmp+0x5c>		
mov	r0, #1		
bx	lr		
mov	r0, r3		
bx	lr		
mov	r0, #0		
bx	lr		
mvn	r0, #0		
bx	lr		
push	{r4, r5, r6, r7, r8, lr}		
mov	r5, r1		
mov	r4, r0		
mov	r1, r2		
mov	r0, r5		
mov	r8, r2		
bl	106f00 <__mcmp>		
subs	r6, r0, #0		
beq	107084 <__mdiff+0x120>		
movlt	r3, r5		
movlt	r5, r8		
ldr	r1, [r5, #4]		
mov	r0, r4		
movlt	r8, r3		
movlt	r7, #1		
movge	r7, #0		
bl	1067bc <_Balloc>		
ldr	r4, [r5, #16]		
add	r5, r5, #20		
ldr	r2, [r8, #16]		
add	r8, r8, #20		
mov	lr, r5		
mov	r3, #0		
add	r5, r5, r4, lsl #2		
add	r2, r8, r2, lsl #2		
mov	r6, r0		
add	ip, r0, #20		
mov	r0, r8		
str	r7, [r6, #12]		
ldr	r8, [lr], #4		
ldr	r1, [r0], #4		
uxtah	r7, r3, r8		
cmp	r2, r0		
uxth	r3, r1		
lsr	r1, r1, #16		
rsb	r7, r3, r7		
rsb	r3, r1, r8, lsr #16		
mov	r1, lr		
add	r3, r3, r7, asr #16		
uxth	r7, r7		
orr	r7, r7, r3, lsl #16		
asr	r3, r3, #16		
str	r7, [ip], #4		
bhi	106fd8 <__mdiff+0x74>		
cmp	r5, lr		
mov	r0, ip		
bls	10705c <__mdiff+0xf8>		
ldr	r2, [r1], #4		
cmp	r5, r1		
uxtah	r3, r3, r2		
lsr	r2, r2, #16		
add	r2, r2, r3, asr #16		
uxth	r3, r3		
orr	r7, r3, r2, lsl #16		
asr	r3, r2, #16		
str	r7, [ip], #4		
bhi	107020 <__mdiff+0xbc>		
mvn	ip, lr		
add	ip, ip, r5		
bic	ip, ip, #3		
add	ip, ip, #4		
add	ip, r0, ip		
cmp	r7, #0		
sub	ip, ip, #4		
bne	107078 <__mdiff+0x114>		
ldr	r3, [ip, #-4]!		
sub	r4, r4, #1		
cmp	r3, #0		
beq	107068 <__mdiff+0x104>		
mov	r0, r6		
str	r4, [r6, #16]		
pop	{r4, r5, r6, r7, r8, pc}		
mov	r0, r4		
mov	r1, r6		
bl	1067bc <_Balloc>		
mov	r2, #1		
mov	r3, r0		
str	r6, [r0, #20]		
str	r2, [r3, #16]		
pop	{r4, r5, r6, r7, r8, pc}		
mov	r3, #0		
movt	r3, #32752	; 0x7ff0	
and	r3, r3, r1		
sub	r3, r3, #54525952	; 0x3400000	
cmp	r3, #0		
ble	1070c8 <__ulp+0x24>		
mov	r0, #0		
mov	r1, r3		
bx	lr		
rsb	r3, r3, #0		
asr	r3, r3, #20		
cmp	r3, #19		
ble	1070f8 <__ulp+0x54>		
cmp	r3, #50	; 0x32	
mov	r1, #0		
rsble	r3, r3, #51	; 0x33	
movle	r2, #1		
movgt	r3, #1		
lslle	r3, r2, r3		
mov	r0, r3		
bx	lr		
mov	r2, #524288	; 0x80000	
mov	r0, #0		
asr	r1, r2, r3		
bx	lr		
push	{r3, r4, r5, r6, r7, lr}		
add	r6, r0, #20		
ldr	r4, [r0, #16]		
add	r4, r6, r4, lsl #2		
sub	r5, r4, #4		
ldr	r7, [r4, #-4]		
mov	r0, r7		
bl	106a18 <__hi0bits>		
cmp	r0, #10		
rsb	r3, r0, #32		
str	r3, [r1]		
bgt	10716c <__b2d+0x64>		
rsb	ip, r0, #11		
cmp	r6, r5		
lsr	r1, r7, ip		
add	r0, r0, #21		
orr	r3, r1, #1069547520	; 0x3fc00000	
ldrcc	r1, [r4, #-8]		
movcs	r1, #0		
orr	r3, r3, #3145728	; 0x300000	
lsrcc	r1, r1, ip		
orr	r2, r1, r7, lsl r0		
mov	r0, r2		
mov	r1, r3		
pop	{r3, r4, r5, r6, r7, pc}		
cmp	r6, r5		
bcs	1071b0 <__b2d+0xa8>		
subs	ip, r0, #11		
sub	r5, r4, #8		
ldr	r1, [r4, #-8]		
beq	1071bc <__b2d+0xb4>		
rsb	r0, r0, #43	; 0x2b	
cmp	r6, r5		
lsr	lr, r1, r0		
orr	r7, lr, r7, lsl ip		
ldrcc	lr, [r4, #-12]		
orr	r3, r7, #1069547520	; 0x3fc00000	
movcs	r0, #0		
orr	r3, r3, #3145728	; 0x300000	
lsrcc	r0, lr, r0		
orr	r2, r0, r1, lsl ip		
b	107160 <__b2d+0x58>		
subs	ip, r0, #11		
moveq	r1, ip		
bne	1071cc <__b2d+0xc4>		
orr	r3, r7, #1069547520	; 0x3fc00000	
mov	r2, r1		
orr	r3, r3, #3145728	; 0x300000	
b	107160 <__b2d+0x58>		
lsl	r7, r7, ip		
mov	r0, #0		
orr	r3, r7, #1069547520	; 0x3fc00000	
mov	r1, r0		
orr	r3, r3, #3145728	; 0x300000	
b	1071a8 <__b2d+0xa0>		
push	{r4, r5, r6, r7, r8, r9, lr}		
sub	sp, sp, #12		
mov	r1, #1		
mov	r4, r3		
ubfx	r5, r3, #20, #11		
mov	r8, r2		
ldr	r6, [sp, #40]	; 0x28	
ubfx	r4, r4, #0, #20		
ldr	r7, [sp, #44]	; 0x2c	
bl	1067bc <_Balloc>		
cmp	r5, #0		
orrne	r4, r4, #1048576	; 0x100000	
cmp	r8, #0		
str	r4, [sp, #4]		
mov	r9, r0		
beq	10729c <__d2b+0xb8>		
add	r0, sp, #8		
str	r8, [r0, #-8]!		
bl	106a7c <__lo0bits>		
cmp	r0, #0		
rsbne	r2, r0, #32		
ldrne	ip, [sp, #4]		
ldmeq	sp, {r2, r3}		
ldrne	r1, [sp]		
lsrne	r3, ip, r0		
strne	r3, [sp, #4]		
orrne	r2, r1, ip, lsl r2		
cmp	r3, #0		
str	r2, [r9, #20]		
movne	r2, #2		
moveq	r2, #1		
cmp	r5, #0		
str	r3, [r9, #24]		
str	r2, [r9, #16]		
bne	1072c0 <__d2b+0xdc>		
add	r3, r9, r2, lsl #2		
sub	r5, r0, #1072	; 0x430	
sub	r5, r5, #2		
str	r5, [r6]		
ldr	r0, [r3, #16]		
bl	106a18 <__hi0bits>		
rsb	r0, r0, r2, lsl #5		
str	r0, [r7]		
mov	r0, r9		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, pc}		
add	r0, sp, #4		
bl	106a7c <__lo0bits>		
ldr	r3, [sp, #4]		
cmp	r5, #0		
mov	r2, #1		
str	r2, [r9, #16]		
str	r3, [r9, #20]		
add	r0, r0, #32		
beq	107270 <__d2b+0x8c>		
sub	r5, r5, #1072	; 0x430	
rsb	r3, r0, #53	; 0x35	
sub	r5, r5, #3		
add	r5, r5, r0		
mov	r0, r9		
str	r5, [r6]		
str	r3, [r7]		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, pc}		
push	{r4, r5, r6, r7, lr}		
mov	r6, r1		
vpush	{d8}		
mov	r4, r0		
sub	sp, sp, #12		
mov	r1, sp		
bl	107108 <__b2d>		
vmov	d8, r0, r1		
mov	r0, r6		
add	r1, sp, #4		
bl	107108 <__b2d>		
ldr	ip, [r4, #16]		
ldm	sp, {r2, r3}		
rsb	r3, r3, r2		
vmov	d16, r0, r1		
ldr	r1, [r6, #16]		
rsb	r1, r1, ip		
add	r3, r3, r1, lsl #5		
cmp	r3, #0		
vmovgt	r4, r5, d8		
vmovle	r6, r7, d16		
addgt	r5, r5, r3, lsl #20		
suble	r7, r7, r3, lsl #20		
vmovgt	d8, r4, r5		
vmovle	d16, r6, r7		
vdiv.f64	d17, d8, d16		
vmov	r0, r1, d17		
add	sp, sp, #12		
vpop	{d8}		
pop	{r4, r5, r6, r7, pc}		
cmp	r0, #23		
vmovgt.f64	d16, #112	; 0x70	
vmovgt.f64	d17, #36	; 0x24	
ble	107380 <_mprec_log10+0x24>		
subs	r0, r0, #1		
vmul.f64	d16, d16, d17		
bne	10736c <_mprec_log10+0x10>		
vmov	r0, r1, d16		
bx	lr		
movw	r3, #43952	; 0xabb0	
movt	r3, #16		
add	r0, r3, r0, lsl #3		
ldrd	r0, [r0, #16]		
bx	lr		
ldr	ip, [r2, #16]		
sub	r1, r1, #1		
add	r3, r2, #20		
asr	r1, r1, #5		
add	ip, r3, ip, lsl #2		
add	r1, r1, #1		
cmp	r3, ip		
push	{r4, lr}		
add	r4, r0, r1, lsl #2		
bcs	1073e4 <__copybits+0x50>		
sub	r1, r0, #4		
ldr	lr, [r3], #4		
cmp	ip, r3		
str	lr, [r1, #4]!		
bhi	1073c0 <__copybits+0x2c>		
rsb	r3, r2, ip		
sub	r3, r3, #21		
bic	r3, r3, #3		
add	r3, r3, #4		
add	r0, r0, r3		
cmp	r4, r0		
popls	{r4, pc}		
mov	r3, #0		
str	r3, [r0], #4		
cmp	r4, r0		
bhi	1073f0 <__copybits+0x5c>		
pop	{r4, pc}		
ldr	r3, [r0, #16]		
asr	r2, r1, #5		
add	ip, r0, #20		
cmp	r3, r2		
addlt	r3, ip, r3, lsl #2		
blt	107444 <__any_on+0x44>		
ble	107440 <__any_on+0x40>		
ands	r1, r1, #31		
beq	107440 <__any_on+0x40>		
ldr	r0, [ip, r2, lsl #2]		
add	r3, ip, r2, lsl #2		
lsr	r2, r0, r1		
cmp	r0, r2, lsl r1		
beq	107444 <__any_on+0x44>		
mov	r0, #1		
bx	lr		
add	r3, ip, r2, lsl #2		
cmp	ip, r3		
bcs	107478 <__any_on+0x78>		
ldr	r0, [r3, #-4]		
sub	r3, r3, #4		
cmp	r0, #0		
beq	10746c <__any_on+0x6c>		
b	107438 <__any_on+0x38>		
ldr	r2, [r3, #-4]!		
cmp	r2, #0		
bne	107438 <__any_on+0x38>		
cmp	ip, r3		
bcc	107460 <__any_on+0x60>		
bx	lr		
mov	r0, #0		
bx	lr		
mov	r3, r0		
orrs	r2, r3, r1		
bne	107494 <__fpclassifyd+0x14>		
mov	r0, #2		
bx	lr		
cmp	r1, #-2147483648	; 0x80000000	
cmpeq	r3, #0		
clz	r3, r3		
lsr	r3, r3, #5		
beq	10748c <__fpclassifyd+0xc>		
bic	r0, r1, #-2147483648	; 0x80000000	
movw	r2, #65535	; 0xffff	
sub	r1, r0, #1048576	; 0x100000	
movt	r2, #32735	; 0x7fdf	
cmp	r1, r2		
bhi	1074c8 <__fpclassifyd+0x48>		
mov	r0, #4		
bx	lr		
cmp	r0, #1048576	; 0x100000	
bcs	1074d8 <__fpclassifyd+0x58>		
mov	r0, #3		
bx	lr		
mov	r2, #0		
movt	r2, #32752	; 0x7ff0	
cmp	r0, r2		
movne	r0, #0		
andeq	r0, r3, #1		
bx	lr		
push	{r3, r4, r5, lr}		
movw	r4, #4944	; 0x1350	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r3, #0		
str	r3, [r4]		
bl	10a1ec <_sbrk>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
push	{r4, lr}		
mov	r4, r1		
ldrsh	r1, [r1, #14]		
bl	109858 <_read_r>		
cmp	r0, #0		
ldrge	r3, [r4, #80]	; 0x50	
ldrhlt	r3, [r4, #12]		
addge	r3, r3, r0		
biclt	r3, r3, #4096	; 0x1000	
strge	r3, [r4, #80]	; 0x50	
strhlt	r3, [r4, #12]		
pop	{r4, pc}		
mov	r0, #0		
bx	lr		
ldrh	ip, [r1, #12]		
push	{r4, r5, r6, r7, r8, lr}		
tst	ip, #256	; 0x100	
mov	r4, r1		
mov	r6, r2		
mov	r5, r3		
mov	r7, r0		
beq	107594 <__swrite+0x34>		
ldrsh	r1, [r1, #14]		
mov	r2, #0		
mov	r3, #2		
bl	1096ec <_lseek_r>		
ldrh	ip, [r4, #12]		
bic	ip, ip, #4096	; 0x1000	
mov	r0, r7		
strh	ip, [r4, #12]		
mov	r2, r6		
ldrsh	r1, [r4, #14]		
mov	r3, r5		
pop	{r4, r5, r6, r7, r8, lr}		
b	108d5c <_write_r>		
push	{r4, lr}		
mov	r4, r1		
ldrsh	r1, [r1, #14]		
bl	1096ec <_lseek_r>		
ldrh	r3, [r4, #12]		
cmn	r0, #1		
strne	r0, [r4, #80]	; 0x50	
biceq	r3, r3, #4096	; 0x1000	
orrne	r3, r3, #4096	; 0x1000	
strh	r3, [r4, #12]		
pop	{r4, pc}		
ldrsh	r1, [r1, #14]		
b	108f08 <_close_r>		
sub.w	r0, r2, r3		
bx	lr		
nop			
ldrb	r2, [r0, #0]		
ldrb	r3, [r1, #0]		
cmp	r2, #1		
it	cs		
cmpcs	r2, r3		
bne.n	107600 <__sclose+0x20>		
strd	r4, r5, [sp, #-16]!		
orr.w	r4, r0, r1		
strd	r6, r7, [sp, #8]		
mvn.w	ip, #0		
mov.w	r2, r4, lsl #29		
cbz	r2, 107670 <strcmp+0x68>		
eor.w	r4, r0, r1		
tst.w	r4, #7		
bne.n	10770a <strcmp+0x102>		
and.w	r4, r0, #7		
bic.w	r0, r0, #7		
and.w	r5, r4, #3		
bic.w	r1, r1, #7		
mov.w	r5, r5, lsl #3		
ldrd	r2, r3, [r0], #16		
tst.w	r4, #4		
ldrd	r6, r7, [r1], #16		
lsl.w	r4, ip, r5		
orn	r2, r2, r4		
orn	r6, r6, r4		
beq.n	107678 <strcmp+0x70>		
orn	r3, r3, r4		
mov	r2, ip		
orn	r7, r7, r4		
mov	r6, ip		
b.n	107678 <strcmp+0x70>		
ldrd	r2, r3, [r0], #16		
ldrd	r6, r7, [r1], #16		
uadd8	r5, r2, ip		
eor.w	r4, r2, r6		
sel	r4, r4, ip		
cbnz	r4, 1076e2 <strcmp+0xda>		
uadd8	r5, r3, ip		
eor.w	r5, r3, r7		
sel	r5, r5, ip		
cbnz	r5, 1076ba <strcmp+0xb2>		
ldrd	r2, r3, [r0, #-8]		
ldrd	r6, r7, [r1, #-8]		
uadd8	r5, r2, ip		
eor.w	r4, r2, r6		
sel	r4, r4, ip		
uadd8	r5, r3, ip		
eor.w	r5, r3, r7		
sel	r5, r5, ip		
orrs	r5, r4		
beq.n	107670 <strcmp+0x68>		
cbnz	r4, 1076e2 <strcmp+0xda>		
rev	r5, r5		
clz	r4, r5		
bic.w	r4, r4, #7		
lsr.w	r1, r7, r4		
ldrd	r6, r7, [sp, #8]		
lsr.w	r3, r3, r4		
and.w	r0, r3, #255	; 0xff	
and.w	r1, r1, #255	; 0xff	
ldrd	r4, r5, [sp], #16		
sub.w	r0, r0, r1		
bx	lr		
rev	r4, r4		
clz	r4, r4		
bic.w	r4, r4, #7		
lsr.w	r1, r6, r4		
ldrd	r6, r7, [sp, #8]		
lsr.w	r2, r2, r4		
and.w	r0, r2, #255	; 0xff	
and.w	r1, r1, #255	; 0xff	
ldrd	r4, r5, [sp], #16		
sub.w	r0, r0, r1		
bx	lr		
tst.w	r4, #3		
bne.n	10778a <strcmp+0x182>		
ands.w	r4, r0, #3		
bne.n	107768 <strcmp+0x160>		
ldr.w	r2, [r0], #8		
ldr.w	r3, [r1], #8		
uadd8	r5, r2, ip		
eor.w	r5, r2, r3		
sel	r5, r5, ip		
cbnz	r5, 107744 <strcmp+0x13c>		
ldr.w	r2, [r0, #-4]		
ldr.w	r3, [r1, #-4]		
uadd8	r5, r2, ip		
eor.w	r5, r2, r3		
sel	r5, r5, ip		
cmp	r5, #0		
beq.n	107716 <strcmp+0x10e>		
rev	r5, r5		
clz	r4, r5		
bic.w	r4, r4, #7		
lsr.w	r1, r3, r4		
lsr.w	r2, r2, r4		
and.w	r0, r2, #255	; 0xff	
and.w	r1, r1, #255	; 0xff	
ldrd	r4, r5, [sp], #16		
sub.w	r0, r0, r1		
bx	lr		
mov.w	r4, r4, lsl #3		
bic.w	r0, r0, #3		
ldr.w	r2, [r0], #8		
bic.w	r1, r1, #3		
ldr.w	r3, [r1], #8		
lsl.w	r4, ip, r4		
orn	r2, r2, r4		
orn	r3, r3, r4		
b.n	10771e <strcmp+0x116>		
ands.w	r4, r0, #3		
beq.n	1077c6 <strcmp+0x1be>		
sub.w	r1, r1, r4		
bic.w	r0, r0, #3		
lsls	r4, r4, #31		
ldr.w	r2, [r0], #4		
beq.n	1077ae <strcmp+0x1a6>		
bcs.n	1077c2 <strcmp+0x1ba>		
ldrb	r3, [r1, #2]		
uxtb.w	r4, r2, ror #16		
subs	r4, r4, r3		
bne.n	1077ba <strcmp+0x1b2>		
cbz	r3, 1077ba <strcmp+0x1b2>		
ldrb	r3, [r1, #3]		
uxtb.w	r4, r2, ror #24		
subs	r4, r4, r3		
bne.n	1077ba <strcmp+0x1b2>		
cbnz	r3, 1077c2 <strcmp+0x1ba>		
mov	r0, r4		
ldr.w	r4, [sp], #16		
bx	lr		
add.w	r1, r1, #4		
ldr.w	r2, [r0], #4		
lsls	r4, r1, #31		
bic.w	r1, r1, #3		
ldr.w	r3, [r1], #4		
bhi.n	107868 <strcmp+0x260>		
bcs.n	107822 <strcmp+0x21a>		
bic.w	r4, r2, #4278190080	; 0xff000000	
uadd8	r5, r2, ip		
eors.w	r5, r4, r3, lsr #8		
sel	r5, r5, ip		
bne.n	107800 <strcmp+0x1f8>		
cbnz	r5, 107806 <strcmp+0x1fe>		
ldr.w	r3, [r1], #4		
eor.w	r4, r4, r2		
cmp.w	r4, r3, lsl #24		
bne.n	107818 <strcmp+0x210>		
ldr.w	r2, [r0], #4		
b.n	1077d8 <strcmp+0x1d0>		
mov.w	r3, r3, lsr #8		
b.n	1078b2 <strcmp+0x2aa>		
bics.w	r5, r5, #4278190080	; 0xff000000	
bne.n	1078a8 <strcmp+0x2a0>		
ldrb	r0, [r1, #0]		
ldrd	r4, r5, [sp], #16		
rsb	r0, r0, #0		
bx	lr		
mov.w	r2, r2, lsr #24		
and.w	r3, r3, #255	; 0xff	
b.n	1078b2 <strcmp+0x2aa>		
and.w	r4, r2, ip, lsr #16		
uadd8	r5, r2, ip		
eors.w	r5, r4, r3, lsr #16		
sel	r5, r5, ip		
bne.n	10784a <strcmp+0x242>		
cbnz	r5, 107850 <strcmp+0x248>		
ldr.w	r3, [r1], #4		
eor.w	r4, r4, r2		
cmp.w	r4, r3, lsl #16		
bne.n	10785e <strcmp+0x256>		
ldr.w	r2, [r0], #4		
b.n	107822 <strcmp+0x21a>		
mov.w	r3, r3, lsr #16		
b.n	1078b2 <strcmp+0x2aa>		
ands.w	r5, r5, ip, lsr #16		
bne.n	1078a8 <strcmp+0x2a0>		
ldrh	r3, [r1, #0]		
mov.w	r2, r2, lsr #16		
b.n	1078b2 <strcmp+0x2aa>		
mov.w	r2, r2, lsr #16		
and.w	r3, r3, ip, lsr #16		
b.n	1078b2 <strcmp+0x2aa>		
and.w	r4, r2, #255	; 0xff	
uadd8	r5, r2, ip		
eors.w	r5, r4, r3, lsr #24		
sel	r5, r5, ip		
bne.n	107890 <strcmp+0x288>		
cbnz	r5, 107896 <strcmp+0x28e>		
ldr.w	r3, [r1], #4		
eor.w	r4, r4, r2		
cmp.w	r4, r3, lsl #8		
bne.n	10789e <strcmp+0x296>		
ldr.w	r2, [r0], #4		
b.n	107868 <strcmp+0x260>		
mov.w	r3, r3, lsr #24		
b.n	1078b2 <strcmp+0x2aa>		
tst.w	r5, #255	; 0xff	
bne.n	1078a8 <strcmp+0x2a0>		
ldr	r3, [r1, #0]		
mov.w	r2, r2, lsr #8		
bic.w	r3, r3, #4278190080	; 0xff000000	
b.n	1078b2 <strcmp+0x2aa>		
mov.w	r0, #0		
ldrd	r4, r5, [sp], #16		
bx	lr		
rev	r2, r2		
rev	r3, r3		
uadd8	r4, r2, ip		
eor.w	r4, r2, r3		
sel	r5, r4, ip		
clz	r4, r5		
lsl.w	r2, r2, r4		
lsl.w	r3, r3, r4		
mov.w	r0, r2, lsr #24		
ldrd	r4, r5, [sp], #16		
sub.w	r0, r0, r3, lsr #24		
bx	lr		
nop.w			
pld	[r0]		
strd	r4, r5, [sp, #-8]!		
bic.w	r1, r0, #7		
mvn.w	ip, #0		
ands.w	r4, r0, #7		
pld	[r1, #32]		
bne.w	1079ae <strlen+0xae>		
mov.w	r4, #0		
mvn.w	r0, #7		
ldrd	r2, r3, [r1]		
pld	[r1, #64]	; 0x40	
add.w	r0, r0, #8		
uadd8	r2, r2, ip		
sel	r2, r4, ip		
uadd8	r3, r3, ip		
sel	r3, r2, ip		
cbnz	r3, 107996 <strlen+0x96>		
ldrd	r2, r3, [r1, #8]		
uadd8	r2, r2, ip		
add.w	r0, r0, #8		
sel	r2, r4, ip		
uadd8	r3, r3, ip		
sel	r3, r2, ip		
cbnz	r3, 107996 <strlen+0x96>		
ldrd	r2, r3, [r1, #16]		
uadd8	r2, r2, ip		
add.w	r0, r0, #8		
sel	r2, r4, ip		
uadd8	r3, r3, ip		
sel	r3, r2, ip		
cbnz	r3, 107996 <strlen+0x96>		
ldrd	r2, r3, [r1, #24]		
add.w	r1, r1, #32		
uadd8	r2, r2, ip		
add.w	r0, r0, #8		
sel	r2, r4, ip		
uadd8	r3, r3, ip		
sel	r3, r2, ip		
cmp	r3, #0		
beq.n	107924 <strlen+0x24>		
cmp	r2, #0		
itt	eq		
addeq	r0, #4		
moveq	r2, r3		
rev	r2, r2		
clz	r2, r2		
ldrd	r4, r5, [sp], #8		
add.w	r0, r0, r2, lsr #3		
bx	lr		
ldrd	r2, r3, [r1]		
and.w	r5, r4, #3		
rsb	r0, r4, #0		
mov.w	r5, r5, lsl #3		
tst.w	r4, #4		
pld	[r1, #64]	; 0x40	
lsl.w	r5, ip, r5		
orn	r2, r2, r5		
itt	ne		
ornne	r3, r3, r5		
movne	r2, ip		
mov.w	r4, #0		
b.n	107930 <strlen+0x30>		
nop.w			
nop.w			
nop.w			
nop.w			
nop.w			
nop.w			
nop.w			
nop.w			
nop.w			
ldr	r3, [r1, #100]	; 0x64	
push	{r4, r5, r6, r7, r8, r9, sl, lr}		
tst	r3, #8192	; 0x2000	
mov	r7, r1		
mov	sl, r2		
beq	107a9c <__sprint_r.part.0+0x9c>		
ldr	r3, [r2, #8]		
ldr	r9, [r2]		
cmp	r3, #0		
addne	r9, r9, #8		
movne	r8, r0		
beq	107a94 <__sprint_r.part.0+0x94>		
ldmdb	r9, {r5, r6}		
lsrs	r6, r6, #2		
subne	r5, r5, #4		
movne	r4, #0		
bne	107a50 <__sprint_r.part.0+0x50>		
b	107a7c <__sprint_r.part.0+0x7c>		
cmp	r6, r4		
beq	107a7c <__sprint_r.part.0+0x7c>		
mov	r0, r8		
ldr	r1, [r5, #4]!		
mov	r2, r7		
add	r4, r4, #1		
bl	109048 <_fputwc_r>		
cmn	r0, #1		
bne	107a48 <__sprint_r.part.0+0x48>		
mov	r3, #0		
str	r3, [sl, #8]		
str	r3, [sl, #4]		
pop	{r4, r5, r6, r7, r8, r9, sl, pc}		
ldr	r3, [sl, #8]		
add	r9, r9, #8		
sub	r6, r3, r6, lsl #2		
str	r6, [sl, #8]		
cmp	r6, #0		
bne	107a30 <__sprint_r.part.0+0x30>		
mov	r0, #0		
b	107a6c <__sprint_r.part.0+0x6c>		
bl	10920c <__sfvwrite_r>		
b	107a6c <__sprint_r.part.0+0x6c>		
ldr	r3, [r2, #8]		
cmp	r3, #0		
beq	107ab4 <__sprint_r+0x10>		
b	107a00 <__sprint_r.part.0>		
str	r3, [r2, #4]		
mov	r0, r3		
bx	lr		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
subs	ip, r0, #0		
sub	sp, sp, #180	; 0xb4	
mov	r4, r3		
mov	r7, r2		
str	ip, [sp, #12]		
str	r1, [sp, #4]		
str	r3, [sp, #28]		
beq	107af0 <_vfiprintf_r+0x30>		
ldr	r3, [ip, #56]	; 0x38	
cmp	r3, #0		
beq	107ddc <_vfiprintf_r+0x31c>		
ldr	r3, [sp, #4]		
ldrh	r1, [r3, #12]		
uxth	r2, r1		
tst	r2, #8192	; 0x2000	
bne	107b20 <_vfiprintf_r+0x60>		
orr	r2, r1, #8192	; 0x2000	
mov	r1, r3		
ldr	r3, [r3, #100]	; 0x64	
strh	r2, [r1, #12]		
uxth	r2, r2		
bic	r3, r3, #8192	; 0x2000	
str	r3, [r1, #100]	; 0x64	
tst	r2, #8		
beq	107d7c <_vfiprintf_r+0x2bc>		
ldr	r3, [sp, #4]		
ldr	r3, [r3, #16]		
cmp	r3, #0		
beq	107d7c <_vfiprintf_r+0x2bc>		
and	r2, r2, #26		
cmp	r2, #10		
beq	107da4 <_vfiprintf_r+0x2e4>		
add	fp, sp, #112	; 0x70	
mov	r3, #0		
str	fp, [sp, #60]	; 0x3c	
mov	sl, fp		
str	r3, [sp, #40]	; 0x28	
str	r3, [sp, #68]	; 0x44	
str	r3, [sp, #16]		
str	r3, [sp, #64]	; 0x40	
ldrb	r3, [r7]		
mov	r4, r7		
cmp	r3, #37	; 0x25	
cmpne	r3, #0		
beq	107bc8 <_vfiprintf_r+0x108>		
ldrb	r3, [r4, #1]!		
cmp	r3, #37	; 0x25	
cmpne	r3, #0		
bne	107b78 <_vfiprintf_r+0xb8>		
subs	r5, r4, r7		
beq	107bc8 <_vfiprintf_r+0x108>		
ldr	r3, [sp, #64]	; 0x40	
ldr	r2, [sp, #68]	; 0x44	
add	r3, r3, #1		
str	r7, [sl]		
cmp	r3, #7		
str	r5, [sl, #4]		
str	r3, [sp, #64]	; 0x40	
addle	sl, sl, #8		
add	r3, r5, r2		
str	r3, [sp, #68]	; 0x44	
bgt	107d68 <_vfiprintf_r+0x2a8>		
ldr	r3, [sp, #16]		
add	r3, r3, r5		
str	r3, [sp, #16]		
ldrb	r3, [r4]		
cmp	r3, #0		
beq	108b84 <_vfiprintf_r+0x10c4>		
ldrb	r3, [r4, #1]		
mov	r1, #0		
add	r0, r4, #1		
mov	ip, r1		
mov	r8, r1		
strb	r1, [sp, #55]	; 0x37	
mvn	r6, #0		
add	r7, r0, #1		
sub	r2, r3, #32		
cmp	r2, #88	; 0x58	
ldrls	pc, [pc, r2, lsl #2]		
b	1083d4 <_vfiprintf_r+0x914>		
		; <UNDEFINED> instruction: 0x001081f4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
andseq	r8, r0, r8, lsl #4		
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
andseq	r8, r0, r8, lsl r2		
andseq	r8, r0, ip, lsr r2		
		; <UNDEFINED> instruction: 0x001083d4	
andseq	r7, r0, r4, asr #31		
andseq	r8, r0, r8, rrx		
		; <UNDEFINED> instruction: 0x001083d4	
mulseq	r0, ip, r2		
andseq	r8, r0, ip, lsr #5		
andseq	r8, r0, ip, lsr #5		
andseq	r8, r0, ip, lsr #5		
andseq	r8, r0, ip, lsr #5		
andseq	r8, r0, ip, lsr #5		
andseq	r8, r0, ip, lsr #5		
andseq	r8, r0, ip, lsr #5		
andseq	r8, r0, ip, lsr #5		
andseq	r8, r0, ip, lsr #5		
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001082d0	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
andseq	r8, r0, r8, lsl r3		
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
andseq	r8, r0, r4, asr r3		
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
mulseq	r0, r0, r3		
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
andseq	r8, r0, r8, ror #2		
andseq	r8, r0, r8, lsr #3		
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
andseq	r8, r0, r8, asr r1		
andseq	r8, r0, r8, lsr #3		
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
andseq	r8, r0, r8, lsl #2		
		; <UNDEFINED> instruction: 0x001083d4	
andseq	r8, r0, r8, lsr #2		
		; <UNDEFINED> instruction: 0x00107fd4	
andseq	r8, r0, ip, asr #4		
andseq	r8, r0, ip, lsl #5		
		; <UNDEFINED> instruction: 0x001083d4	
andseq	r8, r0, r0		
		; <UNDEFINED> instruction: 0x001083d4	
andseq	r7, r0, r4, ror #27		
		; <UNDEFINED> instruction: 0x001083d4	
		; <UNDEFINED> instruction: 0x001083d4	
andseq	r8, r0, ip, lsr #1		
cmp	r3, #0		
bne	1089d0 <_vfiprintf_r+0xf10>		
str	r3, [sp, #64]	; 0x40	
mov	sl, fp		
b	107bbc <_vfiprintf_r+0xfc>		
ldr	r0, [sp, #12]		
ldr	r1, [sp, #4]		
bl	1035e0 <__swsetup_r>		
cmp	r0, #0		
bne	107dd0 <_vfiprintf_r+0x310>		
ldr	r3, [sp, #4]		
ldrh	r2, [r3, #12]		
and	r2, r2, #26		
cmp	r2, #10		
bne	107b44 <_vfiprintf_r+0x84>		
ldr	r3, [sp, #4]		
ldrsh	r3, [r3, #14]		
cmp	r3, #0		
blt	107b44 <_vfiprintf_r+0x84>		
ldr	r0, [sp, #12]		
mov	r2, r7		
ldr	r1, [sp, #4]		
mov	r3, r4		
bl	108cb4 <__sbprintf>		
add	sp, sp, #180	; 0xb4	
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
mvn	r0, #0		
add	sp, sp, #180	; 0xb4	
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
bl	105260 <__sinit>		
b	107af0 <_vfiprintf_r+0x30>		
tst	r8, #32		
str	ip, [sp, #24]		
ldr	r3, [sp, #28]		
beq	108368 <_vfiprintf_r+0x8a8>		
add	r5, r3, #7		
mov	r2, #1		
bic	r3, r5, #7		
add	r1, r3, #8		
str	r1, [sp, #28]		
ldrd	r4, [r3]		
mov	r9, #0		
str	r6, [sp, #20]		
strb	r9, [sp, #55]	; 0x37	
cmp	r6, #0		
bicge	r8, r8, #128	; 0x80	
orrs	r3, r4, r5		
movne	r3, #1		
moveq	r3, #0		
cmp	r6, #0		
moveq	r6, r3		
orrne	r6, r3, #1		
cmp	r6, #0		
beq	10875c <_vfiprintf_r+0xc9c>		
cmp	r2, #1		
beq	108928 <_vfiprintf_r+0xe68>		
cmp	r2, #2		
bne	1088a4 <_vfiprintf_r+0xde4>		
ldr	r1, [sp, #40]	; 0x28	
mov	r3, fp		
and	r2, r4, #15		
lsr	r4, r4, #4		
orr	r4, r4, r5, lsl #28		
lsr	r5, r5, #4		
ldrb	r2, [r1, r2]		
orrs	r0, r4, r5		
strb	r2, [r3, #-1]!		
bne	107e58 <_vfiprintf_r+0x398>		
str	r3, [sp, #36]	; 0x24	
rsb	r6, r3, fp		
ldr	r3, [sp, #20]		
cmp	r6, r3		
movge	r3, r6		
cmp	r9, #0		
str	r3, [sp, #8]		
addne	r3, r3, #1		
strne	r3, [sp, #8]		
ands	r3, r8, #2		
ldrne	r2, [sp, #8]		
addne	r2, r2, #2		
strne	r2, [sp, #8]		
ands	r2, r8, #132	; 0x84	
str	r2, [sp, #32]		
bne	108408 <_vfiprintf_r+0x948>		
ldr	r2, [sp, #24]		
ldr	r1, [sp, #8]		
rsb	r4, r1, r2		
cmp	r4, #0		
ble	108408 <_vfiprintf_r+0x948>		
cmp	r4, #16		
ble	108c00 <_vfiprintf_r+0x1140>		
movw	r5, #44248	; 0xacd8	
ldr	r2, [sp, #68]	; 0x44	
ldr	ip, [sp, #64]	; 0x40	
movt	r5, #16		
mov	r9, #16		
str	r3, [sp, #44]	; 0x2c	
b	107efc <_vfiprintf_r+0x43c>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	107f6c <_vfiprintf_r+0x4ac>		
add	r0, ip, #1		
add	r2, r2, #16		
cmp	r0, #7		
str	r5, [sl]		
add	r1, ip, #2		
str	r9, [sl, #4]		
str	r2, [sp, #68]	; 0x44	
mov	ip, r0		
str	r0, [sp, #64]	; 0x40	
addle	sl, sl, #8		
ble	107ef0 <_vfiprintf_r+0x430>		
cmp	r2, #0		
mov	ip, r2		
mov	r1, #1		
mov	sl, fp		
beq	107ef0 <_vfiprintf_r+0x430>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107a00 <__sprint_r.part.0>		
cmp	r0, #0		
bne	1086b8 <_vfiprintf_r+0xbf8>		
sub	r4, r4, #16		
ldr	ip, [sp, #64]	; 0x40	
cmp	r4, #16		
ldr	r2, [sp, #68]	; 0x44	
add	r1, ip, #1		
bgt	107efc <_vfiprintf_r+0x43c>		
ldr	r3, [sp, #44]	; 0x2c	
cmp	r1, #7		
add	r2, r4, r2		
str	r5, [sl]		
addle	r0, r1, #1		
str	r4, [sl, #4]		
addle	sl, sl, #8		
str	r2, [sp, #68]	; 0x44	
str	r1, [sp, #64]	; 0x40	
ble	108414 <_vfiprintf_r+0x954>		
cmp	r2, #0		
bne	108b50 <_vfiprintf_r+0x1090>		
ldrb	r1, [sp, #55]	; 0x37	
cmp	r1, #0		
beq	108ae0 <_vfiprintf_r+0x1020>		
mov	r2, #1		
add	r1, sp, #55	; 0x37	
mov	r0, r2		
str	r2, [sp, #116]	; 0x74	
str	r1, [sp, #112]	; 0x70	
mov	sl, fp		
b	108444 <_vfiprintf_r+0x984>		
mov	r0, r7		
orr	r8, r8, #4		
ldrb	r3, [r7]		
b	107bf0 <_vfiprintf_r+0x130>		
ands	r2, r8, #32		
str	ip, [sp, #24]		
beq	108328 <_vfiprintf_r+0x868>		
ldr	r3, [sp, #28]		
mov	r2, #0		
add	r5, r3, #7		
bic	r3, r5, #7		
add	r1, r3, #8		
str	r1, [sp, #28]		
ldrd	r4, [r3]		
b	107e0c <_vfiprintf_r+0x34c>		
ldr	r3, [sp, #28]		
str	ip, [sp, #24]		
add	r5, r3, #4		
ldr	r2, [r3]		
mov	r3, #0		
strb	r3, [sp, #55]	; 0x37	
cmp	r2, r3		
str	r2, [sp, #36]	; 0x24	
beq	108c18 <_vfiprintf_r+0x1158>		
cmp	r6, #0		
blt	108bb4 <_vfiprintf_r+0x10f4>		
ldr	r4, [sp, #36]	; 0x24	
mov	r1, #0		
mov	r2, r6		
mov	r0, r4		
blx	106120 <memchr>		
cmp	r0, #0		
beq	108c58 <_vfiprintf_r+0x1198>		
rsb	r3, r4, r0		
mov	r2, #0		
cmp	r3, r6		
str	r5, [sp, #28]		
ldrb	r9, [sp, #55]	; 0x37	
str	r2, [sp, #20]		
movlt	r6, r3		
b	107e80 <_vfiprintf_r+0x3c0>		
ldrb	r3, [r7]		
add	r0, r7, #1		
cmp	r3, #42	; 0x2a	
beq	108c68 <_vfiprintf_r+0x11a8>		
sub	r2, r3, #48	; 0x30	
mov	r7, r0		
cmp	r2, #9		
mov	r6, #0		
bhi	107bf4 <_vfiprintf_r+0x134>		
add	r6, r6, r6, lsl #2		
ldrb	r3, [r7], #1		
add	r6, r2, r6, lsl #1		
sub	r2, r3, #48	; 0x30	
cmp	r2, #9		
bls	10808c <_vfiprintf_r+0x5cc>		
orr	r6, r6, r6, asr #31		
b	107bf4 <_vfiprintf_r+0x134>		
tst	r8, #32		
movw	r2, #44340	; 0xad34	
movt	r2, #16		
str	ip, [sp, #24]		
str	r2, [sp, #40]	; 0x28	
strb	r1, [sp, #55]	; 0x37	
ldr	r2, [sp, #28]		
beq	1083b0 <_vfiprintf_r+0x8f0>		
add	r5, r2, #7		
bic	r2, r5, #7		
add	r1, r2, #8		
str	r1, [sp, #28]		
ldrd	r4, [r2]		
tst	r8, #1		
beq	108904 <_vfiprintf_r+0xe44>		
orrs	r2, r4, r5		
beq	108904 <_vfiprintf_r+0xe44>		
strb	r3, [sp, #57]	; 0x39	
orr	r8, r8, #2		
mov	r3, #48	; 0x30	
mov	r2, #2		
strb	r3, [sp, #56]	; 0x38	
b	107e0c <_vfiprintf_r+0x34c>		
ldrb	r3, [r7]		
cmp	r3, #108	; 0x6c	
orreq	r8, r8, #32		
addeq	r0, r7, #1		
ldrbeq	r3, [r7, #1]		
orrne	r8, r8, #16		
movne	r0, r7		
b	107bf0 <_vfiprintf_r+0x130>		
tst	r8, #32		
strb	r1, [sp, #55]	; 0x37	
beq	108b08 <_vfiprintf_r+0x1048>		
ldr	r1, [sp, #16]		
ldr	r2, [sp, #28]		
vdup.32	d16, r1		
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
vshr.s64	d16, d16, #32		
str	r2, [sp, #28]		
vstr	d16, [r3]		
b	107b64 <_vfiprintf_r+0xa4>		
orr	r8, r8, #64	; 0x40	
ldrb	r3, [r7]		
mov	r0, r7		
b	107bf0 <_vfiprintf_r+0x130>		
ldr	r1, [sp, #28]		
mov	r2, #1		
mov	r6, r2		
str	r2, [sp, #8]		
add	r1, r1, #4		
add	r2, sp, #72	; 0x48	
ldr	r3, [r1, #-4]		
str	ip, [sp, #24]		
str	r1, [sp, #28]		
mov	r1, #0		
str	r2, [sp, #36]	; 0x24	
strb	r1, [sp, #55]	; 0x37	
strb	r3, [sp, #72]	; 0x48	
mov	r3, #0		
str	r3, [sp, #20]		
b	107e9c <_vfiprintf_r+0x3dc>		
tst	r8, #32		
str	ip, [sp, #24]		
strb	r1, [sp, #55]	; 0x37	
ldr	r3, [sp, #28]		
beq	1082e8 <_vfiprintf_r+0x828>		
add	r5, r3, #7		
bic	r3, r5, #7		
add	r2, r3, #8		
str	r2, [sp, #28]		
ldrd	r2, [r3]		
mov	r4, r2		
mov	r5, r3		
cmp	r2, #0		
sbcs	r3, r3, #0		
blt	108ac4 <_vfiprintf_r+0x1004>		
ldrb	r9, [sp, #55]	; 0x37	
mov	r2, #1		
str	r6, [sp, #20]		
b	107e18 <_vfiprintf_r+0x358>		
cmp	r1, #0		
ldrb	r3, [r7]		
mov	r0, r7		
moveq	r1, #32		
b	107bf0 <_vfiprintf_r+0x130>		
orr	r8, r8, #1		
ldrb	r3, [r7]		
mov	r0, r7		
b	107bf0 <_vfiprintf_r+0x130>		
ldr	r3, [sp, #28]		
add	r3, r3, #4		
ldr	ip, [r3, #-4]		
cmp	ip, #0		
blt	108ba4 <_vfiprintf_r+0x10e4>		
str	r3, [sp, #28]		
mov	r0, r7		
ldrb	r3, [r7]		
b	107bf0 <_vfiprintf_r+0x130>		
ldrb	r3, [r7]		
mov	r0, r7		
mov	r1, #43	; 0x2b	
b	107bf0 <_vfiprintf_r+0x130>		
ldr	r1, [sp, #28]		
movw	r2, #44340	; 0xad34	
movt	r2, #16		
str	ip, [sp, #24]		
add	r3, r1, #4		
str	r2, [sp, #40]	; 0x28	
str	r3, [sp, #28]		
orr	r8, r8, #2		
mov	r3, #48	; 0x30	
ldr	r4, [r1]		
strb	r3, [sp, #56]	; 0x38	
mov	r5, #0		
mov	r3, #120	; 0x78	
mov	r2, #2		
strb	r3, [sp, #57]	; 0x39	
b	107e0c <_vfiprintf_r+0x34c>		
orr	r8, r8, #32		
ldrb	r3, [r7]		
mov	r0, r7		
b	107bf0 <_vfiprintf_r+0x130>		
orr	r8, r8, #128	; 0x80	
ldrb	r3, [r7]		
mov	r0, r7		
b	107bf0 <_vfiprintf_r+0x130>		
sub	r2, r3, #48	; 0x30	
mov	ip, #0		
add	ip, ip, ip, lsl #2		
ldrb	r3, [r7], #1		
add	ip, r2, ip, lsl #1		
sub	r2, r3, #48	; 0x30	
cmp	r2, #9		
bls	1082b4 <_vfiprintf_r+0x7f4>		
b	107bf4 <_vfiprintf_r+0x134>		
orr	r8, r8, #16		
str	ip, [sp, #24]		
tst	r8, #32		
strb	r1, [sp, #55]	; 0x37	
ldr	r3, [sp, #28]		
bne	1081bc <_vfiprintf_r+0x6fc>		
tst	r8, #16		
bne	10899c <_vfiprintf_r+0xedc>		
tst	r8, #64	; 0x40	
beq	10899c <_vfiprintf_r+0xedc>		
ldrh	r4, [r3]		
add	r3, r3, #4		
str	r3, [sp, #28]		
sxth	r4, r4		
asr	r5, r4, #31		
mov	r2, r4		
mov	r3, r5		
b	1081d8 <_vfiprintf_r+0x718>		
orr	r8, r8, #16		
str	ip, [sp, #24]		
ands	r2, r8, #32		
bne	107fe0 <_vfiprintf_r+0x520>		
ands	r3, r8, #16		
bne	108984 <_vfiprintf_r+0xec4>		
ands	r2, r8, #64	; 0x40	
beq	108984 <_vfiprintf_r+0xec4>		
mov	r2, r3		
ldr	r3, [sp, #28]		
mov	r5, #0		
add	r3, r3, #4		
ldrh	r4, [r3, #-4]		
str	r3, [sp, #28]		
b	107e0c <_vfiprintf_r+0x34c>		
orr	r8, r8, #16		
str	ip, [sp, #24]		
tst	r8, #32		
ldr	r3, [sp, #28]		
bne	107df4 <_vfiprintf_r+0x334>		
tst	r8, #16		
bne	1089b8 <_vfiprintf_r+0xef8>		
tst	r8, #64	; 0x40	
beq	1089b8 <_vfiprintf_r+0xef8>		
ldrh	r4, [r3]		
mov	r5, #0		
add	r3, r3, #4		
mov	r2, #1		
str	r3, [sp, #28]		
b	107e0c <_vfiprintf_r+0x34c>		
tst	r8, #32		
movw	r2, #44320	; 0xad20	
movt	r2, #16		
str	ip, [sp, #24]		
str	r2, [sp, #40]	; 0x28	
strb	r1, [sp, #55]	; 0x37	
ldr	r2, [sp, #28]		
bne	1080cc <_vfiprintf_r+0x60c>		
tst	r8, #16		
bne	108970 <_vfiprintf_r+0xeb0>		
tst	r8, #64	; 0x40	
beq	108970 <_vfiprintf_r+0xeb0>		
ldrh	r4, [r2]		
mov	r5, #0		
add	r2, r2, #4		
str	r2, [sp, #28]		
b	1080e0 <_vfiprintf_r+0x620>		
cmp	r3, #0		
str	ip, [sp, #24]		
strb	r1, [sp, #55]	; 0x37	
beq	108b84 <_vfiprintf_r+0x10c4>		
mov	r2, #1		
strb	r3, [sp, #72]	; 0x48	
str	r2, [sp, #8]		
mov	r3, #0		
mov	r6, r2		
strb	r3, [sp, #55]	; 0x37	
add	r3, sp, #72	; 0x48	
str	r3, [sp, #36]	; 0x24	
b	10819c <_vfiprintf_r+0x6dc>		
ldr	r1, [sp, #64]	; 0x40	
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
ldrb	ip, [sp, #55]	; 0x37	
cmp	ip, #0		
beq	108450 <_vfiprintf_r+0x990>		
cmp	r0, #7		
add	r2, r2, #1		
add	ip, sp, #55	; 0x37	
mov	r1, #1		
str	r0, [sp, #64]	; 0x40	
str	r2, [sp, #68]	; 0x44	
str	ip, [sl]		
str	r1, [sl, #4]		
bgt	108860 <_vfiprintf_r+0xda0>		
mov	r1, r0		
add	sl, sl, #8		
add	r0, r0, #1		
cmp	r3, #0		
beq	108484 <_vfiprintf_r+0x9c4>		
cmp	r0, #7		
add	r2, r2, #2		
add	r1, sp, #56	; 0x38	
mov	r3, #2		
str	r0, [sp, #64]	; 0x40	
str	r2, [sp, #68]	; 0x44	
stm	sl, {r1, r3}		
bgt	10888c <_vfiprintf_r+0xdcc>		
mov	r1, r0		
add	sl, sl, #8		
add	r0, r0, #1		
ldr	r3, [sp, #32]		
cmp	r3, #128	; 0x80	
beq	108790 <_vfiprintf_r+0xcd0>		
ldr	r3, [sp, #20]		
rsb	r4, r6, r3		
cmp	r4, #0		
ble	1086fc <_vfiprintf_r+0xc3c>		
cmp	r4, #16		
ldr	r5, [pc, #2012]	; 108c88 <_vfiprintf_r+0x11c8>	
movgt	r9, #16		
bgt	1084c0 <_vfiprintf_r+0xa00>		
b	108530 <_vfiprintf_r+0xa70>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	108530 <_vfiprintf_r+0xa70>		
add	ip, r1, #1		
add	r2, r2, #16		
cmp	ip, #7		
str	r5, [sl]		
add	r0, r1, #2		
str	r9, [sl, #4]		
str	r2, [sp, #68]	; 0x44	
mov	r1, ip		
str	ip, [sp, #64]	; 0x40	
addle	sl, sl, #8		
ble	1084b4 <_vfiprintf_r+0x9f4>		
cmp	r2, #0		
mov	r0, #1		
mov	r1, r2		
mov	sl, fp		
beq	1084b4 <_vfiprintf_r+0x9f4>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107a00 <__sprint_r.part.0>		
cmp	r0, #0		
bne	1086b8 <_vfiprintf_r+0xbf8>		
sub	r4, r4, #16		
ldr	r1, [sp, #64]	; 0x40	
cmp	r4, #16		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
bgt	1084c0 <_vfiprintf_r+0xa00>		
cmp	r0, #7		
add	r2, r2, r4		
str	r5, [sl]		
str	r4, [sl, #4]		
addle	sl, sl, #8		
str	r0, [sp, #64]	; 0x40	
addle	r0, r0, #1		
str	r2, [sp, #68]	; 0x44	
ble	1086fc <_vfiprintf_r+0xc3c>		
cmp	r2, #0		
bne	1086d4 <_vfiprintf_r+0xc14>		
ldr	r3, [sp, #36]	; 0x24	
mov	r2, r6		
mov	sl, fp		
str	r6, [sp, #116]	; 0x74	
str	r6, [sp, #68]	; 0x44	
str	r3, [sp, #112]	; 0x70	
mov	r3, #1		
str	r3, [sp, #64]	; 0x40	
add	sl, sl, #8		
tst	r8, #4		
beq	10867c <_vfiprintf_r+0xbbc>		
ldr	r3, [sp, #24]		
ldr	r1, [sp, #8]		
rsb	r4, r1, r3		
cmp	r4, #0		
ble	10867c <_vfiprintf_r+0xbbc>		
cmp	r4, #16		
ble	108c3c <_vfiprintf_r+0x117c>		
movw	r5, #44248	; 0xacd8	
ldr	r1, [sp, #64]	; 0x40	
movt	r5, #16		
mov	r6, #16		
ldr	r8, [sp, #12]		
ldr	r9, [sp, #4]		
b	1085cc <_vfiprintf_r+0xb0c>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	10863c <_vfiprintf_r+0xb7c>		
add	r3, r1, #1		
add	r2, r2, #16		
cmp	r3, #7		
str	r5, [sl]		
add	r0, r1, #2		
str	r6, [sl, #4]		
str	r2, [sp, #68]	; 0x44	
mov	r1, r3		
str	r3, [sp, #64]	; 0x40	
addle	sl, sl, #8		
ble	1085c0 <_vfiprintf_r+0xb00>		
cmp	r2, #0		
mov	r0, #1		
mov	r1, r2		
mov	sl, fp		
beq	1085c0 <_vfiprintf_r+0xb00>		
mov	r0, r8		
mov	r1, r9		
add	r2, sp, #60	; 0x3c	
bl	107a00 <__sprint_r.part.0>		
cmp	r0, #0		
bne	1086b8 <_vfiprintf_r+0xbf8>		
sub	r4, r4, #16		
ldr	r1, [sp, #64]	; 0x40	
cmp	r4, #16		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
bgt	1085cc <_vfiprintf_r+0xb0c>		
cmp	r0, #7		
add	r2, r2, r4		
str	r5, [sl]		
str	r2, [sp, #68]	; 0x44	
str	r4, [sl, #4]		
str	r0, [sp, #64]	; 0x40	
ble	10867c <_vfiprintf_r+0xbbc>		
cmp	r2, #0		
beq	108730 <_vfiprintf_r+0xc70>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107a00 <__sprint_r.part.0>		
cmp	r0, #0		
bne	1086b8 <_vfiprintf_r+0xbf8>		
ldr	r2, [sp, #68]	; 0x44	
ldr	r3, [sp, #16]		
ldr	r1, [sp, #8]		
ldr	r0, [sp, #24]		
cmp	r1, r0		
addge	r3, r3, r1		
addlt	r3, r3, r0		
cmp	r2, #0		
str	r3, [sp, #16]		
beq	10874c <_vfiprintf_r+0xc8c>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107a00 <__sprint_r.part.0>		
cmp	r0, #0		
beq	10874c <_vfiprintf_r+0xc8c>		
ldr	r3, [sp, #4]		
ldrh	r3, [r3, #12]		
tst	r3, #64	; 0x40	
bne	107dd0 <_vfiprintf_r+0x310>		
ldr	r0, [sp, #16]		
add	sp, sp, #180	; 0xb4	
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107a00 <__sprint_r.part.0>		
cmp	r0, #0		
bne	1086b8 <_vfiprintf_r+0xbf8>		
ldr	r0, [sp, #64]	; 0x40	
mov	sl, fp		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r0, #1		
ldr	r3, [sp, #36]	; 0x24	
cmp	r0, #7		
add	r2, r2, r6		
str	r6, [sl, #4]		
str	r2, [sp, #68]	; 0x44	
str	r3, [sl]		
str	r0, [sp, #64]	; 0x40	
ble	10857c <_vfiprintf_r+0xabc>		
cmp	r2, #0		
bne	10894c <_vfiprintf_r+0xe8c>		
tst	r8, #4		
str	r2, [sp, #64]	; 0x40	
bne	10890c <_vfiprintf_r+0xe4c>		
ldr	r3, [sp, #16]		
ldr	r2, [sp, #8]		
ldr	r1, [sp, #24]		
cmp	r2, r1		
addge	r3, r3, r2		
addlt	r3, r3, r1		
str	r3, [sp, #16]		
mov	r3, #0		
mov	sl, fp		
str	r3, [sp, #64]	; 0x40	
b	107b64 <_vfiprintf_r+0xa4>		
cmp	r2, #0		
bne	108788 <_vfiprintf_r+0xcc8>		
tst	r8, #1		
beq	108784 <_vfiprintf_r+0xcc4>		
add	r3, sp, #176	; 0xb0	
mov	r2, #48	; 0x30	
strb	r2, [r3, #-65]!	; 0xffffffbf	
rsb	r6, r3, fp		
str	r3, [sp, #36]	; 0x24	
b	107e80 <_vfiprintf_r+0x3c0>		
mov	r6, r2		
str	fp, [sp, #36]	; 0x24	
b	107e80 <_vfiprintf_r+0x3c0>		
ldr	r3, [sp, #24]		
ldr	ip, [sp, #8]		
rsb	r4, ip, r3		
cmp	r4, #0		
ble	108490 <_vfiprintf_r+0x9d0>		
cmp	r4, #16		
ldr	r5, [pc, #1240]	; 108c88 <_vfiprintf_r+0x11c8>	
ble	108c50 <_vfiprintf_r+0x1190>		
mov	r9, #16		
b	1087c4 <_vfiprintf_r+0xd04>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	108834 <_vfiprintf_r+0xd74>		
add	r0, r1, #1		
add	r2, r2, #16		
cmp	r0, #7		
str	r5, [sl]		
add	ip, r1, #2		
str	r9, [sl, #4]		
str	r2, [sp, #68]	; 0x44	
mov	r1, r0		
str	r0, [sp, #64]	; 0x40	
addle	sl, sl, #8		
ble	1087b8 <_vfiprintf_r+0xcf8>		
cmp	r2, #0		
mov	ip, #1		
mov	r1, r2		
mov	sl, fp		
beq	1087b8 <_vfiprintf_r+0xcf8>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107a00 <__sprint_r.part.0>		
cmp	r0, #0		
bne	1086b8 <_vfiprintf_r+0xbf8>		
sub	r4, r4, #16		
ldr	r1, [sp, #64]	; 0x40	
cmp	r4, #16		
ldr	r2, [sp, #68]	; 0x44	
add	ip, r1, #1		
bgt	1087c4 <_vfiprintf_r+0xd04>		
cmp	ip, #7		
add	r2, r2, r4		
str	r5, [sl]		
str	r2, [sp, #68]	; 0x44	
str	r4, [sl, #4]		
str	ip, [sp, #64]	; 0x40	
bgt	108a60 <_vfiprintf_r+0xfa0>		
add	sl, sl, #8		
add	r0, ip, #1		
mov	r1, ip		
b	108490 <_vfiprintf_r+0x9d0>		
cmp	r2, #0		
bne	108a00 <_vfiprintf_r+0xf40>		
cmp	r3, #0		
beq	1089f0 <_vfiprintf_r+0xf30>		
mov	r2, #2		
add	r3, sp, #56	; 0x38	
mov	r0, r1		
str	r2, [sp, #116]	; 0x74	
str	r3, [sp, #112]	; 0x70	
mov	sl, fp		
b	108478 <_vfiprintf_r+0x9b8>		
cmp	r2, #0		
bne	108a34 <_vfiprintf_r+0xf74>		
mov	r0, #1		
mov	r1, r2		
mov	sl, fp		
b	108484 <_vfiprintf_r+0x9c4>		
mov	r2, fp		
and	r3, r4, #7		
lsr	r4, r4, #3		
orr	r4, r4, r5, lsl #29		
lsr	r5, r5, #3		
orrs	r1, r4, r5		
add	r3, r3, #48	; 0x30	
strb	r3, [r2, #-1]!		
bne	1088a8 <_vfiprintf_r+0xde8>		
tst	r8, #1		
str	r2, [sp, #36]	; 0x24	
moveq	r3, r2		
rsbeq	r6, r3, fp		
beq	107e80 <_vfiprintf_r+0x3c0>		
cmp	r3, #48	; 0x30	
ldr	r3, [sp, #36]	; 0x24	
beq	107e7c <_vfiprintf_r+0x3bc>		
sub	r3, r3, #1		
str	r3, [sp, #36]	; 0x24	
mov	r1, r3		
mov	r3, #48	; 0x30	
rsb	r6, r1, fp		
strb	r3, [r2, #-1]		
b	107e80 <_vfiprintf_r+0x3c0>		
mov	r2, #2		
b	107e0c <_vfiprintf_r+0x34c>		
ldr	r3, [sp, #24]		
mov	sl, fp		
ldr	r1, [sp, #8]		
rsb	r4, r1, r3		
cmp	r4, #0		
bgt	10859c <_vfiprintf_r+0xadc>		
b	108730 <_vfiprintf_r+0xc70>		
cmp	r5, #0		
cmpeq	r4, #9		
bhi	108a78 <_vfiprintf_r+0xfb8>		
add	r3, sp, #176	; 0xb0	
add	r4, r4, #48	; 0x30	
strb	r4, [r3, #-65]!	; 0xffffffbf	
rsb	r6, r3, fp		
str	r3, [sp, #36]	; 0x24	
b	107e80 <_vfiprintf_r+0x3c0>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107a00 <__sprint_r.part.0>		
cmp	r0, #0		
bne	1086b8 <_vfiprintf_r+0xbf8>		
ldr	r2, [sp, #68]	; 0x44	
mov	sl, fp		
b	108580 <_vfiprintf_r+0xac0>		
ldr	r4, [r2]		
mov	r5, #0		
add	r2, r2, #4		
str	r2, [sp, #28]		
b	1080e0 <_vfiprintf_r+0x620>		
ldr	r3, [sp, #28]		
mov	r5, #0		
add	r3, r3, #4		
ldr	r4, [r3, #-4]		
str	r3, [sp, #28]		
b	107e0c <_vfiprintf_r+0x34c>		
ldr	r4, [r3]		
add	r3, r3, #4		
str	r3, [sp, #28]		
asr	r5, r4, #31		
mov	r2, r4		
mov	r3, r5		
b	1081d8 <_vfiprintf_r+0x718>		
ldr	r4, [r3]		
mov	r2, #1		
add	r3, r3, #4		
mov	r5, #0		
str	r3, [sp, #28]		
b	107e0c <_vfiprintf_r+0x34c>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107a00 <__sprint_r.part.0>		
cmp	r0, #0		
bne	1086b8 <_vfiprintf_r+0xbf8>		
mov	sl, fp		
b	107bbc <_vfiprintf_r+0xfc>		
mov	r0, r1		
mov	sl, fp		
mov	r1, r2		
b	108484 <_vfiprintf_r+0x9c4>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
str	r3, [sp, #44]	; 0x2c	
bl	107a00 <__sprint_r.part.0>		
cmp	r0, #0		
bne	1086b8 <_vfiprintf_r+0xbf8>		
ldr	r1, [sp, #64]	; 0x40	
mov	sl, fp		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
ldr	r3, [sp, #44]	; 0x2c	
b	108450 <_vfiprintf_r+0x990>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107a00 <__sprint_r.part.0>		
cmp	r0, #0		
bne	1086b8 <_vfiprintf_r+0xbf8>		
ldr	r1, [sp, #64]	; 0x40	
mov	sl, fp		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
b	108484 <_vfiprintf_r+0x9c4>		
cmp	r2, #0		
bne	108bd4 <_vfiprintf_r+0x1114>		
mov	r0, #1		
mov	r1, r2		
mov	sl, fp		
b	108490 <_vfiprintf_r+0x9d0>		
mov	r6, fp		
mov	r0, r4		
mov	r1, r5		
mov	r2, #10		
mov	r3, #0		
bl	10a710 <__aeabi_uldivmod>		
mov	r0, r4		
mov	r1, r5		
mov	r3, #0		
add	r2, r2, #48	; 0x30	
strb	r2, [r6, #-1]!		
mov	r2, #10		
bl	10a710 <__aeabi_uldivmod>		
mov	r4, r0		
mov	r5, r1		
orrs	r3, r4, r5		
bne	108a7c <_vfiprintf_r+0xfbc>		
mov	r3, r6		
b	107e78 <_vfiprintf_r+0x3b8>		
rsbs	r4, r4, #0		
mov	r9, #45	; 0x2d	
rsc	r5, r5, #0		
strb	r9, [sp, #55]	; 0x37	
str	r6, [sp, #20]		
mov	r2, #1		
b	107e18 <_vfiprintf_r+0x358>		
cmp	r3, #0		
mov	r1, r2		
mov	r0, #1		
mov	sl, fp		
beq	108490 <_vfiprintf_r+0x9d0>		
mov	r2, #2		
add	r3, sp, #56	; 0x38	
str	r2, [fp, #4]		
str	r3, [fp]		
b	108478 <_vfiprintf_r+0x9b8>		
tst	r8, #16		
bne	108b34 <_vfiprintf_r+0x1074>		
tst	r8, #64	; 0x40	
beq	108b34 <_vfiprintf_r+0x1074>		
ldr	r2, [sp, #28]		
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
str	r2, [sp, #28]		
ldrh	r2, [sp, #16]		
strh	r2, [r3]		
b	107b64 <_vfiprintf_r+0xa4>		
ldr	r2, [sp, #28]		
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
str	r2, [sp, #28]		
ldr	r2, [sp, #16]		
str	r2, [r3]		
b	107b64 <_vfiprintf_r+0xa4>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
str	r3, [sp, #44]	; 0x2c	
bl	107a00 <__sprint_r.part.0>		
cmp	r0, #0		
bne	1086b8 <_vfiprintf_r+0xbf8>		
ldr	r1, [sp, #64]	; 0x40	
mov	sl, fp		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
ldr	r3, [sp, #44]	; 0x2c	
b	108414 <_vfiprintf_r+0x954>		
ldr	r3, [sp, #68]	; 0x44	
cmp	r3, #0		
beq	1086b8 <_vfiprintf_r+0xbf8>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107a00 <__sprint_r.part.0>		
b	1086b8 <_vfiprintf_r+0xbf8>		
rsb	ip, ip, #0		
str	r3, [sp, #28]		
mov	r0, r7		
b	107fc8 <_vfiprintf_r+0x508>		
ldr	r0, [sp, #36]	; 0x24	
str	r5, [sp, #28]		
blx	107900 <strlen>		
mov	r3, #0		
ldrb	r9, [sp, #55]	; 0x37	
str	r3, [sp, #20]		
mov	r6, r0		
b	107e80 <_vfiprintf_r+0x3c0>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107a00 <__sprint_r.part.0>		
cmp	r0, #0		
bne	1086b8 <_vfiprintf_r+0xbf8>		
ldr	r1, [sp, #64]	; 0x40	
mov	sl, fp		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
b	108490 <_vfiprintf_r+0x9d0>		
ldr	r1, [sp, #64]	; 0x40	
movw	r5, #44248	; 0xacd8	
movt	r5, #16		
ldr	r2, [sp, #68]	; 0x44	
add	r1, r1, #1		
b	107f70 <_vfiprintf_r+0x4b0>		
cmp	r6, #6		
movw	r3, #44360	; 0xad48	
movt	r3, #16		
str	r5, [sp, #28]		
movcs	r6, #6		
str	r3, [sp, #36]	; 0x24	
bic	r3, r6, r6, asr #31		
str	r3, [sp, #8]		
b	10819c <_vfiprintf_r+0x6dc>		
ldr	r0, [sp, #64]	; 0x40	
movw	r5, #44248	; 0xacd8	
movt	r5, #16		
add	r0, r0, #1		
b	10863c <_vfiprintf_r+0xb7c>		
mov	ip, r0		
b	108834 <_vfiprintf_r+0xd74>		
ldrb	r9, [sp, #55]	; 0x37	
str	r5, [sp, #28]		
str	r0, [sp, #20]		
b	107e80 <_vfiprintf_r+0x3c0>		
ldr	r3, [sp, #28]		
add	r2, r3, #4		
str	r2, [sp, #28]		
ldr	r6, [r3]		
ldrb	r3, [r7, #1]		
cmp	r6, #0		
bge	107bf0 <_vfiprintf_r+0x130>		
b	107bec <_vfiprintf_r+0x12c>		
andseq	sl, r0, r8, ror #25		
movw	ip, #44472	; 0xadb8	
mov	r3, r2		
push	{lr}		; (str lr, [sp, #-4]!)
movt	ip, #16		
mov	lr, r1		
mov	r1, r0		
mov	r2, lr		
ldr	r0, [ip]		
pop	{lr}		; (ldr lr, [sp], #4)
b	107ac0 <_vfiprintf_r>		
push	{r4, r5, r6, r7, r8, r9, sl, lr}		
mov	r4, r1		
sub	sp, sp, #1120	; 0x460	
ldrh	r7, [r4, #14]		
sub	sp, sp, #8		
ldr	r9, [r4, #100]	; 0x64	
ldr	sl, [r4, #28]		
add	r6, sp, #104	; 0x68	
ldr	r8, [r4, #36]	; 0x24	
mov	r1, sp		
ldrh	ip, [r4, #12]		
mov	lr, #1024	; 0x400	
strh	r7, [sp, #14]		
mov	r7, #0		
bic	ip, ip, #2		
str	r9, [sp, #100]	; 0x64	
str	r6, [sp]		
mov	r9, r0		
str	r6, [sp, #16]		
strh	ip, [sp, #12]		
str	sl, [sp, #28]		
str	r8, [sp, #36]	; 0x24	
str	lr, [sp, #8]		
str	lr, [sp, #20]		
str	r7, [sp, #24]		
bl	107ac0 <_vfiprintf_r>		
subs	r6, r0, #0		
blt	108d38 <__sbprintf+0x84>		
mov	r0, r9		
mov	r1, sp		
bl	104f1c <_fflush_r>		
cmp	r0, r7		
mvnne	r6, #0		
ldrh	r3, [sp, #12]		
mov	r0, r6		
tst	r3, #64	; 0x40	
ldrhne	r3, [r4, #12]		
orrne	r3, r3, #64	; 0x40	
strhne	r3, [r4, #12]		
add	sp, sp, #1120	; 0x460	
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, r9, sl, pc}		
push	{r3, r4, r5, lr}		
movw	r4, #4944	; 0x1350	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r1, r2		
mov	r2, r3		
mov	r3, #0		
str	r3, [r4]		
bl	10a368 <_write>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
movw	ip, #43912	; 0xab88	
movt	ip, #16		
push	{r4, r5, r6, r7, r8, lr}		
mov	r7, r3		
ldr	r4, [ip]		
mov	r5, r0		
mov	r6, r1		
mov	r8, r2		
ldr	ip, [r4, #328]	; 0x148	
cmp	ip, #0		
addeq	ip, r4, #332	; 0x14c	
streq	ip, [r4, #328]	; 0x148	
ldr	lr, [ip, #4]		
cmp	lr, #31		
addle	r3, lr, #1		
ble	108e20 <__register_exitproc+0x84>		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
beq	108e6c <__register_exitproc+0xd0>		
mov	r0, #400	; 0x190	
nop	{0}		
subs	ip, r0, #0		
beq	108e6c <__register_exitproc+0xd0>		
ldr	r2, [r4, #328]	; 0x148	
mov	r1, #0		
mov	lr, r1		
mov	r3, #1		
str	r1, [ip, #4]		
str	r2, [ip]		
str	ip, [r4, #328]	; 0x148	
str	r1, [ip, #392]	; 0x188	
str	r1, [ip, #396]	; 0x18c	
cmp	r5, #0		
beq	108e58 <__register_exitproc+0xbc>		
add	r0, ip, lr, lsl #2		
cmp	r5, #2		
mov	r2, #1		
str	r8, [r0, #136]	; 0x88	
lsl	r2, r2, lr		
ldr	r1, [ip, #392]	; 0x188	
orr	r1, r1, r2		
str	r1, [ip, #392]	; 0x188	
str	r7, [r0, #264]	; 0x108	
ldreq	r1, [ip, #396]	; 0x18c	
orreq	r2, r1, r2		
streq	r2, [ip, #396]	; 0x18c	
add	lr, lr, #2		
str	r3, [ip, #4]		
mov	r0, #0		
str	r6, [ip, lr, lsl #2]		
pop	{r4, r5, r6, r7, r8, pc}		
mvn	r0, #0		
pop	{r4, r5, r6, r7, r8, pc}		
push	{r4, lr}		
mul	r1, r2, r1		
bl	1059a4 <_malloc_r>		
subs	r4, r0, #0		
beq	108eb8 <_calloc_r+0x44>		
ldr	r2, [r4, #-4]		
bic	r2, r2, #3		
sub	r2, r2, #4		
cmp	r2, #36	; 0x24	
bhi	108ef8 <_calloc_r+0x84>		
cmp	r2, #19		
movls	r3, r4		
bhi	108ec0 <_calloc_r+0x4c>		
mov	r2, #0		
str	r2, [r3]		
str	r2, [r3, #4]		
str	r2, [r3, #8]		
mov	r0, r4		
pop	{r4, pc}		
cmp	r2, #27		
mov	r1, #0		
addls	r3, r4, #8		
str	r1, [r4]		
str	r1, [r4, #4]		
bls	108ea8 <_calloc_r+0x34>		
cmp	r2, #36	; 0x24	
str	r1, [r4, #8]		
str	r1, [r4, #12]		
addne	r3, r4, #16		
streq	r1, [r4, #16]		
addeq	r3, r4, #24		
streq	r1, [r4, #20]		
b	108ea8 <_calloc_r+0x34>		
mov	r1, #0		
bl	1066c0 <memset>		
mov	r0, r4		
pop	{r4, pc}		
push	{r3, r4, r5, lr}		
movw	r4, #4944	; 0x1350	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r3, #0		
str	r3, [r4]		
bl	10a228 <_close>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
cmp	r1, #0		
beq	10902c <_fclose_r+0xec>		
cmp	r0, #0		
push	{r4, r5, r6, lr}		
mov	r6, r0		
mov	r4, r1		
beq	108f68 <_fclose_r+0x28>		
ldr	r3, [r0, #56]	; 0x38	
cmp	r3, #0		
beq	109014 <_fclose_r+0xd4>		
ldrsh	r3, [r4, #12]		
cmp	r3, #0		
bne	108f7c <_fclose_r+0x3c>		
mov	r0, #0		
pop	{r4, r5, r6, pc}		
mov	r0, r6		
mov	r1, r4		
bl	104ce0 <__sflush_r>		
ldr	r3, [r4, #44]	; 0x2c	
cmp	r3, #0		
mov	r5, r0		
beq	108fac <_fclose_r+0x6c>		
mov	r0, r6		
ldr	r1, [r4, #28]		
blx	r3		
cmp	r0, #0		
mvnlt	r5, #0		
ldrh	r3, [r4, #12]		
tst	r3, #128	; 0x80	
bne	10901c <_fclose_r+0xdc>		
ldr	r1, [r4, #48]	; 0x30	
cmp	r1, #0		
beq	108fe0 <_fclose_r+0xa0>		
add	r3, r4, #64	; 0x40	
cmp	r1, r3		
beq	108fd8 <_fclose_r+0x98>		
mov	r0, r6		
bl	1053ac <_free_r>		
mov	r3, #0		
str	r3, [r4, #48]	; 0x30	
ldr	r1, [r4, #68]	; 0x44	
cmp	r1, #0		
beq	108ffc <_fclose_r+0xbc>		
mov	r0, r6		
bl	1053ac <_free_r>		
mov	r3, #0		
str	r3, [r4, #68]	; 0x44	
bl	105270 <__sfp_lock_acquire>		
mov	r3, #0		
strh	r3, [r4, #12]		
bl	105274 <__sfp_lock_release>		
mov	r0, r5		
pop	{r4, r5, r6, pc}		
bl	105260 <__sinit>		
b	108f68 <_fclose_r+0x28>		
mov	r0, r6		
ldr	r1, [r4, #16]		
bl	1053ac <_free_r>		
b	108fb8 <_fclose_r+0x78>		
mov	r0, #0		
bx	lr		
movw	r3, #44472	; 0xadb8	
mov	r1, r0		
movt	r3, #16		
ldr	r0, [r3]		
b	108f40 <_fclose_r>		
ldrh	r3, [r2, #12]		
push	{r4, r5, r6, r7, r8, lr}		
tst	r3, #8192	; 0x2000	
mov	r4, r2		
orreq	r3, r3, #8192	; 0x2000	
ldreq	r2, [r2, #100]	; 0x64	
sub	sp, sp, #8		
strheq	r3, [r4, #12]		
mov	r7, r0		
orreq	r3, r2, #8192	; 0x2000	
streq	r3, [r4, #100]	; 0x64	
mov	r6, r1		
bl	1057e0 <__locale_mb_cur_max>		
cmp	r0, #1		
beq	109160 <_fputwc_r+0x118>		
mov	r0, r7		
add	r1, sp, #4		
mov	r2, r6		
add	r3, r4, #92	; 0x5c	
bl	10a058 <_wcrtomb_r>		
cmn	r0, #1		
mov	r8, r0		
beq	10914c <_fputwc_r+0x104>		
cmp	r0, #0		
ldrbne	r1, [sp, #4]		
beq	10917c <_fputwc_r+0x134>		
mov	r5, #0		
b	1090e0 <_fputwc_r+0x98>		
ldr	r3, [r4]		
strb	r1, [r3]		
ldr	r3, [r4]		
add	r3, r3, #1		
str	r3, [r4]		
add	r5, r5, #1		
cmp	r8, r5		
bls	10917c <_fputwc_r+0x134>		
add	r3, sp, #4		
ldrb	r1, [r3, r5]		
ldr	r3, [r4, #8]		
sub	r3, r3, #1		
str	r3, [r4, #8]		
cmp	r3, #0		
bge	1090b8 <_fputwc_r+0x70>		
ldr	r2, [r4, #24]		
cmp	r3, r2		
blt	109120 <_fputwc_r+0xd8>		
ldr	r3, [r4]		
strb	r1, [r3]		
ldr	r3, [r4]		
add	r2, r3, #1		
ldrb	r1, [r3]		
cmp	r1, #10		
strne	r2, [r4]		
bne	1090cc <_fputwc_r+0x84>		
mov	r0, r7		
mov	r2, r4		
bl	109f1c <__swbuf_r>		
cmn	r0, #1		
movne	r0, #0		
moveq	r0, #1		
cmp	r0, #0		
beq	1090cc <_fputwc_r+0x84>		
mvn	r0, #0		
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, pc}		
ldrh	r3, [r4, #12]		
orr	r3, r3, #64	; 0x40	
strh	r3, [r4, #12]		
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, pc}		
sub	r3, r6, #1		
cmp	r3, #254	; 0xfe	
bhi	109084 <_fputwc_r+0x3c>		
uxtb	r1, r6		
mov	r8, r0		
strb	r1, [sp, #4]		
b	1090b0 <_fputwc_r+0x68>		
mov	r0, r6		
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, pc}		
movw	r3, #44472	; 0xadb8	
movt	r3, #16		
push	{r4, r5, r6, lr}		
mov	r6, r0		
ldr	r4, [r3]		
mov	r5, r1		
cmp	r4, #0		
beq	1091bc <fputwc+0x34>		
ldr	r3, [r4, #56]	; 0x38	
cmp	r3, #0		
bne	1091bc <fputwc+0x34>		
mov	r0, r4		
bl	105260 <__sinit>		
mov	r0, r4		
mov	r1, r6		
mov	r2, r5		
pop	{r4, r5, r6, lr}		
b	109048 <_fputwc_r>		
push	{r3, r4, r5, lr}		
movw	r4, #4944	; 0x1350	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r1, r2		
mov	r3, #0		
str	r3, [r4]		
bl	10a230 <_fstat>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
ldr	r3, [r2, #8]		
cmp	r3, #0		
beq	1092ec <__sfvwrite_r+0xe0>		
ldrh	r3, [r1, #12]		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
tst	r3, #8		
sub	sp, sp, #12		
mov	r4, r1		
mov	r7, r2		
str	r0, [sp]		
beq	1092c0 <__sfvwrite_r+0xb4>		
ldr	r2, [r1, #16]		
cmp	r2, #0		
beq	1092c0 <__sfvwrite_r+0xb4>		
and	r8, r3, #2		
ldr	r5, [r7]		
uxth	r0, r8		
cmp	r0, #0		
beq	1092f4 <__sfvwrite_r+0xe8>		
mov	r8, #0		
mov	r9, #64512	; 0xfc00	
mov	r6, r8		
movt	r9, #32767	; 0x7fff	
cmp	r6, #0		
mov	r2, r8		
ldr	r0, [sp]		
beq	1092dc <__sfvwrite_r+0xd0>		
cmp	r6, r9		
ldr	sl, [r4, #36]	; 0x24	
ldr	r1, [r4, #28]		
movcc	r3, r6		
movcs	r3, r9		
blx	sl		
cmp	r0, #0		
add	r8, r8, r0		
rsb	r6, r0, r6		
ble	1093a0 <__sfvwrite_r+0x194>		
ldr	r3, [r7, #8]		
rsb	r0, r0, r3		
str	r0, [r7, #8]		
cmp	r0, #0		
bne	109268 <__sfvwrite_r+0x5c>		
mov	r0, #0		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r0, [sp]		
mov	r1, r4		
bl	1035e0 <__swsetup_r>		
cmp	r0, #0		
bne	109698 <__sfvwrite_r+0x48c>		
ldrh	r3, [r4, #12]		
b	109244 <__sfvwrite_r+0x38>		
ldr	r8, [r5]		
add	r5, r5, #8		
ldr	r6, [r5, #-4]		
b	109268 <__sfvwrite_r+0x5c>		
mov	r0, #0		
bx	lr		
ands	r8, r3, #1		
bne	1093b8 <__sfvwrite_r+0x1ac>		
mov	r6, r8		
cmp	r6, #0		
beq	10937c <__sfvwrite_r+0x170>		
tst	r3, #512	; 0x200	
ldr	r9, [r4, #8]		
beq	109480 <__sfvwrite_r+0x274>		
cmp	r6, r9		
mov	sl, r9		
bcc	10951c <__sfvwrite_r+0x310>		
tst	r3, #1152	; 0x480	
bne	109558 <__sfvwrite_r+0x34c>		
ldr	r0, [r4]		
mov	r2, sl		
mov	r1, r8		
bl	10972c <memmove>		
ldr	r3, [r4, #8]		
ldr	r2, [r4]		
mov	r0, r6		
rsb	r9, r9, r3		
str	r9, [r4, #8]		
add	r2, r2, sl		
str	r2, [r4]		
ldr	r3, [r7, #8]		
add	r8, r8, r0		
rsb	r6, r0, r6		
rsb	r0, r0, r3		
str	r0, [r7, #8]		
cmp	r0, #0		
beq	1092b4 <__sfvwrite_r+0xa8>		
cmp	r6, #0		
ldrh	r3, [r4, #12]		
bne	109308 <__sfvwrite_r+0xfc>		
ldr	r8, [r5]		
add	r5, r5, #8		
ldr	r6, [r5, #-4]		
b	109300 <__sfvwrite_r+0xf4>		
ldr	r0, [sp]		
mov	r1, r4		
bl	104f1c <_fflush_r>		
cmp	r0, #0		
beq	1094d0 <__sfvwrite_r+0x2c4>		
ldrh	r3, [r4, #12]		
orr	r3, r3, #64	; 0x40	
mvn	r0, #0		
strh	r3, [r4, #12]		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
mov	r8, r0		
mov	fp, r0		
mov	sl, r0		
mov	r9, r0		
cmp	r9, #0		
beq	10946c <__sfvwrite_r+0x260>		
cmp	fp, #0		
beq	10952c <__sfvwrite_r+0x320>		
ldr	r1, [r4, #20]		
cmp	r8, r9		
ldr	r3, [r4, #8]		
movcc	r2, r8		
movcs	r2, r9		
add	r3, r1, r3		
ldr	r0, [r4]		
cmp	r2, r3		
ldr	lr, [r4, #16]		
mov	r6, r2		
movle	ip, #0		
movgt	ip, #1		
cmp	r0, lr		
movls	ip, #0		
cmp	ip, #0		
bne	109620 <__sfvwrite_r+0x414>		
cmp	r2, r1		
blt	1094d8 <__sfvwrite_r+0x2cc>		
mov	r3, r1		
ldr	r6, [r4, #36]	; 0x24	
ldr	r0, [sp]		
mov	r2, sl		
ldr	r1, [r4, #28]		
blx	r6		
subs	r6, r0, #0		
ble	1093a0 <__sfvwrite_r+0x194>		
subs	r8, r8, r6		
beq	109500 <__sfvwrite_r+0x2f4>		
ldr	r3, [r7, #8]		
add	sl, sl, r6		
rsb	r9, r6, r9		
rsb	r6, r6, r3		
str	r6, [r7, #8]		
cmp	r6, #0		
beq	1092b4 <__sfvwrite_r+0xa8>		
cmp	r9, #0		
bne	1093d0 <__sfvwrite_r+0x1c4>		
ldr	sl, [r5]		
mov	fp, #0		
ldr	r9, [r5, #4]		
add	r5, r5, #8		
b	1093c8 <__sfvwrite_r+0x1bc>		
ldr	r0, [r4]		
ldr	r3, [r4, #16]		
cmp	r0, r3		
bhi	10949c <__sfvwrite_r+0x290>		
ldr	sl, [r4, #20]		
cmp	r6, sl		
bcs	1095e8 <__sfvwrite_r+0x3dc>		
cmp	r6, r9		
mov	r1, r8		
movcc	r9, r6		
mov	r2, r9		
bl	10972c <memmove>		
ldr	r3, [r4, #8]		
ldr	r2, [r4]		
rsb	r3, r9, r3		
str	r3, [r4, #8]		
cmp	r3, #0		
add	r3, r2, r9		
str	r3, [r4]		
beq	10938c <__sfvwrite_r+0x180>		
mov	r0, r9		
b	109354 <__sfvwrite_r+0x148>		
mov	r1, sl		
bl	10972c <memmove>		
ldr	r2, [r4, #8]		
ldr	r3, [r4]		
subs	r8, r8, r6		
rsb	r2, r6, r2		
str	r2, [r4, #8]		
add	r3, r3, r6		
str	r3, [r4]		
bne	109448 <__sfvwrite_r+0x23c>		
ldr	r0, [sp]		
mov	r1, r4		
bl	104f1c <_fflush_r>		
cmp	r0, #0		
bne	1093a0 <__sfvwrite_r+0x194>		
mov	fp, r8		
b	109448 <__sfvwrite_r+0x23c>		
ldr	r0, [r4]		
mov	r9, r6		
mov	sl, r6		
b	10932c <__sfvwrite_r+0x120>		
mov	r0, sl		
mov	r1, #10		
mov	r2, r9		
blx	106120 <memchr>		
cmp	r0, #0		
addne	r0, r0, #1		
addeq	r8, r9, #1		
movne	fp, #1		
rsbne	r8, sl, r0		
moveq	fp, #1		
b	1093d8 <__sfvwrite_r+0x1cc>		
ldr	sl, [r4, #20]		
ldr	r1, [r4, #16]		
ldr	r9, [r4]		
add	sl, sl, sl, lsl #1		
rsb	r9, r1, r9		
add	sl, sl, sl, lsr #31		
add	r0, r9, #1		
add	r0, r0, r6		
asr	sl, sl, #1		
cmp	sl, r0		
mov	r2, sl		
movcc	sl, r0		
movcc	r2, sl		
tst	r3, #1024	; 0x400	
beq	109660 <__sfvwrite_r+0x454>		
mov	r1, r2		
ldr	r0, [sp]		
bl	1059a4 <_malloc_r>		
subs	fp, r0, #0		
beq	1096a0 <__sfvwrite_r+0x494>		
ldr	r1, [r4, #16]		
mov	r2, r9		
bl	1061c0 <memcpy>		
ldrh	r3, [r4, #12]		
bic	r3, r3, #1152	; 0x480	
orr	r3, r3, #128	; 0x80	
strh	r3, [r4, #12]		
add	r0, fp, r9		
str	sl, [r4, #20]		
rsb	r9, r9, sl		
str	fp, [r4, #16]		
str	r9, [r4, #8]		
mov	sl, r6		
str	r0, [r4]		
mov	r9, r6		
b	10932c <__sfvwrite_r+0x120>		
cmn	r6, #-2147483647	; 0x80000001	
mov	r1, sl		
movcc	r0, r6		
mvncs	r0, #-2147483648	; 0x80000000	
bl	10a4d0 <__aeabi_idiv>		
ldr	r9, [r4, #36]	; 0x24	
ldr	r1, [r4, #28]		
mov	r2, r8		
mul	r3, r0, sl		
ldr	r0, [sp]		
blx	r9		
cmp	r0, #0		
bgt	109354 <__sfvwrite_r+0x148>		
b	1093a0 <__sfvwrite_r+0x194>		
mov	r2, r3		
mov	r1, sl		
str	r3, [sp, #4]		
bl	10972c <memmove>		
ldr	r2, [r4]		
mov	r1, r4		
ldr	r3, [sp, #4]		
ldr	r0, [sp]		
add	r2, r2, r3		
str	r2, [r4]		
bl	104f1c <_fflush_r>		
ldr	r3, [sp, #4]		
cmp	r0, #0		
bne	1093a0 <__sfvwrite_r+0x194>		
mov	r6, r3		
b	109440 <__sfvwrite_r+0x234>		
ldr	r0, [sp]		
bl	109898 <_realloc_r>		
subs	fp, r0, #0		
bne	1095c4 <__sfvwrite_r+0x3b8>		
ldr	r5, [sp]		
ldr	r1, [r4, #16]		
mov	r0, r5		
bl	1053ac <_free_r>		
ldrh	r3, [r4, #12]		
mov	r2, #12		
str	r2, [r5]		
bic	r3, r3, #128	; 0x80	
uxth	r3, r3		
b	1093a4 <__sfvwrite_r+0x198>		
mvn	r0, #0		
b	1092b8 <__sfvwrite_r+0xac>		
ldr	r1, [sp]		
mov	r2, #12		
ldrh	r3, [r4, #12]		
str	r2, [r1]		
b	1093a4 <__sfvwrite_r+0x198>		
push	{r3, r4, r5, lr}		
movw	r4, #4944	; 0x1350	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r3, #0		
str	r3, [r4]		
bl	10a248 <_isatty>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
push	{r3, r4, r5, lr}		
movw	r4, #4944	; 0x1350	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r1, r2		
mov	r2, r3		
mov	r3, #0		
str	r3, [r4]		
bl	10a268 <_lseek>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
cmp	r0, r1		
push	{r4, r5, r6, lr}		
bls	109768 <memmove+0x3c>		
add	r3, r1, r2		
cmp	r0, r3		
bcs	109768 <memmove+0x3c>		
cmp	r2, #0		
add	r1, r0, r2		
popeq	{r4, r5, r6, pc}		
rsb	r2, r2, r3		
ldrb	ip, [r3, #-1]!		
cmp	r3, r2		
strb	ip, [r1, #-1]!		
bne	109754 <memmove+0x28>		
pop	{r4, r5, r6, pc}		
cmp	r2, #15		
bhi	109798 <memmove+0x6c>		
mov	r3, r0		
cmp	r2, #0		
popeq	{r4, r5, r6, pc}		
sub	r3, r3, #1		
add	r2, r1, r2		
ldrb	ip, [r1], #1		
cmp	r1, r2		
strb	ip, [r3, #1]!		
bne	109784 <memmove+0x58>		
pop	{r4, r5, r6, pc}		
orr	r3, r0, r1		
tst	r3, #3		
bne	109848 <memmove+0x11c>		
add	ip, r0, #16		
add	r3, r1, #16		
mov	lr, r2		
ldr	r4, [r3, #-16]		
sub	lr, lr, #16		
cmp	lr, #15		
add	r3, r3, #16		
add	ip, ip, #16		
str	r4, [ip, #-32]	; 0xffffffe0	
ldr	r4, [r3, #-28]	; 0xffffffe4	
str	r4, [ip, #-28]	; 0xffffffe4	
ldr	r4, [r3, #-24]	; 0xffffffe8	
str	r4, [ip, #-24]	; 0xffffffe8	
ldr	r4, [r3, #-20]	; 0xffffffec	
str	r4, [ip, #-20]	; 0xffffffec	
bhi	1097b0 <memmove+0x84>		
sub	r3, r2, #16		
and	r6, r2, #15		
bic	r3, r3, #15		
cmp	r6, #3		
add	r3, r3, #16		
add	r1, r1, r3		
add	r3, r0, r3		
bls	109850 <memmove+0x124>		
sub	r4, r3, #4		
mov	lr, r1		
mov	ip, r6		
sub	ip, ip, #4		
ldr	r5, [lr], #4		
cmp	ip, #3		
str	r5, [r4, #4]!		
bhi	109810 <memmove+0xe4>		
sub	ip, r6, #4		
and	r2, r2, #3		
bic	ip, ip, #3		
cmp	r2, #0		
add	ip, ip, #4		
add	r3, r3, ip		
add	r1, r1, ip		
bne	10977c <memmove+0x50>		
pop	{r4, r5, r6, pc}		
mov	r3, r0		
b	10977c <memmove+0x50>		
mov	r2, r6		
b	109774 <memmove+0x48>		
push	{r3, r4, r5, lr}		
movw	r4, #4944	; 0x1350	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r1, r2		
mov	r2, r3		
mov	r3, #0		
str	r3, [r4]		
bl	10a2cc <_read>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
subs	r6, r1, #0		
sub	sp, sp, #12		
mov	r7, r2		
beq	109c28 <_realloc_r+0x390>		
mov	r8, r0		
bl	1067b4 <__malloc_lock>		
add	r4, r7, #11		
ldr	r3, [r6, #-4]		
cmp	r4, #22		
sub	r9, r6, #8		
bichi	r4, r4, #7		
bic	r5, r3, #3		
movls	r2, #16		
movls	r0, #0		
lsrhi	r0, r4, #31		
movhi	r2, r4		
movls	r4, r2		
cmp	r4, r7		
orrcc	r0, r0, #1		
cmp	r0, #0		
movne	r3, #12		
movne	r0, #0		
strne	r3, [r8]		
bne	10993c <_realloc_r+0xa4>		
cmp	r5, r2		
blt	109944 <_realloc_r+0xac>		
mov	r7, r6		
rsb	r2, r4, r5		
cmp	r2, #15		
bhi	109b2c <_realloc_r+0x294>		
add	r2, r9, r5		
and	r3, r3, #1		
orr	r5, r3, r5		
str	r5, [r9, #4]		
ldr	r3, [r2, #4]		
orr	r3, r3, #1		
str	r3, [r2, #4]		
mov	r0, r8		
bl	1067b8 <__malloc_unlock>		
mov	r0, r7		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
movw	fp, #45668	; 0xb264	
add	r1, r9, r5		
movt	fp, #16		
ldr	r0, [fp, #8]		
cmp	r0, r1		
beq	109c54 <_realloc_r+0x3bc>		
ldr	ip, [r1, #4]		
bic	r0, ip, #1		
add	r0, r1, r0		
ldr	r0, [r0, #4]		
tst	r0, #1		
bne	109a60 <_realloc_r+0x1c8>		
bic	ip, ip, #3		
add	ip, ip, r5		
cmp	ip, r2		
bge	109c38 <_realloc_r+0x3a0>		
tst	r3, #1		
bne	109b64 <_realloc_r+0x2cc>		
ldr	sl, [r6, #-8]		
rsb	sl, sl, r9		
ldr	r0, [sl, #4]		
bic	r0, r0, #3		
add	ip, ip, r0		
cmp	ip, r2		
blt	109a78 <_realloc_r+0x1e0>		
ldr	r0, [r1, #12]		
mov	r7, sl		
ldr	r1, [r1, #8]		
sub	r2, r5, #4		
cmp	r2, #36	; 0x24	
str	r0, [r1, #12]		
str	r1, [r0, #8]		
ldr	r1, [sl, #12]		
ldr	r0, [r7, #8]!		
str	r1, [r0, #12]		
str	r0, [r1, #8]		
bhi	109dcc <_realloc_r+0x534>		
cmp	r2, #19		
movls	r2, r7		
bls	109a38 <_realloc_r+0x1a0>		
ldr	r1, [r6]		
cmp	r2, #27		
addls	r2, sl, #16		
str	r1, [sl, #8]		
ldr	r1, [r6, #4]		
addls	r6, r6, #8		
str	r1, [sl, #12]		
bls	109a38 <_realloc_r+0x1a0>		
ldr	r3, [r6, #8]		
cmp	r2, #36	; 0x24	
addne	r2, sl, #24		
addeq	r2, sl, #32		
str	r3, [sl, #16]		
ldr	r3, [r6, #12]		
addne	r6, r6, #16		
str	r3, [sl, #20]		
ldreq	r3, [r6, #16]		
streq	r3, [sl, #24]		
ldreq	r3, [r6, #20]		
addeq	r6, r6, #24		
streq	r3, [sl, #28]		
ldr	r3, [r6]		
mov	r5, ip		
mov	r9, sl		
str	r3, [r2]		
ldr	r3, [r6, #4]		
str	r3, [r2, #4]		
ldr	r3, [r6, #8]		
str	r3, [r2, #8]		
ldr	r3, [sl, #4]		
b	109908 <_realloc_r+0x70>		
tst	r3, #1		
bne	109b64 <_realloc_r+0x2cc>		
ldr	sl, [r6, #-8]		
rsb	sl, sl, r9		
ldr	r0, [sl, #4]		
bic	r0, r0, #3		
add	r3, r0, r5		
cmp	r3, r2		
blt	109b64 <_realloc_r+0x2cc>		
mov	r7, sl		
ldr	r1, [sl, #12]		
ldr	r0, [r7, #8]!		
sub	r2, r5, #4		
cmp	r2, #36	; 0x24	
str	r1, [r0, #12]		
str	r0, [r1, #8]		
bhi	109d5c <_realloc_r+0x4c4>		
cmp	r2, #19		
movls	r1, r7		
bls	109b04 <_realloc_r+0x26c>		
ldr	r1, [r6]		
cmp	r2, #27		
str	r1, [sl, #8]		
ldr	r1, [r6, #4]		
addls	r6, r6, #8		
str	r1, [sl, #12]		
addls	r1, sl, #16		
bls	109b04 <_realloc_r+0x26c>		
ldr	r1, [r6, #8]		
cmp	r2, #36	; 0x24	
str	r1, [sl, #16]		
addne	r1, sl, #24		
ldr	r2, [r6, #12]		
addeq	r1, sl, #32		
addne	r6, r6, #16		
str	r2, [sl, #20]		
ldreq	r2, [r6, #16]		
streq	r2, [sl, #24]		
ldreq	r2, [r6, #20]		
addeq	r6, r6, #24		
streq	r2, [sl, #28]		
ldr	r2, [r6]		
mov	r5, r3		
mov	r9, sl		
str	r2, [r1]		
ldr	r3, [r6, #4]		
str	r3, [r1, #4]		
ldr	r3, [r6, #8]		
str	r3, [r1, #8]		
ldr	r3, [sl, #4]		
b	109908 <_realloc_r+0x70>		
add	r1, r9, r4		
and	r3, r3, #1		
add	ip, r1, r2		
orr	r4, r3, r4		
orr	r2, r2, #1		
str	r4, [r9, #4]		
str	r2, [r1, #4]		
mov	r0, r8		
ldr	r3, [ip, #4]		
add	r1, r1, #8		
orr	r3, r3, #1		
str	r3, [ip, #4]		
bl	1053ac <_free_r>		
b	109930 <_realloc_r+0x98>		
mov	r1, r7		
mov	r0, r8		
bl	1059a4 <_malloc_r>		
subs	r7, r0, #0		
beq	109930 <_realloc_r+0x98>		
ldr	r3, [r6, #-4]		
sub	r1, r7, #8		
bic	r2, r3, #1		
add	r2, r9, r2		
cmp	r1, r2		
beq	109db8 <_realloc_r+0x520>		
sub	r2, r5, #4		
cmp	r2, #36	; 0x24	
bhi	109dac <_realloc_r+0x514>		
cmp	r2, #19		
movls	r3, r7		
movls	r2, r6		
bls	109c00 <_realloc_r+0x368>		
ldr	r3, [r6]		
cmp	r2, #27		
addls	r2, r6, #8		
str	r3, [r7]		
ldr	r3, [r6, #4]		
str	r3, [r7, #4]		
addls	r3, r7, #8		
bls	109c00 <_realloc_r+0x368>		
ldr	r3, [r6, #8]		
cmp	r2, #36	; 0x24	
addne	r2, r6, #16		
addeq	r2, r6, #24		
str	r3, [r7, #8]		
ldr	r3, [r6, #12]		
str	r3, [r7, #12]		
addne	r3, r7, #16		
ldreq	r1, [r6, #16]		
addeq	r3, r7, #24		
streq	r1, [r7, #16]		
ldreq	r1, [r6, #20]		
streq	r1, [r7, #20]		
ldr	r1, [r2]		
str	r1, [r3]		
ldr	r1, [r2, #4]		
str	r1, [r3, #4]		
ldr	r2, [r2, #8]		
str	r2, [r3, #8]		
mov	r1, r6		
mov	r0, r8		
bl	1053ac <_free_r>		
b	109930 <_realloc_r+0x98>		
mov	r1, r2		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
b	1059a4 <_malloc_r>		
ldr	r2, [r1, #12]		
mov	r7, r6		
ldr	r1, [r1, #8]		
mov	r5, ip		
str	r2, [r1, #12]		
str	r1, [r2, #8]		
b	109908 <_realloc_r+0x70>		
ldr	r1, [r0, #4]		
add	ip, r4, #16		
bic	r1, r1, #3		
add	r1, r1, r5		
cmp	r1, ip		
bge	109d78 <_realloc_r+0x4e0>		
tst	r3, #1		
bne	109b64 <_realloc_r+0x2cc>		
ldr	sl, [r6, #-8]		
rsb	sl, sl, r9		
ldr	r0, [sl, #4]		
bic	r0, r0, #3		
add	r3, r1, r0		
cmp	ip, r3		
bgt	109a78 <_realloc_r+0x1e0>		
mov	r7, sl		
ldr	r1, [sl, #12]		
ldr	r0, [r7, #8]!		
sub	r2, r5, #4		
cmp	r2, #36	; 0x24	
str	r1, [r0, #12]		
str	r0, [r1, #8]		
bhi	109de8 <_realloc_r+0x550>		
cmp	r2, #19		
movls	r2, r7		
bls	109d10 <_realloc_r+0x478>		
ldr	r1, [r6]		
cmp	r2, #27		
addls	r2, sl, #16		
str	r1, [sl, #8]		
ldr	r1, [r6, #4]		
addls	r6, r6, #8		
str	r1, [sl, #12]		
bls	109d10 <_realloc_r+0x478>		
ldr	r1, [r6, #8]		
cmp	r2, #36	; 0x24	
str	r1, [sl, #16]		
ldr	r2, [r6, #12]		
addne	r6, r6, #16		
str	r2, [sl, #20]		
addne	r2, sl, #24		
ldreq	r1, [r6, #16]		
addeq	r2, sl, #32		
streq	r1, [sl, #24]		
ldreq	r1, [r6, #20]		
addeq	r6, r6, #24		
streq	r1, [sl, #28]		
ldr	r1, [r6]		
str	r1, [r2]		
ldr	r1, [r6, #4]		
str	r1, [r2, #4]		
ldr	r1, [r6, #8]		
str	r1, [r2, #8]		
add	r2, sl, r4		
rsb	r3, r4, r3		
str	r2, [fp, #8]		
orr	r3, r3, #1		
str	r3, [r2, #4]		
mov	r0, r8		
ldr	r3, [sl, #4]		
and	r3, r3, #1		
orr	r4, r4, r3		
str	r4, [sl, #4]		
bl	1067b8 <__malloc_unlock>		
mov	r0, r7		
b	10993c <_realloc_r+0xa4>		
mov	r1, r6		
mov	r0, r7		
mov	r5, r3		
mov	r9, sl		
bl	10972c <memmove>		
ldr	r3, [sl, #4]		
b	109908 <_realloc_r+0x70>		
add	r9, r9, r4		
rsb	r3, r4, r1		
str	r9, [fp, #8]		
orr	r3, r3, #1		
str	r3, [r9, #4]		
mov	r0, r8		
ldr	r3, [r6, #-4]		
and	r3, r3, #1		
orr	r4, r4, r3		
str	r4, [r6, #-4]		
bl	1067b8 <__malloc_unlock>		
mov	r0, r6		
b	10993c <_realloc_r+0xa4>		
mov	r1, r6		
bl	10972c <memmove>		
b	109c18 <_realloc_r+0x380>		
ldr	r2, [r7, #-4]		
mov	r7, r6		
bic	r2, r2, #3		
add	r5, r5, r2		
b	109908 <_realloc_r+0x70>		
mov	r1, r6		
mov	r0, r7		
mov	r5, ip		
mov	r9, sl		
bl	10972c <memmove>		
ldr	r3, [sl, #4]		
b	109908 <_realloc_r+0x70>		
mov	r1, r6		
mov	r0, r7		
str	r3, [sp, #4]		
bl	10972c <memmove>		
ldr	r3, [sp, #4]		
b	109d28 <_realloc_r+0x490>		
push	{r3, r4, r5, lr}		
mov	r4, r1		
ldr	r1, [r1]		
mov	r5, r0		
cmp	r1, #0		
beq	109e1c <cleanup_glue+0x1c>		
bl	109e00 <cleanup_glue>		
mov	r0, r5		
mov	r1, r4		
pop	{r3, r4, r5, lr}		
b	1053ac <_free_r>		
movw	r3, #44472	; 0xadb8	
movt	r3, #16		
ldr	r3, [r3]		
cmp	r0, r3		
bxeq	lr		
ldr	r3, [r0, #76]	; 0x4c	
push	{r4, r5, r6, lr}		
cmp	r3, #0		
mov	r5, r0		
beq	109e94 <_reclaim_reent+0x68>		
mov	r6, #0		
ldr	r1, [r3, r6]		
cmp	r1, #0		
beq	109e7c <_reclaim_reent+0x50>		
ldr	r4, [r1]		
mov	r0, r5		
bl	1053ac <_free_r>		
subs	r1, r4, #0		
bne	109e64 <_reclaim_reent+0x38>		
ldr	r3, [r5, #76]	; 0x4c	
add	r6, r6, #4		
cmp	r6, #128	; 0x80	
bne	109e58 <_reclaim_reent+0x2c>		
mov	r1, r3		
mov	r0, r5		
bl	1053ac <_free_r>		
ldr	r1, [r5, #64]	; 0x40	
cmp	r1, #0		
beq	109ea8 <_reclaim_reent+0x7c>		
mov	r0, r5		
bl	1053ac <_free_r>		
ldr	r1, [r5, #328]	; 0x148	
cmp	r1, #0		
beq	109ed8 <_reclaim_reent+0xac>		
add	r6, r5, #332	; 0x14c	
cmp	r1, r6		
beq	109ed8 <_reclaim_reent+0xac>		
ldr	r4, [r1]		
mov	r0, r5		
bl	1053ac <_free_r>		
cmp	r6, r4		
mov	r1, r4		
bne	109ec0 <_reclaim_reent+0x94>		
ldr	r1, [r5, #84]	; 0x54	
cmp	r1, #0		
beq	109eec <_reclaim_reent+0xc0>		
mov	r0, r5		
bl	1053ac <_free_r>		
ldr	r3, [r5, #56]	; 0x38	
cmp	r3, #0		
popeq	{r4, r5, r6, pc}		
ldr	r3, [r5, #60]	; 0x3c	
mov	r0, r5		
blx	r3		
ldr	r1, [r5, #736]	; 0x2e0	
cmp	r1, #0		
popeq	{r4, r5, r6, pc}		
mov	r0, r5		
pop	{r4, r5, r6, lr}		
b	109e00 <cleanup_glue>		
push	{r4, r5, r6, lr}		
subs	r6, r0, #0		
mov	r5, r1		
mov	r4, r2		
beq	109f3c <__swbuf_r+0x20>		
ldr	r3, [r6, #56]	; 0x38	
cmp	r3, #0		
beq	10a038 <__swbuf_r+0x11c>		
ldrh	r2, [r4, #12]		
ldr	r3, [r4, #24]		
uxth	ip, r2		
tst	ip, #8		
str	r3, [r4, #8]		
beq	109fd8 <__swbuf_r+0xbc>		
ldr	r3, [r4, #16]		
cmp	r3, #0		
beq	109fd8 <__swbuf_r+0xbc>		
tst	ip, #8192	; 0x2000	
uxtb	r5, r5		
orreq	r2, r2, #8192	; 0x2000	
strheq	r2, [r4, #12]		
ldreq	r1, [r4, #100]	; 0x64	
biceq	r2, r1, #8192	; 0x2000	
streq	r2, [r4, #100]	; 0x64	
ldr	r2, [r4]		
ldr	r1, [r4, #20]		
rsb	r3, r3, r2		
cmp	r3, r1		
addlt	r3, r3, #1		
bge	109ffc <__swbuf_r+0xe0>		
ldr	r1, [r4, #8]		
add	r0, r2, #1		
str	r0, [r4]		
sub	r1, r1, #1		
str	r1, [r4, #8]		
strb	r5, [r2]		
ldr	r2, [r4, #20]		
cmp	r2, r3		
beq	10a01c <__swbuf_r+0x100>		
ldrh	r3, [r4, #12]		
cmp	r5, #10		
movne	r3, #0		
andeq	r3, r3, #1		
cmp	r3, #0		
bne	10a01c <__swbuf_r+0x100>		
mov	r0, r5		
pop	{r4, r5, r6, pc}		
mov	r0, r6		
mov	r1, r4		
bl	1035e0 <__swsetup_r>		
cmp	r0, #0		
bne	10a030 <__swbuf_r+0x114>		
ldrh	r2, [r4, #12]		
ldr	r3, [r4, #16]		
uxth	ip, r2		
b	109f60 <__swbuf_r+0x44>		
mov	r0, r6		
mov	r1, r4		
bl	104f1c <_fflush_r>		
cmp	r0, #0		
bne	10a030 <__swbuf_r+0x114>		
ldr	r2, [r4]		
mov	r3, #1		
b	109f94 <__swbuf_r+0x78>		
mov	r0, r6		
mov	r1, r4		
bl	104f1c <_fflush_r>		
cmp	r0, #0		
beq	109fd0 <__swbuf_r+0xb4>		
mvn	r0, #0		
pop	{r4, r5, r6, pc}		
bl	105260 <__sinit>		
b	109f3c <__swbuf_r+0x20>		
movw	r3, #44472	; 0xadb8	
mov	r2, r1		
movt	r3, #16		
mov	r1, r0		
ldr	r0, [r3]		
b	109f1c <__swbuf_r>		
push	{r4, r5, r6, r7, r8, lr}		
subs	r6, r1, #0		
sub	sp, sp, #24		
mov	r4, r0		
mov	r5, r3		
beq	10a0b8 <_wcrtomb_r+0x60>		
movw	ip, #46708	; 0xb674	
mov	r7, r2		
movt	ip, #16		
ldr	r8, [ip]		
bl	1057d4 <__locale_charset>		
str	r5, [sp]		
mov	r1, r6		
mov	r2, r7		
mov	r3, r0		
mov	r0, r4		
blx	r8		
cmn	r0, #1		
moveq	r2, #0		
moveq	r3, #138	; 0x8a	
streq	r2, [r5]		
streq	r3, [r4]		
add	sp, sp, #24		
pop	{r4, r5, r6, r7, r8, pc}		
movw	r3, #46708	; 0xb674	
movt	r3, #16		
ldr	r7, [r3]		
bl	1057d4 <__locale_charset>		
str	r5, [sp]		
mov	r2, r6		
add	r1, sp, #12		
mov	r3, r0		
mov	r0, r4		
blx	r7		
b	10a09c <_wcrtomb_r+0x44>		
push	{r4, r5, r6, r7, r8, lr}		
movw	r3, #44472	; 0xadb8	
subs	r6, r0, #0		
movt	r3, #16		
sub	sp, sp, #24		
mov	r5, r2		
ldr	r4, [r3]		
beq	10a14c <wcrtomb+0x68>		
movw	r3, #46708	; 0xb674	
mov	r7, r1		
movt	r3, #16		
ldr	r8, [r3]		
bl	1057d4 <__locale_charset>		
str	r5, [sp]		
mov	r1, r6		
mov	r2, r7		
mov	r3, r0		
mov	r0, r4		
blx	r8		
cmn	r0, #1		
moveq	r2, #0		
moveq	r3, #138	; 0x8a	
streq	r2, [r5]		
streq	r3, [r4]		
add	sp, sp, #24		
pop	{r4, r5, r6, r7, r8, pc}		
movw	r3, #46708	; 0xb674	
movt	r3, #16		
ldr	r7, [r3]		
bl	1057d4 <__locale_charset>		
str	r5, [sp]		
mov	r2, r6		
add	r1, sp, #12		
mov	r3, r0		
mov	r0, r4		
blx	r7		
b	10a130 <wcrtomb+0x4c>		
cmp	r1, #0		
beq	10a198 <__ascii_wctomb+0x20>		
cmp	r2, #255	; 0xff	
strbls	r2, [r1]		
mvnhi	r1, #0		
movls	r1, #1		
movhi	r3, #138	; 0x8a	
strhi	r3, [r0]		
mov	r0, r1		
bx	lr		
movw	ip, #46708	; 0xb674	
push	{r4, r5, r6, r7, r8, lr}		
movt	ip, #16		
sub	sp, sp, #8		
mov	r7, r3		
mov	r8, r0		
mov	r6, r1		
mov	r5, r2		
ldr	r4, [ip]		
bl	1057d4 <__locale_charset>		
str	r7, [sp]		
mov	r1, r6		
mov	r2, r5		
mov	r3, r0		
mov	r0, r8		
blx	r4		
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, pc}		
b	10a1e8 <_exit>		
movw	r2, #112	; 0x70	
movw	ip, #4960	; 0x1360	
movt	r2, #17		
movt	ip, #17		
ldr	r3, [r2]		
movw	r1, #13152	; 0x3360	
movt	r1, #17		
cmp	r3, #0		
moveq	r3, ip		
add	r0, r3, r0		
cmp	r0, r1		
str	r0, [r2]		
movls	r0, r3		
mvnhi	r0, #0		
bx	lr		
mov	r0, #0		
bx	lr		
mov	r3, #8192	; 0x2000	
mov	r0, #0		
str	r3, [r1, #4]		
bx	lr		
mov	r0, #1		
bx	lr		
mov	r0, #1		
bx	lr		
push	{r3, lr}		
bl	10a3b8 <__errno>		
mov	r3, #29		
str	r3, [r0]		
mvn	r0, #0		
pop	{r3, pc}		
push	{r3, lr}		
bl	10a3b8 <__errno>		
mov	r3, #29		
str	r3, [r0]		
mvn	r0, #0		
pop	{r3, pc}		
push	{r4, r5, r6, lr}		
subs	r6, r2, #0		
ble	10a2c4 <read+0x44>		
sub	r5, r1, #1		
mov	r4, #0		
b	10a2a4 <read+0x24>		
add	r4, r4, #1		
cmp	r4, r6		
beq	10a2bc <read+0x3c>		
bl	10a3c8 <inbyte>		
cmp	r0, #10		
cmpne	r0, #13		
strb	r0, [r5, #1]!		
bne	10a298 <read+0x18>		
add	r6, r4, #1		
mov	r0, r6		
pop	{r4, r5, r6, pc}		
mov	r6, #0		
b	10a2bc <read+0x3c>		
push	{r4, r5, r6, lr}		
subs	r6, r2, #0		
ble	10a310 <_read+0x44>		
sub	r5, r1, #1		
mov	r4, #0		
b	10a2f0 <_read+0x24>		
add	r4, r4, #1		
cmp	r4, r6		
beq	10a308 <_read+0x3c>		
bl	10a3c8 <inbyte>		
cmp	r0, #10		
cmpne	r0, #13		
strb	r0, [r5, #1]!		
bne	10a2e4 <_read+0x18>		
add	r6, r4, #1		
mov	r0, r6		
pop	{r4, r5, r6, pc}		
mov	r6, #0		
b	10a308 <_read+0x3c>		
push	{r4, r5, r6, lr}		
subs	r6, r2, #0		
ble	10a360 <write+0x48>		
mov	r4, r1		
add	r5, r1, r6		
b	10a33c <write+0x24>		
bl	10a3d4 <outbyte>		
cmp	r4, r5		
beq	10a360 <write+0x48>		
ldrb	r0, [r4], #1		
cmp	r0, #10		
bne	10a330 <write+0x18>		
mov	r0, #13		
bl	10a3d4 <outbyte>		
ldrb	r0, [r4, #-1]		
bl	10a3d4 <outbyte>		
cmp	r4, r5		
bne	10a33c <write+0x24>		
mov	r0, r6		
pop	{r4, r5, r6, pc}		
push	{r4, r5, r6, lr}		
subs	r6, r2, #0		
ble	10a3b0 <_write+0x48>		
mov	r4, r1		
add	r5, r1, r6		
b	10a38c <_write+0x24>		
bl	10a3d4 <outbyte>		
cmp	r4, r5		
beq	10a3b0 <_write+0x48>		
ldrb	r0, [r4], #1		
cmp	r0, #10		
bne	10a380 <_write+0x18>		
mov	r0, #13		
bl	10a3d4 <outbyte>		
ldrb	r0, [r4, #-1]		
bl	10a3d4 <outbyte>		
cmp	r4, r5		
bne	10a38c <_write+0x24>		
mov	r0, r6		
pop	{r4, r5, r6, pc}		
movw	r3, #44472	; 0xadb8	
movt	r3, #16		
ldr	r0, [r3]		
bx	lr		
mov	r0, #4096	; 0x1000	
movt	r0, #57344	; 0xe000	
b	10a414 <XUartPs_RecvByte>		
mov	r1, r0		
mov	r0, #4096	; 0x1000	
movt	r0, #57344	; 0xe000	
b	10a3e4 <XUartPs_SendByte>		
push	{r4, r5, r6, lr}		
add	r4, r0, #44	; 0x2c	
mov	r5, r0		
mov	r6, r1		
mov	r0, r4		
bl	101148 <Xil_In32>		
tst	r0, #16		
bne	10a3f4 <XUartPs_SendByte+0x10>		
add	r0, r5, #48	; 0x30	
mov	r1, r6		
pop	{r4, r5, r6, lr}		
b	101160 <Xil_Out32>		
push	{r3, r4, r5, lr}		
add	r4, r0, #44	; 0x2c	
mov	r5, r0		
mov	r0, r4		
bl	101148 <Xil_In32>		
tst	r0, #2		
bne	10a420 <XUartPs_RecvByte+0xc>		
add	r0, r5, #48	; 0x30	
bl	101148 <Xil_In32>		
uxtb	r0, r0		
pop	{r3, r4, r5, pc}		
push	{r4, lr}		
movw	r1, #8191	; 0x1fff	
mov	r4, r0		
add	r0, r0, #12		
bl	101160 <Xil_Out32>		
mov	r0, r4		
mov	r1, #40	; 0x28	
bl	101160 <Xil_Out32>		
mov	r0, r4		
mov	r1, #3		
bl	101160 <Xil_Out32>		
add	r0, r4, #20		
movw	r1, #8191	; 0x1fff	
bl	101160 <Xil_Out32>		
add	r0, r4, #4		
mov	r1, #0		
bl	101160 <Xil_Out32>		
add	r0, r4, #32		
mov	r1, #32		
bl	101160 <Xil_Out32>		
add	r0, r4, #68	; 0x44	
mov	r1, #32		
bl	101160 <Xil_Out32>		
add	r0, r4, #28		
mov	r1, #0		
bl	101160 <Xil_Out32>		
add	r0, r4, #24		
movw	r1, #651	; 0x28b	
bl	101160 <Xil_Out32>		
add	r0, r4, #52	; 0x34	
mov	r1, #15		
bl	101160 <Xil_Out32>		
mov	r0, r4		
mov	r1, #296	; 0x128	
pop	{r4, lr}		
b	101160 <Xil_Out32>		
cmp	r1, #0		
beq	10a6e0 <.divsi3_skip_div0_test+0x208>		
eor	ip, r0, r1		
rsbmi	r1, r1, #0		
subs	r2, r1, #1		
beq	10a6ac <.divsi3_skip_div0_test+0x1d4>		
movs	r3, r0		
rsbmi	r3, r0, #0		
cmp	r3, r1		
bls	10a6b8 <.divsi3_skip_div0_test+0x1e0>		
tst	r1, r2		
beq	10a6c8 <.divsi3_skip_div0_test+0x1f0>		
clz	r2, r3		
clz	r0, r1		
sub	r2, r0, r2		
rsbs	r2, r2, #31		
addne	r2, r2, r2, lsl #1		
mov	r0, #0		
addne	pc, pc, r2, lsl #2		
nop	{0}		
cmp	r3, r1, lsl #31		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #31		
cmp	r3, r1, lsl #30		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #30		
cmp	r3, r1, lsl #29		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #29		
cmp	r3, r1, lsl #28		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #28		
cmp	r3, r1, lsl #27		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #27		
cmp	r3, r1, lsl #26		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #26		
cmp	r3, r1, lsl #25		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #25		
cmp	r3, r1, lsl #24		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #24		
cmp	r3, r1, lsl #23		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #23		
cmp	r3, r1, lsl #22		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #22		
cmp	r3, r1, lsl #21		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #21		
cmp	r3, r1, lsl #20		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #20		
cmp	r3, r1, lsl #19		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #19		
cmp	r3, r1, lsl #18		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #18		
cmp	r3, r1, lsl #17		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #17		
cmp	r3, r1, lsl #16		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #16		
cmp	r3, r1, lsl #15		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #15		
cmp	r3, r1, lsl #14		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #14		
cmp	r3, r1, lsl #13		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #13		
cmp	r3, r1, lsl #12		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #12		
cmp	r3, r1, lsl #11		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #11		
cmp	r3, r1, lsl #10		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #10		
cmp	r3, r1, lsl #9		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #9		
cmp	r3, r1, lsl #8		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #8		
cmp	r3, r1, lsl #7		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #7		
cmp	r3, r1, lsl #6		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #6		
cmp	r3, r1, lsl #5		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #5		
cmp	r3, r1, lsl #4		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #4		
cmp	r3, r1, lsl #3		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #3		
cmp	r3, r1, lsl #2		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #2		
cmp	r3, r1, lsl #1		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #1		
cmp	r3, r1		
adc	r0, r0, r0		
subcs	r3, r3, r1		
cmp	ip, #0		
rsbmi	r0, r0, #0		
bx	lr		
teq	ip, r0		
rsbmi	r0, r0, #0		
bx	lr		
movcc	r0, #0		
asreq	r0, ip, #31		
orreq	r0, r0, #1		
bx	lr		
clz	r2, r1		
rsb	r2, r2, #31		
cmp	ip, #0		
lsr	r0, r3, r2		
rsbmi	r0, r0, #0		
bx	lr		
cmp	r0, #0		
mvngt	r0, #-2147483648	; 0x80000000	
movlt	r0, #-2147483648	; 0x80000000	
b	1014e4 <__aeabi_idiv0>		
cmp	r1, #0		
beq	10a6e0 <.divsi3_skip_div0_test+0x208>		
push	{r0, r1, lr}		
bl	10a4d8 <.divsi3_skip_div0_test>		
pop	{r1, r2, lr}		
mul	r3, r2, r0		
sub	r1, r1, r3		
bx	lr		
cmp	r3, #0		
cmpeq	r2, #0		
bne	10a730 <__aeabi_uldivmod+0x20>		
cmp	r1, #0		
cmpeq	r0, #0		
mvnne	r1, #0		
mvnne	r0, #0		
b	1014e4 <__aeabi_idiv0>		
sub	sp, sp, #8		
push	{sp, lr}		
bl	10a788 <__gnu_uldivmod_helper>		
ldr	lr, [sp, #4]		
add	sp, sp, #8		
pop	{r2, r3}		
bx	lr		
push	{r4, r5, r6, r7, r8, lr}		
mov	r8, r3		
mov	r4, r2		
ldr	r5, [sp, #24]		
mov	r6, r0		
mov	r7, r1		
bl	10a7c8 <__divdi3>		
umull	r2, r3, r4, r0		
mul	r4, r4, r1		
mla	r4, r0, r8, r4		
add	r3, r4, r3		
subs	r6, r6, r2		
sbc	r7, r7, r3		
strd	r6, [r5]		
pop	{r4, r5, r6, r7, r8, pc}		
push	{r3, r4, r5, r6, r7, r8, r9, lr}		
mov	r6, r2		
mov	r8, r0		
mov	r9, r1		
mov	r5, r3		
ldr	r7, [sp, #32]		
bl	10a970 <__udivdi3>		
mul	r3, r0, r5		
umull	r4, r5, r0, r6		
mla	r6, r6, r1, r3		
add	r5, r6, r5		
subs	r4, r8, r4		
sbc	r5, r9, r5		
strd	r4, [r7]		
pop	{r3, r4, r5, r6, r7, r8, r9, pc}		
andeq	r0, r0, r0		
cmp	r1, #0		
push	{r4, r5, r6, r7, r8, r9, lr}		
movge	ip, #0		
movge	r8, r0		
movge	r9, r1		
blt	10a954 <__divdi3+0x18c>		
cmp	r3, #0		
movge	r0, r2		
movge	r1, r3		
blt	10a944 <__divdi3+0x17c>		
cmp	r9, r1		
mov	r4, r8		
cmpeq	r8, r0		
mov	r5, r9		
movcc	r4, #0		
movcc	r5, #0		
bcc	10a8fc <__divdi3+0x134>		
cmp	r1, #0		
clzeq	r3, r0		
clzne	r2, r1		
addeq	r2, r3, #32		
cmp	r9, #0		
clzeq	r3, r8		
clzne	r3, r9		
addeq	r3, r3, #32		
rsb	r3, r3, r2		
sub	r2, r3, #32		
lsl	r7, r1, r3		
orr	r7, r7, r0, lsl r2		
rsb	lr, r3, #32		
orr	r7, r7, r0, lsr lr		
lsl	r6, r0, r3		
cmp	r9, r7		
mov	r2, r3		
cmpeq	r8, r6		
bcs	10a924 <__divdi3+0x15c>		
vmov.i32	d16, #0	; 0x00000000	
cmp	r3, #0		
vmoveq	r4, r5, d16		
beq	10a8fc <__divdi3+0x134>		
lsrs	r1, r7, #1		
rrx	r0, r6		
b	10a894 <__divdi3+0xcc>		
subs	r4, r4, r0		
sbc	r5, r5, r1		
adds	r4, r4, r4		
adc	r5, r5, r5		
adds	r4, r4, #1		
adc	r5, r5, #0		
subs	r3, r3, #1		
beq	10a8b0 <__divdi3+0xe8>		
cmp	r1, r5		
cmpeq	r0, r4		
bls	10a874 <__divdi3+0xac>		
adds	r4, r4, r4		
adc	r5, r5, r5		
subs	r3, r3, #1		
bne	10a894 <__divdi3+0xcc>		
lsr	r0, r4, r2		
rsb	r3, r2, #32		
orr	r0, r0, r5, lsl r3		
sub	lr, r2, #32		
lsr	r1, r5, r2		
orr	r0, r0, r5, lsr lr		
vmov.32	d18[0], r2		
vmov	d17, r0, r1		
vmov	r0, r1, d16		
vshl.u64	d16, d17, d18		
vmov	r2, r3, d16		
adds	r0, r0, r4		
adc	r1, r1, r5		
mov	r4, r0		
mov	r5, r1		
subs	r2, r4, r2		
sbc	r3, r5, r3		
mov	r4, r2		
mov	r5, r3		
adds	r0, ip, #0		
mov	r1, #0		
movne	r0, #1		
rsbs	r2, r0, #0		
rsc	r3, r1, #0		
eor	r4, r4, r2		
eor	r5, r5, r3		
adds	r0, r0, r4		
adc	r1, r1, r5		
pop	{r4, r5, r6, r7, r8, r9, pc}		
vldr	d16, [pc, #60]	; 10a968 <__divdi3+0x1a0>	
mov	r4, r8		
mov	r5, r9		
subs	r4, r4, r6		
sbc	r5, r5, r7		
vmov.32	d17[0], r3		
vshl.u64	d16, d16, d17		
b	10a85c <__divdi3+0x94>		
rsbs	r0, r2, #0		
mvn	ip, ip		
rsc	r1, r3, #0		
b	10a7f0 <__divdi3+0x28>		
rsbs	r8, r0, #0		
mvn	ip, #0		
rsc	r9, r1, #0		
b	10a7e0 <__divdi3+0x18>		
nop	{0}		
andeq	r0, r0, r1		
andeq	r0, r0, r0		
cmp	r1, r3		
cmpeq	r0, r2		
push	{r4, r5}		
mov	r4, r2		
mov	r5, r3		
bcc	10aa74 <__udivdi3+0x104>		
cmp	r3, #0		
vmov	d16, r4, r5		
clzeq	r3, r2		
clzne	ip, r3		
addeq	ip, r3, #32		
cmp	r1, #0		
clzeq	r3, r0		
clzne	r3, r1		
addeq	r3, r3, #32		
rsb	r3, r3, ip		
vmov.32	d17[0], r3		
mov	r2, r3		
vshl.u64	d16, d16, d17		
vmov	r4, r5, d16		
cmp	r1, r5		
cmpeq	r0, r4		
bcs	10aa5c <__udivdi3+0xec>		
vmov.i32	d16, #0	; 0x00000000	
cmp	r3, #0		
beq	10aa50 <__udivdi3+0xe0>		
lsrs	r5, r5, #1		
rrx	r4, r4		
b	10aa04 <__udivdi3+0x94>		
subs	r0, r0, r4		
sbc	r1, r1, r5		
adds	r0, r0, r0		
adc	r1, r1, r1		
adds	r0, r0, #1		
adc	r1, r1, #0		
subs	r3, r3, #1		
beq	10aa20 <__udivdi3+0xb0>		
cmp	r5, r1		
cmpeq	r4, r0		
bls	10a9e4 <__udivdi3+0x74>		
adds	r0, r0, r0		
adc	r1, r1, r1		
subs	r3, r3, #1		
bne	10aa04 <__udivdi3+0x94>		
vmov	d18, r0, r1		
rsb	r3, r2, #32		
lsr	r0, r0, r2		
sub	ip, r2, #32		
orr	r0, r0, r1, lsl r3		
vadd.i64	d17, d18, d16		
orr	r0, r0, r1, lsr ip		
lsr	r1, r1, r2		
vmov.32	d18[0], r2		
vmov	d16, r0, r1		
vshl.u64	d16, d16, d18		
vsub.i64	d16, d17, d16		
vmov	r0, r1, d16		
pop	{r4, r5}		
bx	lr		
vldr	d16, [pc, #36]	; 10aa88 <__udivdi3+0x118>	
subs	r0, r0, r4		
sbc	r1, r1, r5		
vmov.32	d17[0], r3		
vshl.u64	d16, d16, d17		
b	10a9d0 <__udivdi3+0x60>		
vmov.i32	d16, #0	; 0x00000000	
pop	{r4, r5}		
vmov	r0, r1, d16		
bx	lr		
nop	{0}		
andeq	r0, r0, r1		
andeq	r0, r0, r0		
push	{r4, lr}		
movw	r4, #44404	; 0xad74	
bl	100638 <init_platform>		
movt	r4, #16		
mov	r1, #2		
ldr	r0, [r4]		
add	ip, r0, #1584	; 0x630	
sub	r3, r0, #4		
add	ip, ip, #12		
add	r2, r3, #80	; 0x50	
str	r1, [r3, #4]!		
cmp	r2, r3		
bne	10aab8 <main+0x28>		
cmp	ip, r2		
mov	r3, r2		
bne	10aab4 <main+0x24>		
ldr	r1, [r4, #4]		
mov	ip, #1		
add	lr, r1, #1584	; 0x630	
sub	r3, r1, #4		
add	lr, lr, #12		
add	r2, r3, #80	; 0x50	
str	ip, [r3, #4]!		
cmp	r3, r2		
bne	10aae8 <main+0x58>		
cmp	lr, r3		
bne	10aae4 <main+0x54>		
ldr	r2, [r4, #8]		
mov	lr, #0		
add	r4, r2, #1584	; 0x630	
sub	r3, r2, #4		
add	r4, r4, #12		
add	ip, r3, #80	; 0x50	
str	lr, [r3, #4]!		
cmp	r3, ip		
bne	10ab14 <main+0x84>		
cmp	r3, r4		
bne	10ab10 <main+0x80>		
bl	100574 <multi_matrix>		
bl	10063c <cleanup_platform>		
mov	r0, #0		
pop	{r4, pc}		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
bxeq	lr		
movw	r0, #5404	; 0x151c	
movt	r0, #16		
b	1038a0 <atexit>		
mov	ip, sp		
push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}		
sub	fp, ip, #4		
sub	sp, fp, #40	; 0x28	
ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}		
bx	lr		
mov	ip, sp		
push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}		
sub	fp, ip, #4		
sub	sp, fp, #40	; 0x28	
ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}		
bx	lr		
andseq	sl, r0, r0, asr #27		
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
andeq	r0, r0, r0		
andeq	r0, r0, r5		
andeq	r0, r0, r9, lsl r0		
andeq	r0, r0, sp, ror r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
svccc	0x00f00000	; IMB	
andeq	r0, r0, r0		
eormi	r0, r4, r0		
andeq	r0, r0, r0		
subsmi	r0, r9, r0		
andeq	r0, r0, r0		
addmi	r4, pc, r0		
andeq	r0, r0, r0		
sbcmi	r8, r3, r0, lsl #16		
andeq	r0, r0, r0		
rscsmi	r6, r8, r0, lsl #20		
andeq	r0, r0, r0		
smlawbmi	lr, r0, r4, r8		
andeq	r0, r0, r0		
ldrdmi	r1, [r3, #-32]!	; 0xffffffe0	
andeq	r0, r0, r0		
orrsmi	sp, r7, r4, lsl #15		
andeq	r0, r0, r0		
bicmi	ip, sp, r5, ror #26		
andcs	r0, r0, r0		
andmi	sl, r2, #95	; 0x5f	
stmda	r0, {}	; <UNPREDICTABLE>	
eorsmi	r4, r7, #7733248	; 0x760000	
andge	r0, r0, #0		
rsbmi	r1, sp, #148, 20	; 0x94000	
strb	r0, [r0, #-0]		
adcmi	r3, r2, #156	; 0x9c	
cdpne	0, 9, cr0, cr0, cr0, {0}		
sbcsmi	fp, r6, #196, 24	; 0xc400	
ldrtcs	r0, [r4], -r0		
movwmi	r6, #52213	; 0xcbf5	
strbcc	r8, [r0, r0]!		
movtmi	ip, #4985	; 0x1379	
ldrbhi	sl, [r8]		
cmnmi	r6, #1459617792	; 0x57000000	
strbvs	ip, [lr, -r0, lsl #16]		
		; <UNDEFINED> instruction: 0x43abc16d	
addsvs	r3, r1, r0, lsl #26		
mvnmi	r5, #228, 16	; 0xe40000	
ldmvc	r5!, {r6, sl, fp, pc}		
ldrmi	sl, [r5], #-3869	; 0xfffff0e3	
usatle	lr, #2, r0, asr #30		
strbmi	r1, [fp], #-2788	; 0xfffff51c	
		; <UNDEFINED> instruction: 0x064dd592	
strmi	pc, [r0], #207	; 0xcf	
		; <UNDEFINED> instruction: 0xc7e14af6	
ldrtmi	r2, [r5], #3330	; 0xd02	
ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^		
strbtmi	r7, [sl], #2115	; 0x843	
		; <UNDEFINED> instruction: 0x97d889bc	
lfmcc	f5, 1, [ip], {178}	; 0xb2	
strle	sl, [r8, #1843]!	; 0x733	
stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^		
ldrbtmi	sl, [r4], #1853	; 0x73d	
adccc	r0, r5, #1012	; 0x3f4	
svcgt	0x008c979d		
ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8	
strtvs	r6, [ip], #3907	; 0xf43	
beq	ff30c554 <LRemap+0x130c545>		
strbcc	r8, [r0, r0]!		
movtmi	ip, #4985	; 0x1379	
strlt	r6, [r5, #-3607]	; 0xfffff1e9	
		; <UNDEFINED> instruction: 0x4693b8b5	
ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>	
ldcmi	15, cr4, [r8, #-12]!		
		; <UNDEFINED> instruction: 0xf9301d32	
bpl	fe1a89f4 <LRemap+0x1a89e5>		
svcvc	0x0073bf3c		
ldrvc	r4, [r5, #-4061]	; 0xfffff023	
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
strtvs	r5, [r5], #-2883	; 0xfffff4bd	
strtvs	r5, [r5], #-2909	; 0xfffff4a3	
eorscs	r2, sp, sp, asr r0		
beq	923da0 <__undef_stack+0x80d240>		
andeq	r0, r0, sp		
andeq	r0, r0, r3, asr #32		
subeq	r4, r6, r9, asr #28		
rsbeq	r6, r6, r9, ror #28		
subeq	r4, lr, lr, asr #2		
rsbeq	r6, lr, lr, ror #2		
teqcc	r2, #48, 2		
		; <UNDEFINED> instruction: 0x37363534	
submi	r3, r1, #56, 18	; 0xe0000	
strbmi	r4, [r5], -r3, asr #8		
andeq	r0, r0, r0		
teqcc	r2, #48, 2		
		; <UNDEFINED> instruction: 0x37363534	
rsbvs	r3, r1, #56, 18	; 0xe0000	
strbtvs	r6, [r5], -r3, ror #8		
andeq	r0, r0, r0		
ldclvs	14, cr6, [r5], #-160	; 0xffffff60	
andeq	r2, r0, ip, ror #18		
andeq	r0, r0, r0, lsr r0		
stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^		
ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^		
andeq	r0, r0, r0		
subeq	r6, lr, lr, asr #2		
ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^		
andeq	r0, r0, r8, asr r0		
andeq	r0, r0, lr, lsr #32		
andeq	r0, r0, r0		
mulseq	r1, r0, r0		
		; <UNDEFINED> instruction: 0x001106d0	
andseq	r0, r1, r0, lsl sp		
andseq	r1, r0, r4, ror #1		
andeq	r0, r0, r0		
andseq	r1, r0, r4, ror #1		
andeq	r0, r0, r0		
andseq	r1, r0, r4, ror #1		
andeq	r0, r0, r0		
ldrsheq	r1, [r0], -r0		
andeq	r0, r0, r0		
andseq	r1, r0, r8, ror #1		
andeq	r0, r0, r0		
andseq	r1, r0, r4, ror #1		
andeq	r0, r0, r0		
andseq	r1, r0, r4, ror #1		
andeq	r0, r0, r0		
andseq	sl, r0, r0, asr #27		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andseq	fp, r0, ip, lsr #1		
andseq	fp, r0, r4, lsl r1		
andseq	fp, r0, ip, ror r1		
andseq	sl, r0, ip, lsl #26		
andeq	r0, r0, r1		
andeq	r0, r0, r0		
blge	ff457ab0 <LRemap+0x1457aa1>		
		; <UNDEFINED> instruction: 0xe66d1234	
andeq	sp, r5, ip, ror #29		
andeq	r0, r0, fp		
stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^		
andeq	r0, r0, r9, asr #32		
andeq	r0, r0, r1		
stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^		
andeq	r0, r0, r9, asr #32		
andseq	sl, r0, ip, ror #26		
andseq	sl, r0, r0, lsr sp		
andseq	sl, r0, r0, lsr sp		
andseq	sl, r0, r0, lsr sp		
andseq	sl, r0, r0, lsr sp		
andseq	sl, r0, r0, lsr sp		
andseq	sl, r0, r0, lsr sp		
andseq	sl, r0, r0, lsr sp		
andseq	sl, r0, r0, lsr sp		
andseq	sl, r0, r0, lsr sp		
		; <UNDEFINED> instruction: 0xffffffff	
		; <UNDEFINED> instruction: 0xffffffff	
		; <UNDEFINED> instruction: 0xffffffff	
strdeq	pc, [r0], -pc	; <UNPREDICTABLE>	
andseq	fp, r0, r4, ror #4		
andseq	fp, r0, r4, ror #4		
andseq	fp, r0, ip, ror #4		
andseq	fp, r0, ip, ror #4		
andseq	fp, r0, r4, ror r2		
andseq	fp, r0, r4, ror r2		
andseq	fp, r0, ip, ror r2		
andseq	fp, r0, ip, ror r2		
andseq	fp, r0, r4, lsl #5		
andseq	fp, r0, r4, lsl #5		
andseq	fp, r0, ip, lsl #5		
andseq	fp, r0, ip, lsl #5		
mulseq	r0, r4, r2		
mulseq	r0, r4, r2		
mulseq	r0, ip, r2		
mulseq	r0, ip, r2		
andseq	fp, r0, r4, lsr #5		
andseq	fp, r0, r4, lsr #5		
andseq	fp, r0, ip, lsr #5		
andseq	fp, r0, ip, lsr #5		
		; <UNDEFINED> instruction: 0x0010b2b4	
		; <UNDEFINED> instruction: 0x0010b2b4	
		; <UNDEFINED> instruction: 0x0010b2bc	
		; <UNDEFINED> instruction: 0x0010b2bc	
andseq	fp, r0, r4, asr #5		
andseq	fp, r0, r4, asr #5		
andseq	fp, r0, ip, asr #5		
andseq	fp, r0, ip, asr #5		
		; <UNDEFINED> instruction: 0x0010b2d4	
		; <UNDEFINED> instruction: 0x0010b2d4	
		; <UNDEFINED> instruction: 0x0010b2dc	
		; <UNDEFINED> instruction: 0x0010b2dc	
andseq	fp, r0, r4, ror #5		
andseq	fp, r0, r4, ror #5		
andseq	fp, r0, ip, ror #5		
andseq	fp, r0, ip, ror #5		
		; <UNDEFINED> instruction: 0x0010b2f4	
		; <UNDEFINED> instruction: 0x0010b2f4	
		; <UNDEFINED> instruction: 0x0010b2fc	
		; <UNDEFINED> instruction: 0x0010b2fc	
andseq	fp, r0, r4, lsl #6		
andseq	fp, r0, r4, lsl #6		
andseq	fp, r0, ip, lsl #6		
andseq	fp, r0, ip, lsl #6		
andseq	fp, r0, r4, lsl r3		
andseq	fp, r0, r4, lsl r3		
andseq	fp, r0, ip, lsl r3		
andseq	fp, r0, ip, lsl r3		
andseq	fp, r0, r4, lsr #6		
andseq	fp, r0, r4, lsr #6		
andseq	fp, r0, ip, lsr #6		
andseq	fp, r0, ip, lsr #6		
andseq	fp, r0, r4, lsr r3		
andseq	fp, r0, r4, lsr r3		
andseq	fp, r0, ip, lsr r3		
andseq	fp, r0, ip, lsr r3		
andseq	fp, r0, r4, asr #6		
andseq	fp, r0, r4, asr #6		
andseq	fp, r0, ip, asr #6		
andseq	fp, r0, ip, asr #6		
andseq	fp, r0, r4, asr r3		
andseq	fp, r0, r4, asr r3		
andseq	fp, r0, ip, asr r3		
andseq	fp, r0, ip, asr r3		
andseq	fp, r0, r4, ror #6		
andseq	fp, r0, r4, ror #6		
andseq	fp, r0, ip, ror #6		
andseq	fp, r0, ip, ror #6		
andseq	fp, r0, r4, ror r3		
andseq	fp, r0, r4, ror r3		
andseq	fp, r0, ip, ror r3		
andseq	fp, r0, ip, ror r3		
andseq	fp, r0, r4, lsl #7		
andseq	fp, r0, r4, lsl #7		
andseq	fp, r0, ip, lsl #7		
andseq	fp, r0, ip, lsl #7		
mulseq	r0, r4, r3		
mulseq	r0, r4, r3		
mulseq	r0, ip, r3		
mulseq	r0, ip, r3		
andseq	fp, r0, r4, lsr #7		
andseq	fp, r0, r4, lsr #7		
andseq	fp, r0, ip, lsr #7		
andseq	fp, r0, ip, lsr #7		
		; <UNDEFINED> instruction: 0x0010b3b4	
		; <UNDEFINED> instruction: 0x0010b3b4	
		; <UNDEFINED> instruction: 0x0010b3bc	
		; <UNDEFINED> instruction: 0x0010b3bc	
andseq	fp, r0, r4, asr #7		
andseq	fp, r0, r4, asr #7		
andseq	fp, r0, ip, asr #7		
andseq	fp, r0, ip, asr #7		
		; <UNDEFINED> instruction: 0x0010b3d4	
		; <UNDEFINED> instruction: 0x0010b3d4	
		; <UNDEFINED> instruction: 0x0010b3dc	
		; <UNDEFINED> instruction: 0x0010b3dc	
andseq	fp, r0, r4, ror #7		
andseq	fp, r0, r4, ror #7		
andseq	fp, r0, ip, ror #7		
andseq	fp, r0, ip, ror #7		
		; <UNDEFINED> instruction: 0x0010b3f4	
		; <UNDEFINED> instruction: 0x0010b3f4	
		; <UNDEFINED> instruction: 0x0010b3fc	
		; <UNDEFINED> instruction: 0x0010b3fc	
andseq	fp, r0, r4, lsl #8		
andseq	fp, r0, r4, lsl #8		
andseq	fp, r0, ip, lsl #8		
andseq	fp, r0, ip, lsl #8		
andseq	fp, r0, r4, lsl r4		
andseq	fp, r0, r4, lsl r4		
andseq	fp, r0, ip, lsl r4		
andseq	fp, r0, ip, lsl r4		
andseq	fp, r0, r4, lsr #8		
andseq	fp, r0, r4, lsr #8		
andseq	fp, r0, ip, lsr #8		
andseq	fp, r0, ip, lsr #8		
andseq	fp, r0, r4, lsr r4		
andseq	fp, r0, r4, lsr r4		
andseq	fp, r0, ip, lsr r4		
andseq	fp, r0, ip, lsr r4		
andseq	fp, r0, r4, asr #8		
andseq	fp, r0, r4, asr #8		
andseq	fp, r0, ip, asr #8		
andseq	fp, r0, ip, asr #8		
andseq	fp, r0, r4, asr r4		
andseq	fp, r0, r4, asr r4		
andseq	fp, r0, ip, asr r4		
andseq	fp, r0, ip, asr r4		
andseq	fp, r0, r4, ror #8		
andseq	fp, r0, r4, ror #8		
andseq	fp, r0, ip, ror #8		
andseq	fp, r0, ip, ror #8		
andseq	fp, r0, r4, ror r4		
andseq	fp, r0, r4, ror r4		
andseq	fp, r0, ip, ror r4		
andseq	fp, r0, ip, ror r4		
andseq	fp, r0, r4, lsl #9		
andseq	fp, r0, r4, lsl #9		
andseq	fp, r0, ip, lsl #9		
andseq	fp, r0, ip, lsl #9		
mulseq	r0, r4, r4		
mulseq	r0, r4, r4		
mulseq	r0, ip, r4		
mulseq	r0, ip, r4		
andseq	fp, r0, r4, lsr #9		
andseq	fp, r0, r4, lsr #9		
andseq	fp, r0, ip, lsr #9		
andseq	fp, r0, ip, lsr #9		
		; <UNDEFINED> instruction: 0x0010b4b4	
		; <UNDEFINED> instruction: 0x0010b4b4	
		; <UNDEFINED> instruction: 0x0010b4bc	
		; <UNDEFINED> instruction: 0x0010b4bc	
andseq	fp, r0, r4, asr #9		
andseq	fp, r0, r4, asr #9		
andseq	fp, r0, ip, asr #9		
andseq	fp, r0, ip, asr #9		
		; <UNDEFINED> instruction: 0x0010b4d4	
		; <UNDEFINED> instruction: 0x0010b4d4	
		; <UNDEFINED> instruction: 0x0010b4dc	
		; <UNDEFINED> instruction: 0x0010b4dc	
andseq	fp, r0, r4, ror #9		
andseq	fp, r0, r4, ror #9		
andseq	fp, r0, ip, ror #9		
andseq	fp, r0, ip, ror #9		
		; <UNDEFINED> instruction: 0x0010b4f4	
		; <UNDEFINED> instruction: 0x0010b4f4	
		; <UNDEFINED> instruction: 0x0010b4fc	
		; <UNDEFINED> instruction: 0x0010b4fc	
andseq	fp, r0, r4, lsl #10		
andseq	fp, r0, r4, lsl #10		
andseq	fp, r0, ip, lsl #10		
andseq	fp, r0, ip, lsl #10		
andseq	fp, r0, r4, lsl r5		
andseq	fp, r0, r4, lsl r5		
andseq	fp, r0, ip, lsl r5		
andseq	fp, r0, ip, lsl r5		
andseq	fp, r0, r4, lsr #10		
andseq	fp, r0, r4, lsr #10		
andseq	fp, r0, ip, lsr #10		
andseq	fp, r0, ip, lsr #10		
andseq	fp, r0, r4, lsr r5		
andseq	fp, r0, r4, lsr r5		
andseq	fp, r0, ip, lsr r5		
andseq	fp, r0, ip, lsr r5		
andseq	fp, r0, r4, asr #10		
andseq	fp, r0, r4, asr #10		
andseq	fp, r0, ip, asr #10		
andseq	fp, r0, ip, asr #10		
andseq	fp, r0, r4, asr r5		
andseq	fp, r0, r4, asr r5		
andseq	fp, r0, ip, asr r5		
andseq	fp, r0, ip, asr r5		
andseq	fp, r0, r4, ror #10		
andseq	fp, r0, r4, ror #10		
andseq	fp, r0, ip, ror #10		
andseq	fp, r0, ip, ror #10		
andseq	fp, r0, r4, ror r5		
andseq	fp, r0, r4, ror r5		
andseq	fp, r0, ip, ror r5		
andseq	fp, r0, ip, ror r5		
andseq	fp, r0, r4, lsl #11		
andseq	fp, r0, r4, lsl #11		
andseq	fp, r0, ip, lsl #11		
andseq	fp, r0, ip, lsl #11		
mulseq	r0, r4, r5		
mulseq	r0, r4, r5		
mulseq	r0, ip, r5		
mulseq	r0, ip, r5		
andseq	fp, r0, r4, lsr #11		
andseq	fp, r0, r4, lsr #11		
andseq	fp, r0, ip, lsr #11		
andseq	fp, r0, ip, lsr #11		
		; <UNDEFINED> instruction: 0x0010b5b4	
		; <UNDEFINED> instruction: 0x0010b5b4	
		; <UNDEFINED> instruction: 0x0010b5bc	
		; <UNDEFINED> instruction: 0x0010b5bc	
andseq	fp, r0, r4, asr #11		
andseq	fp, r0, r4, asr #11		
andseq	fp, r0, ip, asr #11		
andseq	fp, r0, ip, asr #11		
		; <UNDEFINED> instruction: 0x0010b5d4	
		; <UNDEFINED> instruction: 0x0010b5d4	
		; <UNDEFINED> instruction: 0x0010b5dc	
		; <UNDEFINED> instruction: 0x0010b5dc	
andseq	fp, r0, r4, ror #11		
andseq	fp, r0, r4, ror #11		
andseq	fp, r0, ip, ror #11		
andseq	fp, r0, ip, ror #11		
		; <UNDEFINED> instruction: 0x0010b5f4	
		; <UNDEFINED> instruction: 0x0010b5f4	
		; <UNDEFINED> instruction: 0x0010b5fc	
		; <UNDEFINED> instruction: 0x0010b5fc	
andseq	fp, r0, r4, lsl #12		
andseq	fp, r0, r4, lsl #12		
andseq	fp, r0, ip, lsl #12		
andseq	fp, r0, ip, lsl #12		
andseq	fp, r0, r4, lsl r6		
andseq	fp, r0, r4, lsl r6		
andseq	fp, r0, ip, lsl r6		
andseq	fp, r0, ip, lsl r6		
andseq	fp, r0, r4, lsr #12		
andseq	fp, r0, r4, lsr #12		
andseq	fp, r0, ip, lsr #12		
andseq	fp, r0, ip, lsr #12		
andseq	fp, r0, r4, lsr r6		
andseq	fp, r0, r4, lsr r6		
andseq	fp, r0, ip, lsr r6		
andseq	fp, r0, ip, lsr r6		
andseq	fp, r0, r4, asr #12		
andseq	fp, r0, r4, asr #12		
andseq	fp, r0, ip, asr #12		
andseq	fp, r0, ip, asr #12		
andseq	fp, r0, r4, asr r6		
andseq	fp, r0, r4, asr r6		
andseq	fp, r0, ip, asr r6		
andseq	fp, r0, ip, asr r6		
		; <UNDEFINED> instruction: 0xffffffff	
andeq	r0, r2, r0		
andseq	sl, r0, r8, ror r1		
andeq	r0, r0, r0		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, r0		
subseq	r7, r2, r1, lsl #20		
tsteq	lr, r2, lsl #24		
andeq	r0, sp, fp, lsl ip		
andeq	r0, r0, r8, asr r0		
andeq	r0, r0, r8, lsl r0		
		; <UNDEFINED> instruction: 0xffffbf7c	
andeq	r0, r0, r8, asr #5		
andne	r4, lr, r0, lsl #4		
orreq	r0, r5, #132, 8	; 0x84000000	
strhi	r8, [r2, -r4, asr #12]		
beq	160beb8 <__undef_stack+0x14f5358>		
stmiami	r7, {r1, r6, r9, sl, lr, pc}^		
bleq	11fcdcc <__undef_stack+0x10e626c>		
strbgt	r0, [r2], -r7, asr #20		
strbgt	r4, [r4, #2247]	; 0x8c7	
beq	1a0e3d4 <__undef_stack+0x18f7874>		
strbgt	ip, [r8], #-1990	; 0xfffff83a	
stmdbvs	fp, {r0, r2, r6, r7, r8, r9, lr}		
bicmi	r4, r4, #671088640	; 0x28000000	
andmi	r6, sl, #184549376	; 0xb000000	
strbgt	ip, [r6, r4, asr #11]		
bmi	18e3ec <__undef_stack+0x7788c>		
strbgt	r4, [r4, #522]	; 0x20a	
bleq	117d600 <__undef_stack+0x1066aa0>		
		; <UNDEFINED> instruction: 0xc6c5c452	
andeq	r0, r0, r7, asr #1		
andeq	r0, r0, r0		
andeq	r5, r1, r6, ror #27		
andseq	r5, r1, r6, ror #27		
eoreq	r5, r1, r6, ror #27		
eorseq	r5, r1, r6, ror #27		
subeq	r5, r1, r6, ror #27		
subseq	r5, r1, r6, ror #27		
rsbeq	r5, r1, r6, ror #27		
rsbseq	r5, r1, r6, ror #27		
addeq	r5, r1, r6, ror #27		
addseq	r5, r1, r6, ror #27		
adceq	r5, r1, r6, ror #27		
adcseq	r5, r1, r6, ror #27		
sbceq	r5, r1, r6, ror #27		
sbcseq	r5, r1, r6, ror #27		
rsceq	r5, r1, r6, ror #27		
rscseq	r5, r1, r6, ror #27		
smlatteq	r1, r6, sp, r5		
tsteq	r1, r6, ror #27		
teqeq	r1, r6, ror #27		
teqeq	r1, r6, ror #27		
smlaltteq	r5, r1, r6, sp		
cmpeq	r1, r6, ror #27		
cmneq	r1, r6, ror #27		
cmneq	r1, r6, ror #27		
orreq	r5, r1, r6, ror #27		
orrseq	r5, r1, r6, ror #27		
		; <UNDEFINED> instruction: 0x01a15de6	
		; <UNDEFINED> instruction: 0x01b15de6	
biceq	r5, r1, r6, ror #27		
bicseq	r5, r1, r6, ror #27		
mvneq	r5, r6, ror #27		
mvnseq	r5, r6, ror #27		
andeq	r5, r1, #14720	; 0x3980	
andseq	r5, r1, #14720	; 0x3980	
eoreq	r5, r1, #14720	; 0x3980	
eorseq	r5, r1, #14720	; 0x3980	
subeq	r5, r1, #14720	; 0x3980	
subseq	r5, r1, #14720	; 0x3980	
rsbeq	r5, r1, #14720	; 0x3980	
rsbseq	r5, r1, #14720	; 0x3980	
addeq	r5, r1, #14720	; 0x3980	
addseq	r5, r1, #14720	; 0x3980	
adceq	r5, r1, #14720	; 0x3980	
adcseq	r5, r1, #14720	; 0x3980	
sbceq	r5, r1, #14720	; 0x3980	
sbcseq	r5, r1, #14720	; 0x3980	
rsceq	r5, r1, #14720	; 0x3980	
rscseq	r5, r1, #14720	; 0x3980	
movweq	r5, #7654	; 0x1de6	
tsteq	r1, #14720	; 0x3980	
teqeq	r1, #14720	; 0x3980	
teqeq	r1, #14720	; 0x3980	
movteq	r5, #7654	; 0x1de6	
cmpeq	r1, #14720	; 0x3980	
cmneq	r1, #14720	; 0x3980	
cmneq	r1, #14720	; 0x3980	
orreq	r5, r1, #14720	; 0x3980	
orrseq	r5, r1, #14720	; 0x3980	
		; <UNDEFINED> instruction: 0x03a15de6	
		; <UNDEFINED> instruction: 0x03b15de6	
biceq	r5, r1, #14720	; 0x3980	
bicseq	r5, r1, #14720	; 0x3980	
mvneq	r5, #14720	; 0x3980	
mvnseq	r5, #14720	; 0x3980	
streq	r5, [r1], #-3558	; 0xfffff21a	
ldreq	r5, [r1], #-3558	; 0xfffff21a	
strteq	r5, [r1], #-3558	; 0xfffff21a	
ldrteq	r5, [r1], #-3558	; 0xfffff21a	
strbeq	r5, [r1], #-3558	; 0xfffff21a	
ldrbeq	r5, [r1], #-3558	; 0xfffff21a	
strbteq	r5, [r1], #-3558	; 0xfffff21a	
ldrbteq	r5, [r1], #-3558	; 0xfffff21a	
streq	r5, [r1], #3558	; 0xde6	
ldreq	r5, [r1], #3558	; 0xde6	
strteq	r5, [r1], #3558	; 0xde6	
ldrteq	r5, [r1], #3558	; 0xde6	
strbeq	r5, [r1], #3558	; 0xde6	
ldrbeq	r5, [r1], #3558	; 0xde6	
strbteq	r5, [r1], #3558	; 0xde6	
ldrbteq	r5, [r1], #3558	; 0xde6	
streq	r5, [r1, #-3558]	; 0xfffff21a	
ldreq	r5, [r1, #-3558]	; 0xfffff21a	
streq	r5, [r1, #-3558]!	; 0xfffff21a	
ldreq	r5, [r1, #-3558]!	; 0xfffff21a	
strbeq	r5, [r1, #-3558]	; 0xfffff21a	
ldrbeq	r5, [r1, #-3558]	; 0xfffff21a	
strbeq	r5, [r1, #-3558]!	; 0xfffff21a	
ldrbeq	r5, [r1, #-3558]!	; 0xfffff21a	
streq	r5, [r1, #3558]	; 0xde6	
ldreq	r5, [r1, #3558]	; 0xde6	
streq	r5, [r1, #3558]!	; 0xde6	
ldreq	r5, [r1, #3558]!	; 0xde6	
strbeq	r5, [r1, #3558]	; 0xde6	
ldrbeq	r5, [r1, #3558]	; 0xde6	
strbeq	r5, [r1, #3558]!	; 0xde6	
ldrbeq	r5, [r1, #3558]!	; 0xde6	
streq	r5, [r1], -r6, ror #27		
ldreq	r5, [r1], -r6, ror #27		
strteq	r5, [r1], -r6, ror #27		
ldrteq	r5, [r1], -r6, ror #27		
strbeq	r5, [r1], -r6, ror #27		
ldrbeq	r5, [r1], -r6, ror #27		
strbteq	r5, [r1], -r6, ror #27		
ldrbteq	r5, [r1], -r6, ror #27		
streq	r5, [r1], r6, ror #27		
ldreq	r5, [r1], r6, ror #27		
strteq	r5, [r1], r6, ror #27		
ldrteq	r5, [r1], r6, ror #27		
strbeq	r5, [r1], r6, ror #27		
ldrbeq	r5, [r1], r6, ror #27		
strbteq	r5, [r1], r6, ror #27		
ldrbteq	r5, [r1], r6, ror #27		
streq	r5, [r1, -r6, ror #27]		
ldreq	r5, [r1, -r6, ror #27]		
streq	r5, [r1, -r6, ror #27]!		
ldreq	r5, [r1, -r6, ror #27]!		
strbeq	r5, [r1, -r6, ror #27]		
ldrbeq	r5, [r1, -r6, ror #27]		
strbeq	r5, [r1, -r6, ror #27]!		
ldrbeq	r5, [r1, -r6, ror #27]!		
streq	r5, [r1, r6, ror #27]		
ldreq	r5, [r1, r6, ror #27]		
streq	r5, [r1, r6, ror #27]!		
ldreq	r5, [r1, r6, ror #27]!		
strbeq	r5, [r1, r6, ror #27]		
ldrbeq	r5, [r1, r6, ror #27]		
strbeq	r5, [r1, r6, ror #27]!		
ldrbeq	r5, [r1, r6, ror #27]!		
stmdaeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdaeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdaeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdaeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiaeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmiaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
beq	163a20 <__undef_stack+0x4cec0>		
beq	563a24 <__undef_stack+0x44cec4>		
beq	963a28 <__undef_stack+0x84cec8>		
beq	d63a2c <__undef_stack+0xc4cecc>		
beq	1163a30 <__undef_stack+0x104ced0>		
beq	1563a34 <__undef_stack+0x144ced4>		
beq	1963a38 <__undef_stack+0x184ced8>		
beq	1d63a3c <__undef_stack+0x1c4cedc>		
beq	fe163a40 <LRemap+0x163a31>		
beq	fe563a44 <LRemap+0x563a35>		
beq	fe963a48 <LRemap+0x963a39>		
beq	fed63a4c <LRemap+0xd63a3d>		
beq	ff163a50 <LRemap+0x1163a41>		
beq	ff563a54 <LRemap+0x1563a45>		
beq	ff963a58 <LRemap+0x1963a49>		
beq	ffd63a5c <LRemap+0x1d63a4d>		
bleq	163a60 <__undef_stack+0x4cf00>		
bleq	563a64 <__undef_stack+0x44cf04>		
bleq	963a68 <__undef_stack+0x84cf08>		
bleq	d63a6c <__undef_stack+0xc4cf0c>		
bleq	1163a70 <__undef_stack+0x104cf10>		
bleq	1563a74 <__undef_stack+0x144cf14>		
bleq	1963a78 <__undef_stack+0x184cf18>		
bleq	1d63a7c <__undef_stack+0x1c4cf1c>		
bleq	fe163a80 <LRemap+0x163a71>		
bleq	fe563a84 <LRemap+0x563a75>		
bleq	fe963a88 <LRemap+0x963a79>		
bleq	fed63a8c <LRemap+0xd63a7d>		
bleq	ff163a90 <LRemap+0x1163a81>		
bleq	ff563a94 <LRemap+0x1563a85>		
bleq	ff963a98 <LRemap+0x1963a89>		
bleq	ffd63a9c <LRemap+0x1d63a8d>		
stceq	13, cr5, [r1], {230}	; 0xe6	
ldceq	13, cr5, [r1], {230}	; 0xe6	
stceq	13, cr5, [r1], #-920	; 0xfffffc68	
ldceq	13, cr5, [r1], #-920	; 0xfffffc68	
mcrreq	13, 14, r5, r1, cr6		
mrrceq	13, 14, r5, r1, cr6		
stcleq	13, cr5, [r1], #-920	; 0xfffffc68	
ldcleq	13, cr5, [r1], #-920	; 0xfffffc68	
stceq	13, cr5, [r1], {230}	; 0xe6	
ldceq	13, cr5, [r1], {230}	; 0xe6	
stceq	13, cr5, [r1], #920	; 0x398	
ldceq	13, cr5, [r1], #920	; 0x398	
stcleq	13, cr5, [r1], {230}	; 0xe6	
ldcleq	13, cr5, [r1], {230}	; 0xe6	
stcleq	13, cr5, [r1], #920	; 0x398	
ldcleq	13, cr5, [r1], #920	; 0x398	
stceq	13, cr5, [r1, #-920]	; 0xfffffc68	
ldceq	13, cr5, [r1, #-920]	; 0xfffffc68	
stceq	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldceq	13, cr5, [r1, #-920]!	; 0xfffffc68	
stcleq	13, cr5, [r1, #-920]	; 0xfffffc68	
ldcleq	13, cr5, [r1, #-920]	; 0xfffffc68	
stcleq	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldcleq	13, cr5, [r1, #-920]!	; 0xfffffc68	
stceq	13, cr5, [r1, #920]	; 0x398	
ldceq	13, cr5, [r1, #920]	; 0x398	
stceq	13, cr5, [r1, #920]!	; 0x398	
ldceq	13, cr5, [r1, #920]!	; 0x398	
stcleq	13, cr5, [r1, #920]	; 0x398	
ldcleq	13, cr5, [r1, #920]	; 0x398	
stcleq	13, cr5, [r1, #920]!	; 0x398	
ldcleq	13, cr5, [r1, #920]!	; 0x398	
cdpeq	13, 0, cr5, cr1, cr6, {7}		
cdpeq	13, 1, cr5, cr1, cr6, {7}		
cdpeq	13, 2, cr5, cr1, cr6, {7}		
cdpeq	13, 3, cr5, cr1, cr6, {7}		
cdpeq	13, 4, cr5, cr1, cr6, {7}		
cdpeq	13, 5, cr5, cr1, cr6, {7}		
cdpeq	13, 6, cr5, cr1, cr6, {7}		
cdpeq	13, 7, cr5, cr1, cr6, {7}		
cdpeq	13, 8, cr5, cr1, cr6, {7}		
cdpeq	13, 9, cr5, cr1, cr6, {7}		
cdpeq	13, 10, cr5, cr1, cr6, {7}		
cdpeq	13, 11, cr5, cr1, cr6, {7}		
cdpeq	13, 12, cr5, cr1, cr6, {7}		
cdpeq	13, 13, cr5, cr1, cr6, {7}		
cdpeq	13, 14, cr5, cr1, cr6, {7}		
cdpeq	13, 15, cr5, cr1, cr6, {7}		
svceq	0x00015de6		
svceq	0x00115de6		
svceq	0x00215de6		
svceq	0x00315de6		
svceq	0x00415de6		
svceq	0x00515de6		
svceq	0x00615de6		
svceq	0x00715de6		
svceq	0x00815de6		
svceq	0x00915de6		
svceq	0x00a15de6		
svceq	0x00b15de6		
svceq	0x00c15de6		
svceq	0x00d15de6		
svceq	0x00e15de6		
svceq	0x00f15de6		
andne	r5, r1, r6, ror #27		
andsne	r5, r1, r6, ror #27		
eorne	r5, r1, r6, ror #27		
eorsne	r5, r1, r6, ror #27		
subne	r5, r1, r6, ror #27		
subsne	r5, r1, r6, ror #27		
rsbne	r5, r1, r6, ror #27		
rsbsne	r5, r1, r6, ror #27		
addne	r5, r1, r6, ror #27		
addsne	r5, r1, r6, ror #27		
adcne	r5, r1, r6, ror #27		
adcsne	r5, r1, r6, ror #27		
sbcne	r5, r1, r6, ror #27		
sbcsne	r5, r1, r6, ror #27		
rscne	r5, r1, r6, ror #27		
rscsne	r5, r1, r6, ror #27		
smlattne	r1, r6, sp, r5		
tstne	r1, r6, ror #27		
teqne	r1, r6, ror #27		
teqne	r1, r6, ror #27		
smlalttne	r5, r1, r6, sp		
cmpne	r1, r6, ror #27		
cmnne	r1, r6, ror #27		
cmnne	r1, r6, ror #27		
orrne	r5, r1, r6, ror #27		
orrsne	r5, r1, r6, ror #27		
		; <UNDEFINED> instruction: 0x11a15de6	
		; <UNDEFINED> instruction: 0x11b15de6	
bicne	r5, r1, r6, ror #27		
bicsne	r5, r1, r6, ror #27		
mvnne	r5, r6, ror #27		
mvnsne	r5, r6, ror #27		
andne	r5, r1, #14720	; 0x3980	
andsne	r5, r1, #14720	; 0x3980	
eorne	r5, r1, #14720	; 0x3980	
eorsne	r5, r1, #14720	; 0x3980	
subne	r5, r1, #14720	; 0x3980	
subsne	r5, r1, #14720	; 0x3980	
rsbne	r5, r1, #14720	; 0x3980	
rsbsne	r5, r1, #14720	; 0x3980	
addne	r5, r1, #14720	; 0x3980	
addsne	r5, r1, #14720	; 0x3980	
adcne	r5, r1, #14720	; 0x3980	
adcsne	r5, r1, #14720	; 0x3980	
sbcne	r5, r1, #14720	; 0x3980	
sbcsne	r5, r1, #14720	; 0x3980	
rscne	r5, r1, #14720	; 0x3980	
rscsne	r5, r1, #14720	; 0x3980	
movwne	r5, #7654	; 0x1de6	
tstne	r1, #14720	; 0x3980	
teqne	r1, #14720	; 0x3980	
teqne	r1, #14720	; 0x3980	
movtne	r5, #7654	; 0x1de6	
cmpne	r1, #14720	; 0x3980	
cmnne	r1, #14720	; 0x3980	
cmnne	r1, #14720	; 0x3980	
orrne	r5, r1, #14720	; 0x3980	
orrsne	r5, r1, #14720	; 0x3980	
		; <UNDEFINED> instruction: 0x13a15de6	
		; <UNDEFINED> instruction: 0x13b15de6	
bicne	r5, r1, #14720	; 0x3980	
bicsne	r5, r1, #14720	; 0x3980	
mvnne	r5, #14720	; 0x3980	
mvnsne	r5, #14720	; 0x3980	
strne	r5, [r1], #-3558	; 0xfffff21a	
ldrne	r5, [r1], #-3558	; 0xfffff21a	
strtne	r5, [r1], #-3558	; 0xfffff21a	
ldrtne	r5, [r1], #-3558	; 0xfffff21a	
strbne	r5, [r1], #-3558	; 0xfffff21a	
ldrbne	r5, [r1], #-3558	; 0xfffff21a	
strbtne	r5, [r1], #-3558	; 0xfffff21a	
ldrbtne	r5, [r1], #-3558	; 0xfffff21a	
strne	r5, [r1], #3558	; 0xde6	
ldrne	r5, [r1], #3558	; 0xde6	
strtne	r5, [r1], #3558	; 0xde6	
ldrtne	r5, [r1], #3558	; 0xde6	
strbne	r5, [r1], #3558	; 0xde6	
ldrbne	r5, [r1], #3558	; 0xde6	
strbtne	r5, [r1], #3558	; 0xde6	
ldrbtne	r5, [r1], #3558	; 0xde6	
strne	r5, [r1, #-3558]	; 0xfffff21a	
ldrne	r5, [r1, #-3558]	; 0xfffff21a	
strne	r5, [r1, #-3558]!	; 0xfffff21a	
ldrne	r5, [r1, #-3558]!	; 0xfffff21a	
strbne	r5, [r1, #-3558]	; 0xfffff21a	
ldrbne	r5, [r1, #-3558]	; 0xfffff21a	
strbne	r5, [r1, #-3558]!	; 0xfffff21a	
ldrbne	r5, [r1, #-3558]!	; 0xfffff21a	
strne	r5, [r1, #3558]	; 0xde6	
ldrne	r5, [r1, #3558]	; 0xde6	
strne	r5, [r1, #3558]!	; 0xde6	
ldrne	r5, [r1, #3558]!	; 0xde6	
strbne	r5, [r1, #3558]	; 0xde6	
ldrbne	r5, [r1, #3558]	; 0xde6	
strbne	r5, [r1, #3558]!	; 0xde6	
ldrbne	r5, [r1, #3558]!	; 0xde6	
strne	r5, [r1], -r6, ror #27		
ldrne	r5, [r1], -r6, ror #27		
strtne	r5, [r1], -r6, ror #27		
ldrtne	r5, [r1], -r6, ror #27		
strbne	r5, [r1], -r6, ror #27		
ldrbne	r5, [r1], -r6, ror #27		
strbtne	r5, [r1], -r6, ror #27		
ldrbtne	r5, [r1], -r6, ror #27		
strne	r5, [r1], r6, ror #27		
ldrne	r5, [r1], r6, ror #27		
strtne	r5, [r1], r6, ror #27		
ldrtne	r5, [r1], r6, ror #27		
strbne	r5, [r1], r6, ror #27		
ldrbne	r5, [r1], r6, ror #27		
strbtne	r5, [r1], r6, ror #27		
ldrbtne	r5, [r1], r6, ror #27		
strne	r5, [r1, -r6, ror #27]		
ldrne	r5, [r1, -r6, ror #27]		
strne	r5, [r1, -r6, ror #27]!		
ldrne	r5, [r1, -r6, ror #27]!		
strbne	r5, [r1, -r6, ror #27]		
ldrbne	r5, [r1, -r6, ror #27]		
strbne	r5, [r1, -r6, ror #27]!		
ldrbne	r5, [r1, -r6, ror #27]!		
strne	r5, [r1, r6, ror #27]		
ldrne	r5, [r1, r6, ror #27]		
strne	r5, [r1, r6, ror #27]!		
ldrne	r5, [r1, r6, ror #27]!		
strbne	r5, [r1, r6, ror #27]		
ldrbne	r5, [r1, r6, ror #27]		
strbne	r5, [r1, r6, ror #27]!		
ldrbne	r5, [r1, r6, ror #27]!		
stmdane	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdane	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdane	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdane	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiane	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmiane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
bne	163e20 <__undef_stack+0x4d2c0>		
bne	563e24 <__undef_stack+0x44d2c4>		
bne	963e28 <__undef_stack+0x84d2c8>		
bne	d63e2c <__undef_stack+0xc4d2cc>		
bne	1163e30 <__undef_stack+0x104d2d0>		
bne	1563e34 <__undef_stack+0x144d2d4>		
bne	1963e38 <__undef_stack+0x184d2d8>		
bne	1d63e3c <__undef_stack+0x1c4d2dc>		
bne	fe163e40 <LRemap+0x163e31>		
bne	fe563e44 <LRemap+0x563e35>		
bne	fe963e48 <LRemap+0x963e39>		
bne	fed63e4c <LRemap+0xd63e3d>		
bne	ff163e50 <LRemap+0x1163e41>		
bne	ff563e54 <LRemap+0x1563e45>		
bne	ff963e58 <LRemap+0x1963e49>		
bne	ffd63e5c <LRemap+0x1d63e4d>		
blne	163e60 <__undef_stack+0x4d300>		
blne	563e64 <__undef_stack+0x44d304>		
blne	963e68 <__undef_stack+0x84d308>		
blne	d63e6c <__undef_stack+0xc4d30c>		
blne	1163e70 <__undef_stack+0x104d310>		
blne	1563e74 <__undef_stack+0x144d314>		
blne	1963e78 <__undef_stack+0x184d318>		
blne	1d63e7c <__undef_stack+0x1c4d31c>		
blne	fe163e80 <LRemap+0x163e71>		
blne	fe563e84 <LRemap+0x563e75>		
blne	fe963e88 <LRemap+0x963e79>		
blne	fed63e8c <LRemap+0xd63e7d>		
blne	ff163e90 <LRemap+0x1163e81>		
blne	ff563e94 <LRemap+0x1563e85>		
blne	ff963e98 <LRemap+0x1963e89>		
blne	ffd63e9c <LRemap+0x1d63e8d>		
stcne	13, cr5, [r1], {230}	; 0xe6	
ldcne	13, cr5, [r1], {230}	; 0xe6	
stcne	13, cr5, [r1], #-920	; 0xfffffc68	
ldcne	13, cr5, [r1], #-920	; 0xfffffc68	
mcrrne	13, 14, r5, r1, cr6		
mrrcne	13, 14, r5, r1, cr6		
stclne	13, cr5, [r1], #-920	; 0xfffffc68	
ldclne	13, cr5, [r1], #-920	; 0xfffffc68	
stcne	13, cr5, [r1], {230}	; 0xe6	
ldcne	13, cr5, [r1], {230}	; 0xe6	
stcne	13, cr5, [r1], #920	; 0x398	
ldcne	13, cr5, [r1], #920	; 0x398	
stclne	13, cr5, [r1], {230}	; 0xe6	
ldclne	13, cr5, [r1], {230}	; 0xe6	
stclne	13, cr5, [r1], #920	; 0x398	
ldclne	13, cr5, [r1], #920	; 0x398	
stcne	13, cr5, [r1, #-920]	; 0xfffffc68	
ldcne	13, cr5, [r1, #-920]	; 0xfffffc68	
stcne	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldcne	13, cr5, [r1, #-920]!	; 0xfffffc68	
stclne	13, cr5, [r1, #-920]	; 0xfffffc68	
ldclne	13, cr5, [r1, #-920]	; 0xfffffc68	
stclne	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldclne	13, cr5, [r1, #-920]!	; 0xfffffc68	
stcne	13, cr5, [r1, #920]	; 0x398	
ldcne	13, cr5, [r1, #920]	; 0x398	
stcne	13, cr5, [r1, #920]!	; 0x398	
ldcne	13, cr5, [r1, #920]!	; 0x398	
stclne	13, cr5, [r1, #920]	; 0x398	
ldclne	13, cr5, [r1, #920]	; 0x398	
stclne	13, cr5, [r1, #920]!	; 0x398	
ldclne	13, cr5, [r1, #920]!	; 0x398	
cdpne	13, 0, cr5, cr1, cr6, {7}		
cdpne	13, 1, cr5, cr1, cr6, {7}		
cdpne	13, 2, cr5, cr1, cr6, {7}		
cdpne	13, 3, cr5, cr1, cr6, {7}		
cdpne	13, 4, cr5, cr1, cr6, {7}		
cdpne	13, 5, cr5, cr1, cr6, {7}		
cdpne	13, 6, cr5, cr1, cr6, {7}		
cdpne	13, 7, cr5, cr1, cr6, {7}		
cdpne	13, 8, cr5, cr1, cr6, {7}		
cdpne	13, 9, cr5, cr1, cr6, {7}		
cdpne	13, 10, cr5, cr1, cr6, {7}		
cdpne	13, 11, cr5, cr1, cr6, {7}		
cdpne	13, 12, cr5, cr1, cr6, {7}		
cdpne	13, 13, cr5, cr1, cr6, {7}		
cdpne	13, 14, cr5, cr1, cr6, {7}		
cdpne	13, 15, cr5, cr1, cr6, {7}		
svcne	0x00015de6		
svcne	0x00115de6		
svcne	0x00215de6		
svcne	0x00315de6		
svcne	0x00415de6		
svcne	0x00515de6		
svcne	0x00615de6		
svcne	0x00715de6		
svcne	0x00815de6		
svcne	0x00915de6		
svcne	0x00a15de6		
svcne	0x00b15de6		
svcne	0x00c15de6		
svcne	0x00d15de6		
svcne	0x00e15de6		
svcne	0x00f15de6		
andcs	r5, r1, r6, ror #27		
andscs	r5, r1, r6, ror #27		
eorcs	r5, r1, r6, ror #27		
eorscs	r5, r1, r6, ror #27		
subcs	r5, r1, r6, ror #27		
subscs	r5, r1, r6, ror #27		
rsbcs	r5, r1, r6, ror #27		
rsbscs	r5, r1, r6, ror #27		
addcs	r5, r1, r6, ror #27		
addscs	r5, r1, r6, ror #27		
adccs	r5, r1, r6, ror #27		
adcscs	r5, r1, r6, ror #27		
sbccs	r5, r1, r6, ror #27		
sbcscs	r5, r1, r6, ror #27		
rsccs	r5, r1, r6, ror #27		
rscscs	r5, r1, r6, ror #27		
smlattcs	r1, r6, sp, r5		
tstcs	r1, r6, ror #27		
teqcs	r1, r6, ror #27		
teqcs	r1, r6, ror #27		
smlalttcs	r5, r1, r6, sp		
cmpcs	r1, r6, ror #27		
cmncs	r1, r6, ror #27		
cmncs	r1, r6, ror #27		
orrcs	r5, r1, r6, ror #27		
orrscs	r5, r1, r6, ror #27		
		; <UNDEFINED> instruction: 0x21a15de6	
		; <UNDEFINED> instruction: 0x21b15de6	
biccs	r5, r1, r6, ror #27		
bicscs	r5, r1, r6, ror #27		
mvncs	r5, r6, ror #27		
mvnscs	r5, r6, ror #27		
andcs	r5, r1, #14720	; 0x3980	
andscs	r5, r1, #14720	; 0x3980	
eorcs	r5, r1, #14720	; 0x3980	
eorscs	r5, r1, #14720	; 0x3980	
subcs	r5, r1, #14720	; 0x3980	
subscs	r5, r1, #14720	; 0x3980	
rsbcs	r5, r1, #14720	; 0x3980	
rsbscs	r5, r1, #14720	; 0x3980	
addcs	r5, r1, #14720	; 0x3980	
addscs	r5, r1, #14720	; 0x3980	
adccs	r5, r1, #14720	; 0x3980	
adcscs	r5, r1, #14720	; 0x3980	
sbccs	r5, r1, #14720	; 0x3980	
sbcscs	r5, r1, #14720	; 0x3980	
rsccs	r5, r1, #14720	; 0x3980	
rscscs	r5, r1, #14720	; 0x3980	
movwcs	r5, #7654	; 0x1de6	
tstcs	r1, #14720	; 0x3980	
teqcs	r1, #14720	; 0x3980	
teqcs	r1, #14720	; 0x3980	
movtcs	r5, #7654	; 0x1de6	
cmpcs	r1, #14720	; 0x3980	
cmncs	r1, #14720	; 0x3980	
cmncs	r1, #14720	; 0x3980	
orrcs	r5, r1, #14720	; 0x3980	
orrscs	r5, r1, #14720	; 0x3980	
		; <UNDEFINED> instruction: 0x23a15de6	
		; <UNDEFINED> instruction: 0x23b15de6	
biccs	r5, r1, #14720	; 0x3980	
bicscs	r5, r1, #14720	; 0x3980	
mvncs	r5, #14720	; 0x3980	
mvnscs	r5, #14720	; 0x3980	
strcs	r5, [r1], #-3558	; 0xfffff21a	
ldrcs	r5, [r1], #-3558	; 0xfffff21a	
strtcs	r5, [r1], #-3558	; 0xfffff21a	
ldrtcs	r5, [r1], #-3558	; 0xfffff21a	
strbcs	r5, [r1], #-3558	; 0xfffff21a	
ldrbcs	r5, [r1], #-3558	; 0xfffff21a	
strbtcs	r5, [r1], #-3558	; 0xfffff21a	
ldrbtcs	r5, [r1], #-3558	; 0xfffff21a	
strcs	r5, [r1], #3558	; 0xde6	
ldrcs	r5, [r1], #3558	; 0xde6	
strtcs	r5, [r1], #3558	; 0xde6	
ldrtcs	r5, [r1], #3558	; 0xde6	
strbcs	r5, [r1], #3558	; 0xde6	
ldrbcs	r5, [r1], #3558	; 0xde6	
strbtcs	r5, [r1], #3558	; 0xde6	
ldrbtcs	r5, [r1], #3558	; 0xde6	
strcs	r5, [r1, #-3558]	; 0xfffff21a	
ldrcs	r5, [r1, #-3558]	; 0xfffff21a	
strcs	r5, [r1, #-3558]!	; 0xfffff21a	
ldrcs	r5, [r1, #-3558]!	; 0xfffff21a	
strbcs	r5, [r1, #-3558]	; 0xfffff21a	
ldrbcs	r5, [r1, #-3558]	; 0xfffff21a	
strbcs	r5, [r1, #-3558]!	; 0xfffff21a	
ldrbcs	r5, [r1, #-3558]!	; 0xfffff21a	
strcs	r5, [r1, #3558]	; 0xde6	
ldrcs	r5, [r1, #3558]	; 0xde6	
strcs	r5, [r1, #3558]!	; 0xde6	
ldrcs	r5, [r1, #3558]!	; 0xde6	
strbcs	r5, [r1, #3558]	; 0xde6	
ldrbcs	r5, [r1, #3558]	; 0xde6	
strbcs	r5, [r1, #3558]!	; 0xde6	
ldrbcs	r5, [r1, #3558]!	; 0xde6	
strcs	r5, [r1], -r6, ror #27		
ldrcs	r5, [r1], -r6, ror #27		
strtcs	r5, [r1], -r6, ror #27		
ldrtcs	r5, [r1], -r6, ror #27		
strbcs	r5, [r1], -r6, ror #27		
ldrbcs	r5, [r1], -r6, ror #27		
strbtcs	r5, [r1], -r6, ror #27		
ldrbtcs	r5, [r1], -r6, ror #27		
strcs	r5, [r1], r6, ror #27		
ldrcs	r5, [r1], r6, ror #27		
strtcs	r5, [r1], r6, ror #27		
ldrtcs	r5, [r1], r6, ror #27		
strbcs	r5, [r1], r6, ror #27		
ldrbcs	r5, [r1], r6, ror #27		
strbtcs	r5, [r1], r6, ror #27		
ldrbtcs	r5, [r1], r6, ror #27		
strcs	r5, [r1, -r6, ror #27]		
ldrcs	r5, [r1, -r6, ror #27]		
strcs	r5, [r1, -r6, ror #27]!		
ldrcs	r5, [r1, -r6, ror #27]!		
strbcs	r5, [r1, -r6, ror #27]		
ldrbcs	r5, [r1, -r6, ror #27]		
strbcs	r5, [r1, -r6, ror #27]!		
ldrbcs	r5, [r1, -r6, ror #27]!		
strcs	r5, [r1, r6, ror #27]		
ldrcs	r5, [r1, r6, ror #27]		
strcs	r5, [r1, r6, ror #27]!		
ldrcs	r5, [r1, r6, ror #27]!		
strbcs	r5, [r1, r6, ror #27]		
ldrbcs	r5, [r1, r6, ror #27]		
strbcs	r5, [r1, r6, ror #27]!		
ldrbcs	r5, [r1, r6, ror #27]!		
stmdacs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdacs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdacs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdacs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiacs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmiacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
bcs	164220 <__undef_stack+0x4d6c0>		
bcs	564224 <__undef_stack+0x44d6c4>		
bcs	964228 <__undef_stack+0x84d6c8>		
bcs	d6422c <__undef_stack+0xc4d6cc>		
bcs	1164230 <__undef_stack+0x104d6d0>		
bcs	1564234 <__undef_stack+0x144d6d4>		
bcs	1964238 <__undef_stack+0x184d6d8>		
bcs	1d6423c <__undef_stack+0x1c4d6dc>		
bcs	fe164240 <LRemap+0x164231>		
bcs	fe564244 <LRemap+0x564235>		
bcs	fe964248 <LRemap+0x964239>		
bcs	fed6424c <LRemap+0xd6423d>		
bcs	ff164250 <LRemap+0x1164241>		
bcs	ff564254 <LRemap+0x1564245>		
bcs	ff964258 <LRemap+0x1964249>		
bcs	ffd6425c <LRemap+0x1d6424d>		
blcs	164260 <__undef_stack+0x4d700>		
blcs	564264 <__undef_stack+0x44d704>		
blcs	964268 <__undef_stack+0x84d708>		
blcs	d6426c <__undef_stack+0xc4d70c>		
blcs	1164270 <__undef_stack+0x104d710>		
blcs	1564274 <__undef_stack+0x144d714>		
blcs	1964278 <__undef_stack+0x184d718>		
blcs	1d6427c <__undef_stack+0x1c4d71c>		
blcs	fe164280 <LRemap+0x164271>		
blcs	fe564284 <LRemap+0x564275>		
blcs	fe964288 <LRemap+0x964279>		
blcs	fed6428c <LRemap+0xd6427d>		
blcs	ff164290 <LRemap+0x1164281>		
blcs	ff564294 <LRemap+0x1564285>		
blcs	ff964298 <LRemap+0x1964289>		
blcs	ffd6429c <LRemap+0x1d6428d>		
stccs	13, cr5, [r1], {230}	; 0xe6	
ldccs	13, cr5, [r1], {230}	; 0xe6	
stccs	13, cr5, [r1], #-920	; 0xfffffc68	
ldccs	13, cr5, [r1], #-920	; 0xfffffc68	
mcrrcs	13, 14, r5, r1, cr6		
mrrccs	13, 14, r5, r1, cr6		
stclcs	13, cr5, [r1], #-920	; 0xfffffc68	
ldclcs	13, cr5, [r1], #-920	; 0xfffffc68	
stccs	13, cr5, [r1], {230}	; 0xe6	
ldccs	13, cr5, [r1], {230}	; 0xe6	
stccs	13, cr5, [r1], #920	; 0x398	
ldccs	13, cr5, [r1], #920	; 0x398	
stclcs	13, cr5, [r1], {230}	; 0xe6	
ldclcs	13, cr5, [r1], {230}	; 0xe6	
stclcs	13, cr5, [r1], #920	; 0x398	
ldclcs	13, cr5, [r1], #920	; 0x398	
stccs	13, cr5, [r1, #-920]	; 0xfffffc68	
ldccs	13, cr5, [r1, #-920]	; 0xfffffc68	
stccs	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldccs	13, cr5, [r1, #-920]!	; 0xfffffc68	
stclcs	13, cr5, [r1, #-920]	; 0xfffffc68	
ldclcs	13, cr5, [r1, #-920]	; 0xfffffc68	
stclcs	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldclcs	13, cr5, [r1, #-920]!	; 0xfffffc68	
stccs	13, cr5, [r1, #920]	; 0x398	
ldccs	13, cr5, [r1, #920]	; 0x398	
stccs	13, cr5, [r1, #920]!	; 0x398	
ldccs	13, cr5, [r1, #920]!	; 0x398	
stclcs	13, cr5, [r1, #920]	; 0x398	
ldclcs	13, cr5, [r1, #920]	; 0x398	
stclcs	13, cr5, [r1, #920]!	; 0x398	
ldclcs	13, cr5, [r1, #920]!	; 0x398	
cdpcs	13, 0, cr5, cr1, cr6, {7}		
cdpcs	13, 1, cr5, cr1, cr6, {7}		
cdpcs	13, 2, cr5, cr1, cr6, {7}		
cdpcs	13, 3, cr5, cr1, cr6, {7}		
cdpcs	13, 4, cr5, cr1, cr6, {7}		
cdpcs	13, 5, cr5, cr1, cr6, {7}		
cdpcs	13, 6, cr5, cr1, cr6, {7}		
cdpcs	13, 7, cr5, cr1, cr6, {7}		
cdpcs	13, 8, cr5, cr1, cr6, {7}		
cdpcs	13, 9, cr5, cr1, cr6, {7}		
cdpcs	13, 10, cr5, cr1, cr6, {7}		
cdpcs	13, 11, cr5, cr1, cr6, {7}		
cdpcs	13, 12, cr5, cr1, cr6, {7}		
cdpcs	13, 13, cr5, cr1, cr6, {7}		
cdpcs	13, 14, cr5, cr1, cr6, {7}		
cdpcs	13, 15, cr5, cr1, cr6, {7}		
svccs	0x00015de6		
svccs	0x00115de6		
svccs	0x00215de6		
svccs	0x00315de6		
svccs	0x00415de6		
svccs	0x00515de6		
svccs	0x00615de6		
svccs	0x00715de6		
svccs	0x00815de6		
svccs	0x00915de6		
svccs	0x00a15de6		
svccs	0x00b15de6		
svccs	0x00c15de6		
svccs	0x00d15de6		
svccs	0x00e15de6		
svccs	0x00f15de6		
andcc	r5, r1, r6, ror #27		
andscc	r5, r1, r6, ror #27		
eorcc	r5, r1, r6, ror #27		
eorscc	r5, r1, r6, ror #27		
subcc	r5, r1, r6, ror #27		
subscc	r5, r1, r6, ror #27		
rsbcc	r5, r1, r6, ror #27		
rsbscc	r5, r1, r6, ror #27		
addcc	r5, r1, r6, ror #27		
addscc	r5, r1, r6, ror #27		
adccc	r5, r1, r6, ror #27		
adcscc	r5, r1, r6, ror #27		
sbccc	r5, r1, r6, ror #27		
sbcscc	r5, r1, r6, ror #27		
rsccc	r5, r1, r6, ror #27		
rscscc	r5, r1, r6, ror #27		
smlattcc	r1, r6, sp, r5		
tstcc	r1, r6, ror #27		
teqcc	r1, r6, ror #27		
teqcc	r1, r6, ror #27		
smlalttcc	r5, r1, r6, sp		
cmpcc	r1, r6, ror #27		
cmncc	r1, r6, ror #27		
cmncc	r1, r6, ror #27		
orrcc	r5, r1, r6, ror #27		
orrscc	r5, r1, r6, ror #27		
		; <UNDEFINED> instruction: 0x31a15de6	
		; <UNDEFINED> instruction: 0x31b15de6	
biccc	r5, r1, r6, ror #27		
bicscc	r5, r1, r6, ror #27		
mvncc	r5, r6, ror #27		
mvnscc	r5, r6, ror #27		
andcc	r5, r1, #14720	; 0x3980	
andscc	r5, r1, #14720	; 0x3980	
eorcc	r5, r1, #14720	; 0x3980	
eorscc	r5, r1, #14720	; 0x3980	
subcc	r5, r1, #14720	; 0x3980	
subscc	r5, r1, #14720	; 0x3980	
rsbcc	r5, r1, #14720	; 0x3980	
rsbscc	r5, r1, #14720	; 0x3980	
addcc	r5, r1, #14720	; 0x3980	
addscc	r5, r1, #14720	; 0x3980	
adccc	r5, r1, #14720	; 0x3980	
adcscc	r5, r1, #14720	; 0x3980	
sbccc	r5, r1, #14720	; 0x3980	
sbcscc	r5, r1, #14720	; 0x3980	
rsccc	r5, r1, #14720	; 0x3980	
rscscc	r5, r1, #14720	; 0x3980	
movwcc	r5, #7654	; 0x1de6	
tstcc	r1, #14720	; 0x3980	
teqcc	r1, #14720	; 0x3980	
teqcc	r1, #14720	; 0x3980	
movtcc	r5, #7654	; 0x1de6	
cmpcc	r1, #14720	; 0x3980	
cmncc	r1, #14720	; 0x3980	
cmncc	r1, #14720	; 0x3980	
orrcc	r5, r1, #14720	; 0x3980	
orrscc	r5, r1, #14720	; 0x3980	
		; <UNDEFINED> instruction: 0x33a15de6	
		; <UNDEFINED> instruction: 0x33b15de6	
biccc	r5, r1, #14720	; 0x3980	
bicscc	r5, r1, #14720	; 0x3980	
mvncc	r5, #14720	; 0x3980	
mvnscc	r5, #14720	; 0x3980	
strcc	r5, [r1], #-3558	; 0xfffff21a	
ldrcc	r5, [r1], #-3558	; 0xfffff21a	
strtcc	r5, [r1], #-3558	; 0xfffff21a	
ldrtcc	r5, [r1], #-3558	; 0xfffff21a	
strbcc	r5, [r1], #-3558	; 0xfffff21a	
ldrbcc	r5, [r1], #-3558	; 0xfffff21a	
strbtcc	r5, [r1], #-3558	; 0xfffff21a	
ldrbtcc	r5, [r1], #-3558	; 0xfffff21a	
strcc	r5, [r1], #3558	; 0xde6	
ldrcc	r5, [r1], #3558	; 0xde6	
strtcc	r5, [r1], #3558	; 0xde6	
ldrtcc	r5, [r1], #3558	; 0xde6	
strbcc	r5, [r1], #3558	; 0xde6	
ldrbcc	r5, [r1], #3558	; 0xde6	
strbtcc	r5, [r1], #3558	; 0xde6	
ldrbtcc	r5, [r1], #3558	; 0xde6	
strcc	r5, [r1, #-3558]	; 0xfffff21a	
ldrcc	r5, [r1, #-3558]	; 0xfffff21a	
strcc	r5, [r1, #-3558]!	; 0xfffff21a	
ldrcc	r5, [r1, #-3558]!	; 0xfffff21a	
strbcc	r5, [r1, #-3558]	; 0xfffff21a	
ldrbcc	r5, [r1, #-3558]	; 0xfffff21a	
strbcc	r5, [r1, #-3558]!	; 0xfffff21a	
ldrbcc	r5, [r1, #-3558]!	; 0xfffff21a	
strcc	r5, [r1, #3558]	; 0xde6	
ldrcc	r5, [r1, #3558]	; 0xde6	
strcc	r5, [r1, #3558]!	; 0xde6	
ldrcc	r5, [r1, #3558]!	; 0xde6	
strbcc	r5, [r1, #3558]	; 0xde6	
ldrbcc	r5, [r1, #3558]	; 0xde6	
strbcc	r5, [r1, #3558]!	; 0xde6	
ldrbcc	r5, [r1, #3558]!	; 0xde6	
strcc	r5, [r1], -r6, ror #27		
ldrcc	r5, [r1], -r6, ror #27		
strtcc	r5, [r1], -r6, ror #27		
ldrtcc	r5, [r1], -r6, ror #27		
strbcc	r5, [r1], -r6, ror #27		
ldrbcc	r5, [r1], -r6, ror #27		
strbtcc	r5, [r1], -r6, ror #27		
ldrbtcc	r5, [r1], -r6, ror #27		
strcc	r5, [r1], r6, ror #27		
ldrcc	r5, [r1], r6, ror #27		
strtcc	r5, [r1], r6, ror #27		
ldrtcc	r5, [r1], r6, ror #27		
strbcc	r5, [r1], r6, ror #27		
ldrbcc	r5, [r1], r6, ror #27		
strbtcc	r5, [r1], r6, ror #27		
ldrbtcc	r5, [r1], r6, ror #27		
strcc	r5, [r1, -r6, ror #27]		
ldrcc	r5, [r1, -r6, ror #27]		
strcc	r5, [r1, -r6, ror #27]!		
ldrcc	r5, [r1, -r6, ror #27]!		
strbcc	r5, [r1, -r6, ror #27]		
ldrbcc	r5, [r1, -r6, ror #27]		
strbcc	r5, [r1, -r6, ror #27]!		
ldrbcc	r5, [r1, -r6, ror #27]!		
strcc	r5, [r1, r6, ror #27]		
ldrcc	r5, [r1, r6, ror #27]		
strcc	r5, [r1, r6, ror #27]!		
ldrcc	r5, [r1, r6, ror #27]!		
strbcc	r5, [r1, r6, ror #27]		
ldrbcc	r5, [r1, r6, ror #27]		
strbcc	r5, [r1, r6, ror #27]!		
ldrbcc	r5, [r1, r6, ror #27]!		
stmdacc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdacc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdacc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdacc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiacc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmiacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
bcc	164620 <__undef_stack+0x4dac0>		
bcc	564624 <__undef_stack+0x44dac4>		
bcc	964628 <__undef_stack+0x84dac8>		
bcc	d6462c <__undef_stack+0xc4dacc>		
bcc	1164630 <__undef_stack+0x104dad0>		
bcc	1564634 <__undef_stack+0x144dad4>		
bcc	1964638 <__undef_stack+0x184dad8>		
bcc	1d6463c <__undef_stack+0x1c4dadc>		
bcc	fe164640 <LRemap+0x164631>		
bcc	fe564644 <LRemap+0x564635>		
bcc	fe964648 <LRemap+0x964639>		
bcc	fed6464c <LRemap+0xd6463d>		
bcc	ff164650 <LRemap+0x1164641>		
bcc	ff564654 <LRemap+0x1564645>		
bcc	ff964658 <LRemap+0x1964649>		
bcc	ffd6465c <LRemap+0x1d6464d>		
blcc	164660 <__undef_stack+0x4db00>		
blcc	564664 <__undef_stack+0x44db04>		
blcc	964668 <__undef_stack+0x84db08>		
blcc	d6466c <__undef_stack+0xc4db0c>		
blcc	1164670 <__undef_stack+0x104db10>		
blcc	1564674 <__undef_stack+0x144db14>		
blcc	1964678 <__undef_stack+0x184db18>		
blcc	1d6467c <__undef_stack+0x1c4db1c>		
blcc	fe164680 <LRemap+0x164671>		
blcc	fe564684 <LRemap+0x564675>		
blcc	fe964688 <LRemap+0x964679>		
blcc	fed6468c <LRemap+0xd6467d>		
blcc	ff164690 <LRemap+0x1164681>		
blcc	ff564694 <LRemap+0x1564685>		
blcc	ff964698 <LRemap+0x1964689>		
blcc	ffd6469c <LRemap+0x1d6468d>		
stccc	13, cr5, [r1], {230}	; 0xe6	
ldccc	13, cr5, [r1], {230}	; 0xe6	
stccc	13, cr5, [r1], #-920	; 0xfffffc68	
ldccc	13, cr5, [r1], #-920	; 0xfffffc68	
mcrrcc	13, 14, r5, r1, cr6		
mrrccc	13, 14, r5, r1, cr6		
stclcc	13, cr5, [r1], #-920	; 0xfffffc68	
ldclcc	13, cr5, [r1], #-920	; 0xfffffc68	
stccc	13, cr5, [r1], {230}	; 0xe6	
ldccc	13, cr5, [r1], {230}	; 0xe6	
stccc	13, cr5, [r1], #920	; 0x398	
ldccc	13, cr5, [r1], #920	; 0x398	
stclcc	13, cr5, [r1], {230}	; 0xe6	
ldclcc	13, cr5, [r1], {230}	; 0xe6	
stclcc	13, cr5, [r1], #920	; 0x398	
ldclcc	13, cr5, [r1], #920	; 0x398	
stccc	13, cr5, [r1, #-920]	; 0xfffffc68	
ldccc	13, cr5, [r1, #-920]	; 0xfffffc68	
stccc	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldccc	13, cr5, [r1, #-920]!	; 0xfffffc68	
stclcc	13, cr5, [r1, #-920]	; 0xfffffc68	
ldclcc	13, cr5, [r1, #-920]	; 0xfffffc68	
stclcc	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldclcc	13, cr5, [r1, #-920]!	; 0xfffffc68	
stccc	13, cr5, [r1, #920]	; 0x398	
ldccc	13, cr5, [r1, #920]	; 0x398	
stccc	13, cr5, [r1, #920]!	; 0x398	
ldccc	13, cr5, [r1, #920]!	; 0x398	
stclcc	13, cr5, [r1, #920]	; 0x398	
ldclcc	13, cr5, [r1, #920]	; 0x398	
stclcc	13, cr5, [r1, #920]!	; 0x398	
ldclcc	13, cr5, [r1, #920]!	; 0x398	
cdpcc	13, 0, cr5, cr1, cr6, {7}		
cdpcc	13, 1, cr5, cr1, cr6, {7}		
cdpcc	13, 2, cr5, cr1, cr6, {7}		
cdpcc	13, 3, cr5, cr1, cr6, {7}		
cdpcc	13, 4, cr5, cr1, cr6, {7}		
cdpcc	13, 5, cr5, cr1, cr6, {7}		
cdpcc	13, 6, cr5, cr1, cr6, {7}		
cdpcc	13, 7, cr5, cr1, cr6, {7}		
cdpcc	13, 8, cr5, cr1, cr6, {7}		
cdpcc	13, 9, cr5, cr1, cr6, {7}		
cdpcc	13, 10, cr5, cr1, cr6, {7}		
cdpcc	13, 11, cr5, cr1, cr6, {7}		
cdpcc	13, 12, cr5, cr1, cr6, {7}		
cdpcc	13, 13, cr5, cr1, cr6, {7}		
cdpcc	13, 14, cr5, cr1, cr6, {7}		
cdpcc	13, 15, cr5, cr1, cr6, {7}		
svccc	0x00015de6		
svccc	0x00115de6		
svccc	0x00215de6		
svccc	0x00315de6		
svccc	0x00415de6		
svccc	0x00515de6		
svccc	0x00615de6		
svccc	0x00715de6		
svccc	0x00815de6		
svccc	0x00915de6		
svccc	0x00a15de6		
svccc	0x00b15de6		
svccc	0x00c15de6		
svccc	0x00d15de6		
svccc	0x00e15de6		
svccc	0x00f15de6		
andmi	r0, r0, r2, lsl #24		
andsmi	r0, r0, r2, lsl #24		
eormi	r0, r0, r2, lsl #24		
eorsmi	r0, r0, r2, lsl #24		
submi	r0, r0, r2, lsl #24		
subsmi	r0, r0, r2, lsl #24		
rsbmi	r0, r0, r2, lsl #24		
rsbsmi	r0, r0, r2, lsl #24		
addmi	r0, r0, r2, lsl #24		
addsmi	r0, r0, r2, lsl #24		
adcmi	r0, r0, r2, lsl #24		
adcsmi	r0, r0, r2, lsl #24		
sbcmi	r0, r0, r2, lsl #24		
sbcsmi	r0, r0, r2, lsl #24		
rscmi	r0, r0, r2, lsl #24		
rscsmi	r0, r0, r2, lsl #24		
tstmi	r0, r2, lsl #24		
tstmi	r0, r2, lsl #24		
teqmi	r0, r2, lsl #24		
teqmi	r0, r2, lsl #24		
cmpmi	r0, r2, lsl #24		
cmpmi	r0, r2, lsl #24		
cmnmi	r0, r2, lsl #24		
cmnmi	r0, r2, lsl #24		
orrmi	r0, r0, r2, lsl #24		
orrsmi	r0, r0, r2, lsl #24		
lslmi	r0, r2, #24		
lslsmi	r0, r2, #24		
bicmi	r0, r0, r2, lsl #24		
bicsmi	r0, r0, r2, lsl #24		
mvnmi	r0, r2, lsl #24		
mvnsmi	r0, r2, lsl #24		
andmi	r0, r0, #512	; 0x200	
andsmi	r0, r0, #512	; 0x200	
eormi	r0, r0, #512	; 0x200	
eorsmi	r0, r0, #512	; 0x200	
submi	r0, r0, #512	; 0x200	
subsmi	r0, r0, #512	; 0x200	
rsbmi	r0, r0, #512	; 0x200	
rsbsmi	r0, r0, #512	; 0x200	
addmi	r0, r0, #512	; 0x200	
addsmi	r0, r0, #512	; 0x200	
adcmi	r0, r0, #512	; 0x200	
adcsmi	r0, r0, #512	; 0x200	
sbcmi	r0, r0, #512	; 0x200	
sbcsmi	r0, r0, #512	; 0x200	
rscmi	r0, r0, #512	; 0x200	
rscsmi	r0, r0, #512	; 0x200	
movwmi	r0, #3074	; 0xc02	
tstmi	r0, #512	; 0x200	
teqmi	r0, #512	; 0x200	
teqmi	r0, #512	; 0x200	
movtmi	r0, #3074	; 0xc02	
cmpmi	r0, #512	; 0x200	
cmnmi	r0, #512	; 0x200	
cmnmi	r0, #512	; 0x200	
orrmi	r0, r0, #512	; 0x200	
orrsmi	r0, r0, #512	; 0x200	
movmi	r0, #512	; 0x200	
movsmi	r0, #512	; 0x200	
bicmi	r0, r0, #512	; 0x200	
bicsmi	r0, r0, #512	; 0x200	
mvnmi	r0, #512	; 0x200	
mvnsmi	r0, #512	; 0x200	
strmi	r0, [r0], #-3074	; 0xfffff3fe	
ldrmi	r0, [r0], #-3074	; 0xfffff3fe	
strtmi	r0, [r0], #-3074	; 0xfffff3fe	
ldrtmi	r0, [r0], #-3074	; 0xfffff3fe	
strbmi	r0, [r0], #-3074	; 0xfffff3fe	
ldrbmi	r0, [r0], #-3074	; 0xfffff3fe	
strbtmi	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtmi	r0, [r0], #-3074	; 0xfffff3fe	
strmi	r0, [r0], #3074	; 0xc02	
ldrmi	r0, [r0], #3074	; 0xc02	
strtmi	r0, [r0], #3074	; 0xc02	
ldrtmi	r0, [r0], #3074	; 0xc02	
strbmi	r0, [r0], #3074	; 0xc02	
ldrbmi	r0, [r0], #3074	; 0xc02	
strbtmi	r0, [r0], #3074	; 0xc02	
ldrbtmi	r0, [r0], #3074	; 0xc02	
strmi	r0, [r0, #-3074]	; 0xfffff3fe	
ldrmi	r0, [r0, #-3074]	; 0xfffff3fe	
strmi	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrmi	r0, [r0, #-3074]!	; 0xfffff3fe	
strbmi	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbmi	r0, [r0, #-3074]	; 0xfffff3fe	
strbmi	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbmi	r0, [r0, #-3074]!	; 0xfffff3fe	
strmi	r0, [r0, #3074]	; 0xc02	
ldrmi	r0, [r0, #3074]	; 0xc02	
strmi	r0, [r0, #3074]!	; 0xc02	
ldrmi	r0, [r0, #3074]!	; 0xc02	
strbmi	r0, [r0, #3074]	; 0xc02	
ldrbmi	r0, [r0, #3074]	; 0xc02	
strbmi	r0, [r0, #3074]!	; 0xc02	
ldrbmi	r0, [r0, #3074]!	; 0xc02	
strmi	r0, [r0], -r2, lsl #24		
ldrmi	r0, [r0], -r2, lsl #24		
strtmi	r0, [r0], -r2, lsl #24		
ldrtmi	r0, [r0], -r2, lsl #24		
strbmi	r0, [r0], -r2, lsl #24		
ldrbmi	r0, [r0], -r2, lsl #24		
strbtmi	r0, [r0], -r2, lsl #24		
ldrbtmi	r0, [r0], -r2, lsl #24		
strmi	r0, [r0], r2, lsl #24		
ldrmi	r0, [r0], r2, lsl #24		
strtmi	r0, [r0], r2, lsl #24		
ldrtmi	r0, [r0], r2, lsl #24		
strbmi	r0, [r0], r2, lsl #24		
ldrbmi	r0, [r0], r2, lsl #24		
strbtmi	r0, [r0], r2, lsl #24		
ldrbtmi	r0, [r0], r2, lsl #24		
strmi	r0, [r0, -r2, lsl #24]		
ldrmi	r0, [r0, -r2, lsl #24]		
strmi	r0, [r0, -r2, lsl #24]!		
ldrmi	r0, [r0, -r2, lsl #24]!		
strbmi	r0, [r0, -r2, lsl #24]		
ldrbmi	r0, [r0, -r2, lsl #24]		
strbmi	r0, [r0, -r2, lsl #24]!		
ldrbmi	r0, [r0, -r2, lsl #24]!		
strmi	r0, [r0, r2, lsl #24]		
ldrmi	r0, [r0, r2, lsl #24]		
strmi	r0, [r0, r2, lsl #24]!		
ldrmi	r0, [r0, r2, lsl #24]!		
strbmi	r0, [r0, r2, lsl #24]		
ldrbmi	r0, [r0, r2, lsl #24]		
strbmi	r0, [r0, r2, lsl #24]!		
ldrbmi	r0, [r0, r2, lsl #24]!		
stmdami	r0, {r1, sl, fp}		
ldmdami	r0, {r1, sl, fp}		
stmdami	r0!, {r1, sl, fp}		
ldmdami	r0!, {r1, sl, fp}		
stmdami	r0, {r1, sl, fp}^		
ldmdami	r0, {r1, sl, fp}^		
stmdami	r0!, {r1, sl, fp}^		
ldmdami	r0!, {r1, sl, fp}^		
stmmi	r0, {r1, sl, fp}		
ldmmi	r0, {r1, sl, fp}		
stmiami	r0!, {r1, sl, fp}		
ldmmi	r0!, {r1, sl, fp}		
stmiami	r0, {r1, sl, fp}^		
ldmmi	r0, {r1, sl, fp}^		
stmiami	r0!, {r1, sl, fp}^		
ldmmi	r0!, {r1, sl, fp}^		
stmdbmi	r0, {r1, sl, fp}		
ldmdbmi	r0, {r1, sl, fp}		
stmdbmi	r0!, {r1, sl, fp}		
ldmdbmi	r0!, {r1, sl, fp}		
stmdbmi	r0, {r1, sl, fp}^		
ldmdbmi	r0, {r1, sl, fp}^		
stmdbmi	r0!, {r1, sl, fp}^		
ldmdbmi	r0!, {r1, sl, fp}^		
stmibmi	r0, {r1, sl, fp}		
ldmibmi	r0, {r1, sl, fp}		
stmibmi	r0!, {r1, sl, fp}		
ldmibmi	r0!, {r1, sl, fp}		
stmibmi	r0, {r1, sl, fp}^		
ldmibmi	r0, {r1, sl, fp}^		
stmibmi	r0!, {r1, sl, fp}^		
ldmibmi	r0!, {r1, sl, fp}^		
bmi	110290 <mem+0x200>		
bmi	510294 <__undef_stack+0x3f9734>		
bmi	910298 <__undef_stack+0x7f9738>		
bmi	d1029c <__undef_stack+0xbf973c>		
bmi	11102a0 <__undef_stack+0xff9740>		
bmi	15102a4 <__undef_stack+0x13f9744>		
bmi	19102a8 <__undef_stack+0x17f9748>		
bmi	1d102ac <__undef_stack+0x1bf974c>		
bmi	fe1102b0 <LRemap+0x1102a1>		
bmi	fe5102b4 <LRemap+0x5102a5>		
bmi	fe9102b8 <LRemap+0x9102a9>		
bmi	fed102bc <LRemap+0xd102ad>		
bmi	ff1102c0 <LRemap+0x11102b1>		
bmi	ff5102c4 <LRemap+0x15102b5>		
bmi	ff9102c8 <LRemap+0x19102b9>		
bmi	ffd102cc <LRemap+0x1d102bd>		
blmi	1102d0 <mem+0x240>		
blmi	5102d4 <__undef_stack+0x3f9774>		
blmi	9102d8 <__undef_stack+0x7f9778>		
blmi	d102dc <__undef_stack+0xbf977c>		
blmi	11102e0 <__undef_stack+0xff9780>		
blmi	15102e4 <__undef_stack+0x13f9784>		
blmi	19102e8 <__undef_stack+0x17f9788>		
blmi	1d102ec <__undef_stack+0x1bf978c>		
blmi	fe1102f0 <LRemap+0x1102e1>		
blmi	fe5102f4 <LRemap+0x5102e5>		
blmi	fe9102f8 <LRemap+0x9102e9>		
blmi	fed102fc <LRemap+0xd102ed>		
blmi	ff110300 <LRemap+0x11102f1>		
blmi	ff510304 <LRemap+0x15102f5>		
blmi	ff910308 <LRemap+0x19102f9>		
blmi	ffd1030c <LRemap+0x1d102fd>		
stcmi	12, cr0, [r0], {2}		
ldcmi	12, cr0, [r0], {2}		
stcmi	12, cr0, [r0], #-8		
ldcmi	12, cr0, [r0], #-8		
mcrrmi	12, 0, r0, r0, cr2		
mrrcmi	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclmi	12, cr0, [r0], #-8		
ldclmi	12, cr0, [r0], #-8		
stcmi	12, cr0, [r0], {2}		
ldcmi	12, cr0, [r0], {2}		
stcmi	12, cr0, [r0], #8		
ldcmi	12, cr0, [r0], #8		
stclmi	12, cr0, [r0], {2}		
ldclmi	12, cr0, [r0], {2}		
stclmi	12, cr0, [r0], #8		
ldclmi	12, cr0, [r0], #8		
stcmi	12, cr0, [r0, #-8]		
ldcmi	12, cr0, [r0, #-8]		
stcmi	12, cr0, [r0, #-8]!		
ldcmi	12, cr0, [r0, #-8]!		
stclmi	12, cr0, [r0, #-8]		
ldclmi	12, cr0, [r0, #-8]		
stclmi	12, cr0, [r0, #-8]!		
ldclmi	12, cr0, [r0, #-8]!		
stcmi	12, cr0, [r0, #8]		
ldcmi	12, cr0, [r0, #8]		
stcmi	12, cr0, [r0, #8]!		
ldcmi	12, cr0, [r0, #8]!		
stclmi	12, cr0, [r0, #8]		
ldclmi	12, cr0, [r0, #8]		
stclmi	12, cr0, [r0, #8]!		
ldclmi	12, cr0, [r0, #8]!		
cdpmi	12, 0, cr0, cr0, cr2, {0}		
cdpmi	12, 1, cr0, cr0, cr2, {0}		
cdpmi	12, 2, cr0, cr0, cr2, {0}		
cdpmi	12, 3, cr0, cr0, cr2, {0}		
cdpmi	12, 4, cr0, cr0, cr2, {0}		
cdpmi	12, 5, cr0, cr0, cr2, {0}		
cdpmi	12, 6, cr0, cr0, cr2, {0}		
cdpmi	12, 7, cr0, cr0, cr2, {0}		
cdpmi	12, 8, cr0, cr0, cr2, {0}		
cdpmi	12, 9, cr0, cr0, cr2, {0}		
cdpmi	12, 10, cr0, cr0, cr2, {0}		
cdpmi	12, 11, cr0, cr0, cr2, {0}		
cdpmi	12, 12, cr0, cr0, cr2, {0}		
cdpmi	12, 13, cr0, cr0, cr2, {0}		
cdpmi	12, 14, cr0, cr0, cr2, {0}		
cdpmi	12, 15, cr0, cr0, cr2, {0}		
svcmi	0x00000c02		
svcmi	0x00100c02		
svcmi	0x00200c02		
svcmi	0x00300c02		
svcmi	0x00400c02		
svcmi	0x00500c02		
svcmi	0x00600c02		
svcmi	0x00700c02		
svcmi	0x00800c02		
svcmi	0x00900c02		
svcmi	0x00a00c02		
svcmi	0x00b00c02		
svcmi	0x00c00c02		
svcmi	0x00d00c02		
svcmi	0x00e00c02		
svcmi	0x00f00c02		
andpl	r0, r0, r2, lsl #24		
andspl	r0, r0, r2, lsl #24		
eorpl	r0, r0, r2, lsl #24		
eorspl	r0, r0, r2, lsl #24		
subpl	r0, r0, r2, lsl #24		
subspl	r0, r0, r2, lsl #24		
rsbpl	r0, r0, r2, lsl #24		
rsbspl	r0, r0, r2, lsl #24		
addpl	r0, r0, r2, lsl #24		
addspl	r0, r0, r2, lsl #24		
adcpl	r0, r0, r2, lsl #24		
adcspl	r0, r0, r2, lsl #24		
sbcpl	r0, r0, r2, lsl #24		
sbcspl	r0, r0, r2, lsl #24		
rscpl	r0, r0, r2, lsl #24		
rscspl	r0, r0, r2, lsl #24		
tstpl	r0, r2, lsl #24		
tstpl	r0, r2, lsl #24		
teqpl	r0, r2, lsl #24		
teqpl	r0, r2, lsl #24		
cmppl	r0, r2, lsl #24		
cmppl	r0, r2, lsl #24		
cmnpl	r0, r2, lsl #24		
cmnpl	r0, r2, lsl #24		
orrpl	r0, r0, r2, lsl #24		
orrspl	r0, r0, r2, lsl #24		
lslpl	r0, r2, #24		
lslspl	r0, r2, #24		
bicpl	r0, r0, r2, lsl #24		
bicspl	r0, r0, r2, lsl #24		
mvnpl	r0, r2, lsl #24		
mvnspl	r0, r2, lsl #24		
andpl	r0, r0, #512	; 0x200	
andspl	r0, r0, #512	; 0x200	
eorpl	r0, r0, #512	; 0x200	
eorspl	r0, r0, #512	; 0x200	
subpl	r0, r0, #512	; 0x200	
subspl	r0, r0, #512	; 0x200	
rsbpl	r0, r0, #512	; 0x200	
rsbspl	r0, r0, #512	; 0x200	
addpl	r0, r0, #512	; 0x200	
addspl	r0, r0, #512	; 0x200	
adcpl	r0, r0, #512	; 0x200	
adcspl	r0, r0, #512	; 0x200	
sbcpl	r0, r0, #512	; 0x200	
sbcspl	r0, r0, #512	; 0x200	
rscpl	r0, r0, #512	; 0x200	
rscspl	r0, r0, #512	; 0x200	
movwpl	r0, #3074	; 0xc02	
tstpl	r0, #512	; 0x200	
teqpl	r0, #512	; 0x200	
teqpl	r0, #512	; 0x200	
movtpl	r0, #3074	; 0xc02	
cmppl	r0, #512	; 0x200	
cmnpl	r0, #512	; 0x200	
cmnpl	r0, #512	; 0x200	
orrpl	r0, r0, #512	; 0x200	
orrspl	r0, r0, #512	; 0x200	
movpl	r0, #512	; 0x200	
movspl	r0, #512	; 0x200	
bicpl	r0, r0, #512	; 0x200	
bicspl	r0, r0, #512	; 0x200	
mvnpl	r0, #512	; 0x200	
mvnspl	r0, #512	; 0x200	
strpl	r0, [r0], #-3074	; 0xfffff3fe	
ldrpl	r0, [r0], #-3074	; 0xfffff3fe	
strtpl	r0, [r0], #-3074	; 0xfffff3fe	
ldrtpl	r0, [r0], #-3074	; 0xfffff3fe	
strbpl	r0, [r0], #-3074	; 0xfffff3fe	
ldrbpl	r0, [r0], #-3074	; 0xfffff3fe	
strbtpl	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtpl	r0, [r0], #-3074	; 0xfffff3fe	
strpl	r0, [r0], #3074	; 0xc02	
ldrpl	r0, [r0], #3074	; 0xc02	
strtpl	r0, [r0], #3074	; 0xc02	
ldrtpl	r0, [r0], #3074	; 0xc02	
strbpl	r0, [r0], #3074	; 0xc02	
ldrbpl	r0, [r0], #3074	; 0xc02	
strbtpl	r0, [r0], #3074	; 0xc02	
ldrbtpl	r0, [r0], #3074	; 0xc02	
strpl	r0, [r0, #-3074]	; 0xfffff3fe	
ldrpl	r0, [r0, #-3074]	; 0xfffff3fe	
strpl	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrpl	r0, [r0, #-3074]!	; 0xfffff3fe	
strbpl	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbpl	r0, [r0, #-3074]	; 0xfffff3fe	
strbpl	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbpl	r0, [r0, #-3074]!	; 0xfffff3fe	
strpl	r0, [r0, #3074]	; 0xc02	
ldrpl	r0, [r0, #3074]	; 0xc02	
strpl	r0, [r0, #3074]!	; 0xc02	
ldrpl	r0, [r0, #3074]!	; 0xc02	
strbpl	r0, [r0, #3074]	; 0xc02	
ldrbpl	r0, [r0, #3074]	; 0xc02	
strbpl	r0, [r0, #3074]!	; 0xc02	
ldrbpl	r0, [r0, #3074]!	; 0xc02	
strpl	r0, [r0], -r2, lsl #24		
ldrpl	r0, [r0], -r2, lsl #24		
strtpl	r0, [r0], -r2, lsl #24		
ldrtpl	r0, [r0], -r2, lsl #24		
strbpl	r0, [r0], -r2, lsl #24		
ldrbpl	r0, [r0], -r2, lsl #24		
strbtpl	r0, [r0], -r2, lsl #24		
ldrbtpl	r0, [r0], -r2, lsl #24		
strpl	r0, [r0], r2, lsl #24		
ldrpl	r0, [r0], r2, lsl #24		
strtpl	r0, [r0], r2, lsl #24		
ldrtpl	r0, [r0], r2, lsl #24		
strbpl	r0, [r0], r2, lsl #24		
ldrbpl	r0, [r0], r2, lsl #24		
strbtpl	r0, [r0], r2, lsl #24		
ldrbtpl	r0, [r0], r2, lsl #24		
strpl	r0, [r0, -r2, lsl #24]		
ldrpl	r0, [r0, -r2, lsl #24]		
strpl	r0, [r0, -r2, lsl #24]!		
ldrpl	r0, [r0, -r2, lsl #24]!		
strbpl	r0, [r0, -r2, lsl #24]		
ldrbpl	r0, [r0, -r2, lsl #24]		
strbpl	r0, [r0, -r2, lsl #24]!		
ldrbpl	r0, [r0, -r2, lsl #24]!		
strpl	r0, [r0, r2, lsl #24]		
ldrpl	r0, [r0, r2, lsl #24]		
strpl	r0, [r0, r2, lsl #24]!		
ldrpl	r0, [r0, r2, lsl #24]!		
strbpl	r0, [r0, r2, lsl #24]		
ldrbpl	r0, [r0, r2, lsl #24]		
strbpl	r0, [r0, r2, lsl #24]!		
ldrbpl	r0, [r0, r2, lsl #24]!		
stmdapl	r0, {r1, sl, fp}		
ldmdapl	r0, {r1, sl, fp}		
stmdapl	r0!, {r1, sl, fp}		
ldmdapl	r0!, {r1, sl, fp}		
stmdapl	r0, {r1, sl, fp}^		
ldmdapl	r0, {r1, sl, fp}^		
stmdapl	r0!, {r1, sl, fp}^		
ldmdapl	r0!, {r1, sl, fp}^		
stmpl	r0, {r1, sl, fp}		
ldmpl	r0, {r1, sl, fp}		
stmiapl	r0!, {r1, sl, fp}		
ldmpl	r0!, {r1, sl, fp}		
stmiapl	r0, {r1, sl, fp}^		
ldmpl	r0, {r1, sl, fp}^		
stmiapl	r0!, {r1, sl, fp}^		
ldmpl	r0!, {r1, sl, fp}^		
stmdbpl	r0, {r1, sl, fp}		
ldmdbpl	r0, {r1, sl, fp}		
stmdbpl	r0!, {r1, sl, fp}		
ldmdbpl	r0!, {r1, sl, fp}		
stmdbpl	r0, {r1, sl, fp}^		
ldmdbpl	r0, {r1, sl, fp}^		
stmdbpl	r0!, {r1, sl, fp}^		
ldmdbpl	r0!, {r1, sl, fp}^		
stmibpl	r0, {r1, sl, fp}		
ldmibpl	r0, {r1, sl, fp}		
stmibpl	r0!, {r1, sl, fp}		
ldmibpl	r0!, {r1, sl, fp}		
stmibpl	r0, {r1, sl, fp}^		
ldmibpl	r0, {r1, sl, fp}^		
stmibpl	r0!, {r1, sl, fp}^		
ldmibpl	r0!, {r1, sl, fp}^		
bpl	110690 <mem+0x600>		
bpl	510694 <__undef_stack+0x3f9b34>		
bpl	910698 <__undef_stack+0x7f9b38>		
bpl	d1069c <__undef_stack+0xbf9b3c>		
bpl	11106a0 <__undef_stack+0xff9b40>		
bpl	15106a4 <__undef_stack+0x13f9b44>		
bpl	19106a8 <__undef_stack+0x17f9b48>		
bpl	1d106ac <__undef_stack+0x1bf9b4c>		
bpl	fe1106b0 <LRemap+0x1106a1>		
bpl	fe5106b4 <LRemap+0x5106a5>		
bpl	fe9106b8 <LRemap+0x9106a9>		
bpl	fed106bc <LRemap+0xd106ad>		
bpl	ff1106c0 <LRemap+0x11106b1>		
bpl	ff5106c4 <LRemap+0x15106b5>		
bpl	ff9106c8 <LRemap+0x19106b9>		
bpl	ffd106cc <LRemap+0x1d106bd>		
blpl	1106d0 <mem+0x640>		
blpl	5106d4 <__undef_stack+0x3f9b74>		
blpl	9106d8 <__undef_stack+0x7f9b78>		
blpl	d106dc <__undef_stack+0xbf9b7c>		
blpl	11106e0 <__undef_stack+0xff9b80>		
blpl	15106e4 <__undef_stack+0x13f9b84>		
blpl	19106e8 <__undef_stack+0x17f9b88>		
blpl	1d106ec <__undef_stack+0x1bf9b8c>		
blpl	fe1106f0 <LRemap+0x1106e1>		
blpl	fe5106f4 <LRemap+0x5106e5>		
blpl	fe9106f8 <LRemap+0x9106e9>		
blpl	fed106fc <LRemap+0xd106ed>		
blpl	ff110700 <LRemap+0x11106f1>		
blpl	ff510704 <LRemap+0x15106f5>		
blpl	ff910708 <LRemap+0x19106f9>		
blpl	ffd1070c <LRemap+0x1d106fd>		
stcpl	12, cr0, [r0], {2}		
ldcpl	12, cr0, [r0], {2}		
stcpl	12, cr0, [r0], #-8		
ldcpl	12, cr0, [r0], #-8		
mcrrpl	12, 0, r0, r0, cr2		
mrrcpl	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclpl	12, cr0, [r0], #-8		
ldclpl	12, cr0, [r0], #-8		
stcpl	12, cr0, [r0], {2}		
ldcpl	12, cr0, [r0], {2}		
stcpl	12, cr0, [r0], #8		
ldcpl	12, cr0, [r0], #8		
stclpl	12, cr0, [r0], {2}		
ldclpl	12, cr0, [r0], {2}		
stclpl	12, cr0, [r0], #8		
ldclpl	12, cr0, [r0], #8		
stcpl	12, cr0, [r0, #-8]		
ldcpl	12, cr0, [r0, #-8]		
stcpl	12, cr0, [r0, #-8]!		
ldcpl	12, cr0, [r0, #-8]!		
stclpl	12, cr0, [r0, #-8]		
ldclpl	12, cr0, [r0, #-8]		
stclpl	12, cr0, [r0, #-8]!		
ldclpl	12, cr0, [r0, #-8]!		
stcpl	12, cr0, [r0, #8]		
ldcpl	12, cr0, [r0, #8]		
stcpl	12, cr0, [r0, #8]!		
ldcpl	12, cr0, [r0, #8]!		
stclpl	12, cr0, [r0, #8]		
ldclpl	12, cr0, [r0, #8]		
stclpl	12, cr0, [r0, #8]!		
ldclpl	12, cr0, [r0, #8]!		
cdppl	12, 0, cr0, cr0, cr2, {0}		
cdppl	12, 1, cr0, cr0, cr2, {0}		
cdppl	12, 2, cr0, cr0, cr2, {0}		
cdppl	12, 3, cr0, cr0, cr2, {0}		
cdppl	12, 4, cr0, cr0, cr2, {0}		
cdppl	12, 5, cr0, cr0, cr2, {0}		
cdppl	12, 6, cr0, cr0, cr2, {0}		
cdppl	12, 7, cr0, cr0, cr2, {0}		
cdppl	12, 8, cr0, cr0, cr2, {0}		
cdppl	12, 9, cr0, cr0, cr2, {0}		
cdppl	12, 10, cr0, cr0, cr2, {0}		
cdppl	12, 11, cr0, cr0, cr2, {0}		
cdppl	12, 12, cr0, cr0, cr2, {0}		
cdppl	12, 13, cr0, cr0, cr2, {0}		
cdppl	12, 14, cr0, cr0, cr2, {0}		
cdppl	12, 15, cr0, cr0, cr2, {0}		
svcpl	0x00000c02		
svcpl	0x00100c02		
svcpl	0x00200c02		
svcpl	0x00300c02		
svcpl	0x00400c02		
svcpl	0x00500c02		
svcpl	0x00600c02		
svcpl	0x00700c02		
svcpl	0x00800c02		
svcpl	0x00900c02		
svcpl	0x00a00c02		
svcpl	0x00b00c02		
svcpl	0x00c00c02		
svcpl	0x00d00c02		
svcpl	0x00e00c02		
svcpl	0x00f00c02		
andvs	r0, r0, r2, lsl #24		
andsvs	r0, r0, r2, lsl #24		
eorvs	r0, r0, r2, lsl #24		
eorsvs	r0, r0, r2, lsl #24		
subvs	r0, r0, r2, lsl #24		
subsvs	r0, r0, r2, lsl #24		
rsbvs	r0, r0, r2, lsl #24		
rsbsvs	r0, r0, r2, lsl #24		
addvs	r0, r0, r2, lsl #24		
addsvs	r0, r0, r2, lsl #24		
adcvs	r0, r0, r2, lsl #24		
adcsvs	r0, r0, r2, lsl #24		
sbcvs	r0, r0, r2, lsl #24		
sbcsvs	r0, r0, r2, lsl #24		
rscvs	r0, r0, r2, lsl #24		
rscsvs	r0, r0, r2, lsl #24		
tstvs	r0, r2, lsl #24		
tstvs	r0, r2, lsl #24		
teqvs	r0, r2, lsl #24		
teqvs	r0, r2, lsl #24		
cmpvs	r0, r2, lsl #24		
cmpvs	r0, r2, lsl #24		
cmnvs	r0, r2, lsl #24		
cmnvs	r0, r2, lsl #24		
orrvs	r0, r0, r2, lsl #24		
orrsvs	r0, r0, r2, lsl #24		
lslvs	r0, r2, #24		
lslsvs	r0, r2, #24		
bicvs	r0, r0, r2, lsl #24		
bicsvs	r0, r0, r2, lsl #24		
mvnvs	r0, r2, lsl #24		
mvnsvs	r0, r2, lsl #24		
andvs	r0, r0, #512	; 0x200	
andsvs	r0, r0, #512	; 0x200	
eorvs	r0, r0, #512	; 0x200	
eorsvs	r0, r0, #512	; 0x200	
subvs	r0, r0, #512	; 0x200	
subsvs	r0, r0, #512	; 0x200	
rsbvs	r0, r0, #512	; 0x200	
rsbsvs	r0, r0, #512	; 0x200	
addvs	r0, r0, #512	; 0x200	
addsvs	r0, r0, #512	; 0x200	
adcvs	r0, r0, #512	; 0x200	
adcsvs	r0, r0, #512	; 0x200	
sbcvs	r0, r0, #512	; 0x200	
sbcsvs	r0, r0, #512	; 0x200	
rscvs	r0, r0, #512	; 0x200	
rscsvs	r0, r0, #512	; 0x200	
movwvs	r0, #3074	; 0xc02	
tstvs	r0, #512	; 0x200	
teqvs	r0, #512	; 0x200	
teqvs	r0, #512	; 0x200	
movtvs	r0, #3074	; 0xc02	
cmpvs	r0, #512	; 0x200	
cmnvs	r0, #512	; 0x200	
cmnvs	r0, #512	; 0x200	
orrvs	r0, r0, #512	; 0x200	
orrsvs	r0, r0, #512	; 0x200	
movvs	r0, #512	; 0x200	
movsvs	r0, #512	; 0x200	
bicvs	r0, r0, #512	; 0x200	
bicsvs	r0, r0, #512	; 0x200	
mvnvs	r0, #512	; 0x200	
mvnsvs	r0, #512	; 0x200	
strvs	r0, [r0], #-3074	; 0xfffff3fe	
ldrvs	r0, [r0], #-3074	; 0xfffff3fe	
strtvs	r0, [r0], #-3074	; 0xfffff3fe	
ldrtvs	r0, [r0], #-3074	; 0xfffff3fe	
strbvs	r0, [r0], #-3074	; 0xfffff3fe	
ldrbvs	r0, [r0], #-3074	; 0xfffff3fe	
strbtvs	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtvs	r0, [r0], #-3074	; 0xfffff3fe	
strvs	r0, [r0], #3074	; 0xc02	
ldrvs	r0, [r0], #3074	; 0xc02	
strtvs	r0, [r0], #3074	; 0xc02	
ldrtvs	r0, [r0], #3074	; 0xc02	
strbvs	r0, [r0], #3074	; 0xc02	
ldrbvs	r0, [r0], #3074	; 0xc02	
strbtvs	r0, [r0], #3074	; 0xc02	
ldrbtvs	r0, [r0], #3074	; 0xc02	
strvs	r0, [r0, #-3074]	; 0xfffff3fe	
ldrvs	r0, [r0, #-3074]	; 0xfffff3fe	
strvs	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrvs	r0, [r0, #-3074]!	; 0xfffff3fe	
strbvs	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbvs	r0, [r0, #-3074]	; 0xfffff3fe	
strbvs	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbvs	r0, [r0, #-3074]!	; 0xfffff3fe	
strvs	r0, [r0, #3074]	; 0xc02	
ldrvs	r0, [r0, #3074]	; 0xc02	
strvs	r0, [r0, #3074]!	; 0xc02	
ldrvs	r0, [r0, #3074]!	; 0xc02	
strbvs	r0, [r0, #3074]	; 0xc02	
ldrbvs	r0, [r0, #3074]	; 0xc02	
strbvs	r0, [r0, #3074]!	; 0xc02	
ldrbvs	r0, [r0, #3074]!	; 0xc02	
strvs	r0, [r0], -r2, lsl #24		
ldrvs	r0, [r0], -r2, lsl #24		
strtvs	r0, [r0], -r2, lsl #24		
ldrtvs	r0, [r0], -r2, lsl #24		
strbvs	r0, [r0], -r2, lsl #24		
ldrbvs	r0, [r0], -r2, lsl #24		
strbtvs	r0, [r0], -r2, lsl #24		
ldrbtvs	r0, [r0], -r2, lsl #24		
strvs	r0, [r0], r2, lsl #24		
ldrvs	r0, [r0], r2, lsl #24		
strtvs	r0, [r0], r2, lsl #24		
ldrtvs	r0, [r0], r2, lsl #24		
strbvs	r0, [r0], r2, lsl #24		
ldrbvs	r0, [r0], r2, lsl #24		
strbtvs	r0, [r0], r2, lsl #24		
ldrbtvs	r0, [r0], r2, lsl #24		
strvs	r0, [r0, -r2, lsl #24]		
ldrvs	r0, [r0, -r2, lsl #24]		
strvs	r0, [r0, -r2, lsl #24]!		
ldrvs	r0, [r0, -r2, lsl #24]!		
strbvs	r0, [r0, -r2, lsl #24]		
ldrbvs	r0, [r0, -r2, lsl #24]		
strbvs	r0, [r0, -r2, lsl #24]!		
ldrbvs	r0, [r0, -r2, lsl #24]!		
strvs	r0, [r0, r2, lsl #24]		
ldrvs	r0, [r0, r2, lsl #24]		
strvs	r0, [r0, r2, lsl #24]!		
ldrvs	r0, [r0, r2, lsl #24]!		
strbvs	r0, [r0, r2, lsl #24]		
ldrbvs	r0, [r0, r2, lsl #24]		
strbvs	r0, [r0, r2, lsl #24]!		
ldrbvs	r0, [r0, r2, lsl #24]!		
stmdavs	r0, {r1, sl, fp}		
ldmdavs	r0, {r1, sl, fp}		
stmdavs	r0!, {r1, sl, fp}		
ldmdavs	r0!, {r1, sl, fp}		
stmdavs	r0, {r1, sl, fp}^		
ldmdavs	r0, {r1, sl, fp}^		
stmdavs	r0!, {r1, sl, fp}^		
ldmdavs	r0!, {r1, sl, fp}^		
stmvs	r0, {r1, sl, fp}		
ldmvs	r0, {r1, sl, fp}		
stmiavs	r0!, {r1, sl, fp}		
ldmvs	r0!, {r1, sl, fp}		
stmiavs	r0, {r1, sl, fp}^		
ldmvs	r0, {r1, sl, fp}^		
stmiavs	r0!, {r1, sl, fp}^		
ldmvs	r0!, {r1, sl, fp}^		
stmdbvs	r0, {r1, sl, fp}		
ldmdbvs	r0, {r1, sl, fp}		
stmdbvs	r0!, {r1, sl, fp}		
ldmdbvs	r0!, {r1, sl, fp}		
stmdbvs	r0, {r1, sl, fp}^		
ldmdbvs	r0, {r1, sl, fp}^		
stmdbvs	r0!, {r1, sl, fp}^		
ldmdbvs	r0!, {r1, sl, fp}^		
stmibvs	r0, {r1, sl, fp}		
ldmibvs	r0, {r1, sl, fp}		
stmibvs	r0!, {r1, sl, fp}		
ldmibvs	r0!, {r1, sl, fp}		
stmibvs	r0, {r1, sl, fp}^		
ldmibvs	r0, {r1, sl, fp}^		
stmibvs	r0!, {r1, sl, fp}^		
ldmibvs	r0!, {r1, sl, fp}^		
bvs	110a90 <mem+0xa00>		
bvs	510a94 <__undef_stack+0x3f9f34>		
bvs	910a98 <__undef_stack+0x7f9f38>		
bvs	d10a9c <__undef_stack+0xbf9f3c>		
bvs	1110aa0 <__undef_stack+0xff9f40>		
bvs	1510aa4 <__undef_stack+0x13f9f44>		
bvs	1910aa8 <__undef_stack+0x17f9f48>		
bvs	1d10aac <__undef_stack+0x1bf9f4c>		
bvs	fe110ab0 <LRemap+0x110aa1>		
bvs	fe510ab4 <LRemap+0x510aa5>		
bvs	fe910ab8 <LRemap+0x910aa9>		
bvs	fed10abc <LRemap+0xd10aad>		
bvs	ff110ac0 <LRemap+0x1110ab1>		
bvs	ff510ac4 <LRemap+0x1510ab5>		
bvs	ff910ac8 <LRemap+0x1910ab9>		
bvs	ffd10acc <LRemap+0x1d10abd>		
blvs	110ad0 <mem+0xa40>		
blvs	510ad4 <__undef_stack+0x3f9f74>		
blvs	910ad8 <__undef_stack+0x7f9f78>		
blvs	d10adc <__undef_stack+0xbf9f7c>		
blvs	1110ae0 <__undef_stack+0xff9f80>		
blvs	1510ae4 <__undef_stack+0x13f9f84>		
blvs	1910ae8 <__undef_stack+0x17f9f88>		
blvs	1d10aec <__undef_stack+0x1bf9f8c>		
blvs	fe110af0 <LRemap+0x110ae1>		
blvs	fe510af4 <LRemap+0x510ae5>		
blvs	fe910af8 <LRemap+0x910ae9>		
blvs	fed10afc <LRemap+0xd10aed>		
blvs	ff110b00 <LRemap+0x1110af1>		
blvs	ff510b04 <LRemap+0x1510af5>		
blvs	ff910b08 <LRemap+0x1910af9>		
blvs	ffd10b0c <LRemap+0x1d10afd>		
stcvs	12, cr0, [r0], {2}		
ldcvs	12, cr0, [r0], {2}		
stcvs	12, cr0, [r0], #-8		
ldcvs	12, cr0, [r0], #-8		
mcrrvs	12, 0, r0, r0, cr2		
mrrcvs	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclvs	12, cr0, [r0], #-8		
ldclvs	12, cr0, [r0], #-8		
stcvs	12, cr0, [r0], {2}		
ldcvs	12, cr0, [r0], {2}		
stcvs	12, cr0, [r0], #8		
ldcvs	12, cr0, [r0], #8		
stclvs	12, cr0, [r0], {2}		
ldclvs	12, cr0, [r0], {2}		
stclvs	12, cr0, [r0], #8		
ldclvs	12, cr0, [r0], #8		
stcvs	12, cr0, [r0, #-8]		
ldcvs	12, cr0, [r0, #-8]		
stcvs	12, cr0, [r0, #-8]!		
ldcvs	12, cr0, [r0, #-8]!		
stclvs	12, cr0, [r0, #-8]		
ldclvs	12, cr0, [r0, #-8]		
stclvs	12, cr0, [r0, #-8]!		
ldclvs	12, cr0, [r0, #-8]!		
stcvs	12, cr0, [r0, #8]		
ldcvs	12, cr0, [r0, #8]		
stcvs	12, cr0, [r0, #8]!		
ldcvs	12, cr0, [r0, #8]!		
stclvs	12, cr0, [r0, #8]		
ldclvs	12, cr0, [r0, #8]		
stclvs	12, cr0, [r0, #8]!		
ldclvs	12, cr0, [r0, #8]!		
cdpvs	12, 0, cr0, cr0, cr2, {0}		
cdpvs	12, 1, cr0, cr0, cr2, {0}		
cdpvs	12, 2, cr0, cr0, cr2, {0}		
cdpvs	12, 3, cr0, cr0, cr2, {0}		
cdpvs	12, 4, cr0, cr0, cr2, {0}		
cdpvs	12, 5, cr0, cr0, cr2, {0}		
cdpvs	12, 6, cr0, cr0, cr2, {0}		
cdpvs	12, 7, cr0, cr0, cr2, {0}		
cdpvs	12, 8, cr0, cr0, cr2, {0}		
cdpvs	12, 9, cr0, cr0, cr2, {0}		
cdpvs	12, 10, cr0, cr0, cr2, {0}		
cdpvs	12, 11, cr0, cr0, cr2, {0}		
cdpvs	12, 12, cr0, cr0, cr2, {0}		
cdpvs	12, 13, cr0, cr0, cr2, {0}		
cdpvs	12, 14, cr0, cr0, cr2, {0}		
cdpvs	12, 15, cr0, cr0, cr2, {0}		
svcvs	0x00000c02		
svcvs	0x00100c02		
svcvs	0x00200c02		
svcvs	0x00300c02		
svcvs	0x00400c02		
svcvs	0x00500c02		
svcvs	0x00600c02		
svcvs	0x00700c02		
svcvs	0x00800c02		
svcvs	0x00900c02		
svcvs	0x00a00c02		
svcvs	0x00b00c02		
svcvs	0x00c00c02		
svcvs	0x00d00c02		
svcvs	0x00e00c02		
svcvs	0x00f00c02		
andvc	r0, r0, r2, lsl #24		
andsvc	r0, r0, r2, lsl #24		
eorvc	r0, r0, r2, lsl #24		
eorsvc	r0, r0, r2, lsl #24		
subvc	r0, r0, r2, lsl #24		
subsvc	r0, r0, r2, lsl #24		
rsbvc	r0, r0, r2, lsl #24		
rsbsvc	r0, r0, r2, lsl #24		
addvc	r0, r0, r2, lsl #24		
addsvc	r0, r0, r2, lsl #24		
adcvc	r0, r0, r2, lsl #24		
adcsvc	r0, r0, r2, lsl #24		
sbcvc	r0, r0, r2, lsl #24		
sbcsvc	r0, r0, r2, lsl #24		
rscvc	r0, r0, r2, lsl #24		
rscsvc	r0, r0, r2, lsl #24		
tstvc	r0, r2, lsl #24		
tstvc	r0, r2, lsl #24		
teqvc	r0, r2, lsl #24		
teqvc	r0, r2, lsl #24		
cmpvc	r0, r2, lsl #24		
cmpvc	r0, r2, lsl #24		
cmnvc	r0, r2, lsl #24		
cmnvc	r0, r2, lsl #24		
orrvc	r0, r0, r2, lsl #24		
orrsvc	r0, r0, r2, lsl #24		
lslvc	r0, r2, #24		
lslsvc	r0, r2, #24		
bicvc	r0, r0, r2, lsl #24		
bicsvc	r0, r0, r2, lsl #24		
mvnvc	r0, r2, lsl #24		
mvnsvc	r0, r2, lsl #24		
andvc	r0, r0, #512	; 0x200	
andsvc	r0, r0, #512	; 0x200	
eorvc	r0, r0, #512	; 0x200	
eorsvc	r0, r0, #512	; 0x200	
subvc	r0, r0, #512	; 0x200	
subsvc	r0, r0, #512	; 0x200	
rsbvc	r0, r0, #512	; 0x200	
rsbsvc	r0, r0, #512	; 0x200	
addvc	r0, r0, #512	; 0x200	
addsvc	r0, r0, #512	; 0x200	
adcvc	r0, r0, #512	; 0x200	
adcsvc	r0, r0, #512	; 0x200	
sbcvc	r0, r0, #512	; 0x200	
sbcsvc	r0, r0, #512	; 0x200	
rscvc	r0, r0, #512	; 0x200	
rscsvc	r0, r0, #512	; 0x200	
movwvc	r0, #3074	; 0xc02	
tstvc	r0, #512	; 0x200	
teqvc	r0, #512	; 0x200	
teqvc	r0, #512	; 0x200	
movtvc	r0, #3074	; 0xc02	
cmpvc	r0, #512	; 0x200	
cmnvc	r0, #512	; 0x200	
cmnvc	r0, #512	; 0x200	
orrvc	r0, r0, #512	; 0x200	
orrsvc	r0, r0, #512	; 0x200	
movvc	r0, #512	; 0x200	
movsvc	r0, #512	; 0x200	
bicvc	r0, r0, #512	; 0x200	
bicsvc	r0, r0, #512	; 0x200	
mvnvc	r0, #512	; 0x200	
mvnsvc	r0, #512	; 0x200	
strvc	r0, [r0], #-3074	; 0xfffff3fe	
ldrvc	r0, [r0], #-3074	; 0xfffff3fe	
strtvc	r0, [r0], #-3074	; 0xfffff3fe	
ldrtvc	r0, [r0], #-3074	; 0xfffff3fe	
strbvc	r0, [r0], #-3074	; 0xfffff3fe	
ldrbvc	r0, [r0], #-3074	; 0xfffff3fe	
strbtvc	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtvc	r0, [r0], #-3074	; 0xfffff3fe	
strvc	r0, [r0], #3074	; 0xc02	
ldrvc	r0, [r0], #3074	; 0xc02	
strtvc	r0, [r0], #3074	; 0xc02	
ldrtvc	r0, [r0], #3074	; 0xc02	
strbvc	r0, [r0], #3074	; 0xc02	
ldrbvc	r0, [r0], #3074	; 0xc02	
strbtvc	r0, [r0], #3074	; 0xc02	
ldrbtvc	r0, [r0], #3074	; 0xc02	
strvc	r0, [r0, #-3074]	; 0xfffff3fe	
ldrvc	r0, [r0, #-3074]	; 0xfffff3fe	
strvc	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrvc	r0, [r0, #-3074]!	; 0xfffff3fe	
strbvc	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbvc	r0, [r0, #-3074]	; 0xfffff3fe	
strbvc	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbvc	r0, [r0, #-3074]!	; 0xfffff3fe	
strvc	r0, [r0, #3074]	; 0xc02	
ldrvc	r0, [r0, #3074]	; 0xc02	
strvc	r0, [r0, #3074]!	; 0xc02	
ldrvc	r0, [r0, #3074]!	; 0xc02	
strbvc	r0, [r0, #3074]	; 0xc02	
ldrbvc	r0, [r0, #3074]	; 0xc02	
strbvc	r0, [r0, #3074]!	; 0xc02	
ldrbvc	r0, [r0, #3074]!	; 0xc02	
strvc	r0, [r0], -r2, lsl #24		
ldrvc	r0, [r0], -r2, lsl #24		
strtvc	r0, [r0], -r2, lsl #24		
ldrtvc	r0, [r0], -r2, lsl #24		
strbvc	r0, [r0], -r2, lsl #24		
ldrbvc	r0, [r0], -r2, lsl #24		
strbtvc	r0, [r0], -r2, lsl #24		
ldrbtvc	r0, [r0], -r2, lsl #24		
strvc	r0, [r0], r2, lsl #24		
ldrvc	r0, [r0], r2, lsl #24		
strtvc	r0, [r0], r2, lsl #24		
ldrtvc	r0, [r0], r2, lsl #24		
strbvc	r0, [r0], r2, lsl #24		
ldrbvc	r0, [r0], r2, lsl #24		
strbtvc	r0, [r0], r2, lsl #24		
ldrbtvc	r0, [r0], r2, lsl #24		
strvc	r0, [r0, -r2, lsl #24]		
ldrvc	r0, [r0, -r2, lsl #24]		
strvc	r0, [r0, -r2, lsl #24]!		
ldrvc	r0, [r0, -r2, lsl #24]!		
strbvc	r0, [r0, -r2, lsl #24]		
ldrbvc	r0, [r0, -r2, lsl #24]		
strbvc	r0, [r0, -r2, lsl #24]!		
ldrbvc	r0, [r0, -r2, lsl #24]!		
strvc	r0, [r0, r2, lsl #24]		
ldrvc	r0, [r0, r2, lsl #24]		
strvc	r0, [r0, r2, lsl #24]!		
ldrvc	r0, [r0, r2, lsl #24]!		
strbvc	r0, [r0, r2, lsl #24]		
ldrbvc	r0, [r0, r2, lsl #24]		
strbvc	r0, [r0, r2, lsl #24]!		
ldrbvc	r0, [r0, r2, lsl #24]!		
stmdavc	r0, {r1, sl, fp}		
ldmdavc	r0, {r1, sl, fp}		
stmdavc	r0!, {r1, sl, fp}		
ldmdavc	r0!, {r1, sl, fp}		
stmdavc	r0, {r1, sl, fp}^		
ldmdavc	r0, {r1, sl, fp}^		
stmdavc	r0!, {r1, sl, fp}^		
ldmdavc	r0!, {r1, sl, fp}^		
stmvc	r0, {r1, sl, fp}		
ldmvc	r0, {r1, sl, fp}		
stmiavc	r0!, {r1, sl, fp}		
ldmvc	r0!, {r1, sl, fp}		
stmiavc	r0, {r1, sl, fp}^		
ldmvc	r0, {r1, sl, fp}^		
stmiavc	r0!, {r1, sl, fp}^		
ldmvc	r0!, {r1, sl, fp}^		
stmdbvc	r0, {r1, sl, fp}		
ldmdbvc	r0, {r1, sl, fp}		
stmdbvc	r0!, {r1, sl, fp}		
ldmdbvc	r0!, {r1, sl, fp}		
stmdbvc	r0, {r1, sl, fp}^		
ldmdbvc	r0, {r1, sl, fp}^		
stmdbvc	r0!, {r1, sl, fp}^		
ldmdbvc	r0!, {r1, sl, fp}^		
stmibvc	r0, {r1, sl, fp}		
ldmibvc	r0, {r1, sl, fp}		
stmibvc	r0!, {r1, sl, fp}		
ldmibvc	r0!, {r1, sl, fp}		
stmibvc	r0, {r1, sl, fp}^		
ldmibvc	r0, {r1, sl, fp}^		
stmibvc	r0!, {r1, sl, fp}^		
ldmibvc	r0!, {r1, sl, fp}^		
bvc	110e90 <mem+0xe00>		
bvc	510e94 <__undef_stack+0x3fa334>		
bvc	910e98 <__undef_stack+0x7fa338>		
bvc	d10e9c <__undef_stack+0xbfa33c>		
bvc	1110ea0 <__undef_stack+0xffa340>		
bvc	1510ea4 <__undef_stack+0x13fa344>		
bvc	1910ea8 <__undef_stack+0x17fa348>		
bvc	1d10eac <__undef_stack+0x1bfa34c>		
bvc	fe110eb0 <LRemap+0x110ea1>		
bvc	fe510eb4 <LRemap+0x510ea5>		
bvc	fe910eb8 <LRemap+0x910ea9>		
bvc	fed10ebc <LRemap+0xd10ead>		
bvc	ff110ec0 <LRemap+0x1110eb1>		
bvc	ff510ec4 <LRemap+0x1510eb5>		
bvc	ff910ec8 <LRemap+0x1910eb9>		
bvc	ffd10ecc <LRemap+0x1d10ebd>		
blvc	110ed0 <mem+0xe40>		
blvc	510ed4 <__undef_stack+0x3fa374>		
blvc	910ed8 <__undef_stack+0x7fa378>		
blvc	d10edc <__undef_stack+0xbfa37c>		
blvc	1110ee0 <__undef_stack+0xffa380>		
blvc	1510ee4 <__undef_stack+0x13fa384>		
blvc	1910ee8 <__undef_stack+0x17fa388>		
blvc	1d10eec <__undef_stack+0x1bfa38c>		
blvc	fe110ef0 <LRemap+0x110ee1>		
blvc	fe510ef4 <LRemap+0x510ee5>		
blvc	fe910ef8 <LRemap+0x910ee9>		
blvc	fed10efc <LRemap+0xd10eed>		
blvc	ff110f00 <LRemap+0x1110ef1>		
blvc	ff510f04 <LRemap+0x1510ef5>		
blvc	ff910f08 <LRemap+0x1910ef9>		
blvc	ffd10f0c <LRemap+0x1d10efd>		
stcvc	12, cr0, [r0], {2}		
ldcvc	12, cr0, [r0], {2}		
stcvc	12, cr0, [r0], #-8		
ldcvc	12, cr0, [r0], #-8		
mcrrvc	12, 0, r0, r0, cr2		
mrrcvc	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclvc	12, cr0, [r0], #-8		
ldclvc	12, cr0, [r0], #-8		
stcvc	12, cr0, [r0], {2}		
ldcvc	12, cr0, [r0], {2}		
stcvc	12, cr0, [r0], #8		
ldcvc	12, cr0, [r0], #8		
stclvc	12, cr0, [r0], {2}		
ldclvc	12, cr0, [r0], {2}		
stclvc	12, cr0, [r0], #8		
ldclvc	12, cr0, [r0], #8		
stcvc	12, cr0, [r0, #-8]		
ldcvc	12, cr0, [r0, #-8]		
stcvc	12, cr0, [r0, #-8]!		
ldcvc	12, cr0, [r0, #-8]!		
stclvc	12, cr0, [r0, #-8]		
ldclvc	12, cr0, [r0, #-8]		
stclvc	12, cr0, [r0, #-8]!		
ldclvc	12, cr0, [r0, #-8]!		
stcvc	12, cr0, [r0, #8]		
ldcvc	12, cr0, [r0, #8]		
stcvc	12, cr0, [r0, #8]!		
ldcvc	12, cr0, [r0, #8]!		
stclvc	12, cr0, [r0, #8]		
ldclvc	12, cr0, [r0, #8]		
stclvc	12, cr0, [r0, #8]!		
ldclvc	12, cr0, [r0, #8]!		
cdpvc	12, 0, cr0, cr0, cr2, {0}		
cdpvc	12, 1, cr0, cr0, cr2, {0}		
cdpvc	12, 2, cr0, cr0, cr2, {0}		
cdpvc	12, 3, cr0, cr0, cr2, {0}		
cdpvc	12, 4, cr0, cr0, cr2, {0}		
cdpvc	12, 5, cr0, cr0, cr2, {0}		
cdpvc	12, 6, cr0, cr0, cr2, {0}		
cdpvc	12, 7, cr0, cr0, cr2, {0}		
cdpvc	12, 8, cr0, cr0, cr2, {0}		
cdpvc	12, 9, cr0, cr0, cr2, {0}		
cdpvc	12, 10, cr0, cr0, cr2, {0}		
cdpvc	12, 11, cr0, cr0, cr2, {0}		
cdpvc	12, 12, cr0, cr0, cr2, {0}		
cdpvc	12, 13, cr0, cr0, cr2, {0}		
cdpvc	12, 14, cr0, cr0, cr2, {0}		
cdpvc	12, 15, cr0, cr0, cr2, {0}		
svcvc	0x00000c02		
svcvc	0x00100c02		
svcvc	0x00200c02		
svcvc	0x00300c02		
svcvc	0x00400c02		
svcvc	0x00500c02		
svcvc	0x00600c02		
svcvc	0x00700c02		
svcvc	0x00800c02		
svcvc	0x00900c02		
svcvc	0x00a00c02		
svcvc	0x00b00c02		
svcvc	0x00c00c02		
svcvc	0x00d00c02		
svcvc	0x00e00c02		
svcvc	0x00f00c02		
andhi	r0, r0, r2, lsl #24		
andshi	r0, r0, r2, lsl #24		
eorhi	r0, r0, r2, lsl #24		
eorshi	r0, r0, r2, lsl #24		
subhi	r0, r0, r2, lsl #24		
subshi	r0, r0, r2, lsl #24		
rsbhi	r0, r0, r2, lsl #24		
rsbshi	r0, r0, r2, lsl #24		
addhi	r0, r0, r2, lsl #24		
addshi	r0, r0, r2, lsl #24		
adchi	r0, r0, r2, lsl #24		
adcshi	r0, r0, r2, lsl #24		
sbchi	r0, r0, r2, lsl #24		
sbcshi	r0, r0, r2, lsl #24		
rschi	r0, r0, r2, lsl #24		
rscshi	r0, r0, r2, lsl #24		
tsthi	r0, r2, lsl #24		
tsthi	r0, r2, lsl #24		
teqhi	r0, r2, lsl #24		
teqhi	r0, r2, lsl #24		
cmphi	r0, r2, lsl #24		
cmphi	r0, r2, lsl #24		
cmnhi	r0, r2, lsl #24		
cmnhi	r0, r2, lsl #24		
orrhi	r0, r0, r2, lsl #24		
orrshi	r0, r0, r2, lsl #24		
lslhi	r0, r2, #24		
lslshi	r0, r2, #24		
bichi	r0, r0, r2, lsl #24		
bicshi	r0, r0, r2, lsl #24		
mvnhi	r0, r2, lsl #24		
mvnshi	r0, r2, lsl #24		
andhi	r0, r0, #512	; 0x200	
andshi	r0, r0, #512	; 0x200	
eorhi	r0, r0, #512	; 0x200	
eorshi	r0, r0, #512	; 0x200	
subhi	r0, r0, #512	; 0x200	
subshi	r0, r0, #512	; 0x200	
rsbhi	r0, r0, #512	; 0x200	
rsbshi	r0, r0, #512	; 0x200	
addhi	r0, r0, #512	; 0x200	
addshi	r0, r0, #512	; 0x200	
adchi	r0, r0, #512	; 0x200	
adcshi	r0, r0, #512	; 0x200	
sbchi	r0, r0, #512	; 0x200	
sbcshi	r0, r0, #512	; 0x200	
rschi	r0, r0, #512	; 0x200	
rscshi	r0, r0, #512	; 0x200	
movwhi	r0, #3074	; 0xc02	
tsthi	r0, #512	; 0x200	
teqhi	r0, #512	; 0x200	
teqhi	r0, #512	; 0x200	
movthi	r0, #3074	; 0xc02	
cmphi	r0, #512	; 0x200	
cmnhi	r0, #512	; 0x200	
cmnhi	r0, #512	; 0x200	
orrhi	r0, r0, #512	; 0x200	
orrshi	r0, r0, #512	; 0x200	
movhi	r0, #512	; 0x200	
movshi	r0, #512	; 0x200	
bichi	r0, r0, #512	; 0x200	
bicshi	r0, r0, #512	; 0x200	
mvnhi	r0, #512	; 0x200	
mvnshi	r0, #512	; 0x200	
strhi	r0, [r0], #-3074	; 0xfffff3fe	
ldrhi	r0, [r0], #-3074	; 0xfffff3fe	
strthi	r0, [r0], #-3074	; 0xfffff3fe	
ldrthi	r0, [r0], #-3074	; 0xfffff3fe	
strbhi	r0, [r0], #-3074	; 0xfffff3fe	
ldrbhi	r0, [r0], #-3074	; 0xfffff3fe	
strbthi	r0, [r0], #-3074	; 0xfffff3fe	
ldrbthi	r0, [r0], #-3074	; 0xfffff3fe	
strhi	r0, [r0], #3074	; 0xc02	
ldrhi	r0, [r0], #3074	; 0xc02	
strthi	r0, [r0], #3074	; 0xc02	
ldrthi	r0, [r0], #3074	; 0xc02	
strbhi	r0, [r0], #3074	; 0xc02	
ldrbhi	r0, [r0], #3074	; 0xc02	
strbthi	r0, [r0], #3074	; 0xc02	
ldrbthi	r0, [r0], #3074	; 0xc02	
strhi	r0, [r0, #-3074]	; 0xfffff3fe	
ldrhi	r0, [r0, #-3074]	; 0xfffff3fe	
strhi	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrhi	r0, [r0, #-3074]!	; 0xfffff3fe	
strbhi	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbhi	r0, [r0, #-3074]	; 0xfffff3fe	
strbhi	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbhi	r0, [r0, #-3074]!	; 0xfffff3fe	
strhi	r0, [r0, #3074]	; 0xc02	
ldrhi	r0, [r0, #3074]	; 0xc02	
strhi	r0, [r0, #3074]!	; 0xc02	
ldrhi	r0, [r0, #3074]!	; 0xc02	
strbhi	r0, [r0, #3074]	; 0xc02	
ldrbhi	r0, [r0, #3074]	; 0xc02	
strbhi	r0, [r0, #3074]!	; 0xc02	
ldrbhi	r0, [r0, #3074]!	; 0xc02	
strhi	r0, [r0], -r2, lsl #24		
ldrhi	r0, [r0], -r2, lsl #24		
strthi	r0, [r0], -r2, lsl #24		
ldrthi	r0, [r0], -r2, lsl #24		
strbhi	r0, [r0], -r2, lsl #24		
ldrbhi	r0, [r0], -r2, lsl #24		
strbthi	r0, [r0], -r2, lsl #24		
ldrbthi	r0, [r0], -r2, lsl #24		
strhi	r0, [r0], r2, lsl #24		
ldrhi	r0, [r0], r2, lsl #24		
strthi	r0, [r0], r2, lsl #24		
ldrthi	r0, [r0], r2, lsl #24		
strbhi	r0, [r0], r2, lsl #24		
ldrbhi	r0, [r0], r2, lsl #24		
strbthi	r0, [r0], r2, lsl #24		
ldrbthi	r0, [r0], r2, lsl #24		
strhi	r0, [r0, -r2, lsl #24]		
ldrhi	r0, [r0, -r2, lsl #24]		
strhi	r0, [r0, -r2, lsl #24]!		
ldrhi	r0, [r0, -r2, lsl #24]!		
strbhi	r0, [r0, -r2, lsl #24]		
ldrbhi	r0, [r0, -r2, lsl #24]		
strbhi	r0, [r0, -r2, lsl #24]!		
ldrbhi	r0, [r0, -r2, lsl #24]!		
strhi	r0, [r0, r2, lsl #24]		
ldrhi	r0, [r0, r2, lsl #24]		
strhi	r0, [r0, r2, lsl #24]!		
ldrhi	r0, [r0, r2, lsl #24]!		
strbhi	r0, [r0, r2, lsl #24]		
ldrbhi	r0, [r0, r2, lsl #24]		
strbhi	r0, [r0, r2, lsl #24]!		
ldrbhi	r0, [r0, r2, lsl #24]!		
stmdahi	r0, {r1, sl, fp}		
ldmdahi	r0, {r1, sl, fp}		
stmdahi	r0!, {r1, sl, fp}		
ldmdahi	r0!, {r1, sl, fp}		
stmdahi	r0, {r1, sl, fp}^		
ldmdahi	r0, {r1, sl, fp}^		
stmdahi	r0!, {r1, sl, fp}^		
ldmdahi	r0!, {r1, sl, fp}^		
stmhi	r0, {r1, sl, fp}		
ldmhi	r0, {r1, sl, fp}		
stmiahi	r0!, {r1, sl, fp}		
ldmhi	r0!, {r1, sl, fp}		
stmiahi	r0, {r1, sl, fp}^		
ldmhi	r0, {r1, sl, fp}^		
stmiahi	r0!, {r1, sl, fp}^		
ldmhi	r0!, {r1, sl, fp}^		
stmdbhi	r0, {r1, sl, fp}		
ldmdbhi	r0, {r1, sl, fp}		
stmdbhi	r0!, {r1, sl, fp}		
ldmdbhi	r0!, {r1, sl, fp}		
stmdbhi	r0, {r1, sl, fp}^		
ldmdbhi	r0, {r1, sl, fp}^		
stmdbhi	r0!, {r1, sl, fp}^		
ldmdbhi	r0!, {r1, sl, fp}^		
stmibhi	r0, {r1, sl, fp}		
ldmibhi	r0, {r1, sl, fp}		
stmibhi	r0!, {r1, sl, fp}		
ldmibhi	r0!, {r1, sl, fp}		
stmibhi	r0, {r1, sl, fp}^		
ldmibhi	r0, {r1, sl, fp}^		
stmibhi	r0!, {r1, sl, fp}^		
ldmibhi	r0!, {r1, sl, fp}^		
bhi	111290 <__ARM.attributes_end+0x2f8>		
bhi	511294 <__undef_stack+0x3fa734>		
bhi	911298 <__undef_stack+0x7fa738>		
bhi	d1129c <__undef_stack+0xbfa73c>		
bhi	11112a0 <__undef_stack+0xffa740>		
bhi	15112a4 <__undef_stack+0x13fa744>		
bhi	19112a8 <__undef_stack+0x17fa748>		
bhi	1d112ac <__undef_stack+0x1bfa74c>		
bhi	fe1112b0 <LRemap+0x1112a1>		
bhi	fe5112b4 <LRemap+0x5112a5>		
bhi	fe9112b8 <LRemap+0x9112a9>		
bhi	fed112bc <LRemap+0xd112ad>		
bhi	ff1112c0 <LRemap+0x11112b1>		
bhi	ff5112c4 <LRemap+0x15112b5>		
bhi	ff9112c8 <LRemap+0x19112b9>		
bhi	ffd112cc <LRemap+0x1d112bd>		
blhi	1112d0 <__ARM.attributes_end+0x338>		
blhi	5112d4 <__undef_stack+0x3fa774>		
blhi	9112d8 <__undef_stack+0x7fa778>		
blhi	d112dc <__undef_stack+0xbfa77c>		
blhi	11112e0 <__undef_stack+0xffa780>		
blhi	15112e4 <__undef_stack+0x13fa784>		
blhi	19112e8 <__undef_stack+0x17fa788>		
blhi	1d112ec <__undef_stack+0x1bfa78c>		
blhi	fe1112f0 <LRemap+0x1112e1>		
blhi	fe5112f4 <LRemap+0x5112e5>		
blhi	fe9112f8 <LRemap+0x9112e9>		
blhi	fed112fc <LRemap+0xd112ed>		
blhi	ff111300 <LRemap+0x11112f1>		
blhi	ff511304 <LRemap+0x15112f5>		
blhi	ff911308 <LRemap+0x19112f9>		
blhi	ffd1130c <LRemap+0x1d112fd>		
stchi	12, cr0, [r0], {2}		
ldchi	12, cr0, [r0], {2}		
stchi	12, cr0, [r0], #-8		
ldchi	12, cr0, [r0], #-8		
mcrrhi	12, 0, r0, r0, cr2		
mrrchi	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclhi	12, cr0, [r0], #-8		
ldclhi	12, cr0, [r0], #-8		
stchi	12, cr0, [r0], {2}		
ldchi	12, cr0, [r0], {2}		
stchi	12, cr0, [r0], #8		
ldchi	12, cr0, [r0], #8		
stclhi	12, cr0, [r0], {2}		
ldclhi	12, cr0, [r0], {2}		
stclhi	12, cr0, [r0], #8		
ldclhi	12, cr0, [r0], #8		
stchi	12, cr0, [r0, #-8]		
ldchi	12, cr0, [r0, #-8]		
stchi	12, cr0, [r0, #-8]!		
ldchi	12, cr0, [r0, #-8]!		
stclhi	12, cr0, [r0, #-8]		
ldclhi	12, cr0, [r0, #-8]		
stclhi	12, cr0, [r0, #-8]!		
ldclhi	12, cr0, [r0, #-8]!		
stchi	12, cr0, [r0, #8]		
ldchi	12, cr0, [r0, #8]		
stchi	12, cr0, [r0, #8]!		
ldchi	12, cr0, [r0, #8]!		
stclhi	12, cr0, [r0, #8]		
ldclhi	12, cr0, [r0, #8]		
stclhi	12, cr0, [r0, #8]!		
ldclhi	12, cr0, [r0, #8]!		
cdphi	12, 0, cr0, cr0, cr2, {0}		
cdphi	12, 1, cr0, cr0, cr2, {0}		
cdphi	12, 2, cr0, cr0, cr2, {0}		
cdphi	12, 3, cr0, cr0, cr2, {0}		
cdphi	12, 4, cr0, cr0, cr2, {0}		
cdphi	12, 5, cr0, cr0, cr2, {0}		
cdphi	12, 6, cr0, cr0, cr2, {0}		
cdphi	12, 7, cr0, cr0, cr2, {0}		
cdphi	12, 8, cr0, cr0, cr2, {0}		
cdphi	12, 9, cr0, cr0, cr2, {0}		
cdphi	12, 10, cr0, cr0, cr2, {0}		
cdphi	12, 11, cr0, cr0, cr2, {0}		
cdphi	12, 12, cr0, cr0, cr2, {0}		
cdphi	12, 13, cr0, cr0, cr2, {0}		
cdphi	12, 14, cr0, cr0, cr2, {0}		
cdphi	12, 15, cr0, cr0, cr2, {0}		
svchi	0x00000c02		
svchi	0x00100c02		
svchi	0x00200c02		
svchi	0x00300c02		
svchi	0x00400c02		
svchi	0x00500c02		
svchi	0x00600c02		
svchi	0x00700c02		
svchi	0x00800c02		
svchi	0x00900c02		
svchi	0x00a00c02		
svchi	0x00b00c02		
svchi	0x00c00c02		
svchi	0x00d00c02		
svchi	0x00e00c02		
svchi	0x00f00c02		
andls	r0, r0, r2, lsl #24		
andsls	r0, r0, r2, lsl #24		
eorls	r0, r0, r2, lsl #24		
eorsls	r0, r0, r2, lsl #24		
subls	r0, r0, r2, lsl #24		
subsls	r0, r0, r2, lsl #24		
rsbls	r0, r0, r2, lsl #24		
rsbsls	r0, r0, r2, lsl #24		
addls	r0, r0, r2, lsl #24		
addsls	r0, r0, r2, lsl #24		
adcls	r0, r0, r2, lsl #24		
adcsls	r0, r0, r2, lsl #24		
sbcls	r0, r0, r2, lsl #24		
sbcsls	r0, r0, r2, lsl #24		
rscls	r0, r0, r2, lsl #24		
rscsls	r0, r0, r2, lsl #24		
tstls	r0, r2, lsl #24		
tstls	r0, r2, lsl #24		
teqls	r0, r2, lsl #24		
teqls	r0, r2, lsl #24		
cmpls	r0, r2, lsl #24		
cmpls	r0, r2, lsl #24		
cmnls	r0, r2, lsl #24		
cmnls	r0, r2, lsl #24		
orrls	r0, r0, r2, lsl #24		
orrsls	r0, r0, r2, lsl #24		
lslls	r0, r2, #24		
lslsls	r0, r2, #24		
bicls	r0, r0, r2, lsl #24		
bicsls	r0, r0, r2, lsl #24		
mvnls	r0, r2, lsl #24		
mvnsls	r0, r2, lsl #24		
andls	r0, r0, #512	; 0x200	
andsls	r0, r0, #512	; 0x200	
eorls	r0, r0, #512	; 0x200	
eorsls	r0, r0, #512	; 0x200	
subls	r0, r0, #512	; 0x200	
subsls	r0, r0, #512	; 0x200	
rsbls	r0, r0, #512	; 0x200	
rsbsls	r0, r0, #512	; 0x200	
addls	r0, r0, #512	; 0x200	
addsls	r0, r0, #512	; 0x200	
adcls	r0, r0, #512	; 0x200	
adcsls	r0, r0, #512	; 0x200	
sbcls	r0, r0, #512	; 0x200	
sbcsls	r0, r0, #512	; 0x200	
rscls	r0, r0, #512	; 0x200	
rscsls	r0, r0, #512	; 0x200	
movwls	r0, #3074	; 0xc02	
tstls	r0, #512	; 0x200	
teqls	r0, #512	; 0x200	
teqls	r0, #512	; 0x200	
movtls	r0, #3074	; 0xc02	
cmpls	r0, #512	; 0x200	
cmnls	r0, #512	; 0x200	
cmnls	r0, #512	; 0x200	
orrls	r0, r0, #512	; 0x200	
orrsls	r0, r0, #512	; 0x200	
movls	r0, #512	; 0x200	
movsls	r0, #512	; 0x200	
bicls	r0, r0, #512	; 0x200	
bicsls	r0, r0, #512	; 0x200	
mvnls	r0, #512	; 0x200	
mvnsls	r0, #512	; 0x200	
strls	r0, [r0], #-3074	; 0xfffff3fe	
ldrls	r0, [r0], #-3074	; 0xfffff3fe	
strtls	r0, [r0], #-3074	; 0xfffff3fe	
ldrtls	r0, [r0], #-3074	; 0xfffff3fe	
strbls	r0, [r0], #-3074	; 0xfffff3fe	
ldrbls	r0, [r0], #-3074	; 0xfffff3fe	
strbtls	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtls	r0, [r0], #-3074	; 0xfffff3fe	
strls	r0, [r0], #3074	; 0xc02	
ldrls	r0, [r0], #3074	; 0xc02	
strtls	r0, [r0], #3074	; 0xc02	
ldrtls	r0, [r0], #3074	; 0xc02	
strbls	r0, [r0], #3074	; 0xc02	
ldrbls	r0, [r0], #3074	; 0xc02	
strbtls	r0, [r0], #3074	; 0xc02	
ldrbtls	r0, [r0], #3074	; 0xc02	
strls	r0, [r0, #-3074]	; 0xfffff3fe	
ldrls	r0, [r0, #-3074]	; 0xfffff3fe	
strls	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrls	r0, [r0, #-3074]!	; 0xfffff3fe	
strbls	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbls	r0, [r0, #-3074]	; 0xfffff3fe	
strbls	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbls	r0, [r0, #-3074]!	; 0xfffff3fe	
strls	r0, [r0, #3074]	; 0xc02	
ldrls	r0, [r0, #3074]	; 0xc02	
strls	r0, [r0, #3074]!	; 0xc02	
ldrls	r0, [r0, #3074]!	; 0xc02	
strbls	r0, [r0, #3074]	; 0xc02	
ldrbls	r0, [r0, #3074]	; 0xc02	
strbls	r0, [r0, #3074]!	; 0xc02	
ldrbls	r0, [r0, #3074]!	; 0xc02	
strls	r0, [r0], -r2, lsl #24		
ldrls	r0, [r0], -r2, lsl #24		
strtls	r0, [r0], -r2, lsl #24		
ldrtls	r0, [r0], -r2, lsl #24		
strbls	r0, [r0], -r2, lsl #24		
ldrbls	r0, [r0], -r2, lsl #24		
strbtls	r0, [r0], -r2, lsl #24		
ldrbtls	r0, [r0], -r2, lsl #24		
strls	r0, [r0], r2, lsl #24		
ldrls	r0, [r0], r2, lsl #24		
strtls	r0, [r0], r2, lsl #24		
ldrtls	r0, [r0], r2, lsl #24		
strbls	r0, [r0], r2, lsl #24		
ldrbls	r0, [r0], r2, lsl #24		
strbtls	r0, [r0], r2, lsl #24		
ldrbtls	r0, [r0], r2, lsl #24		
strls	r0, [r0, -r2, lsl #24]		
ldrls	r0, [r0, -r2, lsl #24]		
strls	r0, [r0, -r2, lsl #24]!		
ldrls	r0, [r0, -r2, lsl #24]!		
strbls	r0, [r0, -r2, lsl #24]		
ldrbls	r0, [r0, -r2, lsl #24]		
strbls	r0, [r0, -r2, lsl #24]!		
ldrbls	r0, [r0, -r2, lsl #24]!		
strls	r0, [r0, r2, lsl #24]		
ldrls	r0, [r0, r2, lsl #24]		
strls	r0, [r0, r2, lsl #24]!		
ldrls	r0, [r0, r2, lsl #24]!		
strbls	r0, [r0, r2, lsl #24]		
ldrbls	r0, [r0, r2, lsl #24]		
strbls	r0, [r0, r2, lsl #24]!		
ldrbls	r0, [r0, r2, lsl #24]!		
stmdals	r0, {r1, sl, fp}		
ldmdals	r0, {r1, sl, fp}		
stmdals	r0!, {r1, sl, fp}		
ldmdals	r0!, {r1, sl, fp}		
stmdals	r0, {r1, sl, fp}^		
ldmdals	r0, {r1, sl, fp}^		
stmdals	r0!, {r1, sl, fp}^		
ldmdals	r0!, {r1, sl, fp}^		
stmls	r0, {r1, sl, fp}		
ldmls	r0, {r1, sl, fp}		
stmials	r0!, {r1, sl, fp}		
ldmls	r0!, {r1, sl, fp}		
stmials	r0, {r1, sl, fp}^		
ldmls	r0, {r1, sl, fp}^		
stmials	r0!, {r1, sl, fp}^		
ldmls	r0!, {r1, sl, fp}^		
stmdbls	r0, {r1, sl, fp}		
ldmdbls	r0, {r1, sl, fp}		
stmdbls	r0!, {r1, sl, fp}		
ldmdbls	r0!, {r1, sl, fp}		
stmdbls	r0, {r1, sl, fp}^		
ldmdbls	r0, {r1, sl, fp}^		
stmdbls	r0!, {r1, sl, fp}^		
ldmdbls	r0!, {r1, sl, fp}^		
stmibls	r0, {r1, sl, fp}		
ldmibls	r0, {r1, sl, fp}		
stmibls	r0!, {r1, sl, fp}		
ldmibls	r0!, {r1, sl, fp}		
stmibls	r0, {r1, sl, fp}^		
ldmibls	r0, {r1, sl, fp}^		
stmibls	r0!, {r1, sl, fp}^		
ldmibls	r0!, {r1, sl, fp}^		
bls	111690 <HeapBase+0x330>		
bls	511694 <__undef_stack+0x3fab34>		
bls	911698 <__undef_stack+0x7fab38>		
bls	d1169c <__undef_stack+0xbfab3c>		
bls	11116a0 <__undef_stack+0xffab40>		
bls	15116a4 <__undef_stack+0x13fab44>		
bls	19116a8 <__undef_stack+0x17fab48>		
bls	1d116ac <__undef_stack+0x1bfab4c>		
bls	fe1116b0 <LRemap+0x1116a1>		
bls	fe5116b4 <LRemap+0x5116a5>		
bls	fe9116b8 <LRemap+0x9116a9>		
bls	fed116bc <LRemap+0xd116ad>		
bls	ff1116c0 <LRemap+0x11116b1>		
bls	ff5116c4 <LRemap+0x15116b5>		
bls	ff9116c8 <LRemap+0x19116b9>		
bls	ffd116cc <LRemap+0x1d116bd>		
blls	1116d0 <HeapBase+0x370>		
blls	5116d4 <__undef_stack+0x3fab74>		
blls	9116d8 <__undef_stack+0x7fab78>		
blls	d116dc <__undef_stack+0xbfab7c>		
blls	11116e0 <__undef_stack+0xffab80>		
blls	15116e4 <__undef_stack+0x13fab84>		
blls	19116e8 <__undef_stack+0x17fab88>		
blls	1d116ec <__undef_stack+0x1bfab8c>		
blls	fe1116f0 <LRemap+0x1116e1>		
blls	fe5116f4 <LRemap+0x5116e5>		
blls	fe9116f8 <LRemap+0x9116e9>		
blls	fed116fc <LRemap+0xd116ed>		
blls	ff111700 <LRemap+0x11116f1>		
blls	ff511704 <LRemap+0x15116f5>		
blls	ff911708 <LRemap+0x19116f9>		
blls	ffd1170c <LRemap+0x1d116fd>		
stcls	12, cr0, [r0], {2}		
ldcls	12, cr0, [r0], {2}		
stcls	12, cr0, [r0], #-8		
ldcls	12, cr0, [r0], #-8		
mcrrls	12, 0, r0, r0, cr2		
mrrcls	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclls	12, cr0, [r0], #-8		
ldclls	12, cr0, [r0], #-8		
stcls	12, cr0, [r0], {2}		
ldcls	12, cr0, [r0], {2}		
stcls	12, cr0, [r0], #8		
ldcls	12, cr0, [r0], #8		
stclls	12, cr0, [r0], {2}		
ldclls	12, cr0, [r0], {2}		
stclls	12, cr0, [r0], #8		
ldclls	12, cr0, [r0], #8		
stcls	12, cr0, [r0, #-8]		
ldcls	12, cr0, [r0, #-8]		
stcls	12, cr0, [r0, #-8]!		
ldcls	12, cr0, [r0, #-8]!		
stclls	12, cr0, [r0, #-8]		
ldclls	12, cr0, [r0, #-8]		
stclls	12, cr0, [r0, #-8]!		
ldclls	12, cr0, [r0, #-8]!		
stcls	12, cr0, [r0, #8]		
ldcls	12, cr0, [r0, #8]		
stcls	12, cr0, [r0, #8]!		
ldcls	12, cr0, [r0, #8]!		
stclls	12, cr0, [r0, #8]		
ldclls	12, cr0, [r0, #8]		
stclls	12, cr0, [r0, #8]!		
ldclls	12, cr0, [r0, #8]!		
cdpls	12, 0, cr0, cr0, cr2, {0}		
cdpls	12, 1, cr0, cr0, cr2, {0}		
cdpls	12, 2, cr0, cr0, cr2, {0}		
cdpls	12, 3, cr0, cr0, cr2, {0}		
cdpls	12, 4, cr0, cr0, cr2, {0}		
cdpls	12, 5, cr0, cr0, cr2, {0}		
cdpls	12, 6, cr0, cr0, cr2, {0}		
cdpls	12, 7, cr0, cr0, cr2, {0}		
cdpls	12, 8, cr0, cr0, cr2, {0}		
cdpls	12, 9, cr0, cr0, cr2, {0}		
cdpls	12, 10, cr0, cr0, cr2, {0}		
cdpls	12, 11, cr0, cr0, cr2, {0}		
cdpls	12, 12, cr0, cr0, cr2, {0}		
cdpls	12, 13, cr0, cr0, cr2, {0}		
cdpls	12, 14, cr0, cr0, cr2, {0}		
cdpls	12, 15, cr0, cr0, cr2, {0}		
svcls	0x00000c02		
svcls	0x00100c02		
svcls	0x00200c02		
svcls	0x00300c02		
svcls	0x00400c02		
svcls	0x00500c02		
svcls	0x00600c02		
svcls	0x00700c02		
svcls	0x00800c02		
svcls	0x00900c02		
svcls	0x00a00c02		
svcls	0x00b00c02		
svcls	0x00c00c02		
svcls	0x00d00c02		
svcls	0x00e00c02		
svcls	0x00f00c02		
andge	r0, r0, r2, lsl #24		
andsge	r0, r0, r2, lsl #24		
eorge	r0, r0, r2, lsl #24		
eorsge	r0, r0, r2, lsl #24		
subge	r0, r0, r2, lsl #24		
subsge	r0, r0, r2, lsl #24		
rsbge	r0, r0, r2, lsl #24		
rsbsge	r0, r0, r2, lsl #24		
addge	r0, r0, r2, lsl #24		
addsge	r0, r0, r2, lsl #24		
adcge	r0, r0, r2, lsl #24		
adcsge	r0, r0, r2, lsl #24		
sbcge	r0, r0, r2, lsl #24		
sbcsge	r0, r0, r2, lsl #24		
rscge	r0, r0, r2, lsl #24		
rscsge	r0, r0, r2, lsl #24		
tstge	r0, r2, lsl #24		
tstge	r0, r2, lsl #24		
teqge	r0, r2, lsl #24		
teqge	r0, r2, lsl #24		
cmpge	r0, r2, lsl #24		
cmpge	r0, r2, lsl #24		
cmnge	r0, r2, lsl #24		
cmnge	r0, r2, lsl #24		
orrge	r0, r0, r2, lsl #24		
orrsge	r0, r0, r2, lsl #24		
lslge	r0, r2, #24		
lslsge	r0, r2, #24		
bicge	r0, r0, r2, lsl #24		
bicsge	r0, r0, r2, lsl #24		
mvnge	r0, r2, lsl #24		
mvnsge	r0, r2, lsl #24		
andge	r0, r0, #512	; 0x200	
andsge	r0, r0, #512	; 0x200	
eorge	r0, r0, #512	; 0x200	
eorsge	r0, r0, #512	; 0x200	
subge	r0, r0, #512	; 0x200	
subsge	r0, r0, #512	; 0x200	
rsbge	r0, r0, #512	; 0x200	
rsbsge	r0, r0, #512	; 0x200	
addge	r0, r0, #512	; 0x200	
addsge	r0, r0, #512	; 0x200	
adcge	r0, r0, #512	; 0x200	
adcsge	r0, r0, #512	; 0x200	
sbcge	r0, r0, #512	; 0x200	
sbcsge	r0, r0, #512	; 0x200	
rscge	r0, r0, #512	; 0x200	
rscsge	r0, r0, #512	; 0x200	
movwge	r0, #3074	; 0xc02	
tstge	r0, #512	; 0x200	
teqge	r0, #512	; 0x200	
teqge	r0, #512	; 0x200	
movtge	r0, #3074	; 0xc02	
cmpge	r0, #512	; 0x200	
cmnge	r0, #512	; 0x200	
cmnge	r0, #512	; 0x200	
orrge	r0, r0, #512	; 0x200	
orrsge	r0, r0, #512	; 0x200	
movge	r0, #512	; 0x200	
movsge	r0, #512	; 0x200	
bicge	r0, r0, #512	; 0x200	
bicsge	r0, r0, #512	; 0x200	
mvnge	r0, #512	; 0x200	
mvnsge	r0, #512	; 0x200	
strge	r0, [r0], #-3074	; 0xfffff3fe	
ldrge	r0, [r0], #-3074	; 0xfffff3fe	
strtge	r0, [r0], #-3074	; 0xfffff3fe	
ldrtge	r0, [r0], #-3074	; 0xfffff3fe	
strbge	r0, [r0], #-3074	; 0xfffff3fe	
ldrbge	r0, [r0], #-3074	; 0xfffff3fe	
strbtge	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtge	r0, [r0], #-3074	; 0xfffff3fe	
strge	r0, [r0], #3074	; 0xc02	
ldrge	r0, [r0], #3074	; 0xc02	
strtge	r0, [r0], #3074	; 0xc02	
ldrtge	r0, [r0], #3074	; 0xc02	
strbge	r0, [r0], #3074	; 0xc02	
ldrbge	r0, [r0], #3074	; 0xc02	
strbtge	r0, [r0], #3074	; 0xc02	
ldrbtge	r0, [r0], #3074	; 0xc02	
strge	r0, [r0, #-3074]	; 0xfffff3fe	
ldrge	r0, [r0, #-3074]	; 0xfffff3fe	
strge	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrge	r0, [r0, #-3074]!	; 0xfffff3fe	
strbge	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbge	r0, [r0, #-3074]	; 0xfffff3fe	
strbge	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbge	r0, [r0, #-3074]!	; 0xfffff3fe	
strge	r0, [r0, #3074]	; 0xc02	
ldrge	r0, [r0, #3074]	; 0xc02	
strge	r0, [r0, #3074]!	; 0xc02	
ldrge	r0, [r0, #3074]!	; 0xc02	
strbge	r0, [r0, #3074]	; 0xc02	
ldrbge	r0, [r0, #3074]	; 0xc02	
strbge	r0, [r0, #3074]!	; 0xc02	
ldrbge	r0, [r0, #3074]!	; 0xc02	
strge	r0, [r0], -r2, lsl #24		
ldrge	r0, [r0], -r2, lsl #24		
strtge	r0, [r0], -r2, lsl #24		
ldrtge	r0, [r0], -r2, lsl #24		
strbge	r0, [r0], -r2, lsl #24		
ldrbge	r0, [r0], -r2, lsl #24		
strbtge	r0, [r0], -r2, lsl #24		
ldrbtge	r0, [r0], -r2, lsl #24		
strge	r0, [r0], r2, lsl #24		
ldrge	r0, [r0], r2, lsl #24		
strtge	r0, [r0], r2, lsl #24		
ldrtge	r0, [r0], r2, lsl #24		
strbge	r0, [r0], r2, lsl #24		
ldrbge	r0, [r0], r2, lsl #24		
strbtge	r0, [r0], r2, lsl #24		
ldrbtge	r0, [r0], r2, lsl #24		
strge	r0, [r0, -r2, lsl #24]		
ldrge	r0, [r0, -r2, lsl #24]		
strge	r0, [r0, -r2, lsl #24]!		
ldrge	r0, [r0, -r2, lsl #24]!		
strbge	r0, [r0, -r2, lsl #24]		
ldrbge	r0, [r0, -r2, lsl #24]		
strbge	r0, [r0, -r2, lsl #24]!		
ldrbge	r0, [r0, -r2, lsl #24]!		
strge	r0, [r0, r2, lsl #24]		
ldrge	r0, [r0, r2, lsl #24]		
strge	r0, [r0, r2, lsl #24]!		
ldrge	r0, [r0, r2, lsl #24]!		
strbge	r0, [r0, r2, lsl #24]		
ldrbge	r0, [r0, r2, lsl #24]		
strbge	r0, [r0, r2, lsl #24]!		
ldrbge	r0, [r0, r2, lsl #24]!		
stmdage	r0, {r1, sl, fp}		
ldmdage	r0, {r1, sl, fp}		
stmdage	r0!, {r1, sl, fp}		
ldmdage	r0!, {r1, sl, fp}		
stmdage	r0, {r1, sl, fp}^		
ldmdage	r0, {r1, sl, fp}^		
stmdage	r0!, {r1, sl, fp}^		
ldmdage	r0!, {r1, sl, fp}^		
stmge	r0, {r1, sl, fp}		
ldmge	r0, {r1, sl, fp}		
stmiage	r0!, {r1, sl, fp}		
ldmge	r0!, {r1, sl, fp}		
stmiage	r0, {r1, sl, fp}^		
ldmge	r0, {r1, sl, fp}^		
stmiage	r0!, {r1, sl, fp}^		
ldmge	r0!, {r1, sl, fp}^		
stmdbge	r0, {r1, sl, fp}		
ldmdbge	r0, {r1, sl, fp}		
stmdbge	r0!, {r1, sl, fp}		
ldmdbge	r0!, {r1, sl, fp}		
stmdbge	r0, {r1, sl, fp}^		
ldmdbge	r0, {r1, sl, fp}^		
stmdbge	r0!, {r1, sl, fp}^		
ldmdbge	r0!, {r1, sl, fp}^		
stmibge	r0, {r1, sl, fp}		
ldmibge	r0, {r1, sl, fp}		
stmibge	r0!, {r1, sl, fp}		
ldmibge	r0!, {r1, sl, fp}		
stmibge	r0, {r1, sl, fp}^		
ldmibge	r0, {r1, sl, fp}^		
stmibge	r0!, {r1, sl, fp}^		
ldmibge	r0!, {r1, sl, fp}^		
bge	111a90 <HeapBase+0x730>		
bge	511a94 <__undef_stack+0x3faf34>		
bge	911a98 <__undef_stack+0x7faf38>		
bge	d11a9c <__undef_stack+0xbfaf3c>		
bge	1111aa0 <__undef_stack+0xffaf40>		
bge	1511aa4 <__undef_stack+0x13faf44>		
bge	1911aa8 <__undef_stack+0x17faf48>		
bge	1d11aac <__undef_stack+0x1bfaf4c>		
bge	fe111ab0 <LRemap+0x111aa1>		
bge	fe511ab4 <LRemap+0x511aa5>		
bge	fe911ab8 <LRemap+0x911aa9>		
bge	fed11abc <LRemap+0xd11aad>		
bge	ff111ac0 <LRemap+0x1111ab1>		
bge	ff511ac4 <LRemap+0x1511ab5>		
bge	ff911ac8 <LRemap+0x1911ab9>		
bge	ffd11acc <LRemap+0x1d11abd>		
blge	111ad0 <HeapBase+0x770>		
blge	511ad4 <__undef_stack+0x3faf74>		
blge	911ad8 <__undef_stack+0x7faf78>		
blge	d11adc <__undef_stack+0xbfaf7c>		
blge	1111ae0 <__undef_stack+0xffaf80>		
blge	1511ae4 <__undef_stack+0x13faf84>		
blge	1911ae8 <__undef_stack+0x17faf88>		
blge	1d11aec <__undef_stack+0x1bfaf8c>		
blge	fe111af0 <LRemap+0x111ae1>		
blge	fe511af4 <LRemap+0x511ae5>		
blge	fe911af8 <LRemap+0x911ae9>		
blge	fed11afc <LRemap+0xd11aed>		
blge	ff111b00 <LRemap+0x1111af1>		
blge	ff511b04 <LRemap+0x1511af5>		
blge	ff911b08 <LRemap+0x1911af9>		
blge	ffd11b0c <LRemap+0x1d11afd>		
stcge	12, cr0, [r0], {2}		
ldcge	12, cr0, [r0], {2}		
stcge	12, cr0, [r0], #-8		
ldcge	12, cr0, [r0], #-8		
mcrrge	12, 0, r0, r0, cr2		
mrrcge	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclge	12, cr0, [r0], #-8		
ldclge	12, cr0, [r0], #-8		
stcge	12, cr0, [r0], {2}		
ldcge	12, cr0, [r0], {2}		
stcge	12, cr0, [r0], #8		
ldcge	12, cr0, [r0], #8		
stclge	12, cr0, [r0], {2}		
ldclge	12, cr0, [r0], {2}		
stclge	12, cr0, [r0], #8		
ldclge	12, cr0, [r0], #8		
stcge	12, cr0, [r0, #-8]		
ldcge	12, cr0, [r0, #-8]		
stcge	12, cr0, [r0, #-8]!		
ldcge	12, cr0, [r0, #-8]!		
stclge	12, cr0, [r0, #-8]		
ldclge	12, cr0, [r0, #-8]		
stclge	12, cr0, [r0, #-8]!		
ldclge	12, cr0, [r0, #-8]!		
stcge	12, cr0, [r0, #8]		
ldcge	12, cr0, [r0, #8]		
stcge	12, cr0, [r0, #8]!		
ldcge	12, cr0, [r0, #8]!		
stclge	12, cr0, [r0, #8]		
ldclge	12, cr0, [r0, #8]		
stclge	12, cr0, [r0, #8]!		
ldclge	12, cr0, [r0, #8]!		
cdpge	12, 0, cr0, cr0, cr2, {0}		
cdpge	12, 1, cr0, cr0, cr2, {0}		
cdpge	12, 2, cr0, cr0, cr2, {0}		
cdpge	12, 3, cr0, cr0, cr2, {0}		
cdpge	12, 4, cr0, cr0, cr2, {0}		
cdpge	12, 5, cr0, cr0, cr2, {0}		
cdpge	12, 6, cr0, cr0, cr2, {0}		
cdpge	12, 7, cr0, cr0, cr2, {0}		
cdpge	12, 8, cr0, cr0, cr2, {0}		
cdpge	12, 9, cr0, cr0, cr2, {0}		
cdpge	12, 10, cr0, cr0, cr2, {0}		
cdpge	12, 11, cr0, cr0, cr2, {0}		
cdpge	12, 12, cr0, cr0, cr2, {0}		
cdpge	12, 13, cr0, cr0, cr2, {0}		
cdpge	12, 14, cr0, cr0, cr2, {0}		
cdpge	12, 15, cr0, cr0, cr2, {0}		
svcge	0x00000c02		
svcge	0x00100c02		
svcge	0x00200c02		
svcge	0x00300c02		
svcge	0x00400c02		
svcge	0x00500c02		
svcge	0x00600c02		
svcge	0x00700c02		
svcge	0x00800c02		
svcge	0x00900c02		
svcge	0x00a00c02		
svcge	0x00b00c02		
svcge	0x00c00c02		
svcge	0x00d00c02		
svcge	0x00e00c02		
svcge	0x00f00c02		
andlt	r0, r0, r2, lsl #24		
andslt	r0, r0, r2, lsl #24		
eorlt	r0, r0, r2, lsl #24		
eorslt	r0, r0, r2, lsl #24		
sublt	r0, r0, r2, lsl #24		
subslt	r0, r0, r2, lsl #24		
rsblt	r0, r0, r2, lsl #24		
rsbslt	r0, r0, r2, lsl #24		
addlt	r0, r0, r2, lsl #24		
addslt	r0, r0, r2, lsl #24		
adclt	r0, r0, r2, lsl #24		
adcslt	r0, r0, r2, lsl #24		
sbclt	r0, r0, r2, lsl #24		
sbcslt	r0, r0, r2, lsl #24		
rsclt	r0, r0, r2, lsl #24		
rscslt	r0, r0, r2, lsl #24		
tstlt	r0, r2, lsl #24		
tstlt	r0, r2, lsl #24		
teqlt	r0, r2, lsl #24		
teqlt	r0, r2, lsl #24		
cmplt	r0, r2, lsl #24		
cmplt	r0, r2, lsl #24		
cmnlt	r0, r2, lsl #24		
cmnlt	r0, r2, lsl #24		
orrlt	r0, r0, r2, lsl #24		
orrslt	r0, r0, r2, lsl #24		
lsllt	r0, r2, #24		
lslslt	r0, r2, #24		
biclt	r0, r0, r2, lsl #24		
bicslt	r0, r0, r2, lsl #24		
mvnlt	r0, r2, lsl #24		
mvnslt	r0, r2, lsl #24		
andlt	r0, r0, #512	; 0x200	
andslt	r0, r0, #512	; 0x200	
eorlt	r0, r0, #512	; 0x200	
eorslt	r0, r0, #512	; 0x200	
sublt	r0, r0, #512	; 0x200	
subslt	r0, r0, #512	; 0x200	
rsblt	r0, r0, #512	; 0x200	
rsbslt	r0, r0, #512	; 0x200	
addlt	r0, r0, #512	; 0x200	
addslt	r0, r0, #512	; 0x200	
adclt	r0, r0, #512	; 0x200	
adcslt	r0, r0, #512	; 0x200	
sbclt	r0, r0, #512	; 0x200	
sbcslt	r0, r0, #512	; 0x200	
rsclt	r0, r0, #512	; 0x200	
rscslt	r0, r0, #512	; 0x200	
movwlt	r0, #3074	; 0xc02	
tstlt	r0, #512	; 0x200	
teqlt	r0, #512	; 0x200	
teqlt	r0, #512	; 0x200	
movtlt	r0, #3074	; 0xc02	
cmplt	r0, #512	; 0x200	
cmnlt	r0, #512	; 0x200	
cmnlt	r0, #512	; 0x200	
orrlt	r0, r0, #512	; 0x200	
orrslt	r0, r0, #512	; 0x200	
movlt	r0, #512	; 0x200	
movslt	r0, #512	; 0x200	
biclt	r0, r0, #512	; 0x200	
bicslt	r0, r0, #512	; 0x200	
mvnlt	r0, #512	; 0x200	
mvnslt	r0, #512	; 0x200	
strlt	r0, [r0], #-3074	; 0xfffff3fe	
ldrlt	r0, [r0], #-3074	; 0xfffff3fe	
strtlt	r0, [r0], #-3074	; 0xfffff3fe	
ldrtlt	r0, [r0], #-3074	; 0xfffff3fe	
strblt	r0, [r0], #-3074	; 0xfffff3fe	
ldrblt	r0, [r0], #-3074	; 0xfffff3fe	
strbtlt	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtlt	r0, [r0], #-3074	; 0xfffff3fe	
strlt	r0, [r0], #3074	; 0xc02	
ldrlt	r0, [r0], #3074	; 0xc02	
strtlt	r0, [r0], #3074	; 0xc02	
ldrtlt	r0, [r0], #3074	; 0xc02	
strblt	r0, [r0], #3074	; 0xc02	
ldrblt	r0, [r0], #3074	; 0xc02	
strbtlt	r0, [r0], #3074	; 0xc02	
ldrbtlt	r0, [r0], #3074	; 0xc02	
strlt	r0, [r0, #-3074]	; 0xfffff3fe	
ldrlt	r0, [r0, #-3074]	; 0xfffff3fe	
strlt	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrlt	r0, [r0, #-3074]!	; 0xfffff3fe	
strblt	r0, [r0, #-3074]	; 0xfffff3fe	
ldrblt	r0, [r0, #-3074]	; 0xfffff3fe	
strblt	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrblt	r0, [r0, #-3074]!	; 0xfffff3fe	
strlt	r0, [r0, #3074]	; 0xc02	
ldrlt	r0, [r0, #3074]	; 0xc02	
strlt	r0, [r0, #3074]!	; 0xc02	
ldrlt	r0, [r0, #3074]!	; 0xc02	
strblt	r0, [r0, #3074]	; 0xc02	
ldrblt	r0, [r0, #3074]	; 0xc02	
strblt	r0, [r0, #3074]!	; 0xc02	
ldrblt	r0, [r0, #3074]!	; 0xc02	
strlt	r0, [r0], -r2, lsl #24		
ldrlt	r0, [r0], -r2, lsl #24		
strtlt	r0, [r0], -r2, lsl #24		
ldrtlt	r0, [r0], -r2, lsl #24		
strblt	r0, [r0], -r2, lsl #24		
ldrblt	r0, [r0], -r2, lsl #24		
strbtlt	r0, [r0], -r2, lsl #24		
ldrbtlt	r0, [r0], -r2, lsl #24		
strlt	r0, [r0], r2, lsl #24		
ldrlt	r0, [r0], r2, lsl #24		
strtlt	r0, [r0], r2, lsl #24		
ldrtlt	r0, [r0], r2, lsl #24		
strblt	r0, [r0], r2, lsl #24		
ldrblt	r0, [r0], r2, lsl #24		
strbtlt	r0, [r0], r2, lsl #24		
ldrbtlt	r0, [r0], r2, lsl #24		
strlt	r0, [r0, -r2, lsl #24]		
ldrlt	r0, [r0, -r2, lsl #24]		
strlt	r0, [r0, -r2, lsl #24]!		
ldrlt	r0, [r0, -r2, lsl #24]!		
strblt	r0, [r0, -r2, lsl #24]		
ldrblt	r0, [r0, -r2, lsl #24]		
strblt	r0, [r0, -r2, lsl #24]!		
ldrblt	r0, [r0, -r2, lsl #24]!		
strlt	r0, [r0, r2, lsl #24]		
ldrlt	r0, [r0, r2, lsl #24]		
strlt	r0, [r0, r2, lsl #24]!		
ldrlt	r0, [r0, r2, lsl #24]!		
strblt	r0, [r0, r2, lsl #24]		
ldrblt	r0, [r0, r2, lsl #24]		
strblt	r0, [r0, r2, lsl #24]!		
ldrblt	r0, [r0, r2, lsl #24]!		
stmdalt	r0, {r1, sl, fp}		
ldmdalt	r0, {r1, sl, fp}		
stmdalt	r0!, {r1, sl, fp}		
ldmdalt	r0!, {r1, sl, fp}		
stmdalt	r0, {r1, sl, fp}^		
ldmdalt	r0, {r1, sl, fp}^		
stmdalt	r0!, {r1, sl, fp}^		
ldmdalt	r0!, {r1, sl, fp}^		
stmlt	r0, {r1, sl, fp}		
ldmlt	r0, {r1, sl, fp}		
stmialt	r0!, {r1, sl, fp}		
ldmlt	r0!, {r1, sl, fp}		
stmialt	r0, {r1, sl, fp}^		
ldmlt	r0, {r1, sl, fp}^		
stmialt	r0!, {r1, sl, fp}^		
ldmlt	r0!, {r1, sl, fp}^		
stmdblt	r0, {r1, sl, fp}		
ldmdblt	r0, {r1, sl, fp}		
stmdblt	r0!, {r1, sl, fp}		
ldmdblt	r0!, {r1, sl, fp}		
stmdblt	r0, {r1, sl, fp}^		
ldmdblt	r0, {r1, sl, fp}^		
stmdblt	r0!, {r1, sl, fp}^		
ldmdblt	r0!, {r1, sl, fp}^		
stmiblt	r0, {r1, sl, fp}		
ldmiblt	r0, {r1, sl, fp}		
stmiblt	r0!, {r1, sl, fp}		
ldmiblt	r0!, {r1, sl, fp}		
stmiblt	r0, {r1, sl, fp}^		
ldmiblt	r0, {r1, sl, fp}^		
stmiblt	r0!, {r1, sl, fp}^		
ldmiblt	r0!, {r1, sl, fp}^		
blt	111e90 <HeapBase+0xb30>		
blt	511e94 <__undef_stack+0x3fb334>		
blt	911e98 <__undef_stack+0x7fb338>		
blt	d11e9c <__undef_stack+0xbfb33c>		
blt	1111ea0 <__undef_stack+0xffb340>		
blt	1511ea4 <__undef_stack+0x13fb344>		
blt	1911ea8 <__undef_stack+0x17fb348>		
blt	1d11eac <__undef_stack+0x1bfb34c>		
blt	fe111eb0 <LRemap+0x111ea1>		
blt	fe511eb4 <LRemap+0x511ea5>		
blt	fe911eb8 <LRemap+0x911ea9>		
blt	fed11ebc <LRemap+0xd11ead>		
blt	ff111ec0 <LRemap+0x1111eb1>		
blt	ff511ec4 <LRemap+0x1511eb5>		
blt	ff911ec8 <LRemap+0x1911eb9>		
blt	ffd11ecc <LRemap+0x1d11ebd>		
bllt	111ed0 <HeapBase+0xb70>		
bllt	511ed4 <__undef_stack+0x3fb374>		
bllt	911ed8 <__undef_stack+0x7fb378>		
bllt	d11edc <__undef_stack+0xbfb37c>		
bllt	1111ee0 <__undef_stack+0xffb380>		
bllt	1511ee4 <__undef_stack+0x13fb384>		
bllt	1911ee8 <__undef_stack+0x17fb388>		
bllt	1d11eec <__undef_stack+0x1bfb38c>		
bllt	fe111ef0 <LRemap+0x111ee1>		
bllt	fe511ef4 <LRemap+0x511ee5>		
bllt	fe911ef8 <LRemap+0x911ee9>		
bllt	fed11efc <LRemap+0xd11eed>		
bllt	ff111f00 <LRemap+0x1111ef1>		
bllt	ff511f04 <LRemap+0x1511ef5>		
bllt	ff911f08 <LRemap+0x1911ef9>		
bllt	ffd11f0c <LRemap+0x1d11efd>		
stclt	12, cr0, [r0], {2}		
ldclt	12, cr0, [r0], {2}		
stclt	12, cr0, [r0], #-8		
ldclt	12, cr0, [r0], #-8		
mcrrlt	12, 0, r0, r0, cr2		
mrrclt	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stcllt	12, cr0, [r0], #-8		
ldcllt	12, cr0, [r0], #-8		
stclt	12, cr0, [r0], {2}		
ldclt	12, cr0, [r0], {2}		
stclt	12, cr0, [r0], #8		
ldclt	12, cr0, [r0], #8		
stcllt	12, cr0, [r0], {2}		
ldcllt	12, cr0, [r0], {2}		
stcllt	12, cr0, [r0], #8		
ldcllt	12, cr0, [r0], #8		
stclt	12, cr0, [r0, #-8]		
ldclt	12, cr0, [r0, #-8]		
stclt	12, cr0, [r0, #-8]!		
ldclt	12, cr0, [r0, #-8]!		
stcllt	12, cr0, [r0, #-8]		
ldcllt	12, cr0, [r0, #-8]		
stcllt	12, cr0, [r0, #-8]!		
ldcllt	12, cr0, [r0, #-8]!		
stclt	12, cr0, [r0, #8]		
ldclt	12, cr0, [r0, #8]		
stclt	12, cr0, [r0, #8]!		
ldclt	12, cr0, [r0, #8]!		
stcllt	12, cr0, [r0, #8]		
ldcllt	12, cr0, [r0, #8]		
stcllt	12, cr0, [r0, #8]!		
ldcllt	12, cr0, [r0, #8]!		
cdplt	12, 0, cr0, cr0, cr2, {0}		
cdplt	12, 1, cr0, cr0, cr2, {0}		
cdplt	12, 2, cr0, cr0, cr2, {0}		
cdplt	12, 3, cr0, cr0, cr2, {0}		
cdplt	12, 4, cr0, cr0, cr2, {0}		
cdplt	12, 5, cr0, cr0, cr2, {0}		
cdplt	12, 6, cr0, cr0, cr2, {0}		
cdplt	12, 7, cr0, cr0, cr2, {0}		
cdplt	12, 8, cr0, cr0, cr2, {0}		
cdplt	12, 9, cr0, cr0, cr2, {0}		
cdplt	12, 10, cr0, cr0, cr2, {0}		
cdplt	12, 11, cr0, cr0, cr2, {0}		
cdplt	12, 12, cr0, cr0, cr2, {0}		
cdplt	12, 13, cr0, cr0, cr2, {0}		
cdplt	12, 14, cr0, cr0, cr2, {0}		
cdplt	12, 15, cr0, cr0, cr2, {0}		
svclt	0x00000c02		
svclt	0x00100c02		
svclt	0x00200c02		
svclt	0x00300c02		
svclt	0x00400c02		
svclt	0x00500c02		
svclt	0x00600c02		
svclt	0x00700c02		
svclt	0x00800c02		
svclt	0x00900c02		
svclt	0x00a00c02		
svclt	0x00b00c02		
svclt	0x00c00c02		
svclt	0x00d00c02		
svclt	0x00e00c02		
svclt	0x00f00c02		
andgt	r0, r0, r0		
andsgt	r0, r0, r0		
eorgt	r0, r0, r0		
eorsgt	r0, r0, r0		
subgt	r0, r0, r0		
subsgt	r0, r0, r0		
rsbgt	r0, r0, r0		
rsbsgt	r0, r0, r0		
addgt	r0, r0, r0		
addsgt	r0, r0, r0		
adcgt	r0, r0, r0		
adcsgt	r0, r0, r0		
sbcgt	r0, r0, r0		
sbcsgt	r0, r0, r0		
rscgt	r0, r0, r0		
rscsgt	r0, r0, r0		
mrsgt	r0, (UNDEF: 0)		
tstgt	r0, r0		
teqgt	r0, r0		
teqgt	r0, r0		
mrsgt	r0, (UNDEF: 64)		
cmpgt	r0, r0		
cmngt	r0, r0		
cmngt	r0, r0		
orrgt	r0, r0, r0		
orrsgt	r0, r0, r0		
movgt	r0, r0		
movsgt	r0, r0		
bicgt	r0, r0, r0		
bicsgt	r0, r0, r0		
mvngt	r0, r0		
mvnsgt	r0, r0		
andgt	r0, r0, #0		
andsgt	r0, r0, #0		
eorgt	r0, r0, #0		
eorsgt	r0, r0, #0		
subgt	r0, r0, #0		
subsgt	r0, r0, #0		
rsbgt	r0, r0, #0		
rsbsgt	r0, r0, #0		
addgt	r0, r0, #0		
addsgt	r0, r0, #0		
adcgt	r0, r0, #0		
adcsgt	r0, r0, #0		
sbcgt	r0, r0, #0		
sbcsgt	r0, r0, #0		
rscgt	r0, r0, #0		
rscsgt	r0, r0, #0		
movwgt	r0, #0		
tstgt	r0, #0		
teqgt	r0, #0		
teqgt	r0, #0		
movtgt	r0, #0		
cmpgt	r0, #0		
cmngt	r0, #0		
cmngt	r0, #0		
orrgt	r0, r0, #0		
orrsgt	r0, r0, #0		
movgt	r0, #0		
movsgt	r0, #0		
bicgt	r0, r0, #0		
bicsgt	r0, r0, #0		
mvngt	r0, #0		
mvnsgt	r0, #0		
strgt	r0, [r0], #-0		
ldrgt	r0, [r0], #-0		
strtgt	r0, [r0], #-0		
ldrtgt	r0, [r0], #-0		
strbgt	r0, [r0], #-0		
ldrbgt	r0, [r0], #-0		
strbtgt	r0, [r0], #-0		
ldrbtgt	r0, [r0], #-0		
strgt	r0, [r0], #0		
ldrgt	r0, [r0], #0		
strtgt	r0, [r0], #0		
ldrtgt	r0, [r0], #0		
strbgt	r0, [r0], #0		
ldrbgt	r0, [r0], #0		
strbtgt	r0, [r0], #0		
ldrbtgt	r0, [r0], #0		
strgt	r0, [r0, #-0]		
ldrgt	r0, [r0, #-0]		
strgt	r0, [r0, #-0]!		
ldrgt	r0, [r0, #-0]!		
strbgt	r0, [r0, #-0]		
ldrbgt	r0, [r0, #-0]		
strbgt	r0, [r0, #-0]!		
ldrbgt	r0, [r0, #-0]!		
strgt	r0, [r0]		
ldrgt	r0, [r0]		
strgt	r0, [r0, #0]!		
ldrgt	r0, [r0, #0]!		
strbgt	r0, [r0]		
ldrbgt	r0, [r0]		
strbgt	r0, [r0, #0]!		
ldrbgt	r0, [r0, #0]!		
strgt	r0, [r0], -r0		
ldrgt	r0, [r0], -r0		
strtgt	r0, [r0], -r0		
ldrtgt	r0, [r0], -r0		
strbgt	r0, [r0], -r0		
ldrbgt	r0, [r0], -r0		
strbtgt	r0, [r0], -r0		
ldrbtgt	r0, [r0], -r0		
strgt	r0, [r0], r0		
ldrgt	r0, [r0], r0		
strtgt	r0, [r0], r0		
ldrtgt	r0, [r0], r0		
strbgt	r0, [r0], r0		
ldrbgt	r0, [r0], r0		
strbtgt	r0, [r0], r0		
ldrbtgt	r0, [r0], r0		
strgt	r0, [r0, -r0]		
ldrgt	r0, [r0, -r0]		
strgt	r0, [r0, -r0]!		
ldrgt	r0, [r0, -r0]!		
strbgt	r0, [r0, -r0]		
ldrbgt	r0, [r0, -r0]		
strbgt	r0, [r0, -r0]!		
ldrbgt	r0, [r0, -r0]!		
strgt	r0, [r0, r0]		
ldrgt	r0, [r0, r0]		
strgt	r0, [r0, r0]!		
ldrgt	r0, [r0, r0]!		
strbgt	r0, [r0, r0]		
ldrbgt	r0, [r0, r0]		
strbgt	r0, [r0, r0]!		
ldrbgt	r0, [r0, r0]!		
stmdagt	r0, {}	; <UNPREDICTABLE>	
ldmdagt	r0, {}	; <UNPREDICTABLE>	
stmdagt	r0!, {}	; <UNPREDICTABLE>	
ldmdagt	r0!, {}	; <UNPREDICTABLE>	
stmdagt	r0, {}^	; <UNPREDICTABLE>	
ldmdagt	r0, {}^	; <UNPREDICTABLE>	
stmdagt	r0!, {}^	; <UNPREDICTABLE>	
ldmdagt	r0!, {}^	; <UNPREDICTABLE>	
stmgt	r0, {}	; <UNPREDICTABLE>	
ldmgt	r0, {}	; <UNPREDICTABLE>	
stmiagt	r0!, {}	; <UNPREDICTABLE>	
ldmgt	r0!, {}	; <UNPREDICTABLE>	
stmiagt	r0, {}^	; <UNPREDICTABLE>	
ldmgt	r0, {}^	; <UNPREDICTABLE>	
stmiagt	r0!, {}^	; <UNPREDICTABLE>	
ldmgt	r0!, {}^	; <UNPREDICTABLE>	
stmdbgt	r0, {}	; <UNPREDICTABLE>	
ldmdbgt	r0, {}	; <UNPREDICTABLE>	
stmdbgt	r0!, {}	; <UNPREDICTABLE>	
ldmdbgt	r0!, {}	; <UNPREDICTABLE>	
stmdbgt	r0, {}^	; <UNPREDICTABLE>	
ldmdbgt	r0, {}^	; <UNPREDICTABLE>	
stmdbgt	r0!, {}^	; <UNPREDICTABLE>	
ldmdbgt	r0!, {}^	; <UNPREDICTABLE>	
stmibgt	r0, {}	; <UNPREDICTABLE>	
ldmibgt	r0, {}	; <UNPREDICTABLE>	
stmibgt	r0!, {}	; <UNPREDICTABLE>	
ldmibgt	r0!, {}	; <UNPREDICTABLE>	
stmibgt	r0, {}^	; <UNPREDICTABLE>	
ldmibgt	r0, {}^	; <UNPREDICTABLE>	
stmibgt	r0!, {}^	; <UNPREDICTABLE>	
ldmibgt	r0!, {}^	; <UNPREDICTABLE>	
bgt	10f288 <MMUTable+0x3288>		
bgt	50f28c <__undef_stack+0x3f872c>		
bgt	90f290 <__undef_stack+0x7f8730>		
bgt	d0f294 <__undef_stack+0xbf8734>		
bgt	110f298 <__undef_stack+0xff8738>		
bgt	150f29c <__undef_stack+0x13f873c>		
bgt	190f2a0 <__undef_stack+0x17f8740>		
bgt	1d0f2a4 <__undef_stack+0x1bf8744>		
bgt	fe10f2a8 <LRemap+0x10f299>		
bgt	fe50f2ac <LRemap+0x50f29d>		
bgt	fe90f2b0 <LRemap+0x90f2a1>		
bgt	fed0f2b4 <LRemap+0xd0f2a5>		
bgt	ff10f2b8 <LRemap+0x110f2a9>		
bgt	ff50f2bc <LRemap+0x150f2ad>		
bgt	ff90f2c0 <LRemap+0x190f2b1>		
bgt	ffd0f2c4 <LRemap+0x1d0f2b5>		
blgt	10f2c8 <MMUTable+0x32c8>		
blgt	50f2cc <__undef_stack+0x3f876c>		
blgt	90f2d0 <__undef_stack+0x7f8770>		
blgt	d0f2d4 <__undef_stack+0xbf8774>		
blgt	110f2d8 <__undef_stack+0xff8778>		
blgt	150f2dc <__undef_stack+0x13f877c>		
blgt	190f2e0 <__undef_stack+0x17f8780>		
blgt	1d0f2e4 <__undef_stack+0x1bf8784>		
blgt	fe10f2e8 <LRemap+0x10f2d9>		
blgt	fe50f2ec <LRemap+0x50f2dd>		
blgt	fe90f2f0 <LRemap+0x90f2e1>		
blgt	fed0f2f4 <LRemap+0xd0f2e5>		
blgt	ff10f2f8 <LRemap+0x110f2e9>		
blgt	ff50f2fc <LRemap+0x150f2ed>		
blgt	ff90f300 <LRemap+0x190f2f1>		
blgt	ffd0f304 <LRemap+0x1d0f2f5>		
stcgt	0, cr0, [r0], {-0}		
ldcgt	0, cr0, [r0], {-0}		
stcgt	0, cr0, [r0], #-0		
ldcgt	0, cr0, [r0], #-0		
margt	acc0, r0, r0		
mragt	r0, r0, acc0		
stclgt	0, cr0, [r0], #-0		
ldclgt	0, cr0, [r0], #-0		
stcgt	0, cr0, [r0], {0}		
ldcgt	0, cr0, [r0], {0}		
stcgt	0, cr0, [r0]		
ldcgt	0, cr0, [r0]		
stclgt	0, cr0, [r0], {0}		
ldclgt	0, cr0, [r0], {0}		
stclgt	0, cr0, [r0]		
ldclgt	0, cr0, [r0]		
stcgt	0, cr0, [r0, #-0]		
ldcgt	0, cr0, [r0, #-0]		
stcgt	0, cr0, [r0, #-0]		
ldcgt	0, cr0, [r0, #-0]		
stclgt	0, cr0, [r0, #-0]		
ldclgt	0, cr0, [r0, #-0]		
stclgt	0, cr0, [r0, #-0]		
ldclgt	0, cr0, [r0, #-0]		
stcgt	0, cr0, [r0]		
ldcgt	0, cr0, [r0]		
stcgt	0, cr0, [r0]		
ldcgt	0, cr0, [r0]		
stclgt	0, cr0, [r0]		
ldclgt	0, cr0, [r0]		
stclgt	0, cr0, [r0]		
ldclgt	0, cr0, [r0]		
cdpgt	0, 0, cr0, cr0, cr0, {0}		
cdpgt	0, 1, cr0, cr0, cr0, {0}		
cdpgt	0, 2, cr0, cr0, cr0, {0}		
cdpgt	0, 3, cr0, cr0, cr0, {0}		
cdpgt	0, 4, cr0, cr0, cr0, {0}		
cdpgt	0, 5, cr0, cr0, cr0, {0}		
cdpgt	0, 6, cr0, cr0, cr0, {0}		
cdpgt	0, 7, cr0, cr0, cr0, {0}		
cdpgt	0, 8, cr0, cr0, cr0, {0}		
cdpgt	0, 9, cr0, cr0, cr0, {0}		
cdpgt	0, 10, cr0, cr0, cr0, {0}		
cdpgt	0, 11, cr0, cr0, cr0, {0}		
cdpgt	0, 12, cr0, cr0, cr0, {0}		
cdpgt	0, 13, cr0, cr0, cr0, {0}		
cdpgt	0, 14, cr0, cr0, cr0, {0}		
cdpgt	0, 15, cr0, cr0, cr0, {0}		
svcgt	0x00000000		
svcgt	0x00100000		
svcgt	0x00200000		
svcgt	0x00300000		
svcgt	0x00400000		
svcgt	0x00500000		
svcgt	0x00600000		
svcgt	0x00700000		
svcgt	0x00800000		
svcgt	0x00900000		
svcgt	0x00a00000		
svcgt	0x00b00000		
svcgt	0x00c00000		
svcgt	0x00d00000		
svcgt	0x00e00000		
svcgt	0x00f00000	; IMB	
andle	r0, r0, r0		
andsle	r0, r0, r0		
eorle	r0, r0, r0		
eorsle	r0, r0, r0		
suble	r0, r0, r0		
subsle	r0, r0, r0		
rsble	r0, r0, r0		
rsbsle	r0, r0, r0		
addle	r0, r0, r0		
addsle	r0, r0, r0		
adcle	r0, r0, r0		
adcsle	r0, r0, r0		
sbcle	r0, r0, r0		
sbcsle	r0, r0, r0		
rscle	r0, r0, r0		
rscsle	r0, r0, r0		
mrsle	r0, (UNDEF: 0)		
tstle	r0, r0		
teqle	r0, r0		
teqle	r0, r0		
mrsle	r0, (UNDEF: 64)		
cmple	r0, r0		
cmnle	r0, r0		
cmnle	r0, r0		
orrle	r0, r0, r0		
orrsle	r0, r0, r0		
movle	r0, r0		
movsle	r0, r0		
bicle	r0, r0, r0		
bicsle	r0, r0, r0		
mvnle	r0, r0		
mvnsle	r0, r0		
andle	r0, r0, #0		
andsle	r0, r0, #0		
eorle	r0, r0, #0		
eorsle	r0, r0, #0		
suble	r0, r0, #0		
subsle	r0, r0, #0		
rsble	r0, r0, #0		
rsbsle	r0, r0, #0		
addle	r0, r0, #0		
addsle	r0, r0, #0		
adcle	r0, r0, #0		
adcsle	r0, r0, #0		
sbcle	r0, r0, #0		
sbcsle	r0, r0, #0		
rscle	r0, r0, #0		
rscsle	r0, r0, #0		
movwle	r0, #0		
tstle	r0, #0		
teqle	r0, #0		
teqle	r0, #0		
movtle	r0, #0		
cmple	r0, #0		
cmnle	r0, #0		
cmnle	r0, #0		
orrle	r0, r0, #0		
orrsle	r0, r0, #0		
movle	r0, #0		
movsle	r0, #0		
bicle	r0, r0, #0		
bicsle	r0, r0, #0		
mvnle	r0, #0		
mvnsle	r0, #0		
strle	r0, [r0], #-0		
ldrle	r0, [r0], #-0		
strtle	r0, [r0], #-0		
ldrtle	r0, [r0], #-0		
strble	r0, [r0], #-0		
ldrble	r0, [r0], #-0		
strbtle	r0, [r0], #-0		
ldrbtle	r0, [r0], #-0		
strle	r0, [r0], #0		
ldrle	r0, [r0], #0		
strtle	r0, [r0], #0		
ldrtle	r0, [r0], #0		
strble	r0, [r0], #0		
ldrble	r0, [r0], #0		
strbtle	r0, [r0], #0		
ldrbtle	r0, [r0], #0		
strle	r0, [r0, #-0]		
ldrle	r0, [r0, #-0]		
strle	r0, [r0, #-0]!		
ldrle	r0, [r0, #-0]!		
strble	r0, [r0, #-0]		
ldrble	r0, [r0, #-0]		
strble	r0, [r0, #-0]!		
ldrble	r0, [r0, #-0]!		
strle	r0, [r0]		
ldrle	r0, [r0]		
strle	r0, [r0, #0]!		
ldrle	r0, [r0, #0]!		
strble	r0, [r0]		
ldrble	r0, [r0]		
strble	r0, [r0, #0]!		
ldrble	r0, [r0, #0]!		
strle	r0, [r0], -r0		
ldrle	r0, [r0], -r0		
strtle	r0, [r0], -r0		
ldrtle	r0, [r0], -r0		
strble	r0, [r0], -r0		
ldrble	r0, [r0], -r0		
strbtle	r0, [r0], -r0		
ldrbtle	r0, [r0], -r0		
strle	r0, [r0], r0		
ldrle	r0, [r0], r0		
strtle	r0, [r0], r0		
ldrtle	r0, [r0], r0		
strble	r0, [r0], r0		
ldrble	r0, [r0], r0		
strbtle	r0, [r0], r0		
ldrbtle	r0, [r0], r0		
strle	r0, [r0, -r0]		
ldrle	r0, [r0, -r0]		
strle	r0, [r0, -r0]!		
ldrle	r0, [r0, -r0]!		
strble	r0, [r0, -r0]		
ldrble	r0, [r0, -r0]		
strble	r0, [r0, -r0]!		
ldrble	r0, [r0, -r0]!		
strle	r0, [r0, r0]		
ldrle	r0, [r0, r0]		
strle	r0, [r0, r0]!		
ldrle	r0, [r0, r0]!		
strble	r0, [r0, r0]		
ldrble	r0, [r0, r0]		
strble	r0, [r0, r0]!		
ldrble	r0, [r0, r0]!		
stmdale	r0, {}	; <UNPREDICTABLE>	
ldmdale	r0, {}	; <UNPREDICTABLE>	
stmdale	r0!, {}	; <UNPREDICTABLE>	
ldmdale	r0!, {}	; <UNPREDICTABLE>	
stmdale	r0, {}^	; <UNPREDICTABLE>	
ldmdale	r0, {}^	; <UNPREDICTABLE>	
stmdale	r0!, {}^	; <UNPREDICTABLE>	
ldmdale	r0!, {}^	; <UNPREDICTABLE>	
stmle	r0, {}	; <UNPREDICTABLE>	
ldmle	r0, {}	; <UNPREDICTABLE>	
stmiale	r0!, {}	; <UNPREDICTABLE>	
ldmle	r0!, {}	; <UNPREDICTABLE>	
stmiale	r0, {}^	; <UNPREDICTABLE>	
ldmle	r0, {}^	; <UNPREDICTABLE>	
stmiale	r0!, {}^	; <UNPREDICTABLE>	
ldmle	r0!, {}^	; <UNPREDICTABLE>	
stmdble	r0, {}	; <UNPREDICTABLE>	
ldmdble	r0, {}	; <UNPREDICTABLE>	
stmdble	r0!, {}	; <UNPREDICTABLE>	
ldmdble	r0!, {}	; <UNPREDICTABLE>	
stmdble	r0, {}^	; <UNPREDICTABLE>	
ldmdble	r0, {}^	; <UNPREDICTABLE>	
stmdble	r0!, {}^	; <UNPREDICTABLE>	
ldmdble	r0!, {}^	; <UNPREDICTABLE>	
stmible	r0, {}	; <UNPREDICTABLE>	
ldmible	r0, {}	; <UNPREDICTABLE>	
stmible	r0!, {}	; <UNPREDICTABLE>	
ldmible	r0!, {}	; <UNPREDICTABLE>	
stmible	r0, {}^	; <UNPREDICTABLE>	
ldmible	r0, {}^	; <UNPREDICTABLE>	
stmible	r0!, {}^	; <UNPREDICTABLE>	
ldmible	r0!, {}^	; <UNPREDICTABLE>	
ble	10f688 <MMUTable+0x3688>		
ble	50f68c <__undef_stack+0x3f8b2c>		
ble	90f690 <__undef_stack+0x7f8b30>		
ble	d0f694 <__undef_stack+0xbf8b34>		
ble	110f698 <__undef_stack+0xff8b38>		
ble	150f69c <__undef_stack+0x13f8b3c>		
ble	190f6a0 <__undef_stack+0x17f8b40>		
ble	1d0f6a4 <__undef_stack+0x1bf8b44>		
ble	fe10f6a8 <LRemap+0x10f699>		
ble	fe50f6ac <LRemap+0x50f69d>		
ble	fe90f6b0 <LRemap+0x90f6a1>		
ble	fed0f6b4 <LRemap+0xd0f6a5>		
ble	ff10f6b8 <LRemap+0x110f6a9>		
ble	ff50f6bc <LRemap+0x150f6ad>		
ble	ff90f6c0 <LRemap+0x190f6b1>		
ble	ffd0f6c4 <LRemap+0x1d0f6b5>		
blle	10f6c8 <MMUTable+0x36c8>		
blle	50f6cc <__undef_stack+0x3f8b6c>		
blle	90f6d0 <__undef_stack+0x7f8b70>		
blle	d0f6d4 <__undef_stack+0xbf8b74>		
blle	110f6d8 <__undef_stack+0xff8b78>		
blle	150f6dc <__undef_stack+0x13f8b7c>		
blle	190f6e0 <__undef_stack+0x17f8b80>		
blle	1d0f6e4 <__undef_stack+0x1bf8b84>		
blle	fe10f6e8 <LRemap+0x10f6d9>		
blle	fe50f6ec <LRemap+0x50f6dd>		
blle	fe90f6f0 <LRemap+0x90f6e1>		
blle	fed0f6f4 <LRemap+0xd0f6e5>		
blle	ff10f6f8 <LRemap+0x110f6e9>		
blle	ff50f6fc <LRemap+0x150f6ed>		
blle	ff90f700 <LRemap+0x190f6f1>		
blle	ffd0f704 <LRemap+0x1d0f6f5>		
stcle	0, cr0, [r0], {-0}		
ldcle	0, cr0, [r0], {-0}		
stcle	0, cr0, [r0], #-0		
ldcle	0, cr0, [r0], #-0		
marle	acc0, r0, r0		
mrale	r0, r0, acc0		
stclle	0, cr0, [r0], #-0		
ldclle	0, cr0, [r0], #-0		
stcle	0, cr0, [r0], {0}		
ldcle	0, cr0, [r0], {0}		
stcle	0, cr0, [r0]		
ldcle	0, cr0, [r0]		
stclle	0, cr0, [r0], {0}		
ldclle	0, cr0, [r0], {0}		
stclle	0, cr0, [r0]		
ldclle	0, cr0, [r0]		
stcle	0, cr0, [r0, #-0]		
ldcle	0, cr0, [r0, #-0]		
stcle	0, cr0, [r0, #-0]		
ldcle	0, cr0, [r0, #-0]		
stclle	0, cr0, [r0, #-0]		
ldclle	0, cr0, [r0, #-0]		
stclle	0, cr0, [r0, #-0]		
ldclle	0, cr0, [r0, #-0]		
stcle	0, cr0, [r0]		
ldcle	0, cr0, [r0]		
stcle	0, cr0, [r0]		
ldcle	0, cr0, [r0]		
stclle	0, cr0, [r0]		
ldclle	0, cr0, [r0]		
stclle	0, cr0, [r0]		
ldclle	0, cr0, [r0]		
cdple	0, 0, cr0, cr0, cr0, {0}		
cdple	0, 1, cr0, cr0, cr0, {0}		
cdple	0, 2, cr0, cr0, cr0, {0}		
cdple	0, 3, cr0, cr0, cr0, {0}		
cdple	0, 4, cr0, cr0, cr0, {0}		
cdple	0, 5, cr0, cr0, cr0, {0}		
cdple	0, 6, cr0, cr0, cr0, {0}		
cdple	0, 7, cr0, cr0, cr0, {0}		
cdple	0, 8, cr0, cr0, cr0, {0}		
cdple	0, 9, cr0, cr0, cr0, {0}		
cdple	0, 10, cr0, cr0, cr0, {0}		
cdple	0, 11, cr0, cr0, cr0, {0}		
cdple	0, 12, cr0, cr0, cr0, {0}		
cdple	0, 13, cr0, cr0, cr0, {0}		
cdple	0, 14, cr0, cr0, cr0, {0}		
cdple	0, 15, cr0, cr0, cr0, {0}		
svcle	0x00000000		
svcle	0x00100000		
svcle	0x00200000		
svcle	0x00300000		
svcle	0x00400000		
svcle	0x00500000		
svcle	0x00600000		
svcle	0x00700000		
svcle	0x00800000		
svcle	0x00900000		
svcle	0x00a00000		
svcle	0x00b00000		
svcle	0x00c00000		
svcle	0x00d00000		
svcle	0x00e00000		
svcle	0x00f00000	; IMB	
and	r0, r0, r6, lsl #24		
ands	r0, r0, r6, lsl #24		
eor	r0, r0, r6, lsl #24		
eors	r0, r0, r0		
sub	r0, r0, r0		
subs	r0, r0, r0		
rsb	r0, r0, r0		
rsbs	r0, r0, r0		
add	r0, r0, r0		
adds	r0, r0, r0		
adc	r0, r0, r0		
adcs	r0, r0, r0		
sbc	r0, r0, r0		
sbcs	r0, r0, r0		
rsc	r0, r0, r0		
rscs	r0, r0, r0		
tst	r0, r6, lsl #24		
tst	r0, r6, lsl #24		
teq	r0, r6, lsl #24		
teq	r0, r6, lsl #24		
cmp	r0, r6, lsl #24		
cmp	r0, r6, lsl #24		
cmn	r0, r6, lsl #24		
cmn	r0, r6, lsl #24		
orr	r0, r0, r6, lsl #24		
orrs	r0, r0, r6, lsl #24		
lsl	r0, r6, #24		
lsls	r0, r6, #24		
bic	r0, r0, r6, lsl #24		
bics	r0, r0, r6, lsl #24		
mvn	r0, r6, lsl #24		
mvns	r0, r6, lsl #24		
and	r0, r0, #1536	; 0x600	
ands	r0, r0, #1536	; 0x600	
eor	r0, r0, #1536	; 0x600	
eors	r0, r0, #1536	; 0x600	
sub	r0, r0, #1536	; 0x600	
subs	r0, r0, #1536	; 0x600	
rsb	r0, r0, #1536	; 0x600	
rsbs	r0, r0, #1536	; 0x600	
add	r0, r0, #1536	; 0x600	
adds	r0, r0, #1536	; 0x600	
adc	r0, r0, #1536	; 0x600	
adcs	r0, r0, #1536	; 0x600	
sbc	r0, r0, #1536	; 0x600	
sbcs	r0, r0, #1536	; 0x600	
rsc	r0, r0, #1536	; 0x600	
rscs	r0, r0, #1536	; 0x600	
movw	r0, #3078	; 0xc06	
tst	r0, #1536	; 0x600	
teq	r0, #1536	; 0x600	
teq	r0, #1536	; 0x600	
movt	r0, #3078	; 0xc06	
cmp	r0, #1536	; 0x600	
cmn	r0, #1536	; 0x600	
cmn	r0, #1536	; 0x600	
orr	r0, r0, #1536	; 0x600	
orrs	r0, r0, #1536	; 0x600	
mov	r0, #1536	; 0x600	
movs	r0, #1536	; 0x600	
bic	r0, r0, #1536	; 0x600	
bics	r0, r0, #1536	; 0x600	
mvn	r0, #1536	; 0x600	
mvns	r0, #1536	; 0x600	
str	r0, [r0], #-3086	; 0xfffff3f2	
ldr	r0, [r0], #-3086	; 0xfffff3f2	
strt	r0, [r0], #-3086	; 0xfffff3f2	
ldrt	r0, [r0], #-3086	; 0xfffff3f2	
strb	r0, [r0], #-3086	; 0xfffff3f2	
ldrb	r0, [r0], #-3086	; 0xfffff3f2	
strbt	r0, [r0], #-3086	; 0xfffff3f2	
ldrbt	r0, [r0], #-3086	; 0xfffff3f2	
str	r0, [r0], #3086	; 0xc0e	
ldr	r0, [r0], #3086	; 0xc0e	
strt	r0, [r0], #3086	; 0xc0e	
ldrt	r0, [r0], #3086	; 0xc0e	
strb	r0, [r0], #3086	; 0xc0e	
ldrb	r0, [r0], #3086	; 0xc0e	
strbt	r0, [r0], #3086	; 0xc0e	
ldrbt	r0, [r0], #3086	; 0xc0e	
str	r0, [r0, #-3086]	; 0xfffff3f2	
ldr	r0, [r0, #-3086]	; 0xfffff3f2	
str	r0, [r0, #-3086]!	; 0xfffff3f2	
ldr	r0, [r0, #-3086]!	; 0xfffff3f2	
strb	r0, [r0, #-3086]	; 0xfffff3f2	
ldrb	r0, [r0, #-3086]	; 0xfffff3f2	
strb	r0, [r0, #-3086]!	; 0xfffff3f2	
ldrb	r0, [r0, #-3086]!	; 0xfffff3f2	
str	r0, [r0, #3086]	; 0xc0e	
ldr	r0, [r0, #3086]	; 0xc0e	
str	r0, [r0, #3086]!	; 0xc0e	
ldr	r0, [r0, #3086]!	; 0xc0e	
strb	r0, [r0, #3086]	; 0xc0e	
ldrb	r0, [r0, #3086]	; 0xc0e	
strb	r0, [r0, #3086]!	; 0xc0e	
ldrb	r0, [r0, #3086]!	; 0xc0e	
str	r0, [r0], -r0		
ldr	r0, [r0], -r0		
strt	r0, [r0], -r0		
ldrt	r0, [r0], -r0		
strb	r0, [r0], -r0		
ldrb	r0, [r0], -r0		
strbt	r0, [r0], -r0		
ldrbt	r0, [r0], -r0		
str	r0, [r0], r0		
ldr	r0, [r0], r0		
strt	r0, [r0], r0		
ldrt	r0, [r0], r0		
strb	r0, [r0], r0		
ldrb	r0, [r0], r0		
strbt	r0, [r0], r0		
ldrbt	r0, [r0], r0		
str	r0, [r0, -r0]		
ldr	r0, [r0, -r0]		
str	r0, [r0, -r0]!		
ldr	r0, [r0, -r0]!		
strb	r0, [r0, -r0]		
ldrb	r0, [r0, -r0]		
strb	r0, [r0, -r0]!		
ldrb	r0, [r0, -r0]!		
str	r0, [r0, r0]		
ldr	r0, [r0, r0]		
str	r0, [r0, r0]!		
ldr	r0, [r0, r0]!		
strb	r0, [r0, r0]		
ldrb	r0, [r0, r0]		
strb	r0, [r0, r0]!		
ldrb	r0, [r0, r0]!		
stmda	r0, {}	; <UNPREDICTABLE>	
ldmda	r0, {}	; <UNPREDICTABLE>	
stmda	r0!, {}	; <UNPREDICTABLE>	
ldmda	r0!, {}	; <UNPREDICTABLE>	
stmda	r0, {}^	; <UNPREDICTABLE>	
ldmda	r0, {}^	; <UNPREDICTABLE>	
stmda	r0!, {}^	; <UNPREDICTABLE>	
ldmda	r0!, {}^	; <UNPREDICTABLE>	
stm	r0, {}	; <UNPREDICTABLE>	
ldm	r0, {}	; <UNPREDICTABLE>	
stmia	r0!, {}	; <UNPREDICTABLE>	
ldm	r0!, {}	; <UNPREDICTABLE>	
stmia	r0, {}^	; <UNPREDICTABLE>	
ldm	r0, {}^	; <UNPREDICTABLE>	
stmia	r0!, {}^	; <UNPREDICTABLE>	
ldm	r0!, {}^	; <UNPREDICTABLE>	
stmdb	r0, {}	; <UNPREDICTABLE>	
ldmdb	r0, {}	; <UNPREDICTABLE>	
stmdb	r0!, {}	; <UNPREDICTABLE>	
ldmdb	r0!, {}	; <UNPREDICTABLE>	
stmdb	r0, {}^	; <UNPREDICTABLE>	
ldmdb	r0, {}^	; <UNPREDICTABLE>	
stmdb	r0!, {}^	; <UNPREDICTABLE>	
ldmdb	r0!, {}^	; <UNPREDICTABLE>	
stmib	r0, {}	; <UNPREDICTABLE>	
ldmib	r0, {}	; <UNPREDICTABLE>	
stmib	r0!, {}	; <UNPREDICTABLE>	
ldmib	r0!, {}	; <UNPREDICTABLE>	
stmib	r0, {}^	; <UNPREDICTABLE>	
ldmib	r0, {}^	; <UNPREDICTABLE>	
stmib	r0!, {}^	; <UNPREDICTABLE>	
ldmib	r0!, {}^	; <UNPREDICTABLE>	
b	10fa88 <MMUTable+0x3a88>		
b	50fa8c <__undef_stack+0x3f8f2c>		
b	90fa90 <__undef_stack+0x7f8f30>		
b	d0fa94 <__undef_stack+0xbf8f34>		
b	110fa98 <__undef_stack+0xff8f38>		
b	150fa9c <__undef_stack+0x13f8f3c>		
b	190faa0 <__undef_stack+0x17f8f40>		
b	1d0faa4 <__undef_stack+0x1bf8f44>		
b	fe10faa8 <LRemap+0x10fa99>		
b	fe50faac <LRemap+0x50fa9d>		
b	fe90fab0 <LRemap+0x90faa1>		
b	fed0fab4 <LRemap+0xd0faa5>		
b	ff10fab8 <LRemap+0x110faa9>		
b	ff50fabc <LRemap+0x150faad>		
b	ff90fac0 <LRemap+0x190fab1>		
b	ffd0fac4 <LRemap+0x1d0fab5>		
bl	10fac8 <MMUTable+0x3ac8>		
bl	50facc <__undef_stack+0x3f8f6c>		
bl	90fad0 <__undef_stack+0x7f8f70>		
bl	d0fad4 <__undef_stack+0xbf8f74>		
bl	110fad8 <__undef_stack+0xff8f78>		
bl	150fadc <__undef_stack+0x13f8f7c>		
bl	190fae0 <__undef_stack+0x17f8f80>		
bl	1d0fae4 <__undef_stack+0x1bf8f84>		
bl	fe10fae8 <LRemap+0x10fad9>		
bl	fe50faec <LRemap+0x50fadd>		
bl	fe90faf0 <LRemap+0x90fae1>		
bl	fed0faf4 <LRemap+0xd0fae5>		
bl	ff10faf8 <LRemap+0x110fae9>		
bl	ff50fafc <LRemap+0x150faed>		
bl	ff90fb00 <LRemap+0x190faf1>		
bl	ffd0fb04 <LRemap+0x1d0faf5>		
stc	0, cr0, [r0], {-0}		
ldc	0, cr0, [r0], {-0}		
stc	0, cr0, [r0], #-0		
ldc	0, cr0, [r0], #-0		
mar	acc0, r0, r0		
mra	r0, r0, acc0		
stcl	0, cr0, [r0], #-0		
ldcl	0, cr0, [r0], #-0		
stc	0, cr0, [r0], {0}		
ldc	0, cr0, [r0], {0}		
stc	0, cr0, [r0]		
ldc	0, cr0, [r0]		
stcl	0, cr0, [r0], {0}		
ldcl	0, cr0, [r0], {0}		
stcl	0, cr0, [r0]		
ldcl	0, cr0, [r0]		
stc	0, cr0, [r0, #-0]		
ldc	0, cr0, [r0, #-0]		
stc	0, cr0, [r0, #-0]		
ldc	0, cr0, [r0, #-0]		
stcl	0, cr0, [r0, #-0]		
ldcl	0, cr0, [r0, #-0]		
stcl	0, cr0, [r0, #-0]		
ldcl	0, cr0, [r0, #-0]		
stc	0, cr0, [r0]		
ldc	0, cr0, [r0]		
stc	0, cr0, [r0]		
ldc	0, cr0, [r0]		
stcl	0, cr0, [r0]		
ldcl	0, cr0, [r0]		
stcl	0, cr0, [r0]		
ldcl	0, cr0, [r0]		
cdp	0, 0, cr0, cr0, cr0, {0}		
cdp	0, 1, cr0, cr0, cr0, {0}		
cdp	0, 2, cr0, cr0, cr0, {0}		
cdp	0, 3, cr0, cr0, cr0, {0}		
cdp	0, 4, cr0, cr0, cr0, {0}		
cdp	0, 5, cr0, cr0, cr0, {0}		
cdp	0, 6, cr0, cr0, cr0, {0}		
cdp	0, 7, cr0, cr0, cr0, {0}		
cdp	0, 8, cr0, cr0, cr0, {0}		
cdp	0, 9, cr0, cr0, cr0, {0}		
cdp	0, 10, cr0, cr0, cr0, {0}		
cdp	0, 11, cr0, cr0, cr0, {0}		
cdp	0, 12, cr0, cr0, cr0, {0}		
cdp	0, 13, cr0, cr0, cr0, {0}		
cdp	0, 14, cr0, cr0, cr0, {0}		
cdp	0, 15, cr0, cr0, cr0, {0}		
svc	0x00000000		
svc	0x00100000		
svc	0x00200000		
svc	0x00300000		
svc	0x00400000		
svc	0x00500000		
svc	0x00600000		
svc	0x00700000		
svc	0x00800000		
svc	0x00900000		
svc	0x00a00000		
svc	0x00b00000		
svc	0x00c00000		
svc	0x00d00000		
svc	0x00e00000		
svc	0x00f00000	; IMB	
		; <UNDEFINED> instruction: 0xf0000000	
		; <UNDEFINED> instruction: 0xf0100000	
		; <UNDEFINED> instruction: 0xf0200000	
		; <UNDEFINED> instruction: 0xf0300000	
		; <UNDEFINED> instruction: 0xf0400000	
		; <UNDEFINED> instruction: 0xf0500000	
		; <UNDEFINED> instruction: 0xf0600000	
		; <UNDEFINED> instruction: 0xf0700000	
		; <UNDEFINED> instruction: 0xf0800000	
		; <UNDEFINED> instruction: 0xf0900000	
		; <UNDEFINED> instruction: 0xf0a00000	
		; <UNDEFINED> instruction: 0xf0b00000	
		; <UNDEFINED> instruction: 0xf0c00000	
		; <UNDEFINED> instruction: 0xf0d00000	
		; <UNDEFINED> instruction: 0xf0e00000	
		; <UNDEFINED> instruction: 0xf0f00000	
cps	#0		
		; <UNDEFINED> instruction: 0xf1100000	
		; <UNDEFINED> instruction: 0xf1200000	
		; <UNDEFINED> instruction: 0xf1300000	
		; <UNDEFINED> instruction: 0xf1400000	
		; <UNDEFINED> instruction: 0xf1500000	
		; <UNDEFINED> instruction: 0xf1600000	
		; <UNDEFINED> instruction: 0xf1700000	
		; <UNDEFINED> instruction: 0xf1800000	
		; <UNDEFINED> instruction: 0xf1900000	
		; <UNDEFINED> instruction: 0xf1a00000	
		; <UNDEFINED> instruction: 0xf1b00000	
		; <UNDEFINED> instruction: 0xf1c00000	
		; <UNDEFINED> instruction: 0xf1d00000	
		; <UNDEFINED> instruction: 0xf1e00000	
		; <UNDEFINED> instruction: 0xf1f00000	
vhadd.s8	d0, d0, d0		
vhadd.s16	d0, d0, d0		
vhadd.s32	d0, d0, d0		
vhadd.s<illegal width 64>	d0, d0, d0		
vhadd.s8	d16, d0, d0		
vhadd.s16	d16, d0, d0		
vhadd.s32	d16, d0, d0		
vhadd.s<illegal width 64>	d16, d0, d0		
vaddl.s8	q0, d0, d0		
vaddl.s16	q0, d0, d0		
vaddl.s32	q0, d0, d0		
vext.8	d0, d0, d0, #0		
vaddl.s8	q8, d0, d0		
vaddl.s16	q8, d0, d0		
vaddl.s32	q8, d0, d0		
vext.8	d16, d0, d0, #0		
vhadd.u8	d0, d0, d0		
vhadd.u16	d0, d0, d0		
vhadd.u32	d0, d0, d0		
vhadd.u<illegal width 64>	d0, d0, d0		
vhadd.u8	d16, d0, d0		
vhadd.u16	d16, d0, d0		
vhadd.u32	d16, d0, d0		
vhadd.u<illegal width 64>	d16, d0, d0		
vaddl.u8	q0, d0, d0		
vaddl.u16	q0, d0, d0		
vaddl.u32	q0, d0, d0		
vrev64.8	d0, d0		
vaddl.u8	q8, d0, d0		
vaddl.u16	q8, d0, d0		
vaddl.u32	q8, d0, d0		
vrev64.8	d16, d0		
vst4.8	{d0-d3}, [r0], r0		
		; <UNDEFINED> instruction: 0xf4100000	
vld4.8	{d0-d3}, [r0], r0		
		; <UNDEFINED> instruction: 0xf4300000	
vst4.8	{d16-d19}, [r0], r0		
		; <UNDEFINED> instruction: 0xf4500000	
vld4.8	{d16-d19}, [r0], r0		
		; <UNDEFINED> instruction: 0xf4700000	
vst1.8	{d0[0]}, [r0], r0		
		; <UNDEFINED> instruction: 0xf4900000	
vld1.8	{d0[0]}, [r0], r0		
		; <UNDEFINED> instruction: 0xf4b00000	
vst1.8	{d16[0]}, [r0], r0		
		; <UNDEFINED> instruction: 0xf4d00000	
vld1.8	{d16[0]}, [r0], r0		
		; <UNDEFINED> instruction: 0xf4f00000	
		; <UNDEFINED> instruction: 0xf5000000	
		; <UNDEFINED> instruction: 0xf5100000	
		; <UNDEFINED> instruction: 0xf5200000	
		; <UNDEFINED> instruction: 0xf5300000	
		; <UNDEFINED> instruction: 0xf5400000	
		; <UNDEFINED> instruction: 0xf5500000	
		; <UNDEFINED> instruction: 0xf5600000	
		; <UNDEFINED> instruction: 0xf5700000	
		; <UNDEFINED> instruction: 0xf5800000	
		; <UNDEFINED> instruction: 0xf5900000	
		; <UNDEFINED> instruction: 0xf5a00000	
		; <UNDEFINED> instruction: 0xf5b00000	
		; <UNDEFINED> instruction: 0xf5c00000	
		; <UNDEFINED> instruction: 0xf5d00000	
		; <UNDEFINED> instruction: 0xf5e00000	
		; <UNDEFINED> instruction: 0xf5f00000	
		; <UNDEFINED> instruction: 0xf6000000	
		; <UNDEFINED> instruction: 0xf6100000	
		; <UNDEFINED> instruction: 0xf6200000	
		; <UNDEFINED> instruction: 0xf6300000	
		; <UNDEFINED> instruction: 0xf6400000	
		; <UNDEFINED> instruction: 0xf6500000	
		; <UNDEFINED> instruction: 0xf6600000	
		; <UNDEFINED> instruction: 0xf6700000	
		; <UNDEFINED> instruction: 0xf6800000	
		; <UNDEFINED> instruction: 0xf6900000	
		; <UNDEFINED> instruction: 0xf6a00000	
		; <UNDEFINED> instruction: 0xf6b00000	
		; <UNDEFINED> instruction: 0xf6c00000	
		; <UNDEFINED> instruction: 0xf6d00000	
		; <UNDEFINED> instruction: 0xf6e00000	
		; <UNDEFINED> instruction: 0xf6f00000	
		; <UNDEFINED> instruction: 0xf7000000	
		; <UNDEFINED> instruction: 0xf7100000	
		; <UNDEFINED> instruction: 0xf7200000	
		; <UNDEFINED> instruction: 0xf7300000	
		; <UNDEFINED> instruction: 0xf7400000	
		; <UNDEFINED> instruction: 0xf7500000	
		; <UNDEFINED> instruction: 0xf7600000	
		; <UNDEFINED> instruction: 0xf7700000	
		; <UNDEFINED> instruction: 0xf7800000	
		; <UNDEFINED> instruction: 0xf7900000	
		; <UNDEFINED> instruction: 0xf7a00000	
		; <UNDEFINED> instruction: 0xf7b00000	
		; <UNDEFINED> instruction: 0xf7c00000	
		; <UNDEFINED> instruction: 0xf7d00000	
		; <UNDEFINED> instruction: 0xf7e00000	
		; <UNDEFINED> instruction: 0xf7f00000	
		; <UNDEFINED> instruction: 0xf8000c06	
		; <UNDEFINED> instruction: 0xf8100c06	
		; <UNDEFINED> instruction: 0xf8200c06	
		; <UNDEFINED> instruction: 0xf8300c06	
		; <UNDEFINED> instruction: 0xf8400c06	
		; <UNDEFINED> instruction: 0xf8500c06	
		; <UNDEFINED> instruction: 0xf8600c06	
		; <UNDEFINED> instruction: 0xf8700c06	
		; <UNDEFINED> instruction: 0xf8800c06	
		; <UNDEFINED> instruction: 0xf8900c06	
		; <UNDEFINED> instruction: 0xf8a00c06	
		; <UNDEFINED> instruction: 0xf8b00c06	
		; <UNDEFINED> instruction: 0xf8c00c06	
		; <UNDEFINED> instruction: 0xf8d00c06	
		; <UNDEFINED> instruction: 0xf8e00c06	
		; <UNDEFINED> instruction: 0xf8f00c06	
		; <UNDEFINED> instruction: 0xf9000000	
		; <UNDEFINED> instruction: 0xf9100000	
		; <UNDEFINED> instruction: 0xf9200000	
		; <UNDEFINED> instruction: 0xf9300000	
		; <UNDEFINED> instruction: 0xf9400000	
		; <UNDEFINED> instruction: 0xf9500000	
		; <UNDEFINED> instruction: 0xf9600000	
		; <UNDEFINED> instruction: 0xf9700000	
		; <UNDEFINED> instruction: 0xf9800000	
		; <UNDEFINED> instruction: 0xf9900000	
		; <UNDEFINED> instruction: 0xf9a00000	
		; <UNDEFINED> instruction: 0xf9b00000	
		; <UNDEFINED> instruction: 0xf9c00000	
		; <UNDEFINED> instruction: 0xf9d00000	
		; <UNDEFINED> instruction: 0xf9e00000	
		; <UNDEFINED> instruction: 0xf9f00000	
blx	10fe88 <MMUTable+0x3e88>		
blx	50fe8c <__undef_stack+0x3f932c>		
blx	90fe90 <__undef_stack+0x7f9330>		
blx	d0fe94 <__undef_stack+0xbf9334>		
blx	110fe98 <__undef_stack+0xff9338>		
blx	150fe9c <__undef_stack+0x13f933c>		
blx	190fea0 <__undef_stack+0x17f9340>		
blx	1d0fea4 <__undef_stack+0x1bf9344>		
blx	fe10fea8 <LRemap+0x10fe99>		
blx	fe50feac <LRemap+0x50fe9d>		
blx	fe90feb0 <LRemap+0x90fea1>		
blx	fed0feb4 <LRemap+0xd0fea5>		
blx	ff10feb8 <LRemap+0x110fea9>		
blx	ff50febc <LRemap+0x150fead>		
blx	ff90fec0 <LRemap+0x190feb1>		
blx	ffd0fec4 <LRemap+0x1d0feb5>		
blx	10feca <MMUTable+0x3eca>		
blx	50fece <__undef_stack+0x3f936e>		
blx	90fed2 <__undef_stack+0x7f9372>		
blx	d0fed6 <__undef_stack+0xbf9376>		
blx	110feda <__undef_stack+0xff937a>		
blx	150fede <__undef_stack+0x13f937e>		
blx	190fee2 <__undef_stack+0x17f9382>		
blx	1d0fee6 <__undef_stack+0x1bf9386>		
blx	fe10feea <LRemap+0x10fedb>		
blx	fe50feee <LRemap+0x50fedf>		
blx	fe90fef2 <LRemap+0x90fee3>		
blx	fed0fef6 <LRemap+0xd0fee7>		
blx	ff10fefa <LRemap+0x110feeb>		
blx	ff50fefe <LRemap+0x150feef>		
blx	ff90ff02 <LRemap+0x190fef3>		
blx	ffd0ff06 <LRemap+0x1d0fef7>		
stc2	12, cr0, [r0], {10}		
ldc2	12, cr0, [r0], {10}		
stc2	12, cr0, [r0], #-40	; 0xffffffd8	
ldc2	12, cr0, [r0], #-40	; 0xffffffd8	
mcrr2	12, 0, r0, r0, cr10		
mrrc2	12, 0, r0, r0, cr10	; <UNPREDICTABLE>	
stc2l	12, cr0, [r0], #-40	; 0xffffffd8	
ldc2l	12, cr0, [r0], #-40	; 0xffffffd8	
stc2	12, cr0, [r0], {10}		
ldc2	12, cr0, [r0], {10}		
stc2	12, cr0, [r0], #40	; 0x28	
ldc2	12, cr0, [r0], #40	; 0x28	
stc2l	12, cr0, [r0], {10}		
ldc2l	12, cr0, [r0], {10}		
stc2l	12, cr0, [r0], #40	; 0x28	
ldc2l	12, cr0, [r0], #40	; 0x28	
stc2	12, cr0, [r0, #-40]	; 0xffffffd8	
ldc2	12, cr0, [r0, #-40]	; 0xffffffd8	
stc2	12, cr0, [r0, #-40]!	; 0xffffffd8	
ldc2	12, cr0, [r0, #-40]!	; 0xffffffd8	
stc2l	12, cr0, [r0, #-40]	; 0xffffffd8	
ldc2l	12, cr0, [r0, #-40]	; 0xffffffd8	
stc2l	12, cr0, [r0, #-40]!	; 0xffffffd8	
ldc2l	12, cr0, [r0, #-40]!	; 0xffffffd8	
stc2	12, cr0, [r0, #40]	; 0x28	
ldc2	12, cr0, [r0, #40]	; 0x28	
stc2	12, cr0, [r0, #40]!	; 0x28	
ldc2	12, cr0, [r0, #40]!	; 0x28	
stc2l	12, cr0, [r0, #40]	; 0x28	
ldc2l	12, cr0, [r0, #40]	; 0x28	
stc2l	12, cr0, [r0, #40]!	; 0x28	
ldc2l	12, cr0, [r0, #40]!	; 0x28	
cdp2	0, 0, cr0, cr0, cr0, {0}		
cdp2	0, 1, cr0, cr0, cr0, {0}		
cdp2	0, 2, cr0, cr0, cr0, {0}		
cdp2	0, 3, cr0, cr0, cr0, {0}		
cdp2	0, 4, cr0, cr0, cr0, {0}		
cdp2	0, 5, cr0, cr0, cr0, {0}		
cdp2	0, 6, cr0, cr0, cr0, {0}		
cdp2	0, 7, cr0, cr0, cr0, {0}		
cdp2	0, 8, cr0, cr0, cr0, {0}		
cdp2	0, 9, cr0, cr0, cr0, {0}		
cdp2	0, 10, cr0, cr0, cr0, {0}		
cdp2	0, 11, cr0, cr0, cr0, {0}		
cdp2	0, 12, cr0, cr0, cr0, {0}		
cdp2	0, 13, cr0, cr0, cr0, {0}		
cdp2	0, 14, cr0, cr0, cr0, {0}		
cdp2	0, 15, cr0, cr0, cr0, {0}		
		; <UNDEFINED> instruction: 0xff000000	
		; <UNDEFINED> instruction: 0xff100000	
		; <UNDEFINED> instruction: 0xff200000	
		; <UNDEFINED> instruction: 0xff300000	
		; <UNDEFINED> instruction: 0xff400000	
		; <UNDEFINED> instruction: 0xff500000	
		; <UNDEFINED> instruction: 0xff600000	
		; <UNDEFINED> instruction: 0xff700000	
		; <UNDEFINED> instruction: 0xff800000	
		; <UNDEFINED> instruction: 0xff900000	
		; <UNDEFINED> instruction: 0xffa00000	
		; <UNDEFINED> instruction: 0xffb00000	
		; <UNDEFINED> instruction: 0xffc00000	
		; <UNDEFINED> instruction: 0xffd00000	
		; <UNDEFINED> instruction: 0xffe00000	
		; <UNDEFINED> instruction: 0xfff04c0e	
svcvc	0x00ffa7c8		
andeq	r0, r0, r1		
andseq	sl, r0, r8, lsr fp		
		; <UNDEFINED> instruction: 0x001004f0	
andseq	r0, r0, ip, lsr #9		
andeq	r3, r0, r1, asr #4		
cmnvs	r5, r0, lsl #2		
tsteq	r0, r2, ror #18		
andeq	r0, r0, r8, lsr #32		
teqmi	sp, r5, lsl #14		
streq	r0, [sl, -r0, lsl #12]		
stmdbeq	r1, {r0, r6, fp}		
stceq	10, cr0, [r3], {2}		
strne	r1, [r4], #-513	; 0xfffffdff	
strne	r1, [r1, -r1, lsl #10]		
bne	156050 <__undef_stack+0x3f4f0>		
andcs	r1, r3, #1024	; 0x400	
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
muleq	r0, r9, r4		
andeq	r0, r0, r4		
mrseq	r0, (UNDEF: 4)		
andeq	sl, r0, r5, lsr #7		
addeq	sl, r7, r1, lsl #2		
rsbseq	r8, r7, r0, lsl #14		
andeq	r1, r0, r0, lsl #16		
streq	r0, [r1], -r0, lsl #4		
muleq	r0, r5, r9		
andeq	sp, r6, r3, lsl #18		
blcc	74083c <__undef_stack+0x629cdc>		
andeq	r0, r0, #0		
ldcne	8, cr0, [pc, #4]!	; 48 <L2CCControl+0x47>	
andeq	r0, r2, #0		
subeq	r7, pc, r5, lsl #6		
streq	r0, [r2, -r0, lsl #4]		
andeq	lr, r0, r8, ror r2		
strne	r0, [r5, #-1026]	; 0xfffffbfe	
movweq	r0, #73	; 0x49	
andeq	fp, r0, r6, lsl #13		
rsbeq	r4, r2, r2, lsl #2		
streq	r0, [r2], #-0		
addseq	r9, r9, r7, lsl #12		
streq	r0, [r8, #-512]	; 0xfffffe00	
andeq	sp, r0, r1, ror r0		
blx	1c2080 <__undef_stack+0xab520>		
streq	r0, [r0], #-9		
cdpvs	5, 6, cr0, cr9, cr4, {0}		
streq	r0, [r2], #-116	; 0xffffff8c	
adceq	r2, r8, r7, lsl #30		
andeq	r0, r4, #0, 10		
stclvc	7, cr0, [fp, #16]		
mrseq	r0, (UNDEF: 2)		
adcseq	r9, r9, r8, lsl #24		
blls	10189c <_vfprintf_r+0x254>		
streq	r0, [r0, -r0]		
andeq	r0, r0, lr, lsl #1		
sbcseq	r4, r4, r3, lsl #14		
subvc	r0, r1, r0, lsl #6		
movweq	r0, #0		
ldrdeq	r0, [r0], -fp		
eorseq	r2, r0, r4, lsl #20		
stmdahi	r3, {}	; <UNPREDICTABLE>	
streq	r0, [r0], #-182	; 0xffffff4a	
andeq	r5, r0, r2, asr #14		
ldmdacc	r5!, {fp}^		
blge	15014cc <__undef_stack+0x13ea96c>		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
eorseq	r3, r2, r5, ror r3		
adcseq	r5, r6, r5, lsl #12		
stmdbcc	r3, {}	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x06000012	
andeq	lr, r0, r2, ror #3		
str	r0, [r4, -r0, lsl #12]		
stmdbeq	r0, {}	; <UNPREDICTABLE>	
strdeq	r0, [r0], -r7		
andeq	r8, r0, sl, lsl #10		
sbceq	r0, r1, r0, lsl #20		
bleq	fc <L2CCControl+0xfb>		
stcleq	6, cr0, [r8], #16		
stceq	0, cr0, [r0], {1}		
andeq	fp, r0, r9, lsr r7		
sbceq	lr, fp, r6, lsl #18		
andeq	r0, r0, r0		
subeq	r8, r7, r3, lsl #20		
		; <UNDEFINED> instruction: 0xf7ea0600	
bleq	11c <L2CCTAGLatency+0xb>		
ldrbtvc	r0, [r2], #1564	; 0x61c	
stceq	0, cr0, [r0], {1}		
muleq	r0, r1, r7		
tsteq	ip, r6, lsl #6		
stceq	0, cr0, [r0], {-0}		
andeq	sl, r0, ip, lsr r8		
sbceq	pc, fp, r6, lsl #8		
stceq	0, cr0, [r4], {-0}		
andeq	r4, r0, r8, asr #17		
sbceq	pc, fp, r6, lsl #10		
stceq	0, cr0, [r8], {-0}		
andeq	r4, r0, r8, lsr #24		
sbceq	pc, fp, r6, lsl #12		
stceq	0, cr0, [ip], {-0}		
andeq	r4, r0, r9, lsr ip		
sbceq	pc, fp, r6, lsl #14		
ldceq	0, cr0, [r0], {-0}		
andeq	r1, r0, r1, asr #4		
sbcseq	pc, r6, r6, lsl #18		
ldceq	0, cr0, [r4], {-0}		
andeq	fp, r0, r0, asr r8		
addeq	pc, r5, r6, lsl #20		
andseq	r0, r8, r0		
andseq	r6, sl, r3, lsl #24		
ldrbne	r0, [fp, r0, lsl #12]!		
movweq	r0, #1		
andeq	r5, r0, sl, ror #28		
orreq	r3, sl, r1, lsl #18		
andvs	r0, sp, #0		
andge	r0, r0, r0		
cdpeq	0, 0, cr0, cr0, cr1, {0}		
andeq	r0, r0, r7, lsl #1		
addeq	r0, r7, r3, lsl lr		
andseq	r0, r3, r0		
rsbeq	r1, r0, pc, lsl #14		
mrseq	r0, (UNDEF: 84)		
ldrdeq	r0, [r0], -r3		
tsteq	r0, r0, lsl sp		
andeq	lr, r1, r4, asr #6		
vrhadd.u<illegal width 64>	d17, d14, d0		
strmi	r0, [r1], #-0		
andeq	r0, r0, r7, ror r0		
tsteq	r0, r2, lsl r9		
andeq	r7, r0, r5, asr #14		
rsbeq	r1, sl, r0, lsl #4		
rsbseq	r4, r7, r1, lsl #10		
stceq	0, cr0, [r0, #-0]		
andeq	r0, r0, r2, rrx		
andeq	r0, r0, r3, ror #3		
andeq	r8, r0, lr, lsl #14		
streq	r1, [r0], -r0, lsl #6		
andeq	sp, r1, r4, lsl #6		
lsleq	r1, r0, #6		
strbeq	r0, [ip, #-0]		
eoreq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, sp, lsl r2		
andeq	sl, r1, r4, lsl ip		
ldrbne	r0, [r0], #-256	; 0xffffff00	
		; <UNDEFINED> instruction: 0x000001b5	
andsgt	r5, r5, r1, lsl #2		
andeq	r0, r0, r1		
strne	r0, [r0, #-0]		
andeq	r0, r0, r9, asr #3		
andeq	r0, r0, r4, lsl r0		
strlt	r1, [r1], -r0, lsl #12		
cdpmi	0, 0, cr0, cr1, cr0, {0}		
andseq	r0, r0, r4, ror r5		
andeq	r0, r0, r0, rrx		
addseq	r9, r4, #256	; 0x100	
tstmi	r7, r0		
movt	r0, #57600	; 0xe100	
tsteq	r0, r1		
subeq	r1, r2, r0, asr r7		
mvneq	r4, r1, lsl #28		
mrspl	r0, (UNDEF: 1)		
tsteq	r0, r7, lsl r3		
andeq	lr, r1, lr, asr #6		
ldmdane	r2, {r8}^		
svcmi	0x00010069		
andeq	r0, r0, r7, ror r0		
andeq	r0, r0, r8, lsr #32		
tsteq	r0, r8, lsl sl		
andeq	r7, r0, pc, asr #14		
andeq	r3, r0, r0, lsl #24		
ldreq	r1, [ip, #2304]	; 0x900	
eoreq	r0, r0, r0, lsl r0		
blvs	60027c <__undef_stack+0x4e971c>		
ldrbvc	r0, [r3, -r0, lsl #2]		
andpl	r0, r0, r0		
stmdane	r0, {}	; <UNPREDICTABLE>	
rsbeq	r7, sp, r3, ror r5		
rsbseq	r5, r7, r1, lsl #8		
rsbeq	r0, r4, r0		
andeq	r0, r0, r0		
rsbeq	r2, lr, r6, lsl ip		
ldrble	r0, [lr], #-256	; 0xffffff00	
stcmi	0, cr1, [r0], {5}		
mrseq	r0, (UNDEF: 0)		
muleq	r2, ip, r0		
subeq	r1, r3, r0, lsl #20		
mvneq	r5, r1, lsl #28		
addeq	r0, r3, r0		
ldmdbvs	r8, {}	; <UNPREDICTABLE>	
ldrbvc	r0, [pc, -r0, lsl #2]		
strge	r0, [r0], #-0		
stmdane	r0, {}	; <UNPREDICTABLE>	
svcpl	0x0001006a		
andeq	r0, r0, r7, ror r0		
andeq	r0, r0, r3, asr #1		
andne	r0, r6, fp, lsl r4		
andeq	r7, r4, r0		
andpl	r1, r1, #0, 24		
cfldrdne	mvd7, [pc], #-8	; 2dc <L2CCDataLatency+0x1bb>	
strvc	r5, [r2], -r1, lsl #2		
andpl	r1, r1, r0, lsl #24		
ldclge	3, cr0, [r8], #20		
andeq	r0, r0, r0, lsl r0		
sbcseq	pc, pc, sp, lsl r3	; <UNPREDICTABLE>	
strbvc	r0, [sp, -r0, lsl #2]!		
andls	r0, r0, r0		
stmdage	r0, {r1, r3, r5, r7, ip}		
mrseq	r0, (UNDEF: 0)		
muleq	r4, ip, sl		
ldcvs	14, cr1, [r6]		
svcvs	0x00010000		
andeq	r0, r0, r0, lsr #1		
addseq	sl, r4, lr, lsl sl		
rsbge	r0, pc, r0, lsl #2		
cdpne	0, 0, cr0, cr0, cr0, {0}		
andeq	r8, r0, fp, ror #16		
adceq	r6, r0, r1, lsl #30		
ldrmi	r0, [lr], -r0		
smlabbeq	r0, r4, r0, r0		
andeq	r7, r0, r0, ror r7		
lsleq	r1, r0, #30		
bge	fe800340 <LRemap+0x800331>		
andeq	r0, r0, r0, lsl r0		
cdpvc	0, 0, cr0, cr1, cr0, {0}		
andeq	r0, r0, r0, ror r3		
andeq	fp, r1, r0, lsr #10		
sfmge	f0, 4, [r1], #-0		
streq	r0, [r0, #-1]		
andcs	r0, r0, #1		
andeq	r0, r0, r0		
andeq	ip, r1, r5, lsl r0		
andeq	r1, r1, r0, lsl #16		
biceq	r1, r9, r0, lsl #10		
teqeq	ip, r0		
andeq	r0, r0, r0		
andeq	sl, r1, r3, lsr #32		
adcne	sp, sl, r0, lsl #8		
andeq	r2, r0, r0, lsl #16		
svcge	0x00800100		
andcs	r0, r0, r3		
		; <UNDEFINED> instruction: 0x000001b5	
		; <UNDEFINED> instruction: 0x01ac2101	
mrseq	r0, (UNDEF: 64)		
ldrle	r0, [r9], #-0		
stmdacs	r0, {r1, r3, r5, r7, ip}		
strne	r0, [r0, #-0]		
andeq	r0, r0, r0, asr #3		
andeq	r0, r0, r3, asr r1		
andeq	ip, r1, r5, lsl r9		
andeq	r6, r1, r0, lsl #14		
movwcs	r0, #0		
andeq	r0, r0, r0, lsr #3		
andseq	sl, r0, r0, lsl #22		
andeq	r0, r0, r8, lsr #32		
mvneq	r8, #268435456	; 0x10000000	
strlt	r0, [r0, #-0]!		
andeq	r0, r0, r1		
andeq	sl, r1, r1, lsr #24		
andeq	r7, r1, r0, lsl #22		
blge	67d8 <_HEAP_SIZE+0x47d8>		
eoreq	r0, r8, r0, lsl r0		
andsgt	r0, r5, r0		
stcls	0, cr0, [r0], {1}		
strne	r0, [r0, #-1]		
andeq	r0, r0, r9, asr #3		
		; <UNDEFINED> instruction: 0x000001b0	
stcls	0, cr0, [r4], #-0		
strhi	r1, [r0], -sl, lsr #1		
strcs	r0, [r0], #-4		
andseq	sl, r0, ip, lsr #22		
andeq	r0, r0, sp, lsl r2		
adcne	r3, fp, r4, lsr #32		
andeq	r9, r4, r0, lsl #6		
strvc	r0, [sp, -r0]		
blne	414 <_ABORT_STACK_SIZE+0x14>		
strcs	r0, [r0, #-4]		
andeq	r0, r0, r7, lsl #1		
strcs	r0, [r0], -pc, lsr #9		
rsbeq	r6, sp, sp, ror #10		
streq	r3, [sl], #-2817	; 0xfffff4ff	
movweq	r0, #20480	; 0x5000	
mulseq	r1, r0, r0		
tsteq	r0, r6, lsr #2		
andeq	r3, r4, sp, lsr fp		
strvc	r0, [r3], #-1280	; 0xfffffb00	
streq	r1, [r0], -sp, lsr #1		
andeq	r7, r1, r4, lsl #30		
subeq	r2, r2, r0, lsl #12		
ldrteq	r3, [fp], #-3841	; 0xfffff0ff	
movweq	r0, #20480	; 0x5000	
andseq	sl, r0, r8, ror sp		
tsteq	r0, r6, lsr #6		
andeq	r3, r4, r1, asr #22		
cfstr32vc	mvfx0, [r3], {-0}		
strcs	r1, [r0, -sp, lsr #1]		
strdeq	r1, [r0], -r9		
cmneq	r4, r1, lsl #6		
movweq	r0, #20480	; 0x5000	
andseq	r0, r1, r4, ror r0		
adcseq	fp, r6, r8, lsr #2		
ldrbvc	r0, [r6, r0, lsl #14]		
strhi	r0, [r0], -r0		
beq	494 <_ABORT_STACK_SIZE+0x94>		
muleq	r0, r5, r0		
strt	r0, [sl], #-41	; 0xffffffd7	
stmdaeq	r0, {r0, r1, r3, r4}		
andeq	r9, r4, r6, lsr #6		
blcs	a898 <SLCRlockKey+0x321d>		
muleq	r0, r2, sl		
eoreq	r2, r9, r8, lsl #14		
andeq	r1, r1, r0, lsl #30		
movwcc	r0, #1024	; 0x400	
streq	r0, [r0], #-2		
adceq	sl, r3, r1, lsl #10		
b	fe6808b4 <LRemap+0x6808a5>		
strvc	r0, [r7, r0]		
strteq	r0, [r0], -r0		
eoreq	r0, ip, r0, lsl r0		
strteq	r0, [r7], #-0		
stmdacc	r6!, {}^	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF: 2)		
adcseq	r9, r9, r6, lsl #10		
stmdaeq	r1, {r9}		
		; <UNDEFINED> instruction: 0x00001dbf	
movwvc	r0, #20994	; 0x5202	
andeq	r0, r0, #79	; 0x4f	
rsbs	r0, r8, #524288	; 0x80000	
streq	r0, [r2], #-0		
subeq	r1, r9, r5, lsl #10		
streq	r0, [r4, -r0, lsl #4]		
muleq	r0, r6, r9		
tstvc	r5, r2, lsl #16		
andeq	r0, r0, #208	; 0xd0	
ldmibeq	sl!, {r3, r8, r9, sl}^		
streq	r0, [r3], #-0		
strbtvc	r6, [lr], #-2309	; 0xfffff6fb	
streq	r0, [r4, -r0, lsl #4]		
andeq	sl, r0, pc, lsr #16		
rsceq	fp, sl, r4, lsl #18		
teqeq	r3, r0, lsl #2		
rsceq	r8, sl, r4, lsl #2		
mrseq	r0, (UNDEF: 90)		
rsceq	r8, sl, r4, lsl #22		
mrseq	r0, (UNDEF: 83)		
andeq	r6, r0, r5, lsl #30		
andne	r2, r6, r0		
andeq	r0, r0, r0, lsl #8		
ldreq	r0, [ip], r0, lsl #2		
andeq	r0, r0, pc, ror r0		
andseq	r0, r0, r4, lsr #12		
andeq	r0, r0, r0, lsl r0		
adcseq	r9, ip, r1, lsl #24		
stccs	0, cr0, [r7], {-0}		
strne	r1, [r0], #-6		
stmdaeq	r0, {r0}		
andseq	r0, r0, r4, lsr r6		
andeq	r0, r0, fp, lsl r1		
rsbseq	r0, r7, r0, lsl #10		
ldrteq	r0, [r4], -r0		
andeq	r0, r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andseq	lr, fp, r9, lsl #8		
ldmdacc	r6, {r8}^		
streq	r1, [r0], #-6		
mrseq	r0, (UNDEF: 0)		
ble	fe482ff0 <LRemap+0x482fe1>		
strvs	r0, [r1], #-0		
andseq	r0, r0, ip, lsr r6		
andeq	r0, r0, r0, lsl r0		
tsteq	r4, r1, lsl #24		
svcvc	0x000b0000		
andmi	r0, r0, r0		
andcc	r1, r0, r6		
mrseq	r0, (UNDEF: 0)		
strbeq	r0, [r4], -r6, ror #14		
tsteq	r4, r0, lsl r0		
stcmi	0, cr0, [r8], {-0}		
blne	45c8 <_HEAP_SIZE+0x25c8>		
andeq	r0, r0, r1		
b	1bc35b8 <__undef_stack+0x1aaca58>		
stccc	0, cr0, [r2], {-0}		
rsceq	ip, sl, ip, lsl #14		
subeq	r0, r3, r0, lsl #4		
muleq	r0, r7, r0		
rscseq	r0, r8, #2		
mrseq	r0, (UNDEF: 4)		
andeq	r0, r0, r8, asr #12		
andseq	r0, r0, r0		
ldrsheq	r0, [r0], -ip		
svcpl	0x006d7361		
strbtvc	r6, [r3], #-1398	; 0xfffffa8a	
cdpcs	2, 7, cr7, cr3, cr15, {3}		
bcc	10c0738 <__undef_stack+0xfa9bd8>		
cmnvc	r5, #92, 8	; 0x5c000000	
cmnvc	lr, #27525120	; 0x1a40000	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
svcvs	0x0072705c		
strbtvc	r6, [r3], #-1386	; 0xfffffa96	
subsvc	r3, ip, pc, asr r1		
strbvs	r6, [sl, #-3954]!	; 0xfffff08e	
cmpcc	pc, r3, ror #8		
blvs	191d2c8 <__undef_stack+0x1806768>		
ldclmi	13, cr4, [r8, #-368]!	; 0xfffffe90	
cmnvs	pc, #17152	; 0x4300	
cmnvs	r9, #-1409286143	; 0xac000001	
svcpl	0x0073656c		
ldclpl	3, cr7, [r0], #-392	; 0xfffffe78	
svcpl	0x00377370		
ldrbtvc	r6, [r2], #-3939	; 0xfffff09d	
stmdbcc	r1!, {r0, r2, r5, r6, fp, ip, sp, lr}^		
mrrcvs	0, 5, r3, ip, cr15		
rsbsvc	r6, r3, #-1879048186	; 0x90000006	
ldrbtvc	r5, [r3], #-3171	; 0xfffff39d	
cmnvs	r4, r1, ror #28		
strbvs	r6, [lr, #-3948]!	; 0xfffff094	
svcpl	0x0034765f		
rsbsvc	r5, r3, #12800	; 0x3200	
cdpmi	0, 4, cr0, cr7, cr3, {3}		
movtpl	r2, #4181	; 0x1055	
eorcc	r3, lr, #32, 4		
teqcc	r5, r4, lsr lr		
addls	r0, r0, r0, lsl #2		
andeq	r0, r0, #0		
andeq	r0, r3, r0, lsl #24		
strgt	r0, [r1], -r0, lsl #8		
stc2	0, cr0, [r0], {6}		
strmi	r1, [r0], #-0		
andvs	r1, r0, #4		
cdpcs	15, 7, cr6, cr4, cr15, {3}		
bcc	10c07cc <__undef_stack+0xfa9c6c>		
cmnvc	r5, #92, 8	; 0x5c000000	
cmnvc	lr, #27525120	; 0x1a40000	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
svcvs	0x0072705c		
strbtvc	r6, [r3], #-1386	; 0xfffffa96	
subsvc	r3, ip, pc, asr r1		
strbvs	r6, [sl, #-3954]!	; 0xfffff08e	
cmpcc	pc, r3, ror #8		
blvs	191d35c <__undef_stack+0x18067fc>		
ldclmi	13, cr4, [r8, #-368]!	; 0xfffffe90	
cmnvs	pc, #17152	; 0x4300	
cmnvs	r9, #-1409286143	; 0xac000001	
svcpl	0x0073656c		
ldclpl	3, cr7, [r0], #-392	; 0xfffffe78	
svcpl	0x00377370		
ldrbtvc	r6, [r2], #-3939	; 0xfffff09d	
stmdbcc	r1!, {r0, r2, r5, r6, fp, ip, sp, lr}^		
mrrcvs	0, 5, r3, ip, cr15		
rsbsvc	r6, r3, #-1879048186	; 0x90000006	
ldrbtvc	r5, [r3], #-3171	; 0xfffff39d	
cmnvs	r4, r1, ror #28		
strbvs	r6, [lr, #-3948]!	; 0xfffff094	
svcpl	0x0034765f		
rsbsvc	r5, r3, #12800	; 0x3200	
cdpmi	0, 4, cr0, cr7, cr3, {3}		
movtpl	r2, #4181	; 0x1055	
eorcc	r3, lr, #32, 4		
teqcc	r5, r4, lsr lr		
strcs	r0, [r0], #256	; 0x100	
streq	r0, [r0], #-1		
andeq	r2, r3, r0		
cfcpyspl	mvf0, mvf1		
smlatteq	r0, fp, r0, r0		
andeq	lr, r0, ip, lsl #24		
muleq	r0, ip, fp		
andseq	r0, r0, ip, asr #12		
andeq	r0, r0, r4, rrx		
andeq	r0, r0, r2, ror #15		
strls	r0, [r6, #-258]	; 0xfffffefe	
andeq	r0, r0, #185	; 0xb9	
ldcne	8, cr0, [pc, #4]!	; 728 <_ABORT_STACK_SIZE+0x328>	
andeq	r0, r2, #0		
subeq	r7, pc, r5, lsl #6		
streq	r0, [r2, -r0, lsl #4]		
andeq	lr, r0, r8, ror r2		
strne	r0, [r5, #-1026]	; 0xfffffbfe	
andeq	r0, r0, #73	; 0x49	
ldmibls	r6, {r2, r8, r9, sl}		
stmdaeq	r2, {}	; <UNPREDICTABLE>	
sbcseq	r7, r0, r5, lsl #2		
streq	r0, [r8, -r0, lsl #4]		
strdeq	r0, [r0], -sl		
stmdbvs	r5, {r0, r1, sl}		
andeq	r7, r0, #1845493760	; 0x6e000000	
stmdage	pc!, {r2, r8, r9, sl}	; <UNPREDICTABLE>	
streq	r0, [r4], #-0		
andeq	r0, r0, r1, ror r0		
andeq	r7, r0, r5, lsl #24		
rsbseq	r0, ip, r0, lsl #12		
streq	r0, [r0, -r0]		
bl	f02784 <__undef_stack+0xdebc24>		
stmdbpl	r2, {}	; <UNPREDICTABLE>	
andeq	r0, r0, fp, rrx		
stflss	f0, [r8], {2}		
stmdbeq	r0, {r0, r3, r4, r5, r7}		
teqlt	ip, r8, lsl #2		
beq	78c <_ABORT_STACK_SIZE+0x38c>		
andeq	r1, r0, r1, asr #4		
rsbseq	r3, lr, r1, lsl #26		
beq	798 <_ABORT_STACK_SIZE+0x398>		
andeq	lr, r0, r7, lsr fp		
rsbseq	r3, ip, r1, lsl #28		
andeq	r0, r4, r0		
rsceq	sp, sl, r8, lsl #18		
eorsls	r0, pc, r0, lsl #2		
bleq	7b0 <_ABORT_STACK_SIZE+0x3b0>		
andeq	lr, r0, r1, asr fp		
strbeq	r5, [ip], -r1, lsl #16		
andseq	r0, r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
rsceq	r1, fp, fp, lsl #14		
rsbvs	r0, fp, r0, lsl #2		
strne	r1, [r0], #-6		
mrseq	r0, (UNDEF: 0)		
stc	11, cr0, [r0], {156}	; 0x9c	
cdpvc	0, 0, cr0, cr1, cr0, {0}		
andseq	r0, r0, r4, ror r6		
andeq	r0, r0, r4, lsl r0		
strcs	r9, [fp], #-3073	; 0xfffff3ff	
smlatteq	r0, fp, r0, r0		
mulne	r6, r1, r8		
andeq	r1, r0, r0, lsl #8		
bleq	fe700bf4 <LRemap+0x700be5>		
andeq	lr, r0, r0, lsl #22		
ldreq	sl, [ip], r1, lsl #8		
andseq	r0, r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	fp, r0, ip, lsl #2		
andeq	r1, r1, r0, lsl #24		
cdpeq	13, 0, cr0, cr0, cr0, {0}		
andeq	lr, r0, pc, ror #21		
tsteq	r1, r1, lsl #10		
strls	r0, [r0], #-0		
andeq	r0, r0, #0		
andeq	ip, r3, r0, lsl #14		
andmi	r0, r1, r0, lsl #8		
andlt	r0, r0, r8		
stmdacs	r0, {r1, r2, ip}		
stmdavc	r0, {r0, r1, r2, ip}		
teqvs	sp, #26880	; 0x6900	
mrccs	4, 1, r7, cr0, cr2, {3}		
bcc	10c098c <__undef_stack+0xfa9e2c>		
cmnvc	r5, #92, 8	; 0x5c000000	
cmnvc	lr, #27525120	; 0x1a40000	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
svcvs	0x0072705c		
strbtvc	r6, [r3], #-1386	; 0xfffffa96	
subsvc	r3, ip, pc, asr r1		
strbvs	r6, [sl, #-3954]!	; 0xfffff08e	
cmpcc	pc, r3, ror #8		
blvs	191d51c <__undef_stack+0x18069bc>		
ldclmi	13, cr4, [r8, #-368]!	; 0xfffffe90	
cmnvs	pc, #17152	; 0x4300	
cmnvs	r9, #-1409286143	; 0xac000001	
svcpl	0x0073656c		
ldclpl	3, cr7, [r0], #-392	; 0xfffffe78	
svcpl	0x00377370		
ldrbtvc	r6, [r2], #-3939	; 0xfffff09d	
stmdbcc	r1!, {r0, r2, r5, r6, fp, ip, sp, lr}^		
mrrcvs	0, 5, r3, ip, cr15		
rsbsvc	r6, r3, #-1879048186	; 0x90000006	
ldrbtvc	r5, [r3], #-3171	; 0xfffff39d	
cmnvs	r4, r1, ror #28		
strbvs	r6, [lr, #-3948]!	; 0xfffff094	
svcpl	0x0034765f		
rsbsvc	r5, r3, #12800	; 0x3200	
cdpmi	0, 4, cr0, cr7, cr3, {3}		
movtpl	r2, #4181	; 0x1055	
eorcc	r3, lr, #32, 4		
teqcc	r5, r4, lsr lr		
rmfnes	f0, f0, f0		
streq	r0, [r0], #-20	; 0xffffffec	
andeq	sp, r3, r0, lsl #22		
cfcpyspl	mvf0, mvf1		
smlatteq	r0, fp, r0, r0		
muleq	r0, ip, sp		
muleq	r0, ip, fp		
andseq	r0, r0, r8, lsr #14		
		; <UNDEFINED> instruction: 0x000009bc	
muleq	r0, r3, r8		
strls	r0, [r6, #-258]	; 0xfffffefe	
andeq	r0, r0, #185	; 0xb9	
ldcne	8, cr0, [pc, #4]!	; 8e8 <_SUPERVISOR_STACK_SIZE+0xe8>	
andeq	r0, r2, #0		
subeq	r7, pc, r5, lsl #6		
streq	r0, [r2, -r0, lsl #4]		
andeq	lr, r0, r8, ror r2		
strne	r0, [r5, #-1026]	; 0xfffffbfe	
movweq	r0, #73	; 0x49	
andeq	fp, r0, r6, lsl #13		
subseq	r4, r3, r2, lsl #2		
streq	r0, [r2], #-0		
addseq	r9, r9, r7, lsl #12		
streq	r0, [r8, #-512]	; 0xfffffe00	
andeq	sp, r0, r1, ror r0		
blx	1c2920 <__undef_stack+0xabdc0>		
streq	r0, [r0], #-9		
cdpvs	5, 6, cr0, cr9, cr4, {0}		
streq	r0, [r2], #-116	; 0xffffff8c	
adceq	r2, r8, r7, lsl #30		
strlt	r0, [r8], r0, lsl #6		
andmi	r0, r3, #0		
andeq	r0, r0, r8, asr #32		
eorscc	r7, r3, #20971520	; 0x1400000	
ldrbvc	r0, [r6], -r0, lsl #10		
andeq	r0, r0, #0		
stclvc	7, cr0, [fp, #16]		
mrseq	r0, (UNDEF: 2)		
adcseq	r9, r9, r8, lsl #24		
svc	0x00fd0600		
andls	r0, r1, #0		
stcl	7, cr0, [r6, #12]		
stchi	0, cr0, [r1], {-0}		
stfs	f0, [r8, #-16]		
smlatteq	r0, lr, r0, r0		
strgt	r0, [r1, #-1263]	; 0xfffffb11	
stmdbeq	r0, {}	; <UNPREDICTABLE>	
andeq	lr, r0, ip, asr #28		
svcvs	0x0004f101		
andeq	r0, r0, r0		
rsceq	r7, lr, r8, lsl #16		
strbeq	r0, [r5], #-256	; 0xffffff00	
andeq	lr, r0, r1, lsl #26		
stcl	9, cr0, [lr, #-0]		
strmi	r0, [r1, -r0]		
andeq	r6, r0, r4, lsl #30		
strge	r0, [r9, #-2560]	; 0xfffff600	
smlatteq	r0, pc, r0, r0		
rsbeq	r0, pc, fp, asr #8		
andeq	r0, r0, r0		
rsceq	pc, ip, r8, lsl #8		
strbeq	r0, [r3, #-256]!	; 0xffffff00	
andeq	r0, r1, r1, lsl #14		
strbtvs	r0, [r1], #-2816	; 0xfffff500	
movwvs	r0, #4210	; 0x1072	
andeq	r6, r0, r5, lsl #30		
strne	r0, [r8], #-0		
smlatteq	r0, pc, r0, r0		
tstcs	r1, r2, asr #6		
bleq	9cc <_SUPERVISOR_STACK_SIZE+0x1cc>		
rsbseq	r6, r2, r1, ror #8		
svcvs	0x00034201		
andeq	r0, r0, r0		
rsceq	r1, lr, r8, lsl #22		
strteq	r0, [r3], #256	; 0x100	
andeq	r3, r1, r1, lsl #22		
strbtvs	r0, [r1], #-2816	; 0xfffff500	
movwge	r0, #4210	; 0x1072	
andeq	r6, r0, r4, lsl #30		
stmdami	ip, {}	; <UNPREDICTABLE>	
smlatteq	r0, pc, r0, r0		
cmpeq	r3, sl, ror r3		
andgt	r0, sp, r0		
smlatteq	r0, pc, r0, r0		
andeq	r8, r0, sl, ror r1		
stmdavc	r8, {}	; <UNPREDICTABLE>	
smlatteq	r0, sp, r0, r0		
cfstr32vs	mvfx0, [r1, #-132]	; 0xffffff7c	
stmdbeq	r0, {r0}		
andeq	lr, r0, ip, asr #28		
svcvs	0x00052301		
andeq	r0, r0, r0		
rsceq	sl, ip, r8		
sbceq	r0, r0, #0, 2		
andeq	r9, r1, r1, lsl #10		
stcl	9, cr0, [lr, #-0]		
andgt	r0, r1, #0		
andeq	r6, r0, r2, lsl #30		
strge	r0, [r9, #-2560]	; 0xfffff600	
smlatteq	r0, pc, r0, r0		
rsbeq	r0, pc, r9, asr #5		
andeq	r0, r0, r0		
rsceq	r8, lr, r8, lsl #22		
strbteq	r0, [sl], #-256	; 0xffffff00	
andeq	fp, r1, r1, lsl #26		
stcl	9, cr0, [lr, #-0]		
stcvs	0, cr0, [r1], {-0}		
andeq	r6, r0, r4, lsl #30		
strge	r0, [r9, #-2560]	; 0xfffff600	
smlatteq	r0, pc, r0, r0		
rsbeq	r0, pc, r5, ror r4	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
rsceq	r3, lr, r8, lsl #12		
mvneq	r0, #0, 2		
andeq	sp, r1, r1, lsl #14		
strbtvs	r0, [r1], #-2816	; 0xfffff500	
and	r0, r1, #114	; 0x72	
andeq	r6, r0, r3, lsl #30		
bge	200a8c <__undef_stack+0xe9f2c>		
smlatteq	r0, pc, r0, r0		
		; <UNDEFINED> instruction: 0xf1010431	
bleq	a9c <_SUPERVISOR_STACK_SIZE+0x29c>		
rsbseq	r6, r2, r1, ror #8		
svcvs	0x00043101		
andeq	r0, r0, r0		
rsceq	lr, sp, r8, lsl #30		
ldreq	r0, [pc], -r0, lsl #2		
andeq	r0, r2, r1, lsl #22		
strbtvs	r0, [r1], #-2816	; 0xfffff500	
svcne	0x00010072		
andeq	r6, r0, r6, lsl #30		
strlt	r0, [lr], #-0		
smlatteq	r0, ip, r0, r0		
andne	r2, r7, r7, ror #17		
andeq	r4, r0, r0, lsl #8		
fmllse	f0, f4, f0		
svceq	0x00000002		
rsbseq	r6, r2, r1, ror #8		
rsbeq	lr, pc, r1, lsl #14		
biceq	r0, r4, r0		
andsmi	r0, r0, r0		
smlatteq	r0, ip, r0, r0		
andeq	r6, r0, r9, ror #31		
cmpne	r5, r0, lsl #2		
andseq	r0, r0, r0, lsr r7		
andeq	r0, r0, r4		
andeq	r0, r0, r7, asr r2		
rsceq	sl, pc, r0, lsl r5	; <UNPREDICTABLE>	
svcvs	0x00eb0100		
mrseq	r0, (UNDEF: 0)		
ldc	0, cr0, [r2, #-340]	; 0xfffffeac	
stccc	0, cr0, [r0], {-0}		
strne	r1, [r0], #-7		
mrseq	r0, (UNDEF: 0)		
andeq	r8, r2, lr, ror #9		
rscseq	r1, sl, r0, lsl #6		
mvnseq	r0, r0		
ldcmi	0, cr0, [r4], {-0}		
blx	4b48 <_HEAP_SIZE+0x2b48>		
strne	r0, [r0, #-19]	; 0xffffffed	
strvc	r5, [r2], #-257	; 0xfffffeff	
strne	r0, [r0], -r0		
andeq	r0, r0, r7, lsl #2		
andseq	r0, r0, r0, asr r7		
andeq	r0, r0, r4, lsl r0		
ldrne	lr, [r3], #-3841	; 0xfffff0ff	
stcne	0, cr0, [r0], {1}		
andeq	r0, r0, r2		
stc	7, cr1, [r8]		
stclt	0, cr0, [r1], {-0}		
andne	r6, r7, r1, lsl #24		
andeq	r5, r0, r0		
ldmcs	ip, {r8}		
stmdane	r0, {r0, r1}		
rsbseq	r6, r2, r1, ror #8		
svcvs	0x0001bc01		
stccc	0, cr0, [r0, #-0]		
stmdane	r0, {r1}		
rsbeq	r6, lr, ip, ror #10		
svcvs	0x0001bc01		
blpl	b84 <_SUPERVISOR_STACK_SIZE+0x384>		
stmdbne	r0, {r1}		
andeq	lr, r0, fp, lsr sp		
stmdacs	r1, {r0, r9, sl, fp, ip, sp, pc}		
andcs	r0, r0, r3		
strbtvs	r6, [lr], #-1306	; 0xfffffae6	
		; <UNDEFINED> instruction: 0x01bf0100	
andeq	r0, r0, pc, rrx		
andeq	r0, r0, ip, ror r2		
rsceq	r4, ip, fp, lsl r0		
biceq	r0, r0, r0, lsl #2		
andeq	r0, r0, pc, rrx		
blvc	7153b8 <__undef_stack+0x5fe858>		
smlatteq	r0, ip, r0, r0		
teqeq	sp, #1073741872	; 0x40000030	
svcgt	0x00f00000	; IMB	
ldcvs	7, cr4, [sp], {192}	; 0xc0	
streq	r1, [r0], #-7		
blne	bcc <_SUPERVISOR_STACK_SIZE+0x3cc>		
andeq	lr, r0, r5, lsr #31		
svcvs	0x0001c401		
mrseq	r0, (UNDEF: 0)		
mcrne	0, 0, r0, cr0, cr2, {2}		
andeq	r0, r0, pc, rrx		
teqeq	r3, #520093696	; 0x1f000000	
teqhi	r0, r0		
strne	r0, [r0, -r0]		
andeq	lr, r0, r7, lsr #26		
stclt	3, cr15, [r1], {1}		
andmi	r1, r0, r7		
mrseq	r0, (UNDEF: 0)		
muleq	r3, ip, r2		
strbtvs	r1, [r1], #-2048	; 0xfffff800	
vqadd.u8	q0, <illegal reg q0.5>, q9		
andeq	r6, r0, r1, lsl #30		
andeq	r8, r2, r0, lsl #30		
mcrr	11, 0, r1, r0, cr0		
		; <UNDEFINED> instruction: 0xf5010000	
andeq	r6, r0, r1, lsl #30		
cmpne	r4, r0, lsl #2		
andseq	r0, r0, r4, asr #15		
andeq	r0, r0, r4		
andeq	r0, r0, r8, lsl #7		
rsceq	sl, pc, fp, lsl r5	; <UNPREDICTABLE>	
mvnseq	r0, r0, lsl #2		
andeq	r0, r0, pc, rrx		
tstcs	r0, r1, lsl #8		
ldrdeq	r0, [r0], -r7		
		; <UNDEFINED> instruction: 0x001007d0	
andeq	r0, r0, r4, lsl r0		
strge	pc, [r1], -r1, lsl #20		
movwne	r0, #3		
andeq	r0, r0, r4, ror #3		
		; <UNDEFINED> instruction: 0x000002bb	
mvnseq	r2, r0, lsl #4		
strbeq	r0, [r4, r0]!		
andseq	r0, r0, r0, lsl r0		
blx	40c6a <SLCRL2cRamConfig+0x20a68>		
mvnseq	r1, r1, lsl #6		
rsceq	r0, r7, #0		
		; <UNDEFINED> instruction: 0xf0140000	
blx	4c94 <_HEAP_SIZE+0x2c94>		
strne	r0, [r0, #-19]	; 0xffffffed	
vrhadd.u8	d5, d3, d1		
andeq	r5, r0, r1		
svc	0x002f1700		
strmi	r0, [r1], -r0		
andne	pc, r7, r2, lsl #24		
andeq	r4, r0, r0, lsl #8		
blvs	fe701098 <LRemap+0x701089>		
stmdane	r0, {r2}		
rsbseq	r6, r2, r1, ror #8		
svcvs	0x00024601		
movwne	r0, #0		
blne	cb8 <_SUPERVISOR_STACK_SIZE+0x4b8>		
andeq	lr, r0, r0, asr #24		
svcvs	0x00024801		
mrseq	r0, (UNDEF: 0)		
stmdaeq	r4, {r0, r2, r4, r6, r8, ip}		
andeq	r0, r4, r0, lsl r0		
strteq	r0, [r2], #-0		
ldrge	r0, [fp, #-0]		
smlatteq	r0, pc, r0, r0		
rsbeq	r0, pc, sl, asr #4		
strpl	r0, [r1, #-0]		
rsceq	r2, sp, r0, lsl #2		
ldmdaeq	r0, {}	; <UNPREDICTABLE>	
andseq	r0, r4, r0, lsl r0		
stcmi	0, cr0, [r1], {-0}		
andeq	r5, r4, r2		
rscseq	r1, sl, r0, lsl #6		
teqeq	pc, #0		
andscs	r0, r4, r0		
blx	4d18 <_HEAP_SIZE+0x2d18>		
strne	r0, [r0, #-19]	; 0xffffffed	
strvc	r5, [r2], #-257	; 0xfffffeff	
andcs	r0, r0, #0		
andeq	r0, r0, r1, lsr #2		
andseq	r0, r0, r4, lsr #16		
andeq	r0, r0, r4, lsl r0		
movwne	r4, #11521	; 0x2d01	
andeq	r0, r0, lr, lsr #2		
andeq	r0, r0, fp, ror #6		
ldrhi	r0, [r7], -r0		
smlatteq	r0, ip, r0, r0		
stmdaeq	r0, {r0, r5, r6, r9}^		
subseq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
strdeq	r0, [r0], -r5		
rsbvc	r6, r4, #24, 2		
rsbeq	r0, r1, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, ip, lsl #7		
mcrvs	12, 3, r6, cr5, cr8, {0}		
rsbeq	r0, r1, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, sl, lsr #7		
rsceq	r3, sp, r9, lsl fp		
rsbeq	r0, r3, #0, 2		
andeq	r0, r0, r8, lsr #6		
vmulvs.f32	s3, s10, s1		
strvs	r0, [r1], #-100	; 0xffffff9c	
andeq	r6, r0, r2, lsl #30		
andeq	ip, r3, r0, lsl #22		
ldcl	12, cr1, [fp], #-0		
strvs	r0, [r1, #-0]		
andeq	r2, r3, r2, lsl #26		
sbcgt	pc, lr, r0		
mcrr	11, 4, r1, r0, cr7		
stmdavs	r1, {}	; <UNPREDICTABLE>	
andeq	r6, r0, r2, lsl #30		
ldfnee	f0, [r2, #-0]		
andseq	r0, r0, r0, asr #16		
andeq	r0, r0, r4		
rsceq	sl, pc, fp, lsl r5	; <UNPREDICTABLE>	
rsbeq	r0, sl, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r5, r0, r1, lsl #4		
rsceq	r0, lr, r3, lsr #8		
rsceq	r0, r3, #0, 2		
mulseq	r0, r8, r8		
andeq	r0, r0, ip, lsr #1		
ldreq	r9, [sp], -r1, lsl #24		
teqvc	r4, #0		
smlatteq	r0, ip, r0, r0		
rsbeq	r0, pc, r5, ror #5		
bicseq	r0, lr, #0		
stmdale	r4!, {}	; <UNPREDICTABLE>	
smlatteq	r0, ip, r0, r0		
rsbeq	r0, pc, r5, ror #5		
mvnseq	r0, #0		
stcne	0, cr0, [r4, #-0]		
smlatteq	r0, sp, r0, r0		
rsbeq	r0, pc, r6, ror #5		
ldreq	r0, [r4], #-0		
strmi	r0, [r4, #-0]!		
smlatteq	r0, sp, r0, r0		
rsbeq	r0, pc, r6, ror #5		
ldrbeq	r0, [r8], #-0		
ldrpl	r0, [fp], -r0		
smlatteq	r0, sp, r0, r0		
rsbeq	r0, pc, r6, ror #5		
strpl	r0, [r1, #-0]		
stmdbvc	r1!, {r1, r3, r4, r8, r9, sl, ip, lr}^		
rsceq	r0, r7, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, ip, ror r4		
rsceq	pc, pc, r4, lsr #8		
rsceq	r0, r7, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, sp, lsr #9		
strbtvc	r5, [r5], #-794	; 0xfffffce6	
rsceq	r0, r7, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, r0, asr #9		
rsceq	r3, ip, r4, lsr #14		
rsceq	r0, r7, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, fp, ror #9		
rsceq	r0, sp, fp, lsl lr		
rsceq	r0, r7, #0, 2		
andeq	r0, r0, pc, rrx		
andsmi	r5, fp, r1		
smlatteq	r0, ip, r0, r0		
rsbeq	r0, pc, r8, ror #5		
strpl	r0, [r1], -r0		
rsceq	r2, ip, r9, lsl #22		
rsceq	r0, fp, #0, 2		
andeq	r0, r0, pc, rrx		
rsceq	ip, ip, r9, lsl #28		
rsceq	r0, fp, #0, 2		
andeq	r0, r0, pc, rrx		
rsceq	ip, pc, r9, lsl #12		
rsceq	r0, fp, #0, 2		
andeq	r0, r0, pc, rrx		
andne	r9, r8, r1, lsl ip		
andeq	r0, r0, r0, lsl #8		
andeq	pc, r5, r0, lsl #10		
svc	0x00a51b00		
cdp	0, 0, cr0, cr1, cr0, {0}		
andeq	r6, r0, r2, lsl #30		
subseq	r0, r6, r0, lsl #2		
andne	ip, r8, r1, lsl r8		
andeq	r0, r0, r0, lsl #8		
andeq	r1, r6, r0, lsl #6		
svc	0x00a52400		
cdp2	0, 0, cr0, cr1, cr0, {0}		
andeq	r6, r0, r2, lsl #30		
andeq	sp, r3, r0, lsl #28		
strtgt	r0, [r5], #-0		
cdpls	0, 0, cr1, cr0, cr8, {0}		
andeq	r0, r0, r2		
rsceq	r4, ip, r7, lsl r9		
addseq	r0, fp, #0, 2		
andseq	r0, r0, r4, asr #18		
andeq	r0, r0, r0, lsr #32		
strbteq	r9, [fp], -r1, lsl #24		
cdpmi	0, 2, cr0, cr4, cr0, {0}		
smlatteq	r0, sp, r0, r0		
mlseq	pc, sp, r2, r0	; <UNPREDICTABLE>	
streq	r0, [r2, #-0]!		
ldmdami	r1, {}	; <UNPREDICTABLE>	
streq	r1, [r0], #-9		
mrsvs	r0, (UNDEF: 0)		
strcs	r0, [r0], #-6		
andeq	lr, r0, r5, lsr #31		
svcvs	0x0002a101		
svcmi	0x00000000		
andeq	r0, r0, r5		
andne	r5, r9, r5, lsr #16		
andeq	pc, r4, r0, lsl #10		
streq	r0, [r6, -r0]!		
strvs	r0, [r0], #-1		
stmdane	r0, {r0, r3, ip}		
mrseq	r0, (UNDEF: 0)		
muleq	r6, ip, r8		
tsteq	r4, r0, lsl #6		
strbeq	r0, [r2, #-0]!		
strne	r0, [r0, -r0]		
andeq	lr, r0, lr, ror #30		
stcvc	11, cr5, [r3], {1}		
stmdami	r0, {r0, r3, ip}		
mrseq	r0, (UNDEF: 0)		
muleq	r7, ip, r2		
strbtvs	r1, [r1], #-2048	; 0xfffff800	
blpl	41120 <SLCRL2cRamConfig+0x20f1e>		
andeq	r6, r0, r3, lsl #30		
andeq	r8, r5, r0, lsl #6		
strbvs	r1, [ip, #-2048]!	; 0xfffff800	
blpl	41120 <SLCRL2cRamConfig+0x20f1e>		
andeq	r6, r0, r3, lsl #30		
andeq	sl, r5, r0, lsl #2		
ldc	9, cr1, [fp, #-0]		
stcpl	0, cr0, [r1, #-0]		
andeq	r2, r3, r3, lsl #16		
ldrvs	r2, [sl, #-0]		
tsteq	r0, lr, ror #8		
rsbeq	r0, pc, lr, asr r3	; <UNPREDICTABLE>	
strbeq	r0, [r2]		
andsmi	r0, fp, r0		
smlatteq	r0, ip, r0, r0		
rsbeq	r0, pc, pc, asr r3	; <UNPREDICTABLE>	
movwpl	r0, #4096	; 0x1000	
andne	r7, r9, sp, lsl ip		
andeq	r0, r0, r0, lsl #8		
svc	0x00a51b00		
mrsvs	r0, (UNDEF: 1)		
andeq	r6, r0, r3, lsl #30		
subseq	r0, r3, r0, lsl #2		
ldcl	3, cr2, [sp]		
svchi	0x00010000		
andne	ip, r9, r3, lsl #8		
andeq	r9, r0, r0, lsl #8		
		; <UNDEFINED> instruction: 0xf99c0100	
strcs	r0, [r0], #-7		
andeq	lr, r0, r3, ror ip		
svcvs	0x00039101		
strle	r0, [r0, #-0]		
strcs	r0, [r0], #-5		
ldrdeq	lr, [r0], -r8		
svcvs	0x00039101		
stmda	r0, {}	; <UNPREDICTABLE>	
strcs	r0, [r0], #-5		
andeq	lr, r0, sp, lsl sp		
svcvs	0x00039201		
bleq	ff8 <_SUPERVISOR_STACK_SIZE+0x7f8>		
strcs	r0, [r0], #-6		
andeq	lr, r0, r5, asr #26		
svcvs	0x00039201		
svcmi	0x00000000		
blne	1024 <CRValMmuCac+0x1f>		
andeq	lr, r0, r6, asr sp		
svcvs	0x00039201		
mrseq	r0, (UNDEF: 0)		
cmpvs	r7, r5, asr sl		
movwls	r0, #4217	; 0x1079	
andeq	r6, r0, r3, lsl #30		
andeq	r7, r6, r0, lsl #6		
svc	0x00f42400		
movwls	r0, #4096	; 0x1000	
andeq	r6, r0, r3, lsl #30		
andeq	sl, r6, r0, lsl #8		
ldrbvs	r1, [r3, #-2560]	; 0xfffff600	
movwls	r0, #4212	; 0x1074	
andeq	r6, r0, r3, lsl #30		
andeq	fp, r6, r0, lsl #14		
cfldrs	mvf2, [r7], #-0		
movwls	r0, #4096	; 0x1000	
andeq	r6, r0, r3, lsl #30		
andeq	lr, r6, r0, lsl #4		
vstr	d1, [lr, #-0]		
movwls	r0, #4096	; 0x1000	
andeq	r6, r0, r3, lsl #30		
blne	1401468 <__undef_stack+0x12ea908>		
andeq	lr, r0, r0, asr #24		
svcvs	0x00039401		
mrseq	r0, (UNDEF: 0)		
stmibeq	r8, {r1, r2, r4, r6, r8, ip}^		
andeq	r0, r4, r0, lsl r0		
ldrbeq	r0, [lr, r0]		
ldrge	r0, [fp, #-0]		
smlatteq	r0, pc, r0, r0		
mlseq	pc, r6, r3, r0	; <UNPREDICTABLE>	
strpl	r0, [r1], -r0		
ldmibeq	ip, {r8, sl, fp, ip}^		
andeq	r0, r4, r0, lsl r0		
strge	r0, [r4, #-0]!		
smlatteq	r0, pc, r0, r0		
mlseq	pc, sp, r3, r0	; <UNPREDICTABLE>	
ldrbeq	r0, [r5]		
andeq	r0, r0, r0		
andeq	r6, r1, r6, lsr #26		
andne	r5, sl, r0, lsl #16		
andeq	r1, r0, r0, lsl #16		
ldrcc	r0, [ip], r0, lsl #2		
strcs	r0, [r0, -r8]		
andeq	r0, r0, sl, ror r1		
andeq	r0, r0, r9, lsl r7		
andne	r6, sl, r1, lsl r0		
andeq	r0, r0, r0, lsl #8		
andeq	r2, r8, r0, lsl #24		
orreq	r2, r7, r0, lsl #14		
ldreq	r0, [ip, -r0]!		
strcs	r0, [r0, #-0]		
andseq	r0, r0, r0, ror #20		
andeq	r0, r0, r2, lsl #14		
		; <UNDEFINED> instruction: 0x01bd2600	
beq	1c010f0 <__undef_stack+0x1aea590>		
andseq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r3, asr r8		
andeq	ip, r1, r3, lsl sl		
andeq	r4, r7, r0, lsl #30		
ldcpl	0, cr0, [r7], {-0}		
smlatteq	r0, ip, r0, r0		
beq	fe2020f8 <LRemap+0x2020e9>		
subeq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, sp, asr #17		
rsbvc	r6, r4, #24, 2		
mvnseq	r0, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, r0, ror r7		
mcrvs	12, 3, r6, cr5, cr8, {0}		
mvnseq	r0, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, lr, lsl #15		
rsceq	r3, sp, r9, lsl fp		
mvnseq	r0, #0, 2		
andeq	r0, r0, r8, lsr #6		
vmulvs.f32	s3, s10, s1		
stc2	0, cr0, [r1, #-400]	; 0xfffffe70	
andeq	r6, r0, r3, lsl #30		
andeq	sl, r7, r0, lsl #30		
mcrr	11, 0, r1, r0, cr0		
cdp2	0, 0, cr0, cr1, cr0, {0}		
andeq	r6, r0, r3, lsl #30		
ldfnee	f0, [r3, #-0]		
andseq	r0, r0, r8, lsl #21		
andeq	r0, r0, r4		
rsceq	sl, pc, fp, lsl r5	; <UNPREDICTABLE>	
streq	r0, [r0], #-256	; 0xffffff00	
andeq	r0, r0, pc, rrx		
andeq	r5, r0, r1, lsl #6		
andeq	sp, r1, r6, lsr #14		
andne	sp, sl, r0		
andeq	r1, r0, r0, lsl #16		
b	fe701590 <LRemap+0x701581>		
movwne	r0, #8		
andeq	r0, r0, r4, ror #3		
andeq	r0, r0, r2, asr #15		
sbceq	r2, r5, r0, lsl #12		
beq	ffa011a4 <LRemap+0x1a01195>		
andseq	r0, ip, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, sl, lsl r9		
andeq	sp, r0, r7, lsr #4		
andeq	lr, r7, r0, lsl #6		
beq	ffa085bc <LRemap+0x1a085ad>		
andeq	r0, r4, r0, lsl r0		
svcle	0x00270000		
andne	r0, r0, #0		
andeq	r0, r0, r8		
orrseq	r2, r5, r0, lsl #12		
bleq	1011d4 <Xil_EndianSwap16+0x8>		
andseq	r0, ip, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, sl, asr #18		
andeq	sl, r1, r7, lsr #4		
andeq	r2, r8, r0, lsl #10		
bleq	4085ec <__undef_stack+0x2f1a8c>		
andeq	r0, r4, r0, lsl r0		
svcge	0x00270000		
stmdbmi	r0, {r0}		
andeq	r0, r0, r8		
adceq	r2, r2, r0, lsl #16		
bleq	801204 <__undef_stack+0x6ea6a4>		
andseq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r2, r1, r6, lsr #2		
andne	r3, fp, r0, lsl #16		
andeq	r1, r0, r0, lsl #16		
ldrvc	r0, [ip], r0, lsl #2		
movwne	r0, #9		
andeq	r0, r0, lr, lsr #2		
andeq	r0, r0, ip, asr r8		
svc	0x00d11700		
stclt	0, cr0, [r1], {-0}		
andne	r5, fp, r4		
andeq	r4, r0, r0, lsl #16		
		; <UNDEFINED> instruction: 0xf09c0100	
stmdane	r0, {r0, r3}		
rsbseq	r6, r2, r1, ror #8		
svcvs	0x0004bc01		
stcvc	0, cr0, [r0, #-0]		
stmdane	r0, {r3}		
rsbeq	r6, lr, ip, ror #10		
svcvs	0x0004bc01		
blls	125c <CRValMmuCac+0x257>		
stmdbne	r0, {r3}		
andeq	lr, r0, fp, lsr sp		
stmdacs	r4, {r0, r9, sl, fp, ip, sp, pc}		
andcs	r0, r0, r3		
strbtvs	r6, [lr], #-1306	; 0xfffffae6	
ldrteq	r0, [pc], #256	; 1274 <CRValMmuCac+0x26f>	
andeq	r0, r0, pc, rrx		
		; <UNDEFINED> instruction: 0x000008bc	
rsceq	r4, ip, fp, lsl r0		
strbeq	r0, [r0], #256	; 0x100	
andeq	r0, r0, pc, rrx		
andspl	r5, sp, r1, lsl #6		
streq	r1, [r0], #-11		
blne	1294 <CRValMmuCac+0x28f>		
andeq	lr, r0, r5, lsr #31		
svcvs	0x0004c201		
mrseq	r0, (UNDEF: 0)		
smlsdne	r0, r3, r0, r0		
muleq	r0, pc, lr	; <UNPREDICTABLE>	
stmdals	r5, {r0, r8, sl, lr}		
andmi	r1, r0, fp		
mrseq	r0, (UNDEF: 0)		
muleq	sl, ip, r3		
addseq	r2, sl, r0, lsl #2		
bleq	ff1012c0 <LRemap+0x11012b1>		
andeq	r0, ip, r0, lsl r0		
cdpmi	0, 0, cr0, cr1, cr0, {0}		
andeq	r2, sl, r5, lsl #8		
bleq	ff40a6d0 <LRemap+0x140a6c1>		
mvnsne	r0, #16		
stmdbcs	r0, {}	; <UNPREDICTABLE>	
andseq	r0, r0, ip, lsr #23		
strdeq	r1, [r0], -sl		
andeq	r0, r0, r9, lsr sl		
cmpeq	r1, #1073741829	; 0x40000005	
rscseq	pc, pc, sl, lsl #30		
andne	fp, fp, r5, lsr #16		
andseq	r1, r4, r0		
		; <UNDEFINED> instruction: 0xff0e0000	
smlatteq	r0, lr, r0, r0		
andne	sp, fp, fp, asr #17		
andeq	r2, r0, r0		
orrsls	r0, ip, #0, 2		
andne	r0, r0, sl		
andeq	lr, r0, r0, asr #24		
rsbeq	ip, pc, r1, lsl #26		
strpl	r0, [r1], #-0		
andne	sp, fp, r1, lsl ip		
andeq	r0, r0, r0, lsl #8		
andeq	r8, sl, r0		
svc	0x00a51000		
svcgt	0x00010000		
andeq	r0, r0, pc, rrx		
strcs	r5, [r0, #-1025]	; 0xfffffbff	
andseq	r0, r0, ip, ror #23		
strdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
andne	pc, fp, r5, lsr #32		
andeq	pc, r4, r0, lsl #10		
ldmdale	r7, {}	; <UNPREDICTABLE>	
smlatteq	r0, lr, r0, r0		
bleq	ffe01c00 <LRemap+0x1e01bf1>		
eorseq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, sp, ror #21		
rsceq	r4, ip, fp, lsl r0		
eoreq	r0, lr, #0, 2		
andeq	r0, r0, pc, rrx		
ldc2	4, cr5, [r1], {1}		
streq	r1, [r0], #-11		
movwle	r0, #0		
blne	13a0 <CRValMmuCac+0x39b>		
andeq	lr, r0, r5, lsr #31		
svcvs	0x00023001		
mrseq	r0, (UNDEF: 0)		
eorge	r0, sl, #84	; 0x54	
stceq	0, cr0, [r0], {-0}		
strne	r1, [r0], #-12		
mrseq	r0, (UNDEF: 0)		
sfmeq	f0, 4, [r5], #-208	; 0xffffff30	
		; <UNDEFINED> instruction: 0xf000100c	
andeq	r0, r0, r9		
andeq	sl, r0, r6, lsr #22		
andne	r2, ip, r0, lsl #16		
andeq	fp, r0, r0		
ldmlt	ip, {r8}		
strcs	r0, [r0, -fp]		
strheq	r0, [r0], -r8		
andeq	r0, r0, pc, asr #17		
andne	r4, ip, r1, lsl r0		
andeq	r9, r0, r0, lsl #16		
andeq	sl, fp, r0, lsl #28		
adcseq	r2, r8, r0, lsl #14		
stmiaeq	r2!, {}^	; <UNPREDICTABLE>	
bls	8413d4 <__undef_stack+0x72a874>		
andgt	r0, r0, r0		
andne	r1, r0, ip		
mrseq	r0, (UNDEF: 0)		
bleq	1102820 <__undef_stack+0xfebcc0>		
andsle	r0, r4, r0		
blx	541c <_HEAP_SIZE+0x341c>		
strne	r0, [r0, #-19]	; 0xffffffed	
strvc	r5, [r2], #-257	; 0xfffffeff	
strcs	r0, [r0, #-0]		
andseq	r0, r0, ip, asr #24		
andeq	r1, r0, r0, lsl r4		
andne	r6, ip, r5, lsr #8		
andseq	pc, r3, r0, lsl #20		
ldcleq	9, cr2, [r4], #-0		
mvnsne	r0, #16		
bleq	1ac1414 <__undef_stack+0x19aa8b4>		
tsteq	r5, r0		
tstne	sl, r1, asr r3		
strthi	r0, [r9], #-1		
blx	5454 <_HEAP_SIZE+0x3454>		
andhi	r0, r0, r3, lsl r0		
strne	r0, [r0, #-11]		
beq	d5834 <SLCRL2cRamConfig+0xb5632>		
strcs	r0, [r0, #-289]	; 0xfffffedf	
mulseq	r0, r0, ip		
andeq	r1, r0, r0, lsl r4		
andne	sl, ip, r5, lsr #32		
andseq	pc, r3, r0, lsl #20		
cfstr32eq	mvfx2, [r4]		
ldmibeq	r0!, {r4}^		
eorlt	r0, r5, r0		
andne	r1, r0, ip		
strcs	r0, [r0, #-20]	; 0xffffffec	
andseq	r0, r0, r0, asr #25		
strdeq	r1, [r0], -sl		
cfldr32eq	mvfx2, [r8], #-0		
ldrne	r0, [r0], #-16		
cdpeq	0, 0, cr0, cr0, cr0, {0}		
andeq	lr, r0, fp, lsl #27		
ldcleq	9, cr10, [r8], {1}		
andseq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r0, ror #23		
andne	lr, ip, r5, lsr #32		
andeq	r1, r6, r0, lsl #26		
vstmiaeq	r8!, {d18-d17}		
adceq	r0, fp, r0, lsl r0		
strne	r0, [r0, -r0]		
andeq	lr, r0, sl, lsl #31		
stmda	r2, {r0, r9, fp}		
stcne	0, cr1, [r0], {12}		
mrseq	r0, (UNDEF: 0)		
muleq	ip, ip, fp		
sbceq	r2, r5, r0, lsl #2		
stcleq	0, cr0, [r8]		
andseq	r0, r8, r0, lsl r0		
stceq	0, cr0, [r1], {-0}		
andeq	r3, ip, r2, lsl #2		
stcleq	13, cr1, [r8]		
andseq	r0, r8, r0, lsl r0		
eorle	r0, r7, #0		
stmdbcs	r0, {}	; <UNPREDICTABLE>	
stcne	0, cr0, [r0, #-36]	; 0xffffffdc	
andseq	r0, r0, r8, ror #25		
andeq	r0, r0, r4		
andeq	sp, r0, r7, lsr #30		
andeq	r5, r9, r0, lsl #16		
andeq	r0, r0, r0		
andne	r0, sp, fp, lsr #8		
andeq	sl, r0, r0, lsl #22		
stc	0, cr0, [r6, #-0]		
streq	r0, [r0], #-0		
stcne	0, cr1, [r0], {13}		
mrseq	r0, (UNDEF: 0)		
muleq	ip, ip, r9		
rscseq	r1, sl, r0, lsl #6		
stmdbeq	fp!, {}^	; <UNPREDICTABLE>	
ldmdane	r4, {}	; <UNPREDICTABLE>	
blx	5544 <_HEAP_SIZE+0x3544>		
strne	r0, [r0, #-19]	; 0xffffffed	
vrhadd.u8	d5, d3, d1		
andeq	r5, r0, r1		
rsceq	fp, lr, r7, lsl sp		
ldrbeq	r0, [sl, #-256]!	; 0xffffff00	
andseq	r0, r0, r0, lsr #26		
andeq	r0, r0, r4, ror r0		
stcleq	12, cr9, [r5, #-4]		
tstvs	r8, r0		
tsteq	r0, r4, ror #4		
rsbeq	r0, pc, sl, ror r5	; <UNPREDICTABLE>	
ldmibeq	r7, {}	; <UNPREDICTABLE>	
ldcvs	0, cr0, [r8], {-0}		
tsteq	r0, r5, ror #28		
rsbeq	r0, pc, sl, ror r5	; <UNPREDICTABLE>	
stmibeq	r0, {}^	; <UNPREDICTABLE>	
blcc	641554 <__undef_stack+0x52a9f4>		
smlatteq	r0, sp, r0, r0		
teqeq	r8, #124, 10	; 0x1f000000	
stccs	0, cr0, [r0], #-0		
rsbeq	r6, r4, r5, ror #28		
svcvs	0x00057d01		
mrseq	r0, (UNDEF: 0)		
ldcl	12, cr1, [fp], #-340	; 0xfffffeac	
cdpvc	0, 0, cr0, cr1, cr0, {0}		
andeq	r2, r3, r5, lsl #26		
sbcgt	pc, lr, r0		
mcrr	11, 4, r1, r0, cr7		
mrshi	r0, (UNDEF: 1)		
andeq	r6, r0, r5, lsl #30		
cmpne	r6, r0, lsl #2		
andseq	r0, r0, r4, lsr #26		
andeq	r0, r0, r4		
strdeq	r0, [r0], -r4		
rsceq	sl, pc, fp, lsl r5	; <UNPREDICTABLE>	
streq	r0, [r3, #256]	; 0x100	
andeq	r0, r0, pc, rrx		
stccs	6, cr5, [r0, #-4]		
andeq	r0, r0, fp, lsr r1		
andseq	r0, r0, r8, asr #26		
andeq	r0, r0, r8, asr #32		
cdpne	14, 0, cr8, cr5, cr1, {0}		
cdpcs	0, 0, cr0, cr0, cr13, {0}		
andeq	r0, r0, r7, asr #2		
cfstrdeq	mvd1, [r0, #-12]!		
mvnsne	r0, #16		
tsteq	r5, r0		
eorseq	r0, r3, r1, asr r1		
teqeq	fp, r0, lsl #4		
stceq	0, cr0, [r0]		
andseq	r0, r4, r0, lsl r0		
strls	r0, [r1], -r0		
cmpeq	r7, r5, lsl #28		
strne	r0, [r0], #-0		
mulseq	r0, r0, sp		
strdeq	r1, [r0], -sl		
cmpeq	r1, r5, lsl r1		
andeq	r0, r0, r0, lsr r0		
rsceq	r5, pc, r7, lsl sp	; <UNPREDICTABLE>	
streq	r0, [sp, #256]!	; 0x100	
mulseq	r0, r4, sp		
andeq	r0, r0, r4, rrx		
ldcleq	12, cr9, [r4, #4]!		
blcc	b41610 <__undef_stack+0xa2aab0>		
strls	r0, [r0], #-1		
stmdavs	r0, {r0, r2, r3, ip}		
mrseq	r0, (UNDEF: 0)		
cfstr32eq	mvfx0, [r5, #716]	; 0x2cc	
strmi	r0, [lr, -r0]!		
movweq	r0, #1		
andne	sl, sp, r4, lsl r8		
andseq	pc, r3, r0, lsl #20		
tstpl	r1, r0, lsl #10		
andeq	r3, r0, r1, lsl #6		
andeq	r9, r0, r1, lsr #20		
andne	sp, sp, r0		
andeq	r1, r0, r0		
ldreq	r0, [fp, #256]!	; 0x100	
andeq	r0, r0, sl, lsr #27		
andne	lr, sp, r4, lsl r0		
andseq	pc, r3, r0, lsl #20		
tstpl	r1, r0, lsl #10		
andeq	r7, r0, r2, lsl #8		
teqeq	fp, r0, lsl #2		
stcleq	0, cr0, [r0]		
andseq	r0, r0, r0, lsl r0		
stclt	0, cr0, [r1, #-0]		
andeq	sp, sp, r5, lsl #10		
cmpeq	r7, r0, lsl #28		
strne	r0, [r0], #-0		
		; <UNDEFINED> instruction: 0x00100df0	
strdeq	r1, [r0], -sl		
subseq	r0, r1, #1073741829	; 0x40000005	
andeq	r0, r0, r4, ror r0		
andne	fp, sp, r9, lsr #16		
andseq	pc, r3, r0, lsl #20		
andeq	lr, sp, r0, lsl #20		
tstpl	r1, r0, lsl #10		
		; <UNDEFINED> instruction: 0xffff0a03	
cfstr64eq	mvdx2, [r4]		
ldrne	r0, [r0], #-16		
strne	r0, [r0, -r0]		
andeq	lr, r0, r4, asr lr		
		; <UNDEFINED> instruction: 0xf8017f01	
andcs	r1, r0, sp		
mrseq	r0, (UNDEF: 0)		
muleq	lr, ip, r7		
mcrr	11, 0, r1, r0, cr0		
mrshi	r0, (UNDEF: 1)		
andeq	r6, r0, r1, lsl #30		
cmpne	r4, r0, lsl #2		
		; <UNDEFINED> instruction: 0x00100dfc	
andeq	r0, r0, r4		
andeq	r0, r0, r4, lsr lr		
rsceq	sl, pc, fp, lsl r5	; <UNPREDICTABLE>	
orreq	r0, r3, r0, lsl #2		
andeq	r0, r0, pc, rrx		
strcs	r5, [r0, #-1025]	; 0xfffffbff	
andseq	r0, r0, ip, lsl #28		
andeq	r0, r0, r2, lsl #14		
andne	r1, lr, r5, lsr #32		
andeq	r4, sp, r0, lsl #10		
teqpl	r6, #0		
stmdane	r0, {r0}		
andmi	r1, r0, lr		
mrseq	r0, (UNDEF: 0)		
muleq	lr, ip, pc	; <UNPREDICTABLE>	
cmneq	r0, r0, lsl #14		
ldmibeq	sl!, {}^	; <UNPREDICTABLE>	
andscc	r0, r1, r0		
stmdacs	r0, {r1, r2, r3, ip}		
strls	r0, [r0, #-0]		
strcs	r0, [r0, -lr]		
andeq	r0, r0, r0, ror #2		
andeq	r0, r0, sp, lsl #20		
andne	r3, lr, r5, lsr #8		
andeq	r4, sp, r0, lsl #10		
cdpeq	5, 4, cr2, cr0, cr0, {0}		
ldrne	r0, [r0], #-16		
eorpl	r0, r5, r0		
blx	577c <_HEAP_SIZE+0x377c>		
andeq	r0, r0, r3, lsl r0		
andne	r2, lr, r5, lsr #16		
andseq	r1, r4, r0		
svcvs	0x000e0000		
smlatteq	r0, sl, r0, r0		
		; <UNDEFINED> instruction: 0x100e58ba	
andeq	r1, r0, r0, lsl #24		
ldreq	r0, [ip, #256]	; 0x100	
andne	r0, r0, #15		
andeq	r0, r0, sp, ror #2		
andseq	r0, r0, r0, ror #28		
andeq	r0, r0, r4, lsl r0		
cdpeq	13, 15, cr11, cr11, cr1, {0}		
andsvs	r0, sp, r0		
strne	r1, [r0], #-14		
strcs	r0, [r0, -r0]		
andeq	r0, r0, sl, ror r1		
andeq	r0, r0, r0, lsr #20		
andne	r6, lr, r1, lsl r4		
andeq	r0, r0, r0, lsl #8		
andeq	pc, lr, r0		
orreq	r2, r7, r0, lsl #14		
beq	10c17a0 <__undef_stack+0xfaac40>		
strcs	r0, [r0, #-0]		
andseq	r0, r0, r4, ror #28		
andeq	r0, r0, r2, lsl #14		
eorvs	r0, r5, r0		
movwpl	r1, #14		
andeq	r0, r0, r1		
rsceq	ip, sl, r7, lsl r7		
andseq	r0, fp, #0, 2		
andseq	r0, r0, r4, ror lr		
andeq	r0, r0, r4, lsr #32		
svceq	0x00609c01		
strls	r0, [r1, #-0]!		
stcvc	0, cr0, [r0], {1}		
stcne	0, cr1, [r0], {14}		
mrseq	r0, (UNDEF: 0)		
svceq	0x0056021e		
ldcvc	0, cr0, [sp], {-0}		
stcne	0, cr1, [r0], {14}		
strcs	r0, [r0, -r0]		
andeq	r0, r0, r2, lsr #3		
andeq	r0, r0, r6, asr sl		
andne	r8, lr, sp, lsl r8		
andeq	r0, r0, r0, lsl #8		
		; <UNDEFINED> instruction: 0x01af2700	
beq	1e81804 <__undef_stack+0x1d6aca4>		
andeq	r0, r0, r0		
cdpeq	5, 7, cr2, cr12, cr0, {0}		
cmpeq	r3, r0, lsl r0		
strne	r0, [r0, -r0]		
andeq	lr, r0, r6, lsl ip		
stmdals	r5, {r0, r9, ip, lr, pc}		
andcc	r1, r0, lr		
mrseq	r0, (UNDEF: 0)		
muleq	pc, ip, fp	; <UNPREDICTABLE>	
strbtvs	r1, [r1], #-2048	; 0xfffff800	
andle	r0, r1, #114	; 0x72	
andeq	r6, r0, r5, lsl #30		
andeq	r8, sl, r0, lsl #26		
cdpeq	9, 11, cr2, cr0, cr0, {0}		
mvnsne	r0, #16		
svceq	0x009a0000		
tsteq	r5, r0		
rsbseq	r0, r4, r1, asr r2		
cdpeq	4, 12, cr1, cr0, cr0, {0}		
mvnsne	r0, #16		
tsteq	r5, r0		
rsbseq	r0, r4, r1, asr r2		
cdppl	0, 1, cr0, cr7, cr0, {0}		
smlatteq	r0, sp, r0, r0		
mcreq	1, 6, r0, cr8, cr1, {1}		
tsteq	r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
		; <UNDEFINED> instruction: 0x000011b1	
rsbvc	r6, r4, #24, 2		
teqeq	r1, r0, lsl #2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, fp, lsr #21		
mcrvs	12, 3, r6, cr5, cr8, {0}		
teqeq	r1, r0, lsl #2		
andeq	r0, r0, pc, rrx		
strdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
rsceq	r3, sp, r9, lsl fp		
teqeq	r3, r0, lsl #2		
andeq	r0, r0, r8, lsr #6		
vmulvs.f32	s3, s10, s1		
strcc	r0, [r1], #-100	; 0xffffff9c	
andeq	r6, r0, r1, lsl #30		
andeq	r2, fp, r0, lsl #20		
cdp	4, 11, cr2, cr5, cr0, {0}		
strcc	r0, [r1, #-0]		
andeq	r6, r0, r1, lsl #30		
andeq	r7, fp, r0, lsl #14		
cfldrs	mvf2, [r5, #-0]		
strcc	r0, [r1], -r0		
andeq	r6, r0, r1, lsl #30		
andeq	fp, fp, r0, lsl #12		
mcrr	11, 0, r1, r0, cr0		
strcc	r0, [r1, -r0]		
andeq	r6, r0, r1, lsl #30		
ldfnee	f0, [r6], {-0}		
andeq	lr, r0, fp, ror ip		
stccs	8, cr3, [r1, #-4]		
		; <UNDEFINED> instruction: 0xf0000003	
smlalbtne	ip, r7, lr, r0		
andseq	r0, r0, ip, asr #29		
andeq	r0, r0, r4		
andeq	r1, r0, r8, asr r0		
rsceq	sl, pc, fp, lsl r5	; <UNPREDICTABLE>	
teqeq	fp, r0, lsl #2		
andeq	r0, r0, pc, rrx		
tstcs	r0, r1, lsl #12		
		; <UNDEFINED> instruction: 0x000001bd	
andseq	r0, r0, r8, lsr pc		
andeq	r0, r0, r0, lsl r0		
strvc	r5, [r1], -r1, lsl #6		
movwne	r0, #16		
andeq	r0, r0, sl, asr #3		
ldrdeq	r0, [r0], -r4		
teqeq	fp, r0, lsl #2		
svceq	0x00480000		
andseq	r0, r0, r0, lsl r0		
strpl	r0, [r1, #-0]		
andseq	sl, r0, r1, lsl #6		
mrseq	r1, (UNDEF: 119)		
bleq	ff9c1944 <LRemap+0x19c1935>		
ldmdapl	r4, {}	; <UNPREDICTABLE>	
blx	5988 <_HEAP_SIZE+0x3988>		
strne	r0, [r0, #-19]	; 0xffffffed	
movwcc	r5, #4353	; 0x1101	
blcc	841958 <__undef_stack+0x72adf8>		
andvs	r0, r0, r1		
andne	r1, r0, pc		
mrseq	r0, (UNDEF: 0)		
sbcsne	r0, r1, r8, asr r1		
ldrmi	r0, [r3, -r0]		
blx	1976 <CRValMmuCac+0x971>		
strne	r0, [r0], #-11		
andseq	r0, r0, r0, ror pc		
strdeq	r1, [r0], -sl		
subseq	r0, r1, #1073741829	; 0x40000005	
andeq	r0, r0, r7, ror r0		
andeq	r9, r0, r1, lsr #20		
andne	r7, pc, r0		
andeq	r1, r0, r0, lsl #8		
cmpeq	r9, r0, lsl #2		
strdeq	r1, [r0], -r6		
andne	r8, pc, r4, lsl r0	; <UNPREDICTABLE>	
andseq	pc, r3, r0, lsl #20		
tstpl	r1, r0, lsl #10		
andeq	r7, r0, r2, lsl #14		
		; <UNDEFINED> instruction: 0x01bd2100	
svceq	0x00880000		
andeq	r0, ip, r0, lsl r0		
strmi	r0, [r1, -r0]		
andseq	r1, r1, r1, lsl #4		
biceq	r2, sl, r0, lsl #30		
stmdapl	r1, {}	; <UNPREDICTABLE>	
teqeq	fp, r0, lsl #26		
svceq	0x00940000		
addeq	r0, r0, r0, lsl r0		
stmdbmi	r1, {}	; <UNPREDICTABLE>	
andseq	r3, r1, r1, lsl #24		
cmpeq	r7, r0, lsl #28		
strne	r0, [r3], #-0		
andseq	r0, r0, r8, lsr #31		
strdeq	r1, [r0], -sl		
cmpeq	r1, r5, lsl r1		
tstcs	r0, r3, lsr r0		
andeq	r0, r0, fp, lsr r1		
		; <UNDEFINED> instruction: 0x00100fb0	
andeq	r0, r0, r0, lsl r0		
strvs	r4, [r1, -r1, lsl #24]		
mcrcs	0, 0, r0, cr0, cr1, {0}		
andeq	r0, r0, r7, asr #2		
svceq	0x00c01400		
mvnsne	r0, #16		
tsteq	r5, r0		
rsbseq	r0, r7, r1, asr r2		
bls	841a1c <__undef_stack+0x72aebc>		
andgt	r0, r0, r0		
andne	r1, r0, pc		
mrseq	r0, (UNDEF: 0)		
orrne	r0, ip, sp, asr #2		
andsle	r0, r4, r0		
blx	5a70 <_HEAP_SIZE+0x3a70>		
strne	r0, [r0, #-19]	; 0xffffffed	
strvc	r5, [r2, -r1, lsl #2]		
stmdbcs	r0, {}	; <UNPREDICTABLE>	
andseq	r0, r0, r0, ror #30		
andeq	r0, r0, r0, ror #30		
andeq	r1, r0, r0, lsr #3		
subseq	r0, r0, #1073741829	; 0x40000005	
strne	r0, [r0], #-117	; 0xffffff8b	
		; <UNDEFINED> instruction: 0x00100fb0	
andeq	r0, r0, r0, ror #30		
subseq	r0, r0, #1073741829	; 0x40000005	
andeq	r0, r0, r8, ror r0		
rsceq	r6, lr, r7, lsl r4		
orrseq	r0, sl, r0, lsl #2		
		; <UNDEFINED> instruction: 0x00100fdc	
andeq	r0, r0, r8, rrx		
adcsne	r9, r6, #256	; 0x100	
tstvs	r8, r0		
tsteq	r0, r4, ror #4		
mlseq	pc, sl, r1, r0	; <UNPREDICTABLE>	
stceq	0, cr0, [pc], {-0}		
andsmi	r0, fp, r0		
smlatteq	r0, ip, r0, r0		
mlseq	pc, ip, r1, r0	; <UNPREDICTABLE>	
strpl	r0, [r1], -r0		
andne	lr, pc, r1, lsl r4	; <UNPREDICTABLE>	
andeq	r0, r0, r0, lsl #8		
andseq	r0, r2, r0, lsl #2		
svc	0x00a51b00		
cdpls	0, 0, cr0, cr1, cr0, {0}		
andeq	r6, r0, r1, lsl #30		
subseq	r0, r6, r0, lsl #2		
andeq	fp, r1, r1, lsr #26		
andne	pc, pc, r0		
andeq	r1, r0, r0, lsl #8		
lsleq	r0, r0, #2		
andeq	r1, r0, pc, lsl r2		
andeq	ip, r1, r3, lsl sl		
andeq	r2, ip, r0, lsl #26		
blcc	841ad4 <__undef_stack+0x72af74>		
streq	r0, [r0], #-1		
strne	r1, [r0], #-16		
mrseq	r0, (UNDEF: 0)		
subne	r0, pc, #-1073741784	; 0xc0000028	
strmi	r0, [lr, -r0]!		
movweq	r0, #1		
andsne	r1, r0, r4, lsl r8		
andseq	pc, r3, r0, lsl #20		
tstpl	r1, r0, lsl #10		
tsteq	r5, r1, lsl #6		
rsbseq	r0, r5, r0, asr r2		
blcc	841b04 <__undef_stack+0x72afa4>		
andcs	r0, r0, r1		
stceq	0, cr1, [r0], {16}		
mrseq	r0, (UNDEF: 0)		
addne	r0, r0, #168, 2	; 0x2a	
strmi	r0, [lr, -r0]!		
andeq	r0, r0, r1		
andsne	r2, r0, r4, lsl ip		
andseq	pc, r3, r0, lsl #20		
tstpl	r1, r0, lsl #10		
strne	r7, [r0, #-1026]	; 0xfffffbfe	
strvc	r5, [r2, #-1]		
mrscs	r0, (UNDEF: 0)		
muleq	r0, sl, r0		
andseq	r1, r0, ip, lsr #32		
andeq	r0, r0, r0, lsl r0		
strge	sl, [r1, #-2305]	; 0xfffff6ff	
strne	r0, [r0], #-18	; 0xffffffee	
andseq	r1, r0, ip, lsr r0		
strdeq	r1, [r0], -sl		
subseq	r0, r1, #1073741829	; 0x40000005	
andeq	r0, r0, r4, ror r0		
andsne	r2, r0, r4, lsl r0		
andeq	r6, pc, r0		
andpl	r1, r1, r0, lsl #10		
andeq	r7, r0, r2, lsl #14		
ldcl	7, cr1, [lr], {0}		
stc	0, cr0, [r1, #-0]		
andsne	r4, r0, r5, lsl #8		
andeq	r8, r0, r0, lsl #8		
ldrlt	r0, [ip], r0, lsl #2		
stmdane	r0, {r0, r1, r4}		
rsbseq	r6, r2, r1, ror #8		
svcvs	0x0005ed01		
blmi	1b8c <CRValMmuCac+0xb87>		
stmdane	r0, {r2, r3}		
rsbeq	r6, lr, ip, ror #10		
svcvs	0x0005ed01		
stmdbls	r0, {}	; <UNPREDICTABLE>	
stmdbne	r0, {r2, r3}		
andeq	lr, r0, fp, lsr sp		
stmdacs	r5, {r0, r8, r9, sl, fp, sp, lr, pc}		
andcs	r0, r0, r3		
strbtvs	r6, [lr], #-1324	; 0xfffffad4	
ldrbeq	r0, [r0, #256]!	; 0x100	
andeq	r0, r0, pc, rrx		
blvc	716fc0 <__undef_stack+0x600460>		
smlatteq	r0, ip, r0, r0		
teqeq	sp, #1010827264	; 0x3c400000	
svcgt	0x00f00000	; IMB	
andsmi	r4, fp, r0, asr #15		
smlatteq	r0, ip, r0, r0		
strdeq	r0, [pc], #-84	; <UNPREDICTABLE>	
strpl	r0, [r1, -r0]		
andsne	r4, r0, r1, lsl r8		
andeq	r0, r0, r0, lsl #8		
andseq	r4, r3, r0, lsl #2		
svc	0x00a51b00		
		; <UNDEFINED> instruction: 0xf6010000	
andeq	r6, r0, r5, lsl #30		
subseq	r0, r7, r0, lsl #2		
andeq	r3, r1, sp, lsr #22		
andsne	r6, r0, r0, lsl #24		
andeq	r9, r0, r0, lsl #16		
streq	r0, [r0], -r0, lsl #2		
andeq	r1, r0, fp, ror #6		
andeq	r4, r1, lr, lsr #14		
ldrhi	r0, [r4], #-768	; 0xfffffd00	
blx	5c54 <_HEAP_SIZE+0x3c54>		
strne	r0, [r0, #-19]	; 0xffffffed	
movwcc	r5, #4353	; 0x1101	
bls	b41c20 <__undef_stack+0xa2b0c0>		
strls	r0, [r0], #-0		
stmdalt	r0, {r4, ip}		
mrseq	r0, (UNDEF: 0)		
orrne	r0, pc, #4, 12	; 0x400000	
ldcge	0, cr0, [r4], {-0}		
blx	5c78 <_HEAP_SIZE+0x3c78>		
strne	r0, [r0, #-19]	; 0xffffffed	
andcc	r5, r1, r1, lsl #2		
blcc	881c44 <__undef_stack+0x76b0e4>		
strlt	r0, [r0], #-1		
strne	r1, [r0], #-16		
mrseq	r0, (UNDEF: 0)		
strmi	r0, [lr, -r9, lsl #12]!		
andeq	r0, r0, r1		
andsne	ip, r0, r4, lsl r4		
andseq	pc, r3, r0, lsl #20		
tstpl	r1, r0, lsl #10		
andeq	r3, r0, r1		
mvnseq	r2, r0, lsl #12		
sbcne	r0, r8, r0		
andseq	r0, ip, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r1, r0, r4, ror #7		
andeq	pc, r1, r3, lsl lr	; <UNPREDICTABLE>	
andeq	sp, ip, r0, lsl #6		
sbcsne	r1, ip, r0, lsl #8		
mvnsne	r0, #16		
tsteq	r5, r0		
mvnseq	r0, r1, asr r3		
andcc	r0, r0, r0, asr r0		
andeq	lr, r0, sp, asr #25		
rsbeq	r6, r8, r1, lsl #20		
ldc	0, cr0, [r0, #-0]		
smlatteq	r0, pc, r0, r0		
andeq	r6, r0, fp, ror #16		
svc	0x009b3100		
str	r0, [r4, -r0]		
andeq	r1, r0, r0, lsl r4		
andeq	r8, r0, r2, lsr r1		
addeq	r3, r1, r0, lsl #4		
movwcc	r0, #0		
		; <UNDEFINED> instruction: 0x0000edbd	
addeq	lr, r1, r4, lsl #6		
teqhi	r2, r0		
andeq	r0, r0, r0		
andeq	r6, r2, r0, lsl #20		
andlt	r0, r0, r0, lsl #8		
streq	r0, [r0], #-6		
rsceq	r5, fp, r1, lsl #28		
		; <UNDEFINED> instruction: 0xf0a40100	
bl	fe701cec <LRemap+0x701cdd>		
rscne	r0, r4, r0		
subseq	r0, r4, r0, lsl r0		
ldceq	0, cr0, [ip]		
mrseq	r0, (UNDEF: 2)		
adcseq	r9, r9, r6, lsl #10		
stmdaeq	r1, {r9}		
		; <UNDEFINED> instruction: 0x00001dbf	
movwvc	r0, #20994	; 0x5202	
andeq	r0, r0, #79	; 0x4f	
rsbs	r0, r8, #524288	; 0x80000	
streq	r0, [r2], #-0		
subeq	r1, r9, r5, lsl #10		
strlt	r0, [r6], r0, lsl #6		
mrsmi	r0, (UNDEF: 2)		
andeq	r0, r0, r3, asr r0		
strls	r0, [r7], -r2, lsl #8		
andeq	r0, r0, #153	; 0x99	
rsbsle	r0, r1, r8, lsl #10		
stmdaeq	r2, {}	; <UNPREDICTABLE>	
andeq	pc, r9, r7, lsl #20		
streq	r0, [r4, #-1024]	; 0xfffffc00	
rsbseq	r6, r4, r9, ror #28		
svccs	0x00070402		
movweq	r0, #168	; 0xa8	
andeq	fp, r0, r8, lsl #13		
subeq	r4, r8, r3, lsl #4		
strvc	r0, [r5, #-0]		
streq	r3, [r0, #-563]	; 0xfffffdcd	
andeq	r7, r0, r6, asr r6		
andls	r0, r4, #0, 12		
streq	r0, [r0, -r0]		
muleq	r0, sp, r0		
andeq	r9, r0, r8, lsl #26		
streq	r0, [r9], #-0		
stflss	f0, [r8], {2}		
movweq	r0, #185	; 0xb9	
andeq	lr, r0, ip, lsr fp		
addeq	r5, ip, r4, lsl #18		
stmdaeq	sl, {}	; <UNPREDICTABLE>	
sbcseq	r4, r2, r1, lsl #8		
mrsmi	r0, (UNDEF: 11)		
tsteq	r0, r2, lsl r0		
andeq	sl, r0, r5, asr #12		
strcc	r0, [fp, -r0]		
smlatteq	r0, fp, r0, r0		
andeq	r9, r0, r6, asr #26		
movweq	r0, #1024	; 0x400	
ldrdeq	lr, [r0], -r9		
adcseq	r4, r1, r1, lsl #14		
stceq	0, cr0, [ip, #-0]		
strdeq	r0, [r0, -r0]		
		; <UNDEFINED> instruction: 0x010b019d	
bvs	341dc0 <__undef_stack+0x22b260>		
strdeq	r0, [r0, -r0]		
muleq	r0, sp, r1		
subne	r0, r1, #0, 26		
cdpls	0, 0, cr0, cr1, cr0, {0}		
andeq	r0, r0, r6, lsr #1		
rsceq	r3, fp, sp, lsl #14		
ldflss	f0, [pc]	; 1ddc <CRValMmuCac+0xdd7>	
andeq	r0, r0, r0		
rscseq	r5, r0, lr, lsl #2		
strbt	r0, [sp], #-256	; 0xffffff00	
streq	r1, [r0], #-16		
mrseq	r0, (UNDEF: 0)		
muleq	r1, ip, r9		
bl	dc59f8 <__undef_stack+0xcaee98>		
stcvs	0, cr0, [r1, #-0]		
muleq	r0, sp, r0		
andsls	r5, r0, r1		
strdeq	r0, [r0, -r0]		
andsne	lr, r0, r0, ror r4		
bcs	441e10 <__undef_stack+0x32b2b0>		
strdeq	r0, [r0, -r0]		
andsne	lr, r0, sl, asr #17		
andeq	r0, r0, r0, lsl #16		
ldfvcs	f0, [ip], {0}		
svceq	0x00000001		
andeq	fp, r0, r0, asr r8		
addseq	ip, sp, r1, lsl #20		
andpl	r0, r1, r0		
rscseq	r9, r0, r2, lsl r8		
bichi	r0, fp, r0, lsl #2		
movwne	r0, #0		
andseq	r1, r0, r8, ror #1		
andeq	r0, r0, r4		
rsceq	sl, pc, r2, lsl r5	; <UNPREDICTABLE>	
svcvs	0x00cd0100		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0xf0771100	
str	r0, [r1, #-0]		
ldrsheq	r1, [r0], -r0		
andeq	r0, r0, r8		
		; <UNDEFINED> instruction: 0x01bf9c01	
andpl	r0, pc, r0		
strheq	r0, [r0, -r8]		
andeq	r9, r0, r5, ror #27		
subsne	r0, r0, #0, 2		
muleq	r0, r8, r0		
addeq	lr, r1, r1, lsl #12		
		; <UNDEFINED> instruction: 0xf0130000	
streq	r1, [r0], #-16		
andne	r0, r0, #0		
andeq	lr, r0, r5, lsr #31		
rsbeq	lr, pc, r1, lsl #16		
andeq	r0, r0, r0		
rscseq	r3, r0, r4, lsl pc		
		; <UNDEFINED> instruction: 0xf8840100	
streq	r1, [r0], #-16		
mrseq	r0, (UNDEF: 0)		
smullseq	r1, sp, ip, r5		
rscsne	r0, ip, r0		
andseq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
strdeq	r0, [r0], -r9		
andeq	lr, r0, r6, lsl r9		
ldrbne	r0, [r0], -r0, lsl #2		
strdeq	r0, [r0], -r4		
		; <UNDEFINED> instruction: 0xff165101	
mrseq	r0, (UNDEF: 0)		
ldrlt	r0, [r1], #-82	; 0xffffffae	
strdeq	r0, [r0, -r0]		
		; <UNDEFINED> instruction: 0x101114b4	
andeq	r2, r0, r0, lsl #8		
ldrmi	r0, [ip, #256]	; 0x100	
svceq	0x00000002		
andeq	pc, r0, sl, rrx		
addeq	fp, r1, r1, lsl #8		
andpl	r0, r1, r0		
andeq	sp, r0, r7, lsl sp		
andsne	r1, r1, r0, lsl #8		
andeq	r2, r0, r0, lsl #8		
ldmne	r6!, {r8}		
strdeq	r0, [r0], -pc	; <UNPREDICTABLE>	
rscseq	r1, r4, r0, lsl #12		
movweq	r0, #24576	; 0x6000	
andseq	r1, r0, r4, ror #1		
smlaleq	r1, r9, pc, r6	; <UNPREDICTABLE>	
andpl	r0, r1, r0		
andsle	r0, r9, #0		
strpl	r0, [r0, #-0]		
bne	1f2c <CRValMmuCac+0xf27>		
andeq	r0, r0, r5, asr r2		
streq	r0, [r2], #-6		
rsbseq	ip, sp, r7, lsl #22		
b	ffbc8b34 <LRemap+0x1bc8b25>		
mrspl	r0, (UNDEF: 1)		
andeq	r0, r0, r5, asr #4		
stcge	3, cr0, [r0, #20]		
stcge	0, cr0, [r0], {16}		
streq	r0, [r0], #-4		
andeq	r2, r8, r0, lsl #4		
cfcpyspl	mvf0, mvf1		
smlatteq	r0, fp, r0, r0		
andeq	pc, r0, r1, lsr r1	; <UNPREDICTABLE>	
muleq	r0, ip, fp		
andseq	r1, r0, r8, lsr r1		
andeq	r0, r0, r0, asr #1		
andeq	r0, r0, r3, ror #27		
strls	r0, [r6, #-258]	; 0xfffffefe	
movweq	r0, #185	; 0xb9	
ldrdeq	r0, [r0], -r9		
eorseq	r1, r7, r2, lsl #26		
mrseq	r0, (UNDEF: 2)		
andseq	fp, sp, r8, lsl #30		
streq	r0, [r2, #-512]	; 0xfffffe00	
andeq	r4, r0, r3, ror pc		
rscseq	r5, r1, r3, lsl #28		
eorpl	r0, fp, r0, lsl #4		
andeq	r0, r0, #0		
rsbs	r0, r8, #524288	; 0x80000	
streq	r0, [r2], #-0		
subeq	r1, r9, r5, lsl #10		
strlt	r0, [r6], r0, lsl #6		
mrsmi	r0, (UNDEF: 2)		
andeq	r0, r0, r9, rrx		
strls	r0, [r7], -r2, lsl #8		
andeq	r0, r0, #153	; 0x99	
rsbsle	r0, r1, r8, lsl #10		
stmdaeq	r2, {}	; <UNPREDICTABLE>	
andeq	pc, r9, r7, lsl #20		
streq	r0, [r4, #-1024]	; 0xfffffc00	
rsbseq	r6, r4, r9, ror #28		
svccs	0x00070402		
movweq	r0, #168	; 0xa8	
ldrdeq	r0, [r0], -fp		
eoreq	r2, ip, r3, lsl #20		
andvs	r0, r3, r0		
movweq	r0, #241	; 0xf1	
andeq	r4, r0, r6, lsr r5		
strlt	r0, [r8], r0, lsl #6		
andmi	r0, r3, #0		
andeq	r0, r0, lr, asr r0		
eorseq	r7, r8, r5, lsl #10		
addeq	r5, ip, r4, lsl #8		
strvc	r0, [r5, #-0]		
streq	r3, [r0], #-1585	; 0xfffff9cf	
andeq	r9, r0, r5, asr r7		
cmncc	r5, #0, 10		
		; <UNDEFINED> instruction: 0x56040032	
andeq	r0, r0, r2, lsr #1		
blgt	1c301c <__undef_stack+0xac4bc>		
andeq	r0, r0, #125	; 0x7d	
ldmiblt	ip, {r0, fp}		
svccc	0x00060000		
strdeq	r0, [r0, -r1]		
andeq	fp, r0, sl, ror #14		
rscseq	r0, r7, r0, lsl #2		
strle	r0, [r7], -r0		
strdeq	r0, [r0, -r0]		
andeq	ip, r0, sl, ror #4		
		; <UNDEFINED> instruction: 0xf9080000	
strdeq	r0, [r0, -r0]		
adcseq	r0, r7, r2, lsr r1		
strne	r0, [r1, #-0]		
stmdbeq	r0, {r0}		
andeq	lr, r0, r7, lsr fp		
strlt	r3, [r1, -r1, lsl #4]		
andeq	r0, r0, r0		
rscseq	r2, r1, sl, lsl #14		
		; <UNDEFINED> instruction: 0x01a50100	
andeq	r0, r0, r8, lsr r1		
rscseq	r5, r1, r7, lsl #6		
adcgt	r0, r5, #0, 2		
streq	r0, [r0, -r0]		
andeq	lr, r0, r0, asr #31		
adcseq	sl, r7, r1, lsl #10		
streq	r0, [r0], -r0		
		; <UNDEFINED> instruction: 0x0000edbd	
sbceq	r7, r2, r1, lsl #26		
strpl	r0, [r1], #-0		
streq	r0, [r0, -r1]		
ldrdeq	pc, [r0], -r6		
sbceq	r7, r2, r1, lsl #26		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	pc, r0, sl, lsl #2		
andgt	r4, r1, #67108864	; 0x4000000	
mrseq	r0, (UNDEF: 0)		
andeq	r0, r0, sl, lsl #3		
rsceq	r3, fp, r9, lsl #14		
mrseq	r0, (UNDEF: 83)		
andeq	r0, r0, r2, asr #1		
rscseq	ip, r0, fp, lsl #30		
mrseq	r0, (UNDEF: 85)		
strheq	r0, [r0], -r7		
rscseq	lr, r0, fp, lsl #12		
mrseq	r0, (UNDEF: 86)		
strheq	r0, [r0], -r7		
svc	0x009b0a00		
stmdblt	r1, {}	; <UNPREDICTABLE>	
andeq	sl, r1, r1, lsl #26		
		; <UNDEFINED> instruction: 0xf1530700	
stmdblt	r1, {}	; <UNPREDICTABLE>	
andeq	r0, r0, r2, asr #1		
rsceq	ip, pc, r7		
adcsgt	r0, r9, #0, 2		
andeq	r0, r0, r0		
rscseq	r7, r1, ip, lsl #4		
ldfgee	f0, [r7, #-0]		
stmdacc	r0, {}	; <UNPREDICTABLE>	
stmdaeq	r0, {r0, r4, ip}		
mrseq	r0, (UNDEF: 0)		
muleq	r1, ip, r6		
		; <UNDEFINED> instruction: 0xf0d60d00	
strpl	r0, [r1, -r0]		
andeq	r0, r0, r2, asr #1		
strdeq	r0, [r0], -pc	; <UNPREDICTABLE>	
sbcseq	r0, fp, r0, lsl #28		
mrsne	r0, (UNDEF: 64)		
andeq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
strdeq	r0, [r0], -r3		
andeq	lr, r0, pc, lsl #22		
andeq	r2, sp, r0		
stmdacc	lr, {}	; <UNPREDICTABLE>	
stmdami	r0, {r0}		
stmdaeq	r0, {r0, r4, ip}		
mrseq	r0, (UNDEF: 0)		
muleq	r2, ip, r0		
cmpeq	r8, r0, lsl #30		
stcleq	0, cr0, [r1, #-0]		
andne	r0, r0, r0		
andeq	pc, r0, r9, ror #2		
cmpne	r0, r1, lsl #2		
andeq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r0, asr #4		
rscseq	r5, r1, r1, lsl r3		
addsgt	r0, r1, #0, 2		
mrseq	r0, (UNDEF: 0)		
svc	0x00c01150		
mrsls	r0, (UNDEF: 1)		
andeq	r0, r0, sp, lsr #1		
adfeqs	f5, f0, f1		
andeq	r0, r0, r5, lsl r1		
andseq	r1, r0, r8, asr r1		
andeq	r0, r0, r8		
rsbeq	r9, r2, #256	; 0x100	
tstcs	r2, r0		
tsteq	r0, r1		
teqeq	ip, r0, asr r2		
mrspl	r0, (UNDEF: 1)		
orreq	r0, sl, r0, lsl #28		
cmnne	r0, r0		
andeq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r4, lsl #5		
andeq	r9, r1, r2, lsl r6		
subsne	r0, r0, #0, 2		
andeq	r0, r0, r1, lsr #3		
stfeqs	f5, [r0], {1}		
ldrdeq	pc, [r0], -fp		
adcseq	ip, r7, r1, lsl #26		
cmnne	r8, r0		
andseq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
ldrdeq	r0, [r0], -ip		
rscseq	sp, r0, sp, lsl #12		
sbcgt	r0, sp, #0, 2		
andvs	r0, r0, #0		
movwne	r0, #13		
andeq	pc, r0, sl, lsr r1	; <UNPREDICTABLE>	
adcseq	ip, r7, r1, lsl #30		
ldrcs	r0, [r3, -r0]		
strdeq	r0, [r0, -r6]		
ldrdeq	fp, [r0], -r0		
sbcseq	r1, fp, r0, lsl #8		
cmnne	r8, r0		
andeq	r0, r8, r0, lsl r0		
andle	r0, r1, #0		
andeq	lr, r0, pc, lsl #22		
andeq	r6, sp, r0, lsl #4		
stceq	0, cr0, [r0], {-0}		
andeq	pc, r0, r8, asr #2		
sbceq	lr, r2, r1, lsl #16		
cmnne	r8, r0		
eoreq	r0, r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, sp, ror #6		
rscseq	sp, r0, sp, lsl #12		
rscgt	r0, r8, #0, 2		
movwhi	r0, #0		
movwne	r0, #13		
andeq	pc, r0, sl, lsr r1	; <UNPREDICTABLE>	
sbceq	lr, r2, r1, lsl #20		
ldrcs	r0, [r3, -r0]		
strdeq	r0, [r0, -r6]		
andeq	ip, r0, fp, ror #5		
teqeq	r8, r0, lsl #10		
cmnne	r8, r0		
andeq	r0, r8, r0, lsl r0		
stc	0, cr0, [r1, #-0]		
andeq	r0, r0, r7, lsr r3		
andeq	r4, r1, pc, lsl #16		
andeq	r8, sp, r0, lsl #6		
ldrpl	r0, [r4], #-0		
andhi	r0, r0, r1		
strne	r1, [r0], #-17	; 0xffffffef	
mrseq	r0, (UNDEF: 0)		
smultteq	r5, pc, pc	; <UNPREDICTABLE>	
stceq	0, cr0, [r4]		
andshi	r0, r6, r0		
strne	r1, [r0], #-17	; 0xffffffef	
strne	r0, [r0, -r0]		
andeq	r0, r0, r1, ror r1		
		; <UNDEFINED> instruction: 0x00000db7	
andeq	r7, r1, r7, lsl sp		
andeq	sp, sp, r0, lsl #10		
andeq	r0, r0, r0		
rscseq	lr, r0, r8, lsl sp		
mrseq	r0, (UNDEF: 20)		
mulseq	r0, ip, r1		
andeq	r0, r0, ip		
biceq	r9, sp, #256	; 0x100	
tstpl	r9, #0		
strdeq	r0, [r0, -r1]		
sbceq	r0, r2, r4, lsl #2		
andpl	r0, r1, r0		
rsceq	ip, pc, sl, lsl r0	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF: 20)		
strheq	r0, [r0], -r7		
strdeq	r0, [r0], -r7		
rscseq	r3, r1, fp, lsl #20		
mrseq	r0, (UNDEF: 22)		
strheq	r0, [r0], -r7		
andeq	r1, r1, fp, lsl r5		
andsne	sl, r1, r0		
andeq	r0, r0, r0, lsl #16		
mrseq	r0, (UNDEF: 26)		
andeq	r2, r1, r2, lsl ip		
subsne	r0, r1, #0, 2		
andeq	r0, r0, r1, lsr #2		
andeq	r5, r0, r1		
rscseq	r1, r1, r8, lsl fp		
tsteq	sp, r0, lsl #2		
andseq	r1, r0, r8, lsr #3		
andeq	r0, r0, r4, lsr #32		
strbteq	r9, [r7], #-3073	; 0xfffff3ff	
tstpl	r9, #0		
strdeq	r0, [r0, -r1]		
sbceq	r0, r2, sp, lsl r1		
andpl	r0, r1, r0		
rsceq	ip, pc, sl, lsl r0	; <UNPREDICTABLE>	
tsteq	sp, r0, lsl #2		
andeq	r0, r0, r2, asr #1		
andeq	r0, r0, r8, lsl lr		
rscseq	r3, r1, fp, lsl #20		
tsteq	pc, r0, lsl #2		
andeq	r0, r0, r2, asr #1		
andeq	r5, r1, ip, lsl r4		
andsne	sl, r1, r0, lsl #24		
andeq	r1, r0, r0, lsl #16		
teqeq	r1, r0, lsl #2		
andeq	r0, r0, r7, asr #8		
andeq	r6, r1, pc, lsl #10		
andeq	r1, lr, r0, lsl #16		
		; <UNDEFINED> instruction: 0x11ac1600	
andseq	r0, r8, r0, lsl r0		
tstvc	r7, r0		
stmdbcc	r0, {r0}		
strne	r0, [r0, -lr]		
andeq	r0, r0, sp, ror r1		
andeq	r0, r0, r2, ror #28		
bhi	6c238c <__undef_stack+0x5ab82c>		
strgt	r0, [r0], #-1		
stmdaeq	r0, {r0, r4, ip}		
mrseq	r0, (UNDEF: 0)		
tstge	r2, r3, lsr #2		
tsteq	r0, r1		
orrseq	r1, r6, r1, asr r2		
andpl	r0, r1, r0		
		; <UNDEFINED> instruction: 0xf70e0000	
stcgt	0, cr0, [r0], {-0}		
stceq	0, cr1, [r0], {17}		
mrseq	r0, (UNDEF: 0)		
muleq	r4, ip, r4		
tsteq	r8, r0, lsl #30		
cdpeq	0, 9, cr0, cr4, cr0, {0}		
stcne	0, cr0, [r0, #-0]		
andeq	r0, r0, r4, asr r1		
		; <UNDEFINED> instruction: 0x001011d8	
andeq	r0, r0, r0, lsr #32		
strvs	r9, [pc, #-3073]	; 17d7 <CRValMmuCac+0x7d2>	
strlt	r0, [r0, #-1]		
strne	r0, [r0, -lr]		
andeq	r0, r0, r1, ror r1		
ldrdeq	r0, [r0], -r6		
andeq	r7, r1, r7, lsl sp		
andeq	pc, lr, r0, lsl #30		
andge	r0, r0, #0		
streq	r0, [r0], #-1		
andeq	lr, r9, r0, lsl #18		
cfcpyspl	mvf0, mvf1		
smlatteq	r0, fp, r0, r0		
andeq	pc, r0, r0, lsl #3		
muleq	r0, ip, fp		
		; <UNDEFINED> instruction: 0x001011f8	
andeq	r0, r0, r0, lsr #1		
andeq	r0, r0, r5, lsl pc		
blx	1c4424 <__undef_stack+0xad8c4>		
movweq	r0, #9		
andeq	sp, r0, r7, asr #8		
eoreq	r4, r5, r2, lsl #2		
mrseq	r0, (UNDEF: 2)		
adcseq	r9, r9, r6, lsl #10		
stmdaeq	r1, {r9}		
		; <UNDEFINED> instruction: 0x00001dbf	
movwvc	r0, #20994	; 0x5202	
andeq	r0, r0, #79	; 0x4f	
rsbs	r0, r8, #524288	; 0x80000	
streq	r0, [r2], #-0		
subeq	r1, r9, r5, lsl #10		
strlt	r0, [r6], r0, lsl #6		
mrsmi	r0, (UNDEF: 3)		
andeq	r0, r0, r5, rrx		
strls	r0, [r7], -r2, lsl #8		
andeq	r0, r0, #153	; 0x99	
rsbsle	r0, r1, r8, lsl #10		
streq	r0, [r4], #-0		
strbtvc	r6, [lr], #-2309	; 0xfffff6fb	
streq	r0, [r4, -r0, lsl #4]		
andeq	sl, r0, pc, lsr #16		
adcseq	r8, r6, r3, lsl #16		
bpl	108347c <__undef_stack+0xf6c91c>		
streq	r0, [r0, #-0]		
eorseq	r3, r2, r5, ror r3		
addeq	r5, r1, r6, lsl #12		
mrseq	r0, (UNDEF: 2)		
adcseq	r9, r9, r8, lsl #24		
streq	r0, [r4, -r0, lsl #4]		
andeq	r7, r0, fp, asr #27		
rscseq	r9, r1, r6, lsl #26		
		; <UNDEFINED> instruction: 0xf8510100	
andpl	r1, r0, r1, lsl r0		
mrseq	r0, (UNDEF: 0)		
muleq	r1, ip, sl		
		; <UNDEFINED> instruction: 0xf17a0700	
mrspl	r0, (UNDEF: 1)		
andeq	r0, r0, ip, lsr #32		
andeq	r0, r0, r1, lsr pc		
andsne	r1, r2, r8, lsl #16		
andeq	r7, r1, r0, lsl #28		
andeq	lr, r0, r0, lsl #4		
tstpl	r1, r0, lsl #18		
tsteq	r9, r1		
rsbseq	r0, r4, r0, asr r2		
eorne	r0, r8, #0, 16		
cmneq	lr, r0, lsl r0		
rscseq	r0, r6, r0		
mrseq	r0, (UNDEF: 9)		
rsbseq	r0, r6, r1, asr r2		
eorsne	r0, r8, #0, 16		
cmneq	lr, r0, lsl r0		
mrseq	r0, (UNDEF: 10)		
mrseq	r0, (UNDEF: 9)		
rsbseq	r0, r5, r1, asr r2		
subne	r0, r8, #0, 20		
cmneq	lr, r0, lsl r0		
mrseq	r0, (UNDEF: 9)		
eorseq	r0, r1, r1, asr r1		
		; <UNDEFINED> instruction: 0xf18a0600	
bvs	42514 <SLCRL2cRamConfig+0x22312>		
andseq	r1, r0, r8, asr #4		
andeq	r0, r0, r0, asr r0		
cmneq	r8, r1, lsl #24		
bvc	1c2524 <__undef_stack+0xab9c4>		
strdeq	r0, [r0, -r1]		
andeq	r7, r1, sl, ror #16		
andeq	r5, pc, r0, lsl #18		
svcvs	0x006c0b00		
stcvs	0, cr0, [r1], {119}	; 0x77	
andeq	r0, r0, ip, lsl #1		
andeq	r0, r0, r7, ror pc		
rscseq	r9, r1, ip, lsl #16		
stfhie	f0, [sp], #-0		
strls	r0, [r0, #-0]		
stceq	0, cr0, [r0, #-60]	; 0xffffffc4	
andseq	r1, r0, ip, asr r2		
muleq	r0, r4, r1		
andsne	r6, r2, sp, lsl #24		
andeq	r9, r1, r0, lsl #8		
rsbsne	r0, ip, #0, 26		
orrseq	r0, r4, r0, lsl r0		
cdpeq	0, 0, cr0, cr0, cr0, {0}		
andeq	r2, r0, r4, lsl #24		
svc	0x009b0f00		
str	r0, [r5, -r0]		
muleq	r0, r4, r1		
andeq	r8, r0, r0, lsl ip		
addeq	r1, ip, r0		
mrsne	r0, (UNDEF: 0)		
		; <UNDEFINED> instruction: 0x0000edbd	
addeq	lr, ip, r5, lsl #6		
ldchi	0, cr0, [r0], {-0}		
andeq	r0, r0, r0		
andeq	r9, r0, r0, lsl #8		
sfmle	f0, 4, [r0], {-0}		
streq	r0, [r0], #-10		
andseq	r2, r0, r1, lsl #20		
andsne	r9, r2, r0, lsl #16		
andsne	sp, r2, r0, lsl #16		
ldrbvc	r6, [r0, #-768]!	; 0xfffffd00	
stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^		
subseq	r2, r3, r4, ror lr		
ldrbvs	r3, [ip], #-2627	; 0xfffff5bd	
strbvs	r7, [r9, -r5, ror #6]!		
eorscc	r7, r2, lr, ror #6		
subsvc	r3, ip, r1, lsr r5		
strbvs	r6, [sl, #-3954]!	; 0xfffff08e	
cmpcc	pc, r3, ror #8		
svcvs	0x0072705c		
strbtvc	r6, [r3], #-1386	; 0xfffffa96	
teqvc	lr, #-1073741801	; 0xc0000017	
vldrmi	d22, [ip, #-400]	; 0xfffffe70	
mcrrvs	13, 7, r4, r3, cr8		
cmnmi	fp, #-1140850687	; 0xbc000001	
strbvs	r6, [ip, #-889]!	; 0xfffffc87	
cmnvc	r2, #460	; 0x1cc	
cmnvc	r0, #112, 24	; 0x7000	
svcvs	0x00635f37		
stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^		
subscc	r3, pc, r1, ror #18		
rsbvs	r6, r9, #92, 24	; 0x5c00	
sfmpl	f7, 2, [r3], #-460	; 0xfffffe34	
mcrvs	4, 3, r7, cr1, cr3, {3}		
svcvs	0x006c6164		
ldrbvc	r6, [pc], -lr, ror #10		
ldcpl	15, cr5, [r2], #-208	; 0xffffff30	
rsbeq	r7, r3, r3, ror r2		
subscs	r4, r5, r7, asr #28		
eorcc	r5, r0, #67108865	; 0x4000001	
cdpcs	2, 3, cr3, cr4, cr14, {1}		
tsteq	r0, r5, lsr r1		
andeq	r9, r0, r0, lsl #11		
		; <UNDEFINED> instruction: 0xf0000400	
streq	r0, [r0], #-10		
rsceq	r5, fp, r1, lsl #28		
		; <UNDEFINED> instruction: 0xf1ab0100	
bl	fe702648 <LRemap+0x702639>		
mvnge	r0, r0		
andeq	r0, r4, r0, lsl r0		
rsbsne	r0, r3, r0		
mrseq	r0, (UNDEF: 2)		
adcseq	r9, r9, r6, lsl #10		
stmdaeq	r1, {r9}		
		; <UNDEFINED> instruction: 0x00001dbf	
movwvc	r0, #20994	; 0x5202	
andeq	r0, r0, #79	; 0x4f	
rsbs	r0, r8, #524288	; 0x80000	
streq	r0, [r2], #-0		
subeq	r1, r9, r5, lsl #10		
streq	r0, [r4, -r0, lsl #4]		
muleq	r0, r6, r9		
tstvc	r5, r2, lsl #16		
andeq	r0, r0, #208	; 0xd0	
ldmibeq	sl!, {r3, r8, r9, sl}^		
streq	r0, [r3], #-0		
strbtvc	r6, [lr], #-2309	; 0xfffff6fb	
streq	r0, [r4, -r0, lsl #4]		
andeq	sl, r0, pc, lsr #16		
blgt	1c36a8 <__undef_stack+0xacb48>		
andeq	r0, r0, #125	; 0x7d	
ldmiblt	ip, {r0, fp}		
movwlt	r0, #16384	; 0x4000	
andeq	r0, r0, #241	; 0xf1	
adcne	lr, r1, r2, lsl r8		
andeq	r0, r0, r0, lsl #8		
ldreq	r0, [ip, #256]	; 0x100	
andeq	r8, r0, r6, asr #8		
subseq	r2, sp, r1, lsl #10		
andpl	r0, r1, r0		
rsceq	r0, sl, r0		
andeq	r0, r4, r0		
andeq	r0, r0, r1, asr #22		
bl	1782ae8 <__undef_stack+0x166bf88>		
stmdblt	r1, {}	; <UNPREDICTABLE>	
stcls	0, cr0, [r0], {241}	; 0xf1	
stc	0, cr0, [r0], {235}	; 0xeb	
stccc	0, cr1, [r0], {161}	; 0xa1	
		; <UNDEFINED> instruction: 0xf7000000	
andeq	r0, r0, #16		
ldmiblt	r5, {r0, r9, sl}		
mrseq	r0, (UNDEF: 2)		
andseq	fp, sp, r8, lsl #30		
streq	r0, [r2, #-512]	; 0xfffffe00	
andeq	r4, r0, r3, ror pc		
stmdavc	r7, {r1, r9}		
andeq	r0, r0, #226	; 0xe2	
ldmdbmi	r5, {r2, r8, sl}		
streq	r0, [r2], #-0		
addseq	r9, r9, r7, lsl #12		
streq	r0, [r8, #-512]	; 0xfffffe00	
andeq	sp, r0, r1, ror r0		
blx	1c472c <__undef_stack+0xadbcc>		
movweq	r0, #9		
cdpvs	5, 6, cr0, cr9, cr4, {0}		
streq	r0, [r2], #-116	; 0xffffff8c	
adceq	r2, r8, r7, lsl #30		
streq	r0, [r4, -r0, lsl #4]		
andeq	r7, r0, fp, asr #27		
rscseq	ip, r1, r4, lsl #22		
lfmvc	f0, 4, [r2]		
streq	r0, [r0, #-0]		
andeq	r8, r0, r4, lsl #6		
stmdaeq	r1, {r9}		
muleq	r0, ip, r9		
rscseq	lr, r1, r6, lsl #8		
eorvc	r0, ip, #0, 2		
stc	0, cr0, [r0], {-0}		
stccc	0, cr1, [r0], {161}	; 0xa1	
mrseq	r0, (UNDEF: 0)		
muleq	r0, ip, r1		
		; <UNDEFINED> instruction: 0xf1d30700	
stccs	0, cr0, [r1], {-0}		
andeq	r0, r0, sp, asr r0		
		; <UNDEFINED> instruction: 0x00000fb3	
rscseq	lr, r1, r8, lsl #30		
teqle	lr, r0, lsl #2		
streq	r0, [r0, #-0]		
tstne	r0, r3		
		; <UNDEFINED> instruction: 0xf1ea0800	
svccs	0x00010000		
ldrdeq	r0, [r0], -r1		
streq	r5, [r0, #-769]	; 0xfffffcff	
andeq	r2, r0, r4, lsl #24		
		; <UNDEFINED> instruction: 0xf1d80900	
movwcs	r0, #4096	; 0x1000	
andeq	r0, r0, sp, asr r0		
rscseq	ip, r1, r9, lsl #2		
stfpls	f0, [r4, #-0]		
andeq	r0, r0, r0		
andeq	r0, r0, r1, asr r0		
bleq	ff3027d0 <LRemap+0x13027c1>		
mrseq	r0, (UNDEF: 4)		
andeq	lr, r0, lr, asr fp		
rscseq	pc, r1, r1, lsl #8		
rsceq	r9, fp, r0, lsl #24		
adcne	r2, r2, r0, lsl #16		
andeq	r0, r0, r0, lsl #16		
andseq	r7, r1, r0, lsl #22		
		; <UNDEFINED> instruction: 0xf1fc0200	
bcs	427e4 <SLCRL2cRamConfig+0x225e2>		
andeq	r0, r0, sp, asr #32		
andseq	sl, r0, r8, lsr #4		
andeq	r0, r0, r8		
subeq	r9, sp, r1, lsl #24		
strvs	r0, [r3], -r0		
bcs	4298c <SLCRL2cRamConfig+0x2278a>		
andeq	r0, r0, sp, asr #32		
ldrdeq	r0, [r0], -r4		
streq	r0, [r4, #-1024]	; 0xfffffc00	
rsbseq	r6, r4, r9, ror #28		
andeq	r1, r2, r0, lsl #28		
strne	r0, [r0], -r0, lsl #8		
streq	r0, [r0], #-12		
rsceq	r5, fp, r1, lsl #28		
vext.8	d0, d3, d0, #1		
bl	fe702824 <LRemap+0x702815>		
eorsge	r0, r0, #0		
andseq	r0, r0, r0, lsl r0		
		; <UNDEFINED> instruction: 0x11b30000	
streq	r0, [r2], #-0		
strbtvc	r6, [lr], #-2309	; 0xfffff6fb	
streq	r0, [r4, -r0, lsl #6]		
andeq	sl, r0, pc, lsr #16		
strls	r0, [r6, #-259]	; 0xfffffefd	
movweq	r0, #185	; 0xb9	
ldcne	8, cr0, [pc, #4]!	; 2850 <_HEAP_SIZE+0x850>	
andeq	r0, r3, #0		
subeq	r7, pc, r5, lsl #6		
streq	r0, [r2, -r0, lsl #6]		
andeq	lr, r0, r8, ror r2		
strne	r0, [r5, #-1027]	; 0xfffffbfd	
movweq	r0, #73	; 0x49	
ldmibls	r6, {r2, r8, r9, sl}		
stmdaeq	r3, {}	; <UNPREDICTABLE>	
sbcseq	r7, r0, r5, lsl #2		
streq	r0, [r8, -r0, lsl #6]		
strdeq	r0, [r0], -sl		
rscseq	r8, r2, r4, lsl #10		
svcmi	0x00100200		
streq	r0, [r0], #-0		
andeq	pc, r0, fp, ror #4		
subeq	r1, r1, r2, lsl #8		
stcne	0, cr0, [r4, #-0]		
andeq	r0, r0, #242	; 0xf2	
andeq	r4, r0, r8, lsl r8		
vaddhn.i64	d0, <illegal reg q5.5>, q0		
blne	828a0 <SLCRL2cRamConfig+0x6269e>		
andeq	r0, r0, r8, asr #32		
blgt	1c38b4 <__undef_stack+0xacd54>		
movweq	r0, #125	; 0x7d	
ldmiblt	ip, {r0, fp}		
stcls	0, cr0, [r4, #-0]		
movweq	r0, #242	; 0xf2	
andeq	r4, r0, sl, ror pc		
vshl.s64	d0, d0, d6		
blls	c28c4 <SLCRL2cRamConfig+0xa26c2>		
andeq	r0, r0, r8, asr #32		
rscseq	r8, r2, r4, lsl #12		
blvs	fee034d0 <LRemap+0xe034c1>		
streq	r0, [r0], #-0		
andeq	pc, r0, sp, ror #4		
rsbseq	fp, r6, r3, lsl #18		
svcne	0x00040000		
movweq	r0, #242	; 0xf2	
		; <UNDEFINED> instruction: 0x000081ba	
vaddhn.i64	d0, <illegal reg q6.5>, q0		
bllt	c28f0 <SLCRL2cRamConfig+0xa26ee>		
andeq	r0, r0, ip, lsl #1		
rscseq	sp, r2, r4, lsl #22		
ldclcs	3, cr0, [r9], {0}		
streq	r0, [r0], #-0		
andeq	pc, r0, ip, lsl #4		
subeq	sp, r8, r3, lsl #28		
stclt	0, cr0, [r5, #-0]		
stccc	0, cr0, [r0], {242}	; 0xf2	
bicseq	r1, r6, r4, lsl #20		
andgt	r0, r6, #0		
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	ip, r0, ip, lsl r6		
stccc	0, cr0, [r6], {-0}		
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	fp, r0, sp, lsl r0		
sfmvc	f0, 4, [r6, #-0]		
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	lr, r0, lr, lsl r7		
strcs	r0, [r6, #-1024]	; 0xfffffc00	
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	pc, r0, pc, lsl r2	; <UNPREDICTABLE>	
strge	r0, [r6], #-2048	; 0xfffff800	
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	sp, r0, r0, lsr #2		
stmdbgt	r6, {r9, fp}		
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	sp, r0, r1, lsr #24		
stchi	12, cr0, [r6], {-0}		
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	ip, r0, r2, lsr #12		
cdpcs	14, 0, cr0, cr6, cr0, {0}		
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	fp, r0, r3, lsr #22		
strne	r1, [r6], #-0		
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	sl, r0, r1, lsr r5		
movwmi	r1, #25600	; 0x6400	
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	r4, r0, r2, lsr pc		
movweq	r1, #26624	; 0x6800	
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	sl, r0, r3, lsr r5		
stcmi	12, cr1, [r6, #-0]		
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	r4, r0, r4, lsr pc		
strls	r2, [r6], #-0		
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	sl, r0, r5, lsr r5		
strpl	r2, [r6, -r0, lsl #8]		
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	r4, r0, r6, lsr pc		
andle	r2, r6, r0, lsl #16		
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	r4, r0, r7, lsr pc		
movwvc	r2, #27648	; 0x6c00	
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	r4, r0, r8, lsr pc		
mrsvs	r3, (UNDEF: 6)		
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	sp, r1, r9, lsr r6		
streq	r3, [r0, -r0, lsl #8]		
andeq	r0, r0, pc, asr #32		
andeq	r0, r0, r6, ror #3		
andeq	r9, r0, r8, lsl #14		
stmdbeq	r0, {r8}		
		; <UNDEFINED> instruction: 0x0000f2bb	
eoreq	r2, r5, r1, lsl #22		
eorsge	r0, r0, #0		
andseq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, fp, lsl r2		
rsbeq	r6, r4, sl, lsl #12		
eoreq	r2, r5, r1, lsl #22		
svceq	0x00f50000		
andvs	r0, fp, #0		
tsteq	r0, r5, ror r6		
andeq	r1, r2, fp, lsr #22		
subseq	r0, r1, r0, lsl #2		
rscseq	r0, sp, ip, lsl #8		
andgt	r0, r0, #0		
streq	r0, [r0], #-0		
andeq	ip, ip, r0		
cfcpyspl	mvf0, mvf1		
smlatteq	r0, fp, r0, r0		
andeq	pc, r0, r2, ror #5		
muleq	r0, ip, fp		
andseq	sl, r0, r0, asr #4		
andeq	r0, r0, r0, lsl r0		
andeq	r1, r0, fp, asr #4		
strls	r0, [r6, #-258]	; 0xfffffefe	
andeq	r0, r0, #185	; 0xb9	
ldcne	8, cr0, [pc, #4]!	; 2a64 <_HEAP_SIZE+0xa64>	
andeq	r0, r2, #0		
subeq	r7, pc, r5, lsl #6		
streq	r0, [r2, -r0, lsl #4]		
andeq	lr, r0, r8, ror r2		
strne	r0, [r5, #-1026]	; 0xfffffbfe	
andeq	r0, r0, #73	; 0x49	
ldmibls	r6, {r2, r8, r9, sl}		
stmdaeq	r2, {}	; <UNPREDICTABLE>	
sbcseq	r7, r0, r5, lsl #2		
streq	r0, [r8, -r0, lsl #4]		
strdeq	r0, [r0], -sl		
stmdbvs	r5, {r0, r1, sl}		
andeq	r7, r0, #1845493760	; 0x6e000000	
stmdage	pc!, {r2, r8, r9, sl}	; <UNPREDICTABLE>	
streq	r0, [r2], #-0		
rsbseq	ip, sp, r7, lsl #22		
stmdaeq	r1, {r9}		
muleq	r0, ip, r9		
rscseq	lr, r2, r4, lsl #24		
lfmpl	f0, 2, [r7, #-0]		
andmi	r0, r0, r0		
stmdaeq	r0, {r1, r5, r7, ip}		
mrseq	r0, (UNDEF: 0)		
muleq	r0, ip, r1		
strbtvs	r0, [r6], #-1280	; 0xfffffb00	
stfpls	f0, [sp, #-0]		
strne	r0, [r0], -r0		
andeq	r0, r0, r0, lsl r0		
rscseq	lr, r2, r6, lsl #22		
ldfpls	f0, [r3, #-0]		
stmdami	r0, {}	; <UNPREDICTABLE>	
stmdaeq	r0, {r1, r5, r7, ip}		
mrseq	r0, (UNDEF: 0)		
strbtvs	r0, [r6], #-1436	; 0xfffffa64	
ldfpls	f0, [r3, #-0]		
strcc	r0, [r0, -r0]		
andeq	r0, r0, r0, lsl r0		
andeq	r3, r1, r0, lsl #22		
svccs	0x00000400		
streq	r0, [r0], #-13		
rsceq	r5, fp, r1, lsl #28		
vrhadd.u8	d0, d9, d0		
bl	fe702b0c <LRemap+0x702afd>		
subsge	r0, r0, #0		
eorseq	r0, r0, r0, lsl r0		
sbcne	r0, lr, #0		
mrseq	r0, (UNDEF: 2)		
adcseq	r9, r9, r6, lsl #10		
stmdaeq	r1, {r9}		
		; <UNDEFINED> instruction: 0x00001dbf	
movwvc	r0, #20994	; 0x5202	
andeq	r0, r0, #79	; 0x4f	
rsbs	r0, r8, #524288	; 0x80000	
streq	r0, [r2], #-0		
subeq	r1, r9, r5, lsl #10		
streq	r0, [r4, -r0, lsl #4]		
muleq	r0, r6, r9		
tstvc	r5, r2, lsl #16		
andeq	r0, r0, #208	; 0xd0	
ldmibeq	sl!, {r3, r8, r9, sl}^		
streq	r0, [r3], #-0		
strbtvc	r6, [lr], #-2309	; 0xfffff6fb	
streq	r0, [r4, -r0, lsl #4]		
andeq	sl, r0, pc, lsr #16		
rscseq	r8, r2, r4, lsl #10		
tstmi	r0, r0, lsl #4		
andeq	r0, r0, #0		
stclvc	7, cr0, [fp, #16]		
mrseq	r0, (UNDEF: 2)		
adcseq	r9, r9, r8, lsl #24		
vaddhn.i16	d0, q3, q0		
stmdalt	r3, {}	; <UNPREDICTABLE>	
andeq	r0, r0, fp, rrx		
rscseq	pc, r2, r5, lsl #8		
strthi	r0, [ip], #-256	; 0xffffff00	
andpl	r0, r0, r0		
stmdane	r0, {r1, r5, r7, ip}		
mrseq	r0, (UNDEF: 0)		
muleq	r0, ip, lr		
strbtvs	r0, [r6], #-1536	; 0xfffffa00	
stfpls	f0, [ip, #-0]		
stmdapl	r0, {}	; <UNPREDICTABLE>	
smladeq	r0, r0, r0, r0		
muleq	r0, r6, r3		
addeq	r2, r4, r1, lsl #24		
rsbsne	r0, r9, r0		
andeq	r0, r7, #0		
strdeq	r0, [r0, -r3]		
andeq	r5, r0, ip, lsr #26		
andseq	r9, r0, r0, lsl #20		
subsge	r0, r8, #0, 16		
teqeq	sp, r0, lsl r0		
streq	r0, [r0, #-0]		
strdeq	pc, [r0], -r3		
addeq	r3, r4, r1, lsl #10		
rsbge	r0, r8, #0		
andseq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, sp, lsr #2		
rsbeq	r6, r4, r6, lsl #12		
subseq	r3, sp, r1, lsl #10		
adcsne	r0, fp, r0		
strls	r0, [r7], -r0		
strdeq	r0, [r0, -r3]		
andeq	r8, r0, r5, lsr r4		
andseq	sp, r0, r0, lsl #24		
vabd.u8	d0, d2, d0		
strcc	r0, [r1, #-0]		
andeq	r0, r0, sp, asr r0		
strdeq	r1, [r0], -sp		
adcne	r7, r2, r8		
andeq	r2, r1, r0, lsl #26		
blx	242c24 <__undef_stack+0x12c0c4>		
streq	r0, [r0], #-242	; 0xffffff0e	
andeq	r3, r1, r8, lsl r8		
vstrpl	s0, [r4, #-0]		
andeq	r0, r0, r0		
andeq	r0, r0, pc, lsr r1		
stcleq	0, cr0, [r7, #16]		
mrseq	r0, (UNDEF: 4)		
andeq	lr, r0, lr, asr fp		
rscseq	r1, r3, r1, lsl #14		
rsceq	r9, fp, r0, lsl #24		
adcne	r8, r2, r0		
andeq	r9, r0, r0, lsl #16		
andseq	r6, r3, r0, lsl #16		
streq	r0, [r4, #-512]	; 0xfffffe00	
rsbseq	r6, r4, r9, ror #28		
svccs	0x00070403		
movweq	r0, #168	; 0xa8	
ldmiblt	r5, {r0, r9, sl}		
mrseq	r0, (UNDEF: 3)		
andseq	fp, sp, r8, lsl #30		
streq	r0, [r2, #-768]	; 0xfffffd00	
andeq	r4, r0, r3, ror pc		
stmdavc	r7, {r0, r1, r9}		
movweq	r0, #226	; 0xe2	
ldmdbmi	r5, {r2, r8, sl}		
streq	r0, [r3], #-0		
addseq	r9, r9, r7, lsl #12		
streq	r0, [r8, #-768]	; 0xfffffd00	
andeq	sp, r0, r1, ror r0		
blx	1c4ca8 <__undef_stack+0xae148>		
movweq	r0, #9		
stclvc	7, cr0, [fp, #16]		
streq	r0, [r4], #-0		
andeq	r0, r0, r8, ror r0		
stflss	f0, [r8], {3}		
streq	r0, [r0, #-185]	; 0xffffff47	
andeq	pc, r0, r2, lsl r3	; <UNPREDICTABLE>	
eoreq	r3, r5, r1, lsl #4		
addge	r0, r0, #0		
subeq	r0, ip, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
ldrdeq	r0, [r0], -fp		
rsbeq	r6, r4, r6, lsl #12		
eoreq	r3, r5, r1, lsl #4		
tstne	lr, r0		
andvs	r0, r6, #0		
tsteq	r0, r5, ror r6		
andeq	r7, r0, r2, lsr r2		
andseq	r4, r1, r0, lsl #20		
vabd.u16	d0, d14, d0		
andcc	r0, r1, #0		
andeq	r0, r0, r5, lsr #32		
andeq	r1, r0, r6, ror r1		
tsteq	r0, r8, lsl #18		
andeq	r2, r0, r5, lsr r5		
andseq	sl, r1, r0, lsl #26		
adcge	r0, r8, #0, 18		
teqeq	r7, r0, lsl r0		
streq	r0, [r0, #-0]		
andeq	pc, r0, r1, lsl r3	; <UNPREDICTABLE>	
eoreq	r4, r5, r1, lsl #22		
sbcge	r0, ip, #0		
subeq	r0, ip, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r7, lsr r1		
rsbeq	r6, r4, r6, lsl #12		
eoreq	r4, r5, r1, lsl #22		
mvnne	r0, r0		
andvs	r0, r6, #0		
tsteq	r0, r5, ror r6		
andeq	r7, r0, fp, asr #4		
andseq	r0, r2, r0, lsl #30		
vabd.u16	d0, d14, d0		
blmi	42d4c <SLCRL2cRamConfig+0x22b4a>		
andeq	r0, r0, r5, lsr #32		
andeq	r1, r0, fp, lsr r2		
tsteq	r0, r8, lsl #18		
andeq	r2, r0, lr, asr #10		
andseq	r7, r2, r0, lsl #4		
rscsge	r0, r4, #0, 18		
teqeq	r7, r0, lsl r0		
beq	2d6c <_HEAP_SIZE+0xd6c>		
andeq	pc, r0, r5, lsr #6		
rsbseq	r2, r8, r2, lsl #18		
stmdbvc	r0, {}	; <UNPREDICTABLE>	
streq	r0, [r0], #-1		
andeq	r6, lr, r0, lsl #2		
cfcpyspl	mvf0, mvf1		
smlatteq	r0, fp, r0, r0		
andeq	pc, r0, r3, lsr r3	; <UNPREDICTABLE>	
muleq	r0, ip, fp		
andseq	sl, r0, r8, lsl r3		
andeq	r0, r0, r0, lsr #1		
ldrdeq	r1, [r0], -r7		
stmdbvs	r5, {r1, sl}		
movweq	r7, #1134	; 0x46e	
stmdage	pc!, {r2, r8, r9, sl}	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF: 3)		
adcseq	r9, r9, r6, lsl #10		
stmdaeq	r1, {r8, r9}		
		; <UNDEFINED> instruction: 0x00001dbf	
movwvc	r0, #20995	; 0x5203	
movweq	r0, #79	; 0x4f	
rsbs	r0, r8, #524288	; 0x80000	
streq	r0, [r3], #-0		
subeq	r1, r9, r5, lsl #10		
streq	r0, [r4, -r0, lsl #6]		
muleq	r0, r6, r9		
tstvc	r5, r3, lsl #16		
movweq	r0, #208	; 0xd0	
ldmibeq	sl!, {r3, r8, r9, sl}^		
streq	r0, [r3], #-0		
rsbseq	ip, sp, r7, lsl #22		
stmdavc	r4, {sl}		
movweq	r0, #0		
ldmiblt	ip, {r0, fp}		
stccs	0, cr0, [r5, #-0]		
strdeq	r0, [r0, -r3]		
andeq	r2, r0, r3, lsr r5		
adcne	r1, r3, r0, lsl #16		
andeq	r5, r0, r0		
		; <UNDEFINED> instruction: 0xf79c0100	
streq	r0, [r0], -r0		
tsteq	r0, r6, ror #8		
andeq	r2, r0, r3, lsr r5		
andseq	sl, r2, r0, lsl #16		
strbvc	r0, [r2, #-1536]!	; 0xfffffa00	
movwcc	r0, #4198	; 0x1066	
andeq	r0, r0, r2, ror r0		
andeq	r1, r0, r9, asr #5		
rscseq	r1, r3, r7, lsl #28		
ldrcs	r0, [r3, #-256]!	; 0xffffff00	
b	2e38 <_HEAP_SIZE+0xe38>		
stmdaeq	r0, {r1, r4}		
strcc	r0, [r1, -r9, rrx]		
andeq	r0, r0, r5, lsr #32		
andeq	r1, r0, r8, lsl #6		
adcne	r3, r3, r9, lsl #8		
andeq	r6, r1, r0, lsl #30		
cmpge	r0, #0, 20		
cmneq	pc, r0, lsl r0	; <UNPREDICTABLE>	
rsceq	r0, sp, r0		
mrseq	r0, (UNDEF: 11)		
eorseq	r0, sp, r0, asr r1		
adcne	r5, r3, r9, lsl #16		
andeq	r6, r1, r0, lsl #30		
stccs	0, cr0, [r5], {-0}		
strdeq	r0, [r0, -r3]		
andeq	r2, r0, sl, asr #10		
adcne	r6, r3, r0, lsl #16		
andeq	r5, r0, r0		
svcvs	0x009c0100		
streq	r0, [r0], -r1		
tsteq	r0, r6, ror #8		
andeq	r2, r0, sl, asr #10		
andseq	r6, r3, r0, lsl #4		
strbvc	r0, [r2, #-1536]!	; 0xfffffa00	
bmi	43034 <SLCRL2cRamConfig+0x22e32>		
andeq	r0, r0, r2, ror r0		
andeq	r1, r0, r3, lsl #7		
rscseq	r1, r3, r7, lsl #28		
strbcs	r0, [sl, #-256]	; 0xffffff00	
strge	r0, [r0], #-0		
stmdaeq	r0, {r0, r1, r4}		
stcmi	0, cr0, [r1, #-420]	; 0xfffffe5c	
andeq	r0, r0, r5, lsr #32		
andeq	r1, r0, r2, asr #7		
adcne	r8, r3, r9, lsl #8		
andeq	r6, r1, r0, lsl #30		
movge	r0, #0, 20		
cmneq	pc, r0, lsl r0	; <UNPREDICTABLE>	
cmneq	r5, r0		
mrseq	r0, (UNDEF: 11)		
eorseq	r0, sp, r0, asr r1		
adcne	sl, r3, r9, lsl #16		
andeq	r6, r1, r0, lsl #30		
blcc	302ee8 <__undef_stack+0x1ec388>		
andeq	r0, r0, #243	; 0xf3	
rsbseq	r0, r8, r8, lsr #26		
andeq	r0, r0, r0		
andeq	r0, r0, r5, lsl #17		
svceq	0x00190004		
mrseq	r0, (UNDEF: 4)		
andeq	lr, r0, lr, asr fp		
rscseq	sl, r4, r1, lsl #10		
rsceq	r9, fp, r0, lsl #24		
adcne	fp, r3, r0, lsl #16		
andeq	r1, r0, r0		
andseq	r4, r4, r0, lsl #6		
streq	r0, [r4, #-512]	; 0xfffffe00	
rsbseq	r6, r4, r9, ror #28		
svccs	0x00070403		
movweq	r0, #168	; 0xa8	
ldmiblt	r5, {r0, r9, sl}		
mrseq	r0, (UNDEF: 3)		
andseq	fp, sp, r8, lsl #30		
streq	r0, [r2, #-768]	; 0xfffffd00	
andeq	r4, r0, r3, ror pc		
stmdavc	r7, {r0, r1, r9}		
movweq	r0, #226	; 0xe2	
ldmdbmi	r5, {r2, r8, sl}		
streq	r0, [r3], #-0		
addseq	r9, r9, r7, lsl #12		
streq	r0, [r8, #-768]	; 0xfffffd00	
andeq	sp, r0, r1, ror r0		
blx	1c4f68 <__undef_stack+0xae408>		
streq	r0, [r0], #-9		
andeq	pc, r0, ip, lsr #8		
eoreq	r0, r5, r2, lsl #14		
strhi	r0, [r4, #-0]		
movweq	r0, #242	; 0xf2	
andeq	r4, r0, r0, lsl pc		
		; <UNDEFINED> instruction: 0xf4d60400	
strcs	r0, [r3, -r0]		
andeq	r0, r0, pc, asr #32		
rsbeq	r3, r4, r5, lsl #12		
cmneq	r1, r0, lsl #8		
andeq	r0, r0, ip, lsr #32		
andpl	r0, r3, r6, lsl #8		
strheq	r0, [r0], -r7		
rscseq	r6, r3, r7, lsl #26		
mrrchi	3, 0, r0, r2, cr0		
streq	r0, [r0, -r0]		
andeq	pc, r0, r9, lsl #10		
adcseq	r5, r7, r3, lsl #6		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	r0, r0, sl, lsr r0		
andeq	r0, r0, r7, asr #1		
andeq	ip, r0, r9, lsl #14		
movweq	r0, #768	; 0x300	
stclvc	7, cr0, [fp, #16]		
stmdaeq	sl, {}	; <UNPREDICTABLE>	
rsceq	r4, pc, r3, lsl #26		
strle	r0, [fp, #-0]		
movweq	r0, #243	; 0xf3	
andeq	r2, r0, pc, asr #10		
stcvc	0, cr0, [fp], {-0}		
movweq	r0, #243	; 0xf3	
andeq	r9, r0, r4, asr r8		
streq	r0, [r0], #-1024	; 0xfffffc00	
andeq	pc, r0, r8, asr #11		
sbceq	r5, lr, r3, lsl #10		
cdple	0, 0, cr0, cr4, cr0, {0}		
movweq	r0, #244	; 0xf4	
andeq	r6, r0, r9, asr fp		
streq	r0, [r4], #-3072	; 0xfffff400	
andeq	pc, r0, r8, lsl r6	; <UNPREDICTABLE>	
subseq	r1, r6, r5, lsl #12		
movwle	r0, #53248	; 0xd000	
stmdane	r0, {r0, r2, r4, r5, r6, r7}		
cmneq	r5, r5, lsl #26		
andvc	r0, fp, r0		
streq	r0, [r0, #-246]	; 0xffffff0a	
andeq	r6, r1, pc, lsr #10		
svcpl	0x000e0000		
andcc	r0, r5, fp, rrx		
andeq	r0, r0, r5, lsr #32		
		; <UNDEFINED> instruction: 0xf5db0b04	
andcc	r0, r5, r0		
andeq	r0, r0, r5, lsr #32		
		; <UNDEFINED> instruction: 0xf6650b08	
andcc	r0, r5, r0		
andeq	r0, r0, r5, lsr #32		
		; <UNDEFINED> instruction: 0xf5760b0c	
andcc	r0, r5, r0		
andeq	r0, r0, r5, lsr #32		
ldmdavc	pc, {r4, r9, sl, fp}^	; <UNPREDICTABLE>	
blvs	c44454 <__undef_stack+0xb2d8f4>		
strne	r0, [r0], #-1		
andne	r0, r4, #0, 30		
stmdaeq	r0, {r0}		
andeq	r0, r0, r7, lsl #2		
andeq	r0, r0, fp, ror r1		
andeq	ip, r0, r9, lsl #14		
stceq	0, cr0, [r0, #-0]		
andeq	pc, r0, fp, ror r5	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0xf4350524	
bleq	3080 <_HEAP_SIZE+0x1080>		
andeq	pc, r0, r7, ror #9		
eoreq	r3, r5, r5, lsl #14		
bleq	3088 <_HEAP_SIZE+0x1088>		
andeq	pc, r0, r9, asr r4	; <UNPREDICTABLE>	
eoreq	r3, r5, r5, lsl #16		
bleq	103094 <_vfprintf_r+0x1a4c>		
strdeq	pc, [r0], -r0		
eoreq	r3, r5, r5, lsl #18		
bleq	2030a0 <__undef_stack+0xec540>		
ldrdeq	pc, [r0], -sp		
eoreq	r3, r5, r5, lsl #20		
bleq	3030ac <__undef_stack+0x1ec54c>		
andeq	pc, r0, lr, lsr #12		
eoreq	r3, r5, r5, lsl #22		
bleq	4030b8 <__undef_stack+0x2ec558>		
andeq	pc, r0, r3, ror #11		
eoreq	r3, r5, r5, lsl #24		
bleq	5030c4 <__undef_stack+0x3ec564>		
muleq	r0, r3, r4		
eoreq	r3, r5, r5, lsl #26		
bleq	6030d0 <__undef_stack+0x4ec570>		
andeq	pc, r0, r8, lsl #12		
eoreq	r3, r5, r5, lsl #28		
bleq	7030dc <__undef_stack+0x5ec57c>		
		; <UNDEFINED> instruction: 0x0000f4b9	
eoreq	r3, r5, r5, lsl #30		
eoreq	r0, r0, r0		
rscseq	r2, r5, r0, lsl r1		
streq	r0, [r1, #-2048]	; 0xfffff800	
andeq	r3, r2, r8, asr #8		
		; <UNDEFINED> instruction: 0xf49d0b00	
stmdbmi	r5, {}	; <UNPREDICTABLE>	
andeq	r0, r0, r4, lsr r2		
		; <UNDEFINED> instruction: 0xf6540b00	
bmi	143108 <__undef_stack+0x2c5a8>		
andeq	r0, r0, r4, lsr r2		
vst2.8	{d17[4],d18[4]}, [sp], r0		
stcmi	0, cr0, [r5], {-0}		
andeq	r0, r0, r7, lsl #2		
ldrlt	r0, [r1], -r0, lsl #2		
streq	r0, [r0, #-245]	; 0xffffff0b	
andeq	r0, r1, pc, asr #14		
andeq	r0, r1, r0, lsl #8		
andeq	r0, r1, r8, lsl #10		
andeq	r4, r2, r0, lsl #8		
sbceq	r0, r7, r0, lsl #18		
andseq	r0, pc, r0		
rscseq	r0, r4, r0, lsl fp		
streq	r9, [r1, #-0]		
andeq	r8, r2, fp, asr r2		
		; <UNDEFINED> instruction: 0xf6700b00	
stcpl	0, cr0, [r5], {-0}		
andeq	r0, r0, r2, lsl #5		
		; <UNDEFINED> instruction: 0xf6410b00	
stcpl	0, cr0, [r5, #-0]		
andeq	r0, r0, r5, lsr #32		
vst4.32	{d0[0],d1[0],d2[0],d3[0]}, [r5], r4		
svcpl	0x00050000		
andeq	r0, r0, r8, lsl #5		
		; <UNDEFINED> instruction: 0xf5210b08	
andvs	r0, r5, r0		
strdeq	r0, [r0], -r4		
streq	r0, [pc], #-136	; 3178 <_HEAP_SIZE+0x1178>	
andeq	r0, r0, r4, asr #4		
andeq	r9, r2, r8, lsl #16		
andeq	r9, r2, r0, lsl #16		
sbceq	r0, r7, r0, lsl #18		
andseq	r0, pc, r0		
addseq	r0, lr, #251658240	; 0xf000000	
ldceq	0, cr0, [r2, #-0]		
andeq	pc, r0, r4, lsl #7		
ldrbtgt	r0, [r3], #-1288	; 0xfffffaf8	
bleq	31a8 <_HEAP_SIZE+0x11a8>		
andeq	pc, r0, lr, asr #10		
sbceq	r7, r4, #83886080	; 0x5000000	
bleq	31ac <_HEAP_SIZE+0x11ac>		
andeq	lr, r0, fp, asr #31		
eoreq	r7, r5, r5, lsl #10		
andeq	r0, r4, r0		
eorseq	r0, sl, pc, lsl #8		
strlt	r0, [sp], -r0		
stmdavs	r0, {r1, r2, r4, r5, r6, r7}		
mvnseq	fp, #320	; 0x140	
svcpl	0x000e0000		
mcrlt	0, 0, r0, cr5, cr0, {3}		
andeq	r0, r0, r4, asr #5		
subsvc	r0, pc, #0, 28		
ldrcs	r0, [pc, #1280]!	; 36dc <_HEAP_SIZE+0x16dc>	
streq	r0, [r0], #-0		
rsbseq	r5, r7, lr, lsl #30		
eoreq	ip, r5, r5		
bleq	2031ec <__undef_stack+0xec68c>		
		; <UNDEFINED> instruction: 0x0000f3bf	
subeq	ip, r1, r5, lsl #2		
bleq	3031f8 <__undef_stack+0x1ec698>		
andeq	pc, r0, r4, asr r5	; <UNPREDICTABLE>	
subeq	ip, r1, r5, lsl #4		
cdpeq	0, 0, cr0, cr14, cr0, {0}		
rsbeq	r6, r6, pc, asr r2		
addseq	ip, pc, #335544320	; 0x14000000	
bleq	403210 <__undef_stack+0x2ec6b0>		
andeq	pc, r0, r3, ror r3	; <UNPREDICTABLE>	
eoreq	ip, r5, r5, lsl #8		
bleq	60321c <__undef_stack+0x4ec6bc>		
andeq	pc, r0, r6, asr #10		
tsteq	r5, r5, lsl #22		
bleq	703228 <__undef_stack+0x5ec6c8>		
andeq	pc, r0, r1, lsl r3	; <UNPREDICTABLE>	
ldrbeq	ip, [r7, #-3333]	; 0xfffff2fb	
bleq	803234 <__undef_stack+0x6ec6d4>		
andeq	pc, r0, ip, lsr #6		
streq	ip, [r6, #3845]	; 0xf05	
bleq	903240 <__undef_stack+0x7ec6e0>		
andeq	pc, r0, r0, lsr #12		
streq	sp, [sl, #517]!	; 0x205	
bleq	a0324c <__undef_stack+0x8ec6ec>		
strdeq	pc, [r0], -ip		
strbeq	sp, [r4, #773]	; 0x305	
cdpeq	0, 2, cr0, cr12, cr0, {0}		
rsbeq	r7, r2, pc, asr r5		
addseq	sp, pc, #5242880	; 0x500000	
cdpeq	0, 3, cr0, cr0, cr0, {0}		
rsbseq	r7, r0, pc, asr r5		
sbceq	sp, r4, #1310720	; 0x140000	
cdpeq	0, 3, cr0, cr8, cr0, {0}		
rsbseq	r7, r2, pc, asr r5		
eoreq	sp, r5, r5, lsl #16		
bleq	f0327c <__undef_stack+0xdec71c>		
andeq	pc, r0, r3, lsr #13		
strbeq	sp, [sl, #2821]	; 0xb05	
bleq	1003288 <__undef_stack+0xeec728>		
andeq	pc, r0, r6, lsr #8		
ldrbeq	sp, [sl, #3077]	; 0xc05	
cdpeq	0, 4, cr0, cr3, cr0, {0}		
rsbeq	r6, r2, pc, asr ip		
addseq	sp, pc, #5, 30		
bleq	11032a0 <__undef_stack+0xfec740>		
ldrdeq	pc, [r0], -r2		
eoreq	lr, r5, r5, lsl #4		
bleq	13032ac <__undef_stack+0x11ec74c>		
muleq	r0, r5, r3		
rsbseq	lr, r6, r5, lsl #6		
bleq	14032b8 <__undef_stack+0x12ec758>		
andeq	pc, r0, pc, ror r4	; <UNPREDICTABLE>	
ldreq	lr, [r2], #-1541	; 0xfffff9fb	
bleq	15032c4 <__undef_stack+0x13ec764>		
andeq	pc, r0, sp, lsr #9		
rscseq	lr, sl, r5, lsl #20		
bleq	16032d0 <__undef_stack+0x14ec770>		
andeq	pc, r0, sl, lsl #9		
rsceq	lr, pc, r5, lsl #24		
bleq	17032dc <__undef_stack+0x15ec77c>		
andeq	pc, r0, lr, asr #6		
eoreq	lr, r5, r5, lsl #26		
rsbeq	r0, r4, r0		
andeq	r2, r0, r3, lsl r5		
andeq	r1, r4, r0, lsl #4		
ldreq	r1, [r2], #-1024	; 0xfffffc00	
ldreq	r0, [r4, #-0]		
strne	r0, [r0], #-1		
andeq	r0, r0, sl, asr #10		
andeq	r2, r0, r4, lsl r5		
streq	r0, [pc], #-0	; 3308 <_HEAP_SIZE+0x1308>	
andeq	r0, r0, r8, lsl r4		
rscseq	r8, r6, r5, lsl sp		
streq	r2, [r4, #-2048]	; 0xfffff800	
strbeq	r0, [sl, #-590]	; 0xfffffdb2	
blx	58331e <__undef_stack+0x46c7be>		
streq	r0, [r0, #-242]	; 0xffffff0e	
eoreq	r0, r5, r0, asr r2		
strne	r0, [r0], -r0		
andeq	pc, r0, r6, ror r6	; <UNPREDICTABLE>	
tstcc	r2, r5, lsl #10		
streq	r0, [r0], #-6		
rscseq	r0, r4, r6, lsl r3		
subseq	r0, r5, #0, 10		
andeq	r0, r0, r1, lsr r6		
		; <UNDEFINED> instruction: 0xf5011608	
strpl	r0, [r5, #-0]		
andeq	r3, r6, r2, lsl #2		
ldccc	12, cr0, [r6], {-0}		
streq	r0, [r0, #-246]	; 0xffffff0a	
eoreq	r0, r5, r7, asr r2		
ldrne	r0, [r0], -r0		
andeq	pc, r0, r3, lsl r4	; <UNPREDICTABLE>	
movwne	r5, #10245	; 0x2805	
strne	r0, [r0], #-8		
rscseq	sl, r5, r6, lsl r4		
subseq	r0, sl, #0, 10		
andeq	r0, r0, r5, lsr #32		
		; <UNDEFINED> instruction: 0xf67d1630	
blpl	14337c <__undef_stack+0x2c81c>		
andeq	r7, r5, r2, lsl #22		
tstmi	r6, #0, 8		
streq	r0, [r0, #-243]	; 0xffffff0d	
eoreq	r0, r5, sp, asr r2		
ldrtne	r0, [r8], -r0		
		; <UNDEFINED> instruction: 0x0000f5be	
cdpcs	15, 0, cr5, cr2, cr5, {0}		
stccc	0, cr0, [r0], {8}		
rscseq	r2, r6, r6, lsl r6		
rsbeq	r0, r2, #0, 10		
andeq	r0, r0, r5, ror #2		
vmlsl.u<illegal width 8>	<illegal reg q0.5>, d11, d0[0]		
movwvs	r0, #20480	; 0x5000	
andeq	r2, r0, r2, lsl #10		
andsvs	r4, r6, r0, lsl #8		
streq	r0, [r0, #-246]	; 0xffffff0a	
cmneq	r5, r4, ror #4		
strbne	r0, [r8], -r0		
andeq	pc, r0, r5, ror r4	; <UNPREDICTABLE>	
strcc	r6, [r2], #-1285	; 0xfffffafb	
stcmi	0, cr0, [r0], {8}		
rscseq	r1, r4, r6, lsl lr		
rsbeq	r0, r8, #0, 10		
andeq	r0, r0, r5, lsr #32		
		; <UNDEFINED> instruction: 0xf53e1650	
stmdbvs	r5, {}	; <UNPREDICTABLE>	
andeq	r4, r5, r2, lsl #20		
cfmulslt	mvf5, mvf6, mvf0		
streq	r0, [r0, #-246]	; 0xffffff0a	
ldrbeq	r0, [r1, ip, lsl #5]!		
ldrbne	r0, [r8, -r0]		
andeq	pc, r0, fp, lsl #8		
andhi	r9, r2, #5		
stmdami	r0, {r1}		
vst4.16	{d17[0],d18[0],d19[0],d20[0]}, [r4], r1		
mrsls	r0, (UNDEF: 5)		
andeq	r4, r2, r2, lsl #8		
strne	r4, [r1, -r0, lsl #24]		
andeq	pc, r0, r2, ror #8		
strmi	r9, [r2, #-1285]	; 0xfffffafb	
stcle	0, cr0, [r0], {8}		
		; <UNDEFINED> instruction: 0xf5191702	
bls	143428 <__undef_stack+0x2c8c8>		
andeq	pc, r5, r2, lsl #12		
strne	lr, [r2, -r0]		
muleq	r0, sp, r3		
tstpl	r2, r5, lsl #22		
stc	0, cr0, [r0], {8}		
streq	r0, [pc], #-2	; 3440 <_HEAP_SIZE+0x1440>	
andeq	r0, r0, r0, asr r5		
stflss	f0, [r8], {3}		
svceq	0x000000b9		
andeq	pc, r3, r4, lsl #8		
eoreq	r1, r5, r0, lsl #6		
ldrbeq	r0, [fp, #-0]!		
andsne	r0, r4, #0		
strne	r0, [r0], #-4		
andeq	r0, r0, r5, lsl #2		
andeq	r7, r5, r4, lsl fp		
eoreq	r1, r5, r0, lsl #8		
svceq	0x00000000		
andeq	r8, r5, r4, lsl #2		
ldrbeq	r1, [r0, #-2048]	; 0xfffff800	
streq	r0, [pc], #-0	; 347c <_HEAP_SIZE+0x147c>	
andeq	r0, r0, sp, asr r5		
andeq	r8, r0, r3, lsl r1		
andeq	sl, r5, r0, lsl #20		
ldreq	r1, [r2], #-1024	; 0xfffffc00	
ldreq	r0, [r4, #-0]		
strne	r0, [r0], #-1		
andeq	r0, r0, r1, lsl #1		
andeq	r2, r0, r4, lsl r5		
streq	r0, [pc], #-0	; 34a0 <_HEAP_SIZE+0x14a0>	
andeq	r0, r0, ip, lsl #11		
andeq	r2, r0, r3, lsl r5		
andeq	ip, r5, r0, lsl #8		
ldreq	r1, [r2], #-1024	; 0xfffffc00	
ldreq	r0, [r4, #-0]		
andeq	r0, r0, r1		
ldreq	r0, [r0, #1039]!	; 0x40f	
bcc	2034c0 <__undef_stack+0xec960>		
ble	34c4 <_HEAP_SIZE+0x14c4>		
stmdbeq	r0, {r0, r2}		
andeq	r0, r0, r7, asr #1		
bcc	2034d8 <__undef_stack+0xec978>		
b	34d4 <_HEAP_SIZE+0x14d4>		
stmdbeq	r0, {r0, r2}		
andeq	r0, r0, r7, asr #1		
strmi	r0, [r5, #-0]		
streq	r0, [r0, #-244]	; 0xffffff0c	
sbceq	r0, sl, #-2147483638	; 0x8000000a	
ldr	r0, [r9, -r0]		
stceq	0, cr0, [r0], {243}	; 0xf3	
blcs	4ed08 <SLCRL2cRamConfig+0x2eb06>		
strne	r0, [r0], -r6		
andeq	pc, r0, r0, ror r6	; <UNPREDICTABLE>	
blcs	4f514 <SLCRL2cRamConfig+0x2f312>		
andeq	r0, r0, r6		
rscseq	r3, r4, r6, lsl lr		
teqeq	r1, r0, lsl #10		
andeq	r0, r0, r5, lsr #32		
		; <UNDEFINED> instruction: 0xf6121604	
andcc	r0, r5, #0		
andeq	r3, r6, r1, lsl #2		
svceq	0x00000800		
andeq	pc, r5, r4, lsl #12		
b	107128 <__b2d+0x20>		
stmdbne	r0, {r0, r2}		
andeq	pc, r0, r0, lsl #12		
cmpeq	sl, lr, lsl #10		
andeq	r0, r0, ip, ror #12		
rscseq	pc, r5, r6, lsl sl	; <UNPREDICTABLE>	
cmpeq	fp, r0, lsl #10		
andeq	r0, r0, ip, ror #12		
		; <UNDEFINED> instruction: 0xf4b31600	
stcmi	0, cr0, [r5], {-0}		
andeq	r6, r6, r1, lsl #24		
ldrcc	r0, [r6, -r0, lsl #12]		
streq	r0, [r0, #-246]	; 0xffffff0a	
subeq	r0, r8, sp, asr #2		
andeq	r0, ip, r0		
andeq	r4, r0, r8, lsl #16		
andeq	r7, r6, r0, lsl #24		
sbceq	r0, r7, r0, lsl #18		
andeq	r0, r2, r0		
stcvs	0, cr13, [r5, #-104]	; 0xffffff98	
andeq	r7, r7, r2, lsl #26		
		; <UNDEFINED> instruction: 0xf5691600	
svcvs	0x00050000		
andeq	r2, r0, r2, lsl #24		
ldc	0, cr0, [r6, #-0]		
streq	r0, [r0, #-245]	; 0xffffff0b	
strbeq	r0, [sl, #-624]	; 0xfffffd90	
strne	r0, [r4], -r0		
andeq	pc, r0, r9, lsr #13		
stfvcs	f7, [r2, #-20]	; 0xffffffec	
stmdaeq	r0, {r0, r1, r2}		
rscseq	ip, r3, r6, lsl r6		
rsbseq	r0, r2, #0, 10		
andeq	r0, r0, fp, ror r1		
		; <UNDEFINED> instruction: 0xf55a1624	
movwvc	r0, #20480	; 0x5000	
andeq	r2, r0, r2, lsl #10		
blvs	5955bc <__undef_stack+0x47ea5c>		
streq	r0, [r0, #-246]	; 0xffffff0a	
rsbeq	r0, r4, r4, ror r2		
ldrbne	r0, [r0], -r0		
strdeq	pc, [r0], -lr		
strcc	r7, [r2, -r5, lsl #10]		
stmdapl	r0, {r1, r2}		
rscseq	r5, r3, r6, lsl r6		
rsbseq	r0, r6, #0, 10		
andeq	r0, r0, pc, ror #1		
		; <UNDEFINED> instruction: 0xf5881668	
strvc	r0, [r5, -r0]		
andeq	lr, r0, r2, lsl #30		
ldrmi	r7, [r6], -r0		
streq	r0, [r0, #-246]	; 0xffffff0a	
rsceq	r0, pc, r8, ror r2	; <UNPREDICTABLE>	
ldrbtne	r0, [r8], -r0		
andeq	pc, r0, r3, ror #6		
stchi	9, cr7, [r2, #-20]	; 0xffffffec	
andhi	r0, r0, r7		
rscseq	sl, r3, r6, lsl r2		
rsbseq	r0, sl, #0, 10		
muleq	r0, sp, r7		
vst1.32	{d17-d19}, [ip], r8		
blvc	14361c <__undef_stack+0x2cabc>		
andeq	r2, r0, r2, lsl #10		
ldrls	sl, [r6], -r0		
streq	r0, [r0, #-245]	; 0xffffff0b	
rsceq	r0, pc, ip, ror r2	; <UNPREDICTABLE>	
strtne	r0, [r4], r0		
andeq	pc, r0, pc, lsr #10		
svc	0x00027d05		
stcge	0, cr0, [r0], {-0}		
rscseq	lr, r3, r6, lsl sp		
rsbseq	r0, lr, #0, 10		
andeq	r0, r0, pc, ror #1		
		; <UNDEFINED> instruction: 0xf69416b4	
svcvc	0x00050000		
andeq	lr, r0, r2, lsl #30		
cdpge	12, 1, cr11, cr6, cr0, {0}		
streq	r0, [r0, #-243]	; 0xffffff0d	
rsceq	r0, pc, r0, lsl #5		
strbne	r0, [r4], r0		
andeq	pc, r0, r0, lsl r5	; <UNPREDICTABLE>	
strcs	r8, [r2, #-261]	; 0xfffffefb	
stcgt	0, cr0, [r0], {-0}		
ldrbeq	r0, [r0, #-2048]	; 0xfffff800	
streq	r0, [sp, r0]		
strgt	r0, [r9, -r0]		
stmdbne	r0, {}	; <UNPREDICTABLE>	
ldrbeq	r0, [r0, #-2048]	; 0xfffff800	
ldreq	r0, [sp, r0]		
strgt	r0, [r9, -r0]		
streq	r0, [r0, -r0]		
ldrbeq	r0, [r0, #-2048]	; 0xfffff800	
streq	r0, [sp, r0]!		
strgt	r0, [r9, -r0]		
strne	r0, [r0, -r0]		
ldrbeq	r1, [r0, #2560]!	; 0xa00	
ldrbeq	r0, [r1, r6, lsl #5]		
blx	5836ac <__undef_stack+0x46cb4c>		
streq	r0, [r0, #-244]	; 0xffffff0c	
ldrbeq	r0, [r1, r9, lsl #5]		
strne	r0, [r0], -r0		
andeq	pc, r0, ip, ror #8		
tst	r2, r5, lsl #20		
stmdavc	r0, {r0, r1, r2}		
sbceq	r0, r4, #0, 16		
strbeq	r0, [r1, r0]!		
strgt	r0, [r9, -r0]		
stcne	0, cr0, [r0, #-0]		
eoreq	r0, ip, r0, lsl #16		
ldrbeq	r0, [r1, r0]!		
strgt	r0, [r9, -r0]		
stcne	0, cr0, [r0, #-0]		
ldrbeq	r1, [r0, #2816]!	; 0xb00	
ldmdaeq	r3, {r0, r1, r3, r5, r6, r9}		
ldchi	0, cr0, [ip, #-0]		
streq	r0, [r0, #-246]	; 0xffffff0a	
ldrbteq	r0, [ip], -r2, lsl #5		
andshi	r0, ip, r0		
streq	r0, [r0, #-245]	; 0xffffff0b	
streq	r0, [sp, fp, lsl #5]!		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	r0, r0, r0, asr r5		
andeq	r0, r0, r3, lsr #16		
andeq	ip, r0, r9, lsl #14		
stcne	8, cr1, [r0, #-0]		
andeq	r0, r0, lr, lsr #16		
andeq	r1, r4, r4, lsl r2		
streq	r0, [pc], #-0	; 3724 <_HEAP_SIZE+0x1724>	
andeq	r0, r0, r3, lsr #16		
cmneq	r5, pc, lsl #8		
ldrmi	r0, [sp, #-0]		
strne	r0, [r0], #-8		
andeq	r0, r0, r5, lsr #32		
blmi	10733c <__ratio+0x58>		
svceq	0x00000008		
andeq	r3, r8, r4, lsl #20		
strbeq	r0, [sl, #2048]!	; 0x800	
stmdaeq	r1!, {}^	; <UNPREDICTABLE>	
strgt	r0, [r9, -r0]		
andeq	r0, r0, #0		
		; <UNDEFINED> instruction: 0xf2fa1e00	
stmdane	r6, {}	; <UNPREDICTABLE>	
andeq	r0, r0, r6, ror r8		
		; <UNDEFINED> instruction: 0x0010a3b8	
andeq	r0, r0, r0, lsl r0		
streq	r9, [pc], #-3073	; 376c <_HEAP_SIZE+0x176c>	
andeq	r0, r0, r5, lsr #32		
rsbseq	r2, r8, pc, lsl fp		
tsteq	r0, #0, 10		
andeq	r0, r0, r2, lsl r4		
andeq	lr, r0, r0, lsl #24		
stmdage	r0, {sl}		
streq	r0, [r0], #-16		
rsceq	r5, fp, r1, lsl #28		
		; <UNDEFINED> instruction: 0xf6d40100	
bl	fe703794 <LRemap+0x703785>		
bicge	r0, r8, #0		
andeq	r0, ip, r0, lsl r0		
ldrne	r0, [r6, #-0]!		
mrseq	r0, (UNDEF: 2)		
adcseq	r9, r9, r6, lsl #10		
ldrbeq	r0, [r9], r0, lsl #6		
stcne	0, cr0, [r2, #-0]		
andeq	r0, r0, r7, lsr r0		
svclt	0x00080102		
andeq	r0, r0, #29		
svcmi	0x00730502		
andeq	r0, r2, #0		
rsceq	r7, r2, r7, lsl #16		
streq	r0, [r4, #-512]	; 0xfffffe00	
andeq	r4, r0, r5, lsl r9		
adcseq	r8, r6, r3, lsl #12		
cdppl	2, 4, cr0, cr1, cr0, {0}		
andeq	r0, r0, #0		
ldmibls	r6, {r2, r8, r9, sl}		
stmdaeq	r2, {}	; <UNPREDICTABLE>	
sbcseq	r7, r0, r5, lsl #2		
streq	r0, [r8, -r0, lsl #4]		
strdeq	r0, [r0], -sl		
stmdbvs	r5, {r2, sl}		
andeq	r7, r0, #1845493760	; 0x6e000000	
stmdage	pc!, {r2, r8, r9, sl}	; <UNPREDICTABLE>	
blle	c3800 <SLCRL2cRamConfig+0xa35fe>		
movweq	r0, #6		
andeq	r2, r0, sl, lsr #24		
strlt	r0, [r8], r0, lsl #6		
andmi	r0, r3, #0		
andeq	r0, r0, r3, asr r0		
eorseq	r7, r8, r5, lsl #10		
addeq	r5, r1, r4, lsl #8		
strvc	r0, [r5, #-0]		
streq	r3, [r0], #-563	; 0xfffffdcd	
andeq	r8, r0, r6, asr ip		
stmdaeq	r1, {r9}		
muleq	r0, ip, r9		
blgt	1c483c <__undef_stack+0xadcdc>		
		; <UNDEFINED> instruction: 0x0600007d	
andeq	pc, r0, r5, lsr #6		
adceq	r0, ip, r1, lsl #24		
bicge	r0, r8, #0		
andeq	r0, ip, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
ldrdeq	r0, [r0], -sp		
adcne	sp, r3, r7, lsl #8		
andeq	sp, r0, r0, lsl #26		
movwgt	r0, #32768	; 0x8000	
streq	r0, [r0, #-246]	; 0xffffff0a	
umullseq	r0, r7, sp, r1		
mrsge	r0, (UNDEF: 9)		
andeq	r0, r0, r0		
andeq	pc, r0, r0, lsl #12		
andcc	r0, r0, r0, lsl #8		
streq	r0, [r0], #-17	; 0xffffffef	
rsceq	r5, fp, r1, lsl #28		
		; <UNDEFINED> instruction: 0xf6dd0100	
bl	fe703884 <LRemap+0x703875>		
bicsge	r0, r4, #0		
andseq	r0, r0, r0, lsl r0		
ldrtne	r0, [r7], -r0		
mrseq	r0, (UNDEF: 2)		
adcseq	r9, r9, r6, lsl #10		
ldrbeq	r0, [r9], r0, lsl #6		
stcne	0, cr0, [r2, #-0]		
andeq	r0, r0, r7, lsr r0		
svclt	0x00080102		
andeq	r0, r0, #29		
svcmi	0x00730502		
andeq	r0, r2, #0		
rsceq	r7, r2, r7, lsl #16		
streq	r0, [r4, #-512]	; 0xfffffe00	
andeq	r4, r0, r5, lsl r9		
adcseq	r8, r6, r3, lsl #12		
cdppl	2, 4, cr0, cr1, cr0, {0}		
andeq	r0, r0, #0		
ldmibls	r6, {r2, r8, r9, sl}		
stmdaeq	r2, {}	; <UNPREDICTABLE>	
sbcseq	r7, r0, r5, lsl #2		
streq	r0, [r8, -r0, lsl #4]		
strdeq	r0, [r0], -sl		
stmdbvs	r5, {r2, sl}		
andeq	r7, r0, #1845493760	; 0x6e000000	
stmdage	pc!, {r2, r8, r9, sl}	; <UNPREDICTABLE>	
blle	c38f0 <SLCRL2cRamConfig+0xa36ee>		
movweq	r0, #6		
andeq	r2, r0, sl, lsr #24		
strlt	r0, [r8], r0, lsl #6		
andmi	r0, r3, #0		
andeq	r0, r0, r3, asr r0		
eorseq	r7, r8, r5, lsl #10		
addeq	r5, r1, r4, lsl #8		
strvc	r0, [r5, #-0]		
streq	r3, [r0], #-563	; 0xfffffdcd	
andeq	r8, r0, r6, asr ip		
stmdaeq	r1, {r9}		
muleq	r0, ip, r9		
blgt	1c492c <__undef_stack+0xaddcc>		
		; <UNDEFINED> instruction: 0x0600007d	
andeq	pc, r0, fp, lsr r3	; <UNPREDICTABLE>	
bicsge	r0, r4, #1, 26	; 0x40	
andseq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r6, ror #1		
tsteq	r0, r7, lsl #6		
andeq	sl, r0, sp, lsl #24		
andseq	r1, r4, r0, lsl #24		
mvnge	r0, #0, 16		
rsceq	r0, r6, r0, lsl r0		
stmdbeq	r0, {}	; <UNPREDICTABLE>	
andeq	pc, r0, r7, ror #13		
beq	6a570 <SLCRL2cRamConfig+0x4a36e>		
andeq	r0, r0, r1, lsr #1		
andeq	r9, r0, sl, lsl #14		
strgt	r0, [r0, -r0]		
streq	r0, [r0], #-2		
andseq	ip, r1, r0, lsl #6		
strvc	r0, [r1, #-1024]	; 0xfffffc00	
strdeq	r0, [r0, -r7]		
strdeq	pc, [r0], -r8		
andeq	pc, r0, r5, lsl #14		
andseq	sl, r0, r4, ror #7		
andeq	r0, r0, ip, ror #1		
andeq	r1, r0, sl, lsr r7		
strls	r0, [r6, #-258]	; 0xfffffefe	
movweq	r0, #185	; 0xb9	
ldrdeq	r0, [r0], -r9		
eorseq	r1, r7, r2, lsl #26		
mrseq	r0, (UNDEF: 2)		
andseq	fp, sp, r8, lsl #30		
streq	r0, [r2, #-512]	; 0xfffffe00	
andeq	r4, r0, r3, ror pc		
stmdavc	r7, {r1, r9}		
andeq	r0, r0, #226	; 0xe2	
ldmdbmi	r5, {r2, r8, sl}		
strhi	r0, [r3], -r0		
andeq	r0, r0, #182	; 0xb6	
andeq	r5, r0, r1, asr #28		
streq	r0, [r4, -r0, lsl #4]		
muleq	r0, r6, r9		
tstvc	r5, r2, lsl #16		
andeq	r0, r0, #208	; 0xd0	
ldmibeq	sl!, {r3, r8, r9, sl}^		
streq	r0, [r4], #-0		
strbtvc	r6, [lr], #-2309	; 0xfffff6fb	
streq	r0, [r4, -r0, lsl #4]		
andeq	sl, r0, pc, lsr #16		
andeq	sp, r6, r3, lsl #22		
stccs	3, cr0, [sl], #-0		
movweq	r0, #0		
andeq	fp, r0, r8, lsl #13		
subseq	r4, r3, r3, lsl #4		
strvc	r0, [r5, #-0]		
strpl	r0, [r4], #-56	; 0xffffffc8	
andeq	r0, r0, r1, lsl #1		
eorscc	r7, r3, #20971520	; 0x1400000	
cfldrdhi	mvd0, [r6], {-0}		
andeq	r0, r0, #0		
ldmiblt	ip, {r0, fp}		
streq	r0, [r2], #-0		
rsbseq	ip, sp, r7, lsl #22		
		; <UNDEFINED> instruction: 0xf6e70600	
stcmi	0, cr0, [r1, #-0]		
andseq	sl, r0, r4, ror #7		
andeq	r0, r0, r0, lsr r0		
tsteq	r5, r1, lsl #24		
stccc	0, cr0, [r7], {-0}		
smlatbeq	r0, r8, r0, r0		
andeq	sl, r0, sp, asr #2		
andseq	r3, r4, r0, lsl #26		
bl	dc5648 <__undef_stack+0xcaeae8>		
stcmi	0, cr0, [r1, #-0]		
muleq	r0, r7, r0		
andeq	r1, r0, r6, ror r4		
adcne	pc, r3, r8, lsl #24		
andeq	sl, r2, r0, lsl #6		
andeq	r0, r1, r0, lsl #2		
andpl	r0, r1, r0, lsl #18		
andeq	r7, r0, r2, lsl #8		
adcne	r1, r4, sl, lsl #8		
andeq	fp, r2, r0, lsl #16		
andpl	r0, r1, r0, lsl #18		
andpl	pc, r1, r5, lsl #6		
andeq	r3, r0, r3, lsr #32		
rscseq	ip, r6, fp, lsl #6		
strbls	r0, [r7, -r0, lsl #2]!		
strne	r0, [r0], #-0		
stccs	0, cr1, [r0], {164}	; 0xa4	
mrseq	r0, (UNDEF: 0)		
muleq	r1, ip, r2		
ldmdage	ip!, {r8, r9, sl}		
strvs	r0, [r1, -r0]		
andeq	r0, r0, r1, lsr #1		
muleq	r0, r7, r4		
adcne	r2, r4, r8, lsl #16		
andeq	sl, r2, r0, lsl #6		
andeq	r5, r1, r0, lsl #2		
andpl	r0, r1, r0, lsl #18		
andeq	r7, r0, r2, lsl #8		
adcne	r3, r4, ip, lsl #16		
andeq	sl, r2, r0, lsl #6		
andpl	r0, r1, r0, lsl #18		
eorseq	r7, r0, r2, lsl #10		
		; <UNDEFINED> instruction: 0xf7650600	
andhi	r0, r1, r0		
andseq	sl, r0, r0, asr #8		
muleq	r0, r0, r0		
adceq	r9, r3, #256	; 0x100	
stccc	0, cr0, [r7], {-0}		
smlatbeq	r0, r8, r0, r0		
andeq	sl, r0, r0, lsl #3		
andseq	fp, r4, r0, lsl #10		
ldrbge	r0, [r4], #-2048	; 0xfffff800	
adcseq	r0, r8, #16		
		; <UNDEFINED> instruction: 0x01a10000	
mrseq	r0, (UNDEF: 9)		
		; <UNDEFINED> instruction: 0xff0a0351	
andpl	r0, r1, pc, lsl r9		
andeq	r7, ip, r2, lsl #8		
adcne	r6, r4, r8		
andeq	fp, r2, r0, lsl #16		
andeq	fp, r1, r0, lsl #22		
tstpl	r1, r0, lsl #18		
stmdbeq	r8!, {r1, fp}		
strvc	r5, [r2], #-1		
stcvs	0, cr0, [r8], {-0}		
stmdalt	r0, {r2, r5, r7, ip}		
strle	r0, [r0], #-2		
stmdbeq	r0, {r0}		
movwcc	r5, #4353	; 0x1101	
subseq	r0, r0, #1073741826	; 0x40000002	
stmdaeq	r0, {r2, r4, r5, r6}		
andseq	sl, r0, r8, ror r4		
		; <UNDEFINED> instruction: 0x000002b8	
andeq	r0, r0, pc, ror #3		
cmpeq	r1, #1073741826	; 0x40000002	
ldmdbeq	pc, {r1, r3, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>	
strvc	r5, [r2], #-1		
strhi	r0, [r8], #-20	; 0xffffffec	
stmdalt	r0, {r2, r5, r7, ip}		
stmdaeq	r0, {r1}		
stmdbeq	r0, {r1}		
andcc	r5, r1, r1, lsl #2		
subseq	r0, r0, #1073741826	; 0x40000002	
stmdaeq	r0, {r2, r4, r5, r6, sl}		
mulseq	r0, r0, r4		
		; <UNDEFINED> instruction: 0x000002b8	
andeq	r0, r0, r2, lsr #4		
subseq	r0, r1, #1073741826	; 0x40000002	
tsteq	r9, r8		
rsbscs	r0, r4, r0, asr r2		
ldrge	r0, [ip], #2048	; 0x800	
adcseq	r0, r8, #16		
eorseq	r0, sp, #0		
mrseq	r0, (UNDEF: 9)		
andcs	r0, r8, r1, asr r2		
cmpeq	r0, #1073741826	; 0x40000002	
andeq	ip, r0, r4, ror r4		
adcne	sl, r4, r8, lsl #16		
andeq	fp, r2, r0, lsl #16		
andeq	r5, r2, r0, lsl #12		
tstpl	r1, r0, lsl #18		
tsteq	r9, r1		
lfmne	f0, 2, [r4], #-320	; 0xfffffec0	
ldrtge	r0, [r4], #2048	; 0x800	
adcseq	r0, r8, #16		
rsbseq	r0, r1, #0		
mrseq	r0, (UNDEF: 9)		
blhi	284914 <__undef_stack+0x16ddb4>		
andpl	r0, r1, r2, lsl #18		
andseq	r7, r8, r2, lsl #8		
adcne	ip, r4, r8		
andeq	fp, r2, r0, lsl #16		
andeq	r8, r2, r0, lsl #20		
tstpl	r1, r0, lsl #18		
tsteq	r9, r1, lsl #30		
ldrbtcc	r0, [r4], #-592	; 0xfffffdb0	
ldrbge	r0, [r0], #2560	; 0xa00	
adcseq	r0, r8, #16		
mrseq	r0, (UNDEF: 9)		
stmdacs	sl, {r0, r4, r6, r8, r9}		
andpl	r0, r1, r1, lsl #18		
andpl	pc, r1, r3, lsl #6		
stclt	0, cr0, [sp, #-0]		
streq	r0, [r0, #-237]	; 0xffffff13	
andeq	sl, r0, r3, ror #3		
andeq	fp, r2, r0, lsl #16		
adceq	r0, r1, r0, lsl #28		
svceq	0x00000000		
muleq	r0, fp, pc	; <UNPREDICTABLE>	
tstge	lr, r5, lsl #14		
cdpeq	0, 0, cr0, cr0, cr0, {0}		
andeq	r0, r0, r1, lsr #1		
strcs	r1, [r1, #-257]	; 0xfffffeff	
movweq	r1, #45838	; 0xb30e	
strpl	r1, [lr, #-2830]	; 0xfffff4f2	
andne	r1, r1, r7, lsl r1		
smlaldne	r9, r2, r7, r9		
strcs	r0, [r2], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, lr, fp, lsl #6		
andseq	r0, r6, r0, lsl #6		
bleq	e83838 <__undef_stack+0xd6ccd8>		
movtne	r0, #39739	; 0x9b3b	
strcs	r0, [r4], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
andeq	r0, pc, r0, lsl #10		
andeq	r0, r0, fp, lsl #22		
bleq	3c60 <_HEAP_SIZE+0x1c60>		
andseq	r4, r3, fp, lsl #18		
eoreq	r0, r6, r0, lsl #14		
andeq	r1, r0, r9, asr #6		
movweq	r1, #1544	; 0x608	
blcc	2ce87c <__undef_stack+0x1b7d1c>		
andseq	r4, r3, fp, lsl #18		
tsteq	r5, r0, lsl #18		
movwne	r1, #6439	; 0x1927	
streq	r0, [sl, #-0]		
andseq	r4, r3, r0, lsl #18		
tsteq	r3, r0, lsl #22		
bleq	e82ca4 <__undef_stack+0xd6c144>		
movwne	r0, #6971	; 0x1b3b	
stceq	0, cr0, [ip, #-0]		
bcc	380c84 <__undef_stack+0x26a124>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andeq	r3, fp, r3, lsl r8		
tsteq	r1, r0, lsl #26		
movwne	r1, #4937	; 0x1349	
mrscs	r0, (UNDEF: 14)		
svccs	0x00134900		
svceq	0x0000000b		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e838b4 <__undef_stack+0xd6cd54>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
movwne	r0, #6944	; 0x1b20	
ldreq	r0, [r0, #-0]		
bcc	200cb8 <__undef_stack+0xea158>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
tstne	r0, r3, lsl r0		
cdpeq	0, 0, cr0, cr3, cr5, {0}		
bleq	ec2db0 <__undef_stack+0xdac250>		
andeq	r1, r0, r9, asr #6		
movweq	r3, #1042	; 0x412	
blcc	2ce8f4 <__undef_stack+0x1b7d94>		
andseq	r4, r3, fp, lsl #18		
teqeq	lr, r0, lsl #6		
tsteq	r1, r1, lsr r3		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction: 0x01194297	
strne	r0, [r0], #-19	; 0xffffffed	
teqne	r1, #5		
andeq	r1, r0, r2, lsl #16		
tstcc	r0, r5, lsl r4		
andseq	r0, r7, r3, lsl r2		
teqeq	lr, r0, lsl #12		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec2df0 <__undef_stack+0xdac290>		
tsteq	r1, r7, lsr #18		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction: 0x01194297	
smladne	r0, r3, r0, r0		
stmdaeq	r3, {r0, r2}		
bleq	ec2e08 <__undef_stack+0xdac2a8>		
stmdane	r2, {r0, r3, r6, r8, r9, ip}		
ldrcc	r0, [r8], #-0		
bcc	200d2c <__undef_stack+0xea1cc>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
tsteq	fp, r0, lsl #18		
		; <UNDEFINED> instruction: 0x06120111	
ldreq	r0, [sl, #-0]		
bcc	200d44 <__undef_stack+0xea1e4>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
addhi	r1, r9, #0, 22		
tsteq	r1, r1, lsl #2		
andeq	r1, r0, r1, lsr r3		
orreq	r8, r2, ip, lsl sl		
tstls	r8, r0, lsl #4		
andeq	r1, r0, r2, asr #16		
svccc	0x00012e1d		
bcc	380dd0 <__undef_stack+0x26a270>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andne	r1, r1, #-1073741820	; 0xc0000004	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
ldrcc	r0, [lr], #-0		
bcc	380d84 <__undef_stack+0x26a224>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
svcne	0x00000013		
teqne	r1, #1073741831	; 0x40000007	
		; <UNDEFINED> instruction: 0x17550152	
bleq	1642ef8 <__undef_stack+0x152c398>		
andeq	r1, r0, r1, lsl #6		
tstcc	r0, r0, lsr #10		
andeq	r1, fp, r3, lsl ip		
andeq	r2, r5, r0, lsl #2		
smladxne	r2, r1, r3, r1		
bleq	8801b0 <__undef_stack+0x769650>		
andseq	r5, r7, r1, lsl #10		
tsteq	sp, r0, lsl #6		
tsteq	r1, r1, lsr r3		
bleq	1601a08 <__undef_stack+0x14eaea8>		
movwne	r0, #7001	; 0x1b59	
stmdbhi	r4!, {}	; <UNPREDICTABLE>	
smlabbne	r0, r2, r1, r0		
andseq	r3, r3, r1, lsl #2		
eoreq	r2, r1, r0, lsl #10		
streq	r1, [pc, #-841]!	; fffffe8f <LRemap+0x1fffe80>	
strtcc	r0, [r6], #-0		
bcc	200de0 <__undef_stack+0xea280>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r3, r9, #19, 30	; 0x4c	
smladcs	r0, r8, r0, r0		
mcreq	0, 0, r0, cr3, cr4, {1}		
bleq	ec2edc <__undef_stack+0xdac37c>		
ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>	
andeq	r1, r0, r2, lsl #16		
svccc	0x00012e28		
bcc	380e68 <__undef_stack+0x26a308>		
strcs	r3, [fp, -fp, lsl #22]		
ldccc	9, cr4, [r3], {25}		
andseq	r0, r3, r9, lsl r1		
andseq	r2, r8, r0, lsl #18		
cdpcs	0, 2, cr0, cr10, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cea58 <__undef_stack+0x1b7ef8>		
tsteq	r9, fp, lsl #24		
blcs	274 <L2CCDataLatency+0x153>		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e83a3c <__undef_stack+0xd6cedc>		
ldmdbne	ip!, {r0, r1, r3, r4, r5, r8, r9, fp}		
mrseq	r0, (UNDEF: 0)		
mcreq	1, 1, r0, cr5, cr1, {0}		
vmoveq.32	d3[0], r0		
tsteq	r1, fp, lsl lr		
		; <UNDEFINED> instruction: 0x17100612	
mulseq	r7, r9, r2		
eoreq	r0, r4, r0, lsl #4		
bleq	f82e80 <__undef_stack+0xe6c320>		
andeq	r0, r0, r3, lsl #28		
bleq	9268 <SLCRlockKey+0x1bed>		
movweq	r3, #48651	; 0xbe0b	
streq	r0, [r0], #-8		
ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>	
bleq	e83a78 <__undef_stack+0xd6cf18>		
bleq	802f5c <__undef_stack+0x6ec3fc>		
cdpcs	0, 0, cr0, cr5, cr0, {0}		
tstne	r3, r0, lsl #2		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
cdpcs	0, 0, cr0, cr6, cr0, {0}		
tstne	r3, r1, lsl #2		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
andeq	r1, r0, r1, lsl #6		
orreq	r8, r2, r7, lsl #18		
mrscc	r1, (UNDEF: 17)		
stmdaeq	r0, {r0, r1, r4}		
andeq	r8, r1, r9, lsl #5		
addsmi	r0, r5, #1073741828	; 0x40000004	
andseq	r3, r3, r9, lsl r1		
eoreq	r0, lr, r0, lsl #18		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec2fa0 <__undef_stack+0xdac440>		
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
beq	328 <L2CCDataLatency+0x207>		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e83ad8 <__undef_stack+0xd6cf78>		
tsteq	r1, fp, lsr fp		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction: 0x01194297	
bleq	328 <L2CCDataLatency+0x207>		
teqne	r1, #1073741831	; 0x40000007	
		; <UNDEFINED> instruction: 0x17550152	
bleq	1643048 <__undef_stack+0x152c4e8>		
cdpcs	0, 0, cr0, cr12, cr0, {0}		
tsteq	r9, #0, 30		
blcc	2ceb2c <__undef_stack+0x1b7fcc>		
ldccc	7, cr2, [r9], {11}		
andeq	r0, r0, r9, lsl r0		
andne	r1, r0, r1, lsl #2		
andne	r1, r1, #-2147483647	; 0x80000001	
blne	200f0c <__undef_stack+0xea3ac>		
movwne	r2, #34056	; 0x8508	
andeq	r0, r0, r5		
andne	r1, r0, r1, lsl #2		
andne	r1, r1, #-2147483647	; 0x80000001	
blne	200f20 <__undef_stack+0xea3c0>		
movwne	r2, #34056	; 0x8508	
andeq	r0, r0, r5		
strcs	r1, [r1, #-257]	; 0xfffffeff	
movweq	r1, #45838	; 0xb30e	
tstne	lr, lr, lsl #22		
andne	r1, r6, r1, lsl #4		
andeq	r0, r0, #23		
bleq	2c03cc <__undef_stack+0x1a986c>		
vmoveq.16	d3[0], r0		
strcs	r0, [r3], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
andeq	r0, pc, r0, lsl #8		
movtne	r0, #39691	; 0x9b0b	
strne	r0, [r5, #-0]		
tsteq	r9, r1, lsl #14		
		; <UNDEFINED> instruction: 0x06000013	
movtne	r0, #36869	; 0x9005	
svceq	0x00070000		
andeq	r0, fp, r0, lsl #22		
andseq	r0, r6, r0, lsl #16		
bleq	e83b80 <__undef_stack+0xd6d020>		
movtne	r0, #39739	; 0x9b3b	
movwne	r0, #36864	; 0x9000	
bcc	2c2f84 <__undef_stack+0x1ac424>		
tsteq	fp, fp, lsl #22		
beq	3d4 <L2CCDataLatency+0x2b3>		
cdpeq	0, 0, cr0, cr3, cr13, {0}		
bleq	ec3078 <__undef_stack+0xdac518>		
bleq	e050b8 <__undef_stack+0xcee558>		
cdpcs	0, 0, cr0, cr11, cr0, {0}		
tsteq	r9, #0, 30		
blcc	2cebd8 <__undef_stack+0x1b8078>		
tstne	r9, fp, lsl #14		
andmi	r1, r6, r1, lsl #4		
stceq	0, cr0, [r0], {24}		
movtne	r0, #37121	; 0x9101	
andeq	r1, r0, r1, lsl #6		
andeq	r2, r0, sp, lsl #2		
eorseq	r0, r4, r0, lsl #28		
bleq	e83bcc <__undef_stack+0xd6d06c>		
movtne	r0, #39739	; 0x9b3b	
ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}		
mrseq	r0, (UNDEF: 0)		
		; <UNDEFINED> instruction: 0x06100011	
tsteq	r2, r1, lsl r1		
ldmdaeq	fp, {r0, r1, fp}		
ldreq	r0, [r3, #-2085]	; 0xfffff7db	
mrseq	r0, (UNDEF: 0)		
mcreq	1, 1, r0, cr5, cr1, {0}		
vmoveq.32	d3[0], r0		
tsteq	r1, fp, lsl lr		
		; <UNDEFINED> instruction: 0x17100612	
strcs	r0, [r2], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, lr, fp, lsl #6		
andseq	r0, r6, r0, lsl #6		
bleq	e83c10 <__undef_stack+0xd6d0b0>		
movtne	r0, #39739	; 0x9b3b	
strcs	r0, [r4], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
andseq	r0, r6, r0, lsl #10		
bleq	e82428 <__undef_stack+0xd6b8c8>		
movtne	r0, #39739	; 0x9b3b	
cdpcs	0, 0, cr0, cr6, cr0, {0}		
bcc	381028 <__undef_stack+0x26a4c8>		
strcs	r3, [fp, -fp, lsl #22]		
andeq	r2, fp, r9, lsl r0		
eoreq	r0, lr, r0, lsl #14		
mcreq	9, 0, r1, cr3, cr15, {1}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
bleq	8068dc <__undef_stack+0x6efd7c>		
cdpcs	0, 0, cr0, cr8, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cec84 <__undef_stack+0x1b8124>		
andscs	r2, r9, r5, lsl #14		
andseq	r0, r3, fp, lsl #2		
eorseq	r0, r4, r0, lsl #18		
bleq	e83c68 <__undef_stack+0xd6d108>		
movtne	r0, #38203	; 0x953b	
bleq	280464 <__undef_stack+0x169904>		
bleq	46c <_ABORT_STACK_SIZE+0x6c>		
stmdaeq	r3, {r0, r2}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
andeq	r1, r0, r9, asr #6		
movweq	r2, #7692	; 0x1e0c	
blcc	2cecb4 <__undef_stack+0x1b8154>		
andscs	r2, r9, fp, lsl #14		
andseq	r0, r3, fp, lsl #2		
andeq	r0, r5, r0, lsl #26		
bleq	e83c98 <__undef_stack+0xd6d138>		
movtne	r0, #39739	; 0x9b3b	
cdpcs	0, 0, cr0, cr14, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cecd4 <__undef_stack+0x1b8174>		
tstne	r9, fp, lsl #14		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #1295	; 0x50f	
blcc	2cecd4 <__undef_stack+0x1b8174>		
andseq	r4, r3, #180224	; 0x2c000	
andne	r0, r0, r7, lsl r0		
mcreq	0, 0, r0, cr3, cr4, {1}		
bleq	ec31ac <__undef_stack+0xdac64c>		
stmdane	r2, {r0, r3, r6, r8, r9, ip}		
bleq	4404cc <__undef_stack+0x32996c>		
andne	r1, r1, #1073741824	; 0x40000000	
andseq	r0, r3, r6, lsl #2		
tsteq	sp, r0, lsl #4		
tsteq	r1, r1, lsr r3		
bleq	1601d28 <__undef_stack+0x14eb1c8>		
movwne	r0, #7001	; 0x1b59	
ldreq	r0, [r3, #-0]		
andseq	r3, r3, #0, 2		
strne	r0, [r0], #-23	; 0xffffffe9	
smlabbeq	r1, r9, r2, r8		
teqne	r1, #1073741828	; 0x40000004	
bhi	5404fc <__undef_stack+0x42999c>		
andeq	r0, r0, #-2147483616	; 0x80000020	
stmdane	r2, {r3, r4, r8, ip, pc}^		
ldcne	0, cr0, [r6, #-0]		
tstne	r3, r1, lsl #2		
stmdapl	r6, {r0, r9, ip}		
andeq	r5, fp, fp, lsl #18		
teqeq	lr, r0, lsl #14		
mcreq	9, 0, r1, cr3, cr15, {1}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
tsteq	r1, r7, lsr #18		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction: 0x01194297	
stmdane	r0, {r0, r1, r4}		
stmdaeq	r3, {r0, r2}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
strne	r1, [r2, -r9, asr #6]		
ldrcc	r0, [r9], #-0		
bcc	381144 <__undef_stack+0x26a5e4>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
andeq	r1, fp, r3, lsl ip		
eorseq	r1, r4, r0, lsl #20		
bleq	e82560 <__undef_stack+0xd6ba00>		
movtne	r0, #38203	; 0x953b	
andeq	r1, r0, r2, lsl #14		
movweq	r3, #1051	; 0x41b	
blcc	2ced9c <__undef_stack+0x1b823c>		
andseq	r4, r3, #81920	; 0x14000	
stcne	0, cr0, [r0], {24}		
mcreq	0, 0, r0, cr3, cr4, {1}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
ldceq	3, cr1, [ip, #-292]	; 0xfffffedc	
bleq	74057c <__undef_stack+0x629a1c>		
andne	r1, r1, #1073741824	; 0x40000000	
cdpne	0, 0, cr0, cr0, cr6, {0}		
movtne	r0, #36902	; 0x9026	
svceq	0x001f0000		
stmdbmi	fp, {r8, r9, fp}		
andcs	r0, r0, r3, lsl r0		
movtne	r0, #36917	; 0x9035	
stcne	0, cr0, [r1, #-0]		
tstne	r3, r1, lsl #2		
stmdapl	r6, {r0, r9, ip}		
tsteq	r5, fp, lsl #18		
andcs	r0, r0, #19		
teqne	r1, #1073741831	; 0x40000007	
		; <UNDEFINED> instruction: 0x06120111	
ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8	
cdpcs	0, 2, cr0, cr3, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cedfc <__undef_stack+0x1b829c>		
tstne	r9, r5, lsl #14		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r9, sl, ip, pc}^		
andeq	r1, r0, r1, lsl #6		
movweq	r3, #1060	; 0x424	
blcc	2cee14 <__undef_stack+0x1b82b4>		
andseq	r4, r3, #81920	; 0x14000	
strcs	r0, [r0, #-23]	; 0xffffffe9	
andeq	r8, r1, r9, lsl #5		
teqne	r1, #1073741828	; 0x40000004	
cdpcs	0, 2, cr0, cr6, cr0, {0}		
tstne	r3, r1, lsl #2		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
andeq	r1, r0, r1, lsl #6		
tstcc	r0, r7, lsr #8		
andseq	r0, r7, r3, lsl r2		
eoreq	r2, lr, r0, lsl #16		
tsteq	r1, r1, lsr r3		
stmdane	r0, {r1, r4, r9, sl}^		
mulseq	r9, r7, r2		
addhi	r2, r9, #0, 18		
tsteq	r1, r1, lsl #2		
movwne	r1, #4913	; 0x1331	
stcne	0, cr0, [sl, #-0]		
tstne	r3, r0, lsl #2		
stmdapl	r6, {r0, r9, ip}		
andeq	r5, r5, fp, lsl #18		
addhi	r2, r9, #0, 22		
tsteq	r1, r1		
		; <UNDEFINED> instruction: 0x31194295	
stccs	0, cr0, [r0], {19}		
stmdaeq	r3, {r2, r4, r5}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
stmdane	r2, {r0, r3, r6, r8, r9, ip}		
stcne	0, cr0, [sp, #-0]		
andspl	r3, r3, #1073741824	; 0x40000000	
ldmdapl	r7, {r0, r8, sl, ip, lr}		
tsteq	r5, fp, lsl #18		
mcrcs	0, 0, r0, cr0, cr3, {0}		
teqne	r1, #5		
andeq	r0, r0, ip, lsl fp		
tstcc	r0, pc, lsr #10		
andseq	r0, r8, r3, lsl r2		
eorseq	r3, r4, r0		
bleq	e83e88 <__undef_stack+0xd6d328>		
movtne	r0, #39739	; 0x9b3b	
ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}		
cdpcs	0, 3, cr0, cr1, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2ceec8 <__undef_stack+0x1b8368>		
ldccc	7, cr2, [r9], {11}		
andseq	r0, r3, r9, lsl r1		
andeq	r3, r5, r0, lsl #4		
andeq	r1, r0, r9, asr #6		
svccc	0x00012e33		
bcc	38130c <__undef_stack+0x26a7ac>		
strcs	r3, [fp, -fp, lsl #22]		
ldccc	9, cr4, [r3], {25}		
andeq	r0, r0, r9, lsl r0		
strcs	r1, [r1, #-257]	; 0xfffffeff	
movweq	r1, #45838	; 0xb30e	
tstne	lr, lr, lsl #22		
andne	r1, r6, r1, lsl #4		
andeq	r0, r0, #23		
bleq	2c075c <__undef_stack+0x1a9bfc>		
vmoveq.16	d3[0], r0		
strne	r0, [r3], -r0		
bcc	3812d8 <__undef_stack+0x26a778>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
streq	r0, [r0], #-19	; 0xffffffed	
bleq	2c0774 <__undef_stack+0x1a9c14>		
stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}		
strne	r0, [r5], -r0		
bcc	2012f0 <__undef_stack+0xea790>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
		; <UNDEFINED> instruction: 0x06000013	
bleq	2c0738 <__undef_stack+0x1a9bd8>		
andeq	r1, r0, r9, asr #6		
strcs	r1, [r1, -r7, lsl #10]		
andseq	r0, r3, r9, lsl r1		
andeq	r0, r5, r0, lsl #16		
andeq	r1, r0, r9, asr #6		
bleq	4338 <_HEAP_SIZE+0x2338>		
beq	744 <_ABORT_STACK_SIZE+0x344>		
bleq	2c0b68 <__undef_stack+0x1aa008>		
bleq	ec3408 <__undef_stack+0xdac8a8>		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #3339	; 0xd0b	
blcc	2cef64 <__undef_stack+0x1b8404>		
ldmdacc	r3, {r0, r1, r3, r8, fp, lr}		
stceq	0, cr0, [r0], {11}		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e83f48 <__undef_stack+0xd6d3e8>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
movwne	r0, #6944	; 0x1b20	
streq	r0, [sp, #-0]		
bcc	38134c <__undef_stack+0x26a7ec>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
mcreq	0, 0, r0, cr0, cr3, {0}		
adfeqsp	f0, f3, #0.5		
bleq	ec3444 <__undef_stack+0xdac8e4>		
tsteq	r1, r7, lsr #18		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction: 0x01194297	
svceq	0x00000013		
cdpeq	0, 0, cr0, cr3, cr5, {0}		
bleq	ec345c <__undef_stack+0xdac8fc>		
stmdane	r2, {r0, r3, r6, r8, r9, ip}		
beq	40077c <__undef_stack+0x2e9c1c>		
bcc	381380 <__undef_stack+0x26a820>		
tstne	fp, fp, lsl #22		
tstne	r0, r1		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e83f9c <__undef_stack+0xd6d43c>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
eorseq	r1, r4, r0, lsl #4		
bleq	e83fb4 <__undef_stack+0xd6d454>		
movtne	r0, #39739	; 0x9b3b	
bleq	4c07b0 <__undef_stack+0x3a9c50>		
andne	r1, r1, #1073741824	; 0x40000000	
strne	r0, [r0], #-6		
ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>	
bleq	e83fcc <__undef_stack+0xd6d46c>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
strne	r0, [r0, #-25]	; 0xffffffe7	
teqne	r1, #-2147483637	; 0x8000000b	
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
andeq	r1, r5, r0, lsl #12		
stmdane	r2, {r0, r4, r5, r8, r9, ip}		
ldcne	0, cr0, [r7, #-0]		
tstne	r3, r1, lsl #2		
stmdapl	r6, {r0, r9, ip}		
andeq	r5, fp, fp, lsl #18		
andeq	r1, r5, r0, lsl #16		
bleq	7054c4 <__undef_stack+0x5ee964>		
tsteq	r9, r0		
tsteq	r3, r1, lsl #18		
bne	858 <_SUPERVISOR_STACK_SIZE+0x58>		
movtne	r0, #36897	; 0x9021	
andeq	r0, r0, pc, lsr #22		
movweq	r3, #1051	; 0x41b	
blcc	2cf054 <__undef_stack+0x1b84f4>		
svccc	0x0013490b		
andseq	r0, r8, r9, lsl r2		
mrsne	r0, (UNDEF: 1)		
movwne	r2, #58625	; 0xe501	
blne	38145c <__undef_stack+0x26a8fc>		
andne	r1, r1, #-2147483645	; 0x80000003	
andseq	r1, r7, r6		
eoreq	r0, r4, r0, lsl #4		
bleq	f8346c <__undef_stack+0xe6c90c>		
andeq	r0, r0, r3, lsl #28		
movweq	r1, #1539	; 0x603	
blcc	2cf084 <__undef_stack+0x1b8524>		
andseq	r4, r3, fp, lsl #18		
eoreq	r0, r4, r0, lsl #8		
bleq	f83484 <__undef_stack+0xe6c924>		
andeq	r0, r0, r3, lsl #16		
movweq	r1, #1541	; 0x605	
blcc	2cf084 <__undef_stack+0x1b8524>		
andseq	r4, r3, fp, lsl #18		
teqeq	lr, r0, lsl #12		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec355c <__undef_stack+0xdac9fc>		
movtne	r1, #39207	; 0x9927	
movwne	r0, #6944	; 0x1b20	
streq	r0, [r7, #-0]		
bcc	381484 <__undef_stack+0x26a924>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
stmdaeq	r0, {r0, r1, r4}		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e840a0 <__undef_stack+0xd6d540>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}		
bleq	8055c0 <__undef_stack+0x6eea60>		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #1289	; 0x509	
blcc	2cf0e0 <__undef_stack+0x1b8580>		
andseq	r4, r3, r5, lsl #18		
teqeq	lr, r0, lsl #20		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec35a0 <__undef_stack+0xdaca40>		
bleq	806d58 <__undef_stack+0x6f01f8>		
andeq	r1, r0, r1, lsl #6		
movweq	r3, #1035	; 0x40b	
blcc	2cf100 <__undef_stack+0x1b85a0>		
andseq	r4, r3, r5, lsl #18		
teqeq	lr, r0, lsl #24		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec35c0 <__undef_stack+0xdaca60>		
movtne	r1, #39207	; 0x9927	
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
andeq	r0, r5, r0, lsl #26		
bleq	e840fc <__undef_stack+0xd6d59c>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #14		
tstcc	r1, lr, lsl #28		
andne	r1, r1, #-1073741820	; 0xc0000004	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
streq	r0, [pc, #-0]	; 90c <_SUPERVISOR_STACK_SIZE+0x10c>	
andseq	r3, r3, #0, 2		
andne	r0, r0, r7, lsl r0		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e84128 <__undef_stack+0xd6d5c8>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
andeq	r1, r5, r0, lsl #2		
bleq	e84140 <__undef_stack+0xd6d5e0>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #16		
tstcc	r0, r2, lsl r5		
andseq	r0, r8, r3, lsl r2		
eorseq	r1, r4, r0, lsl #6		
bleq	e84158 <__undef_stack+0xd6d5f8>		
movtne	r0, #39739	; 0x9b3b	
ldcne	0, cr0, [r4, #-0]		
tstne	r3, r1, lsl #2		
stmdapl	r6, {r0, r9, ip}		
andeq	r5, fp, fp, lsl #18		
tsteq	sp, r0, lsl #10		
tsteq	r1, r1, lsr r3		
bleq	16021b4 <__undef_stack+0x14eb654>		
movwne	r0, #7001	; 0x1b59	
bleq	580974 <__undef_stack+0x469e14>		
andne	r1, r1, #1073741824	; 0x40000000	
strne	r0, [r0, -r6]		
teqne	r1, #52	; 0x34	
andeq	r1, r0, r2, lsl #14		
svccc	0x00012e18		
bcc	3815f0 <__undef_stack+0x26aa90>		
strcs	r3, [r5, -fp, lsl #22]		
andne	r1, r1, #1073741830	; 0x40000006	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
ldreq	r0, [r9, #-0]		
bcc	3815a4 <__undef_stack+0x26aa44>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r8, r3, lsl r2		
andeq	r1, r5, r0, lsl #20		
bleq	e841c0 <__undef_stack+0xd6d660>		
movtne	r0, #38203	; 0x953b	
andeq	r1, r0, r2, lsl #14		
tstcc	r1, fp, lsl sp		
andne	r1, r1, #-1073741820	; 0xc0000004	
stmdbpl	fp, {r1, r2, fp, ip, lr}		
stcne	0, cr0, [r0], {5}		
teqne	r1, #1073741831	; 0x40000007	
		; <UNDEFINED> instruction: 0x06120111	
ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8	
andeq	r1, r0, r1, lsl #6		
tstcc	r1, sp, lsl lr		
andne	r1, r1, #-1073741820	; 0xc0000004	
ldrls	r4, [r8, -r6]		
andeq	r1, r0, r2, asr #18		
tsteq	r1, r0, lsl #2		
bleq	4c4288 <__undef_stack+0x3ad728>		
cdpeq	14, 1, cr0, cr11, cr3, {0}		
		; <UNDEFINED> instruction: 0x06120111	
andeq	r1, r0, r0, lsl r7		
bleq	9a0c <SLCRlockKey+0x2391>		
movweq	r3, #48651	; 0xbe0b	
movweq	r0, #14		
mcreq	0, 0, r0, cr3, cr6, {0}		
bleq	ec36fc <__undef_stack+0xdacb9c>		
andeq	r1, r0, r9, asr #6		
bleq	9a2c <SLCRlockKey+0x23b1>		
movweq	r3, #48651	; 0xbe0b	
streq	r0, [r0, #-8]		
stmdaeq	r3, {r1, r2, r4}		
bleq	ec3714 <__undef_stack+0xdacbb4>		
andeq	r1, r0, r9, asr #6		
svccc	0x00012e06		
bcc	38169c <__undef_stack+0x26ab3c>		
strcs	r3, [fp, -fp, lsl #22]		
andne	r1, r1, #1073741830	; 0x40000006	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
streq	r0, [r7, #-0]		
bcc	381650 <__undef_stack+0x26aaf0>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
addhi	r0, r9, #0, 16		
tsteq	r1, r1, lsl #2		
movwne	r1, #4913	; 0x1331	
bhi	240a68 <__undef_stack+0x129f08>		
andeq	r0, r0, #-2147483616	; 0x80000020	
stmdane	r2, {r3, r4, r8, ip, pc}^		
stmdbhi	sl, {}	; <UNPREDICTABLE>	
smlabbne	r1, r2, r1, r0		
stmdbne	r2, {r0, r8, sl, ip, pc}^		
andeq	r1, r0, r1, lsr r3		
movweq	r3, #1035	; 0x40b	
blcc	2cf2a8 <__undef_stack+0x1b8748>		
andseq	r4, r3, #180224	; 0x2c000	
stceq	0, cr0, [r0], {23}		
mcreq	0, 0, r0, cr3, cr4, {1}		
bleq	ec3780 <__undef_stack+0xdacc20>		
strne	r1, [r2, -r9, asr #6]		
stmdbhi	sp, {}	; <UNPREDICTABLE>	
smlabbne	r0, r2, r1, r0		
andseq	r3, r3, r1, lsl #2		
andeq	r0, pc, r0, lsl #28		
movtne	r0, #39691	; 0x9b0b	
cdpcs	0, 0, cr0, cr15, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf2f4 <__undef_stack+0x1b8794>		
ldccc	7, cr2, [r9], {11}		
andseq	r0, r3, r9, lsl r1		
andeq	r1, r5, r0		
andeq	r1, r0, r9, asr #6		
svccc	0x00012e11		
bcc	381738 <__undef_stack+0x26abd8>		
strcs	r3, [fp, -fp, lsl #22]		
ldccc	9, cr4, [r3], {25}		
andeq	r0, r0, r9, lsl r0		
andne	r1, r0, r1, lsl #2		
andne	r1, r1, #-2147483647	; 0x80000001	
blne	2016f0 <__undef_stack+0xeab90>		
movwne	r2, #34056	; 0x8508	
andeq	r0, r0, r5		
strcs	r1, [r1, #-257]	; 0xfffffeff	
movweq	r1, #45838	; 0xb30e	
tstne	lr, lr, lsl #22		
andne	r1, r6, r1, lsl #4		
andeq	r0, r0, #23		
bleq	2c0b9c <__undef_stack+0x1aa03c>		
vmoveq.16	d3[0], r0		
strcs	r0, [r3], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
teqeq	lr, r0, lsl #8		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec3810 <__undef_stack+0xdaccb0>		
tsteq	r1, r7, lsr #18		
stmdane	r0, {r1, r4, r9, sl}^		
mulseq	r9, r7, r2		
andeq	r0, r5, r0, lsl #10		
bleq	e84348 <__undef_stack+0xd6d7e8>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #16		
tsteq	r1, r0, lsl #2		
bleq	4c43e0 <__undef_stack+0x3ad880>		
cdpeq	14, 1, cr0, cr11, cr3, {0}		
		; <UNDEFINED> instruction: 0x06120111	
andeq	r1, r0, r0, lsl r7		
bleq	9b64 <SLCRlockKey+0x24e9>		
movweq	r3, #48651	; 0xbe0b	
movweq	r0, #14		
bleq	2c0bf8 <__undef_stack+0x1aa098>		
stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}		
strne	r0, [r4], -r0		
bcc	381774 <__undef_stack+0x26ac14>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
streq	r0, [r0, #-19]	; 0xffffffed	
bleq	2c0bbc <__undef_stack+0x1aa05c>		
andeq	r1, r0, r9, asr #6		
svccc	0x00012e06		
bcc	3817f0 <__undef_stack+0x26ac90>		
strcs	r3, [fp, -fp, lsl #22]		
tstne	r3, r9, lsl r9		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #1287	; 0x507	
blcc	2cf3e0 <__undef_stack+0x1b8880>		
andseq	r4, r3, #180224	; 0x2c000	
stmdaeq	r0, {r0, r1, r2, r4}		
mcreq	0, 0, r0, cr3, cr4, {1}		
bleq	ec38a0 <__undef_stack+0xdacd40>		
stmdane	r2, {r0, r3, r6, r8, r9, ip}		
strcc	r0, [r9], #-0		
bcc	3817c4 <__undef_stack+0x26ac64>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
ldccc	15, cr3, [r9], {19}		
andeq	r0, r0, r9, lsl r0		
strcs	r1, [r1, #-257]	; 0xfffffeff	
movweq	r1, #45838	; 0xb30e	
tstne	lr, lr, lsl #22		
andne	r1, r6, r1, lsl #4		
andeq	r0, r0, #23		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e843f8 <__undef_stack+0xd6d898>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
tsteq	r1, r9, asr #6		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction: 0x01194297	
movweq	r0, #19		
stmdaeq	r3, {r0, r2}		
bleq	ec38f0 <__undef_stack+0xdacd90>		
strne	r1, [r2, -r9, asr #6]		
strcs	r0, [r4], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
mrsne	r0, (UNDEF: 1)		
movwne	r2, #58625	; 0xe501	
blne	381850 <__undef_stack+0x26acf0>		
andne	r1, r1, #-2147483645	; 0x80000003	
andseq	r1, r7, r6		
eoreq	r0, r4, r0, lsl #4		
bleq	f83860 <__undef_stack+0xe6cd00>		
andeq	r0, r0, r3, lsl #16		
bleq	9c48 <SLCRlockKey+0x25cd>		
movweq	r3, #48651	; 0xbe0b	
streq	r0, [r0], #-14		
mcreq	0, 0, r0, cr3, cr6, {0}		
bleq	ec3934 <__undef_stack+0xdacdd4>		
andeq	r1, r0, r9, asr #6		
movweq	r1, #4869	; 0x1305	
bcc	2c3890 <__undef_stack+0x1acd30>		
tsteq	fp, fp, lsl #22		
		; <UNDEFINED> instruction: 0x06000013	
cdpeq	0, 0, cr0, cr3, cr13, {0}		
bleq	ec3950 <__undef_stack+0xdacdf0>		
bleq	e05990 <__undef_stack+0xceee30>		
mrseq	r0, (UNDEF: 7)		
tsteq	r3, r1, lsl #18		
stmdaeq	r0, {r0, r1, r4}		
movtne	r0, #36897	; 0x9021	
andeq	r0, r0, pc, lsr #22		
svccc	0x00012e09		
bcc	3818ec <__undef_stack+0x26ad8c>		
strcs	r3, [fp, -fp, lsl #22]		
tstne	r3, r9, lsl r9		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #1290	; 0x50a	
blcc	2cf4c4 <__undef_stack+0x1b8964>		
andseq	r4, r3, #180224	; 0x2c000	
bleq	d08 <_SUPERVISOR_STACK_SIZE+0x508>		
stmdaeq	r3, {r0, r2}		
bleq	ec399c <__undef_stack+0xdace3c>		
stmdane	r2, {r0, r3, r6, r8, r9, ip}		
svceq	0x000c0000		
stmdbmi	fp, {r8, r9, fp}		
andeq	r0, r0, r3, lsl r0		
strcs	r1, [r1, #-257]	; 0xfffffeff	
movweq	r1, #45838	; 0xb30e	
tstne	lr, lr, lsl #22		
andne	r1, r6, r1, lsl #4		
andeq	r0, r0, #23		
bleq	2c0d6c <__undef_stack+0x1aa20c>		
vmoveq.16	d3[0], r0		
strcs	r0, [r3], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
teqeq	lr, r0, lsl #8		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec39e0 <__undef_stack+0xdace80>		
movtne	r1, #39207	; 0x9927	
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
andeq	r0, r5, r0, lsl #10		
bleq	e82d1c <__undef_stack+0xd6c1bc>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #14		
svccc	0x00012e06		
bcc	381984 <__undef_stack+0x26ae24>		
strcs	r3, [fp, -fp, lsl #22]		
tstne	r3, r9, lsl r9		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
mrseq	r0, (UNDEF: 0)		
mcreq	1, 1, r0, cr5, cr1, {0}		
vmoveq.32	d3[0], r0		
tsteq	r1, fp, lsl lr		
		; <UNDEFINED> instruction: 0x17100612	
strcs	r0, [r2], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, lr, fp, lsl #6		
eoreq	r0, r4, r0, lsl #6		
bleq	f83984 <__undef_stack+0xe6ce24>		
andeq	r0, r0, r3, lsl #16		
movweq	r1, #1540	; 0x604	
blcc	2cf59c <__undef_stack+0x1b8a3c>		
andseq	r4, r3, fp, lsl #18		
teqeq	lr, r0, lsl #10		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec3a5c <__undef_stack+0xdacefc>		
movtne	r1, #39207	; 0x9927	
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
andeq	r0, r5, r0, lsl #12		
bleq	e82d98 <__undef_stack+0xd6c238>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #14		
movweq	r0, #1287	; 0x507	
blcc	2cf5d4 <__undef_stack+0x1b8a74>		
andseq	r4, r3, #180224	; 0x2c000	
stmdaeq	r0, {r0, r1, r2, r4}		
andeq	r8, r1, r9, lsl #5		
teqne	r1, #1073741828	; 0x40000004	
cdpcs	0, 0, cr0, cr9, cr0, {0}		
tsteq	r9, #0, 30		
blcc	2cf5f0 <__undef_stack+0x1b8a90>		
ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}		
andseq	r3, r9, r3, lsl ip		
andeq	r0, pc, r0, lsl #20		
movtne	r0, #39691	; 0x9b0b	
mrseq	r0, (UNDEF: 0)		
mcreq	1, 1, r0, cr5, cr1, {0}		
vmoveq.32	d3[0], r0		
tsteq	r1, fp, lsl lr		
		; <UNDEFINED> instruction: 0x17100612	
strcs	r0, [r2], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
eoreq	r0, r4, r0, lsl #6		
bleq	f83a1c <__undef_stack+0xe6cebc>		
andeq	r0, r0, r3, lsl #28		
bleq	4a08 <_HEAP_SIZE+0x2a08>		
andseq	r4, r3, fp, lsl #18		
teqeq	lr, r0, lsl #10		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec3af0 <__undef_stack+0xdacf90>		
movtne	r1, #39207	; 0x9927	
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
andeq	r0, r5, r0, lsl #12		
bleq	e82e2c <__undef_stack+0xd6c2cc>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #14		
movweq	r0, #1287	; 0x507	
blcc	2cf668 <__undef_stack+0x1b8b08>		
andseq	r4, r3, #180224	; 0x2c000	
stmdaeq	r0, {r0, r1, r2, r4}		
stmdaeq	r3, {r2, r4, r5}		
bleq	ec3b28 <__undef_stack+0xdacfc8>		
strne	r1, [r2, -r9, asr #6]		
stmdbhi	r9, {}	; <UNPREDICTABLE>	
smlabbne	r0, r2, r1, r0		
andseq	r3, r3, r1, lsl #2		
eoreq	r0, lr, r0, lsl #20		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec3b44 <__undef_stack+0xdacfe4>		
movtne	r1, #39207	; 0x9927	
andeq	r1, r0, ip, lsr r9		
tsteq	r1, r0, lsl #2		
bleq	4c4700 <__undef_stack+0x3adba0>		
cdpeq	14, 1, cr0, cr11, cr3, {0}		
		; <UNDEFINED> instruction: 0x06120111	
andeq	r1, r0, r0, lsl r7		
bleq	9e84 <SLCRlockKey+0x2809>		
movweq	r3, #48651	; 0xbe0b	
movweq	r0, #8		
bleq	2c0f18 <__undef_stack+0x1aa3b8>		
vmoveq.16	d3[0], r0		
svceq	0x00040000		
stmdbmi	fp, {r8, r9, fp}		
streq	r0, [r0, #-19]	; 0xffffffed	
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e846ac <__undef_stack+0xd6db4c>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
tsteq	r1, r9, asr #6		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction: 0x01194297	
		; <UNDEFINED> instruction: 0x06000013	
stmdaeq	r3, {r0, r2}		
bleq	ec3ba4 <__undef_stack+0xdad044>		
strne	r1, [r2, -r9, asr #6]		
streq	r0, [r7, #-0]		
bcc	381ac8 <__undef_stack+0x26af68>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
eorseq	r0, r4, r0, lsl #16		
bleq	e82ee4 <__undef_stack+0xd6c384>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #14		
orreq	r8, r2, r9, lsl #18		
mrscc	r1, (UNDEF: 17)		
beq	f38 <_SUPERVISOR_STACK_SIZE+0x738>		
smlabbeq	r1, r9, r2, r8		
teqne	r1, #1073741828	; 0x40000004	
andeq	r1, r0, r1, lsl #6		
orreq	r8, r2, fp, lsl #20		
tstls	r8, r0, lsl #4		
andeq	r1, r0, r2, asr #16		
svccc	0x00012e0c		
bcc	381b70 <__undef_stack+0x26b010>		
strcs	r3, [fp, -fp, lsl #22]		
andseq	r3, r9, r9, lsl ip		
andeq	r0, r5, r0, lsl #26		
andeq	r1, r0, r9, asr #6		
tsteq	r1, r0, lsl #2		
bleq	4c47b8 <__undef_stack+0x3adc58>		
cdpeq	14, 1, cr0, cr11, cr3, {0}		
		; <UNDEFINED> instruction: 0x06120111	
andeq	r1, r0, r0, lsl r7		
bleq	9f3c <SLCRlockKey+0x28c1>		
movweq	r3, #48651	; 0xbe0b	
movweq	r0, #8		
bleq	2c0fd0 <__undef_stack+0x1aa470>		
vmoveq.16	d3[0], r0		
strne	r0, [r4], -r0		
bcc	381b4c <__undef_stack+0x26afec>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
streq	r0, [r0, #-19]	; 0xffffffed	
mcreq	0, 0, r0, cr3, cr6, {0}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
andeq	r1, r0, r9, asr #6		
bleq	46b7c <SLCRL2cRamConfig+0x2697a>		
blcc	2cf794 <__undef_stack+0x1b8c34>		
andseq	r0, r3, fp, lsl #2		
andeq	r0, sp, r0, lsl #14		
bleq	e84780 <__undef_stack+0xd6dc20>		
movtne	r0, #39739	; 0x9b3b	
mrseq	r0, (UNDEF: 8)		
tsteq	r3, r1, lsl #18		
stmdbeq	r0, {r0, r1, r4}		
movtne	r0, #36897	; 0x9021	
andeq	r0, r0, pc, lsr #22		
bleq	45bb8 <SLCRL2cRamConfig+0x259b6>		
blcc	2cf7c0 <__undef_stack+0x1b8c60>		
andseq	r0, r3, fp, lsl #2		
andeq	r0, sp, r0, lsl #22		
bleq	e847ac <__undef_stack+0xd6dc4c>		
movtne	r0, #39739	; 0x9b3b	
andeq	r0, r0, r8, lsr fp		
bleq	4bdc <_HEAP_SIZE+0x2bdc>		
stceq	0, cr0, [r0, #-44]	; 0xffffffd4	
mcreq	1, 0, r0, cr3, cr3, {0}		
bleq	e83be4 <__undef_stack+0xd6d084>		
movwne	r0, #6971	; 0x1b3b	
stceq	0, cr0, [lr, #-0]		
bcc	201bc4 <__undef_stack+0xeb064>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andeq	r3, fp, r3, lsl r8		
andeq	r0, pc, r0, lsl #30		
movtne	r0, #39691	; 0x9b0b	
tstne	r0, #0		
bleq	381be0 <__undef_stack+0x26b080>		
blcc	2cf7f4 <__undef_stack+0x1b8c94>		
andseq	r0, r3, fp, lsl #2		
andeq	r1, sp, r0, lsl #2		
bleq	e847f8 <__undef_stack+0xd6dc98>		
movtne	r0, #39739	; 0x9b3b	
andeq	r0, r0, r8, lsr r5		
smladcs	r0, r2, r5, r1		
movwne	r0, #25		
stmdbne	r7!, {r0, r2, r4, r8}		
movwne	r1, #4937	; 0x1349	
ldreq	r0, [r4, #-0]		
andseq	r4, r3, r0, lsl #18		
tsteq	r3, r0, lsl #10		
streq	r0, [fp, #-3587]	; 0xfffff1fd	
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
andeq	r1, r0, r1, lsl #6		
movweq	r0, #3350	; 0xd16	
blcc	2cf85c <__undef_stack+0x1b8cfc>		
ldmdacc	r3, {r0, r2, r8, fp, lr}		
strne	r0, [r0, -fp]		
cdpeq	0, 0, cr0, cr3, cr13, {0}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
ldreq	r1, [r8, #-841]!	; 0xfffffcb7	
ldrcs	r0, [r8], -r0		
andseq	r4, r3, r0, lsl #18		
tsteq	r3, r0, lsl #18		
bleq	2c4854 <__undef_stack+0x1adcf4>		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
andeq	r1, r0, r1, lsl #6		
bleq	45cbc <SLCRL2cRamConfig+0x25aba>		
blcc	2cf884 <__undef_stack+0x1b8d24>		
andseq	r0, r3, r5, lsl #2		
tsteq	r7, r0, lsl #22		
bleq	e83c90 <__undef_stack+0xd6d130>		
movwne	r0, #5435	; 0x153b	
ldceq	0, cr0, [ip, #-0]		
bcc	381c70 <__undef_stack+0x26b110>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
stcne	0, cr0, [r0, #-76]	; 0xffffffb4	
stmdbne	r7!, {r0, r2, r4, r8}		
andeq	r1, r0, r1, lsl #6		
svccc	0x00002e1e		
bcc	381cec <__undef_stack+0x26b18c>		
strcs	r3, [fp, -fp, lsl #22]		
tstne	r3, r9, lsl r9		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
ldrcc	r0, [pc], #-0	; 109c <CRValMmuCac+0x97>	
bcc	381ca0 <__undef_stack+0x26b140>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
ldccc	15, cr3, [r9], {19}		
andeq	r0, r0, r9, lsl r0		
strcs	r1, [r1, #-257]	; 0xfffffeff	
movweq	r1, #45838	; 0xb30e	
tstne	lr, lr, lsl #22		
andne	r1, r6, r1, lsl #4		
andeq	r0, r0, #23		
bleq	2c1154 <__undef_stack+0x1aa5f4>		
vmoveq.16	d3[0], r0		
strne	r0, [r3], -r0		
bcc	381cd0 <__undef_stack+0x26b170>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
streq	r0, [r0], #-19	; 0xffffffed	
bleq	2c116c <__undef_stack+0x1aa60c>		
stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}		
strne	r0, [r5], -r0		
bcc	201ce8 <__undef_stack+0xeb188>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
		; <UNDEFINED> instruction: 0x06000013	
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e84904 <__undef_stack+0xd6dda4>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
tsteq	r1, r9, asr #6		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction: 0x01194297	
smladeq	r0, r3, r0, r0		
andeq	r8, r1, r9, lsl #5		
addsmi	r0, r5, #1073741828	; 0x40000004	
andseq	r3, r3, r9, lsl r1		
teqeq	lr, r0, lsl #16		
mcreq	9, 0, r1, cr3, cr15, {1}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
movtne	r1, #39207	; 0x9927	
andeq	r1, r0, ip, lsr r9		
stmdbmi	r0, {r0, r3, r8, sl}		
andeq	r0, r0, r3, lsl r0		
strcs	r1, [r1, #-257]	; 0xfffffeff	
movweq	r1, #45838	; 0xb30e	
tstne	lr, lr, lsl #22		
andne	r1, r6, r1, lsl #4		
andeq	r0, r0, #23		
bleq	2c11dc <__undef_stack+0x1aa67c>		
vmoveq.16	d3[0], r0		
strne	r0, [r3], -r0		
bcc	381d58 <__undef_stack+0x26b1f8>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
streq	r0, [r0], #-19	; 0xffffffed	
bleq	2c11f4 <__undef_stack+0x1aa694>		
stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}		
strne	r0, [r5], -r0		
bcc	201d70 <__undef_stack+0xeb210>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
		; <UNDEFINED> instruction: 0x06000013	
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e8498c <__undef_stack+0xd6de2c>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
andeq	r0, r5, r0, lsl #14		
bleq	e831a4 <__undef_stack+0xd6c644>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #14		
orreq	r8, r2, r8, lsl #18		
strls	r1, [r1, #-256]	; 0xffffff00	
teqne	r1, #1081344	; 0x108000	
cdpcs	0, 0, cr0, cr9, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf9f0 <__undef_stack+0x1b8e90>		
ldccc	7, cr2, [r9], {5}		
beq	1224 <CRValMmuCac+0x21f>		
movtne	r0, #36869	; 0x9005	
mrseq	r0, (UNDEF: 0)		
mcreq	1, 1, r0, cr5, cr1, {0}		
vmoveq.32	d3[0], r0		
tsteq	r1, fp, lsl lr		
		; <UNDEFINED> instruction: 0x17100612	
strcs	r0, [r2], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, lr, fp, lsl #6		
andseq	r0, r6, r0, lsl #6		
bleq	e849f8 <__undef_stack+0xd6de98>		
movtne	r0, #39739	; 0x9b3b	
strcs	r0, [r4], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
andseq	r0, r6, r0, lsl #10		
bleq	e83210 <__undef_stack+0xd6c6b0>		
movtne	r0, #39739	; 0x9b3b	
cdpcs	0, 0, cr0, cr6, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cfa4c <__undef_stack+0x1b8eec>		
tstne	r9, fp, lsl #14		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #1287	; 0x507	
blcc	2cfa64 <__undef_stack+0x1b8f04>		
andseq	r4, r3, #180224	; 0x2c000	
stmdaeq	r0, {r0, r1, r2, r4}		
smlabbeq	r1, r9, r2, r8		
teqne	r1, #1073741828	; 0x40000004	
andeq	r1, r0, r1, lsl #6		
orreq	r8, r2, r9, lsl #20		
tstls	r8, r0, lsl #4		
andeq	r1, r0, r2, asr #16		
orreq	r8, r2, sl, lsl #18		
strls	r1, [r1, #-257]	; 0xfffffeff	
teqne	r1, #1081344	; 0x108000	
cdpcs	0, 0, cr0, cr11, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cfa9c <__undef_stack+0x1b8f3c>		
ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}		
andne	r1, r1, #-1073741820	; 0xc0000004	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
stmdbhi	ip, {}	; <UNPREDICTABLE>	
smlabbne	r1, r2, r1, r0		
andseq	r3, r3, r1, lsl #2		
teqeq	lr, r0, lsl #26		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec3f74 <__undef_stack+0xdad414>		
movtne	r1, #39207	; 0x9927	
movwne	r1, #6460	; 0x193c	
streq	r0, [lr, #-0]		
andseq	r4, r3, r0, lsl #18		
teqeq	lr, r0, lsl #30		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec3f90 <__undef_stack+0xdad430>		
ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}		
andseq	r0, r0, ip, asr #10		
andseq	r0, r0, r8, asr r5		
svcls	0x00300002		
andseq	r0, r0, r8, asr r5		
andseq	r0, r0, ip, asr r5		
svcls	0x00300002		
andseq	r0, r0, r4, ror r5		
andseq	r0, r0, r0, lsl #11		
svcls	0x00300002		
andseq	r0, r0, r0, lsl #11		
mulseq	r0, r0, r5		
svcls	0x00300002		
mulseq	r0, r0, r5		
mulseq	r0, ip, r5		
svcls	0x00300002		
mulseq	r0, r0, r5		
mulseq	r0, ip, r5		
svcls	0x00300002		
mulseq	r0, ip, r5		
		; <UNDEFINED> instruction: 0x001005d4	
subseq	r0, ip, r1		
andeq	r0, r0, r0		
strle	r0, [r0], #-0		
and	r1, r0, r5		
tsteq	r0, r5		
strbeq	r5, [r0, #0]!		
		; <UNDEFINED> instruction: 0x06200010	
andeq	r0, r4, r0, lsl r0		
svcls	0x005001f3		
		; <UNDEFINED> instruction: 0x001005d4	
andseq	r0, r0, r0, ror #11		
svcls	0x00300002		
andseq	r0, r0, r0, ror #11		
andseq	r0, r0, r0, lsr #12		
subseq	r0, r6, r1		
andeq	r0, r0, r0		
and	r0, r0, r0		
stmda	r0, {r0, r2, ip}		
andeq	r1, r0, #5		
ldm	pc, {ip, sp}	; <UNPREDICTABLE>	
andeq	r1, r0, r5		
tsteq	r0, r6		
streq	r5, [r0], -r0, lsl #8		
		; <UNDEFINED> instruction: 0x06030010	
andeq	r0, r1, r0, lsl r0		
andne	r0, r6, r2, asr r3		
andne	r0, r6, r0, lsl #8		
strvc	r0, [r0], #-768	; 0xfffffd00	
		; <UNDEFINED> instruction: 0x06049f7f	
		; <UNDEFINED> instruction: 0x06200010	
andeq	r0, r1, r0, lsl r0		
andeq	r0, r0, r4, asr r0		
andeq	r0, r0, r0		
adcne	sl, sl, r0, lsl #16		
adcne	r2, fp, r0, lsl #22		
andpl	r0, r0, r0, lsl #2		
andseq	sl, r0, r8, lsr #21		
		; <UNDEFINED> instruction: 0x0010aab4	
svcls	0x00300002		
		; <UNDEFINED> instruction: 0x0010aab4	
		; <UNDEFINED> instruction: 0x0010aab8	
svcls	0x00300002		
		; <UNDEFINED> instruction: 0x0010aad4	
andseq	sl, r0, fp, lsr #22		
subseq	r0, r1, r1		
andeq	r0, r0, r0		
strle	r0, [r0], #-0		
str	r1, [r0], #-170	; 0xffffff56	
andeq	r1, r0, #170	; 0xaa	
addseq	r3, pc, r0		
andeq	r0, r0, r0		
str	r0, [r0], #-0		
stmda	r0, {r1, r3, r5, r7, ip}		
andeq	r1, r0, #170	; 0xaa	
addseq	r3, pc, r0		
blcs	4430 <_HEAP_SIZE+0x2430>		
smlatbeq	r0, fp, r0, r1		
blge	ad498c <__undef_stack+0x9bde2c>		
blge	e001d0 <__undef_stack+0xce9670>		
andeq	r0, r4, r0, lsl r0		
svcls	0x0073c474		
andseq	sl, r0, r0, lsl #22		
andseq	sl, r0, r0, lsl fp		
svcls	0x00300002		
andseq	sl, r0, r0, lsl fp		
andseq	sl, r0, r4, lsl fp		
svcls	0x00300002		
andeq	r0, r0, r8, lsl r0		
ldmdane	r0, {r0}^		
strcc	r0, [r0], #-0		
mrseq	r0, (UNDEF: 0)		
eorseq	r5, r4, r0, lsl #8		
subeq	r0, r4, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r8, lsl r0		
ldmdane	r0, {r0}^		
strcc	r0, [r0], #-0		
mrseq	r0, (UNDEF: 0)		
eorseq	r5, r4, r0, lsl #8		
subeq	r0, r4, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, r4, lsr r0		
ldrbcc	r0, [r4], #-1		
strmi	r0, [r0], #-0		
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r4, r0, r0, lsl #8		
andeq	r6, r0, r0		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r0, rrx		
muleq	r0, r4, r0		
subseq	r0, r0, r1		
andeq	r0, r0, r0		
strmi	r0, [r0], #-0		
stcpl	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
subseq	r5, ip, r0, lsl #2		
addseq	r0, r4, r0		
andeq	r0, r4, r0		
svcls	0x005101f3		
andeq	r0, r0, ip, asr r0		
andeq	r0, r0, r8, lsl #1		
subseq	r0, r1, r1		
andeq	r0, r0, r0		
strls	r0, [r0], #-0		
andgt	r0, r0, r0		
mrseq	r0, (UNDEF: 0)		
sbceq	r5, r0, r0		
sbceq	r0, r7, r0		
andeq	r0, r1, r0		
andeq	ip, r0, r1, asr r7		
andeq	sp, r0, r0, lsl #8		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
stmdage	r0, {}	; <UNPREDICTABLE>	
andgt	r0, r0, r0		
mrseq	r0, (UNDEF: 0)		
sbceq	r5, r0, r0		
sbceq	r0, r7, r0		
andeq	r0, r1, r0		
andeq	ip, r0, r1, asr r7		
andeq	sp, r0, r0, lsl #8		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
stclt	0, cr0, [r0], {-0}		
andgt	r0, r0, r0		
mrseq	r0, (UNDEF: 0)		
sbceq	r5, r0, r0		
sbceq	r0, r7, r0		
andeq	r0, r1, r0		
andeq	ip, r0, r1, asr r7		
andeq	sp, r0, r0, lsl #8		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
strle	r0, [r0], #-0		
stc	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
rsceq	r5, ip, r0		
mrseq	r0, (UNDEF: 8)		
andeq	r0, r1, r0		
andeq	r0, r1, r4, asr r8		
andeq	r1, r1, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
stmda	r0, {}	; <UNPREDICTABLE>	
stc	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
rsceq	r5, ip, r0		
mrseq	r0, (UNDEF: 8)		
andeq	r0, r1, r0		
andeq	r0, r1, r4, asr r8		
andeq	r1, r1, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
stc2	0, cr0, [r0], {-0}		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
tsteq	r0, r1		
tsteq	r8, r0, lsl #8		
tsteq	r8, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r8, lsl r1		
andeq	r0, r0, r8, lsr r1		
ldmdacc	r0, {r0}^		
andvc	r0, r0, r1		
tsteq	r0, r1		
andeq	r5, r0, r0		
andeq	r0, r0, r0		
tsteq	r8, r0		
teqeq	r0, r0		
andeq	r0, r1, r0		
andeq	r3, r1, r1, asr r0		
andeq	r7, r1, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1, lsl #2		
andeq	r0, r0, r0		
andcc	r0, r0, r0		
strvs	r0, [r0], #-1		
tsteq	r0, r1		
andeq	r5, r0, r0, lsl #2		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x01a40000	
bicseq	r0, r4, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r4, asr r0		
andeq	r0, r0, r0		
andeq	lr, r1, r0, lsl #24		
andeq	pc, r1, r0		
andvc	r0, r0, #0, 12		
tstcs	r0, r0, lsl #28		
muleq	r1, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r2, r0, lsl #8		
stfpls	f0, [r0], {-0}		
andeq	r0, r0, r8, lsr #3		
		; <UNDEFINED> instruction: 0x000001b0	
subslt	r0, r0, r1		
stmdalt	r0, {r0}		
streq	r0, [r0, #-1]		
strcc	r7, [r0, -r0]		
		; <UNDEFINED> instruction: 0x01b89f24	
		; <UNDEFINED> instruction: 0x01bf0000	
andeq	r0, r1, r0		
andeq	fp, r1, r0, asr pc		
andeq	sp, r1, r0, lsl #8		
strvc	r0, [r0], #-3328	; 0xfffff300	
strbtcs	r0, [lr], #2304	; 0x900	
msrcs	CPSR_sc, #9216	; 0x2400	
svcls	0x00243701		
		; <UNDEFINED> instruction: 0x000001b4	
andeq	r0, r0, r8, asr #3		
rsbseq	r0, r4, r7		
strteq	r1, [r3], #-2615	; 0xfffff5c9	
muleq	r1, pc, r8	; <UNPREDICTABLE>	
andeq	sp, r1, r0, lsl #16		
movwpl	r0, #256	; 0x100	
andeq	r0, r0, r0, ror #3		
andeq	r0, r0, r4, lsl #4		
ldrbeq	r0, [lr], #-1		
stmdaeq	r0, {r1}		
streq	r0, [r0, #-2]		
cfcpysmi	mvf7, mvf1		
andeq	r9, r8, #36, 30	; 0x90	
andseq	r0, ip, #0		
andeq	r0, r5, r0		
strbcs	r0, [lr], #-116	; 0xffffff8c	
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	lr, r1, r0		
andeq	r1, r2, r0, lsl #24		
strpl	r0, [r0], #-256	; 0xffffff00	
ldrdeq	r0, [r0], -r8		
andeq	r0, r0, ip, ror #3		
svcls	0x00300002		
andeq	r0, r0, ip, ror #3		
andeq	r0, r0, r4, lsl #4		
ldrbeq	r0, [r2], #-1		
stcne	0, cr0, [r0], {2}		
andeq	r0, r0, #2		
addseq	r3, pc, r0		
andeq	r0, r0, r0		
and	r0, r0, r0		
stc	0, cr0, [r0], {1}		
andeq	r0, r0, #1		
ldc	0, cr3, [pc], {0}		
		; <UNDEFINED> instruction: 0xf8000001	
tsteq	r0, r1		
mvnseq	r5, r0, lsl #6		
mvnseq	r0, r0		
andeq	r0, r3, r0		
ldc2	15, cr7, [pc], {115}	; 0x73	
streq	r0, [r0], #-1		
tsteq	r0, r2		
andeq	r5, r0, r0, lsl #6		
andeq	r0, r0, r0		
eoreq	r0, r4, #0		
eorseq	r0, r0, #0		
andeq	r0, r1, r0		
andeq	r3, r2, r4, asr r0		
andeq	r3, r2, r0, lsl #8		
strvc	r0, [r0], #-1280	; 0xfffffb00	
svcls	0x00213400		
andeq	r0, r0, r4, lsr r2		
andeq	r0, r0, ip, lsr r2		
subseq	r0, r4, r1		
andeq	r0, r0, r0		
strcs	r0, [r0], #-0		
strcc	r0, [r0], #-2		
tsteq	r0, r2		
andeq	r5, r0, r0, lsl #8		
andeq	r0, r0, r0		
eorseq	r0, ip, #0		
subeq	r0, r8, #0		
andeq	r0, r1, r0		
andeq	r4, r2, r0, asr r8		
andeq	r5, r2, r0, lsl #8		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
strpl	r0, [r0], #-0		
strvc	r0, [r0], #-2		
tsteq	r0, r2		
rsbseq	r5, r4, #0		
addseq	r0, ip, #0		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r0		
andeq	r5, r2, r0, lsl #8		
andeq	r6, r2, r0, lsl #24		
mrspl	r0, (UNDEF: 16)		
andeq	r0, r0, ip, ror #4		
muleq	r0, ip, r2		
mvnseq	r0, r4		
andeq	r9, r0, r1, asr pc		
andeq	r0, r0, r0		
rsbeq	r0, ip, #0		
addseq	r0, r0, #0		
andeq	r0, r1, r0		
andeq	r0, r0, r1, asr r0		
andeq	r0, r0, r0		
andeq	fp, r2, r0, lsl #16		
andeq	lr, r2, r0, lsl #16		
strpl	r0, [r0], #-256	; 0xffffff00	
andeq	r0, r0, r0, lsl #6		
andeq	r0, r0, r4, lsl #6		
rsbseq	r0, r2, r6		
svcls	0x0021007e		
andeq	r0, r0, r4, lsl #6		
andeq	r0, r0, r8, lsl r3		
subseq	r0, ip, r1		
andeq	r0, r0, r0		
stclt	0, cr0, [r0], {-0}		
strgt	r0, [r0], #-2		
tsteq	r0, r2		
sbceq	r5, r4, #0		
sbceq	r0, ip, #0		
andeq	r0, r5, r0		
ldrtcs	r0, [r7], #-112	; 0xffffff90	
muleq	r2, pc, ip	; <UNPREDICTABLE>	
andeq	sp, r2, r0, lsl #6		
andpl	r0, r0, r0, lsl #2		
ldrdeq	r0, [r0], -r3		
andeq	r0, r0, r8, ror #5		
rsbseq	r0, r4, sp		
stmdbeq	r4!, {r0, r3, r9, sl, fp, sp, lr, pc}		
strdeq	r2, [r3, -fp]!		
addseq	r2, pc, r7, lsr r4	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
stmdagt	r0, {}	; <UNPREDICTABLE>	
stcle	0, cr0, [r0], {2}		
streq	r0, [r0, -r2]		
strcc	r7, [r0, -r0, lsl #8]		
svcls	0x0004231a		
ldrdeq	r0, [r0], -ip		
andeq	r0, r0, ip, ror #5		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
vst4.8	{d0-d3}, [r0], r0		
stmdane	r0, {r1}		
tsteq	r0, r3		
tsteq	r8, #0, 28		
tsteq	ip, #0		
andeq	r0, r5, r0		
strbcs	r0, [lr], #-372	; 0xfffffe8c	
muleq	r3, pc, ip	; <UNPREDICTABLE>	
andeq	r3, r3, r0		
strvc	r0, [r0], #-1280	; 0xfffffb00	
svcls	0x00244e00		
strdeq	r0, [r0], -r4		
andeq	r0, r0, r0, lsr r3		
subseq	r0, r4, r1		
andeq	r0, r0, r0		
stc	0, cr0, [r0], {-0}		
andeq	r0, r0, r2		
andeq	r0, r0, #3		
addseq	r3, pc, r0		
stmdane	r0, {r0, r1}		
tsteq	r0, r3		
tsteq	r8, #0, 4		
teqeq	r0, #0		
andeq	r0, r2, r0		
andeq	r9, r0, r0, lsr pc		
andeq	r0, r0, r0		
rscseq	r0, r4, #0		
movweq	r0, #0		
andeq	r0, r2, r0		
movweq	r9, #3888	; 0xf30	
movweq	r0, #49152	; 0xc000	
andeq	r0, r1, r0		
andeq	r0, r3, r3, asr ip		
andeq	r1, r3, r0		
movwvc	r0, #768	; 0x300	
tsteq	r0, #508	; 0x1fc	
tsteq	r8, #0		
andeq	r0, r1, r0		
andeq	r0, r0, r3, asr r0		
andeq	r0, r0, r0		
andeq	r3, r3, r0, lsl #24		
andeq	r4, r3, r0		
movwvc	r0, #1536	; 0x600	
bne	ffec2b2c <LRemap+0x1ec2b1d>		
muleq	r3, pc, r0	; <UNPREDICTABLE>	
andeq	r4, r3, r0, lsl #16		
movwpl	r0, #256	; 0x100	
andeq	r0, r0, ip, lsr r3		
andeq	r0, r0, r0, asr #6		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
stmdami	r0, {}	; <UNPREDICTABLE>	
strpl	r0, [r0], #-3		
tsteq	r0, r3		
cmpeq	r4, #0		
cmneq	r0, #0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r0, ror #6		
andeq	r0, r0, r0, lsl #7		
subshi	r0, r0, r1		
stmdage	r0, {r0, r1}		
tsteq	r0, r3		
andeq	r5, r0, r0		
andeq	r0, r0, r0		
cmneq	r0, #0		
cmneq	r8, #0		
andeq	r0, r1, r0		
andeq	r7, r3, r1, asr r8		
andeq	sl, r3, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1, lsl #2		
andeq	r0, r0, r0		
stmdavc	r0, {}	; <UNPREDICTABLE>	
stcls	0, cr0, [r0], {3}		
tsteq	r0, r3		
andeq	r5, r0, r0, lsl #2		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x03a80000	
		; <UNDEFINED> instruction: 0x03b40000	
andeq	r0, r1, r0		
andeq	fp, r3, r0, asr r4		
andeq	ip, r3, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
strgt	r0, [r0], #-0		
andle	r0, r0, r3		
tsteq	r0, r3		
bicseq	r5, r0, #0, 6		
bicseq	r0, r4, #0		
andeq	r0, r7, r0		
andeq	r0, sl, r3, ror r0		
ldrle	r2, [pc], #272	; 804 <_SUPERVISOR_STACK_SIZE+0x4>	
stcle	0, cr0, [r0], {3}		
tsteq	r0, r3		
andeq	r5, r0, r0, lsl #6		
andeq	r0, r0, r0		
biceq	r0, r4, #0		
bicseq	r0, r4, #0		
andeq	r0, r1, r0		
andeq	r0, r0, r3, asr r0		
andeq	r0, r0, r0		
andeq	lr, r3, r0, lsl #24		
andeq	pc, r3, r0		
movwvc	r0, #1792	; 0x700	
svc	0x00ff0b00		
mvnseq	r9, #26, 30	; 0x68	
mvnseq	r0, #0		
andeq	r0, r1, r0		
andeq	r0, r0, r3, asr r0		
andeq	r0, r0, r0		
andeq	lr, r3, r0, lsl #24		
andeq	pc, r3, r0		
movwpl	r0, #256	; 0x100	
andeq	r0, r0, r0, lsl r4		
andeq	r0, r0, ip, lsl r4		
mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>	
stmdacs	r0, {r2}		
streq	r0, [r0], #-4		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r2, r4, r0, lsl #16		
andeq	r4, r4, r0, lsl #16		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r8, asr #8		
andeq	r0, r0, r0, ror r4		
subseq	r0, r0, r1		
andeq	r0, r0, r0		
stmdacs	r0, {}	; <UNPREDICTABLE>	
andmi	r0, r0, r4		
tsteq	r0, r4		
strbeq	r5, [r0], #-256	; 0xffffff00	
ldrbteq	r0, [r0], #-0		
andeq	r0, r4, r0		
svcls	0x005101f3		
andeq	r0, r0, r0, asr #8		
andeq	r0, r0, r4, ror #8		
subseq	r0, r1, r1		
andeq	r0, r0, r0		
andne	r0, r0, r0		
stcne	0, cr0, [r0], {5}		
tsteq	r0, r5		
andeq	r5, r0, r0		
andeq	r0, r0, r0		
streq	r0, [r4, #-0]!		
streq	r0, [r8, #-0]!		
andeq	r0, r1, r0		
andeq	r2, r5, r0, asr r8		
andeq	r3, r5, r0		
tstvc	r0, r0, lsl #18		
andeq	r0, r0, r0, lsl #24		
svcls	0x00217236		
andeq	r0, r0, ip, ror #10		
andeq	r0, r0, r0, ror r5		
subsvc	r0, r0, r1		
strvc	r0, [r0, -r5]		
tsteq	r0, r5		
streq	r5, [r8, #256]	; 0x100	
ldreq	r0, [r0]		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r0		
andeq	ip, r5, r0, lsl #8		
andeq	sp, r5, r0		
movwpl	r0, #256	; 0x100	
ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
ldrdeq	r0, [r0], -r4		
rsbseq	r0, r3, r7		
tstcs	r0, sl		
muleq	r5, pc, r4	; <UNPREDICTABLE>	
andeq	sp, r5, r0, lsl #22		
movwpl	r0, #256	; 0x100	
andeq	r0, r0, r4, asr #11		
ldrdeq	r0, [r0], -r4		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
stcle	0, cr0, [r0], {-0}		
str	r0, [r0], #-5		
tsteq	r0, r5		
strbeq	r5, [r4, #0]!		
strbeq	r0, [pc, #0]!	; 980 <_SUPERVISOR_STACK_SIZE+0x180>	
andeq	r0, r1, r0		
andeq	lr, r5, r1, asr pc		
andeq	pc, r5, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0xf8000000	
andne	r0, r0, r5		
tsteq	r0, r6		
ldreq	r5, [ip], -r0		
strteq	r0, [r4], -r0		
andeq	r0, r1, r0		
andeq	r2, r6, r0, asr r4		
andeq	r6, r6, r0, lsl #24		
strpl	r0, [r0], #-256	; 0xffffff00	
strdeq	r0, [r0], -r8		
andeq	r0, r0, r0, lsl r6		
subsne	r0, r1, r1		
stcne	0, cr0, [r0], {6}		
streq	r0, [r0], #-6		
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
muleq	r6, pc, ip	; <UNPREDICTABLE>	
andeq	r3, r6, r0		
mrspl	r0, (UNDEF: 16)		
andeq	r0, r0, r0, lsr r6		
andeq	r0, r0, ip, ror #12		
mvnseq	r0, r4		
andeq	r9, r0, r1, asr pc		
andeq	r0, r0, r0		
streq	r0, [r0, -r0]		
streq	r0, [fp, -r0]		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r0		
andeq	r1, r7, r0, lsl #16		
andeq	r2, r7, r0		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r0, asr #14		
andeq	r0, r0, r4, asr #14		
rsbseq	r0, r3, r6		
svcls	0x001afb09		
andeq	r0, r0, r4, asr #14		
andeq	r0, r0, ip, asr #14		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
andmi	r0, r0, r0		
strmi	r0, [r0], #-7		
tsteq	r0, r7		
andeq	r5, r0, r0, lsl #6		
andeq	r0, r0, r0		
strbeq	r0, [r4, -r0]!		
strbeq	r0, [r8, -r0]!		
andeq	r0, r7, r0		
		; <UNDEFINED> instruction: 0xff0b0073	
ldmvs	pc, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>	
andvc	r0, r0, r7		
tsteq	r0, r7		
andeq	r5, r0, r0, lsl #6		
andeq	r0, r0, r0		
strbeq	r0, [r4, -r0]!		
strbeq	r0, [r8, -r0]!		
andeq	r0, r1, r0		
andeq	r0, r0, r3, asr r0		
andeq	r0, r0, r0		
andeq	r7, r7, r0		
andeq	r7, r7, r0, lsl #24		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, ip, ror r7		
andeq	r0, r0, r0, lsr #15		
subseq	r0, r4, r1		
andeq	r0, r0, r0		
andge	r0, r0, r0		
stmdale	r0, {r0, r1, r2}		
tsteq	r0, r7		
ldrbeq	r5, [r8, r0]		
ldmdaeq	ip, {}^	; <UNPREDICTABLE>	
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, ip, asr r8		
andeq	r0, r0, r0, ror r8		
subsvc	r0, r0, r1		
stcvc	0, cr0, [r0], {8}		
tsteq	r0, r8		
ldmdaeq	ip!, {sl, ip, lr}^		
ldmeq	r4!, {}	; <UNPREDICTABLE>	
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r0, lsr #15		
ldrdeq	r0, [r0], -r8		
ldmdale	r1, {r0}^		
stcpl	0, cr0, [r0], {7}		
streq	r0, [r0], #-8		
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
muleq	r8, pc, ip	; <UNPREDICTABLE>	
andeq	r7, r8, r0, lsl #8		
mrspl	r0, (UNDEF: 16)		
andeq	r0, r0, r4, ror r8		
		; <UNDEFINED> instruction: 0x000008b4	
mvnseq	r0, r4		
andeq	r9, r0, r1, asr pc		
andeq	r0, r0, r0		
strbeq	r0, [r0, r0]		
ldrbeq	r0, [r8, r0]		
andeq	r0, r1, r0		
andeq	sp, r7, r5, asr r8		
andeq	r0, r8, r0		
vsub.i8	d0, d0, d0		
mvnseq	r5, r1		
lfmeq	f2, 4, [pc], {81}	; 0x51	
andne	r0, r0, r8		
tsteq	r0, r8		
ldmdaeq	r0, {r8, sl, ip, lr}		
ldmdaeq	ip, {}^	; <UNPREDICTABLE>	
andeq	r0, r8, r0		
vbsl	q8, q8, <illegal reg q9.5>		
svcls	0x00225101		
andeq	r0, r0, ip, asr r8		
		; <UNDEFINED> instruction: 0x000008b4	
subseq	r0, r5, r1		
andeq	r0, r0, r0		
andge	r0, r0, r0		
stclt	0, cr0, [r0], {7}		
tsteq	r0, r7		
ldrbeq	r5, [r0, r0, lsl #8]		
ldrbeq	r0, [r8, r0]		
andeq	r0, r1, r0		
andeq	sp, r7, r0, asr r8		
andeq	r5, r8, r0, lsl #24		
strpl	r0, [r0], #-256	; 0xffffff00	
andeq	r0, r0, r0, ror #16		
andeq	r0, r0, r8, lsr #17		
ldmdage	r8, {r0}^		
strlt	r0, [r0], #-8		
tsteq	r0, r8		
andeq	r5, r0, r0, lsl #8		
andeq	r0, r0, r0		
strbeq	r0, [r0, r0]		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	r0, r8, r5, asr ip		
andeq	fp, r8, r0, lsl #8		
strpl	r0, [r0, #-256]	; 0xffffff00	
andeq	r0, r0, r0, lsl r8		
andeq	r0, r0, ip, asr r8		
subseq	r0, r5, r1		
andeq	r0, r0, r0		
andcs	r0, r0, r0		
stcpl	0, cr0, [r0], {8}		
andeq	r0, r0, #8		
addseq	r3, pc, r0, lsl #6		
andeq	r0, r0, r0		
stmdacc	r0, {}	; <UNPREDICTABLE>	
stcpl	0, cr0, [r0], {8}		
andeq	r0, r0, #8		
addseq	r3, pc, r0		
andeq	r0, r0, r0		
strlt	r0, [r0], #-0		
stc	0, cr0, [r0], {8}		
tsteq	r0, r8		
stmiaeq	ip!, {ip, lr}^		
ldmdbeq	ip, {}	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	r0, r0, r7, asr r0		
andeq	r0, r0, r0		
andeq	ip, r8, r0, lsl #16		
andeq	lr, r8, r0, lsl #24		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, ip, ror #17		
andeq	r0, r0, ip, lsl r9		
subseq	r0, r7, r1		
andeq	r0, r0, r0		
stcne	0, cr0, [r0], {-0}		
strcc	r0, [r0], #-9		
tsteq	r0, r9		
stmdbeq	r0, {ip, lr}^		
stmdbeq	r8, {}^	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	r4, r9, r0, asr r8		
andeq	r7, r9, r0, lsl #24		
strpl	r0, [r0], #-256	; 0xffffff00	
andeq	r0, r0, ip, ror r9		
andeq	r0, r0, r3, lsl #19		
		; <UNDEFINED> instruction: 0xf0760003	
andeq	r8, r9, pc, lsl #6		
andeq	r8, r9, r0, lsl #8		
strvc	r0, [r0], #-768	; 0xfffffd00	
stmibeq	r4, {r5, r6, r8, r9, sl, fp, ip, pc}		
stmibeq	r0!, {}	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	r0, r0, r4, asr r0		
andeq	r0, r0, r0		
andeq	r1, r9, r0, lsl #24		
andeq	r3, r9, r0, lsl #8		
mrspl	r0, (UNDEF: 16)		
andeq	r0, r0, r4, lsr r9		
andeq	r0, r0, r0, asr #18		
mvnseq	r0, r4		
stmdbeq	r0, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^		
ldmdbeq	r8, {}^	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	r5, r9, r1, asr r8		
andeq	sl, r9, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1, lsl #2		
andeq	r0, r0, r0		
andge	r0, r0, r0		
stmdage	r0, {r0, r3}		
tsteq	r0, r9		
stmibeq	r8!, {ip, lr}		
ldmibeq	r3!, {}	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	fp, r9, r1, asr r3		
andeq	fp, r9, r0, lsl #24		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
streq	r0, [r0], #-0		
mrseq	r0, (UNDEF: 0)		
andeq	r5, r4, r0		
andeq	r0, r8, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>	
andne	r0, r0, r0		
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r1, r0, r0		
andeq	r1, r0, r0, lsl #8		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r8, lsl r0		
mvnseq	r0, r4		
andeq	r9, r0, r0, asr pc		
andeq	r0, r0, r0		
eorseq	r0, r0, r0		
eorseq	r0, r4, r0		
andeq	r0, r1, r0		
andeq	r3, r0, r0, asr r4		
andeq	r4, r0, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
andmi	r0, r0, r0		
stmdami	r0, {}	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF: 0)		
subeq	r5, r8, r0		
rsbeq	r0, r4, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r4, asr #32		
andeq	r0, r0, ip, asr #32		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
strmi	r0, [r0], #-0		
stcmi	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
subeq	r5, ip, r0, lsl #6		
rsbeq	r0, r0, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r0		
andeq	r4, r0, r0, lsl #8		
andeq	r4, r0, r0, lsl #24		
movwvc	r0, #1280	; 0x500	
svcls	0x00254000		
andeq	r0, r0, ip, asr r0		
andeq	r0, r0, r4, rrx		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
strvs	r0, [r0], #-0		
stmdavs	r0, {}	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF: 0)		
rsbeq	r5, r8, r0, lsl #2		
rsbseq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005101f3		
andeq	r0, r0, r0, ror r0		
andeq	r0, r0, r8, ror r0		
ldmdavc	r1, {r0}^		
strls	r0, [r0], #-0		
streq	r0, [r0], #-0		
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r7, r0, r0		
andeq	r7, r0, r0, lsl #16		
mrspl	r0, (UNDEF: 16)		
andeq	r0, r0, r8, ror r0		
andeq	r0, r0, r4, lsl #1		
ldrbhi	r0, [r2], #-1		
strls	r0, [r0], #-0		
mrseq	r0, (UNDEF: 0)		
andeq	r5, r0, r0, lsl #6		
andeq	r0, r0, r0		
rsbseq	r0, r0, r0		
rsbseq	r0, r8, r0		
andeq	r0, r5, r0		
strbcs	r0, [r0, #-113]	; 0xffffff8f	
muleq	r0, pc, r8	; <UNPREDICTABLE>	
andeq	r8, r0, r0, lsl #16		
vmax.u8	d0, d0, d0		
strbcs	r5, [r0, #-257]	; 0xfffffeff	
muleq	r0, pc, r8	; <UNPREDICTABLE>	
andeq	r8, r0, r0, lsl #24		
mrspl	r0, (UNDEF: 16)		
muleq	r0, r4, r0		
muleq	r0, r8, r0		
ldmdals	r0, {r0}^		
andge	r0, r0, r0		
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	sl, r0, r0		
andeq	sl, r0, r0, lsl #16		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r8, lsr #1		
andeq	r0, r0, r0, asr #1		
mvnseq	r0, r4		
andeq	r9, r0, r0, asr pc		
andeq	r0, r0, r0		
adceq	r0, r0, r0		
adceq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	sl, r0, r0, asr r8		
andeq	fp, r0, r0, lsl #8		
andpl	r0, r0, #0, 2		
strheq	r0, [r0], -r4		
andeq	r0, r0, r0, asr #1		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
andge	r0, r0, r0		
stmdage	r0, {}	; <UNPREDICTABLE>	
streq	r0, [r0, #-0]		
andmi	r7, r0, r0		
adceq	r9, r8, r5, lsr #30		
adcseq	r0, r8, r0		
andeq	r0, r6, r0		
ldrshmi	r0, [r0], #-19	; 0xffffffed	
adcseq	r9, r8, r5, lsr #30		
adcseq	r0, ip, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r0		
andeq	r1, r0, r0, lsl #16		
andpl	r0, r0, r0, lsl #12		
cmpls	r1, #-1828716544	; 0x93000000	
andeq	r1, r0, r4, lsl #16		
andeq	r5, r0, r0		
vmax.u8	d0, d0, d0		
strcs	pc, [r0, #-1283]	; 0xfffffafd	
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r5, r0, r0		
andeq	r5, r0, r0, lsl #16		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r8, asr r0		
andeq	r0, r0, r0, lsr #1		
subseq	r0, r8, r1		
andeq	r0, r0, r0		
stmdavc	r0, {}	; <UNPREDICTABLE>	
stcvc	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
rsbseq	r5, ip, r0		
adceq	r0, r0, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r5, asr r0		
andeq	r0, r0, r0		
andeq	r6, r0, r0, lsl #16		
andeq	r6, r0, r0, lsl #24		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, ip, rrx		
andeq	r0, r0, r0, lsr #1		
subseq	r0, r4, r1		
stmdacs	r0, {}	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF: 0)		
eoreq	r5, r8, r0		
eorseq	r0, ip, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r4		
ldrbeq	r0, [r0], #-1		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0, lsl #16		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r8		
andeq	r0, r0, r0, lsl r0		
mvnseq	r0, r4		
andeq	r9, r0, r0, asr pc		
andeq	r0, r4, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r4		
andeq	r0, r0, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
stceq	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
andeq	r5, ip, r0		
andseq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r7		
ldrbeq	r0, [r0, -r1]		
stmdane	r0, {}	; <UNPREDICTABLE>	
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0, lsl #14		
mrspl	r0, (UNDEF: 16)		
andeq	r0, r0, r7		
andeq	r0, r0, r8, lsl r0		
mvnseq	r0, r4		
andeq	r9, r0, r1, asr pc		
andeq	r0, r7, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r2, asr r7		
andeq	r1, r0, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1, lsl #4		
andeq	r0, r0, r0		
stmdane	r0, {}	; <UNPREDICTABLE>	
svcne	0x00000000		
mrseq	r0, (UNDEF: 0)		
andseq	r5, pc, r0		
eorseq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, pc, lsl r0		
svcne	0x00510001		
andcc	r0, r0, r0		
streq	r0, [r0], #-0		
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r1, r0, r0, lsl #16		
andeq	r1, r0, r0, lsl #30		
andpl	r0, r0, #0, 2		
andeq	r0, r0, pc, lsl r0		
andeq	r0, r0, r0, lsr r0		
mvnseq	r0, r4		
andeq	r9, r0, r2, asr pc		
andseq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r1, r0, r0, asr r8		
andeq	r4, r0, r0, lsl #8		
vshl.u8	d0, d0, d0		
ldrmi	r5, [pc], #1	; 113c <CRValMmuCac+0x137>	
stcmi	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
andeq	r5, r0, r0		
andseq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r1, r0, r1, asr r8		
andeq	r4, r0, r0, lsl #8		
vshl.u8	d0, d0, d0		
ldrmi	r5, [pc], #257	; 1168 <CRValMmuCac+0x163>	
stcmi	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
andeq	r5, r0, r0, lsl #2		
andseq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r1, r0, r2, asr r8		
andeq	r3, r0, r0, lsl #24		
strpl	r0, [r0], -r0, lsl #2		
andeq	r0, r0, ip, lsr r0		
andeq	r0, r0, r4, asr #32		
mvnseq	r0, r4		
subeq	r9, r4, r2, asr pc		
subeq	r0, ip, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r2, asr r0		
andeq	r1, r0, r0, lsl #16		
andcc	r0, r0, r0, lsl #4		
muleq	r0, pc, r8	; <UNPREDICTABLE>	
andeq	r3, r0, r0, lsl #24		
strpl	r0, [r0], #-256	; 0xffffff00	
andeq	r0, r0, ip, lsr r0		
andeq	r0, r0, r4, asr #32		
ldrbmi	r0, [r6], #-1		
stcmi	0, cr0, [r0], {-0}		
andeq	r0, r0, #0		
addseq	r3, pc, r0		
andeq	r0, r0, r0		
stcmi	0, cr0, [r0], {-0}		
strvs	r0, [r0], #-0		
mrseq	r0, (UNDEF: 0)		
rsbeq	r5, r4, r0		
addseq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
muleq	r0, r0, r0		
muleq	r0, r8, r0		
subseq	r0, r0, r1		
andeq	r0, r0, r0		
stcmi	0, cr0, [r0], {-0}		
strvs	r0, [r0], #-0		
mrseq	r0, (UNDEF: 0)		
rsbeq	r5, r4, r0, lsl #2		
addseq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005101f3		
muleq	r0, r0, r0		
muleq	r0, r8, r0		
subseq	r0, r1, r1		
andeq	r0, r0, r0		
stcmi	0, cr0, [r0], {-0}		
strvs	r0, [r0], #-0		
mrseq	r0, (UNDEF: 0)		
rsbeq	r5, r4, r0, lsl #4		
addeq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r8, r0, r6, asr r8		
andeq	r9, r0, r0		
vshl.u8	d0, d0, d0		
addsls	r5, pc, r1, lsl #4		
stmdals	r0, {}	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF: 0)		
andeq	r5, r0, r0, lsl #4		
andeq	r0, r0, r0		
subeq	r0, ip, r0		
rsbeq	r0, r4, r0		
andeq	r0, r2, r0		
rsbeq	r9, r4, r0, lsr pc		
addeq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r8, r0, r4, asr r8		
andeq	r9, r0, r0		
strpl	r0, [r0], -r0, lsl #2		
muleq	r0, r0, r0		
muleq	r0, r8, r0		
svcls	0x00300002		
andeq	r0, r0, r8, lsl r0		
ldmdane	r0, {r0}^		
andpl	r0, r0, r0		
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r1, r0, r0, lsl #16		
mrspl	r0, (UNDEF: 16)		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r0, asr r0		
mvnseq	r0, r4		
andeq	r9, r0, r1, asr pc		
andseq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r1, r0, r2, asr r8		
andeq	r5, r0, r0		
strpl	r0, [r0], -r0, lsl #2		
andeq	r0, r0, r8, lsl r0		
svcls	0x00300002		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip, lsl r0		
mvnseq	r0, r8		
rsbseq	r2, r4, r1, asr r0		
andseq	r9, ip, r2, lsr #30		
eoreq	r0, r8, r0		
andeq	r0, r7, r0		
mvnseq	r0, r4, ror r0		
ldmcs	pc, {r0, r4, r6, sl, fp, ip}	; <UNPREDICTABLE>	
andmi	r0, r0, r0		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
andcs	r7, r0, #32, 8	; 0x20000000	
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r4, r0, r0, lsl #16		
strvc	r0, [r0], #-1792	; 0xfffff900	
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
andeq	r9, r0, ip, lsl pc		
andeq	r0, r0, r0		
subseq	r0, r0, r0		
rsbeq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r6, r0, r0, asr r8		
andeq	sl, r0, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
andpl	r0, r0, r0		
stmdavs	r0, {}	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF: 0)		
rsbeq	r5, r8, r0, lsl #2		
adceq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005101f3		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r8, rrx		
ldmdavs	r2, {r0}^		
andge	r0, r0, r0		
mrseq	r0, (UNDEF: 0)		
andeq	r5, r0, r0, lsl #12		
andeq	r0, r0, r0		
subseq	r0, r0, r0		
rsbeq	r0, r8, r0		
andeq	r0, r2, r0		
rsbeq	r9, r8, r0, lsr pc		
rsbeq	r0, ip, r0		
andeq	r0, r8, r0		
ldrshcs	r0, [r1], #-19	; 0xffffffed	
svcls	0x00220074		
andeq	r0, r0, ip, rrx		
andeq	r0, r0, r8, ror r0		
rsbseq	r0, r4, r7		
ldfnee	f0, [r1], {243}	; 0xf3	
muleq	r0, pc, r8	; <UNPREDICTABLE>	
andeq	r9, r0, r0		
vsub.i8	d0, d0, d0		
strtvc	r5, [r0], #-257	; 0xfffffeff	
addsls	r2, pc, r0, lsl #4		
stmdals	r0, {}	; <UNPREDICTABLE>	
streq	r0, [r0, -r0]		
vshl.u8	d7, d0, d0		
svcls	0x001c5101		
andeq	r0, r0, r8		
ldmdaeq	r0, {r0}^		
andne	r0, r0, r0		
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r1, r0, r0		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip, lsr #32		
mrrccs	0, 0, r0, r5, cr1		
svccs	0x00000000		
movweq	r0, #0		
svcls	0x00507000		
andeq	r0, r0, pc, lsr #32		
andeq	r0, r0, r0, lsr r0		
mvnseq	r0, r4		
andeq	r9, r0, r0, asr pc		
andseq	r0, r0, r0		
andeq	r0, r1, r0		
andeq	r1, r0, r1, asr r0		
andeq	r3, r0, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1, lsl #2		
andeq	r0, r0, r0		
andcc	r0, r0, r0		
stccc	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
eorseq	r5, ip, r0		
subseq	r0, ip, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r5, asr r0		
andeq	r0, r0, r0		
andeq	r5, r0, r0, lsl #24		
andeq	r6, r0, r0, lsl #24		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, ip, rrx		
andeq	r0, r0, r8, ror #1		
ldmda	r4, {r0}^		
bl	14d4 <CRValMmuCac+0x4cf>		
mrseq	r0, (UNDEF: 0)		
rsceq	r5, fp, r0		
rsceq	r0, ip, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r4, lsr #32		
andeq	r0, r0, r2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r0, r0, ip, asr #10		
ldrdeq	r0, [r0], -r4		
mulseq	r0, r0, sl		
andeq	r0, r0, r8, lsr #1		
andeq	r0, r0, ip, lsl r0		
ldreq	r0, [sp], #2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r0, r0, r0, lsr #12		
andeq	r0, r0, ip, lsr #32		
andeq	r0, r0, ip, lsl r0		
strbeq	r0, [r0, #2]		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r0, r0, r0		
strdeq	r0, [r0], -ip		
andeq	r0, r0, ip, lsl r0		
ldrbeq	r0, [fp], -r2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
ldrsheq	r0, [r0], -ip		
andeq	r0, r0, r8, asr #6		
andeq	r0, r0, ip, lsl r0		
strbteq	r0, [pc], r2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r0, r0, ip, asr #12		
andeq	r0, r0, r4, rrx		
andeq	r0, r0, ip, lsl r0		
ldmdaeq	r7, {r1}		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x001006b0	
andeq	r0, r0, r8, ror r0		
andeq	r0, r0, ip, lsl r0		
stmiaeq	pc!, {r1}	; <UNPREDICTABLE>	
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r0, r0, r8, lsr #14		
		; <UNDEFINED> instruction: 0x000009bc	
andeq	r0, r0, ip, lsl r0		
ldclne	0, cr0, [r1], {2}		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r1, r0, r4, ror #1		
andeq	r0, r0, r4, asr r0		
andeq	r0, r0, ip, lsl r0		
svcne	0x003f0002		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r1, r0, r8, lsr r1		
andeq	r0, r0, r0, asr #1		
andeq	r0, r0, ip, lsl r0		
mvncs	r0, #2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x001011f8	
andeq	r0, r0, r0, lsr #1		
andeq	r0, r0, ip, lsl r0		
ldrcs	r0, [r5, #2]		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
mulseq	r0, r8, r2		
andeq	r0, r0, r0, asr #32		
andeq	r0, r0, ip, lsl r0		
strtcs	r0, [sp], -r2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r8, ror #3		
andeq	r0, r0, r4		
andeq	r0, r0, ip, lsl r0		
strbcs	r0, [r6], r2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, ip, ror #3		
andeq	r0, r0, ip, lsr r0		
andeq	r0, r0, ip, lsl r0		
ldrcs	r0, [r4, r2]!		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r8, lsr #4		
andeq	r0, r0, r8		
andeq	r0, r0, ip, lsl r0		
stmdacs	r9, {r1}		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r0, lsr r2		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip, lsl r0		
bcs	ac01fc <__undef_stack+0x9a969c>		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r0, asr #4		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip, lsl r0		
bcs	ffc4021c <LRemap+0x1c4020d>		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r0, asr r2		
andeq	r0, r0, r0, lsr r0		
andeq	r0, r0, ip, lsl r0		
ldccs	0, cr0, [r0], #-8		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r0, lsl #5		
muleq	r0, r8, r0		
andeq	r0, r0, ip, lsl r0		
ldclcs	0, cr0, [r3, #-8]!		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r8, lsl r3		
andeq	r0, r0, r0, lsr #1		
andeq	r0, r0, ip, lsl r0		
cdpcs	0, 15, cr0, cr0, cr2, {0}		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x0010a3b8	
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip, lsl r0		
ldrbcc	r0, [r9, -r2]!		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r8, asr #7		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsl r0		
stmdacc	r9!, {r1}^		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x0010a3d4	
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip, lsl r0		
stmdbcc	r3!, {r1}^		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r4, ror #7		
andeq	r0, r0, ip, ror #1		
andseq	sl, r0, r0, lsr #21		
andseq	sl, r0, r4, lsr #21		
		; <UNDEFINED> instruction: 0x0010aab8	
		; <UNDEFINED> instruction: 0x0010aad0	
andseq	r0, r0, ip, asr #10		
andseq	r0, r0, r0, lsr #12		
mulseq	r0, r0, sl		
andseq	sl, r0, r8, lsr fp		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, r4, lsr #32		
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, ip, lsr #32		
andeq	r0, r0, r0, lsr #12		
andeq	r0, r0, r4, lsr #12		
andeq	r0, r0, r8, lsr #12		
andeq	r0, r0, r0, lsr r6		
andeq	r0, r0, r4, lsr r6		
andeq	r0, r0, r8, lsr r6		
andeq	r0, r0, ip, ror #12		
andeq	r0, r0, r8, ror r6		
andeq	r0, r0, ip, ror r6		
andeq	r0, r0, r0, lsl #13		
andeq	r0, r0, ip, ror #16		
andeq	r0, r0, r8, ror r8		
andeq	r0, r0, ip, ror r8		
andeq	r0, r0, r0, lsl #17		
andeq	r0, r0, r4, asr #18		
andeq	r0, r0, r8, asr #18		
andeq	r0, r0, ip, asr #18		
andeq	r0, r0, r0, asr r9		
andeq	r0, r0, r4, asr r9		
andeq	r0, r0, ip, asr r9		
andeq	r0, r0, ip, ror #18		
andeq	r0, r0, r0, ror r9		
andeq	r0, r0, r4, ror r9		
andeq	r0, r0, r8, ror r9		
andeq	r0, r0, ip, ror r9		
andeq	r0, r0, r4, lsl #19		
andeq	r0, r2, r4		
streq	r0, [r0, -r0]		
andeq	r0, r0, fp, asr r2		
movweq	r0, #4099	; 0x1003	
blne	141cd4 <__undef_stack+0x2b174>		
andeq	sp, r0, r9, ror r8		
streq	r1, [r9, #-3331]	; 0xfffff2fd	
eoreq	r1, r0, sp, lsl #10		
beq	3c0c28 <__undef_stack+0x2aa0c8>		
andeq	fp, sl, r7, lsl #26		
andne	r0, r3, r0, lsl #8		
cfstr32cc	mvfx0, [r2, #-44]	; 0xffffffd4	
movweq	r0, #129	; 0x81	
stccc	12, cr0, [r5], {4}		
andeq	r2, r0, r4, lsl r5		
stceq	3, cr0, [r5, #-16]		
andeq	r1, fp, r7, lsl #10		
blcs	1c104c <__undef_stack+0xaa4ec>		
streq	r0, [r0], #-11		
andeq	r6, fp, r7		
andeq	r0, r7, #0, 8		
movweq	r0, #12		
stmdbcs	r5, {r0, r1, r5, r9, sl, fp}		
andeq	sl, r0, r8, ror #5		
streq	r2, [r2, -r3, lsl #22]		
andeq	r0, r0, r8, lsl ip		
svceq	0x002d0304		
andeq	r6, ip, r7, lsl #4		
		; <UNDEFINED> instruction: 0xf9070400	
streq	r0, [r0], #-12		
streq	r2, [pc, -r3, lsl #8]		
muleq	r0, ip, pc	; <UNPREDICTABLE>	
strt	r0, [r6], -r4, lsl #10		
movweq	r0, #68	; 0x44	
blhi	1c412c <__undef_stack+0xad5cc>		
streq	r0, [r0], #-16		
ldreq	r2, [r1, #-3843]	; 0xfffff0fd	
sbceq	pc, r1, fp, lsl #30		
stmdbeq	sp, {r8, r9}		
svceq	0x000e0304		
andne	r0, pc, #4, 6	; 0x10000000	
vstmiavc	ip!, {s1-s5}		
stceq	0, cr0, [r3], {-0}		
cfstr32vs	mvfx0, [r6, #-76]	; 0xffffffb4	
streq	r0, [r0], #-219	; 0xffffff25	
ldreq	r0, [r4, -r3, lsl #26]		
muleq	r0, fp, r0		
rscne	r0, sp, r4, lsl #14		
stmdbmi	r3, {}	; <UNPREDICTABLE>	
tstne	r3, pc, lsl #14		
streq	r0, [r4], #-0		
andseq	r4, r1, r7, lsl #12		
andcc	r0, r3, r0, lsl #8		
sbcne	r0, r6, #5505024	; 0x540000	
strmi	r0, [r3, #-0]		
strmi	r0, [r3], -pc, lsl #8		
sbcsne	r0, r6, #5767168	; 0x580000	
streq	r0, [r4, -r0]		
strdeq	r1, [r0], -r8		
ldrne	r0, [pc, -r4, lsl #6]!		
andseq	fp, r3, r7, lsl #10		
blgt	1c10fc <__undef_stack+0xaa59c>		
streq	r0, [r0], #-19	; 0xffffffed	
streq	r3, [r8, #-3]		
eorseq	r4, r3, r2, lsr #18		
stmdane	r4!, {r8, r9}		
andseq	r3, r5, r7, lsl #24		
movweq	r0, #17408	; 0x4400	
andpl	r1, r7, #802816	; 0xc4000	
movweq	r0, #21		
stmdavs	r7, {r2, r4, r8, r9, sl, fp}		
streq	r0, [r0], #-21	; 0xffffffeb	
ldreq	r1, [sl, -r3, lsl #14]		
muleq	r0, sp, r5		
strne	r0, [sp, #1796]!	; 0x704	
movweq	r0, #16384	; 0x4000	
stmdaeq	r5, {r1, r4, r5, r8, r9, fp, ip}		
andeq	r1, r0, r9, asr #4		
streq	r0, [ip], #-2563	; 0xfffff5fd	
andseq	lr, r5, r7, lsl #28		
svceq	0x00150300		
andseq	r6, r5, r7, lsl #16		
stmdane	r3, {sl}		
bvc	815c4 <SLCRL2cRamConfig+0x613c2>		
streq	r0, [r0], #-31	; 0xffffffe1	
ldreq	r1, [sp, -r3, lsl #20]		
andeq	r1, r0, r4, lsl #12		
ldrne	r0, [sl], -r4, lsl #14		
movweq	r0, #16384	; 0x4000	
strcc	r0, [r5], #-819	; 0xfffffccd	
andeq	r8, r0, r5, asr sl		
ldreq	r3, [lr, -r3, lsl #22]		
andeq	r1, r0, r3, asr #12		
ldreq	r1, [pc, -r3]		
andeq	r1, r0, r9, asr r6		
blne	fed81d94 <LRemap+0xd81d85>		
streq	r0, [r4, -r0]		
andeq	r2, r0, ip, ror #3		
ldrteq	r0, [r4], -r4, lsl #6		
blpl	661a8 <SLCRL2cRamConfig+0x45fa6>		
movweq	r0, #211	; 0xd3	
streq	r0, [r5, #-416]	; 0xfffffe60	
rsbseq	lr, pc, r5, lsr r1	; <UNPREDICTABLE>	
eorscs	r0, r7, r0, lsl #6		
streq	r0, [r4, -r3, lsl #18]		
andeq	r2, r0, lr, lsl #4		
andcs	r0, sp, #4, 10	; 0x1000000	
streq	r0, [r0], #-92	; 0xffffffa4	
streq	r3, [pc], #-2051	; 1b8 <L2CCDataLatency+0x97>	
eoreq	r1, r4, r7, lsl #26		
tstge	r3, r0, lsl #8		
blmi	1c85c8 <__undef_stack+0xb1a68>		
streq	r0, [r0], #-36	; 0xffffffdc	
andcs	sl, r1, #805306368	; 0x30000000	
eoreq	r8, r4, r7, lsl #2		
movwge	r0, #13312	; 0x3400	
andmi	r2, r5, r1, lsl #6		
andeq	sl, r0, r3, lsl #11		
streq	r4, [r4, #-2307]!	; 0xfffff6fd	
subseq	fp, r4, r7, lsr pc		
strbcs	r0, [r0, #-768]	; 0xfffffd00	
streq	r3, [r6, -r3, lsl #2]!		
andeq	r2, r0, fp, ror r8		
ldrcs	r0, [r3, -r4, lsl #6]!		
eoreq	r1, pc, r7, lsl #2		
movweq	r0, #17408	; 0x4400	
andeq	r2, r5, #4259840	; 0x410000	
andeq	r6, r0, r3, ror #7		
streq	r0, [r9, -r3, lsl #16]!		
muleq	r0, r8, pc	; <UNPREDICTABLE>	
bcs	240e20 <__undef_stack+0x12a2c0>		
eorseq	r4, r0, r7, lsl #12		
svceq	0x00110300		
andseq	r6, r5, r7, lsl #16		
cfstrspl	mvf0, [r7], {-0}		
movweq	r0, #48	; 0x30	
strteq	r0, [fp], #-396	; 0xfffffe74	
andne	r0, sl, r4, lsl #6		
eorseq	r7, r0, r7, lsl #22		
bleq	c1234 <SLCRL2cRamConfig+0xa1032>		
sbccc	r0, sp, lr, lsl r7		
streq	r0, [r4], #-0		
eorseq	r1, r7, r7, lsl #10		
tstvs	r7, r0, lsl #8		
streq	r0, [r0], #-55	; 0xffffffc9	
eorseq	r3, r8, r7, lsl #2		
strcc	r0, [r3, #-1024]	; 0xfffffc00	
sbccc	r0, sp, lr, lsl r7		
streq	r0, [r4, #-0]		
adceq	r7, r1, r7, lsr r1		
streq	r0, [r0], #-1024	; 0xfffffc00	
andeq	r0, r5, r0		
andeq	r0, r0, fp, lsl #16		
eorsls	r0, ip, r5		
andeq	r0, r5, r0		
andeq	lr, r0, ip, lsr r7		
ldrb	r0, [r7, #-5]		
andeq	r0, r5, r0		
andeq	r2, r0, sl, asr #25		
blgt	8c0298 <__undef_stack+0x7a9738>		
andeq	r0, r5, r0		
andeq	r6, r0, r7, ror #8		
ldrbcs	r0, [r7, #-5]		
andeq	r0, r5, r0		
andeq	r5, r0, r8, ror #30		
		; <UNDEFINED> instruction: 0xd3ad0005	
andeq	r0, r5, r0		
andeq	fp, r0, sl, lsr r9		
stmdbgt	r2!, {r0, r2}		
andeq	r0, r5, r0		
andeq	fp, r0, sl, lsl r7		
mrrcge	0, 0, r0, sl, cr5		
andeq	r0, r5, r0		
andeq	r1, r0, ip, lsl #17		
bleq	fe7c02d4 <LRemap+0x7c02c5>		
andeq	r0, r5, r0		
andeq	r3, r0, sl, ror #29		
strgt	r0, [r8, #-5]!		
andeq	r0, r5, r0		
andeq	sp, r0, r0, ror #31		
ldrtlt	r0, [r0], #5		
andeq	r0, r5, r0		
andeq	sp, r0, r4, ror #23		
bcc	4c02f8 <__undef_stack+0x3a9798>		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x000083bb	
ldclne	0, cr0, [r3, #-20]!	; 0xffffffec	
andeq	r0, r5, r0		
muleq	r0, r0, r7		
ldrbge	r0, [r0, -r5]!		
andeq	r0, r5, r0		
andeq	r5, r0, ip, lsr #30		
strbtmi	r0, [sl], -r5		
andeq	r0, r5, r0		
andeq	r0, r0, r4, ror r1		
bls	feb80328 <LRemap+0xb80319>		
andeq	r0, r5, r0		
andeq	lr, r0, pc, lsl r0		
cmnls	r4, #5		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x00000ab9	
sbcsmi	r0, fp, r5		
andeq	r0, r5, r0		
strdeq	r8, [r0], -r1		
blls	164034c <__undef_stack+0x15297ec>		
andeq	r0, r5, r0		
andeq	lr, r0, r8, ror #4		
stmibls	r6, {r0, r2}		
andeq	r0, r5, r0		
andeq	r1, r0, sl, lsr r9		
stmiblt	r7, {r0, r2}		
andeq	r0, r5, r0		
andeq	r4, r0, r4, ror #30		
stmdbmi	r6, {r0, r2}		
andeq	r0, r5, r0		
andeq	sp, r0, r2, rrx		
ldcne	0, cr0, [r0, #20]!		
andeq	r0, r5, r0		
andeq	r2, r0, r3, lsr #32		
svcpl	0x00460005		
andeq	r0, r5, r0		
andeq	r0, r0, sl, ror #19		
cdpvs	0, 9, cr0, cr15, cr5, {0}		
andeq	r0, r5, r0		
andeq	ip, r0, r2, lsr #19		
ldm	ip, {r0, r2}		
andeq	r0, r5, r0		
andeq	r3, r0, lr, asr pc		
sbcs	r0, r0, r5		
andeq	r0, r5, r0		
andeq	lr, r0, r3, asr r6		
ldclgt	0, cr0, [r1], #20		
andeq	r0, r5, r0		
andeq	r3, r0, r5, ror #15		
svchi	0x000e0005		
andeq	r0, r5, r0		
strdeq	r3, [r0], -r9		
svclt	0x003e0005		
andeq	r0, r5, r0		
andeq	r6, r0, r3, lsr #32		
ldrcs	r0, [r1], r5		
andeq	r0, r5, r0		
andeq	sl, r0, r5, lsr #18		
ldmdage	sl, {r0, r2}		
andeq	r0, r5, r0		
ldrdeq	r7, [r0], -pc	; <UNPREDICTABLE>	
ldcleq	0, cr0, [r7, #20]		
andeq	r0, r5, r0		
andeq	sl, r0, r7, lsr #24		
bvs	ff400400 <LRemap+0x14003f1>		
andeq	r0, r5, r0		
andeq	sl, r0, pc, lsr r7		
mvnsle	r0, r5		
andeq	r0, r5, r0		
andeq	r0, r0, r5, ror #29		
cdppl	0, 15, cr0, cr6, cr5, {0}		
andeq	r0, r5, r0		
andeq	r3, r0, r3, lsl r7		
cmplt	r1, r5		
andeq	r0, r5, r0		
andeq	r5, r0, r8, ror #7		
stmdbgt	r5!, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r7, r0, r0, ror r0		
ldceq	0, cr0, [lr], #20		
andeq	r0, r5, r0		
andeq	r1, r0, pc, asr #10		
ldmibgt	pc, {r0, r2}^	; <UNPREDICTABLE>	
andeq	r0, r5, r0		
andeq	r7, r0, r0, ror #6		
stmdbpl	r2, {r0, r2}		
andeq	r0, r5, r0		
andeq	r9, r0, lr, asr #32		
rsbsmi	r0, r3, r5		
andeq	r0, r5, r0		
andeq	sl, r0, sp, ror r8		
ldrtls	r0, [r8], -r5		
andeq	r0, r5, r0		
andeq	r8, r0, r5, ror r4		
ldrge	r0, [r5], #5		
andeq	r0, r5, r0		
andeq	r4, r0, r3, ror #20		
strbtle	r0, [r2], r5		
andeq	r0, r5, r0		
andeq	sl, r0, r4, lsr #28		
svccs	0x00570005		
andeq	r0, r5, r0		
andeq	ip, r0, r0, lsl #15		
adclt	r0, pc, #5		
andeq	r0, r5, r0		
strdeq	r2, [r0], -sl		
cdpeq	0, 12, cr0, cr11, cr5, {0}		
andeq	r0, r5, r0		
andeq	ip, r0, r4, ror r4		
ldrpl	r0, [pc], #5	; 4a0 <_ABORT_STACK_SIZE+0xa0>	
andeq	r0, r5, r0		
andeq	r5, r0, r2, ror #29		
stmiacc	r2!, {r0, r2}		
andeq	r0, r5, r0		
andeq	sl, r0, r6, asr #29		
svcne	0x00150005		
andeq	r0, r5, r0		
andeq	r3, r0, ip, lsr r4		
ldcgt	0, cr0, [r9, #-20]	; 0xffffffec	
andeq	r0, r5, r0		
andeq	r1, r0, r4, ror sl		
		; <UNDEFINED> instruction: 0x01a10005	
andeq	r0, r5, r0		
andeq	r6, r0, r5, ror r1		
bne	fc04f0 <__undef_stack+0xea9990>		
andeq	r0, r5, r0		
ldrdeq	r4, [r0], -fp		
biccc	r0, r9, r5		
andeq	r0, r5, r0		
strdeq	r8, [r0], -r8	; <UNPREDICTABLE>	
ldrblt	r0, [r4], -r5		
andeq	r0, r5, r0		
andeq	r5, r0, fp, asr #26		
ldmibhi	fp!, {r0, r2}^		
andeq	r0, r5, r0		
ldrdeq	r1, [r0], -r3		
blle	ff100520 <LRemap+0x1100511>		
andeq	r0, r5, r0		
andeq	r4, r0, lr, lsr r6		
orrscs	r0, lr, r5		
andeq	r0, r5, r0		
andeq	sp, r0, sl, lsl #19		
ldrtvs	r0, [r8], r5		
andeq	r0, r5, r0		
strdeq	r2, [r0], -lr		
ldrtle	r0, [r1], #-5		
andeq	r0, r5, r0		
andeq	sp, r0, r9, lsl sl		
strbmi	r0, [sl, -r5]!		
andeq	r0, r5, r0		
andeq	r4, r0, pc, lsl #4		
ldmcc	r4, {r0, r2}		
andeq	r0, r5, r0		
strdeq	r4, [r0], -r7		
svccs	0x003e0005		
andeq	r0, r5, r0		
andeq	r2, r0, sl, lsr #10		
teqlt	fp, r5		
andeq	r0, r5, r0		
strdeq	sl, [r0], -ip		
cdpvs	0, 5, cr0, cr2, cr5, {0}		
andeq	r0, r5, r0		
andeq	ip, r0, lr, ror r9		
mvncc	r0, #5		
andeq	r0, r5, r0		
andeq	lr, r0, ip, lsl #15		
ldcle	0, cr0, [r9], #20		
andeq	r0, r5, r0		
andeq	r0, r0, fp, lsl #29		
blpl	ff1c05a4 <LRemap+0x11c0595>		
andeq	r0, r5, r0		
andeq	r3, r0, r1, lsr #32		
strbcs	r0, [r5, -r5]		
andeq	r0, r5, r0		
andeq	ip, r0, r7, asr sp		
cdpcs	0, 11, cr0, cr7, cr5, {0}		
andeq	r0, r5, r0		
strdeq	r3, [r0], -ip		
beq	4405c8 <__undef_stack+0x329a68>		
andeq	r0, r5, r0		
ldrdeq	r3, [r0], -r3	; <UNPREDICTABLE>	
strhi	r0, [r2, #-5]		
andeq	r0, r5, r0		
andeq	r2, r0, sl, asr ip		
strbne	r0, [r8, r5]!		
andeq	r0, r5, r0		
andeq	sp, r0, r3, lsl #25		
eorls	r0, r0, #5		
andeq	r0, r5, r0		
andeq	r1, r0, fp, lsr #7		
cdplt	0, 11, cr0, cr5, cr5, {0}		
andeq	r0, r5, r0		
strdeq	sl, [r0], -lr		
ldmdbls	r6!, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r2, r0, ip, ror #28		
stmdble	r1, {r0, r2}		
andeq	r0, r5, r0		
andeq	fp, r0, r4, asr #9		
svcgt	0x00920005		
andeq	r0, r5, r0		
muleq	r0, sp, r7		
stccs	0, cr0, [r3, #20]!		
andeq	r0, r5, r0		
muleq	r0, sl, r4		
stmdami	fp!, {r0, r2}		
andeq	r0, r5, r0		
andeq	fp, r0, r1, lsr #19		
ldmdbhi	r3!, {r0, r2}		
andeq	r0, r5, r0		
andeq	sp, r0, r7, asr sl		
mvnsge	r0, r5		
andeq	r0, r5, r0		
andeq	sp, r0, r5, lsr r9		
bvc	ffe80658 <LRemap+0x1e80649>		
andeq	r0, r5, r0		
andeq	r7, r0, r9, ror #29		
ldrbmi	r0, [r2, #5]		
andeq	r0, r5, r0		
ldrdeq	sp, [r0], -r2		
teqcc	sl, r5		
andeq	r0, r5, r0		
andeq	r4, r0, ip, lsr sl		
blpl	fe54067c <LRemap+0x54066d>		
andeq	r0, r5, r0		
muleq	r0, r2, pc	; <UNPREDICTABLE>	
ldmdahi	r7!, {r0, r2}^		
andeq	r0, r5, r0		
andeq	ip, r0, fp, lsr #8		
tstlt	r3, r5		
andeq	r0, r5, r0		
andeq	r7, r0, r4, lsl lr		
rsbls	r0, r6, r5		
andeq	r0, r5, r0		
andeq	r1, r0, r1, asr #8		
stmiaeq	r2!, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r4, r0, lr, lsl r9		
blpl	cc06b8 <__undef_stack+0xba9b58>		
andeq	r0, r5, r0		
andeq	r3, r0, sp, asr sl		
svcle	0x00f80005		
andeq	r0, r5, r0		
andeq	sp, r0, fp, lsl r6		
stclcc	0, cr0, [ip, #-20]	; 0xffffffec	
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x000021b8	
blvc	fe0406dc <LRemap+0x406cd>		
andeq	r0, r5, r0		
strdeq	sl, [r0], -r7		
stmdbgt	r6, {r0, r2}		
andeq	r0, r5, r0		
andeq	ip, r0, r8, lsr sl		
stmible	r8, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r1, r0, ip, ror #5		
blhi	ff880700 <LRemap+0x18806f1>		
andeq	r0, r5, r0		
andeq	sl, r0, r1, lsr #14		
strbpl	r0, [ip], r5		
andeq	r0, r5, r0		
andeq	r4, r0, fp, lsr #14		
eorpl	r0, r9, r5		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x000065b5	
		; <UNDEFINED> instruction: 0x63b80005	
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x0000e2b2	
ldrvs	r0, [r8, -r5]		
andeq	r0, r5, r0		
strdeq	r2, [r0], -r2	; <UNPREDICTABLE>	
strge	r0, [r6, r5]!		
andeq	r0, r5, r0		
andeq	r7, r0, r9, asr #9		
svcvs	0x003a0005		
andeq	r0, r5, r0		
andeq	r2, r0, fp, asr #20		
cdpls	0, 0, cr0, cr13, cr5, {0}		
andeq	r0, r5, r0		
andeq	r6, r0, sl, ror r4		
cmpeq	r7, r5		
andeq	r0, r5, r0		
andeq	r5, r0, r4, asr #32		
teqlt	r4, #5		
andeq	r0, r5, r0		
ldrdeq	ip, [r0], -r4		
bls	1240778 <__undef_stack+0x1129c18>		
andeq	r0, r5, r0		
andeq	r9, r0, fp, ror #30		
blgt	3c0784 <__undef_stack+0x2a9c24>		
andeq	r0, r5, r0		
andeq	r3, r0, sl, asr #18		
cdpcs	0, 2, cr0, cr2, cr5, {0}		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x0000e4b8	
strtpl	r0, [sp], r5		
andeq	r0, r5, r0		
andeq	sl, r0, r7, asr #8		
stcleq	0, cr0, [r1], #-20	; 0xffffffec	
andeq	r0, r5, r0		
andeq	fp, r0, r5, lsr #30		
stmibpl	r9!, {r0, r2}		
andeq	r0, r5, r0		
andeq	sp, r0, sp, lsr #11		
ldmdals	r2, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r2, r0, r3		
eorscc	r0, r5, r5		
andeq	r0, r5, r0		
andeq	r6, r0, r8, lsr #4		
svcvc	0x00530005		
andeq	r0, r5, r0		
strdeq	r9, [r0], -r5		
bge	1f007e4 <__undef_stack+0x1de9c84>		
andeq	r0, r5, r0		
andeq	ip, r0, r5, ror #21		
svcvs	0x00d70005		
andeq	r0, r5, r0		
andeq	r7, r0, r3, asr #4		
adcsvs	r0, r8, r5		
andeq	r0, r5, r0		
andeq	r6, r0, r0, ror #5		
ldclgt	0, cr0, [r0], {5}		
andeq	r0, r5, r0		
strdeq	ip, [r0], -r9		
stmiami	r0!, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r0, r0, r5, lsr #2		
		; <UNDEFINED> instruction: 0x03bb0005	
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x00005abc	
cmpls	pc, r5		
andeq	r0, r5, r0		
andeq	r0, r0, lr, lsl lr		
blvc	ffa00838 <LRemap+0x1a00829>		
andeq	r0, r5, r0		
andeq	r7, r0, sp, ror sp		
cmnvc	r6, #5		
andeq	r0, r5, r0		
andeq	r4, r0, r3, asr #18		
adcseq	r0, sp, r5		
andeq	r0, r5, r0		
andeq	r4, r0, pc, asr #4		
ldrbvs	r0, [pc], #5	; 848 <_SUPERVISOR_STACK_SIZE+0x48>	
andeq	r0, r5, r0		
andeq	r7, r0, r3, asr ip		
eorgt	r0, r9, r5		
andeq	r0, r5, r0		
muleq	r0, r8, r7		
ldrbtlt	r0, [r2], -r5		
andeq	r0, r5, r0		
andeq	r9, r0, r7, lsr #17		
strbne	r0, [r4, -r5]		
andeq	r0, r5, r0		
strdeq	r2, [r0], -r8		
stccc	0, cr0, [r2, #20]		
andeq	r0, r5, r0		
andeq	r1, r0, sl, lsr #2		
cmpge	r2, #5		
andeq	r0, r5, r0		
andeq	r3, r0, r7, asr #1		
ldmeq	sp!, {r0, r2}^		
andeq	r0, r5, r0		
muleq	r0, sl, r3		
mcrrne	0, 0, r0, fp, cr5		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x00002bbb	
stmdals	r4!, {r0, r2}^		
andeq	r0, r5, r0		
andeq	sp, r0, r0, asr #7		
stmiami	r4!, {r0, r2}		
andeq	r0, r5, r0		
ldrdeq	r7, [r0], -r9		
cdpeq	0, 0, cr0, cr15, cr5, {0}		
andeq	r0, r5, r0		
andeq	r5, r0, fp, asr sl		
andlt	r0, r0, #5		
andeq	r0, r5, r0		
andeq	sp, r0, r9, asr #28		
strbmi	r0, [r8, #5]!		
andeq	r0, r5, r0		
andeq	sl, r0, r0, asr #9		
mvnpl	r0, r5		
andeq	r0, r5, r0		
muleq	r0, r8, r1		
cdphi	0, 12, cr0, cr1, cr5, {0}		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x00007dbc	
ldcmi	0, cr0, [sp], {5}		
andeq	r0, r5, r0		
andeq	r3, r0, r2, lsl r0		
ldrbls	r0, [r3, #-5]		
andeq	r0, r5, r0		
andeq	r6, r0, r3, lsr ip		
bpl	fe0c0928 <LRemap+0xc0919>		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x0000d2bb	
ldmeq	r3, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r0, r0, fp, ror #21		
svcge	0x00810005		
andeq	r0, r5, r0		
strdeq	fp, [r0], -r1		
sbcle	r0, r3, r5		
andeq	r0, r5, r0		
andeq	sp, r0, r9, ror #5		
ldrble	r0, [r3, #-5]		
andeq	r0, r5, r0		
muleq	r0, r4, r4		
ldrbmi	r0, [sl, -r5]!		
andeq	r0, r5, r0		
ldrdeq	r4, [r0], -r0		
stmdbeq	r9!, {r0, r2}		
andeq	r0, r5, r0		
andeq	r0, r0, r2, lsl fp		
strcs	r0, [r4, -r5]		
andeq	r0, r5, r0		
ldrdeq	r2, [r0], -r8		
blhi	880988 <__undef_stack+0x769e28>		
andeq	r0, r5, r0		
andeq	r2, r0, r9, ror sl		
strbtcc	r0, [r2], #5		
andeq	r0, r5, r0		
strdeq	r5, [r0], -fp		
blvc	fe7c09a0 <LRemap+0x7c0991>		
andeq	r0, r5, r0		
muleq	r0, r1, r2		
blt	6c09ac <__undef_stack+0x5a9e4c>		
andeq	r0, r5, r0		
andeq	r2, r0, r0, ror #25		
rsclt	r0, r5, r5		
andeq	r0, r5, r0		
andeq	r1, r0, fp, ror #14		
		; <UNDEFINED> instruction: 0x93b70005	
andeq	r0, r5, r0		
andeq	r4, r0, r2, asr #30		
subscc	r0, r7, r5		
andeq	r0, r5, r0		
andeq	r9, r0, r6, ror #19		
bhi	ff0c09dc <LRemap+0x10c09cd>		
andeq	r0, r5, r0		
andeq	r5, r0, r5, lsr #2		
svcls	0x00110005		
andeq	r0, r5, r0		
andeq	r3, r0, r2, lsl #7		
strthi	r0, [sp], r5		
andeq	r0, r5, r0		
andeq	r5, r0, sp, ror #16		
bne	fe100a00 <LRemap+0x1009f1>		
andeq	r0, r5, r0		
andeq	r6, r0, r2, asr #31		
ldrbtcc	r0, [r8], #5		
andeq	r0, r5, r0		
andeq	ip, r0, r7, lsr fp		
eorsge	r0, r3, #5		
andeq	r0, r5, r0		
andeq	r6, r0, ip, lsr r1		
subgt	r0, r5, #5		
andeq	r0, r5, r0		
andeq	r6, r0, r2, ror #3		
ldrlt	r0, [sp, #5]		
andeq	r0, r5, r0		
strdeq	sp, [r0], -r4		
ldrle	r0, [r8], r5		
andeq	r0, r5, r0		
andeq	r7, r0, fp, lsl #18		
cdpge	0, 8, cr0, cr10, cr5, {0}		
andeq	r0, r5, r0		
strdeq	r9, [r0], -r7		
eormi	r0, r2, r5		
andeq	r0, r5, r0		
andeq	fp, r0, r1, ror #15		
stceq	0, cr0, [sp], {5}		
andeq	r0, r5, r0		
andeq	r6, r0, r8, ror r9		
teqeq	r8, r5		
andeq	r0, r5, r0		
strdeq	lr, [r0], -r6		
ldmne	sp, {r0, r2}		
andeq	r0, r5, r0		
andeq	fp, r0, r0, lsl r2		
submi	r0, r3, #5		
andeq	r0, r5, r0		
muleq	r0, r6, fp		
ldrbmi	r0, [r9], #5		
andeq	r0, r5, r0		
andeq	r1, r0, lr, asr #9		
ldrvs	r0, [r1, #-5]		
andeq	r0, r5, r0		
andeq	fp, r0, r9, lsr #2		
add	r0, fp, #5		
andeq	r0, r5, r0		
andeq	r2, r0, r9, asr #6		
orrpl	r0, sp, r5		
andeq	r0, r5, r0		
andeq	r0, r0, lr, asr fp		
ldrbtls	r0, [r8], #5		
andeq	r0, r5, r0		
andeq	r9, r0, sl, lsl #13		
adcsmi	r0, r6, r5		
andeq	r0, r5, r0		
strdeq	sl, [r0], -r2		
andeq	r0, r0, r0, lsl #8		
rsbge	r0, lr, r5, lsl #16		
cdpeq	0, 0, cr0, cr5, cr0, {0}		
andeq	r1, r0, r7, ror r1		
sbcslt	r1, lr, #20971520	; 0x1400000	
stmdane	r5, {}	; <UNPREDICTABLE>	
andeq	r1, r0, lr, lsl #6		
bicne	r2, r2, #327680	; 0x50000	
andcc	r0, r5, #0		
andeq	r3, r0, r0, lsl #23		
sbcvs	r3, r8, #5242880	; 0x500000	
stmdbcc	r5, {}	; <UNPREDICTABLE>	
andeq	r6, r0, fp, lsl #2		
cdpls	12, 2, cr3, cr11, cr5, {0}		
svccc	0x00050000		
muleq	r0, r9, r6		
stmdblt	r7!, {r0, r2, r9, lr}^		
strmi	r0, [r5, #-0]		
andeq	sp, r0, ip, ror sl		
ldrle	r4, [r5, #-2053]!	; 0xfffff7fb	
blmi	140b14 <__undef_stack+0x29fb4>		
andeq	r6, r0, pc, ror sl		
andeq	r0, r0, r0, lsl #8		
svccs	0x002d1605		
svcne	0x00050000		
andeq	r9, r0, r0, ror #24		
cdplt	6, 7, cr2, cr15, cr5, {0}		
streq	r0, [r0], #-0		
blle	140b34 <__undef_stack+0x29fd4>		
addeq	r2, r4, r1, lsl #14		
mvneq	r0, r0, lsl #12		
andeq	sl, r0, r7, asr #2		
stmda	r1, {r0, r2, r8, sl, sp, lr, pc}		
streq	r0, [r0, #-40]	; 0xffffffd8	
ldrtls	r0, [r3], #507	; 0x1fb	
		; <UNDEFINED> instruction: 0xff050000	
sbcseq	r1, r0, r1, lsl #14		
addeq	r0, r6, #0, 10		
andeq	sl, r0, r2, lsl fp		
stmdbge	r2, {r0, r2, sl, fp, pc}		
andeq	r0, r0, r8		
streq	r0, [r0, #-4]		
andseq	r0, sl, r7, lsl r5		
cfstr32ge	mvfx0, [ip, #-0]		
streq	r0, [r0, #-43]	; 0xffffffd5	
rsbeq	r6, r8, sp, lsr #16		
cfsh64ge	mvdx0, mvdx14, #0		
streq	r0, [r0, #-192]	; 0xffffff40	
addeq	r5, r3, r2, lsr r2		
eorsls	r0, r3, r0, lsl #10		
streq	r0, [r0, #-125]	; 0xffffff83	
eorseq	r5, r1, r4, lsr r3		
teqne	r5, r0, lsl #10		
streq	r0, [r0, #-42]	; 0xffffffd6	
eorseq	r5, r7, r6, lsr r2		
blle	dc1fa0 <__undef_stack+0xcab440>		
streq	r0, [r0, #-145]	; 0xffffff6f	
addseq	ip, sl, r8, lsr r4		
eorsmi	r0, r9, r0, lsl #10		
streq	r0, [r0, #-56]	; 0xffffffc8	
subeq	sl, r6, r0, asr #24		
movt	r0, #5376	; 0x1500	
streq	r0, [r0, #-6]		
adceq	r0, lr, r2, asr #2		
cfstr64pl	mvdx0, [r3], {-0}		
streq	r0, [r0, #-164]	; 0xffffff5c	
rsbeq	ip, r5, r5, asr #30		
suble	r0, r6, r0, lsl #10		
streq	r0, [r0, #-26]	; 0xffffffe6	
addseq	pc, r8, r7, asr #30		
blmi	1241fdc <__undef_stack+0x112b47c>		
streq	r0, [r0, #-210]	; 0xffffff2e	
andeq	sp, r3, ip, asr #26		
cdplt	5, 4, cr0, cr15, cr0, {0}		
streq	r0, [r0, #-145]	; 0xffffff6f	
sbceq	ip, fp, r9, ror #22		
cmngt	pc, #0, 10		
streq	r0, [r0, #-22]	; 0xffffffea	
strne	r0, [r7, -r7, lsl #3]		
stmdahi	r5, {}	; <UNPREDICTABLE>	
sbcseq	r1, r2, r1, lsl #2		
andeq	r0, r4, r0		
ldrpl	r0, [pc, #-1280]	; 70c <_ABORT_STACK_SIZE+0x30c>	
streq	r0, [r0, #-18]	; 0xffffffee	
subseq	r9, r7, r1, lsr #32		
eorvs	r0, r2, r0, lsl #10		
andeq	r0, r0, lr, asr #32		
streq	r0, [r0, #-4]		
adceq	lr, r7, r6, lsl #4		
stmdahi	pc, {r8, sl}	; <UNPREDICTABLE>	
streq	r0, [r0, #-39]	; 0xffffffd9	
adceq	r0, r5, r1, lsr #10		
		; <UNDEFINED> instruction: 0xff2f0500	
streq	r0, [r0, #-67]	; 0xffffffbd	
subseq	sp, r7, r5, asr #4		
ldrbcs	r0, [pc, -r0, lsl #10]		
streq	r0, [r0, #-78]	; 0xffffffb2	
subeq	r4, r1, lr, ror r7		
orrseq	r0, r8, r0, lsl #10		
andeq	r7, r0, r1, ror #4		
cdpge	14, 0, cr10, cr1, cr5, {0}		
streq	r0, [r0, #-81]	; 0xffffffaf	
ldfvce	f0, [r4, #768]	; 0x300	
strle	r0, [r6], -r0		
eoreq	fp, r0, r1, lsl #10		
andeq	r0, r4, r0		
		; <UNDEFINED> instruction: 0x01b80500	
andeq	r8, r0, r1, lsr r1		
movwne	fp, #6405	; 0x1905	
streq	r0, [r0, #-224]	; 0xffffff20	
strcs	r0, [r1, #442]	; 0x1ba	
bllt	140c80 <__undef_stack+0x2a120>		
rsbseq	r5, r3, r1, lsl #2		
		; <UNDEFINED> instruction: 0x01bc0500	
andeq	r2, r0, r4, lsr #2		
andpl	fp, r1, #320	; 0x140	
streq	r0, [r0, #-200]	; 0xffffff38	
ldmdbls	r1, {r1, r2, r3, r4, r5, r7, r8}		
svclt	0x00050000		
addeq	r3, r5, r1, lsl #10		
biceq	r0, r0, r0, lsl #10		
andeq	r8, r0, r1, lsr r5		
strvc	ip, [r1, -r5, lsl #2]		
streq	r0, [r0, #-134]	; 0xffffff7a	
strtge	r0, [pc], #450	; cb4 <_SUPERVISOR_STACK_SIZE+0x4b4>	
movwgt	r0, #20480	; 0x5000	
addeq	r7, r6, r1, lsl #6		
biceq	r0, r4, r0, lsl #10		
andeq	r2, r0, r6, asr #21		
strvc	ip, [r1], #-1285	; 0xfffffafb	
streq	r0, [r0, #-80]	; 0xffffffb0	
ldrbcs	r0, [sp, #-454]!	; 0xfffffe3a	
strgt	r0, [r5, -r0]		
adcseq	r7, r9, r1, lsl #28		
biceq	r0, lr, r0, lsl #10		
andeq	r3, r0, r6, ror #3		
strpl	lr, [r1, #-2566]	; 0xfffff5fa	
		; <UNDEFINED> instruction: 0x06000059	
ldclge	3, cr0, [r8], #564	; 0x234	
andls	r0, r5, #0		
adceq	r1, r7, r3		
orrseq	r0, r8, #0, 12		
andeq	r7, r0, r2, lsr #18		
andeq	r0, r0, r0, lsl #8		
ldrtls	r2, [sp], #3845	; 0xf05	
andcc	r0, r5, r0		
andeq	r9, r0, r3, asr #21		
orr	r3, lr, #1073741825	; 0x40000001	
strcc	r0, [r5], #-0		
		; <UNDEFINED> instruction: 0x000071b5	
svchi	0x009b3705		
stmdacc	r5, {}	; <UNPREDICTABLE>	
ldrdeq	r2, [r0], -r0		
bcs	fe40f53c <LRemap+0x40f52d>		
blcc	140d2c <__undef_stack+0x2a1cc>		
strdeq	r6, [r0], -r7		
strbgt	r3, [r7], #3077	; 0xc05	
stccc	0, cr0, [r5, #-0]		
andeq	r3, r0, r3, asr #11		
sbcsmi	r4, r0, r5		
mrsmi	r0, (UNDEF: 5)		
		; <UNDEFINED> instruction: 0x000012b1	
bpl	fe451560 <LRemap+0x451551>		
bmi	140d50 <__undef_stack+0x2a1f0>		
andeq	r8, r0, r4, lsl #22		
ldmcs	r1, {r0, r2, r8, sl, fp, lr}		
andpl	r0, r5, r0		
		; <UNDEFINED> instruction: 0x000072b4	
ldmibmi	sl!, {r0, r2, r8, r9, ip, lr}		
bpl	140d68 <__undef_stack+0x2a208>		
andeq	ip, r0, r9, lsr #14		
stcvc	11, cr5, [pc, #20]!	; d84 <_SUPERVISOR_STACK_SIZE+0x584>	
strvs	r0, [r5, -r0]		
andeq	r5, r0, ip, asr #22		
stclle	8, cr6, [lr], {5}		
stcvs	0, cr0, [r5], {-0}		
ldrdeq	r0, [r0], -r5		
strcc	r6, [lr], #-3333	; 0xfffff2fb	
cdpvs	0, 0, cr0, cr5, cr0, {0}		
andeq	r3, r0, r1, ror #19		
ldmibne	r0, {r0, r2, r8, ip, sp, lr}		
strvc	r0, [r5], #-0		
muleq	r0, r8, r6		
cmnvc	fp, r5, lsl #22		
stcvc	0, cr0, [r5], {-0}		
andeq	r7, r0, r5, lsl #29		
movtne	r7, #3333	; 0xd05	
mrshi	r0, (UNDEF: 5)		
sbcseq	r1, fp, r1, lsl #26		
orreq	r0, r8, r0, lsl #10		
andeq	r5, r0, r0, ror #5		
stcvs	12, cr8, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-78]	; 0xffffffb2	
strbmi	r0, [r7], #-397	; 0xfffffe73	
andls	r0, r5, r0		
subseq	r5, r0, r1, lsl #16		
orrseq	r0, r3, r0, lsl #10		
andeq	r3, r0, r6, ror #8		
cdpcc	4, 0, cr9, cr1, cr5, {0}		
streq	r0, [r0, #-37]	; 0xffffffdb	
mrcgt	1, 6, r0, cr14, cr5, {4}		
strls	r0, [r5, -r0]		
sbceq	ip, r2, r1, lsl #10		
orrseq	r0, r8, r0, lsl #10		
andeq	r2, r0, lr, lsl #12		
tsteq	r1, r5, lsl #20		
streq	r0, [r0, #-134]	; 0xffffff7a	
svcgt	0x001c019c		
stcge	0, cr0, [r5, #-0]		
andeq	fp, sp, r1, lsl #4		
		; <UNDEFINED> instruction: 0x01ae0500	
andeq	r9, r0, lr, asr #28		
andle	sl, r1, #5, 30		
streq	r0, [r0, #-216]	; 0xffffff28	
		; <UNDEFINED> instruction: 0xe1b301b0	
mrslt	r0, (UNDEF: 5)		
adceq	lr, pc, r1, lsl #20		
		; <UNDEFINED> instruction: 0x01b30500	
andeq	r1, r0, sp, lsr #30		
stmdbcs	r1, {r0, r2, sl, ip, sp, pc}		
streq	r0, [r0, #-183]	; 0xffffff49	
		; <UNDEFINED> instruction: 0x57e701b5	
		; <UNDEFINED> instruction: 0xf6050000	
subseq	r2, r7, r1, lsl #28		
mvnseq	r0, r0, lsl #10		
andeq	r9, r0, r3, asr #19		
cdpeq	8, 0, cr15, cr1, cr5, {0}		
streq	r0, [r0, #-162]	; 0xffffff5e	
rsble	r0, r4, #1073741886	; 0x4000003e	
blx	140e58 <__undef_stack+0x2a2f8>		
rsbseq	sp, sl, r1, lsl #10		
mvnseq	r0, r0, lsl #10		
andeq	r1, r0, r4, lsr #3		
movwmi	pc, #7173	; 0x1c05	; <UNPREDICTABLE>
streq	r0, [r0, #-98]	; 0xffffff9e	
sfmeq	f0, 4, [r7, #612]	; 0x264	
andge	r0, r5, r0		
rsceq	r6, r0, r2, lsl #10		
adceq	r0, r8, #0, 10		
		; <UNDEFINED> instruction: 0x0000ddb5	
cdpmi	14, 0, cr10, cr2, cr5, {0}		
streq	r0, [r0, #-165]	; 0xffffff5b	
mvnvc	r0, r6, asr #5		
stmdble	r5, {}	; <UNPREDICTABLE>	
addeq	pc, sp, r2, lsl #20		
sbcseq	r0, pc, #0, 10		
andeq	sp, r0, r8, asr #2		
stcgt	0, cr14, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-24]	; 0xffffffe8	
stmibvc	r5, {r0, r1, r2, r5, r6, r7, r9}^		
stc	0, cr0, [r5, #-0]		
rsbeq	r8, r0, r2, lsl #28		
rscseq	r0, r3, #0, 10		
andeq	r2, r0, r6, ror sp		
andcc	pc, r2, #81920	; 0x14000	
streq	r0, [r0, #-22]	; 0xffffffea	
ldrbvs	r0, [r4, #767]!	; 0x2ff	
mrsls	r0, (UNDEF: 5)		
sbceq	r4, fp, r3, lsl #28		
		; <UNDEFINED> instruction: 0x03b40500	
strdeq	r1, [r0], -fp		
streq	fp, [r3, -r5, lsl #10]		
streq	r0, [r0, #-131]	; 0xffffff7d	
		; <UNDEFINED> instruction: 0x87ec03bc	
stclt	0, cr0, [r5, #-0]		
sbceq	r6, sp, r3, lsl #30		
biceq	r0, r3, #0, 10		
andeq	lr, r0, lr, ror r0		
strmi	ip, [r3, -r5, lsl #8]		
streq	r0, [r0, #-162]	; 0xffffff5e	
ldmibvs	r4, {r1, r2, r3, r6, r7, r8, r9}^		
str	r0, [r5], #-0		
andeq	r8, r7, r3, lsl #30		
mvneq	r0, #0, 10		
andeq	r3, r0, r1, lsl #30		
str	lr, [r3], #-2053	; 0xfffff7fb	
streq	r0, [r0, #-59]	; 0xffffffc5	
strbtls	r0, [ip], r9, ror #7		
bl	140f1c <__undef_stack+0x2a3bc>		
addseq	r6, r5, r3, lsl #8		
mvnseq	r0, #0, 10		
andeq	r2, r0, r8, asr r3		
andeq	pc, r3, #20480	; 0x5000	
streq	r0, [r0, #-112]	; 0xffffff90	
ldcmi	3, cr0, [r7, #1020]	; 0x3fc	
andhi	r0, r5, #0		
addeq	r4, sp, r4, lsl #18		
streq	r0, [r6], #1280	; 0x500	
andeq	r1, r0, pc, lsl fp		
strhi	r8, [r4, #-2053]	; 0xfffff7fb	
streq	r0, [r0, #-80]	; 0xffffffb0	
addcc	r0, r5, fp, lsr #9		
svcge	0x00050000		
rsbseq	r6, sp, r4, lsl #8		
ldrteq	r0, [r3], #1280	; 0x500	
andeq	r9, r0, r1, lsl #29		
movweq	fp, #18181	; 0x4705	
streq	r0, [r0, #-176]	; 0xffffff50	
ldrle	r0, [r8, #-1211]	; 0xfffffb45	
svclt	0x00050000		
eoreq	lr, fp, r4, lsl #8		
strbeq	r0, [r3], #1280	; 0x500	
andeq	r9, r0, fp, ror #20		
stccs	7, cr12, [r4], {5}		
streq	r0, [r0, #-40]	; 0xffffffd8	
ldrbvs	r0, [r1, #-1471]	; 0xfffffa41	
andgt	r0, r5, r0		
subeq	r9, r0, r5, lsl #2		
strbeq	r0, [r1, #1280]	; 0x500	
muleq	r0, r0, r5		
andpl	ip, r5, r5, lsl #4		
andeq	r0, r0, r1, lsr #32		
streq	r0, [r0, #-4]		
addeq	r4, r9, r7, lsr #28		
cfstr32hi	mvfx0, [r8, #-0]		
streq	r0, [r0, #-187]	; 0xffffff45	
addeq	r4, r9, sl, lsr #18		
orreq	r0, r8, r0, lsl #10		
andeq	r2, r0, fp, lsl #30		
svceq	0x00018905		
streq	r0, [r0, #-18]	; 0xffffffee	
bge	d815f0 <__undef_stack+0xc6aa90>		
blhi	140fcc <__undef_stack+0x2a46c>		
addseq	ip, r5, r1, lsl #14		
orreq	r0, ip, r0, lsl #10		
andeq	ip, r0, sp, asr r2		
stmdbpl	r1, {r0, r2, r8, sl, fp, pc}		
streq	r0, [r0, #-194]	; 0xffffff3e	
cmnle	r2, lr, lsl #3		
svchi	0x00050000		
eoreq	r0, pc, r1, lsl #14		
orrseq	r0, lr, r0, lsl #12		
muleq	r0, r7, r0		
strpl	lr, [r1, #-2566]	; 0xfffff5fa	
streq	r0, [r0, #-89]	; 0xffffffa7	
stmiavs	r3!, {r0, r1, r2, r7, r9}		
stmdahi	r5, {}	; <UNPREDICTABLE>	
andeq	fp, ip, r2, lsl #2		
addeq	r0, r9, #0, 10		
andeq	r5, r0, sp, asr #9		
andvc	r8, r2, #20480	; 0x5000	
streq	r0, [r0, #-157]	; 0xffffff63	
ldmdblt	sp, {r0, r1, r3, r7, r9}^		
stchi	0, cr0, [r5], {-0}		
sbceq	r6, r2, r2, lsl #20		
addeq	r0, sp, #0, 10		
muleq	r0, lr, r8		
bls	a4844 <SLCRL2cRamConfig+0x84642>		
streq	r0, [r0, #-8]		
ldrbpl	r0, [r7], #655	; 0x28f	
andls	r0, r5, r0		
eorseq	fp, r1, r2, lsl #14		
addseq	r0, r1, #0, 10		
andeq	r3, r0, r5, ror #1		
andle	r9, r2, #1342177280	; 0x50000000	
streq	r0, [r0, #-27]	; 0xffffffe5	
smlalcc	r0, r0, r3, r2	; <UNPREDICTABLE>	
strls	r0, [r5], #-0		
subseq	ip, r4, r2, lsl #18		
addseq	r0, r5, #0, 10		
andeq	r6, r0, sp, lsl #19		
strmi	sl, [r2, #-518]	; 0xfffffdfa	
		; <UNDEFINED> instruction: 0x06000058	
stmibge	sp!, {r0, r1, r2, r4, r6, r7, r9}^		
stchi	0, cr0, [r6, #-0]		
adceq	pc, ip, r3, lsl #16		
orrseq	r0, r2, #0, 10		
andeq	sl, r0, r0, lsl r7		
andcs	r9, r3, #393216	; 0x60000	
streq	r0, [r0, #-121]	; 0xffffff87	
stmdbvc	lr!, {r0, r2, r3, r4, r7, r8, r9}		
streq	r0, [r0], #-0		
andcs	r0, r6, #0		
andeq	r0, r0, r6, lsl #26		
bicsvs	r2, r3, #1310720	; 0x140000	
streq	r0, [r0], #-0		
andeq	r0, r5, #0		
andeq	r0, r0, sl, ror #6		
strbtpl	r0, [sl], #2821	; 0xb05	
stceq	0, cr0, [r5], {-0}		
muleq	r0, fp, r9		
eorpl	r0, r7, #320	; 0x140	
cdpeq	0, 0, cr0, cr5, cr0, {0}		
andeq	fp, r0, r6, asr pc		
blpl	1cc4cd8 <__undef_stack+0x1bae178>		
andne	r0, r5, r0		
andeq	r9, r0, sl, asr #18		
bicsne	r1, r1, r5, lsl #2		
andne	r0, r5, #0		
andeq	r8, r0, r1, lsl #1		
adcsvc	r1, sl, r5, lsl #6		
strne	r0, [r5], #-0		
andeq	sp, r0, r6, lsl #3		
bmi	ffbc64fc <LRemap+0x1bc64ed>		
strne	r0, [r5], -r0		
ldrdeq	r8, [r0], -r0		
andeq	r0, r0, r0, lsl #8		
ldmdbcc	sl!, {r0, r2, r9, sl, ip, sp}		
stmdacc	r6, {}	; <UNPREDICTABLE>	
andeq	r9, r0, r6, lsl r0		
strbgt	r4, [r5, r5, lsl #16]		
streq	r0, [r0], #-0		
cdpls	0, 0, cr0, cr6, cr0, {0}		
addseq	r9, r0, r1, lsl #14		
mvneq	r0, r0, lsl #12		
andeq	r5, r0, r5, asr r9		
stc	7, cr13, [r2, #-24]	; 0xffffffe8	
streq	r0, [r0, #-169]	; 0xffffff57	
svclt	0x001c02dc		
movw	r0, #24576	; 0x6000	
rsbeq	r2, r4, r2, lsl #30		
orreq	r0, sp, #0, 12		
strdeq	sl, [r0], -r8		
andne	r9, r3, r5, lsl #4		
streq	r0, [r0], -r7, lsr #1		
stmdbvc	r2!, {r3, r4, r7, r8, r9}		
stcls	0, cr0, [r5, #-0]		
rsbseq	r2, r9, r3, lsl #28		
andeq	r0, r4, r0		
ldrhi	r0, [r1, -r0, lsl #10]		
streq	r0, [r0, #-104]	; 0xffffff98	
addseq	fp, r9, r5, lsl r7		
strb	r0, [r6, -r0, lsl #10]		
streq	r0, [r0, #-33]	; 0xffffffdf	
sbcseq	pc, r2, r2, ror #16		
strbtgt	r0, [r8], -r0, lsl #10		
streq	r0, [r0, #-133]	; 0xffffff7b	
		; <UNDEFINED> instruction: 0xc7a701b0	
movwgt	r0, #20480	; 0x5000	
adcseq	lr, r5, r2, lsl #18		
sbceq	r0, r4, #0, 10		
strdeq	lr, [r0], -r3		
blx	b259a <SLCRL2cRamConfig+0x92398>		
streq	r0, [r0, #-124]	; 0xffffff84	
strbvc	r0, [r1, #-710]!	; 0xfffffd3a	
strgt	r0, [r5, -r0]		
addeq	r7, r7, r2, lsl #24		
sbceq	r0, r8, #0, 10		
andeq	r8, r0, sl, lsl sl		
vmla.i8	d12, d2, d5		
streq	r0, [r0, #-27]	; 0xffffffe5	
ldmcs	pc!, {r0, r2, r4, r6, r7, r9}	; <UNPREDICTABLE>	
strle	r0, [r5], -r0		
sbcseq	r0, sl, r2, lsl #4		
sbcseq	r0, r7, #0, 10		
andeq	ip, r0, r9, ror #3		
cdpmi	8, 0, cr8, cr5, cr5, {0}		
streq	r0, [r0, #-147]	; 0xffffff6d	
		; <UNDEFINED> instruction: 0x814f059e	
cdpgt	0, 0, cr0, cr5, cr0, {0}		
adcseq	r4, ip, r5		
ldrbeq	r0, [lr, #1280]	; 0x500	
andeq	r0, r0, r8, asr r4		
bcs	178dec <__undef_stack+0x6228c>		
streq	r0, [r0, #-84]	; 0xffffffac	
ldrble	r0, [r3, r0, ror #11]!		
mrs	r0, (UNDEF: 5)		
andseq	r2, ip, r5, lsl #24		
strbeq	r0, [r2, #1280]!	; 0x500	
andeq	r6, r0, r2, ror #20		
strgt	lr, [r5], -r5, lsl #6		
streq	r0, [r0, #-178]	; 0xffffff4e	
ldrcs	r0, [r2, #1508]	; 0x5e4	
str	r0, [r5], -r0		
eorseq	sl, r7, r5, lsl #26		
strbeq	r0, [r7, #1280]!	; 0x500	
andeq	r7, r0, ip, asr #8		
stclt	8, cr14, [r5, #-20]	; 0xffffffec	
streq	r0, [r0, #-79]	; 0xffffffb1	
ldmdahi	r3!, {r0, r3, r5, r6, r7, r8, sl}		
b	14121c <__undef_stack+0x2a6bc>		
eorseq	sp, r5, r5, lsl #2		
strbeq	r0, [fp, #1280]!	; 0x500	
andeq	r6, r0, r6, ror r6		
stcls	12, cr14, [r5], {5}		
streq	r0, [r0, #-94]	; 0xffffffa2	
mvnls	r0, sp, ror #11		
cdp	0, 0, cr0, cr5, cr0, {0}		
adcseq	lr, r6, r5, lsl #30		
strbeq	r0, [pc, #1280]!	; 1740 <CRValMmuCac+0x73b>	
andeq	r8, r0, r0, asr #27		
stmdbmi	r5, {r0, r2, ip, sp, lr, pc}		
streq	r0, [r0, #-43]	; 0xffffffd5	
		; <UNDEFINED> instruction: 0x772405f1	
vhadd.s8	d0, d5, d0		
addseq	ip, fp, r5, lsl #6		
ldrbeq	r0, [r3, #1280]!	; 0x500	
andeq	r1, r0, r1, asr lr		
strmi	pc, [r5, #-1029]	; 0xfffffbfb	
streq	r0, [r0, #-96]	; 0xffffffa0	
ldmdavc	r7!, {r0, r2, r4, r5, r6, r7, r8, sl}		
		; <UNDEFINED> instruction: 0xf6050000	
andeq	r2, fp, r5, lsl #4		
ldrbeq	r0, [r7, #1280]!	; 0x500	
andeq	r8, r0, r3, ror #17		
cdpgt	8, 0, cr15, cr5, cr5, {0}		
streq	r0, [r0, #-63]	; 0xffffffc1	
		; <UNDEFINED> instruction: 0xc6eb05f9	
blx	14128c <__undef_stack+0x2a72c>		
andseq	r6, r5, r5, lsl #16		
ldrbeq	r0, [fp, #1280]!	; 0x500	
andeq	r0, r0, r2, lsl r3		
cdphi	12, 0, cr15, cr5, cr5, {0}		
streq	r0, [r0, #-161]	; 0xffffff5f	
		; <UNDEFINED> instruction: 0x67b105fd	
strhi	r0, [r5, #-0]		
rsbseq	r9, r1, r6, lsl #16		
streq	r0, [sp], r0, lsl #10		
ldrdeq	fp, [r0], -r7		
strcs	r9, [r6], #-3333	; 0xfffff2fb	
streq	r0, [r0, #-120]	; 0xffffff88	
adcsls	r0, r6, #160, 12	; 0xa000000	
strge	r0, [r5], -r0		
addeq	r8, r4, r6, lsl #18		
andeq	r0, r4, r0		
tstge	r7, r0, lsl #10		
streq	r0, [r0, #-46]	; 0xffffffd2	
subseq	r4, r4, ip, lsr r0		
andeq	r0, r4, r0		
strls	r0, [r2], -r0, lsl #10		
streq	r0, [r0, #-74]	; 0xffffffb6	
andeq	ip, r5, sp, lsl #18		
andlt	r0, lr, r0, lsl #10		
streq	r0, [r0, #-160]	; 0xffffff60	
rsbeq	r0, r2, pc, lsl #28		
cfldr32ge	mvfx0, [r0], {-0}		
ldrdeq	r0, [r0], -fp		
streq	r0, [r0, #-4]		
sbcseq	r3, r8, r0, asr r0		
cfldr64ge	mvdx0, [r7], {-0}		
streq	r0, [r0, #-202]	; 0xffffff36	
andeq	r4, sp, r8, asr r4		
ldmdapl	lr, {r8, sl}^		
streq	r0, [r0, #-195]	; 0xffffff3d	
adcseq	r5, r8, r2, ror #24		
cmnmi	r6, r0, lsl #10		
streq	r0, [r0, #-163]	; 0xffffff5d	
eoreq	pc, r6, sl, ror #4		
bl	1b0272c <__undef_stack+0x19ebbcc>		
streq	r0, [r0, #-183]	; 0xffffff49	
addeq	lr, r5, r6, ror lr		
rsbsne	r0, fp, r0, lsl #10		
streq	r0, [r0, #-64]	; 0xffffffc0	
eoreq	r2, sp, pc, ror r2		
orreq	r0, pc, r0, lsl #10		
andeq	sl, r0, r9, lsr lr		
stcne	3, cr9, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-134]	; 0xffffff7a	
ldrvc	r0, [fp, #-488]!	; 0xfffffe18	
stmdb	r5, {}	; <UNPREDICTABLE>	
eoreq	r7, pc, r1, lsl #6		
mvnseq	r0, r0, lsl #10		
andeq	ip, r0, r7, lsr r2		
svcge	0x0001f505		
streq	r0, [r0, #-171]	; 0xffffff55	
ldm	sl!, {r0, r1, r2, r4, r5, r6, r7, r8}		
andhi	r0, r5, r0		
andseq	sl, lr, r2, lsl #20		
addeq	r0, r2, #0, 10		
muleq	r0, sp, r9		
movw	r8, #8965	; 0x2305	
streq	r0, [r0, #-75]	; 0xffffffb5	
tstgt	r3, #132, 4	; 0x40000008	
strhi	r0, [r5, #-0]		
subeq	r4, r3, r2, lsl #6		
addeq	r0, lr, #0, 12		
andeq	sp, r0, fp, lsr r1		
bpl	a4fb8 <SLCRL2cRamConfig+0x84db6>		
streq	r0, [r0, #-203]	; 0xffffff35	
strt	r0, [r3], #660	; 0x294	
stmdbls	r5, {}	; <UNPREDICTABLE>	
sbceq	pc, sl, r2, lsl #24		
streq	r0, [r7], #1536	; 0x600	
andeq	r3, r0, r3, asr #29		
andeq	r0, r0, r0, lsl #8		
ldmib	pc, {r0, r2, r9}^	; <UNPREDICTABLE>	
stceq	0, cr0, [r5, #-0]		
		; <UNDEFINED> instruction: 0x0000e5b7	
ldrmi	r1, [r5, r5, lsl #10]!		
streq	r0, [r0], #-0		
mrsmi	r0, (UNDEF: 5)		
strdeq	r7, [r0], -lr		
mvnsle	r4, r5, lsl #4		
movwmi	r0, #20480	; 0x5000	
andeq	r3, r0, r8, ror r0		
strne	r4, [r9, r5, lsl #8]		
strmi	r0, [r5], -r0		
andeq	lr, r0, r8, lsr r3		
strtlt	r4, [r2], #1797	; 0x705	
stmdami	r5, {}	; <UNPREDICTABLE>	
andeq	r7, r0, r3, lsl sp		
ldrbtgt	r4, [pc], -r5, lsl #18		
bmi	141404 <__undef_stack+0x2a8a4>		
andeq	fp, r0, lr, lsl #12		
fstmiaxge	r4!, {d20-d21}	;@ Deprecated	
stcmi	0, cr0, [r5], {-0}		
andeq	sl, r0, r0, lsl #3		
stmdbpl	sl!, {r0, r2, r8, sl, fp, lr}		
cdpmi	0, 0, cr0, cr5, cr0, {0}		
andeq	r8, r0, r3, asr r7		
stmdbeq	pc, {r0, r2, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>	
movwpl	r0, #20480	; 0x5000	
andeq	r1, r0, lr, asr r2		
strbeq	r5, [sl], #-1541	; 0xfffff9fb	
stmdbvs	r5, {}	; <UNPREDICTABLE>	
andeq	sp, r0, r3, lsr #21		
vfmalt.f32	s12, s24, s10		
blvs	141440 <__undef_stack+0x2a8e0>		
andeq	r6, r0, r8, asr #10		
ldrhi	r6, [lr], #-3589	; 0xfffff1fb	
strhi	r0, [r5], #-0		
eorseq	r9, pc, r1, lsl #18		
orreq	r0, sl, r0, lsl #10		
andeq	r7, r0, pc, ror #30		
strcs	r9, [r1], -r5		
streq	r0, [r0, #-227]	; 0xffffff1d	
bicscs	r0, r8, #-2147483611	; 0x80000025	
stmdbls	r5, {}	; <UNPREDICTABLE>	
andseq	r2, r6, r1, lsl #14		
orrseq	r0, ip, r0, lsl #10		
andeq	r2, r0, r9, asr #23		
movweq	sl, #4613	; 0x1205	
streq	r0, [r0, #-19]	; 0xffffffed	
ldfhie	f0, [r3], #660	; 0x294	
stmdage	r5, {}	; <UNPREDICTABLE>	
subeq	r3, r6, r1, lsl #6		
		; <UNDEFINED> instruction: 0x01b30500	
andeq	lr, r0, r1, lsl r5		
cfstrsls	mvf11, [r1], {5}		
streq	r0, [r0, #-32]	; 0xffffffe0	
		; <UNDEFINED> instruction: 0x010c01b5	
stmdalt	r5, {}	; <UNPREDICTABLE>	
rsceq	r5, r9, r1, lsl #6		
		; <UNDEFINED> instruction: 0x01b90500	
ldrdeq	ip, [r0], -r7		
strne	fp, [r1], -r5, lsl #20		
streq	r0, [r0, #-104]	; 0xffffff98	
ldfeqs	f0, [r7, #-776]	; 0xfffffcf8	
andle	r0, r5, r0		
adcseq	r0, fp, r4, lsl #28		
ldrbeq	r0, [r2], #1280	; 0x500	
andeq	ip, r0, r3, asr r0		
		; <UNDEFINED> instruction: 0xf804f305	
streq	r0, [r0, #-114]	; 0xffffff8e	
ldmib	r0!, {r4, r7, r8, sl}^		
andge	r0, r5, r0		
rsbseq	fp, r5, r5, lsl #30		
streq	r0, [lr, #1280]!	; 0x500	
		; <UNDEFINED> instruction: 0x0000d1b8	
stmdbge	r5, {r0, r2, r9, ip, sp, pc}		
streq	r0, [r0, #-65]	; 0xffffffbf	
strbteq	r0, [sp], #1459	; 0x5b3	
strlt	r0, [r5], #-0		
subeq	pc, r6, r5, lsl #4		
ldreq	r0, [r5, #1280]!	; 0x500	
strdeq	fp, [r0], -r2		
andcc	fp, r5, r5, lsl #16		
streq	r0, [r0, #-67]	; 0xffffffbd	
cfstr32ne	mvfx0, [r1, #-740]!	; 0xfffffd1c	
blt	141510 <__undef_stack+0x2a9b0>		
sbcseq	r5, sp, r5, lsl #4		
strbeq	r0, [r3, #1280]	; 0x500	
muleq	r0, r3, sl		
andne	ip, r5, #83886080	; 0x5000000	
streq	r0, [r0, #-170]	; 0xffffff56	
svcvc	0x00f905ca		
stcgt	0, cr0, [r5, #-0]		
subeq	r1, r8, r5, lsl #30		
ldrbeq	r0, [r5, #1280]	; 0x500	
andeq	r1, r0, r0, lsr #31		
tstvs	r5, r5, lsl #12		
andeq	r0, r0, r7, lsl #1		
streq	r0, [r0, #-4]		
sbcseq	r5, pc, r2, lsl #12		
svcls	0x00040500		
streq	r0, [r0, #-48]	; 0xffffffd0	
sbceq	r6, r7, r5, lsl #30		
andeq	r0, r4, r0		
strvs	r0, [r8, -r0, lsl #10]		
streq	r0, [r0, #-161]	; 0xffffff5f	
subseq	r9, r7, r2, lsl r0		
andsvs	r0, r3, r0, lsl #10		
andeq	r0, r0, lr, asr #32		
streq	r0, [r0], -r4		
umullsls	r0, r7, lr, r1		
b	181578 <__undef_stack+0x6aa18>		
subseq	r5, r9, r1, lsl #10		
sbcseq	r0, r7, #0, 12		
andeq	sl, r0, sp, ror #19		
		; <UNDEFINED> instruction: 0xf8038d06	
streq	r0, [r0, #-172]	; 0xffffff54	
		; <UNDEFINED> instruction: 0xa7100392	
stmdals	r6, {}	; <UNPREDICTABLE>	
rsbseq	r2, r9, r3, lsl #4		
orrseq	r0, sp, #0, 10		
andeq	r7, r0, lr, lsr #18		
andeq	r0, r0, r0, lsl #8		
adcge	r0, sp, #1342177280	; 0x50000000	
stmdaeq	r5, {}	; <UNPREDICTABLE>	
andeq	sl, r0, r5, asr #24		
andeq	r0, r0, r0, lsl #8		
svclt	0x00a22105		
strcs	r0, [r5], #-0		
andeq	fp, r0, r8, lsl r5		
strge	r9, [r1], -r5, lsl #12		
streq	r0, [r0, #-155]	; 0xffffff65	
svchi	0x00be01e7		
stmda	r5, {}	; <UNPREDICTABLE>	
addseq	lr, sl, r1, lsl #12		
mvneq	r0, r0, lsl #10		
ldrdeq	r4, [r0], -r3		
movwge	lr, #7941	; 0x1f05	
streq	r0, [r0, #-64]	; 0xffffffc0	
strgt	r0, [pc], #-501	; 15e8 <CRValMmuCac+0x5e3>	
blx	1415ec <__undef_stack+0x2aa8c>		
subseq	r7, ip, r1, lsl #14		
andeq	r0, r4, r0		
andsls	r0, r2, r0, lsl #10		
streq	r0, [r0, #-87]	; 0xffffffa9	
adcseq	fp, r8, r3, lsl sp		
andsvs	r0, r4, r0, lsl #10		
andeq	r0, r0, lr, asr #32		
streq	r0, [r0, #-4]		
addeq	r2, r9, r8, lsl #2		
blx	342e14 <__undef_stack+0x22c2b4>		
streq	r0, [r0, #-1]		
rsbeq	r5, r1, r0, lsl r1		
andeq	r0, r4, r0		
ldrle	r0, [sl, -r0, lsl #10]!		
streq	r0, [r0, #-146]	; 0xffffff6e	
sbcseq	r4, r5, lr, lsr r4		
bllt	fc2a30 <__undef_stack+0xeabed0>		
streq	r0, [r0, #-162]	; 0xffffff5e	
adceq	r3, r1, r1, asr #28		
cfstr64pl	mvdx0, [r9, #-0]		
streq	r0, [r0, #-19]	; 0xffffffed	
strbgt	r0, [r1, #405]	; 0x195	
streq	r0, [r0], #-0		
andeq	r0, r5, #0		
andeq	r0, r0, sp, ror lr		
cfstr32ne	mvfx0, [r0], {5}		
bleq	141658 <__undef_stack+0x2aaf8>		
andeq	r4, r0, ip, lsr r7		
andeq	r0, r0, r0, lsl #8		
ldrne	r3, [r0, -r5, lsl #16]!		
strmi	r0, [r5], -r0		
andeq	r3, r0, r6, lsl r2		
ldrbteq	r4, [r7], -r5, lsl #14		
bmi	141674 <__undef_stack+0x2ab14>		
ldrdeq	sp, [r0], -pc	; <UNPREDICTABLE>	
strge	r4, [fp], r5, lsl #22		
stcmi	0, cr0, [r5], {-0}		
andeq	lr, r0, r8, lsr #13		
stmdbge	r7, {r0, r2, r8, sl, fp, lr}^		
cdpmi	0, 0, cr0, cr5, cr0, {0}		
strdeq	r7, [r0], -r4		
svceq	0x00ec4f05		
andpl	r0, r5, r0		
andeq	r1, r0, sl, lsl r8		
ldrbgt	r5, [ip], -r5, lsl #2		
andpl	r0, r5, #0		
ldrdeq	r1, [r0], -r0		
stmibpl	r6, {r0, r2, r8, r9, ip, lr}		
strpl	r0, [r5], #-0		
andeq	r5, r0, r4, lsr #31		
cfsh64vc	mvdx5, mvdx14, #5		
strpl	r0, [r5], -r0		
andeq	r6, r0, r9, lsl r3		
subls	r5, fp, #1310720	; 0x140000	
stmdapl	r5, {}	; <UNPREDICTABLE>	
andeq	r8, r0, r7, lsr fp		
stclvc	9, cr5, [pc, #20]!	; 16e4 <CRValMmuCac+0x6df>	
bpl	1416d4 <__undef_stack+0x2ab74>		
andeq	r0, r0, fp, ror #27		
ldrmi	r5, [r8, #-2821]!	; 0xfffff4fb	
stcpl	0, cr0, [r5], {-0}		
andeq	r1, r0, r2, asr #32		
strbpl	r5, [lr], #-3333	; 0xfffff2fb	
cdppl	0, 0, cr0, cr5, cr0, {0}		
andeq	r5, r0, r2, asr #7		
strvs	r5, [r0, r5, lsl #30]		
andvs	r0, r5, r0		
andeq	r4, r0, r4, asr fp		
ldfeqs	f6, [ip], #-20	; 0xffffffec	
andvs	r0, r5, #0		
		; <UNDEFINED> instruction: 0x0000b7bc	
blls	fe05a320 <LRemap+0x5a311>		
strvs	r0, [r5], #-0		
ldrdeq	r5, [r0], -pc	; <UNPREDICTABLE>	
bhi	fe79ab2c <LRemap+0x79ab1d>		
strvs	r0, [r5], -r0		
andeq	r4, r0, r5, ror r8		
strne	r6, [r1], #1797	; 0x705	
stmdavs	r5, {}	; <UNPREDICTABLE>	
andeq	r6, r0, r6, lsr #21		
strhi	r6, [r9, -r5, lsl #18]!		
bvs	141734 <__undef_stack+0x2abd4>		
andeq	r7, r0, r2, asr #25		
svcvs	0x00106b05		
stcvs	0, cr0, [r5], {-0}		
andeq	ip, r0, pc, asr #31		
orr	r6, r9, r5, lsl #26		
cdpvs	0, 0, cr0, cr5, cr0, {0}		
andeq	sp, r0, sp, lsr r7		
bicmi	r7, r7, #1073741825	; 0x40000001	
andvc	r0, r5, #0		
andeq	r3, r0, sl, asr ip		
adds	r7, r7, #1280	; 0x500	
stcvc	0, cr0, [r5, #-0]		
andeq	r0, r0, r6, asr r5		
mrrcgt	14, 0, r7, pc, cr5	; <UNPREDICTABLE>	
mrshi	r0, (UNDEF: 5)		
addseq	sp, r3, r1, lsl #18		
orreq	r0, r2, r0, lsl #10		
andeq	r6, r0, r0, asr #9		
tstvc	r1, r5, lsl #6		
streq	r0, [r0, #-172]	; 0xffffff54	
stmiagt	sp, {r2, r7, r8}^		
strhi	r0, [r5, #-0]		
rsbeq	r3, lr, r1, lsl #18		
orreq	r0, r8, r0, lsl #10		
andeq	r8, r0, r5, ror #22		
stchi	9, cr8, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-75]	; 0xffffffb5	
ldflss	f0, [sp, #552]	; 0x228	
blhi	1417a8 <__undef_stack+0x2ac48>		
subseq	r0, lr, r1, lsl #18		
orreq	r0, pc, r0, lsl #10		
		; <UNDEFINED> instruction: 0x00009bb5	
strvs	r9, [r1], -r5, lsl #4		
streq	r0, [r0, #-121]	; 0xffffff87	
stmdbpl	r3!, {r1, r3, r4, r7, r8}^		
blls	1417c4 <__undef_stack+0x2ac64>		
sbceq	pc, r0, r1, lsl #6		
orrseq	r0, ip, r0, lsl #10		
andeq	r7, r0, r6, lsl #16		
vadd.f32	d9, d1, d5		
streq	r0, [r0, #-78]	; 0xffffffb2	
		; <UNDEFINED> instruction: 0x07ee019e	
svcls	0x00050000		
subseq	r0, pc, r1, lsl #30		
lsleq	r0, r0, #10		
		; <UNDEFINED> instruction: 0x00009ebc	
bgt	69c04 <SLCRL2cRamConfig+0x49a02>		
streq	r0, [r0, #-33]	; 0xffffffdf	
mvnsgt	r0, #-2147483608	; 0x80000028	
movwge	r0, #20480	; 0x5000	
rsbseq	r2, r2, r1, lsl #12		
		; <UNDEFINED> instruction: 0x01a40500	
andeq	r2, r0, r4, ror r8		
andmi	sl, r1, #20971520	; 0x1400000	
streq	r0, [r0, #-108]	; 0xffffff94	
ldfles	f0, [r2, #-664]	; 0xfffffd68	
strge	r0, [r5, -r0]		
eoreq	r0, sp, r1, lsl #10		
		; <UNDEFINED> instruction: 0x01a80500	
andeq	r9, r0, sl, lsl ip		
strcc	sl, [r1, #-2309]	; 0xfffff6fb	
streq	r0, [r0, #-60]	; 0xffffffc4	
stfgee	f0, [r3, #680]!	; 0x2a8	
blge	141834 <__undef_stack+0x2acd4>		
rsbeq	pc, r4, r1, lsl #6		
		; <UNDEFINED> instruction: 0x01ac0500	
andeq	sp, r0, r9, lsl r7		
strcs	sl, [r1, -r5, lsl #26]		
streq	r0, [r0, #-102]	; 0xffffff9a	
ldmdami	r4, {r1, r2, r3, r5, r7, r8}^		
svcge	0x00050000		
sbcseq	pc, ip, r1, lsl #2		
lslseq	r0, r0, #10		
andeq	r7, r0, sl, lsr sl		
stmdalt	r1, {r0, r2, r8, ip, sp, pc}		
streq	r0, [r0, #-6]		
stfmie	f0, [r5], {178}	; 0xb2	
movwlt	r0, #20480	; 0x5000	
addeq	ip, r6, r1, lsl #28		
		; <UNDEFINED> instruction: 0x01b40500	
andeq	sp, r0, r6, lsr #19		
movwne	fp, #5381	; 0x1505	
streq	r0, [r0, #-75]	; 0xffffffb5	
ldmibcs	pc, {r1, r2, r4, r5, r7, r8}^	; <UNPREDICTABLE>	
strlt	r0, [r5, -r0]		
adceq	pc, ip, r1, lsl #26		
		; <UNDEFINED> instruction: 0x01b80500	
		; <UNDEFINED> instruction: 0x0000b6b8	
streq	fp, [r1], -r5, lsl #18		
streq	r0, [r0, #-90]	; 0xffffffa6	
andsne	r0, ip, #-2147483602	; 0x8000002e	
bllt	1418a4 <__undef_stack+0x2ad44>		
rsbeq	r1, r1, r1, lsl #30		
		; <UNDEFINED> instruction: 0x01bc0500	
andeq	r5, r0, r8, lsr r9		
stcpl	13, cr11, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-42]	; 0xffffffd6	
svcls	0x003001be		
svclt	0x00050000		
addseq	r6, r2, r1, lsl #30		
biceq	r0, r0, r0, lsl #10		
andeq	r4, r0, sp, asr r5		
mvfges	f4, f5		
streq	r0, [r0, #-28]	; 0xffffffe4	
blls	fff41fe0 <LRemap+0x1f41fd1>		
movwgt	r0, #20480	; 0x5000	
adcseq	r7, r5, r1, lsl #26		
biceq	r0, r4, r0, lsl #10		
andeq	r3, r0, r8, lsr #12		
cfstr32eq	mvfx12, [r1], {5}		
streq	r0, [r0, #-127]	; 0xffffff81	
svcgt	0x00aa01c6		
strgt	r0, [r5, -r0]		
addeq	sl, r9, r1, lsl #4		
biceq	r0, sl, r0, lsl #10		
andeq	r4, r0, r1, lsl #11		
stmdacc	r1, {r0, r2, r8, r9, fp, lr, pc}		
streq	r0, [r0, #-199]	; 0xffffff39	
adcsvs	r0, r5, #204, 2	; 0x33	
stcgt	0, cr0, [r5, #-0]		
sbcseq	r7, r0, r1, lsl #30		
biceq	r0, lr, r0, lsl #10		
andeq	sp, r0, r1, ror ip		
		; <UNDEFINED> instruction: 0xff01cf05	
streq	r0, [r0, #-2]		
ldmdavs	r4!, {r4, r6, r7, r8}^		
mrsle	r0, (UNDEF: 5)		
adceq	r1, r4, r1, lsl #6		
bicseq	r0, r2, r0, lsl #10		
andeq	sp, r0, r9, lsl #16		
stc2	3, cr13, [r1], {5}		
streq	r0, [r0, #-97]	; 0xffffff9f	
stfcse	f0, [r5], {212}	; 0xd4	
strle	r0, [r5, #-0]		
andseq	r8, r1, r1, lsl #30		
bicseq	r0, r6, r0, lsl #10		
andeq	r9, r0, fp, lsl #4		
stcge	7, cr13, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-133]	; 0xffffff7b	
ldrbteq	r0, [r2], #-472	; 0xfffffe28	
stmdble	r5, {}	; <UNPREDICTABLE>	
rsbeq	r9, sl, r1, lsl #6		
bicseq	r0, sl, r0, lsl #10		
andeq	sp, r0, r6, ror #6		
vstr	d13, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-180]	; 0xffffff4c	
		; <UNDEFINED> instruction: 0x960901dc	
stcle	0, cr0, [r5, #-0]		
andeq	fp, fp, r1, lsl #2		
bicseq	r0, lr, r0, lsl #10		
ldrdeq	r9, [r0], -sp		
		; <UNDEFINED> instruction: 0xff01df05	
streq	r0, [r0, #-168]	; 0xffffff58	
bicgt	r0, r8, #224, 2	; 0x38	
mrs	r0, (UNDEF: 5)		
sbceq	r1, r1, r1, lsl #2		
mvneq	r0, r0, lsl #10		
ldrdeq	sl, [r0], -r9		
stcle	3, cr14, [r1], {5}		
streq	r0, [r0, #-182]	; 0xffffff4a	
stmdami	ip, {r2, r5, r6, r7, r8}		
str	r0, [r5, #-0]		
sbcseq	r3, fp, r1, lsl #24		
mvneq	r0, r0, lsl #10		
andeq	r4, r0, r7, ror #8		
svcne	0x0001e705		
streq	r0, [r0, #-136]	; 0xffffff78	
		; <UNDEFINED> instruction: 0x03a701e8	
stmdb	r5, {}	; <UNPREDICTABLE>	
rsbeq	r8, r8, r1, lsl #30		
mvneq	r0, r0, lsl #10		
andeq	r4, r0, r9, ror fp		
svceq	0x0001eb05		
streq	r0, [r0, #-180]	; 0xffffff4c	
adcscc	r0, r3, ip, ror #3		
stc	0, cr0, [r5, #-0]		
andseq	r5, r6, r1, lsl #22		
mvneq	r0, r0, lsl #10		
muleq	r0, r9, pc	; <UNPREDICTABLE>	
andpl	lr, r1, #5, 30		
streq	r0, [r0, #-161]	; 0xffffff5f	
		; <UNDEFINED> instruction: 0xd60601f0	
		; <UNDEFINED> instruction: 0xf1050000	
subseq	lr, r0, r1, lsl #30		
mvnseq	r0, r0, lsl #10		
andeq	r3, r0, r2, lsr #24		
stclt	3, cr15, [r1], {5}		
streq	r0, [r0, #-165]	; 0xffffff5b	
stfmie	f0, [pc, #976]!	; 1df8 <CRValMmuCac+0xdf3>	
		; <UNDEFINED> instruction: 0xf5050000	
andeq	r4, r8, r1, lsl #24		
mvnseq	r0, r0, lsl #10		
andeq	r2, r0, r9, asr #27		
tstne	r1, r5, lsl #14		
streq	r0, [r0, #-179]	; 0xffffff4d	
bleq	ff102224 <LRemap+0x1102215>		
		; <UNDEFINED> instruction: 0xf9050000	
subseq	pc, r1, r1, lsl #12		
mvnseq	r0, r0, lsl #10		
andeq	r6, r0, fp, lsl #27		
strcs	pc, [r1, -r5, lsl #22]		
streq	r0, [r0, #-185]	; 0xffffff47	
mvnsvs	r0, #252, 2	; 0x3f	
stc2	0, cr0, [r5, #-0]		
adcseq	sp, r4, r1, lsl #20		
mvnseq	r0, r0, lsl #10		
muleq	r0, r3, r3		
svcge	0x0001ff05		
streq	r0, [r0, #-208]	; 0xffffff30	
lfmpl	f0, 2, [r4, #512]!	; 0x200	
mrshi	r0, (UNDEF: 5)		
sbceq	r8, r6, r2, lsl #26		
addeq	r0, r2, #0, 10		
andeq	sl, r0, sl, ror #17		
		; <UNDEFINED> instruction: 0xf9028305	
streq	r0, [r0, #-37]	; 0xffffffdb	
strbls	r0, [r3], #-644	; 0xfffffd7c	
strhi	r0, [r5, #-0]		
adceq	r8, r4, r2		
addeq	r0, r8, #0, 10		
andeq	r9, r0, ip, lsl #10		
andge	r8, r2, r5, lsl #18		
streq	r0, [r0, #-13]		
svccs	0x0017028a		
blhi	141ab8 <__undef_stack+0x2af58>		
addeq	r1, r7, r2, lsl #6		
addeq	r0, ip, #0, 10		
andeq	fp, r0, r3, lsr #8		
		; <UNDEFINED> instruction: 0xf0029105	
streq	r0, [r0, #-49]	; 0xffffffcf	
umullseq	r0, r7, r2, r2		
movwls	r0, #20480	; 0x5000	
eoreq	r0, r8, r2, lsl #16		
addseq	r0, r4, #0, 10		
andeq	sp, r0, r4, ror r7		
movwpl	r9, #9477	; 0x2505	
streq	r0, [r0, #-17]	; 0xffffffef	
lfmeq	f0, 2, [r5], #-600	; 0xfffffda8	
strls	r0, [r5, -r0]		
adcseq	lr, r3, r2, lsl #22		
addseq	r0, r8, #0, 10		
andeq	r7, r0, r6, lsl sl		
svceq	0x00029905		
streq	r0, [r0, #-155]	; 0xffffff65	
stmiane	r9!, {r1, r3, r4, r7, r9}		
blls	141b0c <__undef_stack+0x2afac>		
andseq	sp, pc, r2, lsl #8		
addseq	r0, ip, #0, 10		
andeq	sl, r0, lr, lsr #22		
stmdbmi	r2, {r0, r2, r8, sl, fp, ip, pc}		
streq	r0, [r0, #-180]	; 0xffffff4c	
mrcvs	2, 3, r0, cr6, cr14, {4}		
svcls	0x00050000		
subseq	r7, r6, r2, lsl #20		
adceq	r0, r0, #0, 10		
andeq	r1, r0, fp, lsl #27		
tstmi	r2, r5, lsl #2		
streq	r0, [r0, #-160]	; 0xffffff60	
svchi	0x00ce02a2		
movwge	r0, #20480	; 0x5000	
sbcseq	r8, fp, r2		
adceq	r0, r4, #0, 10		
andeq	r4, r0, fp, ror #18		
bhi	ab368 <SLCRL2cRamConfig+0x8b166>		
streq	r0, [r0, #-178]	; 0xffffff4e	
ldrlt	r0, [r1, #681]!	; 0x2a9	
bge	141b60 <__undef_stack+0x2b000>		
rsbseq	r7, r2, r2, lsl #24		
adceq	r0, fp, #0, 10		
andeq	r1, r0, sl, lsl r5		
blcc	acb84 <SLCRL2cRamConfig+0x8c982>		
streq	r0, [r0, #-197]	; 0xffffff3b	
strbeq	r0, [r1, #685]!	; 0x2ad	
cdpge	0, 0, cr0, cr5, cr0, {0}		
adcseq	r8, r3, r2, lsl #8		
adceq	r0, pc, #0, 10		
andeq	r7, r0, sl, ror #24		
stmdbne	r2, {r0, r2, ip, sp, pc}		
streq	r0, [r0, #-165]	; 0xffffff5b	
lfmpl	f0, 4, [ip, #708]	; 0x2c4	
andlt	r0, r5, #0		
adcseq	fp, fp, r2, lsl #26		
adcseq	r0, r4, #0, 10		
andeq	r5, r0, r6, ror r5		
strvs	fp, [r2], -r5, lsl #14		
streq	r0, [r0, #-121]	; 0xffffff87	
addsge	r0, r3, #-536870901	; 0xe000000b	
svclt	0x00050000		
sbcseq	r3, r2, r2, lsl #6		
andeq	r0, r4, r0		
cfmul32ls	mvfx0, mvfx2, mvfx0		
streq	r0, [r0, #-210]	; 0xffffff2e	
subseq	r0, ip, r3, lsl r4		
ldrge	r0, [r8], #-1280	; 0xfffffb00	
streq	r0, [r0, #-40]	; 0xffffffd8	
andseq	r1, sl, fp, lsl r1		
cfldr32mi	mvfx0, [ip], {-0}		
streq	r0, [r0, #-134]	; 0xffffff7a	
rsbseq	sl, r4, sp, lsl r2		
cfstr32eq	mvfx0, [r3], #-0		
streq	r0, [r0, #-188]	; 0xffffff44	
eorseq	r0, r6, r4, lsr #14		
streq	r0, [r5, #-1280]!	; 0xfffffb00	
streq	r0, [r0, #-114]	; 0xffffff8e	
adceq	r6, r3, fp, lsr #14		
strtcs	r0, [lr], #-1280	; 0xfffffb00	
streq	r0, [r0, #-19]	; 0xffffffed	
eoreq	sp, sl, pc, lsr #16		
ldmdbhi	r0!, {r8, sl}		
streq	r0, [r0, #-134]	; 0xffffff7a	
addseq	sl, lr, r4, lsr r1		
blle	d43014 <__undef_stack+0xc2c4b4>		
streq	r0, [r0, #-174]	; 0xffffff52	
andseq	r0, lr, r6, lsr sp		
teqls	ip, r0, lsl #10		
streq	r0, [r0, #-22]	; 0xffffffea	
adcseq	r3, r3, sp, lsr r7		
cfabs32cs	mvfx0, mvfx14		
streq	r0, [r0, #-33]	; 0xffffffdf	
subseq	pc, r3, r1, asr #18		
bhi	1083038 <__undef_stack+0xf6c4d8>		
streq	r0, [r0, #-159]	; 0xffffff61	
sbceq	sl, fp, r3, asr #18		
stmdbgt	r9, {r8, sl}^		
streq	r0, [r0, #-81]	; 0xffffffaf	
sbceq	r3, pc, ip, asr #30		
cfstr64mi	mvdx0, [sp, #-0]		
streq	r0, [r0, #-132]	; 0xffffff7c	
sbcseq	r2, sl, lr, asr #30		
		; <UNDEFINED> instruction: 0xf04f0500	
streq	r0, [r0, #-26]	; 0xffffffe6	
andseq	fp, r9, r0, asr r3		
cfldr64vs	mvdx0, [r1, #-0]		
streq	r0, [r0, #-233]	; 0xffffff17	
andseq	r7, r3, r2, asr lr		
subscs	r0, r3, #0, 10		
streq	r0, [r0, #-145]	; 0xffffff6f	
adceq	r2, r6, r4, asr r8		
cdpne	5, 5, cr0, cr5, cr0, {0}		
streq	r0, [r0, #-42]	; 0xffffffd6	
rsbseq	r4, r1, fp, asr r4		
svccs	0x005c0500		
streq	r0, [r0, #-221]	; 0xffffff23	
sbcseq	r2, r0, sp, asr r1		
cfldr64cc	mvdx0, [lr, #-0]		
streq	r0, [r0, #-100]	; 0xffffff9c	
sbceq	r2, r8, pc, asr r9		
stmdagt	r0!, {r8, sl}^		
streq	r0, [r0, #-95]	; 0xffffffa1	
subeq	r1, r5, r1, rrx		
strbtvc	r0, [r2], #-1280	; 0xfffffb00	
streq	r0, [r0, #-93]	; 0xffffffa3	
subseq	sl, r8, r3, ror #22		
rsbcs	r0, r4, #0, 10		
streq	r0, [r0, #-4]		
sbceq	ip, r1, fp, rrx		
cmnmi	ip, #0, 10		
streq	r0, [r0, #-46]	; 0xffffffd2	
sbceq	r8, fp, r0, ror r0		
bcs	1c430d4 <__undef_stack+0x1b2c574>		
streq	r0, [r0, #-6]		
eorseq	sl, pc, r5, ror r5	; <UNPREDICTABLE>	
ldrbcc	r0, [r6, -r0, lsl #10]!		
streq	r0, [r0, #-156]	; 0xffffff64	
andseq	r6, r8, sl, ror r3		
ldmdbls	fp!, {r8, sl}^		
streq	r0, [r0, #-111]	; 0xffffff91	
sbcseq	r9, pc, pc, ror sp	; <UNPREDICTABLE>	
orreq	r0, r0, r0, lsl #10		
strdeq	r8, [r0], -lr		
cdpeq	4, 0, cr8, cr1, cr5, {0}		
streq	r0, [r0, #-194]	; 0xffffff3e	
smulbbls	pc, r5, r1	; <UNPREDICTABLE>	
stmdbhi	r5, {}	; <UNPREDICTABLE>	
eorseq	r5, r3, r1, lsl #16		
orreq	r0, sl, r0, lsl #10		
andeq	r9, r0, r8, lsr #1		
stcle	14, cr8, [r1], {5}		
streq	r0, [r0, #-11]		
stmgt	r9, {r0, r1, r2, r3, r7, r8}		
movwls	r0, #20480	; 0x5000	
rsbseq	sl, lr, r1, lsl #2		
orrseq	r0, r4, r0, lsl #10		
andeq	r5, r0, fp, ror pc		
cdp	8, 0, cr9, cr1, cr5, {0}		
streq	r0, [r0, #-208]	; 0xffffff30	
cmngt	sl, #1073741862	; 0x40000026	
stcls	0, cr0, [r5, #-0]		
rsceq	ip, r1, r1, lsl #30		
orrseq	r0, lr, r0, lsl #10		
andeq	sp, r0, r9, ror r3		
blne	6a568 <SLCRL2cRamConfig+0x4a366>		
streq	r0, [r0, #-43]	; 0xffffffd5	
stfnee	f0, [r5, #-652]	; 0xfffffd74	
strge	r0, [r5, -r0]		
eorseq	r4, r8, r1, lsl #22		
		; <UNDEFINED> instruction: 0x01a80500	
andeq	r9, r0, lr, asr #9		
andvs	sl, r1, r5, lsl #24		
streq	r0, [r0, #-41]	; 0xffffffd7	
blne	fe9c242c <LRemap+0x9c241d>		
mrslt	r0, (UNDEF: 5)		
rsbeq	r8, r3, r1, lsl #30		
		; <UNDEFINED> instruction: 0x01b20500	
strdeq	fp, [r0], -lr		
cdplt	3, 0, cr11, cr1, cr5, {0}		
streq	r0, [r0, #-18]	; 0xffffffee	
ldmdacc	r2, {r2, r4, r5, r7, r8}		
stmdalt	r5, {}	; <UNPREDICTABLE>	
rsbseq	ip, r2, r1, lsl #14		
		; <UNDEFINED> instruction: 0x01b90500	
andeq	r9, r0, lr, ror #5		
cdp	13, 0, cr11, cr1, cr5, {0}		
streq	r0, [r0, #-24]	; 0xffffffe8	
mcrhi	1, 3, r0, cr4, cr14, {5}		
andgt	r0, r5, #0		
andseq	sp, r0, r1, lsl #4		
biceq	r0, r3, r0, lsl #10		
andeq	lr, r0, sl, lsr #18		
stmdbge	r1, {r0, r2, r8, r9, sl, lr, pc}		
streq	r0, [r0, #-75]	; 0xffffffb5	
bhi	1d024ec <__undef_stack+0x1beb98c>		
stcgt	0, cr0, [r5], {-0}		
rsbeq	r4, r7, r1, lsl #12		
biceq	r0, sp, r0, lsl #10		
andeq	ip, r0, r7, lsl #3		
stmdaeq	r1, {r0, r2, r8, r9, ip, lr, pc}		
streq	r0, [r0, #-148]	; 0xffffff6c	
blvc	ff102540 <LRemap+0x1102531>		
strle	r0, [r5, -r0]		
rsbseq	ip, r7, r1, lsl #6		
bicseq	r0, r8, r0, lsl #10		
ldrdeq	sl, [r0], -r1		
stmdbls	r1, {r0, r2, r8, fp, ip, lr, pc}		
streq	r0, [r0, #-187]	; 0xffffff45	
		; <UNDEFINED> instruction: 0x364c01da	
and	r0, r5, r0		
sbcseq	r5, ip, r1, lsl #2		
mvneq	r0, r0, lsl #10		
muleq	r0, sl, r3		
cdpgt	2, 0, cr14, cr1, cr5, {0}		
streq	r0, [r0, #-211]	; 0xffffff2d	
strbcc	r0, [r2], #483	; 0x1e3	
str	r0, [r5], #-0		
addseq	r2, r5, r1, lsl #10		
mvneq	r0, r0, lsl #10		
andeq	sl, r0, r6, asr #27		
andcc	lr, r1, r5, lsl #26		
streq	r0, [r0, #-134]	; 0xffffff7a	
andeq	r0, r1, #-2147483589	; 0x8000003b	
svc	0x00050000		
sbcseq	r6, sp, r1, lsl #26		
mvnseq	r0, r0, lsl #10		
andeq	lr, r0, ip, lsr sl		
blge	7f664 <SLCRL2cRamConfig+0x5f462>		
streq	r0, [r0, #-20]	; 0xffffffec	
ldfvse	f0, [pc], {247}	; 0xf7	
stc2	0, cr0, [r5, #-0]		
addseq	r6, r6, r1, lsl #26		
addeq	r0, r0, #0, 10		
andeq	r5, r0, r4, lsr lr		
stmdbmi	r2, {r0, r2, r8, pc}		
streq	r0, [r0, #-150]	; 0xffffff6a	
movteq	r0, #25218	; 0x6282	
movwhi	r0, #20480	; 0x5000	
adceq	r8, fp, r2, lsl #8		
addeq	r0, r4, #0, 10		
andeq	r3, r0, sp, ror r4		
svcvs	0x00028a05		
streq	r0, [r0, #-206]	; 0xffffff32	
strbtvc	r0, [r6], #651	; 0x28b	
stchi	0, cr0, [r5], {-0}		
sbceq	r3, sp, r2, lsl #8		
addeq	r0, sp, #0, 10		
andeq	r9, r0, r8, lsr #16		
svcls	0x00028e05		
streq	r0, [r0, #-73]	; 0xffffffb7	
ldmdbgt	r5!, {r1, r2, r4, r7, r9}		
svcls	0x00050000		
sbceq	r7, sl, r2, lsl #12		
adceq	r0, r2, #0, 10		
		; <UNDEFINED> instruction: 0x00001fb6	
stmdapl	r2, {r0, r2, r8, r9, sp, pc}		
streq	r0, [r0, #-148]	; 0xffffff6c	
blgt	ffcc2958 <LRemap+0x1cc2949>		
strge	r0, [r5, #-0]		
adcseq	r6, r1, r2, lsl #22		
adceq	r0, fp, #0, 10		
andeq	r1, r0, r8, asr #30		
movwcs	sl, #11269	; 0x2c05	
streq	r0, [r0, #-35]	; 0xffffffdd	
cdppl	2, 7, cr0, cr6, cr13, {5}		
cdpge	0, 0, cr0, cr5, cr0, {0}		
andeq	r5, sl, r2, lsl #18		
adcseq	r0, r4, #0, 10		
strdeq	r6, [r0], -r8		
movwcs	fp, #9989	; 0x2705	
streq	r0, [r0, #-148]	; 0xffffff6c	
		; <UNDEFINED> instruction: 0x76fc02b8	
stmdblt	r5, {}	; <UNPREDICTABLE>	
eorseq	r1, fp, r2, lsl #2		
adcseq	r0, pc, #0, 10		
andeq	r2, r0, r5, ror #2		
stccs	0, cr12, [r2], {5}		
streq	r0, [r0, #-220]	; 0xffffff24	
strtgt	r0, [pc], r1, asr #5		
strgt	r0, [r5, -r0]		
rsceq	r1, sl, r2, lsl #30		
sbceq	r0, sl, #0, 10		
andeq	ip, r0, r7, lsr #5		
		; <UNDEFINED> instruction: 0xf002cb05	
streq	r0, [r0, #-103]	; 0xffffff99	
svcge	0x00c402cc		
andle	r0, r5, #0		
adcseq	r5, r2, r2, lsl #12		
sbcseq	r0, r3, #0, 10		
andeq	r8, r0, fp, lsl #11		
cfstrsmi	mvf13, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-77]	; 0xffffffb3	
mrcne	2, 5, r0, cr15, cr10, {6}		
stcle	0, cr0, [r5, #-0]		
rsbeq	lr, sl, r2, lsl #14		
sbcseq	r0, lr, #0, 10		
andeq	r1, r0, pc, ror #12		
svcvc	0x0002df05		
streq	r0, [r0, #-9]		
sfmmi	f0, 2, [pc, #-896]!	; 1bf0 <CRValMmuCac+0xbeb>	
str	r0, [r5], -r0		
rsceq	r2, r5, r2, lsl #16		
rsceq	r0, r7, #0, 10		
andeq	r4, r0, sp, asr #19		
svchi	0x0002e805		
streq	r0, [r0, #-160]	; 0xffffff60	
rscsvs	r0, r2, #-1879048178	; 0x9000000e	
svc	0x00050000		
subseq	r5, r8, r2, lsl #6		
rscseq	r0, r2, #0, 10		
andeq	lr, r0, ip, ror #14		
bl	bebb4 <SLCRL2cRamConfig+0x9e9b2>		
streq	r0, [r0, #-134]	; 0xffffff7a	
strdmi	r0, [r1, r4]		
		; <UNDEFINED> instruction: 0xf5050000	
subeq	sp, r1, r2, lsl #4		
rscseq	r0, r6, #0, 10		
andeq	lr, r0, r5, asr #6		
stccs	7, cr15, [r2], {5}		
streq	r0, [r0, #-204]	; 0xffffff34	
		; <UNDEFINED> instruction: 0xd6c002f8	
		; <UNDEFINED> instruction: 0xf9050000	
subeq	fp, r4, r2, lsl #2		
rscseq	r0, sl, #0, 10		
andeq	r5, r0, r4, lsr r3		
movw	pc, #11013	; 0x2b05	; <UNPREDICTABLE>
streq	r0, [r0, #-110]	; 0xffffff92	
lfmle	f0, 4, [r1, #1008]	; 0x3f0	
stc2	0, cr0, [r5, #-0]		
rsceq	r0, r6, r2, lsl #24		
rscseq	r0, lr, #0, 10		
andeq	ip, r0, r9, lsl #10		
andne	r8, r3, r5, lsl #2		
streq	r0, [r0, #-172]	; 0xffffff54	
strbtgt	r0, [sl], #898	; 0x382	
movwhi	r0, #20480	; 0x5000	
adceq	r5, r7, r3, lsl #2		
orreq	r0, r4, #0, 10		
andeq	r7, r0, r2, lsr #10		
andvs	r8, r3, #20971520	; 0x1400000	
streq	r0, [r0, #-31]	; 0xffffffe1	
cdpcs	3, 8, cr0, cr5, cr6, {4}		
strhi	r0, [r5, -r0]		
andseq	r6, fp, r3, lsl #22		
orreq	r0, r8, #0, 10		
andeq	r7, r0, sl, asr #29		
strcc	r8, [r3, #-2309]	; 0xfffff6fb	
streq	r0, [r0, #-146]	; 0xffffff6e	
cdpmi	3, 3, cr0, cr12, cr10, {4}		
blhi	142038 <__undef_stack+0x2b4d8>		
sbceq	r2, r1, r3, lsl #18		
orreq	r0, ip, #0, 10		
ldrdeq	lr, [r0], -fp		
cdple	13, 0, cr8, cr3, cr5, {0}		
streq	r0, [r0, #-20]	; 0xffffffec	
ldmdane	sp!, {r1, r2, r3, r7, r8, r9}		
strls	r0, [r5, #-0]		
addseq	r1, r0, r3, lsl #30		
orrseq	r0, r8, #0, 10		
andeq	r9, r0, lr, asr #30		
strmi	r9, [r3, -r5, lsl #18]		
streq	r0, [r0, #-231]	; 0xffffff19	
svcvc	0x00ad039a		
blls	142070 <__undef_stack+0x2b510>		
eorseq	r3, r2, r3, lsl #14		
		; <UNDEFINED> instruction: 0x03a10500	
andeq	r1, r0, r2, lsl ip		
stmdbhi	r3, {r0, r2, r9, sp, pc}		
streq	r0, [r0, #-88]	; 0xffffffa8	
ldrpl	r0, [r7, #-931]	; 0xfffffc5d	
strge	r0, [r5], #-0		
eorseq	r9, r6, r3, lsl #28		
		; <UNDEFINED> instruction: 0x03a90500	
andeq	ip, r0, r4, ror #22		
blhi	ed0b0 <SLCRL2cRamConfig+0xcceae>		
streq	r0, [r0, #-97]	; 0xffffff9f	
addsmi	r0, ip, #-1275068414	; 0xb4000002	
cdpge	0, 0, cr0, cr5, cr0, {0}		
sbceq	lr, sp, r3, lsl #20		
		; <UNDEFINED> instruction: 0x03af0500	
andeq	sl, r0, r6, lsr #29		
cdp	0, 0, cr11, cr3, cr5, {0}		
streq	r0, [r0, #-73]	; 0xffffffb7	
ldrbvc	r0, [r9, #-945]!	; 0xfffffc4f	
andlt	r0, r5, #0		
eorseq	r1, r1, r3, lsl #2		
		; <UNDEFINED> instruction: 0x03b30500	
andeq	r0, r0, sp, asr #9		
strne	fp, [r3], #-1029	; 0xfffffbfb	
streq	r0, [r0, #-100]	; 0xffffff9c	
strbge	r0, [r0, #-949]!	; 0xfffffc4b	
strlt	r0, [r5], -r0		
addeq	r3, r5, r3, lsl #30		
		; <UNDEFINED> instruction: 0x03b70500	
andeq	sl, r0, r2, asr #15		
blge	f1504 <SLCRL2cRamConfig+0xd1302>		
streq	r0, [r0, #-15]		
bne	fe802ff0 <LRemap+0x802fe1>		
svclt	0x00050000		
sbcseq	r3, r3, r3, lsl #6		
biceq	r0, r0, #0, 10		
andeq	r7, r0, r2, ror #22		
sfmhi	f4, 1, [r3, #-20]	; 0xffffffec	
streq	r0, [r0, #-120]	; 0xffffff88	
cdpgt	3, 11, cr0, cr12, cr3, {6}		
strgt	r0, [r5], #-0		
eorseq	r8, r5, r3		
biceq	r0, r5, #0, 10		
andeq	fp, r0, pc, lsr #10		
stcvs	7, cr12, [r3], {5}		
streq	r0, [r0, #-223]	; 0xffffff21	
mvnsne	r0, #200, 6	; 0x20000003	
stmdbgt	r5, {}	; <UNPREDICTABLE>	
addeq	r7, r9, r3, lsl #20		
biceq	r0, sl, #0, 10		
muleq	r0, fp, r0		
strcs	sp, [r3, -r5]		
streq	r0, [r0, #-206]	; 0xffffff32	
smmlsgt	r3, r3, r3, r0		
strle	r0, [r5], #-0		
rsbeq	fp, lr, r3, lsl #30		
bicseq	r0, r5, #0, 10		
andeq	ip, r0, r3, ror #15		
stmdbeq	r3, {r0, r2, r9, sl, ip, lr, pc}		
streq	r0, [r0, #-157]	; 0xffffff63	
ubfxcs	r0, r7, #7, #13		
stcle	0, cr0, [r5, #-0]		
sbcseq	sl, sl, r3, lsl #24		
bicseq	r0, lr, #0, 10		
muleq	r0, ip, r5		
svcls	0x0003df05		
streq	r0, [r0, #-83]	; 0xffffffad	
svchi	0x004103e0		
mrs	r0, (UNDEF: 5)		
rsbseq	fp, r8, r3, lsl #28		
mvneq	r0, #0, 10		
andeq	r3, r0, lr, lsl r9		
strge	lr, [r3, #-2565]	; 0xfffff5fb	
streq	r0, [r0, #-74]	; 0xffffffb6	
rsbne	r0, ip, #-1409286141	; 0xac000003	
stc	0, cr0, [r5], {-0}		
andeq	r3, sl, r3, lsl #12		
mvnseq	r0, #0, 10		
andeq	r5, r0, r3, asr r3		
stmdami	r3, {r0, r2, r8, r9, ip, sp, lr, pc}		
streq	r0, [r0, #-82]	; 0xffffffae	
ldceq	3, cr0, [sl], {244}	; 0xf4	
blx	1421c0 <__undef_stack+0x2b660>		
adceq	r8, r7, r3, lsl #20		
mvnseq	r0, #0, 10		
andeq	sl, r0, r0, lsr #11		
tstcs	r3, r5, lsl #28		
streq	r0, [r0, #-44]	; 0xffffffd4	
stmibne	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9}^		
strhi	r0, [r5, #-0]		
rsceq	r3, r2, r4, lsl #12		
streq	r0, [r6], #1280	; 0x500	
andeq	sl, r0, r9, ror sp		
movwcc	r8, #18181	; 0x4705	
muleq	r0, sp, r0		
streq	r0, [r0, #-4]		
adceq	r5, fp, r4, asr #14		
strbcs	r0, [r5, -r0, lsl #10]		
streq	r0, [r0, #-101]	; 0xffffff9b	
andseq	pc, lr, r6, asr #8		
stmdaeq	r7, {r8, sl}^		
streq	r0, [r0, #-35]	; 0xffffffdd	
adcseq	r8, r7, fp, asr #32		
andeq	r0, r4, r0		
blcs	283618 <__undef_stack+0x16cab8>		
streq	r0, [r0, #-92]	; 0xffffffa4	
adceq	r1, pc, r4, lsl r9	; <UNPREDICTABLE>	
ldrne	r0, [lr], -r0, lsl #10		
streq	r0, [r0, #-6]		
sbceq	fp, r5, r5, lsr #2		
strteq	r0, [fp], -r0, lsl #10		
streq	r0, [r0, #-165]	; 0xffffff5b	
subeq	r4, r1, r1, lsr r8		
eorseq	r0, r7, r0, lsl #10		
streq	r0, [r0, #-68]	; 0xffffffbc	
rsbseq	r6, r2, sp, lsr r2		
movtle	r0, #13568	; 0x3500	
streq	r0, [r0, #-87]	; 0xffffffa9	
subseq	sl, r1, r9, asr #30		
stmdacs	pc, {r8, sl}^	; <UNPREDICTABLE>	
streq	r0, [r0, #-78]	; 0xffffffb2	
rsbseq	sp, sp, r5, asr r5		
cfstr64ge	mvdx0, [r1, #-0]		
streq	r0, [r0, #-76]	; 0xffffffb4	
subeq	sl, pc, fp, ror #8		
ldmdapl	r5!, {r8, sl}^		
streq	r0, [r0, #-81]	; 0xffffffaf	
sbceq	r4, r1, pc, ror r4		
biceq	r0, r2, r0, lsl #10		
andeq	fp, r0, r1, lsl #31		
strpl	ip, [r1], #-773	; 0xfffffcfb	
streq	r0, [r0, #-39]	; 0xffffffd9	
ldrbgt	r0, [pc, #-452]!	; 20c4 <_HEAP_SIZE+0xc4>	
ble	14228c <__undef_stack+0x2b72c>		
addseq	r5, sp, r1, lsl #10		
bicseq	r0, fp, r0, lsl #10		
muleq	r0, fp, r5		
stcgt	12, cr13, [r1], {5}		
streq	r0, [r0, #-172]	; 0xffffff54	
ldrbge	r0, [pc, #484]!	; 2488 <_HEAP_SIZE+0x488>	
str	r0, [r5, #-0]		
eoreq	fp, r4, r1, lsl #26		
mvneq	r0, r0, lsl #10		
andeq	r0, r0, r5, lsl #9		
blx	7e2ce <SLCRL2cRamConfig+0x5e0cc>		
streq	r0, [r0, #-227]	; 0xffffff1d	
ldmpl	r2, {r0, r4, r5, r6, r7, r8}^		
vhadd.s8	d0, d5, d0		
eorseq	r6, r5, r1, lsl #12		
mvnseq	r0, r0, lsl #10		
andeq	r3, r0, r6, lsr #7		
stcpl	11, cr15, [r1], {5}		
streq	r0, [r0, #-59]	; 0xffffffc5	
ldrbtlt	r0, [ip], #-508	; 0xfffffe04	
strhi	r0, [r5], -r0		
subseq	r9, sl, r2, lsl #26		
addeq	r0, r7, #0, 10		
andeq	ip, r0, r1, lsl sl		
svcvs	0x00028805		
streq	r0, [r0, #-184]	; 0xffffff48	
lfmge	f0, 4, [fp, #600]	; 0x258	
strls	r0, [r5, -r0]		
subseq	pc, sl, r2, lsl #10		
addseq	r0, r8, #0, 10		
andeq	fp, r0, sp, asr #17		
stcgt	8, cr10, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-28]	; 0xffffffe4	
blcs	fe542db8 <LRemap+0x542da9>		
bge	142318 <__undef_stack+0x2b7b8>		
rsbeq	r7, r3, r2, lsl #10		
adcseq	r0, r8, #0, 10		
andeq	ip, r0, r4, asr #28		
stcge	9, cr11, [r2], {5}		
streq	r0, [r0, #-47]	; 0xffffffd1	
blls	cc2e18 <__undef_stack+0xbac2b8>		
stmdagt	r5, {}	; <UNPREDICTABLE>	
sbceq	fp, sl, r2, lsl #28		
sbceq	r0, r9, #0, 10		
		; <UNDEFINED> instruction: 0x000027b0	
bcs	b4b58 <SLCRL2cRamConfig+0x94956>		
streq	r0, [r0, #-61]	; 0xffffffc3	
strvc	r0, [fp], #-728	; 0xfffffd28	
stmdble	r5, {}	; <UNPREDICTABLE>	
rsceq	r5, r4, r2, lsl #8		
sbcseq	r0, sl, #0, 10		
andeq	r0, r0, r9, lsr #9		
stmdapl	r2, {r0, r2, fp, sp, lr, pc}		
streq	r0, [r0, #-20]	; 0xffffffec	
ldmda	r4!, {r0, r3, r5, r6, r7, r9}		
b	14236c <__undef_stack+0x2b80c>		
addeq	lr, sl, r2		
rscseq	r0, r8, #0, 10		
andeq	r1, r0, r4, rrx		
svceq	0x0002f905		
streq	r0, [r0, #-16]		
lfmpl	f0, 4, [r6], #-1000	; 0xfffffc18	
stmdahi	r5, {}	; <UNPREDICTABLE>	
rsceq	r9, r5, r3, lsl #26		
orreq	r0, r9, #0, 10		
andeq	r5, r0, sl, lsl #4		
andhi	r9, r3, r5, lsl #2		
streq	r0, [r0, #-232]	; 0xffffff18	
svcge	0x00900399		
svcls	0x00050000		
sbceq	r8, r4, r3, lsl #6		
moveq	r0, #0, 10		
andeq	r3, r0, sp, asr r9		
tstvc	r3, r5, lsl #8		
streq	r0, [r0, #-81]	; 0xffffffaf	
cdpcc	3, 2, cr0, cr8, cr8, {5}		
stcge	0, cr0, [r5, #-0]		
sbceq	sl, r4, r3, lsl #30		
		; <UNDEFINED> instruction: 0x03b80500	
andeq	r3, r0, r1, lsl #31		
cdppl	2, 0, cr12, cr3, cr5, {0}		
streq	r0, [r0, #-131]	; 0xffffff7d	
		; <UNDEFINED> instruction: 0xb1a903c7	
cdpgt	0, 0, cr0, cr5, cr0, {0}		
addseq	sp, sl, r3		
biceq	r0, pc, #0, 10		
ldrdeq	sp, [r0], -fp		
andne	sp, r3, r5, lsl #20		
streq	r0, [r0, #-62]	; 0xffffffc2	
ldmdavc	r3!, {r0, r1, r3, r4, r6, r7, r8, r9}^		
str	r0, [r5], -r0		
andeq	pc, sl, r3, lsl #20		
mvneq	r0, #0, 10		
strdeq	r1, [r0], -r3		
stmdbls	r3, {r0, r2, r8, r9, ip, sp, lr, pc}		
streq	r0, [r0, #-12]		
ldclls	3, cr0, [r4, #976]	; 0x3d0	
movwhi	r0, #20480	; 0x5000	
addseq	r5, r3, r4, lsl #20		
streq	r0, [r4], #1280	; 0x500	
andeq	r8, r0, r5, lsr #30		
andeq	r0, r0, r0, lsl #8		
ldrtcc	r3, [fp], #3333	; 0xd05	
mrsmi	r0, (UNDEF: 5)		
andeq	r0, r0, r4, lsl #5		
rsbscs	r4, sl, r5, lsl #16		
stmdbmi	r5, {}	; <UNPREDICTABLE>	
andeq	fp, r0, r9, ror #22		
bic	r5, r2, r5, lsl #16		
blvs	142444 <__undef_stack+0x2b8e4>		
andeq	r5, r0, r7, asr #29		
ldmibcc	r8!, {r0, r2, fp, ip, sp, lr}^		
streq	r0, [r0], #-0		
andcc	r0, r5, #0		
strdeq	r6, [r0], -r4		
rsbsge	r3, sp, r5, lsl #28		
svccc	0x00050000		
andeq	r0, r0, r9, lsr r9		
ldclge	0, cr4, [r2], #20		
svcpl	0x00050000		
andeq	r9, r0, r8, ror r7		
rsbcc	r7, r0, #81920	; 0x14000	
andls	r0, r5, r0		
eoreq	r2, r6, r1, lsl #12		
		; <UNDEFINED> instruction: 0x01a20500	
andeq	r8, r0, pc, lsr #24		
andeq	r0, r0, r0, lsl #8		
ldrtcs	r2, [r2], r5, lsl #24		
blcc	142490 <__undef_stack+0x2b930>		
andeq	r1, r0, r0, lsr sl		
strhi	r3, [pc], #-3077	; 2498 <_HEAP_SIZE+0x498>	
stccc	0, cr0, [r5, #-0]		
andeq	sl, r0, r4, ror #20		
ldcleq	14, cr3, [r9], {5}		
svccc	0x00050000		
andeq	r9, r0, pc, lsl r3		
blle	1124c4 <HeapBase+0x1164>		
mrsmi	r0, (UNDEF: 5)		
andeq	r0, r0, ip, lsl #5		
stmiale	pc!, {r0, r2, r9, lr}^	; <UNPREDICTABLE>	
strmi	r0, [r5, -r0]		
andeq	r7, r0, lr, asr #10		
stcgt	9, cr4, [fp], {5}		
stcmi	0, cr0, [r5], {-0}		
andeq	r9, r0, r7, lsr r9		
ldmmi	r3!, {r0, r2, r9, sl, fp, lr}		
andpl	r0, r5, r0		
andeq	r0, r0, sl, ror r3		
ldrbvs	r5, [r0, -r5, lsl #4]!		
movwpl	r0, #20480	; 0x5000	
andeq	r3, r0, fp, lsr r7		
bicscc	r5, r1, #20971520	; 0x1400000	
strpl	r0, [r5, -r0]		
andeq	r7, r0, r2, ror #1		
		; <UNDEFINED> instruction: 0x91a75905	
bpl	1424fc <__undef_stack+0x2b99c>		
andeq	fp, r0, r5, lsr r4		
ldmdbge	r2, {r0, r2, sl, fp, ip, lr}		
cdppl	0, 0, cr0, cr5, cr0, {0}		
andeq	r8, r0, lr, asr sl		
cdpgt	0, 1, cr6, cr3, cr5, {0}		
mrsvs	r0, (UNDEF: 5)		
andeq	r6, r0, fp, asr #23		
svcgt	0x005f6305		
strvs	r0, [r5], -r0		
andeq	r0, r0, r0, lsl #21		
ldr	r6, [r7, r5, lsl #18]!		
bvs	14252c <__undef_stack+0x2b9cc>		
andeq	ip, r0, r9, lsl ip		
rsbmi	r6, r3, #5120	; 0x1400	
stcvs	0, cr0, [r5], {-0}		
andeq	r1, r0, pc, lsr r1		
ldrcs	r7, [r6, #517]!	; 0x205	
stmdbvc	r5, {}	; <UNPREDICTABLE>	
ldrdeq	r2, [r0], -ip		
vldmdbhi	r2!, {s14-s18}		
blvc	142550 <__undef_stack+0x2b9f0>		
andeq	r9, r0, r4, ror #28		
stmdbvs	r4!, {r0, r2, r8, sl, fp, ip, sp, lr}		
cdpvc	0, 0, cr0, cr5, cr0, {0}		
andeq	r9, r0, fp, lsr r5		
movw	r8, #5125	; 0x1405	
streq	r0, [r0, #-107]	; 0xffffff95	
ldmdbeq	sp, {r1, r2, r7, r8}^		
stmdahi	r5, {}	; <UNPREDICTABLE>	
subseq	r8, r3, r1, lsl #8		
orreq	r0, fp, r0, lsl #10		
andeq	r3, r0, fp, asr #8		
stmdage	r1, {r0, r2, sl, fp, pc}		
streq	r0, [r0, #-53]	; 0xffffffcb	
cdpne	1, 13, cr0, cr10, cr13, {4}		
andls	r0, r5, r0		
rsbeq	ip, r6, r1, lsl #16		
orrseq	r0, r4, r0, lsl #10		
muleq	r0, r9, r4		
blhi	681b0 <SLCRL2cRamConfig+0x47fae>		
streq	r0, [r0, #-30]	; 0xffffffe2	
blpl	feac2c10 <LRemap+0xac2c01>		
stcls	0, cr0, [r5, #-0]		
rsbseq	r4, r7, r1, lsl #28		
orrseq	r0, pc, r0, lsl #10		
andeq	r8, r0, pc, lsr #1		
svclt	0x0001a205		
streq	r0, [r0, #-177]	; 0xffffff4f	
ldmibge	lr!, {r1, r2, r5, r7, r8}		
stmdage	r5, {}	; <UNPREDICTABLE>	
eorseq	r2, r4, r1, lsl #12		
		; <UNDEFINED> instruction: 0x01ad0500	
strdeq	r7, [r0], -r8		
stmdbhi	r1, {r0, r2, r8, r9, sl, fp, sp, pc}		
streq	r0, [r0, #-147]	; 0xffffff6d	
stmdagt	r7, {r0, r4, r5, r7, r8}		
strlt	r0, [r5], #-0		
addseq	lr, sp, r1, lsl #28		
		; <UNDEFINED> instruction: 0x01b70500	
andeq	r1, r0, pc, lsl #5		
strls	fp, [r1, -r5, lsl #20]		
streq	r0, [r0, #-71]	; 0xffffffb9	
blmi	e42cec <__undef_stack+0xd2c18c>		
svclt	0x00050000		
adcseq	pc, r2, r1, lsl #6		
biceq	r0, r2, r0, lsl #10		
andeq	r1, r0, r4, lsl #23		
strmi	ip, [r1], #-1285	; 0xfffffafb	
streq	r0, [r0, #-208]	; 0xffffff30	
strtle	r0, [ip], r8, asr #3		
cdpgt	0, 0, cr0, cr5, cr0, {0}		
subseq	r0, r1, r1, lsl #8		
bicseq	r0, r1, r0, lsl #10		
andeq	sl, r0, r2, asr #20		
stmdbcs	r1, {r0, r2, r9, ip, lr, pc}		
streq	r0, [r0, #-65]	; 0xffffffbf	
strble	r0, [r2, #-467]!	; 0xfffffe2d	
strle	r0, [r5], #-0		
sbceq	ip, r9, r1, lsl #2		
bicseq	r0, r5, r0, lsl #10		
andeq	r3, r0, r2, lsl #19		
stmdalt	r1, {r0, r2, r9, sl, ip, lr, pc}		
streq	r0, [r0, #-34]	; 0xffffffde	
ldrdge	r0, [r4], #-26	; 0xffffffe6	; <UNPREDICTABLE>
stcle	0, cr0, [r5], {-0}		
subseq	r6, sl, r1, lsl #18		
bicseq	r0, sp, r0, lsl #10		
andeq	r8, r0, r7, lsr r3		
		; <UNDEFINED> instruction: 0xf601de05	
streq	r0, [r0, #-170]	; 0xffffff56	
bgt	fe4c2de4 <LRemap+0x4c2dd5>		
and	r0, r5, r0		
subseq	r4, sl, r1, lsl #2		
mvneq	r0, r0, lsl #10		
andeq	r5, r0, r0, asr lr		
andvs	lr, r1, r5, lsl #12		
streq	r0, [r0, #-14]		
blpl	1742e20 <__undef_stack+0x162c2c0>		
stmda	r5, {}	; <UNPREDICTABLE>	
sbceq	ip, sp, r1, lsl #16		
mvneq	r0, r0, lsl #10		
andeq	sl, r0, lr, lsl sp		
		; <UNDEFINED> instruction: 0xf301ec05	
streq	r0, [r0, #-102]	; 0xffffff9a	
adc	r0, fp, lr, ror #3		
		; <UNDEFINED> instruction: 0xf0050000	
eoreq	sp, lr, r1, lsl #2		
mvnseq	r0, r0, lsl #10		
andeq	r6, r0, r4, lsl ip		
strge	pc, [r1], -r5, lsl #8		
streq	r0, [r0, #-42]	; 0xffffffd6	
ldflse	f0, [sp, #-984]!	; 0xfffffc28	
		; <UNDEFINED> instruction: 0xf8050000	
eorseq	pc, r0, r1, lsl #2		
mvnseq	r0, r0, lsl #10		
andeq	r8, r0, r1, rrx		
stmdavs	r1, {r0, r2, sl, fp, ip, sp, lr, pc}		
streq	r0, [r0, #-133]	; 0xffffff7b	
strbeq	r0, [pc, #-640]!	; 2458 <_HEAP_SIZE+0x458>	
strhi	r0, [r5, -r0]		
rsbeq	lr, r0, r2, lsl #4		
addeq	r0, r9, #0, 10		
andeq	r7, r0, pc, lsr #19		
blx	a4f02 <SLCRL2cRamConfig+0x84d00>		
streq	r0, [r0, #-41]	; 0xffffffd7	
strvc	r0, [r2], #654	; 0x28e	
andls	r0, r5, r0		
subeq	r6, r1, r2, lsl #2		
addseq	r0, r2, #0, 10		
andeq	lr, r0, r0, lsr r6		
stmdbmi	r2, {r0, r2, sl, ip, pc}		
streq	r0, [r0, #-109]	; 0xffffff93	
ldmiblt	sl!, {r0, r2, r4, r7, r9}^		
strls	r0, [r5], -r0		
rsceq	r4, r0, r2, lsl #14		
addseq	r0, r8, #0, 10		
ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>	
andvc	r9, r2, #20480	; 0x5000	
streq	r0, [r0, #-207]	; 0xffffff31	
ssatge	r0, #17, fp, lsl #5		
svcls	0x00050000		
addseq	r5, r7, r2, lsl #16		
adceq	r0, r3, #0, 10		
muleq	r0, lr, sp		
tstls	r2, r5, lsl #8		
streq	r0, [r0, #-70]	; 0xffffffba	
ldmdacc	r5!, {r0, r2, r5, r7, r9}^		
strge	r0, [r5], -r0		
rsceq	r7, r6, r2, lsl #24		
adceq	r0, r7, #0, 10		
		; <UNDEFINED> instruction: 0x00007ab2	
svcls	0x0002a805		
streq	r0, [r0, #-140]	; 0xffffff74	
adccs	r0, r0, #-1610612726	; 0xa000000a	
blge	142768 <__undef_stack+0x2bc08>		
rsbeq	ip, r0, r2, lsl #20		
adceq	r0, sp, #0, 10		
andeq	sp, r0, sp, lsl r1		
strls	sl, [r2, -r5, lsl #28]		
streq	r0, [r0, #-227]	; 0xffffff1d	
sfmvc	f0, 2, [r5, #-700]	; 0xfffffd44	
mrslt	r0, (UNDEF: 5)		
andseq	r7, r9, r2, lsl #10		
adcseq	r0, r5, #0, 10		
andeq	r8, r0, r9, asr r9		
movwcs	fp, #10757	; 0x2a05	
streq	r0, [r0, #-90]	; 0xffffffa6	
addsvs	r0, r4, #-268435445	; 0xf000000b	
andgt	r0, r5, #0		
adceq	sl, ip, r2, lsl #18		
sbceq	r0, r9, #0, 10		
andeq	r8, r0, r6, ror #9		
bcs	b4fc4 <SLCRL2cRamConfig+0x94dc2>		
streq	r0, [r0, #-103]	; 0xffffff99	
ldrbeq	r0, [r2, -lr, asr #5]!		
andle	r0, r5, #0		
addseq	r1, r6, r2, lsl #22		
sbcseq	r0, r6, #0, 10		
strdeq	r2, [r0], -ip		
strmi	sp, [r2], -r5, lsl #20		
streq	r0, [r0, #-53]	; 0xffffffcb	
svcmi	0x007d02de		
and	r0, r5, #0		
eorseq	r8, r6, r2, lsl #10		
rsceq	r0, r6, #0, 10		
andeq	lr, r0, r6, ror r4		
		; <UNDEFINED> instruction: 0xff02ea05	
streq	r0, [r0, #-107]	; 0xffffff95	
stmibeq	r1!, {r0, r1, r3, r5, r6, r7, r9}		
stc	0, cr0, [r5], {-0}		
sbceq	sp, r3, r2, lsl #22		
rsceq	r0, sp, #0, 10		
muleq	r0, r6, r1		
andle	pc, r2, #1073741825	; 0x40000001	
streq	r0, [r0, #-144]	; 0xffffff70	
blle	14033d4 <__undef_stack+0x12ec874>		
vhadd.u8	d0, d5, d0		
rsbseq	lr, r7, r2, lsl #14		
rscseq	r0, r4, #0, 10		
ldrdeq	r8, [r0], -r1		
bge	bfc34 <SLCRL2cRamConfig+0x9fa32>		
streq	r0, [r0, #-143]	; 0xffffff71	
		; <UNDEFINED> instruction: 0xa6d402f9	
cdp2	0, 0, cr0, cr5, cr0, {0}		
rsbseq	r7, pc, r2, lsl #24		
orreq	r0, r2, #0, 10		
andeq	sl, r0, r3, lsr r4		
movwmi	r8, #13573	; 0x3505	
streq	r0, [r0, #-81]	; 0xffffffaf	
streq	r0, [lr, #903]	; 0x387	
bhi	142848 <__undef_stack+0x2bce8>		
subeq	r3, r0, r3, lsl #16		
orreq	r0, sp, #0, 10		
andeq	r3, r0, r4, ror #25		
strgt	r8, [r3, -r5, lsl #30]		
streq	r0, [r0, #-60]	; 0xffffffc4	
mrrcpl	3, 9, r0, sl, cr3		
strls	r0, [r5], -r0		
sbceq	fp, r0, r3, lsl #16		
orrseq	r0, r8, #0, 10		
andeq	lr, r0, fp, lsl #2		
vstrls	d9, [r3, #-20]	; 0xffffffec	
streq	r0, [r0, #-102]	; 0xffffff9a	
stmdbge	sl!, {r1, r2, r3, r4, r7, r8, r9}^		
streq	r0, [r0], #-0		
strcc	r0, [r5, #-0]		
andeq	r4, r0, r0, asr #21		
svcne	0x003b3c05		
stccc	0, cr0, [r5, #-0]		
andeq	r4, r0, r6, lsr r9		
ldmdane	r6, {r0, r2, r9, sl, fp, ip, sp}^		
svccc	0x00050000		
muleq	r0, r2, r9		
addne	r4, sp, r5		
mrsmi	r0, (UNDEF: 5)		
andeq	r8, r0, r9, lsr r4		
stmiaeq	r6, {r0, r2, r9, lr}^		
movwmi	r0, #20480	; 0x5000	
andeq	r7, r0, r8, asr #21		
ldmib	r2, {r0, r2, sl, lr}^		
strmi	r0, [r5, #-0]		
andeq	r6, r0, ip, lsl #31		
biceq	r4, lr, #5242880	; 0x500000	
strmi	r0, [r5, -r0]		
andeq	r4, r0, r7, lsl #21		
ldmls	fp!, {r0, r2, fp, lr}		
stmdbmi	r5, {}	; <UNPREDICTABLE>	
ldrdeq	sp, [r0], -r1		
blcc	ff5550f4 <LRemap+0x15550e5>		
blmi	1428e4 <__undef_stack+0x2bd84>		
strdeq	r0, [r0], -r7		
ldmible	r3!, {r0, r2, sl, fp, lr}^		
svcmi	0x00050000		
andeq	r7, r0, lr, ror #31		
strbls	r5, [sp, -r5]		
mrspl	r0, (UNDEF: 5)		
		; <UNDEFINED> instruction: 0x0000aab1	
ldmlt	r3!, {r0, r2, r9, ip, lr}^		
movwpl	r0, #20480	; 0x5000	
andeq	sp, r0, pc, ror r9		
blcs	ff657924 <LRemap+0x1657915>		
strpl	r0, [r5, #-0]		
andeq	r1, r0, r7, lsl #24		
bhi	c98130 <__undef_stack+0xb815d0>		
strpl	r0, [r5, -r0]		
andeq	sl, r0, r8, lsr #8		
andvs	r5, ip, r5, lsl #16		
stmdbpl	r5, {}	; <UNPREDICTABLE>	
andeq	r6, r0, r4, lsr #15		
ble	1bd9148 <__undef_stack+0x1ac25e8>		
blpl	142938 <__undef_stack+0x2bdd8>		
andeq	r6, r0, r1, lsl #1		
ldccc	12, cr5, [sp, #-20]	; 0xffffffec	
stcpl	0, cr0, [r5, #-0]		
andeq	r5, r0, r5, asr #15		
bgt	11a160 <__undef_stack+0x3600>		
mrsvs	r0, (UNDEF: 5)		
andeq	r5, r0, r9, ror #10		
svclt	0x000f6205		
movwvs	r0, #20480	; 0x5000	
andeq	ip, r0, r2, lsr #13		
cdpgt	4, 10, cr6, cr2, cr5, {0}		
strvs	r0, [r5, #-0]		
andeq	sp, r0, r7, ror #14		
eors	r6, sl, r5, lsl #12		
strvs	r0, [r5, -r0]		
andeq	r3, r0, r1, lsl r9		
ldrhi	r6, [r4, r5, lsl #16]		
stmdbvs	r5, {}	; <UNPREDICTABLE>	
andeq	ip, r0, pc, lsr #29		
vpopcs	{s12-s16}		
blvs	14298c <__undef_stack+0x2be2c>		
ldrdeq	r5, [r0], -r1		
stmibls	r8!, {r0, r2, sl, fp, sp, lr}		
stcvs	0, cr0, [r5, #-0]		
andeq	r6, r0, r5, lsl #8		
ldrbgt	r6, [r4, r5, lsl #28]		
svcvs	0x00050000		
andeq	ip, r0, r0, ror r5		
		; <UNDEFINED> instruction: 0xc1b17005	
movwvc	r0, #20480	; 0x5000	
andeq	r1, r0, r5, lsl r4		
addle	r7, r5, #83886080	; 0x5000000	
strvc	r0, [r5, #-0]		
andeq	r5, r0, r9, lsl r3		
svcge	0x00a67605		
strvc	r0, [r5, -r0]		
andeq	r3, r0, r6, ror #12		
ldrtvc	r7, [r4], #-2053	; 0xfffff7fb	
stmdbvc	r5, {}	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x00004ebc	
blcs	1f611f0 <__undef_stack+0x1e4a690>		
blvc	1429e0 <__undef_stack+0x2be80>		
andeq	lr, r0, r2, ror #7		
addsle	r7, r5, r5, lsl #26		
cdpvc	0, 0, cr0, cr5, cr0, {0}		
strdeq	r1, [r0], -r5		
bmi	62a08 <SLCRL2cRamConfig+0x42806>		
streq	r0, [r0, #-76]	; 0xffffffb4	
ldmdbvs	sp, {r0, r7, r8}^		
andhi	r0, r5, #0		
adcseq	r3, r8, r1, lsl #10		
orreq	r0, r3, r0, lsl #10		
andeq	r7, r0, ip, ror #14		
cdpvc	9, 0, cr8, cr1, cr5, {0}		
streq	r0, [r0, #-148]	; 0xffffff6c	
bcc	ff283040 <LRemap+0x1283031>		
blhi	142a1c <__undef_stack+0x2bebc>		
adcseq	ip, pc, r1, lsl #4		
orreq	r0, ip, r0, lsl #10		
andeq	r7, r0, r7, lsl r1		
		; <UNDEFINED> instruction: 0xf4018d05	
streq	r0, [r0, #-109]	; 0xffffff93	
bcc	fe5c3070 <LRemap+0x5c3061>		
andls	r0, r5, r0		
sbcseq	r7, r5, r1, lsl #20		
orrseq	r0, r1, r0, lsl #10		
andeq	r9, r0, r3, ror r8		
cdppl	2, 0, cr9, cr1, cr5, {0}		
streq	r0, [r0, #-122]	; 0xffffff86	
ldrbcs	r0, [pc], #403	; 2a50 <_HEAP_SIZE+0xa50>	
strls	r0, [r5], #-0		
andeq	fp, r9, r1, lsl #10		
orrseq	r0, r5, r0, lsl #10		
ldrdeq	ip, [r0], -lr		
svcge	0x00019705		
streq	r0, [r0, #-227]	; 0xffffff1d	
bmi	2430cc <__undef_stack+0x12c56c>		
stmdbls	r5, {}	; <UNPREDICTABLE>	
sbcseq	pc, r3, r1, lsl #28		
orrseq	r0, sl, r0, lsl #10		
andeq	r6, r0, r1, asr #27		
vqrdmulh.s<illegal width 8>	d9, d1, d5		
streq	r0, [r0, #-226]	; 0xffffff1e	
smullseq	r0, sl, sp, r1		
cdpls	0, 0, cr0, cr5, cr0, {0}		
addeq	fp, r8, r1		
orrseq	r0, pc, r0, lsl #10		
andeq	sl, r0, pc, asr #11		
strne	sl, [r1], #-261	; 0xfffffefb	
streq	r0, [r0, #-68]	; 0xffffffbc	
rscsls	r0, r2, r4, lsr #3		
strge	r0, [r5, #-0]		
eorseq	ip, r8, r1, lsl #24		
		; <UNDEFINED> instruction: 0x01a60500	
andeq	r3, r0, r7, lsr #20		
stc2	8, cr10, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-139]	; 0xffffff75	
ldrlt	r0, [ip], -r9, lsr #3		
bge	142ac4 <__undef_stack+0x2bf64>		
andeq	r1, r8, r1, lsl #12		
		; <UNDEFINED> instruction: 0x01ab0500	
andeq	r8, r0, sp, lsl #29		
movwpl	sp, #5381	; 0x1505	
streq	r0, [r0, #-6]		
ldreq	r0, [r1, #-470]!	; 0xfffffe2a	
strle	r0, [r5, -r0]		
andseq	r9, r7, r1, lsl #12		
bicseq	r0, r8, r0, lsl #10		
strdeq	r1, [r0], -r4		
tstcs	r1, r5, lsl #18		
streq	r0, [r0, #-125]	; 0xffffff83	
svccs	0x008801da		
blle	142afc <__undef_stack+0x2bf9c>		
subseq	sp, sl, r1, lsl #2		
bicseq	r0, ip, r0, lsl #10		
andeq	r8, r0, sp, lsl #17		
svcls	0x0001dd05		
streq	r0, [r0, #-124]	; 0xffffff84	
blcc	e4328c <__undef_stack+0xd2c72c>		
svcle	0x00050000		
rsbeq	r7, r2, r1		
mvneq	r0, r0, lsl #10		
andeq	fp, r0, sp, lsl r2		
strvs	lr, [r1], #-261	; 0xfffffefb	
streq	r0, [r0, #-193]	; 0xffffff3f	
cdpgt	1, 15, cr0, cr9, cr2, {7}		
movw	r0, #20480	; 0x5000	
rsbseq	pc, fp, r1, lsl #22		
mvneq	r0, r0, lsl #10		
andeq	lr, r0, r6, asr r8		
andeq	lr, r1, r5, lsl #16		
streq	r0, [r0, #-0]		
strbtpl	r0, [pc], #-489	; 2b4c <_HEAP_SIZE+0xb4c>	
stc	0, cr0, [r5], {-0}		
andeq	r6, fp, r1, lsl #16		
mvnseq	r0, r0, lsl #10		
muleq	r0, ip, r5		
svcgt	0x0001f305		
streq	r0, [r0, #-164]	; 0xffffff5c	
cmncs	fp, #1073741885	; 0x4000003d	
		; <UNDEFINED> instruction: 0xf6050000	
adcseq	lr, pc, r1, lsl #30		
mvnseq	r0, r0, lsl #10		
andeq	r0, r0, r0, asr sp		
		; <UNDEFINED> instruction: 0xf001fa05	
streq	r0, [r0, #-21]	; 0xffffffeb	
cmn	r6, #1073741887	; 0x4000003f	
		; <UNDEFINED> instruction: 0xff050000	
eorseq	r1, r3, r1, lsl #10		
addeq	r0, r0, #0, 10		
strdeq	r2, [r0], -r7		
sfmne	f0, 1, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-93]	; 0xffffffa3	
cdple	2, 5, cr0, cr7, cr4, {4}		
strhi	r0, [r5, #-0]		
eorseq	r0, r5, r2, lsl #24		
addeq	r0, sl, #0, 10		
andeq	r8, r0, r5, asr #19		
vseleq.f64	d8, d2, d5		
streq	r0, [r0, #-183]	; 0xffffff49	
bge	fef035f0 <LRemap+0xf035e1>		
cdphi	0, 0, cr0, cr5, cr0, {0}		
rsceq	r6, r5, r2, lsl #16		
addseq	r0, r0, #0, 10		
		; <UNDEFINED> instruction: 0x00008cbc	
strlt	r9, [r2, #-261]	; 0xfffffefb	
streq	r0, [r0, #-135]	; 0xffffff79	
addspl	r0, sl, #536870921	; 0x20000009	
movwls	r0, #20480	; 0x5000	
adceq	r5, r6, r2, lsl #8		
addseq	r0, r5, #0, 10		
andeq	r1, r0, ip, ror #25		
bmi	a8400 <SLCRL2cRamConfig+0x881fe>		
streq	r0, [r0, #-217]	; 0xffffff27	
lfmcc	f0, 2, [fp, #604]	; 0x25c	
stmdals	r5, {}	; <UNPREDICTABLE>	
addseq	sp, r5, r2, lsl #8		
addseq	r0, sl, #0, 10		
ldrdeq	r3, [r0], -r9		
stmdami	r2, {r0, r2, r8, r9, fp, ip, pc}		
streq	r0, [r0, #-168]	; 0xffffff58	
strbvs	r0, [r8, #-672]!	; 0xfffffd60	
mrsge	r0, (UNDEF: 5)		
adceq	r4, sp, r2, lsl #2		
adceq	r0, r3, #0, 10		
andeq	lr, r0, sl, lsl r4		
andge	sl, r2, #20971520	; 0x1400000	
streq	r0, [r0, #-14]		
stmiage	sl!, {r0, r1, r2, r5, r7, r9}		
stmdage	r5, {}	; <UNPREDICTABLE>	
andeq	r5, r8, r2, lsl #30		
adceq	r0, fp, #0, 10		
ldrdeq	r5, [r0], -r5	; <UNPREDICTABLE>	
cdpne	12, 0, cr10, cr2, cr5, {0}		
streq	r0, [r0, #-124]	; 0xffffff84	
ldmdavs	r2!, {r0, r2, r3, r5, r7, r9}		
cdpge	0, 0, cr0, cr5, cr0, {0}		
addseq	fp, ip, r2, lsl #8		
adcseq	r0, r0, #0, 10		
muleq	r0, sl, r0		
cdp2	1, 0, cr11, cr2, cr5, {0}		
streq	r0, [r0, #-128]	; 0xffffff80	
ldrhtge	r0, [lr], r2		
strlt	r0, [r5], #-0		
addseq	sp, lr, r2, lsl #18		
adcseq	r0, r5, #0, 10		
andeq	r4, r0, pc, lsl #30		
stmdbhi	r2, {r0, r2, r9, sl, ip, sp, pc}		
streq	r0, [r0, #-184]	; 0xffffff48	
strble	r0, [lr, #696]	; 0x2b8	
stmdblt	r5, {}	; <UNPREDICTABLE>	
rsceq	r5, r1, r2, lsl #12		
adcseq	r0, sl, #0, 10		
andeq	r2, r0, r9, lsl #25		
strvs	fp, [r2, #-2821]	; 0xfffff4fb	
streq	r0, [r0, #-76]	; 0xffffffb4	
stmdapl	pc, {r1, r2, r3, r4, r5, r7, r9}	; <UNPREDICTABLE>	
svclt	0x00050000		
addseq	ip, r8, r2, lsl #20		
sbceq	r0, r0, #0, 10		
		; <UNDEFINED> instruction: 0x000026bd	
strmi	ip, [r2], #-261	; 0xfffffefb	
streq	r0, [r0, #-102]	; 0xffffff9a	
ldrtvc	r0, [r8], r2, asr #5		
movwgt	r0, #20480	; 0x5000	
adceq	r4, pc, r2, lsl #28		
sbceq	r0, r5, #0, 10		
andeq	r0, r0, r3, asr #3		
		; <UNDEFINED> instruction: 0xf602c605	
streq	r0, [r0, #-64]	; 0xffffffc0	
ldrbtmi	r0, [sl], #-711	; 0xfffffd39	
stmdbgt	r5, {}	; <UNPREDICTABLE>	
subseq	r6, r2, r2, lsl #20		
sbceq	r0, sl, #0, 10		
strdeq	r4, [r0], -r5		
stcls	11, cr12, [r2], {5}		
streq	r0, [r0, #-204]	; 0xffffff34	
ldrpl	r0, [r9, #-718]!	; 0xfffffd32	
andle	r0, r5, r0		
adceq	r0, r1, r2, lsl #24		
sbcseq	r0, r1, #0, 10		
andeq	r7, r0, r2, asr lr		
stmdblt	r2, {r0, r2, r8, r9, sl, ip, lr, pc}		
streq	r0, [r0, #-179]	; 0xffffff4d	
sfmcc	f0, 4, [r1, #864]!	; 0x360	
ble	142d10 <__undef_stack+0x2c1b0>		
addeq	fp, r4, r2, lsl #2		
sbcseq	r0, fp, #0, 10		
andeq	sp, r0, r0, ror #12		
stmdbls	r2, {r0, r2, r9, sl, fp, ip, lr, pc}		
streq	r0, [r0, #-195]	; 0xffffff3d	
sbfxne	r0, pc, #5, #28		
and	r0, r5, r0		
andeq	sp, r2, r2, lsl #4		
rsceq	r0, r1, #0, 10		
andeq	sl, r0, r6, asr #3		
movwvs	lr, #9989	; 0x2705	
streq	r0, [r0, #-15]		
lfmcc	f0, 4, [r2], {232}	; 0xe8	
b	142d48 <__undef_stack+0x2c1e8>		
addseq	r0, sl, r2, lsl #10		
rsceq	r0, fp, #0, 10		
andeq	r2, r0, r6, asr #32		
strge	lr, [r2, #-3333]	; 0xfffff2fb	
streq	r0, [r0, #-59]	; 0xffffffc5	
svcls	0x00f002ef		
		; <UNDEFINED> instruction: 0xf1050000	
rsbeq	r1, sp, r2, lsl #14		
streq	r0, [r4], #1280	; 0x500	
andeq	r0, r0, r8, lsr #20		
andgt	r8, r4, #20971520	; 0x1400000	
streq	r0, [r0, #-26]	; 0xffffffe6	
svccs	0x007a0486		
strhi	r0, [r5, -r0]		
adceq	fp, r9, r4		
streq	r0, [r8], #1280	; 0x500	
andeq	sp, r0, fp, lsl #14		
andle	r8, r4, #81920	; 0x14000	
streq	r0, [r0, #-127]	; 0xffffff81	
bls	e03fc0 <__undef_stack+0xced460>		
stchi	0, cr0, [r5, #-0]		
sbcseq	ip, r2, r4, lsl #18		
streq	r0, [lr], #1280	; 0x500	
andeq	fp, r0, r4, asr #14		
blne	1269c0 <__undef_stack+0xfe60>		
streq	r0, [r0, #-153]	; 0xffffff67	
strvc	r0, [r9, #-1168]	; 0xfffffb70	
mrsls	r0, (UNDEF: 5)		
eoreq	r3, sp, r4, lsl #12		
ldreq	r0, [r2], #1280	; 0x500	
andeq	r8, r0, sp, lsr sl		
strmi	r9, [r4, -r5, lsl #6]		
streq	r0, [r0, #-99]	; 0xffffff9d	
svccs	0x00f70494		
strls	r0, [r5, #-0]		
rsceq	r0, r2, r4, lsl #6		
ldreq	r0, [r6], #1280	; 0x500	
muleq	r0, lr, r5		
		; <UNDEFINED> instruction: 0xf7049705	
streq	r0, [r0, #-3]		
		; <UNDEFINED> instruction: 0x41f4049a	
blls	142df0 <__undef_stack+0x2c290>		
rsbseq	r8, r0, r4		
ldreq	r0, [ip], #1280	; 0x500	
andeq	r4, r0, r1, ror #5		
cdppl	13, 0, cr9, cr4, cr5, {0}		
streq	r0, [r0, #-216]	; 0xffffff28	
ssatls	r0, #7, lr, lsl #9		
svcls	0x00050000		
andeq	r1, r5, r4, lsl #16		
strteq	r0, [r0], #1280	; 0x500	
andeq	r3, r0, r0, ror #2		
andcs	sl, r4, r5, lsl #2		
streq	r0, [r0, #-160]	; 0xffffff60	
strb	r0, [r3, r2, lsr #9]!		
movwge	r0, #20480	; 0x5000	
adceq	lr, fp, r4, lsl #26		
strteq	r0, [r4], #1280	; 0x500	
andeq	r6, r0, r9, lsr r9		
svclt	0x0004a505		
streq	r0, [r0, #-66]	; 0xffffffbe	
strbtge	r0, [pc], r6, lsr #9		
strge	r0, [r5, -r0]		
andeq	sl, r2, r4, lsl #10		
strteq	r0, [r8], #1280	; 0x500	
strdeq	r5, [r0], -r1		
cdpmi	9, 0, cr10, cr4, cr5, {0}		
streq	r0, [r0, #-181]	; 0xffffff4b	
cdpge	4, 15, cr0, cr14, cr10, {5}		
blge	142e60 <__undef_stack+0x2c300>		
eoreq	fp, r9, r4		
strteq	r0, [ip], #1280	; 0x500	
ldrdeq	sp, [r0], -fp		
andeq	sl, r4, r5, lsl #26		
streq	r0, [r0, #-181]	; 0xffffff4b	
stmdbcs	r8, {r1, r2, r3, r5, r7, sl}^		
svcge	0x00050000		
subseq	lr, r8, r4, lsl #20		
ldrteq	r0, [r0], #1280	; 0x500	
andeq	r9, r0, r6, lsr r3		
		; <UNDEFINED> instruction: 0xf804b105	
streq	r0, [r0, #-68]	; 0xffffffbc	
		; <UNDEFINED> instruction: 0x276e04b4	
strlt	r0, [r5, #-0]		
rsbeq	sl, r9, r4		
ldrteq	r0, [r6], #1280	; 0x500	
andeq	r5, r0, ip, asr r6		
strpl	fp, [r4], #-1797	; 0xfffff8fb	
streq	r0, [r0, #-87]	; 0xffffffa9	
svcge	0x003504b8		
stmdblt	r5, {}	; <UNPREDICTABLE>	
sbceq	r7, r2, r4, lsl #10		
ldrteq	r0, [sl], #1280	; 0x500	
andeq	r9, r0, lr, ror #25		
tsthi	r4, r5, lsl #22		
streq	r0, [r0, #-49]	; 0xffffffcf	
bmi	ff4441bc <LRemap+0x14441ad>		
stclt	0, cr0, [r5, #-0]		
rsbeq	sl, r1, r4, lsl #12		
ldrteq	r0, [lr], #1280	; 0x500	
andeq	fp, r0, r0, asr #4		
cdplt	15, 0, cr11, cr4, cr5, {0}		
streq	r0, [r0, #-150]	; 0xffffff6a	
svcne	0x008a04c0		
mrsgt	r0, (UNDEF: 5)		
sbceq	r5, r8, r4, lsl #22		
strbeq	r0, [r2], #1280	; 0x500	
andeq	lr, r0, r9, asr #15		
bvs	133b10 <__undef_stack+0x1cfb0>		
streq	r0, [r0, #-143]	; 0xffffff71	
cfstrscc	mvf0, [r5, #-792]	; 0xfffffce8	
strgt	r0, [r5, -r0]		
rsbseq	r9, sp, r4, lsl #14		
strbeq	r0, [r8], #1280	; 0x500	
andeq	r7, r0, r3, ror #13		
andeq	r0, r0, r0, lsl #8		
ldmgt	sl!, {r0, r2, r8, r9, ip, sp}		
andmi	r0, r5, #0		
andeq	sp, r0, ip, lsl r9		
bgt	a53b3c <__undef_stack+0x93cfdc>		
strmi	r0, [r5], -r0		
andeq	r0, r0, r5, lsr #4		
cdpge	14, 4, cr4, cr12, cr5, {0}		
movwpl	r0, #20480	; 0x5000	
andeq	ip, r0, fp, asr #20		
strbcc	r5, [r5, -r5, lsl #8]!		
strpl	r0, [r5], -r0		
andeq	fp, r0, r9, asr r3		
strbcs	r5, [lr, #1797]	; 0x705	
blpl	142f50 <__undef_stack+0x2c3f0>		
ldrdeq	r5, [r0], -lr		
eoreq	r6, sl, r5		
blvs	142f5c <__undef_stack+0x2c3fc>		
andeq	ip, r0, r2, asr #8		
mvncs	r6, #5, 28	; 0x50	
mrsvc	r0, (UNDEF: 5)		
andeq	r2, r0, r6, lsl r9		
adcscs	r7, fp, r5, lsl #10		
stcvc	0, cr0, [r5, #-0]		
andeq	r4, r0, r2, ror #25		
strhi	r8, [r1], #-1285	; 0xfffffafb	
streq	r0, [r0, #-216]	; 0xffffff28	
blvc	4835ac <__undef_stack+0x36ca4c>		
andls	r0, r5, r0		
andeq	pc, lr, r1, lsl #24		
orrseq	r0, r9, r0, lsl #10		
andeq	r6, r0, sp, asr #30		
strhi	r9, [r1, #-3589]	; 0xfffff1fb	
andeq	r0, r0, fp, lsl #1		
streq	r0, [r0, #-4]		
rsbseq	r6, r0, r2, lsl #10		
cfstr64ge	mvdx0, [r5], {-0}		
streq	r0, [r0, #-159]	; 0xffffff61	
subeq	r8, lr, r6, asr #22		
strbvs	r0, [r9], -r0, lsl #10		
streq	r0, [r0, #-119]	; 0xffffff89	
eoreq	fp, r5, sl, asr #32		
cfstr64gt	mvdx0, [fp, #-0]		
streq	r0, [r0, #-29]	; 0xffffffe3	
sbceq	r5, r1, ip, asr #26		
stmdbeq	sp, {r8, sl}^		
streq	r0, [r0, #-167]	; 0xffffff59	
subeq	r9, pc, lr, asr #26		
bhi	13c43d8 <__undef_stack+0x12ad878>		
streq	r0, [r0, #-37]	; 0xffffffdb	
rsceq	ip, r2, r0, asr r5		
cfstr64gt	mvdx0, [r1, #-0]		
streq	r0, [r0, #-190]	; 0xffffff42	
rsceq	r2, r1, r3, ror #22		
rsbne	r0, r4, r0, lsl #10		
streq	r0, [r0, #-163]	; 0xffffff5d	
eoreq	r1, r7, r5, ror #8		
strbtvc	r0, [r6], #-1280	; 0xfffffb00	
streq	r0, [r0, #-131]	; 0xffffff7d	
adcseq	ip, r9, r7, ror #28		
cmnls	r8, #0, 10		
streq	r0, [r0, #-10]		
rsceq	ip, r2, r9, ror #26		
strbteq	r0, [sl], -r0, lsl #10		
streq	r0, [r0, #-232]	; 0xffffff18	
subeq	pc, r2, fp, ror #24		
bge	1b04420 <__undef_stack+0x19ed8c0>		
streq	r0, [r0, #-21]	; 0xffffffeb	
andeq	sl, r5, sp, ror #6		
cmncc	r1, r0, lsl #10		
streq	r0, [r0, #-34]	; 0xffffffde	
rsceq	ip, r6, ip, ror fp		
cmneq	pc, r0, lsl #10		
streq	r0, [r0, #-7]		
fltmid	f2, r0		
mrsls	r0, (UNDEF: 5)		
subseq	r1, fp, r1, lsl #18		
andeq	r0, r4, r0		
svcvc	0x00080500		
streq	r0, [r0, #-133]	; 0xffffff7b	
subseq	r9, r7, pc		
andsvs	r0, r0, r0, lsl #10		
andeq	r0, r0, lr, asr #32		
streq	r0, [r0, #-4]		
eoreq	r6, sp, lr, ror r3		
orreq	r0, r1, r0, lsl #10		
andeq	r2, r0, sl, ror #10		
blle	64088 <SLCRL2cRamConfig+0x43e86>		
streq	r0, [r0, #-21]	; 0xffffffeb	
stfeqs	f0, [pc, #-540]!	; 2e60 <_HEAP_SIZE+0xe60>	
streq	r0, [r0], #-0		
svcne	0x00050000		
andeq	r9, r0, ip, lsr #7		
cmpeq	r6, r5		
andcs	r0, r6, #0		
andeq	r0, r0, r6, lsl #26		
ldrpl	r2, [pc, r5, lsl #30]		
andcc	r0, r5, r0		
andeq	sl, r0, sl, asr #5		
bge	fe3cf4b8 <LRemap+0x3cf4a9>		
movwcc	r0, #20480	; 0x5000	
andeq	r4, r0, r8, ror r2		
rsbsmi	r3, r6, #20971520	; 0x1400000	
stmdavs	r5, {}	; <UNPREDICTABLE>	
strdeq	r4, [r0], -fp		
bicsvs	r6, r9, #5120	; 0x1400	
cdpvs	0, 0, cr0, cr5, cr0, {0}		
andeq	r1, r0, pc, lsr #8		
ldfgte	f7, [r1], {5}		
strvc	r0, [r5], #-0		
andeq	r1, r0, r8, lsr sp		
andeq	r0, r0, r0, lsl #8		
cdpeq	2, 7, cr0, cr13, cr5, {0}		
streq	r0, [r5, #-0]		
andeq	r1, r0, r0, lsl #25		
ldrmi	r0, [ip, -r5, lsl #22]!		
andne	r0, r5, #0		
muleq	r0, lr, r2		
stcpl	3, cr1, [r4], {5}		
stmdane	r5, {}	; <UNPREDICTABLE>	
andeq	r2, r0, r4, lsr #17		
bne	449d10 <__undef_stack+0x3331b0>		
stcne	0, cr0, [r5], {-0}		
andeq	r8, r0, ip, asr #12		
strtvc	r1, [r2], #3333	; 0xd05	
movwcs	r0, #20480	; 0x5000	
andeq	fp, r0, ip, lsl #24		
strcc	r2, [r7], -r5, lsl #8		
strcs	r0, [r5, #-0]		
andeq	r7, r0, r5, lsl #4		
cmnge	r7, #5120	; 0x1400	
cdpcs	0, 0, cr0, cr5, cr0, {0}		
andeq	r1, r0, r4, lsr #6		
bcs	ff60ed40 <LRemap+0x160ed31>		
andcc	r0, r5, r0		
andeq	r8, r0, r9, lsl #13		
cdpls	4, 10, cr3, cr1, cr5, {0}		
strcc	r0, [r5, #-0]		
ldrdeq	sl, [r0], -fp		
cfmadd32ne	mvax0, mvfx3, mvfx13, mvfx5		
stccc	0, cr0, [r5], {-0}		
muleq	r0, r1, r6		
teqlt	r7, #320	; 0x140	
cdpcc	0, 0, cr0, cr5, cr0, {0}		
andeq	r2, r0, lr, lsr #2		
mvnspl	r4, #1073741825	; 0x40000001	
andmi	r0, r5, #0		
andeq	r9, r0, sl, lsl #31		
blgt	fea53d7c <LRemap+0xa53d6d>		
stmdbmi	r5, {}	; <UNPREDICTABLE>	
andeq	r5, r0, r9, asr #3		
svcgt	0x003f4c05		
stcmi	0, cr0, [r5, #-0]		
andeq	r8, r0, sp, asr #8		
ble	bd6994 <__undef_stack+0xabfe34>		
svcmi	0x00050000		
strdeq	r1, [r0], -r0		
ldmibne	r3!, {r0, r2, ip, lr}		
mrspl	r0, (UNDEF: 5)		
andeq	lr, r0, sp, ror #18		
cmnne	lr, #1342177280	; 0x50000000	
movwpl	r0, #20480	; 0x5000	
andeq	r9, r0, r2, lsr #2		
strtge	r5, [r8], -r5, lsl #8		
strpl	r0, [r5, #-0]		
andeq	r2, r0, lr, lsl sl		
cmpvc	r4, r5, lsl #22		
stcpl	0, cr0, [r5], {-0}		
andeq	sp, r0, pc, lsr #26		
eorle	r5, r1, r5, lsl #26		
cdppl	0, 0, cr0, cr5, cr0, {0}		
andeq	r6, r0, sp, lsr r4		
stmdagt	r9!, {r0, r2, r8, r9, sl, fp, ip, lr}		
andvs	r0, r5, r0		
andeq	r5, r0, r8, asr #31		
ldrmi	r6, [r0, #-261]	; 0xfffffefb	
andvs	r0, r5, #0		
andeq	r5, r0, r4, ror sp		
stmiapl	fp!, {r0, r2, r8, r9, sp, lr}		
strvs	r0, [r5], #-0		
andeq	r0, r0, r2, lsr #8		
bicgt	r6, r0, r5, lsl #22		
stcvs	0, cr0, [r5], {-0}		
andeq	r2, r0, r3, asr #28		
blgt	fe01f20c <LRemap+0x1f1fd>		
mrsvc	r0, (UNDEF: 5)		
andeq	r0, r0, sl, lsr #12		
svccc	0x00a57505		
strvc	r0, [r5], -r0		
andeq	r9, r0, r7, lsr ip		
stmdane	r3!, {r0, r2, r9, fp, ip, sp, lr}^		
blvc	143214 <__undef_stack+0x2c6b4>		
muleq	r0, r9, pc	; <UNPREDICTABLE>	
svcle	0x009d7f05		
andhi	r0, r5, r0		
addeq	pc, ip, r1, lsl #28		
orreq	r0, r4, r0, lsl #10		
andeq	ip, r0, lr, lsl #4		
svcvs	0x00018505		
streq	r0, [r0, #-145]	; 0xffffff6f	
cmpcc	r8, #1073741858	; 0x40000022	
bhi	14323c <__undef_stack+0x2c6dc>		
addseq	sl, r0, r1, lsl #16		
orreq	r0, lr, r0, lsl #10		
ldrdeq	r0, [r0], -ip		
stmdbhi	r1, {r0, r2, r8, r9, sl, fp, pc}		
streq	r0, [r0, #-200]	; 0xffffff38	
mcrvc	1, 5, r0, cr1, cr3, {4}		
strls	r0, [r5], #-0		
subseq	r7, pc, r1, lsl #22		
orrseq	r0, r8, r0, lsl #10		
andeq	sp, r0, lr, ror #1		
bvs	6967c <SLCRL2cRamConfig+0x4947a>		
streq	r0, [r0, #-195]	; 0xffffff3d	
		; <UNDEFINED> instruction: 0xe1cf019d	
cdpls	0, 0, cr0, cr5, cr0, {0}		
sbcseq	r7, r3, r1, lsl #18		
		; <UNDEFINED> instruction: 0x01a20500	
andeq	r2, r0, fp, lsl fp		
strmi	sl, [r1, #-773]	; 0xfffffcfb	
streq	r0, [r0, #-29]	; 0xffffffe3	
stmdacc	fp, {r0, r1, r2, r5, r7, r8}^		
stmdage	r5, {}	; <UNPREDICTABLE>	
addseq	ip, r4, r1, lsl #28		
		; <UNDEFINED> instruction: 0x01ac0500	
andeq	r2, r0, r0, ror #18		
strge	sl, [r1, -r5, lsl #26]		
streq	r0, [r0, #-27]	; 0xffffffe5	
orrvs	r0, pc, #1073741868	; 0x4000002c	
andlt	r0, r5, #0		
adcseq	pc, r8, r1, lsl #28		
		; <UNDEFINED> instruction: 0x01b30500	
		; <UNDEFINED> instruction: 0x000012be	
andne	fp, r1, #83886080	; 0x5000000	
streq	r0, [r0, #-56]	; 0xffffffc8	
sbcvc	r0, r7, #184, 2	; 0x2e	
stmdblt	r5, {}	; <UNPREDICTABLE>	
addseq	lr, r2, r1, lsl #28		
		; <UNDEFINED> instruction: 0x01bd0500	
andeq	r1, r0, lr, ror #17		
strvs	fp, [r1], #-3589	; 0xfffff1fb	
streq	r0, [r0, #-142]	; 0xffffff72	
sbcsne	r0, r2, r2, asr #3		
movwgt	r0, #20480	; 0x5000	
rsceq	r2, r9, r1, lsl #20		
biceq	r0, r7, r0, lsl #10		
andeq	r4, r0, r9, lsr #23		
strvc	ip, [r1], #-2053	; 0xfffff7fb	
streq	r0, [r0, #-138]	; 0xffffff76	
strbvs	r0, [r6, -ip, asr #3]		
stcgt	0, cr0, [r5, #-0]		
sbceq	r8, r1, r1, lsl #14		
bicseq	r0, r3, r0, lsl #10		
andeq	r9, r0, r8, lsl #8		
strgt	sp, [r1], #-1541	; 0xfffff9fb	
streq	r0, [r0, #-123]	; 0xffffff85	
		; <UNDEFINED> instruction: 0x77c301d7	
stmdale	r5, {}	; <UNPREDICTABLE>	
adceq	sp, fp, r1, lsl #2		
bicseq	r0, r9, r0, lsl #10		
muleq	r0, r9, fp		
stcmi	10, cr13, [r1], {5}		
streq	r0, [r0, #-54]	; 0xffffffca	
ldflee	f0, [r1], {224}	; 0xe0	
mrs	r0, (UNDEF: 5)		
rsbseq	r9, r3, r1, lsl #20		
mvneq	r0, r0, lsl #10		
andeq	sp, r0, lr, asr #7		
andgt	lr, r1, #335544320	; 0x14000000	
streq	r0, [r0, #-52]	; 0xffffffcc	
strls	r0, [r5, #-484]!	; 0xfffffe1c	
b	143354 <__undef_stack+0x2c7f4>		
adceq	ip, sp, r1, lsl #12		
mvneq	r0, r0, lsl #10		
andeq	r8, r0, r0, lsr r6		
tsteq	r1, r5, lsl #28		
streq	r0, [r0, #-2]		
stflee	f0, [sp, #-956]!	; 0xfffffc44	
		; <UNDEFINED> instruction: 0xf5050000	
rsceq	r3, sl, r1, lsl #24		
mvnseq	r0, r0, lsl #10		
andeq	r1, r0, fp, lsr #9		
svcpl	0x0001f705		
streq	r0, [r0, #-108]	; 0xffffff94	
		; <UNDEFINED> instruction: 0x966d01fd	
andhi	r0, r5, r0		
subseq	r3, lr, r2, lsl #8		
addeq	r0, r1, #0, 10		
andeq	r9, r0, r9, asr #12		
strmi	r8, [r2], -r5, lsl #4		
streq	r0, [r0, #-3]		
blge	fe103db0 <LRemap+0x103da1>		
strhi	r0, [r5], #-0		
eorseq	r7, r4, r2, lsl #26		
addeq	r0, sl, #0, 10		
andeq	ip, r0, pc, ror #28		
str	r8, [r2], -r5, lsl #22		
streq	r0, [r0, #-116]	; 0xffffff8c	
lfmgt	f0, 4, [r4, #-560]!	; 0xfffffdd0	
stchi	0, cr0, [r5, #-0]		
addseq	r2, r8, r2, lsl #16		
addeq	r0, lr, #0, 10		
muleq	r0, pc, r9	; <UNPREDICTABLE>	
strcc	r9, [r2, #-1541]	; 0xfffff9fb	
streq	r0, [r0, #-201]	; 0xffffff37	
bgt	1d83e58 <__undef_stack+0x1c6d2f8>		
andge	r0, r5, #0		
andseq	fp, pc, r2, lsl #12		
adceq	r0, r3, #0, 10		
andeq	r9, r0, r8, asr r4		
vshl.u8	d10, d5, d2		
streq	r0, [r0, #-203]	; 0xffffff35	
smultblt	fp, r5, r2		
blge	1433fc <__undef_stack+0x2c89c>		
andseq	r4, pc, r2, lsl #16		
adceq	r0, ip, #0, 10		
andeq	r2, r0, r3, lsr #6		
strvc	sl, [r2], -r5, lsl #26		
streq	r0, [r0, #-94]	; 0xffffffa2	
beq	1643ecc <__undef_stack+0x152d36c>		
strlt	r0, [r5], #-0		
rsbeq	pc, ip, r2, lsl #16		
adcseq	r0, r7, #0, 10		
andeq	r9, r0, r3, lsr #8		
stc2	8, cr11, [r2], {5}		
streq	r0, [r0, #-118]	; 0xffffff8a	
blcc	443f14 <__undef_stack+0x32d3b4>		
svclt	0x00050000		
eoreq	r6, r1, r2, lsl #10		
sbceq	r0, r0, #0, 10		
andeq	sp, r0, ip, lsr #24		
svcge	0x0002c105		
streq	r0, [r0, #-198]	; 0xffffff3a	
b	7c3f68 <__undef_stack+0x6ad408>		
bgt	143450 <__undef_stack+0x2c8f0>		
sbceq	sl, r2, r2, lsl #14		
sbceq	r0, fp, #0, 10		
strdeq	r6, [r0], -r0		
strgt	ip, [r2], #-3077	; 0xfffff3fb	
streq	r0, [r0, #-175]	; 0xffffff51	
subslt	r0, r6, #536870925	; 0x2000000d	
movwle	r0, #20480	; 0x5000	
addeq	r8, r5, r2, lsl #22		
sbcseq	r0, r4, #0, 10		
andeq	r4, r0, sp, asr #26		
svclt	0x0002da05		
streq	r0, [r0, #-30]	; 0xffffffe2	
bvs	ff9c3ff8 <LRemap+0x19c3fe9>		
cdple	0, 0, cr0, cr5, cr0, {0}		
andseq	r6, r6, r2, lsl #30		
sbcseq	r0, pc, #0, 10		
andeq	r0, r0, pc, ror r9		
svcvs	0x0002e005		
streq	r0, [r0, #-77]	; 0xffffffb3	
str	r0, [r8, #-742]!	; 0xfffffd1a	
str	r0, [r5, -r0]		
subeq	ip, r9, r2, lsl #26		
rsceq	r0, r8, #0, 10		
andeq	sl, r0, pc, lsl #1		
vmla.i8	d14, d2, d5		
streq	r0, [r0, #-98]	; 0xffffff9e	
ldmdapl	r3, {r0, r1, r2, r3, r5, r6, r7, r9}^		
vhadd.s8	d0, d5, d0		
rsceq	r6, r7, r2, lsl #24		
rscseq	r0, r3, #0, 10		
andeq	r8, r0, fp, ror #13		
tsthi	r2, r5, lsl #8		
streq	r0, [r0, #-65]	; 0xffffffbf	
ldrshmi	r0, [r2, #37]	; 0x25	
		; <UNDEFINED> instruction: 0xf6050000	
rsceq	r4, r3, r2, lsl #10		
rscseq	r0, r7, #0, 10		
andeq	ip, r0, ip, lsr #24		
andgt	pc, r2, r5, lsl #16		
streq	r0, [r0, #-214]	; 0xffffff2a	
ldrtmi	r0, [r1], #761	; 0x2f9	
blx	1434f8 <__undef_stack+0x2c998>		
subseq	r3, r3, r2, lsl #8		
rscseq	r0, fp, #0, 10		
andeq	r6, r0, r3, ror #29		
tstls	r2, r5, lsl #24		
streq	r0, [r0, #-221]	; 0xffffff23	
		; <UNDEFINED> instruction: 0xe60c02fd	
cdp2	0, 0, cr0, cr5, cr0, {0}		
sbceq	r0, r5, r2, lsl #18		
orreq	r0, r1, #0, 10		
andeq	sl, r0, r0, lsl ip		
b	e3d38 <SLCRL2cRamConfig+0xc3b36>		
streq	r0, [r0, #-196]	; 0xffffff3c	
ldrbge	r0, [r1, -r3, lsl #7]		
strhi	r0, [r5], #-0		
rsbseq	r2, r5, r3, lsl #4		
orreq	r0, r5, #0, 10		
andeq	r1, r0, r2, ror #30		
strhi	r8, [r3, #-1541]	; 0xfffff9fb	
streq	r0, [r0, #-46]	; 0xffffffd2	
blne	1ac4364 <__undef_stack+0x19ad804>		
stmdahi	r5, {}	; <UNPREDICTABLE>	
rsbseq	ip, lr, r3, lsl #20		
orreq	r0, r9, #0, 10		
andeq	r9, r0, r5, lsr r2		
stccc	10, cr8, [r3], {5}		
streq	r0, [r0, #-78]	; 0xffffffb2	
smlawbgt	r9, fp, r3, r0		
stchi	0, cr0, [r5], {-0}		
rsceq	sp, r8, r3, lsl #22		
orreq	r0, sp, #0, 10		
ldrdeq	r1, [r0], -lr		
stccc	14, cr8, [r3, #-20]	; 0xffffffec	
streq	r0, [r0, #-24]	; 0xffffffe8	
mulsls	pc, r5, r3	; <UNPREDICTABLE>	
stmdals	r5, {}	; <UNPREDICTABLE>	
addseq	r4, pc, r3, lsl #28		
orrseq	r0, r9, #0, 10		
andeq	lr, r0, r7, asr #14		
vstrge	s18, [r3, #-20]	; 0xffffffec	
streq	r0, [r0, #-127]	; 0xffffff81	
eorscc	r0, r7, #1811939330	; 0x6c000002	
mrsge	r0, (UNDEF: 5)		
andseq	r1, ip, r3, lsl #4		
		; <UNDEFINED> instruction: 0x03a20500	
andeq	r5, r0, r9, lsl #17		
strne	sl, [r3, -r5, lsl #6]		
streq	r0, [r0, #-85]	; 0xffffffab	
ldrcc	r0, [lr], r4, lsr #7		
stmdbge	r5, {}	; <UNPREDICTABLE>	
sbceq	r6, fp, r3, lsl #8		
		; <UNDEFINED> instruction: 0x03ac0500	
andeq	r6, r0, fp, lsl #3		
stcls	13, cr10, [r3], {5}		
streq	r0, [r0, #-66]	; 0xffffffbe	
stclgt	3, cr0, [sl, #696]!	; 0x2b8	
svcge	0x00050000		
adceq	sl, lr, r3, lsl #12		
movseq	r0, #0, 10		
andeq	r4, r0, lr, ror #19		
stmdbvc	r3, {r0, r2, r8, ip, sp, pc}		
streq	r0, [r0, #-117]	; 0xffffff8b	
		; <UNDEFINED> instruction: 0x311103b2	
movwlt	r0, #20480	; 0x5000	
andeq	ip, r4, r3, lsl #26		
		; <UNDEFINED> instruction: 0x03b40500	
andeq	r6, r0, r4, lsl r4		
andvs	fp, r3, r5, lsl #10		
streq	r0, [r0, #-165]	; 0xffffff5b	
ldrhi	r0, [pc, #-950]!	; 3256 <_HEAP_SIZE+0x1256>	
strlt	r0, [r5, -r0]		
adceq	ip, r7, r3, lsl #4		
		; <UNDEFINED> instruction: 0x03bd0500	
andeq	r0, r0, fp, lsr #31		
andge	fp, r3, r5, lsl #28		
streq	r0, [r0, #-26]	; 0xffffffe6	
teqle	r3, #-67108862	; 0xfc000002	
andgt	r0, r5, r0		
rsbseq	r6, fp, r3, lsl #4		
biceq	r0, r2, #0, 10		
andeq	r7, r0, sp, lsl #17		
stclt	3, cr12, [r3], {5}		
streq	r0, [r0, #-206]	; 0xffffff32	
strcc	r0, [r0, #964]	; 0x3c4	
strgt	r0, [r5, #-0]		
adcseq	r2, r5, r3, lsl #30		
biceq	r0, r7, #0, 10		
andeq	sp, r0, ip, ror #30		
vsub.i8	d12, d3, d5		
streq	r0, [r0, #-19]	; 0xffffffed	
ldmdbhi	sl!, {r0, r3, r6, r7, r8, r9}^		
bgt	143664 <__undef_stack+0x2cb04>		
rsbseq	r9, r0, r3, lsl #22		
bicseq	r0, r0, #0, 10		
andeq	ip, r0, r7, lsr #28		
movwpl	sp, #13061	; 0x3305	
streq	r0, [r0, #-199]	; 0xffffff39	
mrcvs	3, 5, r0, cr15, cr4, {6}		
strle	r0, [r5, #-0]		
sbceq	lr, r7, r3, lsl #6		
bicseq	r0, r6, #0, 10		
andeq	r9, r0, r9, lsl #26		
stc	7, cr13, [r3], {5}		
streq	r0, [r0, #-39]	; 0xffffffd9	
ble	feb0460c <LRemap+0xb045fd>		
cdple	0, 0, cr0, cr5, cr0, {0}		
rsbseq	r9, r5, r3, lsl #24		
bicseq	r0, pc, #0, 10		
muleq	r0, pc, r3	; <UNPREDICTABLE>	
tstmi	r3, r5		
streq	r0, [r0, #-143]	; 0xffffff71	
ldmvc	lr!, {r0, r5, r6, r7, r8, r9}		
str	r0, [r5, -r0]		
eorseq	r1, r9, r3, lsl #28		
mvneq	r0, #0, 10		
andeq	r4, r0, r5, lsr #21		
stcvs	11, cr14, [r3], {5}		
streq	r0, [r0, #-18]	; 0xffffffee	
beq	d84680 <__undef_stack+0xc6db20>		
vhadd.s8	d0, d5, d0		
subseq	r5, r3, r3, lsl #6		
mvnseq	r0, #0, 10		
andeq	r5, r0, r8, asr #4		
bne	1006f8 <_start+0x34>		
streq	r0, [r0, #-12]		
		; <UNDEFINED> instruction: 0xa78a03fa	
stc2	0, cr0, [r5, #-0]		
adceq	sl, r5, r3		
mvnseq	r0, #0, 10		
andeq	r2, r0, r1, lsr #24		
tst	r3, r5, lsl #30		
streq	r0, [r0, #-25]	; 0xffffffe7	
eors	r0, r6, #-2063597568	; 0x85000000	
strhi	r0, [r5], -r0		
adceq	r7, sp, r4, lsl #18		
streq	r0, [r7], #1280	; 0x500	
andeq	r9, r0, r3, lsr sp		
andeq	r0, r0, r0, lsl #8		
ldmdale	fp, {r0, r2, r9, fp, lr}		
blmi	143724 <__undef_stack+0x2cbc4>		
ldrdeq	r0, [r0], -ip		
stmdblt	sp, {r0, r2, sl, fp, lr}^		
strvs	r0, [r5, #-0]		
muleq	r0, r1, r6		
eormi	r7, r3, #20480	; 0x5000	
cdphi	0, 0, cr0, cr5, cr0, {0}		
rsceq	lr, r4, r1, lsl #4		
		; <UNDEFINED> instruction: 0x01a10500	
strdeq	sp, [r0], -sp	; <UNPREDICTABLE>	
stmdbhi	r1, {r0, r2, r8, r9, sl, fp, sp, pc}		
streq	r0, [r0, #-169]	; 0xffffff57	
bichi	r0, sl, #1073741871	; 0x4000002f	
blgt	143758 <__undef_stack+0x2cbf8>		
eoreq	sp, pc, r1		
bicseq	r0, r9, r0, lsl #10		
andeq	r1, r0, r9, asr ip		
andeq	r0, r0, r0, lsl #8		
subsmi	r5, sl, r5, lsl #4		
strpl	r0, [r5], -r0		
ldrdeq	r5, [r0], -r3		
stcleq	14, cr5, [r5, #20]		
svcpl	0x00050000		
andeq	r6, r0, r2, ror #13		
eorsne	r6, r1, r5		
bvs	143788 <__undef_stack+0x2cc28>		
strdeq	sl, [r0], -sp		
vldrpl	d22, [r1, #20]		
stcvs	0, cr0, [r5, #-0]		
ldrdeq	r2, [r0], -r7		
cdphi	15, 14, cr6, cr10, cr5, {0}		
strvc	r0, [r5, #-0]		
andeq	ip, r0, r5, lsr #27		
ldmdbne	r2, {r0, r2, r8, r9, sl, ip, sp, lr}^		
stmdbvc	r5, {}	; <UNPREDICTABLE>	
andeq	lr, r0, sp, lsl #18		
stmiavc	r7!, {r0, r2, r9, sl, fp, ip, sp, lr}^		
andls	r0, r5, r0		
sbcseq	fp, r7, r1, lsl #14		
orrseq	r0, r3, r0, lsl #10		
		; <UNDEFINED> instruction: 0x000073ba	
strne	r9, [r1, -r5, lsl #12]		
streq	r0, [r0, #-25]	; 0xffffffe7	
stmibcs	fp, {r0, r1, r3, r4, r7, r8}		
blt	1437d4 <__undef_stack+0x2cc74>		
eorseq	r4, lr, r1, lsl #14		
		; <UNDEFINED> instruction: 0x01bf0500	
andeq	sl, r0, r3, lsl #7		
andcs	sp, r1, r5, lsl #2		
streq	r0, [r0, #-36]	; 0xffffffdc	
stfpls	f0, [r7], {229}	; 0xe5	
		; <UNDEFINED> instruction: 0xf8050000	
rsbeq	r8, ip, r1, lsl #4		
addeq	r0, sl, #0, 10		
		; <UNDEFINED> instruction: 0x000068b0	
andle	r9, r2, r5, lsl #26		
streq	r0, [r0, #-197]	; 0xffffff3b	
lfmle	f0, 2, [sp, #700]	; 0x2bc	
andgt	r0, r5, r0		
adcseq	r1, r0, r2, lsl #26		
sbcseq	r0, r3, #0, 10		
andeq	r6, r0, r1, lsl #22		
stcmi	6, cr14, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-212]	; 0xffffff2c	
blt	1004408 <__undef_stack+0xeed8a8>		
cdphi	0, 0, cr0, cr5, cr0, {0}		
sbcseq	r8, lr, r3, lsl #16		
moveq	r0, #0, 10		
andeq	r5, r0, lr, lsr #11		
andeq	r0, r0, r0, lsl #8		
blcc	74450 <SLCRL2cRamConfig+0x5424e>		
streq	r0, [r0, #-14]		
		; <UNDEFINED> instruction: 0x23b501c4	
strgt	r0, [r5, #-0]		
rsbseq	r3, pc, r1		
biceq	r0, r6, r0, lsl #10		
andeq	r4, r0, lr, lsl #12		
andcc	ip, r1, r5, lsl #14		
streq	r0, [r0, #-30]	; 0xffffffe2	
stfvse	f0, [r7, #-800]!	; 0xfffffce0	
stmdbgt	r5, {}	; <UNPREDICTABLE>	
eorseq	r5, sp, r1, lsl #28		
andeq	r0, r4, r0		
andeq	r2, r4, r2, lsl #14		
subseq	r0, fp, #0, 14		
andeq	r0, r3, r0		
teqeq	r1, #67108864	; 0x4000000	
andseq	r4, r6, r7, lsl #6		
ldreq	r0, [r0], #-768	; 0xfffffd00	
andseq	r5, r6, r7, lsl #18		
strlt	r0, [r7], -r0, lsl #8		
streq	r0, [r0], #-27	; 0xffffffe5	
streq	r2, [r2, #-515]	; 0xfffffdfd	
rsceq	sl, sl, r3, lsr ip		
ldreq	r0, [r5, #-768]!	; 0xfffffd00	
svcvc	0x00e13505		
strcc	r0, [r3, -r0]		
streq	r0, [r9, -r6, lsl #6]		
stcpl	10, cr0, [fp], #-20	; 0xffffffec	
stceq	0, cr0, [r3], {-0}		
and	r0, r6, #8, 10	; 0x2000000	
movweq	r0, #167	; 0xa7	
strne	r0, [r7, #-2312]	; 0xfffff6f8	
streq	r0, [r0], #-11		
eorseq	lr, r8, r7, lsl #20		
cfcpyscs	mvf0, mvf7		
streq	r0, [r0], #-57	; 0xffffffc7	
stcpl	13, cr0, [r2], #-20	; 0xffffffec	
movweq	r0, #16384	; 0x4000	
smladxcc	r7, r8, sl, r0		
streq	r0, [r0], #-59	; 0xffffffc5	
eoreq	r1, r4, r7, lsl #26		
movweq	r0, #17408	; 0x4400	
stccc	11, cr0, [r7], {36}	; 0x24	
streq	r0, [r0], #-21	; 0xffffffeb	
andeq	r0, r4, r4		
stmdahi	pc, {r8, sl}	; <UNPREDICTABLE>	
streq	r0, [r0, #-39]	; 0xffffffd9	
adceq	r0, r5, r1, lsr #10		
		; <UNDEFINED> instruction: 0xff2f0500	
streq	r0, [r0, #-67]	; 0xffffffbd	
subseq	sp, r7, r5, asr #4		
ldrbcs	r0, [pc, -r0, lsl #10]		
streq	r0, [r0, #-78]	; 0xffffffb2	
subeq	r4, r1, lr, ror r7		
orrseq	r0, r8, r0, lsl #10		
andeq	r7, r0, r1, ror #4		
cdpge	14, 0, cr10, cr1, cr5, {0}		
streq	r0, [r0, #-81]	; 0xffffffaf	
ldfvce	f0, [r4, #768]	; 0x300	
strle	r0, [r6], -r0		
eoreq	fp, r0, r1, lsl #10		
andeq	r0, r4, r0		
ldmdbne	r4, {r8, sl}		
streq	r0, [r0, #-175]	; 0xffffff51	
andeq	r1, r6, lr, lsl r6		
teqlt	r5, r0, lsl #10		
streq	r0, [r0, #-197]	; 0xffffff3b	
adceq	r0, r5, fp, lsr #12		
ldmdami	r1!, {r8, sl}		
streq	r0, [r0, #-65]	; 0xffffffbf	
subeq	r0, r4, r7, lsr r0		
eorsvs	r0, sp, #0, 10		
streq	r0, [r0, #-114]	; 0xffffff8e	
subseq	sp, r7, r3, asr #6		
svcge	0x00490500		
streq	r0, [r0, #-81]	; 0xffffffaf	
subeq	r2, lr, pc, asr #16		
ldrble	r0, [r5, #-1280]	; 0xfffffb00	
streq	r0, [r0, #-125]	; 0xffffff83	
subeq	sl, ip, r1, ror #26		
strbtge	r0, [fp], #-1280	; 0xfffffb00	
streq	r0, [r0, #-79]	; 0xffffffb1	
subseq	r5, r1, r5, ror r8		
ldrbtmi	r0, [pc], #-1280	; 398c <_HEAP_SIZE+0x198c>	
streq	r0, [r0, #-193]	; 0xffffff3f	
svclt	0x008101c2		
movwgt	r0, #20480	; 0x5000	
eoreq	r5, r7, r1, lsl #8		
biceq	r0, r4, r0, lsl #10		
andeq	ip, r0, pc, ror r5		
strpl	sp, [r1, #-2565]	; 0xfffff5fb	
streq	r0, [r0, #-157]	; 0xffffff63	
ldrgt	r0, [fp, #475]	; 0x1db	
stcle	0, cr0, [r5], {-0}		
adceq	ip, ip, r1, lsl #24		
mvneq	r0, r0, lsl #10		
strdeq	sl, [r0], -pc	; <UNPREDICTABLE>	
cfstr32lt	mvfx14, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-36]	; 0xffffffdc	
streq	r0, [r5], #486	; 0x1e6	
		; <UNDEFINED> instruction: 0xf0050000	
rsceq	pc, r3, r1, lsl #22		
mvnseq	r0, r0, lsl #10		
ldrdeq	r5, [r0], -r2		
strvs	pc, [r1], -r5, lsl #4		
streq	r0, [r0, #-53]	; 0xffffffcb	
		; <UNDEFINED> instruction: 0x33a601fa	
blx	1439ee <__undef_stack+0x2ce8e>		
eorseq	r5, fp, r1, lsl #24		
mvnseq	r0, r0, lsl #10		
andeq	fp, r0, ip, ror r4		
stcls	6, cr8, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-90]	; 0xffffffa6	
bgt	444420 <__undef_stack+0x32d8c0>		
stmdahi	r5, {}	; <UNPREDICTABLE>	
adcseq	r6, r8, r2, lsl #30		
addseq	r0, r6, #0, 10		
muleq	r0, fp, sp		
		; <UNDEFINED> instruction: 0xf5029705	
streq	r0, [r0, #-90]	; 0xffffffa6	
stmialt	sp, {r3, r4, r7, r9}^		
stmdage	r5, {}	; <UNPREDICTABLE>	
andseq	ip, ip, r2, lsl #26		
adceq	r0, r9, #0, 10		
muleq	r0, r5, fp		
strvc	sl, [r2, #-2565]	; 0xfffff5fb	
streq	r0, [r0, #-99]	; 0xffffff9d	
mcrgt	2, 2, r0, cr4, cr8, {5}		
stmdblt	r5, {}	; <UNPREDICTABLE>	
eoreq	sl, pc, r2, lsl #24		
adcseq	r0, sl, #0, 10		
andeq	r9, r0, r3, lsr fp		
cdplt	8, 0, cr12, cr2, cr5, {0}		
streq	r0, [r0, #-202]	; 0xffffff36	
ldrcs	r0, [r0, r9, asr #5]!		
bgt	143a5c <__undef_stack+0x2cefc>		
eorseq	r2, sp, r2, lsl #20		
sbcseq	r0, r8, #0, 10		
andeq	r7, r0, fp, lsl #8		
strpl	sp, [r2], #-2309	; 0xfffff6fb	
streq	r0, [r0, #-228]	; 0xffffff1c	
strteq	r0, [r9], #730	; 0x2da	
stmda	r5, {}	; <UNPREDICTABLE>	
andseq	r5, r4, r2, lsl #16		
rsceq	r0, r9, #0, 10		
andeq	lr, r0, r4, lsr r8		
and	lr, r2, r5, lsl #20		
streq	r0, [r0, #-138]	; 0xffffff76	
strdne	r0, [r4], #-40	; 0xffffffd8	; <UNPREDICTABLE>
		; <UNDEFINED> instruction: 0xf9050000	
andseq	r0, r0, r2, lsl #30		
rscseq	r0, sl, #0, 10		
andeq	r5, r0, r6, lsr ip		
stcls	8, cr8, [r3, #-20]	; 0xffffffec	
streq	r0, [r0, #-229]	; 0xffffff1b	
andpl	r0, sl, #603979778	; 0x24000002	
mrsls	r0, (UNDEF: 5)		
rsceq	r8, r8, r3		
orrseq	r0, r9, #0, 10		
muleq	r0, r0, pc	; <UNPREDICTABLE>	
movwhi	r9, #16133	; 0x3f05	
streq	r0, [r0, #-196]	; 0xffffff3c	
ldmdbcc	sp, {r5, r7, r8, r9}^		
strge	r0, [r5], #-0		
subseq	r7, r1, r3, lsl #2		
		; <UNDEFINED> instruction: 0x03a80500	
andeq	r3, r0, r8, lsr #28		
svcge	0x0003ad05		
streq	r0, [r0, #-196]	; 0xffffff3c	
svccc	0x008103b8		
andgt	r0, r5, #0		
addeq	r5, r3, r3, lsl #28		
biceq	r0, r7, #0, 10		
andeq	fp, r0, r9, lsr #3		
andle	ip, r3, r5, lsl #28		
streq	r0, [r0, #-154]	; 0xffffff66	
ldmible	fp, {r0, r1, r2, r3, r6, r7, r8, r9}^		
ble	143b04 <__undef_stack+0x2cfa4>		
eorseq	r1, lr, r3		
bicseq	r0, fp, #0, 10		
andeq	r7, r0, r3, ror r8		
blx	fd328 <SLCRL2cRamConfig+0xdd126>		
streq	r0, [r0, #-10]		
ldclne	3, cr0, [r3, #924]!	; 0x39c	
vhadd.u8	d0, d5, d0		
andeq	r9, ip, r3, lsl #18		
mvnseq	r0, #0, 10		
ldrdeq	r9, [r0], -r4		
bpl	124744 <__undef_stack+0xdbe4>		
streq	r0, [r0, #-147]	; 0xffffff6d	
svchi	0x00250484		
streq	r0, [r0], #-0		
strcs	r0, [r5, -r0]		
andeq	r8, r0, lr, asr #18		
bllt	fe34db5c <LRemap+0x34db4d>		
bcs	143b4c <__undef_stack+0x2cfec>		
andeq	r8, r0, r9, asr #18		
bleq	65b68 <SLCRL2cRamConfig+0x45966>		
streq	r0, [r0, #-47]	; 0xffffffd1	
andne	r0, pc, #1073741858	; 0x40000022	
bhi	143b60 <__undef_stack+0x2d000>		
adceq	r3, sl, r1, lsl #12		
orreq	r0, fp, r0, lsl #10		
andeq	r9, r0, r7, asr #11		
stcpl	12, cr8, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-194]	; 0xffffff3e	
subsgt	r0, r9, #1073741859	; 0x40000023	
cdphi	0, 0, cr0, cr5, cr0, {0}		
sbcseq	r7, r1, r1, lsl #4		
orreq	r0, pc, r0, lsl #10		
andeq	r2, r0, r7, lsl #30		
strls	r9, [r1, -r6, lsl #28]		
streq	r0, [r0, #-144]	; 0xffffff70	
		; <UNDEFINED> instruction: 0x813101b8	
stmdblt	r5, {}	; <UNPREDICTABLE>	
rsceq	r1, r0, r1, lsl #6		
		; <UNDEFINED> instruction: 0x01ba0500	
andeq	r2, r0, r1, lsl #11		
tstpl	r1, r5, lsl #22		
streq	r0, [r0, #-115]	; 0xffffff8d	
		; <UNDEFINED> instruction: 0x212401bc	
stclt	0, cr0, [r5, #-0]		
sbceq	r5, r8, r1, lsl #4		
		; <UNDEFINED> instruction: 0x01be0500	
andeq	r9, r0, r1, lsl r9		
strcc	fp, [r1, #-3845]	; 0xfffff0fb	
streq	r0, [r0, #-133]	; 0xffffff7b	
ldrhi	r0, [r1, #-448]!	; 0xfffffe40	
mrsgt	r0, (UNDEF: 5)		
addeq	r7, r6, r1, lsl #14		
biceq	r0, r2, r0, lsl #10		
andeq	sl, r0, pc, lsr #9		
movwvc	ip, #4869	; 0x1305	
streq	r0, [r0, #-134]	; 0xffffff7a	
bcs	ff1842f8 <LRemap+0x11842e9>		
strgt	r0, [r5, #-0]		
subseq	r7, r0, r1, lsl #8		
biceq	r0, r6, r0, lsl #10		
andeq	r2, r0, sp, ror r5		
cdpvc	7, 0, cr12, cr1, cr5, {0}		
streq	r0, [r0, #-185]	; 0xffffff47	
mvncc	r0, lr, asr #3		
b	183c08 <__undef_stack+0x6d0a8>		
subseq	r5, r9, r1, lsl #10		
addeq	r0, r7, #0, 10		
andeq	r6, r0, r3, lsr #17		
tstlt	r2, r5, lsl #16		
streq	r0, [r0, #-12]		
strbpl	r0, [sp], #649	; 0x289	
bhi	143c24 <__undef_stack+0x2d0c4>		
addseq	r7, sp, r2, lsl #4		
addeq	r0, fp, #0, 10		
andeq	fp, r0, sp, asr r9		
bvs	a6c48 <SLCRL2cRamConfig+0x86a46>		
streq	r0, [r0, #-194]	; 0xffffff3e	
ldmeq	lr, {r0, r2, r3, r7, r9}		
cdphi	0, 0, cr0, cr5, cr0, {0}		
andeq	r9, r8, r2, lsl #20		
addeq	r0, pc, #0, 10		
ldrdeq	r5, [r0], -r7		
strlt	r9, [r2, -r5]		
streq	r0, [r0, #-49]	; 0xffffffcf	
smlalcc	r0, r5, r1, r2		
andls	r0, r5, #0		
andseq	sp, fp, r2, lsl #4		
addseq	r0, r3, #0, 10		
andeq	r3, r0, r0, ror #1		
stmdbgt	r2, {r0, r2, sl, ip, pc}		
streq	r0, [r0, #-84]	; 0xffffffac	
stmibvs	sp, {r0, r2, r4, r7, r9}		
andge	r0, r6, #0		
subseq	r4, r8, r2, lsl #10		
sbcseq	r0, r7, #0, 12		
andeq	sl, r0, sp, ror #19		
		; <UNDEFINED> instruction: 0xf8038d06	
streq	r0, [r0, #-172]	; 0xffffff54	
		; <UNDEFINED> instruction: 0xa7100392	
stmdals	r6, {}	; <UNPREDICTABLE>	
rsbseq	r2, r9, r3, lsl #4		
orrseq	r0, sp, #0, 10		
andeq	r7, r0, lr, lsr #18		
andeq	r0, r0, r3, lsr #8		
orreq	r0, r6, #2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
cdpcs	0, 0, cr0, cr1, cr0, {0}		
rsbsvc	r2, r3, #46, 30	; 0xb8	
bcc	18c01b4 <__undef_stack+0x17a9654>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
cmnvs	sp, r5, ror #24		
cdpvs	8, 6, cr6, cr9, cr3, {3}		
cdpcs	0, 2, cr0, cr14, cr5, {3}		
svccs	0x002e2e2f		
movtmi	r7, #55373	; 0xd84d	
blvs	18dbe24 <__undef_stack+0x17c52c4>		
stclvs	9, cr7, [r3], #-268	; 0xfffffef4	
subsvs	r7, pc, #-1811939327	; 0x94000001	
eorvc	r7, pc, r3, ror r0	; <UNPREDICTABLE>	
cmpvs	pc, #30146560	; 0x1cc0000	
ldrbvs	r7, [r4, #-623]!	; 0xfffffd91	
svcpl	0x00396178		
mcrvs	15, 3, r2, cr9, cr0, {1}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
bcc	18c022c <__undef_stack+0x17a96cc>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
bcc	18c0264 <__undef_stack+0x17a9704>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
ldmdbvc	r3!, {r0, r2, r5, r6, sl, fp, ip, lr}^		
bcc	18c02d8 <__undef_stack+0x17a9778>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
stmdbvs	ip!, {r2, r4, r5, r6, sl, fp, ip, lr}^		
cmnvs	r7, #25088	; 0x6200	
rsbvc	r5, r1, #25344	; 0x6300	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpcs	12, 3, cr5, cr4, cr9, {3}		
ldcpl	14, cr2, [r1], #-228	; 0xffffff1c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
stclvs	8, cr6, [r5], #-0		
svcvs	0x00776f6c		
mcrcs	12, 3, r6, cr4, cr2, {3}		
andeq	r0, r1, r3, rrx		
strbvs	r5, [r4, #-3840]!	; 0xfffff100	
ldfvse	f6, [r5], #-408	; 0xfffffe68	
ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r2, r8, rrx		
ldmdbvs	r4!, {fp, ip, sp, lr}^		
cfldr64vs	mvdx6, [pc], {109}	; 0x6d	
movweq	r6, #2094	; 0x82e	
ldrbtvc	r0, [r3], #-0		
strbtvc	r6, [lr], #-2404	; 0xfffff69c	
streq	r6, [r0], #-2094	; 0xfffff7d2	
ldmdbvs	r8!, {}^	; <UNPREDICTABLE>	
ldmdbvc	r4!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r3, r8, rrx		
ldclvs	8, cr7, [r4, #-0]		
rsbsvc	r6, r4, #-939524095	; 0xc8000001	
movweq	r6, #2094	; 0x82e	
ldrbtvc	r0, [r3], #-0		
cdpcs	9, 6, cr6, cr15, cr4, {3}		
andeq	r0, r4, r8, rrx		
cmnvs	ip, r0		
rsbvc	r6, pc, #116, 12	; 0x7400000	
rsbeq	r2, r8, sp, ror #28		
svcpl	0x00000001		
ldmdbvs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^		
streq	r6, [r0], #-2094	; 0xfffff7d2	
strbvs	r0, [lr, #-0]!		
rsbvs	r6, r9, #30464	; 0x7700	
streq	r6, [r0], #-2094	; 0xfffff7d2	
svcvs	0x00630000		
strbvs	r6, [r9, -lr, ror #12]!		
streq	r6, [r0, #-2094]	; 0xfffff7d2	
strbvs	r0, [r9, #-0]!		
rsbvc	r6, r6, r5, ror #10		
andeq	r6, r0, #3014656	; 0x2e0000	
strbvs	r0, [r6, #-0]!		
rsbsvc	r7, r5, #1627389952	; 0x61000000	
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #10		
strbtvs	r6, [r5], -r3, ror #8		
rsbeq	r2, r8, r3, ror lr		
movwvc	r0, #5		
strbvs	r6, [r4, #-1140]!	; 0xfffffb8c	
rsbeq	r2, r8, r6, ror #28		
movwvc	r0, #6		
rsbvc	r6, r1, #116, 8	; 0x74000000	
rsbeq	r2, r8, r7, ror #28		
andvc	r0, r0, #6		
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
streq	r6, [r0, #-2094]	; 0xfffff7d2	
ldrbvc	r0, [pc], #-0	; 230 <L2CCDataLatency+0x10f>	
cmnvc	r5, #121	; 0x79	
streq	r6, [r0, #-2094]	; 0xfffff7d2	
ldrbvc	r0, [pc], #-0	; 23c <L2CCDataLatency+0x11b>	
cmnvc	r5, #121	; 0x79	
andeq	r6, r0, #3014656	; 0x2e0000	
svcvs	0x006c0000		
stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}		
andeq	r0, r0, r0, lsl #10		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
strvc	r0, [r0], #-5		
cmnvc	r5, #121	; 0x79	
andeq	r6, r0, #3014656	; 0x2e0000	
ldrbtvc	r0, [r3], #-0		
cdpcs	9, 6, cr6, cr15, cr4, {3}		
andeq	r0, r5, r8, rrx		
cmnvs	ip, r0		
rsbvc	r6, pc, #116, 12	; 0x7400000	
svcvs	0x00635f6d		
strbvs	r6, [r9, -lr, ror #12]!		
tsteq	r0, lr, lsr #16		
ldmdbvs	r4!, {}^	; <UNPREDICTABLE>	
stmdavs	lr!, {r0, r2, r3, r5, r6, r8, sl, sp, lr}		
andeq	r0, r0, r0, lsl #8		
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
andeq	r6, r0, #3014656	; 0x2e0000	
ldrbtvc	r0, [r3], #-0		
rsbvs	r6, r9, #100, 24	; 0x6400	
streq	r6, [r0], #-2094	; 0xfffff7d2	
ldrbtvc	r0, [r3], #-0		
rsbvs	r6, r9, #100, 24	; 0x6400	
andeq	r6, r0, #3014656	; 0x2e0000	
stclvs	0, cr0, [r1], #-0		
cmnvs	r3, ip, ror #30		
streq	r6, [r0], #-2094	; 0xfffff7d2	
rsbsvc	r0, r8, r0		
sfmvs	f7, 2, [r1, #-388]!	; 0xfffffe7c	
rsbvc	r7, r5, #1694498816	; 0x65000000	
rsbeq	r2, r8, r3, ror lr		
stmdavc	r0, {r0, r1}		
cmnvs	r2, r0, ror r1		
ldrbvs	r6, [r4, #-1389]!	; 0xfffffa93	
subsvc	r7, pc, r2, ror r3	; <UNPREDICTABLE>	
rsbeq	r2, r8, r3, ror lr		
movwvc	r0, #3		
mcrvs	4, 3, r6, cr9, cr4, {3}		
rsbeq	r2, r8, r4, ror lr		
stmdavc	r0, {r1, r2}		
cmpvs	pc, r9, ror #24		
rsbvc	r7, r5, #-872415231	; 0xcc000001	
rsbeq	r2, r8, r4, ror lr		
stmdavc	r0, {r0, r1}		
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
stmdavs	lr!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #6		
rsbvc	r7, sp, #120, 8	; 0x78000000	
svcpl	0x00727463		
rsbeq	r2, r8, ip, ror #28		
stmdavc	r0, {r0, r1}		
ldmdbvs	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
rsbeq	r2, r8, pc, ror #28		
stmdavc	r0, {r0, r1}		
strbvc	r7, [r5, #-880]!	; 0xfffffc90	
cmpvs	pc, r4, ror #30		
stmdavs	lr!, {r0, r1, r4, r5, r6, r8, sl, fp, sp, lr}		
andeq	r0, r0, r0, lsl #6		
		; <UNDEFINED> instruction: 0x67657278	
rsbvc	r6, pc, #2080374785	; 0x7c000001	
cmnvs	r8, r4, ror r5		
rsbeq	r2, r8, r9, lsr lr		
stmdavc	r0, {r0, r1}		
strbvc	r7, [r5, #-880]!	; 0xfffffc90	
cmpvs	pc, r4, ror #30		
		; <UNDEFINED> instruction: 0x675f6d73	
stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}		
andeq	r0, r0, r0, lsl #6		
svcpl	0x006c6978		
mcrvs	2, 3, r7, cr9, cr0, {3}		
stmdavs	lr!, {r2, r4, r5, r6, r9, sl, sp, lr}		
andeq	r0, r0, r0, lsl #6		
rsbsvc	r7, r9, r3, ror #8		
rsbeq	r2, r8, r5, ror #28		
movwvc	r0, #4		
mcrvs	2, 3, r7, cr9, cr4, {3}		
rsbeq	r2, r8, r7, ror #28		
movwvc	r0, #4		
mcrvs	2, 3, r7, cr9, cr4, {3}		
rsbeq	r2, r8, r7, ror #28		
andeq	r0, r0, r5		
cfstr32mi	mvfx0, [r2], {-0}		
movweq	r1, #5		
andeq	r0, r1, r3, asr #1		
strhi	r0, [r3, -r2, lsl #8]		
movweq	r0, #16896	; 0x4200	
streq	r0, [r2], #-45	; 0xffffffd3	
bmi	1b527b8 <__undef_stack+0x1a3bc58>		
movweq	r0, #16896	; 0x4200	
streq	r0, [r2], #-250	; 0xffffff06	
andeq	r6, r0, #12582912	; 0xc00000	
eoreq	r0, pc, r4, lsl #6		
cfstrscs	mvf0, [r3, #-8]		
cdpcs	3, 7, cr0, cr10, cr13, {2}		
andeq	r0, r4, #0, 4		
strvs	r0, [sp], -r5, ror #6		
andeq	r2, r0, #78848	; 0x13400	
subeq	r0, pc, r4, lsl #6		
cfstrsls	mvf0, [r3, #-8]		
movweq	r0, #16896	; 0x4200	
streq	r0, [r2], #-47	; 0xffffffd1	
andeq	r2, r0, #3, 26	; 0xc0	
subeq	r0, r9, #4, 4	; 0x40000000	
tsteq	r1, sl		
andls	r0, r2, r0, lsl #10		
movweq	r1, #170	; 0xaa	
movweq	r0, #4333	; 0x10ed	
strvc	r2, [r3], #-3600	; 0xfffff1f0	
cdpcs	3, 0, cr0, cr12, cr14, {1}		
teqeq	lr, #3072	; 0xc00	
blmi	cbce0 <SLCRL2cRamConfig+0xabade>		
movteq	r2, #40350	; 0x9d9e	
stmdbmi	r3, {r0, r3, r4, r5, r9, sl, sp, lr}		
movteq	fp, #39214	; 0x992e	
smladxmi	r3, fp, sl, r4		
movteq	fp, #39214	; 0x992e	
mcreq	10, 0, r4, cr3, cr13, {1}		
streq	r3, [r2], #-46	; 0xffffffd2	
stfnes	f0, [r1, #-0]		
andeq	r0, r0, #2		
andeq	pc, r1, r0		
blx	40c3a <SLCRL2cRamConfig+0x20a38>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
sufcse	f0, f6, f0		
cmnvs	r2, #-1140850688	; 0xbc000000	
svccs	0x002e2e00		
stcmi	14, cr2, [pc, #-184]!	; 39c <L2CCDataLatency+0x27b>	
mcrrvs	13, 7, r4, r3, cr8		
cmnmi	fp, #-1140850687	; 0xbc000001	
strbvs	r6, [ip, #-889]!	; 0xfffffc87	
cmnvc	r2, #460	; 0x1cc	
cmnvc	r0, #112, 30	; 0x1c0	
svcvs	0x00635f37		
stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^		
subscc	r3, pc, r1, ror #18		
cmnvs	lr, #770048	; 0xbc000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
ldcpl	3, cr6, [sl], #-0		
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
cmpvc	ip, #7208960	; 0x6e0000	
subscc	r6, ip, #100, 22	; 0x19000	
mrccs	1, 1, r3, cr5, cr0, {1}		
mcrvs	12, 3, r5, cr7, cr1, {1}		
rsbvc	r5, r1, #29952	; 0x7500	
strbtvc	r5, [lr], #-3181	; 0xfffff393	
rsbvs	r6, r9, #92, 24	; 0x5c00	
cmnvs	r3, #92, 14	; 0x1700000	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
stclvs	8, cr7, [r9], #-180	; 0xffffff4c	
ldclcs	14, cr6, [r8, #-420]!	; 0xfffffe5c	
stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^		
stmdbcc	lr!, {r2, r3, r4, r6, sl, ip, sp}		
ldmdbvs	ip, {r1, r2, r3, r5, r8, ip, sp}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
movwvs	r6, #1380	; 0x564	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191d240 <__undef_stack+0x18066e0>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
movwvs	r6, #1380	; 0x564	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191d278 <__undef_stack+0x1806718>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cfldr64vs	mvdx6, [ip, #-400]	; 0xfffffe70	
stmdbvs	r8!, {r0, r5, r6, r8, r9, sp, lr}^		
movwvs	r6, #1390	; 0x56e	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191d2b8 <__undef_stack+0x1806758>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cmpvc	ip, #100, 10	; 0x19000000	
andeq	r7, r0, r9, ror r3		
strbtvc	r6, [r1], #-3184	; 0xfffff390	
ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68	
tsteq	r0, lr, lsr #6		
ldmdbvs	r8!, {}^	; <UNPREDICTABLE>	
cmnvs	r3, ip, ror #30		
cdpcs	8, 6, cr6, cr5, cr3, {3}		
andeq	r0, r2, r8, rrx		
cmnvs	r0, r0, lsl #16		
strbvs	r6, [sp, #-370]!	; 0xfffffe8e	
cmnvc	r2, #116, 10	; 0x1d000000	
andeq	r6, r0, #3014656	; 0x2e0000	
rsbsvc	r0, r8, r0		
sfmvs	f7, 2, [r1, #-388]!	; 0xfffffe7c	
rsbvc	r7, r5, #1694498816	; 0x65000000	
cmnvc	r0, #460	; 0x1cc	
andeq	r6, r0, #3014656	; 0x2e0000	
ldmdbvs	r8!, {}^	; <UNPREDICTABLE>	
ldmdbvc	r4!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r2, r8, rrx		
ldrbtvs	r7, [r4], #-768	; 0xfffffd00	
cdpcs	14, 7, cr6, cr4, cr9, {3}		
andeq	r0, r3, r8, rrx		
ldrbtvs	r7, [r4], #-768	; 0xfffffd00	
cdpcs	14, 7, cr6, cr4, cr9, {3}		
andeq	r0, r4, r8, rrx		
strbvs	r5, [r4, #-3840]!	; 0xfffff100	
ldfvse	f6, [r5], #-408	; 0xfffffe68	
ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r5, r8, rrx		
cmnvs	r5, r0, lsl #12		
ldrbvs	r7, [r2, #-1396]!	; 0xfffffa8c	
rsbeq	r2, r8, r3, ror lr		
movwvc	r0, #6		
strbvs	r6, [r4, #-1140]!	; 0xfffffb8c	
rsbeq	r2, r8, r6, ror #28		
andvc	r0, r0, r3		
ldrbtvs	r6, [r4], -ip, ror #2		
svcpl	0x006d726f		
strbtvs	r6, [lr], -r3, ror #30		
stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, sp, lr}		
andeq	r0, r0, r0, lsl #2		
andeq	r0, r5, #0		
andseq	r0, r0, r0, lsr #12		
movweq	r3, #4867	; 0x1303	
svccs	0x00012e10		
teqeq	r3, #48, 26	; 0xc00	
cdpeq	14, 0, cr2, cr3, cr12, {0}		
andvs	r0, r3, lr, lsr #2		
cdpcs	3, 2, cr0, cr2, cr14, {1}		
eoreq	r5, lr, #3, 30		
tsteq	r1, r2		
andeq	r0, r0, sl, ror r0		
eoreq	r0, r4, r2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
andeq	r0, r1, r0		
svcpl	0x006d7361		
strbtvc	r6, [r3], #-1398	; 0xfffffa8a	
cdpcs	2, 7, cr7, cr3, cr15, {3}		
andeq	r0, r0, r3, asr r0		
streq	r0, [r0, #-0]		
andne	r0, r0, r2		
sbceq	r0, sp, r0, lsl #6		
svccs	0x002f2f01		
svccs	0x002f2f2f		
svccs	0x002f3033		
teqeq	pc, #47, 30	; 0xbc	
svccs	0x00312e09		
svccs	0x002f2f2f		
eorscc	r3, r2, r0, lsr r1		
svccs	0x002f2f2f		
svccs	0x0031322f		
svccs	0x002f2f2f		
eorscc	r2, r2, r0, lsr pc		
eorscc	r3, r2, r0, lsr r0		
svccs	0x002f2f2f		
teqcc	r0, #48	; 0x30	
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r2, lsr r0		
andeq	r0, r2, r0, lsr r2		
tsteq	r8, r1, lsl #2		
andeq	r0, r2, r0		
andeq	r0, r0, sp, lsl r0		
cdpeq	1, 15, cr0, cr11, cr2, {0}		
tsteq	r1, sp		
andeq	r0, r0, r1, lsl #2		
andeq	r0, r0, r0, lsl #2		
svcvs	0x00620001		
teqpl	lr, #1862270976	; 0x6f000000	
andeq	r0, r0, r0		
andeq	r0, r5, #0		
ldrsheq	r0, [r0], -ip		
tsteq	r1, r3, lsl #22		
eorcc	r2, pc, pc, lsr #30		
cdpcs	3, 0, cr0, cr14, cr15, {1}		
teqcc	pc, pc, lsr #30		
eorcc	r2, pc, #47, 30	; 0xbc	
eorcc	r2, pc, #47, 30	; 0xbc	
svccs	0x002f312f		
svccs	0x002f312f		
svccs	0x002f2f31		
svccs	0x002f2f31		
svccs	0x002f332f		
svccs	0x002f2f30		
svccs	0x002f302f		
eorcc	r2, pc, r0, lsr pc	; <UNPREDICTABLE>	
teqcc	r0, pc, lsr #30		
svccs	0x00302f2f		
svccs	0x00322f2f		
cdpcs	3, 1, cr0, cr13, cr15, {1}		
svccs	0x002f2f2f		
svccs	0x002f302f		
eorcc	r2, pc, pc, lsr #30		
svccs	0x002f2f2f		
svccs	0x002f302f		
eorcc	r2, pc, pc, lsr #30		
svccs	0x002f2f2f		
svccs	0x002f302f		
eorcc	r2, pc, #47, 30	; 0xbc	
svccs	0x00312f2f		
eorcc	r3, pc, r1, lsr r0	; <UNPREDICTABLE>	
eorcc	r2, pc, r2, lsr pc	; <UNPREDICTABLE>	
svccs	0x00302f2f		
svccs	0x002f302f		
svccs	0x00312f2f		
svccs	0x00312f2f		
svccs	0x002f302f		
svccs	0x002f2f30		
teqcc	pc, r0, lsr pc	; <UNPREDICTABLE>	
cdpeq	0, 0, cr3, cr3, cr15, {1}		
svccs	0x002f2f2e		
svccs	0x002f302f		
svccs	0x002f2f2f		
svccs	0x002f2f2f		
svccs	0x002f2f2f		
svccs	0x002f3030		
svccs	0x002f2f2f		
teqcc	pc, r0, lsr pc	; <UNPREDICTABLE>	
eorcc	r2, pc, pc, lsr #30		
vaddcs.f64	d31, d13, d3		
teqeq	pc, #838860800	; 0x32000000	
eorscc	r2, r2, r3, lsl lr		
svccs	0x00312f32		
eorscc	r3, r5, r1, lsr r2		
strcc	r2, [lr, #-2307]!	; 0xfffff6fd	
ldrcc	r3, [r5, #-1333]!	; 0xfffffacb	
mcrcs	3, 0, r0, cr9, cr2, {1}		
svccs	0x002e0903		
svccs	0x00312f31		
cdpcs	3, 0, cr12, cr0, cr3, {0}		
andeq	r0, r2, r1, lsr r2		
subseq	r0, sl, r1, lsl #2		
andeq	r0, r2, r0		
andeq	r0, r0, r3, lsr r0		
cdpeq	1, 15, cr0, cr11, cr2, {0}		
tsteq	r1, sp		
andeq	r0, r0, r1, lsl #2		
andeq	r0, r0, r0, lsl #2		
ldrbvs	r0, [r6, #-1]!		
rsbvc	r7, pc, #1660944384	; 0x63000000	
rsbeq	r2, r3, r3, ror lr		
stmdavc	r0, {}	; <UNPREDICTABLE>	
ldrbvs	r6, [pc, #-3177]	; fffffbab <LRemap+0x1fffb9c>	
rsbvc	r6, r5, r8, ror r3		
mcrvs	9, 3, r6, cr15, cr4, {3}		
andeq	r6, r0, lr, lsr #16		
andeq	r0, r0, r0		
strbeq	r0, [ip], -r5, lsl #4		
stmdale	r3, {r4}		
tsteq	r3, #0, 2		
tsteq	r3, #288	; 0x120	
tsteq	r3, #288	; 0x120	
tsteq	r3, #288	; 0x120	
andseq	r9, r3, #288	; 0x120	
tsteq	r1, sl		
andeq	r0, r0, pc, asr #32		
eoreq	r0, r1, r2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
andeq	r0, r1, r0		
stclcs	9, cr6, [ip, #-480]!	; 0xfffffe20	
rsbscc	r7, r4, r3, ror #4		
andeq	r5, r0, lr, lsr #6		
andeq	r0, r0, r0		
strbeq	r0, [r4], r5, lsl #4		
svcgt	0x00030010		
teqcc	r0, r0, lsl #2		
svccs	0x002f312f		
teqcc	pc, pc, lsr #4		
teqcc	pc, #47, 30	; 0xbc	
qasxcc	r2, pc, r1	; <UNPREDICTABLE>	
teqcc	r1, r1, lsr pc		
andeq	r3, r2, #-2147483635	; 0x8000000d	
strcs	r0, [r1, #-256]	; 0xffffff00	
andeq	r0, r0, #4		
andeq	sp, r0, r0, lsl #10		
blx	410a6 <SLCRL2cRamConfig+0x20ea4>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
bcc	18c0cb4 <__undef_stack+0x17aa154>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
cmnvs	sp, r5, ror #24		
cdpvs	8, 6, cr6, cr9, cr3, {3}		
bcc	18c0a88 <__undef_stack+0x17a9f28>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
stmdavc	r0, {r0, r2, r5, r6}		
cmpvs	pc, #26880	; 0x6900	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
andeq	r6, r0, lr, lsr #6		
ldrbvs	r0, [pc], #-0	; 93c <_SUPERVISOR_STACK_SIZE+0x13c>	
strbvc	r6, [r1, #-1637]!	; 0xfffff99b	
ldrbvc	r7, [pc], #-1132	; 944 <_SUPERVISOR_STACK_SIZE+0x144>	
cmnvc	r5, #121	; 0x79	
tsteq	r0, lr, lsr #16		
ldrbtvc	r0, [r3], #-0		
strbtvc	r6, [lr], #-2404	; 0xfffff69c	
andeq	r6, r0, #3014656	; 0x2e0000	
ldmdbvs	r8!, {}^	; <UNPREDICTABLE>	
svcvs	0x00695f6c		
andeq	r6, r0, lr, lsr #16		
ldmdbvs	r8!, {}^	; <UNPREDICTABLE>	
ldmdbvc	r4!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r0, r8, rrx		
streq	r0, [r0, #-0]		
andne	r2, r7, r2, lsl #16		
mvneq	r0, r0, lsl #6		
svccs	0x00312e01		
bmi	23ed94 <__undef_stack+0x128234>		
blvc	ff74179c <LRemap+0x174178d>		
movteq	r4, #56110	; 0xdb2e	
teqeq	lr, #173056	; 0x2a400	
stmdbne	sl, {r2, r3, r6, r7, r8}^		
svccs	0x004e4c2f		
bmi	381660 <__undef_stack+0x26ab00>		
movteq	r7, #42243	; 0xa503	
svccs	0x002f2e0b		
teqeq	lr, #3		
teqeq	pc, #77824	; 0x13000	
teqcc	lr, r2, lsl sl		
ldrteq	r0, [fp], #815	; 0x32f	
movteq	r4, #56138	; 0xdb4a	
stmdavs	lr!, {r1, r3, r5, r6, r7, r8, r9}		
cdpcs	9, 7, cr13, cr7, cr3, {0}		
bmi	335d4 <SLCRL2cRamConfig+0x133d2>		
teqeq	pc, #-2147483637	; 0x8000000b	
strbhi	r0, [sl], #-1690	; 0xfffff966	
cdpcs	14, 7, cr11, cr14, cr3, {0}		
strge	r4, [r3, #-3403]	; 0xfffff2b5	
strne	r2, [r3], #-3707	; 0xfffff185	
blmi	bc7308 <__undef_stack+0xab07a8>		
teqcc	fp, lr, asr #4		
cmncc	r7, r0, lsr ip		
teqeq	lr, #3072	; 0xc00	
strne	r2, [r3], -pc, ror #28		
strle	r2, [r3, -sl, asr #30]		
beq	d31f8 <SLCRL2cRamConfig+0xb2ff6>		
subcc	r2, sp, lr, lsr #30		
eorscc	r3, r1, #44	; 0x2c	
ldrtcc	r3, [r1], -sl, lsr #4		
teqcc	r3, #208896	; 0x33000	
andhi	r0, r9, #100, 6	; 0x90000001	
strcc	r7, [lr, #-2563]!	; 0xfffff5fd	
movweq	r0, #16896	; 0x4200	
streq	r0, [r2], #-159	; 0xffffff61	
andeq	r3, r0, #-1073741824	; 0xc0000000	
eoreq	r0, sl, r4, lsl #6		
movweq	r0, #13314	; 0x3402	
andeq	r2, r0, #15, 28	; 0xf0	
tstvc	r3, r4, lsl #6		
streq	r0, [r2], #-46	; 0xffffffd2	
strne	r4, [r3, -r2, lsl #18]		
stc	15, cr2, [r3], {102}	; 0x66	
ldrcc	r4, [r3, #-2686]!	; 0xfffff582	
teqeq	r0, #-1073741805	; 0xc0000013	
movtne	r0, #41361	; 0xa191	
strne	r4, [r3], #-3403	; 0xfffff2b5	
stcmi	7, cr1, [pc], #-296	; 924 <_SUPERVISOR_STACK_SIZE+0x124>	
teqcc	fp, lr, asr #4		
beq	d3b14 <SLCRL2cRamConfig+0xb3912>		
cdpcs	3, 7, cr0, cr4, cr14, {1}		
svccs	0x004a1103		
strbcc	r1, [sl], #-3		
movteq	r4, #56623	; 0xdd2f	
bcs	ccc290 <__undef_stack+0xbb5730>		
cmneq	r4, #-872415232	; 0xcc000000	
bvc	e1294 <SLCRL2cRamConfig+0xc1092>		
andeq	r3, r0, #192937984	; 0xb800000	
addseq	r0, pc, r4, lsl #6		
tstcc	r3, r2, lsl #8		
movweq	r0, #16896	; 0x4200	
streq	r0, [r2], #-42	; 0xffffffd6	
cdpcs	3, 0, cr0, cr14, cr3, {0}		
movweq	r0, #16896	; 0x4200	
eoreq	r7, lr, r3, lsl #4		
stmdbmi	r2, {r1, sl}		
svccs	0x00661603		
bmi	1f7cea8 <__undef_stack+0x1e66348>		
eorscc	r3, r6, r2, lsr r2		
bmi	a4ab0 <SLCRL2cRamConfig+0x848ae>		
movteq	r4, #56083	; 0xdb13	
svccs	0x00174a13		
blcs	c943e0 <__undef_stack+0xb7d880>		
movteq	r3, #49201	; 0xc031	
strvc	r2, [r3], #-3594	; 0xfffff1f6	
bmi	441774 <__undef_stack+0x32ac14>		
bmi	4c177c <__undef_stack+0x3aac1c>		
movteq	r4, #56083	; 0xdb13	
ldrcc	r4, [r7, #-2575]	; 0xfffff5f1	
teqeq	r0, #-1073741805	; 0xc0000013	
tstcc	r5, pc, lsl #20		
teqeq	r0, #327155712	; 0x13800000	
ldcmi	10, cr4, [r3], {15}		
bmi	441810 <__undef_stack+0x32acb0>		
movteq	r4, #56083	; 0xdb13	
svccs	0x00174a14		
blcs	c94418 <__undef_stack+0xb7d8b8>		
movteq	r3, #49201	; 0xc031	
strvc	r2, [r3], #-3594	; 0xfffff1f6	
bmi	4417ac <__undef_stack+0x32ac4c>		
rsceq	r0, r5, pc, lsr #6		
subcc	r1, r8, sl, asr #8		
mrseq	r0, R12_usr		
streq	r0, [r2], #-76	; 0xffffffb4	
andeq	r6, r0, #262144	; 0x40000	
teqeq	sp, #4, 2		
movteq	r7, #42702	; 0xa6ce	
cmneq	r6, #3031040	; 0x2e4000	
strdcc	r7, [sl, #-107]	; 0xffffff95	
eorcc	r4, pc, pc, lsr #24		
bmi	b6b2c <SLCRL2cRamConfig+0x9692a>		
movteq	r2, #53041	; 0xcf31	
cfstrsmi	mvf0, [lr], #-876	; 0xfffffc94	
blvc	fe8c1860 <LRemap+0x8c1851>		
ldreq	r0, [sl, #814]!	; 0x32e	
teqcc	fp, sl, asr #10		
rsbcc	r4, r8, sp, asr #24		
strhi	r8, [r6], #1184	; 0x4a0	
stclcs	0, cr3, [r9, #-416]!	; 0xfffffe60	
ldrbtvs	r8, [r7], -r3, lsl #24		
andhi	pc, r8, #49152	; 0xc000	
bmi	1de6f58 <__undef_stack+0x1cd03f8>		
teqeq	sp, #47	; 0x2f	
teqeq	lr, #-268435443	; 0xf000000d	
strcc	r0, [r1, #-1216]	; 0xfffffb40	
teqeq	r0, #-1073741805	; 0xc0000013	
teqeq	lr, #181248	; 0x2c400	
svccs	0x002e06d7		
movteq	r2, #53037	; 0xcf2d	
svccs	0x00364a14		
bmi	5018a0 <__undef_stack+0x3ead40>		
strbvc	r0, [r5, #815]!	; 0x32f	
beq	fe281910 <LRemap+0x281901>		
ldrbvc	r0, [r6, #814]!	; 0x32e	
beq	fe2c1838 <LRemap+0x2c1829>		
ldrbvc	r0, [r5, #842]!	; 0x34a	
beq	fe401840 <LRemap+0x401831>		
svccs	0x00492f2e		
		; <UNDEFINED> instruction: 0xf0032c2f	
mcrge	10, 0, r4, cr3, cr5, {3}		
andle	r9, r3, #10, 28	; 0xa0	
mcrge	1, 0, r0, cr3, cr5, {3}		
andle	r6, r3, #10485760	; 0xa00000	
strlt	r2, [r3, #-3701]	; 0xfffff18b	
andeq	r2, r0, #10, 28	; 0xa0	
addeq	r0, r5, r4, lsl #2		
strvs	r0, [r1, -r2, lsl #8]		
mrseq	r0, R12_usr		
strbvc	r0, [r0, #813]!	; 0x32d	
rsbhi	r0, r8, #671088641	; 0x28000001	
andhi	ip, sl, #3		
bmi	1df0bd0 <__undef_stack+0x1cda070>		
svccs	0x004b2f31		
		; <UNDEFINED> instruction: 0x079a0330	
teqcc	fp, sl, asr #10		
ldrvs	r4, [r1, -ip, asr #26]!		
strvc	r0, [r9, r6, lsl #7]		
stmdbhi	r3, {r1, r3, r6, r8, r9, sl, fp, sp}		
ldrtcc	r2, [r2], -r4, lsl #28		
mcrvc	3, 6, r0, cr9, cr0, {1}		
tstle	r3, sl, asr #30		
cdpmi	14, 3, cr2, cr1, cr4, {0}		
strle	r3, [r3, #-53]	; 0xffffffcb	
eorcc	r4, lr, r2, lsl #20		
strle	r8, [r3, -r3, lsl #15]		
stmdbeq	r3, {r1, r2, r4, r5, r6, r9, fp, lr}		
strbvs	r2, [ip, -lr, lsr #30]		
stceq	12, cr4, [r3], {49}	; 0x31	
bmi	301930 <__undef_stack+0x1eadd0>		
teqeq	r1, #76, 14	; 0x1300000	
andvc	r2, r3, sl, lsl #28		
bmi	5018cc <__undef_stack+0x3ead6c>		
bmi	18018d4 <__undef_stack+0x16ead74>		
cdpcs	3, 0, cr9, cr5, cr3, {0}		
stmdals	r3, {r0, r1, r3, r6, r8, ip, sp}		
		; <UNDEFINED> instruction: 0xd6032e79	
bge	e142c <SLCRL2cRamConfig+0xc122a>		
stmdane	r3, {r1, r2, r3, r4, r5, r6, r9, fp, lr}		
		; <UNDEFINED> instruction: 0x01ad0382	
ldreq	r0, [pc, #926]	; fd2 <_SUPERVISOR_STACK_SIZE+0x7d2>	
teqeq	r1, #46, 30	; 0xb8	
teqeq	lr, #152, 18	; 0x260000	
cmneq	r6, #-2147483597	; 0x80000033	
teqeq	lr, #2848	; 0xb20	
teqeq	lr, #-2147483598	; 0x80000032	
movteq	r7, #44726	; 0xaeb6	
stmdalt	r3, {r3, r4, r9, pc}		
blgt	e1458 <SLCRL2cRamConfig+0xc1256>		
teqcc	lr, r0, lsl #12		
strbeq	r0, [r5], #815	; 0x32f	
movteq	r4, #56138	; 0xdb4a	
teqeq	lr, #152, 18	; 0x260000	
orrseq	r0, lr, #1342177290	; 0x5000000a	
movteq	r7, #44507	; 0xaddb	
andls	r6, r3, #24, 12	; 0x1800000	
strgt	r8, [r3], #-514	; 0xfffffdfe	
svccs	0x00364a08		
bmi	5019a8 <__undef_stack+0x3eae48>		
ldrbtvc	r0, [r3], #815	; 0x32f	
beq	fff01a1c <LRemap+0x1f01a0d>		
strvc	r0, [r4, #814]	; 0x32e	
beq	fff41944 <LRemap+0x1f41935>		
strvc	r0, [r3, #814]	; 0x32e	
bleq	fe08194c <LRemap+0x8193d>		
movteq	r2, #40778	; 0x9f4a	
teqeq	lr, #629145600	; 0x25800000	
teqeq	lr, #962560	; 0xeb000	
teqeq	lr, #624951296	; 0x25400000	
teqeq	lr, #970752	; 0xed000	
teqeq	lr, #616562688	; 0x24c00000	
movteq	r0, #43754	; 0xaaea	
movteq	r7, #42238	; 0xa4fe	
svccs	0x009e0ba0		
subeq	r2, ip, #45, 30	; 0xb4	
tsteq	r1, r4		
andeq	r0, r0, r3, lsr #2		
rsceq	r0, r0, r2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
movwvs	r0, #4096	; 0x1000	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191da58 <__undef_stack+0x1806ef8>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cfldr64vs	mvdx6, [ip, #-400]	; 0xfffffe70	
stmdbvs	r8!, {r0, r5, r6, r8, r9, sp, lr}^		
movwvs	r6, #1390	; 0x56e	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191da98 <__undef_stack+0x1806f38>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
andeq	r6, r0, r4, ror #10		
svcpl	0x006c6978		
strbvs	r7, [r3, #-2149]!	; 0xfffff79b	
svcvs	0x00697470		
rsbeq	r2, r3, lr, ror #28		
svcpl	0x00000000		
cmnvs	r6, r4, ror #10		
svcpl	0x00746c75		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
movwvc	r0, #1		
mcrvs	4, 3, r6, cr9, cr4, {3}		
rsbeq	r2, r8, r4, ror lr		
stmdavc	r0, {r1}		
ldrbvs	r6, [pc, #-3177]	; 123 <L2CCDataLatency+0x2>	
rsbvc	r6, r5, r8, ror r3		
mcrvs	9, 3, r6, cr15, cr4, {3}		
andeq	r6, r0, lr, lsr #16		
ldmdbvs	r8!, {}^	; <UNPREDICTABLE>	
ldmdbvc	r4!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r0, r8, rrx		
streq	r0, [r0, #-0]		
andsne	lr, r0, r2, lsl #8		
rsceq	r0, sp, r0, lsl #6		
streq	r0, [r2], #-1		
ble	c5dc0 <SLCRL2cRamConfig+0xa5bbe>		
andseq	r2, r5, r0, lsl #28		
strcc	r0, [r1], -r2, lsl #8		
strne	r1, [lr, #-3]!		
mrseq	r0, R12_usr		
svcvc	0x00950336		
cdpcs	3, 1, cr0, cr11, cr14, {1}		
svccs	0x002d4b13		
movteq	r1, #41731	; 0xa303	
stmdbmi	r7!, {r2, r3, r5, r6, r8}^		
streq	r2, [r2], #-3375	; 0xfffff2d1	
adfcss	f0, f1, f0		
andeq	r0, r0, #1		
andeq	ip, r0, r0, lsl #12		
blx	415f6 <SLCRL2cRamConfig+0x213f4>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
bcc	18c1204 <__undef_stack+0x17aa6a4>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
cmnvs	sp, r5, ror #24		
cdpvs	8, 6, cr6, cr9, cr3, {3}		
bcc	18c0fd8 <__undef_stack+0x17aa478>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
stmdavc	r0, {r0, r2, r5, r6}		
ldmdbvs	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
rsbeq	r2, r3, pc, ror #28		
svcpl	0x00000000		
cmnvs	r6, r4, ror #10		
svcpl	0x00746c75		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
movwvc	r0, #1		
mcrvs	4, 3, r6, cr9, cr4, {3}		
rsbeq	r2, r8, r4, ror lr		
stmdavc	r0, {r1}		
ldrbvc	r6, [pc], #-3177	; eac <_SUPERVISOR_STACK_SIZE+0x6ac>	
cmnvc	r5, #121	; 0x79	
andeq	r6, r0, lr, lsr #16		
andeq	r0, r0, r0		
teqne	r8, r5, lsl #4		
smladle	r3, r0, r0, r0		
svccs	0x00130100		
teqne	lr, #-1073741824	; 0xc0000000	
cdpcs	3, 1, cr0, cr1, cr15, {1}		
andne	r2, r3, #19, 30	; 0x4c	
movwne	r1, #13102	; 0x332e	
movwne	r1, #13130	; 0x334a	
movwne	r1, #13130	; 0x334a	
svcvc	0x009e034a		
rsceq	r0, fp, r1, lsl #6		
bmi	481c10 <__undef_stack+0x36b0b0>		
cmneq	pc, r3, lsl #12		
bmi	73efc <SLCRL2cRamConfig+0x53cfa>		
svcvc	0x00a3034e		
bmi	4c1c90 <__undef_stack+0x3ab130>		
cdpcs	2, 7, cr10, cr15, cr3, {0}		
bmi	3eb0c <SLCRL2cRamConfig+0x1e90a>		
cdpmi	13, 2, cr2, cr14, cr3, {0}		
cdpvc	3, 14, cr0, cr7, cr11, {3}		
rscseq	r0, r8, lr, lsr #6		
svceq	0x0003304a		
cfstr64vs	mvdx3, [lr], {74}	; 0x4a	
tsteq	r0, r2, lsl #8		
andeq	r1, r1, r1, lsl #2		
and	r0, r0, r0, lsl #4		
andeq	r0, r0, #0		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF: 17)		
andeq	r0, r0, r1		
tsteq	r0, r1		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c	
stmdavs	r3!, {r0, r2, r3, r5, r6, r8, sp, lr}^		
rsbeq	r6, r5, r9, ror #28		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
ldmdbvs	r4!, {fp, ip, sp, lr}^		
cfldr64vs	mvdx6, [pc], {109}	; 0x6d	
andeq	r6, r0, lr, lsr #6		
ldrbtvc	r0, [r8], #-0		
svcpl	0x00656d69		
rsbeq	r2, r8, ip, ror #28		
svcpl	0x00000000		
cmnvs	r6, r4, ror #10		
svcpl	0x00746c75		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
movwvc	r0, #1		
mcrvs	4, 3, r6, cr9, cr4, {3}		
rsbeq	r2, r8, r4, ror lr		
stmdavc	r0, {r1}		
ldmdbvs	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
rsbeq	r2, r8, pc, ror #28		
stmdavc	r0, {}	; <UNPREDICTABLE>	
ldrbvc	r6, [pc], #-3177	; ff8 <_SUPERVISOR_STACK_SIZE+0x7f8>	
cmnvc	r5, #121	; 0x79	
andeq	r6, r0, lr, lsr #16		
andeq	r0, r0, r0		
mvnsne	r0, r5, lsl #4		
tstle	r3, r0, lsl r0		
ldmdami	r0!, {r8}		
strhi	r6, [r3], ip, asr #18		
svceq	0x00032d4b		
streq	r0, [r2], #-46	; 0xffffffd2	
andeq	r5, r0, #1073741824	; 0x40000000	
addeq	r0, r3, r4, lsl #2		
movwhi	r0, #5122	; 0x1402	
andeq	r0, sl, r0, lsr #5		
subeq	r0, r5, r1, lsl #2		
andeq	r0, r2, r0		
andeq	r0, r0, r1, lsr #32		
cdpeq	1, 15, cr0, cr11, cr2, {0}		
tsteq	r1, sp		
andeq	r0, r0, r1, lsl #2		
andeq	r0, r0, r0, lsl #2		
rsbvc	r0, r3, r1		
mcrvs	15, 3, r5, cr9, cr5, {3}		
teqpl	lr, #1761607680	; 0x69000000	
andeq	r0, r0, r0		
andeq	r0, r5, #0		
mulseq	r0, r8, r2		
svccs	0x00013a03		
svccs	0x002f2f2f		
teqcc	pc, pc, lsr #30		
svccs	0x002f2f2f		
andeq	r3, r2, #47	; 0x2f	
andhi	r0, r1, r0, lsl #2		
andeq	r0, r0, #0		
andeq	r6, r0, r0, lsl #12		
blx	41886 <SLCRL2cRamConfig+0x21684>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
bcc	18c1494 <__undef_stack+0x17aa934>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
ldmdbvc	r3!, {r0, r2, r5, r6, sl, fp, ip, lr}^		
svcpl	0x00000073		
strbtvc	r7, [r9], #-2149	; 0xfffff79b	
andeq	r6, r0, lr, lsr #6		
cdpvs	0, 7, cr0, cr5, cr0, {0}		
ldrbtvs	r7, [r4], #-873	; 0xfffffc97	
tsteq	r0, lr, lsr #16		
andeq	r0, r0, r0		
mvnge	r0, r5, lsl #4		
strcs	r0, [r3, #-16]		
streq	r0, [r2], #-1		
andeq	r1, r2, #16777216	; 0x1000000	
andhi	r0, r1, r0, lsl #2		
andeq	r0, r0, #0		
andeq	r6, r0, r0, lsl #10		
blx	4190a <SLCRL2cRamConfig+0x21708>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
bcc	18c1518 <__undef_stack+0x17aa9b8>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
ldmdbvc	r3!, {r0, r2, r5, r6, sl, fp, ip, lr}^		
svcpl	0x00000073		
blvs	1c99b24 <__undef_stack+0x1b82fc4>		
andeq	r6, r0, lr, lsr #6		
ldmdbvc	r4!, {}^	; <UNPREDICTABLE>	
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r1, r8, rrx		
streq	r0, [r0, #-0]		
adcne	lr, r1, r2, lsl #24		
teqeq	ip, r0, lsl #6		
addcc	sl, r0, r6, lsl r5		
streq	r3, [r2], -ip, lsr #8		
strcc	r0, [r1], #-256	; 0xffffff00	
andeq	r0, r0, #0		
andeq	r1, r0, r0, lsl #28		
blx	4198e <SLCRL2cRamConfig+0x2178c>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
movwvs	r0, #256	; 0x100	
ldrbvs	r6, [r3, #-3948]!	; 0xfffff094	
andeq	r6, r0, lr, lsr #6		
andeq	r0, r0, r0		
eorge	r0, r8, #1342177280	; 0x50000000	
bcs	c11f0 <SLCRL2cRamConfig+0xa0fee>		
streq	r1, [r2], #-1281	; 0xfffffaff	
strls	r0, [r1], #-256	; 0xffffff00	
andeq	r0, r0, #0		
andeq	r7, r0, r0, lsl #22		
blx	419c6 <SLCRL2cRamConfig+0x217c4>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
bcc	18c15d4 <__undef_stack+0x17aaa74>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
ldmdbvc	r3!, {r0, r2, r5, r6, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction: 0x66000073	
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
andeq	r6, r0, lr, lsr #6		
ldrbvc	r0, [pc], #-0	; 121c <CRValMmuCac+0x217>	
cmnvc	r5, #121	; 0x79	
tsteq	r0, lr, lsr #16		
ldmdbvc	r4!, {}^	; <UNPREDICTABLE>	
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r1, r8, rrx		
cmnvs	r4, r0, lsl #6		
rsbeq	r2, r8, r4, ror lr		
andeq	r0, r0, r1		
andcc	r0, r2, r0, lsl #10		
movweq	r1, #162	; 0xa2	
tstcc	r4, fp, lsr #2		
andeq	r3, r2, #-1073741814	; 0xc000000a	
svcvc	0x00010100		
andeq	r0, r0, #0		
andeq	r6, r0, r0, lsl #14		
blx	41a5e <SLCRL2cRamConfig+0x2185c>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
bcc	18c166c <__undef_stack+0x17aab0c>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
ldmdbvc	r3!, {r0, r2, r5, r6, sl, fp, ip, lr}^		
stmdbvs	r0, {r0, r1, r4, r5, r6}		
ldrbtvc	r6, [r4], #-371	; 0xfffffe8d	
rsbeq	r2, r3, r9, ror lr		
strvc	r0, [r0, #-0]		
ldrbtvc	r6, [r3], #-2414	; 0xfffff692	
rsbeq	r2, r8, r4, ror #28		
andeq	r0, r0, r1		
andmi	r0, r2, r0, lsl #10		
movweq	r1, #162	; 0xa2	
ldfmis	f0, [r5, #-180]	; 0xffffff4c	
andeq	r0, r4, r5, lsl r2		
addseq	r0, r6, r1, lsl #2		
andeq	r0, r2, r0		
andeq	r0, r0, ip, ror r0		
cdpeq	1, 15, cr0, cr11, cr2, {0}		
tsteq	r1, sp		
andeq	r0, r0, r1, lsl #2		
andeq	r0, r0, r0, lsl #2		
ldcpl	3, cr6, [sl], #-4		
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
cmpvc	ip, #7208960	; 0x6e0000	
subscc	r6, ip, #100, 22	; 0x19000	
mrccs	1, 1, r3, cr5, cr0, {1}		
mcrvs	12, 3, r5, cr7, cr1, {1}		
rsbvc	r5, r1, #29952	; 0x7500	
strbtvc	r5, [lr], #-3181	; 0xfffff393	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
stclvs	8, cr7, [r9], #-180	; 0xffffff4c	
ldclcs	14, cr6, [r8, #-420]!	; 0xfffffe5c	
stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
cmnvc	r9, #92, 6	; 0x70000001	
cmnvc	ip, #0		
cdpcs	5, 6, cr6, cr11, cr5, {3}		
andeq	r0, r0, r3, rrx		
ldmdbvc	r4!, {r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r1, r8, rrx		
rsbsvc	r7, r9, r0, lsl #8		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #2		
cdpvs	2, 7, cr7, cr2, cr5, {3}		
rsbeq	r2, r8, pc, ror #28		
andeq	r0, r0, r1		
andpl	r0, r2, r0, lsl #10		
movweq	r1, #162	; 0xa2	
ldmdavs	r2!, {r2, r3, r5, r8}		
rsbeq	r3, r8, #-805306364	; 0xd0000004	
tsteq	r1, r4		
andeq	r0, r0, fp, rrx		
eoreq	r0, sp, r2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
andeq	r0, r1, r0		
strbtvs	r6, [r1], #-1394	; 0xfffffa8e	
andeq	r6, r0, lr, lsr #6		
ldmdbvs	r8!, {}^	; <UNPREDICTABLE>	
rsbsvc	r5, r0, #108, 30	; 0x1b0	
ldrbtvs	r6, [r4], -r9, ror #28		
andeq	r6, r0, lr, lsr #16		
andeq	r0, r0, r0		
addge	r0, r0, #1342177280	; 0x50000000	
andcc	r0, r3, #16		
andeq	r3, r0, #67108864	; 0x4000000	
cdpls	2, 0, cr0, cr6, cr4, {0}		
stmdbmi	pc!, {r1, r2, r8, r9, sl, sp, lr}	; <UNPREDICTABLE>	
stceq	0, cr3, [r3], {47}	; 0x2f	
bmi	1c02078 <__undef_stack+0x1aeb518>		
movtcc	r1, #41987	; 0xa403	
andeq	r0, r4, #0, 4		
strvs	r9, [r6, -r6, lsl #28]		
eorcc	r4, pc, pc, lsr #18		
teqeq	lr, #768	; 0x300	
streq	r4, [r2], #-2672	; 0xfffff590	
stmdavs	r1, {r8}		
andeq	r0, r0, #0		
andeq	r2, r0, r0, lsl #28		
blx	41bea <SLCRL2cRamConfig+0x219e8>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
strvc	r0, [r0, -r0, lsl #2]		
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
andeq	r6, r0, lr, lsr #6		
ldmdbvs	r8!, {}^	; <UNPREDICTABLE>	
rsbsvc	r5, r0, #108, 30	; 0x1b0	
ldrbtvs	r6, [r4], -r9, ror #28		
andeq	r6, r0, lr, lsr #16		
andeq	r0, r0, r0		
tstge	r8, #1342177280	; 0x50000000	
strcc	r0, [r3], #-16		
andeq	r3, r0, #67108864	; 0x4000000	
adceq	r0, r2, r4, lsl #4		
bcs	82430 <SLCRL2cRamConfig+0x6222e>		
bcs	1a1b158 <__undef_stack+0x19045f8>		
cdpmi	13, 4, cr0, cr10, cr3, {0}		
streq	r0, [r2], #-51	; 0xffffffcd	
andeq	sl, r0, #536870912	; 0x20000000	
blmi	a81c4c <__undef_stack+0x96b0ec>		
teqeq	sl, #6750208	; 0x670000	
streq	r4, [r2], #-2573	; 0xfffff5f3	
svc	0x00010100		
andeq	r0, r0, #0		
andeq	sp, r0, r0, lsl #16		
blx	41c56 <SLCRL2cRamConfig+0x21a54>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
bcc	18c1864 <__undef_stack+0x17aad04>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
ldmdbvc	r3!, {r0, r2, r5, r6, sl, fp, ip, lr}^		
bcc	18c166c <__undef_stack+0x17aab0c>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
stmdbvs	ip!, {r2, r4, r5, r6, sl, fp, ip, lr}^		
cmnvs	r7, #25088	; 0x6200	
rsbvc	r5, r1, #25344	; 0x6300	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpcs	12, 3, cr5, cr4, cr9, {3}		
ldcpl	14, cr2, [r1], #-228	; 0xffffff1c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
rsbsvc	r6, r2, #0, 10		
teqvs	lr, #440	; 0x1b8	
andeq	r0, r0, r0		
blvs	18dd2a4 <__undef_stack+0x17c6744>		
tsteq	r0, lr, lsr #16		
ldrbvc	r0, [pc], #-0	; 14fc <CRValMmuCac+0x4f7>	
cmnvc	r5, #121	; 0x79	
tsteq	r0, lr, lsr #16		
ldrbtvc	r0, [r3], #-0		
strbtvs	r6, [r5], -r4, ror #8		
andeq	r6, r0, #3014656	; 0x2e0000	
ldrbvs	r0, [r2, #-0]!		
cdpcs	14, 7, cr6, cr4, cr5, {3}		
andeq	r0, r1, r8, rrx		
rsbsvc	r6, r2, #0, 10		
stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}		
andeq	r0, r0, r0, lsl #2		
andeq	r0, r5, #0		
		; <UNDEFINED> instruction: 0x0010a3b8	
movwne	r2, #7939	; 0x1f03	
andeq	r0, r4, fp, asr #4		
rscseq	r0, sp, r1, lsl #2		
andeq	r0, r2, r0		
andeq	r0, r0, r7, ror #1		
cdpeq	1, 15, cr0, cr11, cr2, {0}		
tsteq	r1, sp		
andeq	r0, r0, r1, lsl #2		
andeq	r0, r0, r0, lsl #2		
ldcpl	3, cr6, [sl], #-4		
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
cmpvc	ip, #7208960	; 0x6e0000	
subscc	r6, ip, #100, 22	; 0x19000	
mrccs	1, 1, r3, cr5, cr0, {1}		
mcrvs	12, 3, r5, cr7, cr1, {1}		
rsbvc	r5, r1, #29952	; 0x7500	
strbtvc	r5, [lr], #-3181	; 0xfffff393	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
stclvs	8, cr7, [r9], #-180	; 0xffffff4c	
ldclcs	14, cr6, [r8, #-420]!	; 0xfffffe5c	
stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
cmnvs	r1, #92, 26	; 0x1700	
strbvs	r6, [lr, #-2408]!	; 0xfffff698	
ldcpl	3, cr6, [sl], #-0		
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
cmpvc	ip, #7208960	; 0x6e0000	
subscc	r6, ip, #100, 22	; 0x19000	
mrccs	1, 1, r3, cr5, cr0, {1}		
mcrvs	12, 3, r5, cr7, cr1, {1}		
rsbvc	r5, r1, #29952	; 0x7500	
strbtvc	r5, [lr], #-3181	; 0xfffff393	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
stclvs	8, cr7, [r9], #-180	; 0xffffff4c	
ldclcs	14, cr6, [r8, #-420]!	; 0xfffffe5c	
stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
svccs	0x002e2e00		
cdpcs	14, 2, cr2, cr15, cr14, {1}		
cdpvs	15, 6, cr2, cr9, cr14, {1}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
stmdbvs	r0, {r0, r2, r5, r6}		
ldrbtvc	r6, [r9], #-622	; 0xfffffd92	
rsbeq	r2, r3, r5, ror #28		
svcpl	0x00000000		
cmnvs	r6, r4, ror #10		
svcpl	0x00746c75		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
movwvc	r0, #1		
mcrvs	4, 3, r6, cr9, cr4, {3}		
rsbeq	r2, r8, r4, ror lr		
stmdavc	r0, {r1}		
ldrbvc	r6, [pc], #-3177	; 1610 <CRValMmuCac+0x60b>	
cmnvc	r5, #121	; 0x79	
movweq	r6, #2094	; 0x82e	
ldrbvc	r0, [r8, #-0]!		
rsbsvc	r7, r4, r1, ror #4		
		; <UNDEFINED> instruction: 0x77685f73	
movweq	r6, #2094	; 0x82e	
andeq	r0, r0, r0		
bicge	r0, r8, #1342177280	; 0x50000000	
bleq	c1674 <SLCRL2cRamConfig+0xa1472>		
streq	r1, [r2], -r1, lsl #6		
		; <UNDEFINED> instruction: 0xff010100	
andeq	r0, r0, #0		
andeq	lr, r0, r0, lsl #16		
blx	41e4a <SLCRL2cRamConfig+0x21c48>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
bcc	18c1a58 <__undef_stack+0x17aaef8>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
cmnvs	sp, r5, ror #24		
cdpvs	8, 6, cr6, cr9, cr3, {3}		
bcc	18c182c <__undef_stack+0x17aaccc>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
cdpcs	0, 2, cr0, cr14, cr5, {3}		
svccs	0x002e2e2f		
stmdbvs	pc!, {r1, r2, r3, r5, r9, sl, fp, sp}	; <UNPREDICTABLE>	
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
andeq	r6, r0, r4, ror #10		
rsbsvs	r7, r4, #465567744	; 0x1bc00000	
mcrcs	4, 3, r7, cr5, cr9, {3}		
andeq	r0, r0, r3, rrx		
strbvs	r5, [r4, #-3840]!	; 0xfffff100	
ldfvse	f6, [r5], #-408	; 0xfffffe68	
ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r1, r8, rrx		
ldrbtvs	r7, [r4], #-768	; 0xfffffd00	
cdpcs	14, 7, cr6, cr4, cr9, {3}		
andeq	r0, r2, r8, rrx		
stclvs	8, cr7, [r9], #-0		
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #6		
rsbvc	r7, r1, #120, 10	; 0x1e000000	
svcpl	0x00737074		
stmdavs	lr!, {r3, r5, r6, r8, r9, sl, ip, sp, lr}		
andeq	r0, r0, r0, lsl #6		
andeq	r0, r5, #0		
		; <UNDEFINED> instruction: 0x0010a3d4	
tsteq	r1, r3, lsl #24		
andeq	r0, r6, pc, lsr #4		
teqeq	r3, r1, lsl #2		
andeq	r0, r2, r0		
andeq	r0, r0, r7, ror #1		
cdpeq	1, 15, cr0, cr11, cr2, {0}		
tsteq	r1, sp		
andeq	r0, r0, r1, lsl #2		
andeq	r0, r0, r0, lsl #2		
ldcpl	3, cr6, [sl], #-4		
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
cmpvc	ip, #7208960	; 0x6e0000	
subscc	r6, ip, #100, 22	; 0x19000	
mrccs	1, 1, r3, cr5, cr0, {1}		
mcrvs	12, 3, r5, cr7, cr1, {1}		
rsbvc	r5, r1, #29952	; 0x7500	
strbtvc	r5, [lr], #-3181	; 0xfffff393	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
stclvs	8, cr7, [r9], #-180	; 0xffffff4c	
ldclcs	14, cr6, [r8, #-420]!	; 0xfffffe5c	
stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
cmnvs	r1, #92, 26	; 0x1700	
strbvs	r6, [lr, #-2408]!	; 0xfffff698	
ldcpl	3, cr6, [sl], #-0		
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
cmpvc	ip, #7208960	; 0x6e0000	
subscc	r6, ip, #100, 22	; 0x19000	
mrccs	1, 1, r3, cr5, cr0, {1}		
mcrvs	12, 3, r5, cr7, cr1, {1}		
rsbvc	r5, r1, #29952	; 0x7500	
strbtvc	r5, [lr], #-3181	; 0xfffff393	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
stclvs	8, cr7, [r9], #-180	; 0xffffff4c	
ldclcs	14, cr6, [r8, #-420]!	; 0xfffffe5c	
stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
svccs	0x002e2e00		
cdpcs	14, 2, cr2, cr15, cr14, {1}		
cdpvs	15, 6, cr2, cr9, cr14, {1}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
stmdavc	r0, {r0, r2, r5, r6}		
ldrbtvc	r6, [r2], #-373	; 0xfffffe8b	
ldmdavs	pc, {r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>	
rsbeq	r2, r3, r7, ror lr		
svcpl	0x00000000		
cmnvs	r6, r4, ror #10		
svcpl	0x00746c75		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
movwvc	r0, #1		
mcrvs	4, 3, r6, cr9, cr4, {3}		
rsbeq	r2, r8, r4, ror lr		
stmdavc	r0, {r1}		
ldrbvc	r6, [pc], #-3177	; 1818 <CRValMmuCac+0x813>	
cmnvc	r5, #121	; 0x79	
movweq	r6, #2094	; 0x82e	
ldmdbvs	r8!, {}^	; <UNPREDICTABLE>	
svcvs	0x00695f6c		
movweq	r6, #2094	; 0x82e	
andeq	r0, r0, r0		
mvnge	r0, #1342177280	; 0x50000000	
stcgt	0, cr0, [r3, #-64]	; 0xffffffc0	
subeq	r0, sl, r0, lsl #2		
cdpmi	4, 0, cr0, cr1, cr2, {0}		
teqeq	sp, #138240	; 0x21c00	
subeq	r2, sl, r1, lsl lr		
andcc	r0, r1, #33554432	; 0x2000000	
svceq	0x00034b87		
teqcc	r9, #671088641	; 0x28000001	
stclvs	13, cr6, [ip], #-316	; 0xfffffec4	
stclvs	8, cr6, [ip], #-432	; 0xfffffe50	
bcs	139ce00 <__undef_stack+0x12862a0>		
tsteq	r0, r2, lsl #4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
ldrbpl	r5, [r4], #-3893	; 0xfffff0cb	
eorscs	r5, r1, r2, asr #4		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, #32		
teqvs	r0, #44	; 0x2c	
teqcc	r0, r0, lsr ip		
strbtvs	r0, [sp], -r2, lsr #32		
ldmdacs	r2!, {r0, r1, r2, r5, r6, ip, sp, lr}^		
eorcs	r6, r9, r2, ror lr		
vaddvs.f64	d23, d5, d24		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}		
eorvc	r7, r0, #1845493760	; 0x6e000000	
blcc	1b18624 <__undef_stack+0x1a01ac4>		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
eorcs	r2, r0, #6225920	; 0x5f0000	
rsbscs	r6, r6, sp, ror #30		
eorvc	r3, ip, #37	; 0x25	
ldrbtvc	r2, [r3], #-34	; 0xffffffde	
		; <UNDEFINED> instruction: 0x676e6972	
ldmdacs	r9!, {r0, r3, r5, r6, r9, sl, sp, lr}^		
eorcs	r6, r9, r2, ror lr		
rsbcs	r5, lr, #8704	; 0x2200	
eorcs	r3, r0, #32, 20	; 0x20000	
eorcs	r7, r2, sp, lsr r2		
cmnvs	r6, r8, lsr #4		
stmdbcs	r0!, {r2, r3, r5, r6, r8, fp, sp}		
		; <UNDEFINED> instruction: 0x7672203b	
eorscs	r6, fp, r1, ror #24		
stmdapl	r0, {r0, r2, r3, r4, r5, r6, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
subpl	r5, r5, sp, asr #30		
svcmi	0x004c4953		
subscs	r5, pc, lr, asr #30		
eorspl	r7, r1, r0, lsr r8		
ldcmi	3, cr3, [r1], #-180	; 0xffffff4c	
subspl	r0, r8, #75	; 0x4b	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
stmdami	r3, {r0, r1, r6, r8, lr}^		
ldmdbmi	r3, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbmi	pc, {r1, r3, r4, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorvc	r2, r2, r4, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3121]!	; 0xfffff3cf	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #32		
strbvs	r7, [r4, #-1139]!	; 0xfffffb8d	
stmdacs	r0!, {r1, r4, r5, r6, r9, ip, sp, lr}		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cdpcc	4, 2, cr5, cr13, cr14, {2}		
ldrbtvs	r7, [r4], #-863	; 0xfffffca1	
ldmdbcs	r2!, {r0, r2, r5, r6, r9, ip, sp, lr}^		
ldrbpl	r5, [pc, #-3840]	; fffff22c <LRemap+0x1fff21d>	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
submi	r5, r6, #308	; 0x134	
svcpl	0x005f5449		
eorseq	r3, r6, r0, lsr #2		
subpl	r5, r1, pc, asr pc		
cmpcc	pc, #201326593	; 0xc000001	
subscs	r5, pc, r2, lsr pc	; <UNPREDICTABLE>	
cmpmi	pc, r1, lsr r0	; <UNPREDICTABLE>	
svcpl	0x0049534e		
cmpmi	r4, r3, asr r4		
ldmdami	pc, {r1, r4, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>	
svcpl	0x0000205f		
subpl	r4, r6, #24320	; 0x5f00	
svcpl	0x00544341		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, sp}		
teqcc	sp, #49	; 0x31	
subseq	r4, r2, r1, lsr ip		
mcrrmi	15, 5, r5, r6, cr15		
svcpl	0x0054414f		
ldrbmi	r4, [r2], #-3927	; 0xfffff0a9	
ldrbmi	r4, [r2], #-3935	; 0xfffff0a1	
svcpl	0x005f5245		
svcmi	0x005f5f20		
subpl	r4, r5, #1375731712	; 0x52000000	
strbpl	r4, [r9], #-3167	; 0xfffff3a1	
svcpl	0x00454c54		
stmdbmi	r4, {r0, r2, r6, r9, sl, fp, lr}^		
svcpl	0x005f4e41		
ldrbpl	r5, [pc, #-3840]	; fffff2a8 <LRemap+0x1fff299>	
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00323354		
svcpl	0x0058414d		
eorscc	r2, r4, #95	; 0x5f	
		; <UNDEFINED> instruction: 0x36393439	
ldrcc	r3, [r9, #-567]!	; 0xfffffdc9	
stmdapl	r0, {r0, r2, r4, r6, sl, fp, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
subpl	r5, r5, #95	; 0x5f	
stmdbpl	r3, {r1, r2, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00454c43		
cdpmi	15, 5, cr4, cr5, cr3, {2}		
subscs	r4, r2, r4, asr r5		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdbcc	r3!, {r5, sp}^		
cmncc	r3, ip, lsr #32		
eorcc	r2, r0, r3, lsr ip		
stclvs	0, cr0, [r1], #-136	; 0xffffff78	
cmnvs	r3, ip, ror #30		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
subpl	r5, r7, r7, lsr pc		
subscc	r4, pc, r9, asr #30		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r1, asr #32		
cmnvs	r6, #0, 26		
ldmdacs	r2!, {r4, r5, r6, r8, r9, ip, sp, lr}^		
blvc	a082d8 <__undef_stack+0x8f1778>		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
cmnvs	r6, r0, lsr #4		
svcpl	0x00203b6c		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
svcpl	0x00205f5f		
stclvs	6, cr7, [pc], #-380	; d8 <L2CCControl+0xd7>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
rsbvc	r2, sp, #32, 4		
eorcc	r0, r5, r3, ror r9		
rsbvc	r2, r3, ip, lsr #32		
mrcvs	2, 2, r7, cr12, cr3, {3}		
eorscs	r2, sl, r2, lsr #32		
rsbscs	r3, r2, #2176	; 0x880	
ldrbtvc	r2, [r2], -r0, lsr #16		
eorcs	r6, r9, r1, ror #24		
eorvc	r3, r0, #41984	; 0xa400	
blcc	1b1885c <__undef_stack+0x1a01cfc>		
eoreq	r7, r9, r0, lsr #26		
movtpl	r4, #49478	; 0xc146	
eorseq	r2, r0, r5, asr #32		
svcpl	0x00545358		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
ldrbpl	r5, [r3], #-3923	; 0xfffff0ad	
ldrbmi	r5, [r0, #-79]	; 0xffffffb1	
ldcmi	0, cr2, [r6], #-272	; 0xfffffef0	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
strbmi	r4, [pc], #-3410	; 2b8 <L2CCDataLatency+0x197>	
cmpmi	sp, r5, asr #30		
stmdacs	r0!, {r0, r1, r4, r6, r8, r9, fp, lr}		
ldccc	0, cr2, [ip], #-204	; 0xffffff34	
cmppl	r0, #32, 12	; 0x2000000	
subspl	r5, pc, #805306372	; 0x30000004	
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
strbpl	r4, [r9], #-607	; 0xfffffda1	
cmppl	r5, #41	; 0x29	
subspl	r5, pc, #1342177284	; 0x50000004	
ldmdami	r4, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-1362	; 0xfffffaae	
strbmi	r5, [r9], #-95	; 0xffffffa1	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r3, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r0, r1, r4, r5, r9, sp}		
subspl	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
svcpl	0x0030554d		
svcpl	0x00544e49		
teqcc	r0, #1224736768	; 0x49000000	
subspl	r0, pc, #55	; 0x37	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
ldrtcc	r4, [r6], #-3167	; 0xfffff3a1	
strbpl	r5, [r2, #-3905]	; 0xfffff0bf	
ldrbtvc	r2, [r0], #-2118	; 0xfffff7ba	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
teqvs	r4, ip, ror #12		
		; <UNDEFINED> instruction: 0x6675625f	
subspl	r0, r8, r9, lsr #32		
subspl	r5, pc, r1, asr #4		
cmppl	pc, r3, asr r7	; <UNPREDICTABLE>	
svcpl	0x00495053		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
		; <UNDEFINED> instruction: 0x46464430	
svcpl	0x005f0046		
svcpl	0x00535953		
blmi	10d40a8 <__undef_stack+0xfbd548>		
svcpl	0x005f485f		
cmppl	r8, #32		
strbpl	r5, [r2, #-3924]	; 0xfffff0ac	
subpl	r4, r5, #73400320	; 0x4600000	
svcmi	0x004f545f		
cmpmi	sp, pc, asr r3		
teqcc	r0, ip, asr #24		
stmdapl	r0, {r1, r4, r5, sl, fp, lr}		
		; <UNDEFINED> instruction: 0x465f5350	
stmdacc	r1, {r4, r6, r8, r9, sl, lr}^		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r3, r4, r5, sl, ip, sp}		
		; <UNDEFINED> instruction: 0x465f5350	
cmpcc	r1, r0, asr r7		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003236		
movtmi	r5, #5471	; 0x155f	
svcpl	0x004d5543		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
teqcc	r0, pc, asr pc		
subspl	r0, r8, #54	; 0x36	
ldrbmi	r4, [pc, -r5, asr #14]		
eorscc	r5, r1, r0, asr r2		
eorscc	r7, r1, r0, lsr #4		
svcmi	0x004c5f00		
mrrcmi	7, 4, r4, pc, cr14	; <UNPREDICTABLE>	
svcpl	0x00474e4f		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
cdpvs	12, 6, cr6, cr15, cr0, {1}		
svcvs	0x006c2067		
stmdapl	r0, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}		
svcpl	0x00474552		
ldmdbmi	r3, {r1, r2, r6, ip, lr}^		
ldrbmi	r5, [r2, #-3908]	; 0xfffff0bc	
cmpmi	sp, r6, asr pc		
stmdacs	r0!, {r0, r1, r4, r6, r8, r9, fp, lr}		
subcs	r7, r6, r0, lsr r8		
		; <UNDEFINED> instruction: 0x46203c3c	
strbmi	r5, [r9], #-848	; 0xfffffcb0	
		; <UNDEFINED> instruction: 0x5645525f	
strbpl	r4, [r9], #-607	; 0xfffffda1	
subspl	r0, r8, r9, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
movtmi	r4, #7493	; 0x1d45	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
strbmi	r4, [lr, #-1375]	; 0xfffffaa1	
mrrcmi	15, 5, r5, r3, cr4		
cmpcc	pc, r3, asr #4		
rsbvc	r4, r2, r0, lsr sp		
stmdbmi	r4, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
strcc	r3, [r0, #-342]!	; 0xfffffeaa	
svcpl	0x005f0030		
strbmi	r5, [r9], #-1875	; 0xfffff8ad	
rsbscc	r3, r8, #32		
eorseq	r3, r0, r0, lsr r0		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cmpmi	pc, #1308622848	; 0x4e000000	
blmi	10d1988 <__undef_stack+0xfbae28>		
mcrmi	2, 2, r5, cr1, cr15, {2}		
ldmdacs	r8!, {r2, r6, sl, ip, sp}		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
subspl	r0, r8, r0, lsr #32		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
ldmdbmi	pc, {r0, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r2, [r4], -r4, asr #32		
cdpmi	5, 4, cr5, cr9, cr0, {0}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; fffff57c <LRemap+0x1fff56d>	
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
ldclmi	8, cr3, [pc, #-336]	; 358 <L2CCDataLatency+0x237>	
svcpl	0x005f5841		
cdpmi	5, 4, cr5, cr9, cr0, {0}		
cmpmi	r6, r4, asr pc		
		; <UNDEFINED> instruction: 0x36315453	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; fffff5a0 <LRemap+0x1fff591>	
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
ldclmi	6, cr3, [pc, #-196]	; 408 <_ABORT_STACK_SIZE+0x8>	
svcpl	0x005f5841		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00315f43		
svcpl	0x00435454		
svcpl	0x004b4c43		
movtpl	r4, #48195	; 0xbc43	
eorcc	r4, r0, r2, asr r3		
cmpvc	pc, #0, 30		
rsbsvc	r6, r2, #427819008	; 0x19800000	
eorvc	r7, r8, pc, ror #4		
stmdacs	r8!, {r0, r3, r5, sp}		
stccs	0, cr7, [r9, #-160]!	; 0xffffff60	
stclvs	15, cr5, [r6], #-248	; 0xffffff08	
rsbscs	r6, r3, r1, ror #14		
svcpl	0x005f2026		
subspl	r4, r2, #348127232	; 0x14c00000	
stccc	0, cr2, [r1, #-164]!	; 0xffffff5c	
eoreq	r3, r9, r0, lsr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
cmpmi	pc, r3, asr #4		
stmdacs	r0!, {r3, r6, ip, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
ldmdbcs	r6!, {r5, r9, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
subspl	r4, r4, #1264	; 0x4f0	
cmpmi	pc, pc, asr #24		
subsmi	r4, pc, #293601280	; 0x11800000	
eorcc	r5, r0, r9, asr #8		
eorscc	r3, r0, r8, ror r2		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r3, #21248	; 0x5300	
ldrbmi	r3, [pc], #-95	; 568 <_ABORT_STACK_SIZE+0x168>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
stmdapl	r0, {r5, ip, sp}		
cmpmi	pc, r3, asr r4	; <UNPREDICTABLE>	
svcpl	0x00434d54		
svcmi	0x00525245		
svcmi	0x00435f52		
svcpl	0x00544e55		
subscs	r4, r8, sp, asr #2		
teqcc	r0, r1, lsr r1		
cmppl	r8, #76	; 0x4c	
cmpmi	lr, r4, asr pc		
ldrbmi	r4, [pc, #-1102]	; 14e <L2CCDataLatency+0x2d>	
subpl	r5, pc, #536870917	; 0x20000005	
ldrtcc	r3, [r4], #-288	; 0xfffffee0	
stmdbvs	r0, {r0, r1, r4, r5, sl, fp, lr}		
strbtvc	r6, [lr], #-883	; 0xfffffc8d	
svcpl	0x00286c72		
eorcs	r6, r9, pc, asr r3		
cmpvs	pc, #40, 30	; 0xa0	
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcvs	0x006f6c5f		
ldmdacs	r0!, {r0, r1, r3, r5, r6, r8, sl, ip, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbcs	r3, {r1, r2, r5, r8, r9, sl, fp, ip, lr}^		
mcrrmi	15, 0, r5, r3, cr0		
svcpl	0x004b434f		
strvc	r5, [r0, #-3924]!	; 0xfffff0ac	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
strbvs	r6, [lr, -ip, ror #30]!		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
cmpmi	pc, #-268435451	; 0xf0000005	
blmi	10d4328 <__undef_stack+0xfbd7c8>		
subscs	r4, sl, pc, asr r8		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
ldrbpl	r5, [r4], #-3890	; 0xfffff0ce	
mcrrmi	15, 4, r5, r3, cr3		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f005a		
ldrbvs	r6, [r6, #-360]!	; 0xfffffe98	
mcrvs	12, 3, r6, cr15, cr15, {2}		
cdpvs	12, 6, cr6, cr15, cr7, {3}		
eorscs	r3, r4, r7, ror #12		
subspl	r0, r8, r1, lsr r0		
subspl	r5, pc, r1, asr #4		
cmpmi	pc, r3, asr r7	; <UNPREDICTABLE>	
cmpcc	pc, r6, asr #18		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
		; <UNDEFINED> instruction: 0x46393030	
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
mcrmi	3, 2, r4, cr15, cr15, {2}		
sfmmi	f5, 2, [pc], {84}	; 0x54	
svcpl	0x0045545f		
subscs	r4, r4, r2, asr #18		
eorscc	r7, r4, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00524444		
svcpl	0x004d454d		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
cmncc	r8, #32		
strbmi	r4, [r6], -r6, asr #12		
subeq	r4, r6, r6, asr #12		
mcrmi	15, 2, r5, cr7, cr15, {2}		
stmdbmi	ip, {r0, r2, r4, r6, r8, r9, lr}^		
subsmi	r4, pc, #314572800	; 0x12c00000	
strbpl	r4, [ip], #-2389	; 0xfffff6ab	
cmpmi	pc, #1168	; 0x490	
ldrbpl	r4, [r3], #-3663	; 0xfffff1b1	
svcpl	0x00544e41		
eorseq	r2, r1, r0, asr r0		
svcpl	0x00535058		
svcpl	0x00535953		
cfldrdmi	mvd5, [r2], {67}	; 0x43	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r0, lsr r0		
ldrbvc	r5, [pc, #-3840]	; fffff7e0 <LRemap+0x1fff7d1>	
ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
svcpl	0x0000745f		
strbpl	r5, [r6, #-2117]	; 0xfffff7bb	
cmnvs	lr, lr, asr #16		
eorvc	r6, ip, sp, ror #10		
svcvs	0x00746f72		
cmnvs	lr, r9, lsr #32		
eorvc	r6, r0, sp, ror #10		
svcvs	0x00746f72		
cfstrdvs	mvd7, [pc], #-0	; 708 <_ABORT_STACK_SIZE+0x308>	
rsbvc	r7, r5, #29097984	; 0x1bc0000	
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x005f2029		
ldrbvs	r7, [r4, #-2149]!	; 0xfffff79b	
svcvs	0x0069736e		
subscs	r5, pc, lr, ror #30		
svcpl	0x00207b28		
rsbsvc	r7, r9, pc, asr r4		
svcpl	0x00666f65		
svcpl	0x0028205f		
eorcs	r6, r9, pc, asr r3		
rsbscs	r5, r8, pc, asr pc		
svcpl	0x0028203d		
blcc	a594bc <__undef_stack+0x94295c>		
ldrbvc	r6, [r3, #-2336]!	; 0xfffff6e0	
rsbvc	r7, r5, #112	; 0x70	
svcpl	0x005f2820		
svccc	0x00202978		
cdpvs	8, 6, cr2, cr9, cr0, {1}		
svcpl	0x00202974		
stccs	8, cr7, [r0, #-380]!	; 0xfffffe84	
strbcs	r2, [r1, -r0, lsr #14]		
strcs	r2, [r0, -r0, lsr #22]!		
bcc	80a4ec <__undef_stack+0x6f398c>		
cdpvs	8, 6, cr2, cr9, cr0, {1}		
svcpl	0x00202974		
ldcvc	8, cr7, [fp, #-380]!	; 0xfffffe84	
cmppl	r8, #41	; 0x29	
ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0	
subspl	r4, r4, #1207959553	; 0x48000001	
cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84	
ldrbmi	r5, [pc], -r5, asr #4		
strbmi	r4, [ip, #-2369]	; 0xfffff6bf	
eorscc	r2, r1, #68	; 0x44	
svcpl	0x00003632		
ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^		
cfstrdvs	mvd7, [r6], #-440	; 0xfffffe48	
stmdacs	r5!, {r0, r3, r5, r6, r8, r9, fp, sp, lr}^		
cmnvs	r4, r6, ror #26		
		; <UNDEFINED> instruction: 0x662c6772	
ldrbtvc	r7, [r3], #-617	; 0xfffffd97	
cmnvs	r2, r6, ror r1		
eorcs	r6, r9, r2, ror r7		
strbtvc	r5, [r1], #-3935	; 0xfffff0a1	
rsbvs	r7, r9, #116, 4	; 0x40000007	
svcpl	0x00657475		
svcpl	0x0028285f		
rsbvc	r6, pc, #99614720	; 0x5f00000	
svcpl	0x0074616d		
svcpl	0x0028205f		
ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^		
svcpl	0x0066746e		
		; <UNDEFINED> instruction: 0x66202c5f	
rsbvc	r7, r1, #1828716544	; 0x6d000000	
strtvs	r2, [r0], -r7, ror #24		
ldrbtvc	r7, [r3], #-617	; 0xfffffd97	
cmnvs	r2, r6, ror r1		
stmdbcs	r9!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}		
subspl	r0, r8, r9, lsr #32		
cmppl	r5, #332	; 0x14c	
subsmi	r3, pc, #-2147483632	; 0x80000010	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r3, r0, lsr r0		
svcpl	0x00003030		
ldrbmi	r5, [r4], #-863	; 0xfffffca1	
subscs	r5, pc, r3, asr #30		
subspl	r0, r8, #49	; 0x31	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	pc, lr, asr #6		
movtpl	r4, #21315	; 0x5343	
svcmi	0x00435f53		
svcmi	0x0052544e		
eorvc	r2, r2, ip, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #2		
ldccs	3, cr6, [r1], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #4		
svcpl	0x00535058		
strbcc	r4, [r1, -r4, asr #26]		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r1, r2, r4, r5, r8, sl, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
strbmi	r4, [ip, #-863]	; 0xfffffca1	
ldmdbmi	pc, {r0, r6, r9, sl, fp, lr}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
svcpl	0x0043445f		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
subscs	r5, r7, pc, asr r3		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
cmncc	r3, ip, lsr #32		
eorcc	r2, r0, #52, 24	; 0x3400	
subsmi	r0, pc, #34	; 0x22	
		; <UNDEFINED> instruction: 0x575f4453	
subpl	r4, r1, #4390912	; 0x430000	
subscs	r5, pc, pc, asr r4	; <UNPREDICTABLE>	
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
ldrbpl	r4, [pc, -r1, asr #8]		
ldrbmi	r4, [r4, #-2386]	; 0xfffff6ae	
		; <UNDEFINED> instruction: 0x4655425f	
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
subspl	r5, r9, pc, asr r4		
cdpvs	0, 6, cr2, cr9, cr5, {2}		
subspl	r0, r8, #116	; 0x74	
ldrbmi	r4, [pc, -r5, asr #14]		
eorscs	r5, r6, r0, asr r2		
svcpl	0x00003672		
svcpl	0x0041535f		
strbpl	r4, [r9], #-582	; 0xfffffdba	
teqcc	r0, pc, asr pc		
svcpl	0x005f0035		
cmpcc	r3, r4, asr #10		
ldclmi	8, cr3, [pc, #-200]	; 828 <_SUPERVISOR_STACK_SIZE+0x28>	
ldrbmi	r4, [pc, #-3657]	; fffffaab <LRemap+0x1fffa9c>	
svcpl	0x005f5058		
strtcc	r2, [sp], -r0, lsr #16		
ldmdbcs	r2!, {r0, r4, r5, sl, ip, sp}		
ldrbpl	r5, [pc, #-3840]	; fffffa04 <LRemap+0x1fff9f5>	
movtmi	r4, #7244	; 0x1c4c	
svcpl	0x004d5543		
svcpl	0x0058414d		
ldmdapl	r0!, {r0, r1, r2, r3, r4, r6, sp}		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
eorscc	r2, r3, #80, 26	; 0x1400	
blmi	1313a80 <__undef_stack+0x11fcf20>		
ldrbpl	r5, [pc, #-3840]	; fffffa30 <LRemap+0x1fffa21>	
ldrbmi	r4, [pc], -r4, asr #2		
svcpl	0x00544942		
eorscc	r2, r3, #95	; 0x5f	
mcrrmi	8, 0, r5, r9, cr0		
cmppl	r3, #-1073741801	; 0xc0000017	
svcpl	0x00545245		
strbpl	r4, [r3, #-847]	; 0xfffffcb1	
strbmi	r5, [r5], #-594	; 0xfffffdae	
svcpl	0x00003120		
subpl	r5, pc, #2080374785	; 0x7c000001	
ldmdavc	r0!, {r2, r6, sp}		
eorscc	r3, r0, r2, lsr r0		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	sp, pc, asr r4		
movtpl	r5, #21087	; 0x525f	
subspl	r5, pc, #1157627904	; 0x45000000	
movtpl	r4, #38725	; 0x9745	
svcpl	0x00524554		
svcmi	0x00525245		
teqcc	r5, r2, asr r0		
stmdapl	r0, {r1, r4, r5, sl, fp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
subscc	r4, pc, r3, asr r4	; <UNPREDICTABLE>	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r1, r5, asr #32		
		; <UNDEFINED> instruction: 0x46464630	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
svcpl	0x0052465f		
subsmi	r5, pc, #84, 16	; 0x540000	
subscs	r5, r9, r5, asr r3		
teqcc	r0, r1, lsr r4		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cfldr64mi	mvdx3, [pc, #-196]	; 900 <_SUPERVISOR_STACK_SIZE+0x100>	
subpl	r4, pc, #4416	; 0x1140	
strbmi	r5, [r6, #-3929]	; 0xfffff0a7	
subspl	r5, r5, #1090519040	; 0x41000000	
eorscs	r5, r2, r5, asr #30		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
		; <UNDEFINED> instruction: 0x36202c31	
svcpl	0x005f0022		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
ldrbpl	r3, [pc], #-1078	; 9f8 <_SUPERVISOR_STACK_SIZE+0x1f8>	
svcpl	0x00455059		
svcvs	0x006c205f		
stcvs	7, cr6, [r0], #-440	; 0xfffffe48	
rsbcs	r6, r7, pc, ror #28		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
ldrbmi	r5, [pc], #-3840	; a18 <_SUPERVISOR_STACK_SIZE+0x218>	
ldclmi	12, cr4, [pc, #-264]	; 914 <_SUPERVISOR_STACK_SIZE+0x114>	
cmpcc	pc, r1, asr #16		
stmdapl	r5, {r4, r5, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r0, asr pc	; <UNPREDICTABLE>	
eorseq	r3, r8, r3, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
teqvs	r0, #1224736768	; 0x49000000	
subspl	r0, r8, r0, lsr r0		
subspl	r5, pc, r1, asr #4		
ldrbpl	r3, [pc, #-1875]	; 2f1 <L2CCDataLatency+0x1d0>	
subscc	r4, pc, r3, asr r2	; <UNPREDICTABLE>	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
		; <UNDEFINED> instruction: 0x46464632	
cmpmi	r0, r0, lsl #16		
cmpmi	r3, #328	; 0x148	
movtmi	r4, #38741	; 0x9755	
ldrbmi	r3, [pc], #-95	; a6c <_SUPERVISOR_STACK_SIZE+0x26c>	
svcpl	0x00545349		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqcc	r0, r8, lsr r6		
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00545358		
cmppl	pc, #603979777	; 0x24000001	
subspl	r4, r0, r4, asr pc		
eorcc	r4, r0, #1157627904	; 0x45000000	
stmdbvs	r0, {r2, r4, r5, sl, fp, lr}		
cmnvs	r0, r3, ror r3		
svcpl	0x00286563		
eorcs	r6, r9, pc, asr r3		
cmpvs	pc, #40, 30	; 0xa0	
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcvs	0x006f6c5f		
ldmdacs	r0!, {r0, r1, r3, r5, r6, r8, sl, ip, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbcs	r3, {r1, r2, r5, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r5, [pc, -r0, lsl #30]		
subpl	r4, r1, #4390912	; 0x430000	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
ldrbmi	r5, [pc, -r0, lsl #30]		
cfstr64mi	mvdx5, [r3], {78}	; 0x4e	
svcpl	0x00454b49		
ldmdbpl	r4, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction: 0x464f4550	
svcpl	0x00003120		
svcpl	0x0041535f		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
teqcc	r0, pc, asr pc		
mcrmi	0, 2, r0, cr9, cr6, {1}		
svcpl	0x00323354		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
ldmdbmi	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r5, r3, #1308622848	; 0x4e000000	
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, lr}		
svcpl	0x005f0029		
svcpl	0x00414455		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
teqcc	r0, #380	; 0x17c	
subspl	r0, pc, #50	; 0x32	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
subpl	r4, r2, #6080	; 0x17c0	
svcpl	0x004e454c		
strbpl	r5, [r1], #-1107	; 0xfffffbad	
ldrbtvc	r2, [r0], #-2117	; 0xfffff7bb	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
lfmvs	f6, 2, [r2], #-436	; 0xfffffe4c	
cmpvc	pc, #1616	; 0x650	
ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c	
svcpl	0x005f0029		
svcpl	0x00464c45		
eorseq	r2, r1, pc, asr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00445f35		
dvfmiem	f4, f1, #5.0		
movtmi	r4, #12639	; 0x315f	
svcpl	0x00535345		
cfldrdmi	mvd5, [r2], {67}	; 0x43	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r3, lsr ip		
eorcs	r3, ip, r3, rrx		
svcpl	0x00002230		
bpl	1255924 <__undef_stack+0x113edc4>		
svcpl	0x00464f45		
strbmi	r4, [lr, -ip, asr #30]		
strtcc	r5, [r0], #-3935	; 0xfffff0a1	
cmppl	r0, #0, 16		
subspl	r5, r3, pc, asr r1		
cdpmi	15, 4, cr5, cr9, cr9, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r1, r0, lsr #10		
svcpl	0x00535058		
cmpcc	sp, r7, asr #10		
blmi	1056950 <__undef_stack+0xf3fdf0>		
cdpmi	15, 4, cr5, cr9, cr5, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r8, r0, lsr #14		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
svcmi	0x004c475f		
strbpl	r4, [ip], #-322	; 0xfffffebe	
subpl	r4, r5, #4672	; 0x1240	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
eorscc	r3, r0, r0, lsr r2		
cmpmi	pc, r0, lsl #30		
cmpmi	pc, r2, asr sp	; <UNPREDICTABLE>	
subcs	r4, r8, r2, asr r3		
subspl	r0, r8, r7, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r2, r5, asr r3		
svcpl	0x00305f53		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorscc	r3, r0, #48	; 0x30	
subeq	r4, r6, r6, asr #12		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
mcrmi	15, 2, r5, cr9, cr1, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldrbpl	r5, [pc], #-848	; c58 <_SUPERVISOR_STACK_SIZE+0x458>	
svcpl	0x00304354		
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
ldrbpl	r5, [pc, #-3840]	; fffffd68 <LRemap+0x1fffd59>	
subpl	r4, r6, #76, 24	; 0x4c00	
svcpl	0x00544341		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
eorcc	r5, r0, pc, asr pc		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
subcc	r5, r9, #55, 30	; 0xdc	
svcpl	0x00315f43		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
teqmi	r2, #1556480	; 0x17c000	
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
strbpl	r4, [lr], #-2304	; 0xfffff700	
cmpmi	pc, #905969664	; 0x36000000	
eorcs	r7, r9, r8, lsr #16		
mcrmi	15, 2, r5, cr9, cr15, {2}		
svcpl	0x00343654		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
ldrbpl	r5, [pc, -r0, lsl #30]		
subpl	r4, r1, #4390912	; 0x430000	
svcpl	0x005f545f		
svcpl	0x005f0020		
ldrbmi	r5, [r2], #-1104	; 0xfffffbb0	
svcpl	0x00464649		
svcpl	0x0058414d		
teqcc	r2, pc, asr r0		
ldmdacc	r4!, {r2, r4, r5, r8, r9, sl, ip, sp}		
		; <UNDEFINED> instruction: 0x37343633	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
movtmi	r4, #64578	; 0xfc42	
svcmi	0x004e5f4b		
svcmi	0x00465f54		
subcs	r4, r4, r5, asr lr		
stmdapl	r0, {r0, r1, r4, r5, sl, fp, lr}		
svcpl	0x00474552		
cmpcc	r2, r7, asr #32		
cmncc	r2, r5, lsr r0		
svcpl	0x005f0035		
strbtvs	r6, [r5], #-1390	; 0xfffffa92	
usaxvc	r5, pc, pc	; <UNPREDICTABLE>	
stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00007473		
mcrrmi	6, 5, r5, r1, cr15		
subscs	r5, r4, r9, asr #6		
mcrvs	15, 3, r5, cr7, cr15, {2}		
		; <UNDEFINED> instruction: 0x765f6375	
stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^		
movwvc	r7, #1139	; 0x473	
stmdbvs	lr!, {r2, r4, r5, r6, r9, ip, sp, lr}^		
rsbscs	r6, r0, r3, ror #26		
mrcvs	4, 3, r7, cr2, cr3, {3}		
ldrbvs	r6, [r3, #-355]!	; 0xfffffe9d	
rsbseq	r6, r0, r3, ror #26		
strbtvs	r7, [r1], #-1393	; 0xfffffa8f	
cmnvs	r5, r0, lsr #2		
rsbseq	r5, r4, r4, ror #30		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r4, r5, lsr pc		
		; <UNDEFINED> instruction: 0x465f4154	
strbpl	r5, [ip], #-1345	; 0xfffffabf	
strbmi	r4, [r4], #-351	; 0xfffffea1	
cmppl	r3, #343932928	; 0x14800000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r6, lsr ip		
eorcs	r3, ip, r3, rrx		
svcpl	0x00002230		
strbvs	r6, [r9, -r1, asr #24]!		
ldmdacs	r3!, {r1, r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x00202978		
stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
eoreq	r7, r9, r8, lsr #16		
svcpl	0x00535058		
svcpl	0x00514946		
svcpl	0x00544e49		
eorcc	r4, r0, #1224736768	; 0x49000000	
svcpl	0x005f0038		
rsbsvc	r2, r0, #80, 16	; 0x500000	
cmnvc	pc, #1862270976	; 0x6f000000	
rsbsvc	r2, r0, #41	; 0x29	
cmnvc	pc, #1862270976	; 0x6f000000	
cmpmi	r4, #0, 16		
movtpl	r5, #13407	; 0x345f	
		; <UNDEFINED> instruction: 0x464f5f52	
strbpl	r5, [r5], #-838	; 0xfffffcba	
svcpl	0x00003020		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
svcpl	0x00525450		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
stmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
stmdapl	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
svcpl	0x00524150		
subspl	r5, r3, r8, asr r1		
svcpl	0x00535049		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
cmppl	pc, r0, asr r3	; <UNPREDICTABLE>	
svcpl	0x00495053		
svcpl	0x00544e49		
svcpl	0x00004449		
svcpl	0x0051445f		
strbpl	r4, [r9], #-582	; 0xfffffdba	
qsaxcc	r5, r0, pc	; <UNPREDICTABLE>	
svcpl	0x005f0033		
movtmi	r4, #12629	; 0x3155	
ldrbmi	r4, [pc, #-3413]	; d7 <L2CCControl+0xd6>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
cmncc	r8, r0, lsr #32		
		; <UNDEFINED> instruction: 0x36312d50	
stmdapl	r0, {r0, r2, r4, r6, r8, r9, fp, lr}		
cmpmi	pc, #84, 6	; 0x50000001	
cmpmi	r3, r1, asr #6		
cfldr64mi	mvdx4, [pc, #-272]	; d3c <_SUPERVISOR_STACK_SIZE+0x53c>	
svcpl	0x0045444f		
ldmdbmi	r4, {r0, r1, r2, r3, r6, ip, lr}^		
eorcc	r4, r0, pc, asr #28		
eorscc	r3, r0, r8, ror r0		
ldmdacc	r0!, {r4, r5, ip, sp}		
subeq	r5, ip, r0, lsr r5		
svcpl	0x00545358		
svcpl	0x00434949		
		; <UNDEFINED> instruction: 0x464c4553	
ldrbpl	r4, [r3], #-1364	; 0xfffffaac	
stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subcs	r4, r4, ip, asr #10		
		; <UNDEFINED> instruction: 0x36373031	
cmpmi	r0, r0, lsl #16		
subpl	r5, r3, r2, asr pc		
strbmi	r5, [r9], #-3925	; 0xfffff0ab	
svcpl	0x00003020		
strbpl	r4, [ip], #-1631	; 0xfffff9a1	
movtpl	r4, #6239	; 0x185f	
		; <UNDEFINED> instruction: 0x464e495f	
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
subscs	r5, pc, r9, asr pc	; <UNPREDICTABLE>	
subspl	r0, r8, #49	; 0x31	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
subscc	r4, r0, #312	; 0x138	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
teqvs	r0, #14080	; 0x3700	
eorcs	r3, ip, r1, lsr r3		
svcpl	0x00002231		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	r5, pc, asr ip		
		; <UNDEFINED> instruction: 0x36315453	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
teqcc	r0, #380	; 0x17c	
		; <UNDEFINED> instruction: 0x37363732	
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cfldrdmi	mvd5, [pc, #-312]	; db8 <_SUPERVISOR_STACK_SIZE+0x5b8>	
svcpl	0x005f5841		
ldrtcc	r3, [r1], #-544	; 0xfffffde0	
teqcc	r8, #922746880	; 0x37000000	
eorseq	r3, r7, r6, lsr r4		
ldmdacs	sl!, {r0, r1, r5, r6, sl, fp, sp, lr}^		
stmdbcs	r7!, {r0, r5, r6, r9, ip, sp, lr}^		
ldrbvc	r2, [fp, #-2080]!	; 0xfffff7e0	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbvc	r6, r1, #6488064	; 0x630000	
cmnvs	r6, r0, lsr #4		
svcpl	0x00203b6c		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
svcpl	0x00205f5f		
stclvs	6, cr7, [pc], #-380	; db0 <_SUPERVISOR_STACK_SIZE+0x5b0>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
sfmvs	f2, 2, [r3], #-128	; 0xffffff80	
eorcc	r0, r5, sl, ror r9		
eorscs	r2, r1, #44, 10	; 0xb000000	
eorcs	r3, r0, #32, 20	; 0x20000	
eorcs	r7, r2, sp, lsr r2		
cmnvs	r6, r8, lsr #4		
bcc	80b500 <__undef_stack+0x6f49a0>		
rsbscs	r2, r2, #32, 4		
rsbvc	r2, r1, #32, 16	; 0x200000	
stmdbcs	r0!, {r0, r1, r2, r5, r6, r8, fp, sp}		
		; <UNDEFINED> instruction: 0x7672203b	
eorscs	r6, fp, r1, ror #24		
stmdapl	r0, {r0, r2, r3, r4, r5, r6, r8, fp, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
smlsldpl	r5, pc, pc, r0	; <UNPREDICTABLE>	
cmpmi	pc, #1342177284	; 0x50000004	
subcs	r5, ip, r4, asr r2		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
ldrcc	r6, [r1, #-800]!	; 0xfffffce0	
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r0, lsr ip		
svcpl	0x005f0022		
strbcc	r4, [r3], -r4, asr #10		
stmdbmi	sp, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
stmdapl	r5, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r0, asr pc	; <UNPREDICTABLE>	
ldmdacc	r3!, {r3, r5, r8, sl, fp, sp}		
stmdapl	r0, {r1, r4, r5, r8, fp, sp}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
stmdapl	r0!, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00435454		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subeq	r4, r4, pc, asr r9		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
mrcmi	3, 2, r5, cr9, cr15, {2}		
cmnvc	r9, #67	; 0x43	
eoreq	r2, r9, r2, ror #16		
subpl	r5, r1, #88	; 0x58	
stmdbmi	r9, {r0, r1, r2, r3, r4, r6, fp, ip, lr}^		
svcpl	0x00535043		
mcrmi	15, 2, r5, cr9, cr1, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldmdbmi	pc, {r4, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00314332		
svcpl	0x00544e49		
stmdbmi	r0, {r0, r3, r6, sl, lr}		
ldrbmi	r5, [pc], -lr, asr #8		
ldrbcc	r5, [r4], -r1, asr #6		
cmpmi	sp, r4, lsr pc		
svcpl	0x005f2058		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
cfldrdmi	mvd3, [pc, #-216]	; f58 <_SUPERVISOR_STACK_SIZE+0x758>	
svcpl	0x005f5841		
cmpmi	r4, #0, 16		
subpl	r5, r3, #1593835520	; 0x5f000000	
		; <UNDEFINED> instruction: 0x46464f5f	
subscs	r4, r4, r3, asr r5		
subspl	r0, r8, r8, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subspl	r4, r4, r7, asr r4		
svcpl	0x00305f53		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
strbpl	r5, [r4], #-1887	; 0xfffff8a1	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
cfldrdmi	mvd3, [pc, #-216]	; f9c <_SUPERVISOR_STACK_SIZE+0x79c>	
stmdacs	r0!, {r0, r3, r6, r9, sl, fp, lr}		
ldmdbmi	pc, {r0, r2, r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
ldrbcc	r5, [r4], -r1, asr #6		
cmpmi	sp, r4, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldmdbcs	r1!, {r0, r2, r3, r5, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r7, r7, asr #30		
eorvc	r3, r0, #1375731712	; 0x52000000	
subspl	r0, r8, #52	; 0x34	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
strbpl	r5, [r9], #-3916	; 0xfffff0b4	
ldrbpl	r4, [pc, #-588]	; e68 <_SUPERVISOR_STACK_SIZE+0x668>	
movtmi	r4, #64590	; 0xfc4e	
subcs	r4, r4, fp, asr #10		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r5, lsr ip		
subspl	r0, r8, r2, lsr #32		
subspl	r5, pc, r1, asr #4		
subspl	r3, pc, #21757952	; 0x14c0000	
cmpcc	pc, r1, asr #26		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
		; <UNDEFINED> instruction: 0x46467830	
eorscc	r4, r0, r6, asr #6		
svcpl	0x00003030		
ldrbvs	r7, [r2, #-95]!	; 0xffffffa1	
strbtvc	r6, [r3], #-2404	; 0xfffff69c	
ldrbvc	r7, [r2, #-1119]!	; 0xfffffba1	
stmdavc	r5!, {r0, r2, r5, r6, fp, sp}^		
svcpl	0x00202970		
ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r9, sp, lr}^		
cdpvs	4, 6, cr7, cr9, cr12, {3}		
rsbsvc	r6, r8, pc, asr r5		
ldmdacs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^		
rsbsvc	r6, r8, r8, lsr #10		
teqcc	r0, r9, lsr #24		
svcpl	0x005f0029		
cmpmi	ip, r5, asr ip		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
stmdapl	r0, {r0, r1, r4, r5, r9, ip, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
ldrbmi	r5, [pc, #-1103]	; cfd <_SUPERVISOR_STACK_SIZE+0x4fd>	
stfmie	f4, [r2], {78}	; 0x4e	
eorcc	r4, r0, #1157627904	; 0x45000000	
stmdapl	r0, {r0, r3, r4, r5, sl, fp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00433249		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldmdbmi	pc, {r4, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00304332		
svcpl	0x00544e49		
svcpl	0x00004449		
cfldr64mi	mvdx4, [r7], {78}	; 0x4e	
ldrbpl	r4, [pc], -r9, asr #4		
ldmdbmi	r3, {r0, r2, r6, r9, ip, lr}^		
eorcs	r4, r0, #1264	; 0x4f0	
mrccs	14, 1, r2, cr1, cr2, {1}		
stmdapl	r0, {r4, r5, r9, sp}		
ldrbpl	r5, [pc], #-848	; 1198 <CRValMmuCac+0x193>	
svcpl	0x00304354		
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r3, r0, lsr #8		
stclvs	15, cr5, [r1], #-380	; 0xfffffe84	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
ldmdbcs	r8!, {r2, r5, r6, fp, sp}^		
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
stclvs	15, cr5, [r1], #-380	; 0xfffffe84	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
ldmdacs	pc, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
stmdbcs	r9!, {r3, r4, r5, r6, r8, fp, sp}		
mrrcvs	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x006b636f		
ldrbvc	r6, [r1, #-865]!	; 0xfffffc9f	
stmdacs	r5!, {r0, r3, r5, r6, r9, ip, sp, lr}^		
blvs	18dcf98 <__undef_stack+0x17c6438>		
svcpl	0x00282029		
ldrbpl	r4, [r3], #-323	; 0xfffffebd	
stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbcs	r0!, {r2, r6, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
		; <UNDEFINED> instruction: 0x465f5253	
ldrbmi	r5, [pc, #-329]	; 10bf <CRValMmuCac+0xba>	
stfmie	f4, [r2], {78}	; 0x4e	
ldmdavc	r0!, {r0, r2, r6, sp}		
svcpl	0x00003034		
ldrbpl	r5, [r0], #-3924	; 0xfffff0ac	
		; <UNDEFINED> instruction: 0x46494452	
eoreq	r5, r0, r6, asr #30		
svcpl	0x00535058		
cmpcc	r9, r1, asr #12		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r9, lsr r0		
ldclvs	8, cr5, [r4, #-0]		
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
mcrvs	8, 3, r4, cr1, cr15, {2}		
rsbvc	r6, r5, #100, 24	; 0x6400	
ldrbpl	r5, [r3], #-3840	; 0xfffff100	
submi	r4, r9, #68, 24	; 0x4400	
subscs	r4, pc, pc, asr r8	; <UNPREDICTABLE>	
movtpl	r5, #28416	; 0x6f00	
svcmi	0x00494454		
svcpl	0x005f0020		
ldrtcc	r4, [r6], #-3155	; 0xfffff3ad	
ldmdacc	r8!, {r5, ip, sp}^		
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subsmi	r5, r3, #398458880	; 0x17c00000	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r2, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00464950		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldrbmi	r4, [pc, #-1347]	; d61 <_SUPERVISOR_STACK_SIZE+0x561>	
stfmie	f4, [r2], {78}	; 0x4e	
subpl	r5, r5, #276	; 0x114	
subscs	r4, r2, r2, asr pc		
ldcmi	3, cr3, [r5], #-212	; 0xffffff2c	
ldrbvc	r5, [pc, #-3840]	; 3b8 <L2CCDataLatency+0x297>	
strbvc	r6, [pc, #-622]!	; 104e <CRValMmuCac+0x49>	
strbtvs	r6, [r5], #-1134	; 0xfffffb92	
subspl	r0, r8, r0, lsr #32		
subspl	r5, pc, r1, asr #4		
subspl	r3, pc, r3, asr r7	; <UNPREDICTABLE>	
subscc	r5, pc, sp, asr #10		
strbpl	r5, [sp, #-95]	; 0xffffffa1	
svcpl	0x00535f31		
svcpl	0x00495841		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqcc	r9, #56, 16	; 0x380000	
eorseq	r3, r0, r0, lsr r0		
cmppl	r5, #380	; 0x17c	
movtmi	r5, #4678	; 0x1246	
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
ldrpl	r2, [r0, #-3632]!	; 0xfffff1d0	
movwpl	r5, #584	; 0x248	
svcpl	0x004b4545		
subscs	r4, r4, r3, asr r5		
smmlarpl	pc, r0, r0, r0	; <UNPREDICTABLE>	
svcpl	0x00544e41		
stmdbmi	r7, {r1, r4, r6, r8, sl, lr}^		
subpl	r5, r5, #1392508928	; 0x53000000	
mcrmi	6, 2, r4, cr9, cr15, {2}		
eorseq	r2, r1, r9, asr #32		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
cmpmi	sp, pc, asr r4		
svcpl	0x00534e5f		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
mcrmi	15, 2, r5, cr7, cr15, {2}		
stmdbmi	ip, {r0, r2, r4, r6, r8, r9, lr}^		
subsmi	r4, pc, #314572800	; 0x12c00000	
strbpl	r4, [ip], #-2389	; 0xfffff6ab	
ldrbpl	r4, [pc], -r9, asr #28		
stmdbmi	ip, {r0, r6, r8, lr}^		
teqcc	r0, r3, asr r4		
svcpl	0x00424d00		
svcpl	0x00525543		
subscs	r4, r8, sp, asr #2		
svcvs	0x006c5f5f		
strbvs	r6, [ip, #-355]!	; 0xfffffe9d	
svcpl	0x00626d5f		
svcpl	0x00727563		
ldmdacs	r8!, {r0, r2, r3, r5, r6, r8, sp, lr}^		
subspl	r0, r8, r9, lsr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc, #-1875]	; c39 <_SUPERVISOR_STACK_SIZE+0x439>	
subpl	r4, r5, #84, 16	; 0x540000	
svcpl	0x0054454e		
mcrmi	15, 2, r5, cr5, cr0, {1}		
cmppl	pc, #1157627904	; 0x45000000	
svcpl	0x0052434c		
ldcmi	0, cr3, [r0, #-196]!	; 0xffffff3c	
svcpl	0x00535042		
subscc	r4, r6, r4, asr #18		
svcpl	0x00003820		
cfstrdmi	mvd4, [r2], {95}	; 0x5f	
movtpl	r4, #6239	; 0x185f	
		; <UNDEFINED> instruction: 0x464e495f	
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
subscs	r5, pc, r9, asr pc	; <UNPREDICTABLE>	
ldclmi	0, cr0, [pc, #-196]	; 1304 <CRValMmuCac+0x2ff>	
strbmi	r5, [ip, #-3906]	; 0xfffff0be	
cmpmi	sp, lr, asr #30		
eorseq	r2, r1, r8, asr r0		
subpl	r5, r1, #88	; 0x58	
cmpmi	r3, pc, asr r8		
svcpl	0x0053504e		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
cmpmi	pc, #80, 6	; 0x40000001	
svcpl	0x00304e41		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
subscc	r5, pc, #80, 6	; 0x40000001	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
ldmdacc	r0!, {r0, r4, r5, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldrbpl	r5, [pc], #-595	; 1424 <CRValMmuCac+0x41f>	
submi	r5, sp, #72, 10	; 0x12000000	
strbmi	r4, [pc], #-3423	; 142c <CRValMmuCac+0x427>	
ldmdavc	r0!, {r0, r2, r6, sp}		
svcpl	0x00003032		
ldfmie	f4, [pc], {86}	; 0x56	
svcpl	0x00545349		
stmdbmi	r6, {r2, r6, r8, sl, lr}^		
subcs	r4, r4, lr, asr #10		
ldrbmi	r5, [pc], #-3840	; 1448 <CRValMmuCac+0x443>	
eorscc	r4, r1, #335544321	; 0x14000001	
cmpmi	sp, r8, lsr pc		
ldrbmi	r5, [pc], #-1102	; 1454 <CRValMmuCac+0x44f>	
svcpl	0x005f4749		
eorseq	r3, r4, r0, lsr #6		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
lfmmi	f3, 2, [pc, #-204]	; 139c <CRValMmuCac+0x397>	
stmdacs	r0!, {r0, r3, r6, r9, sl, fp, lr}		
ldmdbmi	pc, {r0, r2, r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, #67108865	; 0x4000001	
cmpmi	sp, r2, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldmdbcs	r1!, {r0, r2, r3, r5, sp}		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #1073741843	; 0x40000013	
ldrbmi	r3, [pc], #-95	; 1494 <CRValMmuCac+0x48f>	
svcpl	0x00454e4f		
subspl	r4, r4, #1168	; 0x490	
stmdapl	r0!, {r0, r1, r2, r3, r4, r6, ip, sp}		
ldrbmi	r5, [pc], #-848	; 14a4 <CRValMmuCac+0x49f>	
svcpl	0x0030414d		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
ldmdbmi	r0, {r3, r4, r6, r8, r9, sl, lr}^		
svcpl	0x0053504f		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r4, r0, r0, lsr r1		
svcpl	0x005f0030		
svcpl	0x004d5241		
cdpmi	5, 4, cr4, cr15, cr14, {2}		
subscs	r4, r0, pc, asr r6		
subspl	r0, r8, r6, lsr r0		
cmppl	pc, #268435460	; 0x10000004	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
subpl	r5, r9, pc, asr r8		
strbmi	r4, [pc], #-3423	; 14f4 <CRValMmuCac+0x4ef>	
eorseq	r2, r0, r5, asr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcmi	0x0052544e		
stclmi	15, cr5, [lr, #-304]	; 0xfffffed0	
subsmi	r4, pc, #1146880	; 0x118000	
eorcc	r5, r0, r9, asr #8		
eorscc	r3, r8, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
svcpl	0x00305f53		
movtmi	r4, #64579	; 0xfc43	
bpl	1219260 <__undef_stack+0x1102700>		
cmpmi	r0, r0, lsr #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
ldrbpl	r3, [pc], #-95	; 1544 <CRValMmuCac+0x53f>	
cmpmi	pc, #84, 6	; 0x50000001	
ldrbmi	r4, [pc], -ip, asr #22		
svcpl	0x00514552		
svcpl	0x00005a48		
bpl	12562d4 <__undef_stack+0x113f774>		
cmpmi	sp, r5, asr #30		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldrtcc	r3, [r9], #-564	; 0xfffffdcc	
eorscc	r3, r7, #59768832	; 0x3900000	
subseq	r3, r5, r9, lsr r5		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
ldrbpl	r5, [pc, -lr, asr #8]		
ldrbpl	r5, [r2], #-835	; 0xfffffcbd	
movtpl	r4, #11599	; 0x2d4f	
cmpmi	r4, pc, asr r3		
eorvc	r4, r8, r4, asr r5		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction: 0x77656e5f	
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
cmnvc	r3, #24903680	; 0x17c0000	
cfstrdvs	mvd7, [pc, #-456]!	; 13dc <CRValMmuCac+0x3d7>	
cmpvc	pc, #-2013265919	; 0x88000001	
ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c	
cmnvc	r9, #41	; 0x29	
rsbvc	r7, r1, r7, ror #4		
svcpl	0x005f2868		
stmdacs	r0!, {r0, r1, r5, r6, r8, fp, sp}		
strbtvc	r5, [r3], #-3935	; 0xfffff0a1	
svcpl	0x00657079		
blvs	1bdd378 <__undef_stack+0x1ac6818>		
svcpl	0x00287075		
		; <UNDEFINED> instruction: 0x2629635f	
mrrcvc	15, 2, r5, r0, cr8		
svcpl	0x007c555f		
cdpmi	12, 5, cr7, cr15, cr12, {2}		
movwvc	r2, #2345	; 0x929	
cmnvs	lr, #116, 4	; 0x40000007	
rsbcs	r7, r9, sp, rrx		
mrcvs	4, 3, r7, cr2, cr3, {3}		
ldrbvs	r6, [r3, #-355]!	; 0xfffffe9d	
rsbseq	r6, r0, r3, ror #26		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
		; <UNDEFINED> instruction: 0x465f5453	
strbpl	r5, [ip], #-1345	; 0xfffffabf	
strbmi	r4, [r4], #-351	; 0xfffffea1	
cmppl	r3, #343932928	; 0x14800000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r6, lsr ip		
eorcs	r3, ip, r3, rrx		
strpl	r2, [r0], #-562	; 0xfffffdce	
ldclmi	0, cr5, [pc, #-308]	; 14fc <CRValMmuCac+0x4f7>	
eorcc	r5, r0, #4259840	; 0x410000	
svcpl	0x005f0036		
ldrbtvc	r6, [r3], #-358	; 0xfffffe9a	
stfvse	f6, [ip], #-396	; 0xfffffe74	
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmnvs	r6, pc, asr pc		
smcvs	14147	; 0x3743	
svcpl	0x005f6c6c		
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
		; <UNDEFINED> instruction: 0x465f5350	
		; <UNDEFINED> instruction: 0x36414750	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r1, r2, r4, r5, r8, r9, sl, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
subscc	r4, pc, r3, asr r4	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r1, r5, asr #32		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #1073741843	; 0x40000013	
ldrbmi	r3, [pc], #-95	; 16a4 <CRValMmuCac+0x69f>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsr #16		
cmppl	r0, #328	; 0x148	
stclmi	15, cr5, [r4, #-220]	; 0xffffff24	
movtpl	r5, #61249	; 0xef41	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
svcpl	0x00004449		
strbmi	r4, [r9], #-3141	; 0xfffff3bb	
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
mcrrmi	9, 5, r4, lr, cr15		
subcs	r4, r5, r9, asr #28		
ldrbvs	r7, [r4, #-2149]!	; 0xfffff79b	
svcpl	0x00206e72		
stclvs	9, cr6, [lr], #-380	; 0xfffffe84	
svcpl	0x00656e69		
cmpmi	pc, pc, asr r0	; <UNPREDICTABLE>	
ldmdbmi	r2, {r2, r4, r6, sl, ip, lr}^		
ldrbmi	r5, [r4, #-1346]	; 0xfffffabe	
svcpl	0x00282820		
		; <UNDEFINED> instruction: 0x776c615f	
svcpl	0x00737961		
stmdbvs	ip!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
svcpl	0x005f656e		
svcpl	0x00002929		
cdpmi	15, 4, cr4, cr9, cr14, {2}		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cdpvs	15, 5, cr5, cr15, cr8, {1}		
stclvs	9, cr6, [lr], #-444	; 0xfffffe44	
svcpl	0x00656e69		
eoreq	r2, r9, pc, asr r9		
cmpmi	r0, pc, asr r8		
strbmi	r4, [sp, #-338]	; 0xfffffeae	
cmppl	r2, #84, 10	; 0x15000000	
svcpl	0x0053505f		
eoreq	r5, r0, r8, asr #30		
mcrrmi	15, 5, r5, ip, cr15		
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
stmdbmi	sp, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
ldmdapl	r0!, {r3, r5, r8, sl, fp, sp}		
teqcc	r3, r1, lsr r0		
stclcs	12, cr4, [fp, #-304]	; 0xfffffed0	
eorspl	r5, r1, r0, lsr r8		
stfmie	f3, [ip], {51}	; 0x33	
svcpl	0x0000294b		
movtmi	r4, #14175	; 0x375f	
svcmi	0x0054415f		
svcpl	0x0043494d		
subpl	r4, r1, #4390912	; 0x430000	
movtmi	r4, #64607	; 0xfc5f	
subpl	r5, r6, #300	; 0x12c	
eorcc	r4, r0, #289406976	; 0x11400000	
cmppl	pc, #0, 30		
eorcc	r5, r0, r7, asr r2		
eorscc	r3, r0, r8, ror r0		
subspl	r0, r8, #56	; 0x38	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
svcpl	0x00455254		
subscs	r4, r4, r2, asr #18		
eorscc	r7, r1, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
strpl	r3, [r0, #-48]	; 0xffffffd0	
svcpl	0x00524553		
ldrbpl	r5, [pc], #-1874	; 17c8 <CRValMmuCac+0x7c3>	
cmpmi	r5, r8, asr #4		
ldmdbmi	r0, {r2, r6, r8, r9, sl, fp, ip, lr}^		
eorvc	r2, r2, r4, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
teqvs	r0, #48, 24	; 0x3000	
eorcs	r3, ip, r1, lsr r3		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #4		
submi	r5, r4, #380	; 0x17c	
subpl	r5, r5, ip, asr #30		
svcmi	0x004c4953		
subscs	r5, pc, lr, asr #30		
svcvs	0x00642828		
strbvs	r6, [ip, #-629]!	; 0xfffffd8b	
eorcc	r3, lr, #-1879048190	; 0x90000002	
ldrtcc	r3, [r4], #-50	; 0xffffffce	
ldmdbcc	r4!, {r1, r2, r4, r5, ip, sp}		
teqcc	r0, #209715200	; 0xc800000	
ldrvs	r3, [r1, #-817]!	; 0xfffffccf	
ldfmis	f3, [r6], #-180	; 0xffffff4c	
subspl	r0, r8, r9, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r9, r3, asr r0		
svcpl	0x00305f53		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
mcrmi	15, 2, r5, cr9, cr0, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmpmi	r0, r0, lsl #16		
subspl	r5, r3, r2, asr pc		
svcpl	0x00305f49		
svcpl	0x00455355		
subpl	r5, r1, #1392508928	; 0x53000000	
subscs	r5, r0, r4, asr r5		
subspl	r0, r8, #48	; 0x30	
ldrbmi	r4, [pc, -r5, asr #14]		
eorscs	r5, r2, r0, asr r2		
stmdapl	r0, {r1, r4, r5, r6, r9, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00494641		
svcpl	0x00535f33		
svcpl	0x00495841		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorsmi	r3, r0, #56	; 0x38	
eorseq	r3, r0, r0, lsr r0		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction: 0x464f455a	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
strtcc	r5, [r0], #-3935	; 0xfffff0a1	
cmpmi	pc, r0, lsl #30		
mcrrmi	13, 5, r4, r5, cr2		
teqcc	r0, pc, asr pc		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r3, r7, lsr pc		
svcpl	0x00315f4e		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
mcrmi	3, 2, r4, cr1, cr15, {2}		
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
subsvc	r5, pc, r0, lsl #30		
rsbcs	r7, r5, r5, ror r2		
strbtvc	r5, [r1], #-3935	; 0xfffff0a1	
rsbvs	r7, r9, #116, 4	; 0x40000007	
svcpl	0x00657475		
svcpl	0x0028285f		
rsbsvc	r7, r5, #95	; 0x5f	
ldmdbcs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r9, lsr #32		
subspl	r5, pc, r1, asr #4		
subspl	r3, pc, #21757952	; 0x14c0000	
subscc	r4, pc, r1, asr #26		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
cmpmi	pc, #84, 6	; 0x50000001	
ldrbmi	r5, [pc], #-595	; 1924 <CRValMmuCac+0x91f>	
svcpl	0x004e574f		
cdpmi	15, 5, cr4, cr5, cr3, {2}		
cmpmi	sp, r4, asr pc		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
svcpl	0x005f0032		
svcpl	0x00474953		
cfstrdmi	mvd5, [pc, #-260]	; 1844 <CRValMmuCac+0x83f>	
ldrbpl	r4, [pc], #-841	; 194c <CRValMmuCac+0x947>	
svcpl	0x00455059		
mcrvs	0, 3, r2, cr9, cr15, {2}		
ldrbpl	r0, [r8], #-116	; 0xffffff8c	
movtpl	r5, #16195	; 0x3f43	
mcrmi	15, 2, r5, cr5, cr2, {2}		
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r4, r0, lsr r0		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
stclmi	3, cr4, [pc, #-380]	; 1808 <CRValMmuCac+0x803>	
strbmi	r4, [lr], #-333	; 0xfffffeb3	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
eorseq	r3, r2, r1, lsr r6		
mcrmi	15, 2, r5, cr7, cr15, {2}		
stmdbmi	ip, {r0, r2, r4, r6, r8, r9, lr}^		
cmpmi	pc, #314572800	; 0x12c00000	
svcpl	0x00524f54		
strbpl	r4, [r3], #-1363	; 0xfffffaad	
svcpl	0x004e4f49		
strbmi	r4, [lr], #-328	; 0xfffffeb8	
strbmi	r4, [lr, -ip, asr #18]		
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
strbmi	r5, [r8, #-1093]	; 0xfffffbbb	
strbpl	r4, [r5], #-3666	; 0xfffff1ae	
ldrbmi	r3, [pc, #-95]	; 196d <CRValMmuCac+0x968>	
svcpl	0x0054454e		
subpl	r4, r3, #21248	; 0x5300	
eorscc	r3, r0, pc, asr r1		
subpl	r4, r2, r0, lsr sp		
stmdbmi	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdacc	r0!, {r1, r2, r4, r6, ip, sp}		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r8, r7, lsr pc		
subscc	r4, pc, r4, asr #6		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r2, r7, lsr r1		
cmpmi	r8, r0, lsl #30		
cmppl	pc, #360710144	; 0x15800000	
subcs	r4, r3, r4, asr r4		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
strbmi	r5, [r4, #-3895]	; 0xfffff0c9	
		; <UNDEFINED> instruction: 0x46435f56	
svcpl	0x00305f47		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
svcpl	0x00545358		
movtmi	r5, #13651	; 0x3553	
subscs	r5, r3, r5, asr #6		
svcpl	0x00004c30		
mcrmi	5, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
ldrbcc	r5, [r4], -r1, asr #6		
cmpmi	sp, r4, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldrtcc	r3, [r4], #-2097	; 0xfffff7cf	
ldrtcc	r3, [r4], #-1846	; 0xfffff8ca	
		; <UNDEFINED> instruction: 0x37333730	
ldrcc	r3, [r5, #-2352]!	; 0xfffff6d0	
ldrcc	r3, [r1, #-1585]!	; 0xfffff9cf	
subeq	r4, ip, r5, asr ip		
rsbvc	r5, sp, #88, 8	; 0x58000000	
rsbseq	r7, r2, r3, asr #8		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrtcc	r5, [r1], -lr, asr #8		
teqvs	r8, #2080374785	; 0x7c000001	
rsbeq	r2, r3, r9, lsr #32		
subspl	r5, r0, #380	; 0x17c	
cmpmi	sp, r1, asr #14		
strbmi	r5, [r5], #-607	; 0xfffffda1	
cdpmi	6, 4, cr4, cr9, cr5, {2}		
stmdapl	r5, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
stclmi	14, cr4, [r1, #-336]	; 0xfffffeb0	
eorseq	r2, r1, r5, asr #32		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r1		
subspl	r0, r8, #48	; 0x30	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
eorseq	r6, r1, r0, lsr #6		
		; <UNDEFINED> instruction: 0x4645445f	
		; <UNDEFINED> instruction: 0x565f4e55	
stmdacs	r4, {r0, r1, r2, r3, r6, r8, fp, lr}^		
strbvs	r6, [sp, #-366]!	; 0xfffffe92	
cmnvs	lr, r9, lsr #32		
svcpl	0x0028656d		
subpl	r4, r1, #312	; 0x138	
eoreq	r5, r9, r7, asr #6		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
ldmdami	r4, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^		
strbmi	r5, [lr, #-581]	; 0xfffffdbb	
svcpl	0x00305f54		
strbpl	r4, [r5], #-3653	; 0xfffff1bb	
blmi	131288c <__undef_stack+0x11fbd2c>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	121985c <__undef_stack+0x1102cfc>		
ldrcc	r3, [r2, #-288]!	; 0xfffffee0	
eorscc	r3, r0, r0, lsr r0		
svcpl	0x00003030		
ldclvs	3, cr7, [r9, #-380]!	; 0xfffffe84	
stclvs	3, cr6, [pc, #-380]!	; 19b0 <CRValMmuCac+0x9ab>	
ldmdacs	r4!, {r4, r5, r6, r8, sp, lr}^		
stclcs	9, cr7, [sp], #-460	; 0xfffffe34	
ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c	
rsbvc	r7, r5, #44, 12	; 0x2c00000	
eorcs	r6, r9, r9, ror #8		
cmnvc	r1, #380	; 0x17c	
ldmdacs	pc, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldmdbvc	r3!, {r1, r5, r9, sl, fp, sp}^		
rsbvc	r7, r5, #114294784	; 0x6d00000	
teqcs	r0, #32, 4		
ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c	
eorcs	r2, ip, r0, lsr #4		
teqvc	r3, #34	; 0x22	
eorcs	r6, r0, #7744	; 0x1e40	
teqcs	r0, #64, 4		
ldmdbvs	r2!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^		
stmdapl	r0, {r2, r5, r6, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00495053		
strbpl	r5, [lr, #-3888]	; 0xfffff0d0	
cmppl	r3, #308	; 0x134	
strbpl	r4, [r9], #-607	; 0xfffffda1	
eorseq	r2, r1, r3, asr r0		
svcpl	0x00545358		
strbmi	r5, [r9], -r9, asr #32		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
strbmi	r4, [lr], #-1360	; 0xfffffab0	
svcpl	0x00474e49		
svcmi	0x00525245		
teqcc	r5, #82	; 0x52	
stmdapl	r0, {r0, r3, r4, r5, sl, fp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
teqcc	r3, r0, asr ip		
svcpl	0x00305f30		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46384678	
		; <UNDEFINED> instruction: 0x46463230	
svcpl	0x005f0046		
strbtvc	r6, [lr], #-2399	; 0xfffff6a1	
stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^		
ldrbvc	r7, [pc], #-609	; 1be4 <CRValMmuCac+0xbdf>	
eoreq	r6, r0, pc, asr r8		
strbtvc	r6, [r9], #-3689	; 0xfffff197	
qdsubvs	r7, pc, ip	; <UNPREDICTABLE>	
rsbvc	r6, pc, #116, 12	; 0x7400000	
subspl	r0, pc, #109	; 0x6d	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
strbmi	r5, [r1], #-3896	; 0xfffff0c8	
eorcc	r2, r8, r4, asr #32		
eorscc	r3, r0, r8, ror r0		
stmdapl	r0, {r1, r5, r6, r8, fp, sp}		
svcpl	0x00474552		
eorscs	r5, r6, r3, asr #32		
subspl	r0, r8, r6, lsr r0		
ldrbpl	r5, [pc], #-577	; 1c1c <CRValMmuCac+0xc17>	
strbpl	r5, [r3], #-589	; 0xfffffdb3	
svcpl	0x00305f52		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cmpmi	pc, #1308622848	; 0x4e000000	
blmi	10d315c <__undef_stack+0xfbc5fc>		
cmpmi	r3, #-1073741801	; 0xc0000017	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
		; <UNDEFINED> instruction: 0x4655425f	
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x00002029		
svcpl	0x0051515f		
strbpl	r4, [r9], #-582	; 0xfffffdba	
		; <UNDEFINED> instruction: 0x37205f5f	
stclvs	8, cr5, [r9], #-0		
svcvs	0x00744e5f		
strtmi	r7, [r8], #-872	; 0xfffffc98	
stmdbcs	r1!, {r0, r5, r6, sl, ip, sp, lr}^		
stclvs	8, cr5, [r9], #-128	; 0xffffff80	
strbtvs	r4, [lr], #-1375	; 0xfffffaa1	
cmnpl	lr, #1073741850	; 0x4000001a	
cmncc	r0, r7, ror r1		
cmpvs	r4, r6, lsr r8		
eoreq	r6, r9, r4, ror r1		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subpl	r4, pc, #2080374785	; 0x7c000001	
cmpmi	r8, r4, asr r5		
svcpl	0x00305f39		
svcpl	0x00555043		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
		; <UNDEFINED> instruction: 0x36363636	
ldmdacc	r6!, {r1, r2, r4, r5, r9, sl, ip, sp}		
subspl	r0, r8, r7, lsr r0		
cmpmi	r3, #332	; 0x14c	
ldrbmi	r5, [r0, #-3925]	; 0xfffff0ab	
ldmdami	r0, {r1, r4, r6, r8, fp, lr}^		
movtpl	r4, #4703	; 0x125f	
ldmdavc	r0!, {r0, r2, r6, sp}		
subcc	r3, r6, r6, asr #16		
eorscc	r3, r0, r0, lsr r0		
strbpl	r4, [lr], #-2304	; 0xfffff700	
cfldrdmi	mvd3, [pc, #-216]	; 1c00 <CRValMmuCac+0xbfb>	
stmdacs	r0!, {r0, r3, r6, r9, sl, fp, lr}		
ldmdbmi	pc, {r0, r2, r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r5, [r6], #-1102	; 0xfffffbb2	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stccs	15, cr5, [r0, #-380]!	; 0xfffffe84	
eoreq	r3, r9, r0, lsr #2		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r6, r5, lsr pc		
svcpl	0x004f545f		
svcmi	0x005f4150		
subpl	r4, r5, #84, 16	; 0x540000	
eorcs	r3, r0, #95	; 0x5f	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
eorscs	r2, r4, #44	; 0x2c	
rsbvc	r6, r5, #0, 12		
ldmdacs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^		
svcpl	0x00202970		
strbvs	r7, [r6, #-863]!	; 0xfffffca1	
rsbvc	r7, pc, #536870919	; 0x20000007	
eoreq	r7, r9, r8, lsr #32		
cmnvs	r6, pc, asr pc		
cmnvc	r9, #24320	; 0x5f00	
subscs	r5, pc, r4, ror pc	; <UNPREDICTABLE>	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
subcc	r5, ip, #55, 30	; 0xdc	
stmdami	r3, {r0, r1, r6, r8, lr}^		
subscc	r4, pc, r5, asr #6		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
ldrtmi	r3, [r2], -r6, asr #32		
svcpl	0x00004646		
smlsldmi	r4, r9, pc, r2	; <UNPREDICTABLE>	
ldrbpl	r4, [r3], #-1351	; 0xfffffab9	
stmdbmi	ip, {r0, r1, r2, r3, r4, r6, r8, lr}^		
strbmi	r4, [sp, #-3655]	; 0xfffff1b9	
svcpl	0x005f544e		
stmdapl	r0, {r5, fp, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0038544e		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
strvc	r5, [r0, #-3935]!	; 0xfffff0a1	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbvc	r6, r1, #6488064	; 0x630000	
subcs	r5, lr, r0, lsl #30		
svcpl	0x00003430		
mcrmi	5, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
		; <UNDEFINED> instruction: 0x36315453	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
strtcc	r5, [r0], #-3935	; 0xfffff0a1	
ldmdbcc	r4!, {r1, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r2!, {r1, r2, r4, r5, r8, r9, sl, ip, sp}		
strpl	r5, [r0, #-1333]	; 0xfffffacb	
cmpcc	r4, #1168	; 0x490	
stmdacs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00202978		
mcrmi	5, 2, r5, cr9, cr15, {2}		
svcpl	0x00323354		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
stclmi	15, cr5, [r4, #-220]	; 0xffffff24	
svcpl	0x00535f41		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqcc	r0, #56	; 0x38	
subeq	r4, r6, r6, asr #12		
svcpl	0x00435458		
svcpl	0x00544e49		
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
ldrbpl	r4, [r0], #-3935	; 0xfffff0a1	
subcs	r4, lr, r9, asr #30		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
mrrcmi	8, 3, r3, r5, cr0		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
strbmi	r4, [ip, #-589]	; 0xfffffdb3	
ldrbpl	r5, [r3], #-3918	; 0xfffff0b2	
stmdacs	r5, {r0, r6, sl, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
rsbvs	r5, sp, #46, 30	; 0xb8	
svcpl	0x006e656c		
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
stmdapl	r0, {r0, r2, r5, r6, r8, fp, sp}		
ldrbmi	r5, [pc], #-1107	; 1e94 <CRValMmuCac+0xe8f>	
cmppl	pc, #1073741843	; 0x40000013	
svcmi	0x00435f47		
svcpl	0x00544e55		
strbmi	r5, [r3, #-2117]	; 0xfffff7bb	
strbmi	r4, [r5], #-1093	; 0xfffffbbb	
teqcc	r2, r0, lsr #10		
strbtvs	r0, [r6], #-76	; 0xffffffb4	
strbtvc	r7, [r5], #-863	; 0xfffffca1	
ldmdbvc	r4!, {r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00736570		
cmpvc	pc, #1711276032	; 0x66000000	
stmdapl	r0, {r0, r2, r5, r6, sl, ip, sp, lr}		
svcpl	0x00524150		
subpl	r5, r4, r8, asr r3		
strbpl	r5, [lr, #-3923]	; 0xfffff0ad	
cdpmi	15, 4, cr5, cr9, cr13, {2}		
mcrmi	4, 2, r5, cr1, cr3, {2}		
subscs	r4, r3, r3, asr #10		
cmppl	r8, #49	; 0x31	
stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0	
ldrbmi	r5, [r3, -r1, asr #30]		
movtpl	r4, #40031	; 0x9c5f	
strbpl	r5, [r6, #-3924]	; 0xfffff0ac	
strcc	r4, [r0, #-3148]!	; 0xfffff3b4	
subeq	r3, ip, r1, lsr r7		
cfstrdmi	mvd5, [r9, #-284]	; 0xfffffee4	
cmpmi	pc, #1342177284	; 0x50000004	
strbpl	r5, [lr], #-1359	; 0xfffffab1	
ldrbpl	r5, [pc, #-581]	; 1cc3 <CRValMmuCac+0xcbe>	
subpl	r5, r5, #80	; 0x50	
		; <UNDEFINED> instruction: 0x46464f5f	
subscs	r4, r4, r3, asr r5		
ldrtcc	r7, [r0], #-2096	; 0xfffff7d0	
ldrbpl	r5, [pc, #-3840]	; 101c <CRValMmuCac+0x17>	
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
ldclmi	8, cr3, [pc, #-336]	; 1dd8 <CRValMmuCac+0xdd3>	
svcpl	0x005f5841		
ldrcc	r3, [r5, #-544]!	; 0xfffffde0	
cmpvs	pc, #0, 30		
ldrbtvc	r6, [r3], #-3695	; 0xfffff191	
cdpvs	3, 6, cr6, cr15, cr0, {1}		
stmdapl	r0, {r0, r1, r4, r5, r6, sl, ip, sp, lr}		
svcpl	0x00474552		
subscc	r5, r2, r7, asr #32		
eorseq	r7, r0, r0, lsr #4		
subpl	r5, r1, #88	; 0x58	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00434947		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subspl	r0, r8, r0, lsr r0		
cmppl	pc, #268435460	; 0x10000004	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x4649465f	
stmdapl	r5, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, r4, r9, asr #6		
ldclmi	0, cr0, [pc, #-196]	; 1ebc <CRValMmuCac+0xeb7>	
movtpl	r4, #33601	; 0x8341	
stmdbmi	ip, {r2, r4, r6, sl, lr}^		
svcpl	0x00485f42		
subspl	r0, r8, #32		
ldclmi	7, cr4, [pc, #-276]	; 1e80 <CRValMmuCac+0xe7b>	
subscc	r4, r2, r6, asr r6		
svcpl	0x0050535f		
subscs	r4, r4, r2, asr #18		
eoreq	r3, r9, r8, lsr #8		
cmnvs	r4, #432013312	; 0x19c00000	
ldmdacs	r2!, {r3, r5, r6, r8, sp, lr}^		
strbvs	r2, [r7, #-41]!	; 0xffffffd7	
teqvc	r8, #116, 6	; 0xd0000001	
mcrvs	4, 3, r6, cr9, cr4, {3}		
subspl	r0, r8, r9, lsr #32		
subspl	r5, pc, r1, asr #4		
cmppl	pc, #21757952	; 0x14c0000	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x00305f43		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^		
svcpl	0x00305f4f		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^		
cdpmi	15, 4, cr5, cr9, cr15, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cfstrdvs	mvd7, [r9, #-0]		
ldrbvs	r7, [pc], #-613	; 2004 <_HEAP_SIZE+0x4>	
svcpl	0x00007665		
movtmi	r5, #4959	; 0x135f	
svcpl	0x004d5543		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cdpmi	15, 4, cr5, cr1, cr0, {0}		
strbmi	r4, [r4, #-2387]	; 0xfffff6ad	
ldmdami	pc, {r0, r1, r6, sl, fp, lr}^	; <UNPREDICTABLE>	
svcpl	0x0000205f		
mcrmi	5, 2, r5, cr9, cr15, {2}		
svcpl	0x00363154		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
teqvc	r0, #380	; 0x17c	
ldrbtvc	r6, [r2], #-3944	; 0xfffff098	
cmnvc	lr, #32, 10	; 0x8000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
cdpvs	0, 6, cr2, cr9, cr4, {3}		
subspl	r0, r8, #116	; 0x74	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbpl	r5, [r9], #-599	; 0xfffffda9	
mrrcmi	15, 4, r5, r4, cr5		
cdpmi	15, 4, cr5, cr5, cr2, {2}		
subscs	r5, r9, r4, asr r2		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r5], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
ldrcc	r6, [r1, #-800]!	; 0xfffffce0	
teqvs	r0, #44	; 0x2c	
strtcc	r2, [r0], #-3124	; 0xfffff3cc	
ldmdbmi	r8, {r1, r5}^		
svcmi	0x00435f4c		
cdpmi	0, 4, cr5, cr15, cr13, {2}		
svcpl	0x00544e45		
subspl	r5, pc, #603979777	; 0x24000001	
stmdbpl	r4, {r0, r2, r6, r8, lr}^		
cmncc	r8, r0, lsr #32		
teqcc	r1, r1, lsr r1		
eorseq	r3, r1, r1, lsr r1		
svcvs	0x00647473		
stmdacs	r0!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cdpcc	4, 2, cr5, cr13, cr14, {2}		
ldrbtvs	r7, [r4], #-863	; 0xfffffca1	
ldmdbcs	r4!, {r0, r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
ldrbmi	r5, [pc, #-3840]	; 11bc <CRValMmuCac+0x1b7>	
stcvs	0, cr5, [r0], {88}	; 0x58	
teqvs	r8, r4, ror #4		
eorcs	r7, r9, r4, ror #4		
vaddvs.f64	d23, d5, d24		
mcrvs	9, 3, r6, cr7, cr3, {3}		
cfstrsvs	mvf6, [r0], #-404	; 0xfffffe6c	
rsbcs	r6, r7, pc, ror #28		
stclvs	6, cr7, [r1], #-456	; 0xfffffe38	
svcpl	0x005f203b		
svcpl	0x006d7361		
svcpl	0x005f205f		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
eorcs	r5, r8, pc, asr pc		
rsbvc	r6, r4, #8704	; 0x2200	
cfldr32cs	mvfx2, [r0], #-36	; 0xffffffdc	
cfldr32pl	mvfx2, [r1, #-364]!	; 0xfffffe94	
eorscs	r2, sl, r2, lsr #32		
rsbscs	r3, r2, #2176	; 0x880	
ldrbtvc	r2, [r2], -r0, lsr #16		
eorcs	r6, r9, r1, ror #24		
eorvc	r2, r2, #58	; 0x3a	
teqvs	r8, r2, lsr #32		
eorcs	r7, r9, r4, ror #4		
eorvc	r3, r0, #41984	; 0xa400	
blcc	1b1a6fc <__undef_stack+0x1a03b9c>		
eoreq	r7, r9, r0, lsr #26		
cmppl	pc, #1593835520	; 0x5f000000	
svcpl	0x00455a49		
subspl	r0, r8, r0, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r1, r4, asr #26		
svcpl	0x00305f53		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
ldrtcc	r3, [r0], #-56	; 0xffffffc8	
subeq	r4, r6, r6, asr #12		
movtpl	r5, #40799	; 0x9f5f	
svcpl	0x00435f4f		
ldmdbmi	r3, {r1, r2, r4, r6, r8, fp, lr}^		
subcs	r4, r5, r2, asr #24		
teqcc	r1, r2, lsr r0		
cmpmi	r0, r0, lsl #16		
cmppl	r8, #328	; 0x148	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x00305f52		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0044		
subspl	r4, r4, r9, asr #28		
lfmmi	f5, 2, [pc, #-336]	; 205c <_HEAP_SIZE+0x5c>	
svcpl	0x005f5841		
ldrtcc	r3, [r1], #-544	; 0xfffffde0	
teqcc	r8, #922746880	; 0x37000000	
eorseq	r3, r7, r6, lsr r4		
usaxmi	r5, r3, pc	; <UNPREDICTABLE>	
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
subspl	r0, r8, r0, lsr r0		
subspl	r5, r3, r3, asr pc		
subsmi	r3, pc, #73	; 0x49	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r6, r0, lsr r0		
svcpl	0x00003030		
stmdapl	r5, {r0, r6, sl, ip, lr}^		
cmppl	pc, #1224736768	; 0x49000000	
subcs	r5, r5, r9, asr #20		
stmdapl	r0, {r0, r1, r4, r5, r9, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
		; <UNDEFINED> instruction: 0x564e495f	
subsmi	r4, pc, #16640	; 0x4100	
movtmi	r4, #57682	; 0xe152	
subpl	r5, r1, #72, 30	; 0x120	
svcpl	0x00594152		
eorcs	r5, r0, #603979777	; 0x24000001	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
eorscs	r2, r6, #44	; 0x2c	
rsbsvs	r6, r3, #0, 18		
blvs	1b9a7ec <__undef_stack+0x1a83c8c>		
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x005f2029		
ldrbvs	r7, [r4, #-2149]!	; 0xfffff79b	
svcvs	0x0069736e		
subscs	r5, pc, lr, ror #30		
svcpl	0x00207b28		
rsbsvc	r7, r9, pc, asr r4		
svcpl	0x00666f65		
svcpl	0x0028205f		
eorcs	r6, r9, pc, asr r3		
rsbscs	r5, r8, pc, asr pc		
svcpl	0x0028203d		
blcc	a5afec <__undef_stack+0x94448c>		
svcpl	0x005f2820		
rsbsvc	r7, r9, r3, ror #8		
svcvs	0x006c5f65		
rsbsvc	r6, r5, pc, ror #22		
ldmdavc	pc, {r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
subsmi	r2, pc, #42991616	; 0x2900000	
ldclvc	0, cr2, [ip], #-164	; 0xffffff5c	
cdpvs	8, 6, cr2, cr9, cr0, {1}		
stmdacs	r0!, {r2, r4, r5, r6, r8, fp, sp}		
ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
eorscs	r3, sp, r0, lsr #26		
ldrbcs	r5, [r4, -r7, lsr #24]!		
eoreq	r7, r9, fp, lsr sp		
svcpl	0x00545358		
svcpl	0x00495053		
svcpl	0x00544f4e		
ldrbpl	r4, [r3], #-333	; 0xfffffeb3	
teqcc	r0, r5, asr #4		
eorseq	r3, r7, r1, lsr r5		
svcpl	0x00545358		
movtmi	r4, #7493	; 0x1d45	
mcrrmi	3, 5, r4, pc, cr15		
ldmdbmi	r3, {r2, r3, r6, r8, fp, lr}^		
ldrbmi	r4, [pc, #-3663]	; 1481 <CRValMmuCac+0x47c>	
subpl	r5, pc, #536870917	; 0x20000005	
eorscc	r3, r0, r0, lsr #2		
stmdapl	r0, {r0, r1, r2, r4, r5, sl, fp, lr}		
cmpmi	pc, #84, 6	; 0x50000001	
ldrbmi	r5, [pc, #-595]	; 2091 <_HEAP_SIZE+0x91>	
stfmie	f4, [r2], {78}	; 0x4e	
ldrbpl	r5, [r0, -r5, asr #30]		
cmpmi	sp, sp, asr #30		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r2, r0, lsr r0		
svcpl	0x005f0030		
ldmdacc	r4, {r0, r3, r6, r9, sl, fp, lr}^		
teqvs	r8, #2080374785	; 0x7c000001	
rsbeq	r2, r3, r9, lsr #32		
cfstrdmi	mvd5, [r9, #-284]	; 0xfffffee4	
cmpmi	pc, #1342177284	; 0x50000004	
subspl	r4, r4, #1264	; 0x4f0	
svcmi	0x005f4c4f		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
ldmdavc	r0!, {r2, r4, r6, sp}		
stmdapl	r0, {r4, r5, fp, ip, sp}		
svcpl	0x00524150		
		; <UNDEFINED> instruction: 0x47554353	
subscc	r4, pc, r9, asr #6		
ldrbpl	r4, [r0, #-863]	; 0xfffffca1	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
eorscc	r3, r0, r0, lsr r1		
cmpmi	pc, r0, lsl #30		
ldrbmi	r4, [pc, #-3410]	; 1602 <CRValMmuCac+0x5fd>	
svcpl	0x00494241		
eorseq	r2, r1, pc, asr r0		
rsbsvc	r5, r0, #380	; 0x17c	
ldrbtvs	r6, [r4], -r9, ror #28		
blvs	1a5d428 <__undef_stack+0x19468c8>		
stclvs	8, cr2, [r6, #-404]!	; 0xfffffe6c	
		; <UNDEFINED> instruction: 0x67726174	
rsbvc	r6, r9, #44, 12	; 0x2c00000	
cmnvs	r6, r3, ror r4		
		; <UNDEFINED> instruction: 0x67726172	
stmdapl	r0, {r0, r3, r5, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
ldmdapl	r5, {r0, r1, r2, r3, r4, r6, r8, lr}^		
strbpl	r4, [r1], #-1119	; 0xfffffba1	
cmpmi	r6, r1, asr #30		
svcpl	0x00544c55		
strbpl	r5, [r1], #-1107	; 0xfffffbad	
eorcs	r5, r0, #1409286145	; 0x54000001	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r5], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
eorscs	r2, r0, #44	; 0x2c	
cmpmi	r4, #0, 16		
cmpmi	lr, pc, asr r5		
svcpl	0x00454c42		
svcpl	0x004c4c41		
ldmdbmi	r4, {r0, r1, r2, r3, r6, ip, lr}^		
eorcc	r4, r0, pc, asr #28		
eorscc	r3, r0, r8, ror r0		
ldrtcc	r3, [r0], #-48	; 0xffffffd0	
subeq	r5, ip, r0, lsr r5		
ldclvs	15, cr5, [r4, #-304]!	; 0xfffffed0	
stclvs	14, cr6, [r1, #-448]!	; 0xfffffe40	
mcrrmi	6, 2, r4, r9, cr0		
stclmi	14, cr4, [r1, #-276]	; 0xfffffeec	
cmpmi	sp, r5, asr #30		
cmnvc	r4, #88	; 0x58	
eorcs	r2, r9, r2, ror #16		
cmnvc	r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x005f656c		
strtvs	r2, [r2], #-2080	; 0xfffff7e0	
eorcs	r6, r2, r3, ror r2		
eorscs	r2, sl, sl, lsr r0		
stcvs	0, cr2, [r2, #-232]!	; 0xffffff18	
rsbvc	r6, pc, #6464	; 0x1940	
eoreq	r2, r9, r9, ror r2		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvc	r7, [r9], #-599	; 0xfffffda9	
strbvs	r5, [r5, -r5, ror #4]!		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
rsbvc	r5, sp, #44, 8	; 0x2c000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
ldrbvs	r2, [r2, #-3186]	; 0xfffff38e	
strbtvs	r4, [r6], -r7, ror #30		
cfldr64cs	mvdx6, [r4], #-460	; 0xfffffe34	
strbvc	r6, [ip, #-342]!	; 0xfffffeaa	
strbpl	r5, [pc, -r5, ror #8]!		
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
ldmdbvs	r8, {r0, r3, r5, sp}^		
strbvc	r5, [pc, #-3948]	; 1500 <CRValMmuCac+0x4fb>	
ldmdacs	r2!, {r2, r4, r5, r6, r8, r9, ip, sp}		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
blcs	80ca4c <__undef_stack+0x6f5eec>		
ldclvs	8, cr5, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
uqsaxvs	r4, r6, pc	; <UNPREDICTABLE>	
cmnvc	r4, #482344960	; 0x1cc00000	
ldclvs	8, cr2, [r4, #-364]	; 0xfffffe94	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
sfmpl	f7, 4, [r9, #-404]!	; 0xfffffe6c	
stmdacs	r0!, {r5, r8, r9, fp, sp}		
svcmi	0x00676552		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
stccs	9, cr2, [r9], #-464	; 0xfffffe30	
cmpvs	r6, r0, lsr #16		
strbtpl	r7, [r5], #-1388	; 0xfffffa94	
ldmdbvs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, lr}^		
stmdbcs	r9!, {r2, r4, r5, r6, r8, sl, sp, lr}		
strbpl	r4, [lr], #-2304	; 0xfffff700	
cmpmi	r5, pc, asr ip		
svcpl	0x00385453		
subscs	r4, r8, sp, asr #2		
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdapl	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
stclmi	13, cr4, [r5, #-380]	; 0xfffffe84	
svcpl	0x0059524f		
strbpl	r4, [r1], #-1350	; 0xfffffaba	
svcpl	0x00455255		
eorvc	r2, r2, r1, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r1], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #10		
strbmi	r5, [r9, #-3935]	; 0xfffff0a1	
cfldr64mi	mvdx4, [pc], {69}	; 0x45	
cfldrdmi	mvd5, [r4], {73}	; 0x49	
cdpmi	15, 4, cr5, cr5, cr5, {2}		
cdpmi	9, 4, cr4, cr1, cr4, {2}		
svcpl	0x005f0020		
svcpl	0x00544c46		
svcpl	0x0058414d		
svcpl	0x00505845		
eorscc	r2, r1, #95	; 0x5f	
svcpl	0x005f0038		
cmppl	pc, #201326593	; 0xc000001	
svcmi	0x00505055		
svcpl	0x00535452		
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
svcpl	0x00003120		
svcmi	0x0054415f		
svcpl	0x0043494d		
svcpl	0x00514553		
subscs	r5, r4, r3, asr #6		
ldrbtvc	r0, [r3], #-53	; 0xffffffcb	
stclvs	9, cr6, [r3, #-456]!	; 0xfffffe38	
ldrbtvc	r2, [r3], #-112	; 0xffffff90	
cmnvc	r1, #-939524095	; 0xc8000001	
rsbvc	r6, sp, r5, ror #6		
movtmi	r5, #32512	; 0x7f00	
ldmdbmi	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r4, [pc], #-1370	; 258c <_HEAP_SIZE+0x58c>	
ldmdapl	pc, {r5}^	; <UNPREDICTABLE>	
eorscc	r3, r1, r0, lsr #32		
subspl	r0, pc, #48	; 0x30	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
strbmi	r4, [r8, #-863]	; 0xfffffca1	
cmppl	pc, #68608	; 0x10c00	
cmpmi	lr, r9, asr #14		
strbpl	r5, [r2, #-3916]	; 0xfffff0b4	
ldrbtvc	r2, [r0], #-2118	; 0xfffff7ba	
eoreq	r2, r0, r2, ror r9		
eorcc	r4, r0, pc, asr ip		
cmppl	r8, #50	; 0x32	
strbmi	r5, [sp, #-3924]	; 0xfffff0ac	
movtpl	r5, #21581	; 0x544d	
cmpmi	r6, r4, asr pc		
strbmi	r4, [r5], #-3145	; 0xfffff3b7	
teqcc	r0, r0, lsr #8		
rsbvc	r0, r3, ip, asr #32		
		; <UNDEFINED> instruction: 0x66646973	
svcpl	0x00202928		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
svcpl	0x00205f5f		
stclvs	6, cr7, [pc], #-380	; 246c <_HEAP_SIZE+0x46c>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cmnvc	r0, #-2013265920	; 0x88000000	
strvs	r6, [r9], -r9, ror #8		
stmdbcs	r2!, {r2, r3, r4, r6, r9, sl, fp, sp, lr}		
cmppl	r0, #0, 16		
		; <UNDEFINED> instruction: 0x4750465f	
svcpl	0x00333141		
svcpl	0x00544e49		
stmdacc	r0!, {r0, r3, r6, sl, lr}		
svcpl	0x005f0039		
cmppl	pc, #201326593	; 0xc000001	
svcmi	0x00505055		
svcpl	0x00535452		
mrcmi	1, 2, r4, cr2, cr7, {2}		
subcs	r4, r7, r9, asr #28		
ldmdbvs	r8, {r0, r4, r5}^		
movtvc	r5, #8044	; 0x1f6c	
ldrbtvc	r6, [r2], #-1395	; 0xfffffa8d	
strbtvs	r6, [r9], #-3926	; 0xfffff0aa	
cmnvs	r7, r1, asr #24		
stmdbcs	r8!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}		
stmdapl	r0!, {r5, r8, r9, fp, ip, sp, lr}		
cmpmi	pc, r9, ror #24		
rsbvc	r7, r5, #-872415231	; 0xcc000001	
svcpl	0x005f2874		
strbmi	r4, [ip, #-2374]	; 0xfffff6ba	
eorcs	r5, ip, pc, asr pc		
stmdbmi	ip, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f454e		
stmdapl	r0!, {r0, r3, r5, r8, r9, fp, ip, sp}		
cmpmi	pc, r9, ror #24		
rsbvc	r7, r5, #-872415231	; 0xcc000001	
cmnvs	r4, r4, ror r3		
rsbscs	r7, r3, r4, ror r5		
ldmdbmi	r8, {r0, r2, r3, r4, r5, sp}^		
movtpl	r5, #8012	; 0x1f4c	
ldrbpl	r4, [r2], #-1363	; 0xfffffaad	
movtmi	r4, #16223	; 0x3f5f	
ldrbmi	r5, [r2, #-597]	; 0xfffffdab	
eorvc	r3, r0, #68, 22	; 0x11000	
rsbsvc	r7, r5, #1694498816	; 0x65000000	
vstmdbvc	r0!, {d3-<overflow reg d57>}		
ldrbpl	r5, [pc, #-3840]	; 1798 <CRValMmuCac+0x793>	
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
ldmdbpl	r4, {r3, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
cmnvc	lr, #32, 10	; 0x8000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
cdpvs	0, 6, cr2, cr9, cr4, {3}		
cmppl	r8, #116	; 0x74	
ldrbpl	r4, [r4, #-340]	; 0xfffffeac	
subcs	r5, r8, r3, asr pc		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
strbpl	r5, [lr], #-1359	; 0xfffffab1	
cmpmi	lr, pc, asr r5		
svcpl	0x00454c42		
subscs	r4, r2, r3, asr #24		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdbcc	r3!, {r5, sp}^		
cmncc	r3, ip, lsr #32		
eorcc	r2, r0, #12800	; 0x3200	
svcpl	0x005f0022		
svcvs	0x006c5f75		
ldrbvs	r6, [pc], #-1902	; 2700 <_HEAP_SIZE+0x700>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
eoreq	r6, r0, r5, ror #8		
ldrbpl	r5, [r5], #-3935	; 0xfffff0a1	
submi	r5, r6, #260	; 0x104	
svcpl	0x005f5449		
eorseq	r3, r4, r0, lsr #12		
svcvs	0x006c7369		
ldmdacs	r2!, {r0, r1, r2, r4, r5, r6, r8, sl, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00282820		
ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^		
cfldr64vs	mvdx6, [pc], {112}	; 0x70	
strbvc	r6, [fp, #-3951]!	; 0xfffff091	
svcpl	0x005f2870		
stmdacs	r6!, {r0, r1, r5, r6, r8, fp, sp}		
svcpl	0x007c555f		
stccc	9, cr2, [r9, #-304]!	; 0xfffffed0	
stmdbcs	ip, {r0, r2, r3, r4, r5, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [pc], #-3840	; 274c <_HEAP_SIZE+0x74c>	
ldrbmi	r4, [pc], #-3138	; 2750 <_HEAP_SIZE+0x750>	
svcpl	0x005f4749		
eorseq	r3, r5, r0, lsr #2		
subspl	r4, r4, r9, asr #28		
lfmmi	f5, 2, [pc, #-336]	; 2610 <_HEAP_SIZE+0x610>	
svcpl	0x00205841		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
svcpl	0x00525450		
svcpl	0x0058414d		
subspl	r0, r8, #95	; 0x5f	
ldclmi	7, cr4, [pc, #-276]	; 2664 <_HEAP_SIZE+0x664>	
subscc	r4, r2, r6, asr r6		
svcmi	0x004d525f		
subsmi	r4, pc, #68, 10	; 0x11000000	
stmdacs	r0!, {r0, r3, r6, sl, ip, lr}		
eoreq	r3, r9, r2, lsr r8		
stmdapl	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbcs	r8!, {r4, r6, fp, sp}^		
subscs	r5, pc, r0, lsr #30		
rsbscs	r2, r8, r3, lsr #6		
svcpl	0x005f2323		
ldrbmi	r5, [pc], #-3840	; 27a4 <_HEAP_SIZE+0x7a4>	
stclmi	3, cr4, [r9, #-276]	; 0xfffffeec	
ldrbmi	r4, [pc], #-3137	; 27ac <_HEAP_SIZE+0x7ac>	
svcpl	0x005f4749		
eorseq	r3, r7, r0, lsr #2		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
cmpmi	sp, r8, lsr pc		
svcpl	0x005f2058		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
cmpmi	sp, r8, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
svcvs	0x006c5f5f		
ldrbvs	r6, [pc], #-1902	; 27dc <_HEAP_SIZE+0x7dc>	
cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44	
rsbscs	r5, r4, r5, ror #30		
strbvs	r6, [lr, -ip, ror #30]!		
strbvc	r6, [pc, #-1056]!	; 23cc <_HEAP_SIZE+0x3cc>	
rsbeq	r6, r5, r2, ror #24		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subpl	r5, r1, #398458880	; 0x17c00000	
svcpl	0x00315f54		
svcpl	0x00534148		
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
eorseq	r2, r0, sp, asr #32		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subsmi	r5, r3, #398458880	; 0x17c00000	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
subcc	r5, r2, r5, asr r3		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
cfstr64mi	mvdx5, [r1], {81}	; 0x51	
ldmdacs	r9, {r0, r3, r6, r9, sl, lr}^		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbvc	r7, r1, #44, 12	; 0x2c00000	
stmdacs	r8!, {r0, r3, r5, sp}		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcpl	0x005f2829		
strbtvc	r6, [lr], #-2421	; 0xfffff68b	
svcpl	0x00727470		
teqvs	r8, #116, 18	; 0x1d0000	
ldrbtvc	r6, [r3], #-3695	; 0xfffff191	
stclvs	6, cr7, [pc], #-128	; 27e4 <_HEAP_SIZE+0x7e4>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
svcvs	0x00762065		
bcs	81ba14 <__undef_stack+0x704eb4>		
cmnvs	r6, r9, lsr #16		
eoreq	r2, r9, r2, ror r9		
svcpl	0x00535058		
cmpcc	lr, r3, asr #2		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r9, lsr r0		
ldmdavs	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbvs	r7, [pc], -r1, ror #6		
ldrbvc	r6, [r4, #-357]!	; 0xfffffe9b	
stmdavc	r8!, {r1, r4, r5, r6, r8, sl, sp, lr}		
eorseq	r2, r0, r9, lsr #32		
subpl	r5, r1, #88	; 0x58	
movtmi	r5, #18527	; 0x485f	
cdpmi	7, 5, cr4, cr15, cr6, {2}		
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r4, lr, asr #6		
movtpl	r4, #21326	; 0x534e	
svcpl	0x00003120		
mcrmi	5, 2, r4, cr5, cr2, {2}		
stclmi	15, cr5, [r5, #-336]	; 0xfffffeb0	
strbmi	r5, [r7, #-581]	; 0xfffffdbb	
svcpl	0x0059434e		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
eorseq	r3, r5, r0, lsr #4		
ldrbpl	r5, [r5], #-3935	; 0xfffff0a1	
submi	r5, r9, #260	; 0x104	
svcpl	0x005f5449		
eorseq	r3, r4, r0, lsr #12		
cmpmi	r2, pc, asr pc		
cfldrdmi	mvd4, [pc, #-312]	; 27bc <_HEAP_SIZE+0x7bc>	
eorcc	r5, r0, r1, asr #16		
		; <UNDEFINED> instruction: 0x66663778	
strbtvs	r6, [r6], -r6, ror #12		
svcpl	0x005f0066		
svcpl	0x00434347		
svcpl	0x00434549		
svcpl	0x00393535		
subpl	r4, sp, r3, asr #30		
subscs	r4, r8, ip, asr #10		
stclvs	0, cr0, [r4, #-200]!	; 0xffffff38	
eorcs	r2, r9, r2, ror #16		
cmnvc	r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x005f656c		
strtvs	r2, [r2], #-2080	; 0xfffff7e0	
eorcs	r6, r2, sp, ror #4		
eorscs	r2, sl, sl, lsr r0		
stcvs	0, cr2, [r2, #-232]!	; 0xffffff18	
rsbvc	r6, pc, #6464	; 0x1940	
eoreq	r2, r9, r9, ror r2		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
ldrbpl	r5, [pc, #-579]	; 2715 <_HEAP_SIZE+0x715>	
stmdacs	r0!, {r1, r2, r6, r8, r9, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
eoreq	r3, r9, r0, lsr #6		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
movtcc	r5, #49247	; 0xc05f	
subscc	r3, pc, r1, lsr r0	; <UNPREDICTABLE>	
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r2, r6, asr #32		
stmdapl	r0, {r4, r5, ip, sp}		
cmpmi	pc, #84, 6	; 0x50000001	
cmpmi	pc, #805306373	; 0x30000005	
ldrbpl	r5, [r4, #-65]	; 0xffffffbf	
cfldr64mi	mvdx4, [pc, #-328]	; 2858 <_HEAP_SIZE+0x858>	
svcpl	0x0045444f		
blmi	14d2edc <__undef_stack+0x13bc37c>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r1, r0, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
lfmmi	f5, 2, [pc], {67}	; 0x43	
strbpl	r4, [r7], #-3653	; 0xfffff1bb	
cmpmi	sp, r8, asr #30		
stmdacs	r0!, {r0, r1, r4, r6, r8, r9, fp, lr}		
ldccc	0, cr2, [ip], #-220	; 0xffffff24	
cmppl	r0, #32, 12	; 0x2000000	
lfmmi	f5, 2, [pc], {67}	; 0x43	
strbpl	r4, [r7], #-3653	; 0xfffff1bb	
stmdbmi	r2, {r3, r6, r8, r9, sl, fp, ip, lr}^		
stmdapl	r0, {r2, r4, r6, r8, fp, sp}		
		; <UNDEFINED> instruction: 0x575f5350	
subsmi	r5, pc, #68, 8	; 0x44000000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r5, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
		; <UNDEFINED> instruction: 0x465f5453	
ldmdami	r3, {r2, r3, r6, r8, lr}^		
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
lfmmi	f3, 4, [r8], #-196	; 0xffffff3c	
svcmi	0x00435f00		
subscs	r5, r4, lr, asr #6		
cmnvc	lr, #396	; 0x18c	
subspl	r0, r8, r4, ror r0		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc, #-1875]	; 22d9 <_HEAP_SIZE+0x2d9>	
subpl	r4, r5, #84, 16	; 0x540000	
svcpl	0x0054454e		
mcrmi	15, 2, r5, cr5, cr0, {1}		
cmppl	pc, #1157627904	; 0x45000000	
svcpl	0x0052434c		
submi	r3, sp, #49	; 0x31	
ldrbmi	r5, [pc], #-848	; 2a48 <_HEAP_SIZE+0xa48>	
eorscs	r5, r1, r9, asr #12		
svcpl	0x00003035		
subpl	r4, r6, #24320	; 0x5f00	
svcpl	0x00544341		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
eorcc	r5, r0, pc, asr pc		
cmppl	r0, #0, 16		
stclmi	15, cr4, [r3, #-380]	; 0xfffffe84	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r3, asr #32		
ldrbpl	r5, [pc, #-3840]	; 1b80 <CRValMmuCac+0xb7b>	
svcpl	0x00524553		
strbmi	r4, [r2, #-332]	; 0xfffffeb4	
subspl	r5, r0, #76, 30	; 0x130	
stmdapl	r9, {r0, r2, r6, r9, sl, lr}^		
eoreq	r5, r0, pc, asr pc		
strbtvc	r5, [r1], #-3935	; 0xfffff0a1	
rsbvs	r7, r9, #116, 4	; 0x40000007	
svcpl	0x00657475		
stfvse	f6, [ip], #-436	; 0xfffffe4c	
svcpl	0x005f636f		
cmppl	r8, #32		
stmdbmi	r9, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbpl	r5, [r4], #-3907	; 0xfffff0bd	
ldrbmi	r5, [r2, #-3922]	; 0xfffff0ae	
cmpmi	r2, r1, asr #8		
ldrbmi	r4, [pc, #-2883]	; 1f7d <CRValMmuCac+0xf78>	
subpl	r5, pc, #536870917	; 0x20000005	
ldmdacc	r0!, {r5, r8, ip, sp}		
cmppl	pc, #52	; 0x34	
svcpl	0x00455a49		
strbmi	r5, [r4, #-3924]	; 0xfffff0ac	
subpl	r4, r1, #17152	; 0x4300	
eoreq	r4, r0, r5, asr #8		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
cmpmi	sp, pc, asr r4		
svcpl	0x00534e5f		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
ldrtcc	r3, [r0], #-56	; 0xffffffc8	
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00545358		
cmpmi	r2, r0, asr ip		
		; <UNDEFINED> instruction: 0x465f4252	
svcpl	0x004c4941		
		; <UNDEFINED> instruction: 0x464c4553	
ldrbpl	r4, [r3], #-1364	; 0xfffffaac	
ldrcc	r3, [r2, -r0, lsr #2]!		
stmdapl	r0, {r1, r2, r4, r5, sl, fp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
cmpmi	r3, ip, asr #4		
movtmi	r4, #22595	; 0x5843	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
eorscc	r3, r0, r2, lsr r0		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
eorvc	r4, r8, r4, asr sp		
eorcs	r7, r9, r4, ror r2		
eorvc	r2, r8, r8, lsr #12		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
svcvs	0x006c5f2e		
strbtvc	r6, [ip], #-355	; 0xfffffe9d	
svcpl	0x00656d69		
stmdbcs	r6!, {r1, r5, r6, r8, sl, ip, sp, lr}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
		; <UNDEFINED> instruction: 0x465f5253	
ldfmie	f5, [pc, #-292]	; 2a6c <_HEAP_SIZE+0xa6c>	
subcs	r4, r5, pc, asr #8		
teqcc	r1, r0, lsr r8		
strbpl	r4, [lr], #-2304	; 0xfffff700	
cfldrdmi	mvd3, [pc, #-216]	; 2ac8 <_HEAP_SIZE+0xac8>	
svcpl	0x00205841		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cfldrdmi	mvd3, [pc, #-216]	; 2ad4 <_HEAP_SIZE+0xad4>	
svcpl	0x005f5841		
strbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x004e4947		
svcpl	0x00445453		
svcpl	0x00002043		
svcpl	0x0051515f		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
eorcc	r5, r0, pc, asr pc		
ldrbvc	r5, [pc], #-0	; 2bd0 <_HEAP_SIZE+0xbd0>	
stmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^		
svccs	0x00222072		
rsbscs	r6, r0, #116, 26	; 0x1d00	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
eorseq	r2, r5, r5, lsr r0		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
movtpl	r4, #61251	; 0xef43	
ldmdbvc	r4!, {r2, r4, r6, fp, sp}^		
		; <UNDEFINED> instruction: 0x762c6570	
eorcs	r7, r9, r1, ror #4		
ldmdbvc	r4!, {r3, r5, fp, sp}^		
stmdacs	r9!, {r4, r5, r6, r8, sl, sp, lr}		
ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbtvc	r7, [r0], #-1134	; 0xfffffb92	
ldmdbcs	r4!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
cdpvs	3, 6, cr6, cr15, cr8, {1}		
		; <UNDEFINED> instruction: 0x76207473	
rsbcs	r6, r4, pc, ror #18		
strtvc	r2, [r8], -sl, lsr #18		
stmdbcs	r9!, {r0, r5, r6, r9, ip, sp, lr}		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r8, r7, lsr pc		
subscc	r4, pc, r4, asr #6		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r7, lsr r1		
cmppl	r0, #0, 16		
cmpmi	r4, #1593835520	; 0x5f000000	
svcpl	0x00305f30		
svcpl	0x00544e49		
strtcc	r4, [r0], #-1097	; 0xfffffbb7	
svcpl	0x005f0032		
svcpl	0x004c4244		
svcpl	0x004e494d		
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, sp}		
rsbsvs	r6, r5, #100, 30	; 0x190	
eorcc	r6, r9, #108, 10	; 0x1b000000	
ldrcc	r3, [r2, #-558]!	; 0xfffffdd2	
ldmdacc	r3!, {r4, r5, r8, r9, sl, ip, sp}		
eorscc	r3, r5, r5, lsr r8		
teqcc	r0, r7, lsr r2		
teqcc	sp, #52, 10	; 0xd000000	
stmdbcs	ip, {r4, r5, fp, ip, sp}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
cfldr64mi	mvdx5, [r4], {95}	; 0x5f	
movtpl	r5, #8002	; 0x1f42	
eorcs	r4, r0, #1224736768	; 0x49000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
eorscs	r2, r2, #44	; 0x2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, #284	; 0x11c	
rsbvc	r2, r3, #57	; 0x39	
svcpl	0x005f0039		
cmpmi	r5, #1136	; 0x470	
strbpl	r5, [r1], #-95	; 0xffffffa1	
strbmi	r4, [ip, #-2115]	; 0xfffff7bd	
svcpl	0x004c4556		
eorseq	r2, r1, pc, asr r0		
movtmi	r5, #32607	; 0x7f5f	
cmpmi	r8, r3, asr #30		
cmppl	pc, #360710144	; 0x15800000	
svcpl	0x00434e59		
subpl	r4, sp, r3, asr #30		
svcpl	0x00455241		
svcpl	0x00444e41		
subpl	r5, r1, r3, asr r7		
teqcc	r0, pc, asr r8		
cmppl	r0, #0, 16		
stclmi	7, cr4, [r5, #-380]	; 0xfffffe84	
cmpmi	r2, r1, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r4, r0, r0, lsr r3		
svcpl	0x005f0030		
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
cmnvs	r5, #115	; 0x73	
		; <UNDEFINED> instruction: 0x6665645f	
strbtvs	r6, [r5], #-3689	; 0xfffff197	
subspl	r0, r8, #32		
ldrbmi	r4, [pc], -r5, asr #14		
strbmi	r5, [r9], #-848	; 0xfffffcb0	
cmpmi	r2, #-1073741801	; 0xc0000017	
cmpmi	sp, r8, asr #30		
stmdacs	r0!, {r0, r1, r4, r6, r8, r9, fp, lr}		
subcs	r7, r6, r0, lsr r8		
		; <UNDEFINED> instruction: 0x46203c3c	
strbmi	r5, [r9], #-848	; 0xfffffcb0	
cmpmi	r2, #-1073741801	; 0xc0000017	
stmdbmi	r2, {r3, r6, r8, r9, sl, fp, ip, lr}^		
movwvc	r2, #2388	; 0x954	
sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30	
teqvc	r0, #112, 18	; 0x1c0000	
smcvs	14116	; 0x3724	
cfstr64vs	mvdx6, [r3, #-460]!	; 0xfffffe34	
svcpl	0x005f0070		
cdpvs	15, 6, cr6, cr14, cr14, {3}		
stmdacs	ip!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^		
svcpl	0x00202978		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x005f2828		
cdpvs	15, 6, cr6, cr14, cr14, {3}		
svcpl	0x006c6c75		
ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, fp, sp}^		
svcpl	0x00002929		
submi	r4, r4, #24320	; 0x5f00	
cmpmi	sp, ip, asr #30		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldmdbcc	r7!, {r0, r4, r5, r9, sl, fp, sp}		
teqcc	r9, #57671680	; 0x3700000	
ldmdacc	r4!, {r0, r4, r5, r8, r9, ip, sp}		
teqcc	r3, r6, lsr r2		
blcs	1950a9c <__undef_stack+0x1839f3c>		
ldcmi	0, cr3, [r8], #-204	; 0xffffff34	
cmppl	r0, #0, 16		
subsmi	r5, r3, #398458880	; 0x17c00000	
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r6, r0, lsr #14		
svcpl	0x00545358		
		; <UNDEFINED> instruction: 0x46494650	
cmpmi	ip, pc, asr #30		
svcmi	0x005f4b43		
cmpmi	r4, r6, asr #30		
strcc	r4, [r0, #-340]!	; 0xfffffeac	
subeq	r3, ip, r0, lsr r1		
mcrrmi	15, 5, r5, ip, cr15		
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
cmpmi	sp, sp, asr #30		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46375830	
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
ldclcs	6, cr4, [r0, #-280]	; 0xfffffee8	
stfmie	f3, [ip], {51}	; 0x33	
svcpl	0x005f004b		
subpl	r4, r6, #76, 24	; 0x4c00	
svcpl	0x00544341		
svcpl	0x004e494d		
stccs	0, cr2, [r8, #-380]!	; 0xfffffe84	
ldcmi	14, cr2, [r5], #-192	; 0xffffff40	
eorcc	r5, sp, ip, asr #4		
cfstr64mi	mvdx3, [ip], {46}	; 0x2e	
stmdapl	r0, {r1, r4, r6, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00494641		
svcpl	0x00535f30		
svcpl	0x00495841		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
ldmdacc	r0!, {r3, r4, r5, ip, sp}		
subeq	r4, r6, r6, asr #12		
strbmi	r5, [ip], #-3935	; 0xfffff0a1	
ldclmi	12, cr4, [pc, #-264]	; 2d70 <_HEAP_SIZE+0xd70>	
ldrbmi	r4, [pc, #-3657]	; 2033 <_HEAP_SIZE+0x33>	
svcpl	0x005f5058		
teqcc	sp, r0, lsr #16		
ldmdbcs	r1!, {r4, r5, r9, ip, sp}		
cmpmi	r0, r0, lsl #16		
subspl	r5, r3, r2, asr pc		
svcpl	0x00305f49		
svcpl	0x00495053		
		; <UNDEFINED> instruction: 0x56414c53	
cdpmi	15, 4, cr5, cr15, cr5, {2}		
eorcc	r5, r0, ip, asr #18		
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldmdbpl	r4, {r1, r2, r3, r6, sl, ip, lr}^		
svcpl	0x00534550		
stmdbmi	r6, {r2, r6, r8, sl, lr}^		
svcpl	0x0044454e		
svcpl	0x0000205f		
cfstrdmi	mvd4, [r2], {95}	; 0x5f	
mcrmi	13, 2, r4, cr9, cr15, {2}		
svcpl	0x0030315f		
svcpl	0x00505845		
stccs	0, cr2, [r8, #-380]!	; 0xfffffe84	
ldmdbcs	r7!, {r0, r1, r4, r5, ip, sp}		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
movtmi	r4, #39263	; 0x995f	
cmpmi	r2, pc, asr r4		
smlsldmi	r5, r5, pc, r2	; <UNPREDICTABLE>	
movtpl	r5, #21087	; 0x525f	
ldrbmi	r5, [pc, #-1093]	; 2aa7 <_HEAP_SIZE+0xaa7>	
subpl	r5, pc, #536870917	; 0x20000005	
ldmdacc	r0!, {r5, r8, ip, sp}		
svcpl	0x005f0032		
cmpmi	r2, r5, asr r6		
cfldrdmi	mvd5, [pc, #-268]	; 2df4 <_HEAP_SIZE+0xdf4>	
svcpl	0x005f4e49		
eorcc	r3, lr, r0, lsr #32		
svcpl	0x00005255		
svcpl	0x00434347		
ldrbmi	r5, [r2], #-1104	; 0xfffffbb0	
svcpl	0x00464649		
stmdapl	r0, {r2, r4, r6, sp}		
cmppl	pc, #80, 6	; 0x40000001	
ldrbpl	r5, [pc], #-1347	; 2f24 <_HEAP_SIZE+0xf24>	
ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbcc	r2!, {r2, r6, sp}		
ldmdbpl	r3, {r8, r9, sl, fp, ip, lr}^		
strbmi	r5, [r6, #-3923]	; 0xfffff0ad	
subspl	r5, r5, #1090519040	; 0x41000000	
ldmdami	pc, {r0, r2, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0020		
svcpl	0x00544c46		
svcpl	0x004e494d		
ldrbmi	r3, [pc, #-49]	; 2f1f <_HEAP_SIZE+0xf1f>	
svcpl	0x005f5058		
teqcc	sp, #32, 16	; 0x200000	
svcpl	0x00002937		
mcrmi	5, 2, r5, cr9, cr15, {2}		
svcpl	0x00323354		
svcpl	0x0058414d		
eorscc	r2, r4, #95	; 0x5f	
		; <UNDEFINED> instruction: 0x36393439	
ldrcc	r3, [r9, #-567]!	; 0xfffffdc9	
mcrmi	12, 0, r4, cr0, cr5, {2}		
subscs	r4, r9, r2, asr #4		
subspl	r0, r8, #56	; 0x38	
ldclmi	7, cr4, [pc, #-276]	; 2e70 <_HEAP_SIZE+0xe70>	
cmpcc	r2, r6, asr r6		
eorseq	r6, r6, r0, lsr #6		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcmi	0x0052544e		
cmpmi	r8, ip, asr #30		
strbpl	r4, [r9], #-607	; 0xfffffda1	
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r2, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00343654		
subscs	r4, r8, sp, asr #2		
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
ldrbcc	r5, [r4], -r1, asr #6		
cmpmi	sp, r4, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
svcpl	0x006c6958		
stmdavs	pc!, {r1, r2, r3, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
cmpvs	r4, ip, ror #16		
eorcs	r6, r9, r4, ror r1		
svcpl	0x006c6958		
stmdbvs	r4!, {r0, r2, r6, r9, sl, fp, sp, lr}^		
ldrbvc	r6, [r3, -r1, ror #28]		
eorscc	r7, r3, #97	; 0x61	
strbtvc	r4, [r1], #-1064	; 0xfffffbd8	
stmdapl	r0, {r0, r5, r6, r8, fp, sp}		
svcpl	0x00474552		
ldmdbmi	r3, {r1, r2, r6, ip, lr}^		
cmpmi	r6, r4, asr #30		
mcrmi	9, 2, r4, cr1, cr2, {2}		
stmdbmi	r2, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
strtcc	r2, [r8], #-84	; 0xffffffac	
svcpl	0x005f0029		
svcpl	0x00514455		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
eorcc	r5, r0, pc, asr pc		
ldrbmi	r5, [pc], #-3840	; 3028 <_HEAP_SIZE+0x1028>	
ldclmi	12, cr4, [pc, #-264]	; 2f24 <_HEAP_SIZE+0xf24>	
svcpl	0x00544e41		
svcpl	0x00474944		
teqcc	r5, #95	; 0x5f	
cmppl	pc, #0, 30		
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
stmdbmi	sp, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
ldmdapl	r0!, {r3, r5, r8, sl, fp, sp}		
ldmdami	r7!, {r0, r4, r5, ip, lr}		
ldmdapl	r0!, {r0, r1, r3, r6, r8, sl, fp, sp}		
ldmdami	r7!, {r0, r4, r5, ip, lr}		
svcpl	0x0000294b		
movtmi	r4, #14175	; 0x375f	
svcmi	0x0054415f		
svcpl	0x0043494d		
cmpmi	r8, r7, asr r3		
svcpl	0x00545f52		
blmi	10d6da4 <__undef_stack+0xfc0244>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
eorseq	r2, r2, r5, asr #32		
subspl	r5, r3, #380	; 0x17c	
ldmdavc	r0!, {r2, r6, sp}		
ldrtcc	r3, [r0], #-48	; 0xffffffd0	
ldrbmi	r5, [pc], -r0, lsl #30		
stmdbmi	r4, {r1, r6, r8, r9, ip, lr}^		
ldmdbcs	r3!, {r2, r6, fp, sp}^		
rsbsvc	r7, r4, #32, 6	; 0x80000000	
rsbscs	r6, r4, r5, ror r3		
cmnvs	r8, pc, asr pc		
movwpl	r6, #2915	; 0xb63	
strbpl	r4, [pc, #-1108]	; 2c54 <_HEAP_SIZE+0xc54>	
movtpl	r5, #40788	; 0x9f54	
		; <UNDEFINED> instruction: 0x3753505f	
subpl	r5, r1, #398458880	; 0x17c00000	
stmdapl	r0, {r2, r4, r6, sp}		
		; <UNDEFINED> instruction: 0x465f5350	
strbcc	r4, [r1, #-1872]	; 0xfffff8b0	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003636		
cfstr64mi	mvdx5, [ip], {95}	; 0x5f	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
stmdbmi	sp, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
ldrpl	r2, [r0, #-3632]!	; 0xfffff1d0	
subeq	r4, fp, ip, asr #24		
mcrmi	15, 2, r5, cr9, cr15, {2}		
cmpmi	r7, #84, 30	; 0x150	
svcpl	0x00524148		
subcs	r5, r8, r4, asr pc		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
movtmi	r4, #39263	; 0x995f	
subpl	r4, r4, #-1073741801	; 0xc0000017	
cmpmi	r5, pc, asr r2		
movtmi	r4, #4676	; 0x1244	
subpl	r5, r5, #300	; 0x12c	
subscs	r4, r2, r2, asr pc		
		; <UNDEFINED> instruction: 0x36383031	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00315f43		
svcpl	0x00435454		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
teqcc	r1, r1, lsr r1		
teqcc	r1, r1, lsr r1		
svcpl	0x005f0035		
movtcc	r4, #13636	; 0x3544	
subpl	r5, r5, r2, lsr pc		
svcmi	0x004c4953		
subscs	r5, pc, lr, asr #30		
		; <UNDEFINED> instruction: 0x362d4531	
svcpl	0x00004644		
subpl	r4, r1, #312	; 0x138	
strtvc	r5, [r0], -r7, asr #6		
rsbeq	r6, r4, pc, ror #18		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
ldrbmi	r5, [pc], #-579	; 3170 <_HEAP_SIZE+0x1170>	
strbpl	r4, [r1, #-1605]	; 0xfffff9bb	
cdpmi	4, 5, cr5, cr15, cr12, {2}		
stmdacs	r0!, {r0, r6, r9, sl, fp, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
ldmdbcs	r5!, {r5, r9, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
ldmdbmi	r6, {r2, r6, r8, fp, lr}^		
cfldr64mi	mvdx4, [pc, #-272]	; 3088 <_HEAP_SIZE+0x1088>	
subcs	r5, fp, r1, asr #6		
ldrbtmi	r3, [r8], -r8, lsr #32		
eorscs	r3, ip, r0, lsr #24		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46564d5f	
ldrbmi	r3, [pc], #-82	; 31b0 <_HEAP_SIZE+0x11b0>	
strbmi	r5, [r9], #-1609	; 0xfffff9b7	
stmdbmi	r2, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00002954		
cmpmi	r8, r7, asr r3		
svcpl	0x00545f52		
stmdbmi	r6, {r2, r6, r8, sl, lr}^		
subcs	r4, r4, lr, asr #10		
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, #380	; 0x17c	
ldrtcc	r3, [r7], #-1073	; 0xfffffbcf	
ldrtcc	r3, [r6], #-824	; 0xfffffcc8	
svcpl	0x005f0037		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
eoreq	r7, r0, pc, asr r4		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subpl	r5, r1, #398458880	; 0x17c00000	
svcpl	0x00305f54		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
subpl	r5, r1, #398458880	; 0x17c00000	
ldmdbmi	pc, {r2, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
ldrbmi	r5, [pc], #-577	; 3220 <_HEAP_SIZE+0x1220>	
lfmmi	f5, 2, [pc, #-272]	; 3114 <_HEAP_SIZE+0x1114>	
subsmi	r4, pc, #4416	; 0x1140	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00495841		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x00305f52		
movtmi	r4, #64579	; 0xfc43	
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r1, sl, asr r0		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
svcpl	0x006c6958		
ldrbvs	r7, [r3, #-833]!	; 0xfffffcbf	
svcvs	0x004e7472		
stmdbvs	pc!, {r1, r2, r3, r5, r6, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
stmdavc	r5, {r2, r5, r6, fp, sp}^		
cmnvc	r5, #112, 4		
mcrvs	9, 3, r6, cr15, cr3, {3}		
rsbscs	r2, fp, r9, lsr #32		
stmdacs	r0!, {r0, r3, r5, r6, r9, sl, sp, lr}		
rsbsvc	r7, r0, #4521984	; 0x450000	
ldmdbvs	r3!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^		
eorcs	r6, r9, pc, ror #28		
ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sp}^		
movtvc	r5, #8044	; 0x1f6c	
ldrbtvc	r6, [r2], #-1395	; 0xfffffa8d	
strbtvc	r7, [r1], #-1107	; 0xfffffbad	
stccc	3, cr7, [r0, #-468]!	; 0xfffffe2c	
mcrrmi	8, 2, r5, r9, cr0		
cmppl	r3, #-1073741801	; 0xc0000017	
svcpl	0x00545245		
strbmi	r4, [lr, #-3918]	; 0xfffff0b2	
rsbscs	r2, sp, fp, lsr r0		
ldrbvs	r6, [r3, #-3173]!	; 0xfffff39b	
stmdapl	r0!, {r5, r8, r9, fp, ip, sp, lr}		
cmpmi	pc, r9, ror #24		
rsbvc	r7, r5, #-872415231	; 0xcc000001	
svcpl	0x005f2874		
strbmi	r4, [ip, #-2374]	; 0xfffff6ba	
eorcs	r5, ip, pc, asr pc		
stmdbmi	ip, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f454e		
stmdapl	r0!, {r0, r3, r5, r8, r9, fp, ip, sp}		
cmpmi	pc, r9, ror #24		
rsbvc	r7, r5, #-872415231	; 0xcc000001	
cmnvs	r4, r4, ror r3		
rsbscs	r7, r3, r4, ror r5		
ldmdbmi	r8, {r0, r2, r3, r4, r5, sp}^		
movtpl	r5, #8012	; 0x1f4c	
ldrbpl	r4, [r2], #-1363	; 0xfffffaad	
movtmi	r4, #16223	; 0x3f5f	
ldrbmi	r5, [r2, #-597]	; 0xfffffdab	
eorvc	r3, r0, #68, 22	; 0x11000	
rsbsvc	r7, r5, #1694498816	; 0x65000000	
blcc	c0b4cc <__undef_stack+0xaf496c>		
stcvc	13, cr7, [r0, #-128]!	; 0xffffff80	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
svcpl	0x0043495f		
svcpl	0x00554f50		
eorcs	r5, r0, #603979777	; 0x24000001	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
eorscs	r2, r0, #44	; 0x2c	
subspl	r5, pc, r0, lsl #30		
ldrbmi	r4, [r4], -ip, asr #2		
svcpl	0x004d524f		
eoreq	r5, r0, r8, asr #30		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subpl	r4, r4, #1593835520	; 0x5f000000	
svcpl	0x00305f43		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	r2, r9, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r6		
svcpl	0x005f0030		
svcpl	0x00434347		
cfstrdmi	mvd5, [pc, #-260]	; 328c <_HEAP_SIZE+0x128c>	
ldrbpl	r4, [pc], #-841	; 3394 <_HEAP_SIZE+0x1394>	
svcpl	0x00545345		
svcpl	0x00444e41		
svcpl	0x00544553		
ldrbmi	r5, [r5, #-596]	; 0xfffffdac	
subcs	r4, ip, r6, asr r1		
mcrmi	0, 2, r0, cr9, cr1, {1}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
cmpcc	r4, r1, asr #6		
stmdbmi	sp, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
stccs	0, cr2, [r8, #-312]!	; 0xfffffec8	
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
cmpcc	r4, r1, asr #6		
cmpmi	sp, r6, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldmdbcs	r1!, {r0, r2, r3, r5, sp}		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
		; <UNDEFINED> instruction: 0x564e495f	
strbmi	r4, [r9], #-3137	; 0xfffff3bf	
subpl	r5, r1, #95	; 0x5f	
teqcc	r0, r1, asr #26		
svcpl	0x00004c35		
strbpl	r4, [ip], #-1631	; 0xfffff9a1	
cmppl	r0, #398458880	; 0x17c00000	
cdpmi	12, 4, cr4, cr15, cr9, {2}		
teqcc	r0, pc, asr pc		
eorscc	r3, r9, #-2147483637	; 0x8000000b	
ldmdacc	r2!, {r4, r5, r8, fp, ip, sp}		
eorscc	r3, r5, r9, lsr r5		
eorscc	r3, r1, #3604480	; 0x370000	
		; <UNDEFINED> instruction: 0x372d6535	
svcpl	0x005f0046		
cmpmi	r5, #1136	; 0x470	
strbmi	r4, [fp, #-2380]	; 0xfffff6b4	
svcmi	0x005f5f5f		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
subcs	r4, r6, r4, asr pc		
cmppl	r8, #49	; 0x31	
stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0	
strbmi	r5, [r2], #-3905	; 0xfffff0bf	
subspl	r4, r2, #398458880	; 0x17c00000	
strcc	r5, [r0, #-591]!	; 0xfffffdb1	
subeq	r3, ip, r2, lsr r7		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0038544e		
stmdbcs	r3!, {r0, r1, r6, fp, sp}^		
stmdapl	r0, {r5, r8, r9, sp, lr}		
ldrbmi	r5, [pc], #-1107	; 3454 <_HEAP_SIZE+0x1454>	
cmppl	pc, #1073741843	; 0x40000013	
movtpl	r5, #40775	; 0x9f47	
cmpmi	r4, pc, asr r3		
strbmi	r5, [r5], #-1106	; 0xfffffbae	
ldrtcc	r3, [r1], #-1312	; 0xfffffae0	
svcpl	0x005f004c		
cmppl	pc, #201326593	; 0xc000001	
svcmi	0x00505055		
svcpl	0x00535452		
stmdbmi	ip, {r0, r3, r6, r9, sl, fp, lr}^		
teqcc	r0, lr, asr #10		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmppl	r1, #55, 30	; 0xdc	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
subspl	r5, r3, pc, asr r1		
svcmi	0x004d5f49		
eorcc	r4, r0, r4, asr #10		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	sp, pc, asr r4		
svcpl	0x0047535f		
ldmdami	r4, {r1, r2, r3, r6, r8, r9, sl, fp, lr}^		
svcpl	0x00474e49		
cmpmi	pc, #84, 30	; 0x150	
stmdbmi	sp, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^		
teqcc	r5, r4, asr r0		
strpl	r4, [r0], #-3129	; 0xfffff3c7	
subcs	r5, r5, r2, asr r5		
subspl	r0, r8, r1, lsr r0		
ldrbmi	r5, [pc, -r1, asr #4]		
svcpl	0x004f4950		
mcrmi	15, 2, r5, cr9, cr0, {1}		
subspl	r4, r2, #84, 10	; 0x15000000	
svcpl	0x00545055		
movtpl	r5, #21072	; 0x5250	
subscs	r4, r4, r5, asr #28		
svcpl	0x005f0030		
cmpmi	r5, #1136	; 0x470	
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
mcrrmi	9, 5, r4, lr, cr15		
svcpl	0x00454e49		
eorseq	r2, r1, pc, asr r0		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction: 0x464f455a	
mcrmi	7, 2, r5, cr9, cr15, {2}		
svcpl	0x00545f54		
eorseq	r2, r4, pc, asr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
mrrcmi	3, 4, r4, pc, cr9	; <UNPREDICTABLE>	
svcpl	0x00454e49		
svcpl	0x0041564d		
subscs	r4, r5, r0, asr pc		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
teqvs	r0, #44	; 0x2c	
teqcc	r0, r5, lsr ip		
cmppl	r8, #34	; 0x22	
mrrcmi	15, 5, r5, r0, cr4		
subpl	r3, pc, r2, asr #4		
cmpmi	r6, r2, asr #30		
cmppl	pc, #18688	; 0x4900	
strbpl	r4, [r6], #-3141	; 0xfffff3bb	
subscs	r5, r4, r5, asr #6		
teqcc	r0, r1, lsr r3		
ldmdbmi	r5, {r2, r3, r6}^		
ldrtcc	r5, [r1], -lr, asr #8		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; 2658 <_HEAP_SIZE+0x658>	
cmpcc	r4, r9, asr #28		
cmpmi	sp, r6, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
ldrbpl	r5, [r4], #-3889	; 0xfffff0cf	
mcrrmi	15, 4, r5, r3, cr3		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
teqcc	r1, sl, asr r0		
teqcc	r1, r1, lsr r1		
eorseq	r3, r5, r1, lsr r1		
svcpl	0x00545358		
svcpl	0x00414d44		
ldmdbmi	pc, {r0, r1, r4, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>	
ldrbpl	r5, [r3], #-3923	; 0xfffff0ad	
ldrbmi	r5, [r0, #-79]	; 0xffffffb1	
teqcc	r5, r4, asr #32		
svcpl	0x00004c35		
strbvs	r6, [ip, #-1631]!	; 0xfffff9a1	
rsbsvc	r6, r2, #120, 2		
vldmdbpl	r0!, {d5-d20}		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
strbmi	r4, [lr], #-338	; 0xfffffeae	
cmpmi	pc, r4, lsr r8	; <UNPREDICTABLE>	
eorvc	r4, r8, r4, asr #8		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction: 0x77656e5f	
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}		
strbtvs	r5, [r1], #-3886	; 0xfffff0d2	
stmdapl	r0, {r2, r5, r6, r8, fp, sp}		
svcpl	0x00524150		
		; <UNDEFINED> instruction: 0x46434458	
svcpl	0x00305f47		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
		; <UNDEFINED> instruction: 0x37303038	
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00535058		
cmpmi	r7, r6, asr #32		
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
svcpl	0x0030535f		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtcc	r3, [r8], #-32	; 0xffffffe0	
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^		
svcpl	0x00305f4f		
ldrbmi	r5, [pc], #-841	; 3664 <_HEAP_SIZE+0x1664>	
subcs	r4, ip, r5, asr r1		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00525350		
cmpmi	r4, r4, asr #2		
svcmi	0x0042415f		
cfldrdmi	mvd5, [pc, #-328]	; 3538 <_HEAP_SIZE+0x1538>	
subcs	r4, r5, pc, asr #8		
		; <UNDEFINED> instruction: 0x37317830	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmppl	r9, #2080374785	; 0x7c000001	
svcpl	0x00454341		
mrrcmi	15, 4, r4, pc, cr14	; <UNPREDICTABLE>	
subcs	r4, fp, pc, asr #6		
teqcc	r5, r1, lsr r3		
subspl	r0, r8, ip, asr #32		
ldrbpl	r5, [pc], #-577	; 36a8 <_HEAP_SIZE+0x16a8>	
strbpl	r5, [r3], #-589	; 0xfffffdb3	
svcpl	0x00305f52		
movtmi	r4, #64579	; 0xfc43	
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
subspl	r2, r8, sl, asr r0		
cmpmi	pc, r1, asr #4		
ldrbpl	r4, [pc], #-2392	; 36c8 <_HEAP_SIZE+0x16c8>	
subpl	r4, r5, #4672	; 0x1240	
cmpmi	pc, #95	; 0x5f	
blmi	10d7404 <__undef_stack+0xfc08a4>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	121b420 <__undef_stack+0x11048c0>		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
cdpmi	5, 4, cr4, cr1, cr12, {2}		
svcpl	0x0043445f		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
cmpmi	r6, pc, asr sp		
movtmi	r5, #61535	; 0xf05f	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
teqvs	r0, #14080	; 0x3700	
eorcs	r3, ip, r1, lsr r0		
svcpl	0x00002231		
mcrmi	12, 2, r4, cr15, cr15, {2}		
svcmi	0x004c5f47		
ldclmi	7, cr4, [pc, #-312]	; 35ec <_HEAP_SIZE+0x15ec>	
svcpl	0x005f5841		
eorscc	r3, r2, #32, 18	; 0x80000	
eorscc	r3, r7, #-872415232	; 0xcc000000	
ldmdacc	r6!, {r4, r5, r8, r9, ip, sp}		
		; <UNDEFINED> instruction: 0x37373435	
		; <UNDEFINED> instruction: 0x37303835	
stmdapl	r0, {r2, r3, r6, sl, fp, lr}		
subspl	r5, pc, #1392508928	; 0x53000000	
movtpl	r4, #38725	; 0x9745	
svcpl	0x00524554		
svcmi	0x00525245		
ldrtcc	r2, [r1], #-82	; 0xffffffae	
ldrbpl	r0, [pc], -ip, asr #32		
strbpl	r4, [r1], #-3151	; 0xfffff3b1	
subcs	r4, r5, r9, asr #24		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
cmnvc	r0, #0, 6		
stmdacs	r9!, {r0, r3, r5, r6, sl, sp, lr}^		
svcpl	0x005f2029		
svcpl	0x006d7361		
svcpl	0x005f205f		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
eorcs	r5, r8, #380	; 0x17c	
ldmdbvs	r3!, {r0, r1, r5, r6, ip, sp, lr}^		
stclpl	9, cr0, [r9], #-400	; 0xfffffe70	
eoreq	r2, r9, lr, ror #4		
subpl	r5, pc, #380	; 0x17c	
svcpl	0x00524544		
ldrbpl	r4, [r4], #-2380	; 0xfffff6b4	
ldrbmi	r4, [pc, #-1356]	; 3258 <_HEAP_SIZE+0x1258>	
cmpmi	r9, lr, asr #8		
subscs	r5, pc, lr, asr #30		
ldrtcc	r3, [r3], #-561	; 0xfffffdcf	
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
mcrmi	9, 2, r4, cr7, cr3, {2}		
stmdacs	sp, {r0, r1, r2, r6, r8, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
cmnvs	r7, lr, lsr #30		
svcpl	0x00616d6d		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdbcs	sp!, {r0, r1, r2, r5, r6, r8, sp, lr}^		
ldrbpl	r5, [pc, #-3840]	; 28ec <_HEAP_SIZE+0x8ec>	
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00343654		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
stcvs	15, cr5, [r0], #-380	; 0xfffffe84	
rsbcs	r6, r7, pc, ror #28		
strbvs	r6, [lr, -ip, ror #30]!		
cmnvc	lr, #32, 10	; 0x8000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
cdpvs	0, 6, cr2, cr9, cr4, {3}		
subspl	r0, r8, r4, ror r0		
subspl	r5, pc, r1, asr #4		
subspl	r3, pc, r3, asr r7	; <UNPREDICTABLE>	
subscc	r5, pc, sp, asr #10		
strbpl	r5, [sp, #-95]	; 0xffffffa1	
svcpl	0x00535f31		
svcpl	0x00495841		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqcc	r9, #56, 16	; 0x380000	
subeq	r4, r6, r6, asr #12		
stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>	
svcvs	0x00762044		
stmdapl	r0, {r0, r3, r5, r6, sl, sp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
movtmi	r4, #54095	; 0xd34f	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r3, asr #32		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
cmpmi	r2, pc, asr r4		
stmdbmi	sp, {r1, r2, r3, r6, r8, r9, ip, lr}^		
mrcmi	15, 2, r5, cr5, cr4, {2}		
subspl	r4, r2, #68, 10	; 0x11000000	
teqcc	r0, r5, asr lr		
eorseq	r3, r3, r1, lsr r5		
mcrrmi	15, 5, r5, r6, cr15		
stmdbmi	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r7, asr #30		
svcpl	0x005f0036		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00343654		
svcpl	0x0058414d		
eorscc	r2, r9, #95	; 0x5f	
		; <UNDEFINED> instruction: 0x37333332	
		; <UNDEFINED> instruction: 0x36333032	
		; <UNDEFINED> instruction: 0x37343538	
eorscc	r3, r8, r7, lsr r5		
subeq	r4, ip, r7, lsr ip		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
strbpl	r5, [r1, #-3893]	; 0xfffff0cb	
svcmi	0x00435f58		
svcmi	0x0052544e		
eorvc	r2, r2, ip, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #2		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #2		
submi	r5, r4, #380	; 0x17c	
cmpmi	sp, ip, asr #30		
stmdapl	r5, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r0, asr pc	; <UNPREDICTABLE>	
ldrtcc	r3, [r2], #-49	; 0xffffffcf	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, #284	; 0x11c	
rsbvc	r2, r3, #54	; 0x36	
subspl	r0, r8, r6, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r2, r5, asr r3		
strbpl	r5, [lr, #-3923]	; 0xfffff0ad	
cdpmi	15, 4, cr5, cr9, cr13, {2}		
mcrmi	4, 2, r5, cr1, cr3, {2}		
subscs	r4, r3, r3, asr #10		
mrcvs	0, 3, r0, cr5, cr1, {1}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqvc	r0, #1694498816	; 0x65000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
svcpl	0x005f0064		
subpl	r4, r6, #76, 24	; 0x4c00	
svcpl	0x00544341		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
eorcc	r5, r0, pc, asr pc		
strbmi	r5, [r9, -r0, lsl #6]		
svcmi	0x0054415f		
svcpl	0x0043494d		
subscs	r4, r8, sp, asr #2		
ldrbpl	r5, [r3], #-3935	; 0xfffff0a1	
strbpl	r4, [lr], #-2372	; 0xfffff6bc	
subspl	r4, r8, pc, asr r5		
strbpl	r4, [lr], #-2344	; 0xfffff6d8	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
cmppl	r8, #41	; 0x29	
stclmi	15, cr5, [r5, #-336]	; 0xfffffeb0	
subspl	r4, pc, r1, asr #6		
ldrbmi	r5, [r3, #-577]	; 0xfffffdbf	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
ldcmi	0, cr3, [r6], #-192	; 0xffffff40	
svcpl	0x00444600		
ldmdacs	r4, {r0, r1, r4, r6, r8, sl, lr}^		
ldmdbcs	r0!, {r1, r2, r3, r5, r6, sl, fp, sp}^		
eorvc	r2, r8, r0, lsr #16		
ldrtvs	r2, [lr], -r9, lsr #26		
subsvs	r7, pc, #100, 6	; 0x90000001	
blpl	1ce0b60 <__undef_stack+0x1bca000>		
svccs	0x00296e28		
submi	r4, r4, #81788928	; 0x4e00000	
cfldrdpl	mvd5, [r3, #-292]	; 0xfffffedc	
eorscs	r7, sp, r0, lsr #24		
subcs	r3, ip, r8, lsr #2		
stmdacs	r0!, {r2, r3, r4, r5, sl, fp, ip, sp}		
eorcs	r6, r9, r8, lsr #28		
strbmi	r2, [lr], -r5, lsr #32		
strbpl	r4, [r9], #-580	; 0xfffffdbc	
stmdbcs	r9!, {r0, r1, r4, r6, r8, fp, sp}		
ldrbmi	r5, [pc, -r0, lsl #30]		
cfstr64mi	mvdx5, [r3], {78}	; 0x4e	
svcpl	0x00454b49		
ldrbmi	r5, [r3, #-3935]	; 0xfffff0a1	
svcmi	0x00495443		
eorseq	r2, r1, lr, asr #32		
mcrmi	5, 2, r5, cr9, cr8, {2}		
svcpl	0x00343654		
ldmdacs	r7, {r2, r3, r6, r8, r9, ip, lr}^		
stmdacs	r0!, {r3, r4, r5, r6, r8, fp, sp}		
cdpcs	8, 2, cr7, cr9, cr8, {1}		
ldrbvs	r6, [r7, #-3916]!	; 0xfffff0b4	
svcpl	0x00002972		
bpl	1258798 <__undef_stack+0x1141c38>		
svcpl	0x00464f45		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
svcpl	0x005f545f		
stmdapl	r0, {r5, sl, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
svcpl	0x0050435f		
strbmi	r4, [r3, #-833]	; 0xfffffcbf	
cmpmi	pc, #1275068417	; 0x4c000001	
subspl	r4, r4, #1264	; 0x4f0	
eorcs	r4, r0, #20224	; 0x4f00	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r1], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
eorscs	r2, r2, #44	; 0x2c	
ldrbmi	r5, [pc], #-3840	; 3a64 <_HEAP_SIZE+0x1a64>	
eorscc	r4, r1, #335544321	; 0x14000001	
cmpmi	sp, r8, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldmdbcc	r9!, {r0, r3, r4, r5, r9, sl, fp, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldrmi	r3, [r9, #-2361]!	; 0xfffff6c7	
ldrtcc	r3, [r4], #-310	; 0xfffffeca	
stmdapl	r0, {r2, r6, sl, fp, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
svcmi	0x0052505f		
strbmi	r5, [r6, #-3907]	; 0xfffff0bd	
subspl	r5, r5, #1090519040	; 0x41000000	
eorscs	r5, r0, r5, asr #30		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r1, lsr ip		
subspl	r0, r8, #34	; 0x22	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
stmdami	r3, {r0, r1, r6, r8, lr}^		
ldmdbpl	r4, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
eorcs	r4, r0, #80, 10	; 0x14000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
eorscs	r2, r1, #44	; 0x2c	
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, r1, asr #6		
ldmdbpl	r4, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r3, #55, 30	; 0xdc	
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
subscc	r5, pc, r5, asr #4		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
		; <UNDEFINED> instruction: 0x46313630	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
subspl	r4, r4, #1264	; 0x4f0	
bpl	17d6c8c <__undef_stack+0x16c012c>		
strbpl	r4, [r9], #-607	; 0xfffffda1	
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r8, lsr r0		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00363154		
subscs	r4, r8, sp, asr #2		
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
cmpcc	r4, r1, asr #6		
cmpmi	sp, r6, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldrbmi	r4, [r6, #-328]	; 0xfffffeb8	
stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
mcrmi	6, 2, r4, cr9, cr4, {2}		
subpl	r5, r1, #292	; 0x124	
subscs	r4, r9, r2, asr r1		
svcpl	0x005f0031		
svcpl	0x004d5241		
cdpmi	5, 4, cr4, cr15, cr14, {2}		
teqcc	r0, pc, asr pc		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cfldr64mi	mvdx3, [pc, #-196]	; 3af0 <_HEAP_SIZE+0x1af0>	
svcpl	0x004e4941		
svcpl	0x00424c54		
eorcs	r4, r0, #-2147483627	; 0x80000015	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #10		
eorcs	r3, ip, r5, lsr #32		
ldfcss	f3, [r5], #-396	; 0xfffffe74	
strbcc	r2, [r3, #-32]!	; 0xffffffe0	
eorscs	r2, r2, #44	; 0x2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r7, r7, asr #30		
eorscs	r3, r4, r2, asr r1		
eorseq	r3, r4, r2, ror r1		
svcvs	0x00665f5f		
strbtvc	r6, [r1], #-3442	; 0xfffff28e	
		; <UNDEFINED> instruction: 0x6772615f	
strbtvc	r6, [sp], #-1576	; 0xfffff9d8	
stmdbcs	r7!, {r0, r5, r6, r9, ip, sp, lr}^		
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcvs	0x00665f5f		
strbtvc	r6, [r1], #-3442	; 0xfffff28e	
		; <UNDEFINED> instruction: 0x6772615f	
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmnvs	r4, r6, ror #26		
stmdbcs	r9!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}		
subspl	r0, r8, r9, lsr #32		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
ldmdbmi	pc, {r0, r6, sl, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r7, #68	; 0x44	
cmppl	r0, #0, 16		
subpl	r5, r1, #95	; 0x5f	
ldrbpl	r4, [r2], #-3920	; 0xfffff0b0	
ldrbpl	r4, [r2], #-863	; 0xfffffca1	
cmpmi	r2, ip, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r4, r0, r0, lsr r5		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subspl	r4, r2, r0, asr r1		
subspl	r5, r4, pc, asr #4		
strbpl	r5, [r3], #-3923	; 0xfffff0ad	
subsmi	r4, pc, #20992	; 0x5200	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
svcpl	0x00535058		
subspl	r4, r2, r0, asr r1		
svcpl	0x0054524f		
lfmmi	f5, 2, [r4], {67}	; 0x43	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
subspl	r0, r8, #82	; 0x52	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbmi	r4, [lr], -r3, asr #30		
subsmi	r4, pc, #19136512	; 0x1240000	
svcpl	0x00455341		
subpl	r4, r4, #1090519040	; 0x41000000	
cmncc	r0, r0, lsr #4		
strtcc	r2, [r0], #-3125	; 0xfffff3cb	
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r5, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r4, r5, r9, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
svcpl	0x00444e41		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x0054554f		
svcmi	0x00525245		
ldrtcc	r2, [r1], #-82	; 0xffffffae	
subeq	r3, ip, r4, lsr r6		
svcpl	0x00545358		
strbmi	r4, [lr], #-334	; 0xfffffeb2	
ldrbpl	r4, [r0], #-3935	; 0xfffff0a1	
strbpl	r4, [pc], #-3679	; 3cf8 <_HEAP_SIZE+0x1cf8>	
subspl	r5, r5, pc, asr r3		
ldrbpl	r4, [r2], #-3920	; 0xfffff0b0	
teqcc	r0, r5, asr #8		
cfldrsmi	mvf3, [r5], #-208	; 0xffffff30	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00435845		
stmdacs	r0!, {r0, r2, r6, fp, ip, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
ldmdbcs	r1!, {r5, r8, r9, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
teqcc	r0, r1, lsr r3		
ldmdbmi	r5, {r0, r1, r4, r5}^		
ldrbmi	r5, [pc], -lr, asr #8		
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; 2e20 <_HEAP_SIZE+0xe20>	
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
cmpmi	sp, r8, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
usaxmi	r5, r3, pc	; <UNPREDICTABLE>	
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
ldrbpl	r0, [r8], #-55	; 0xffffffc9	
stmdapl	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
svcmi	0x00435f54		
subpl	r5, r1, #77	; 0x4d	
subpl	r5, pc, r5, asr #30		
mcrmi	9, 2, r4, cr15, cr4, {2}		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
ldrpl	r3, [r2, #-48]!	; 0xffffffd0	
svcpl	0x005f004c		
movtmi	r4, #7244	; 0x1c4c	
svcpl	0x004d5543		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, sp}		
teqcc	sp, #49	; 0x31	
blmi	1316e68 <__undef_stack+0x1200308>		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cfldr64mi	mvdx3, [pc, #-196]	; 3cec <_HEAP_SIZE+0x1cec>	
strbpl	r4, [r9], #-3663	; 0xfffff1b1	
ldrbpl	r5, [pc], -pc, asr #4		
subsmi	r4, pc, #335544321	; 0x14000001	
svcpl	0x00455341		
subpl	r4, r4, #1090519040	; 0x41000000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r2, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r0, r4, r5, r9, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
svcpl	0x0041565f		
subspl	r4, pc, r4, asr pc	; <UNPREDICTABLE>	
strbpl	r5, [pc], #-3905	; 3df4 <_HEAP_SIZE+0x1df4>	
svcpl	0x00524548		
eorvc	r2, r2, r2, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #12		
cmpcc	r4, r9, asr #28		
stmdacs	r3, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00202978		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	pc, #51380224	; 0x3100000	
eoreq	r7, r9, r8, lsr #16		
ldrbmi	r5, [r2], #-1104	; 0xfffffbb0	
svcpl	0x00464649		
subcs	r4, lr, sp, asr #18		
ldrbpl	r2, [r0], #-3368	; 0xfffff2d8	
		; <UNDEFINED> instruction: 0x46494452	
cmpmi	sp, r6, asr #30		
eorcs	r2, sp, r8, asr r0		
stmdapl	r0, {r0, r4, r5, r8, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
subspl	r7, pc, #116, 4	; 0x40000007	
rsbpl	r6, r4, #1073741849	; 0x40000019	
eormi	r6, r8, #26476544	; 0x1940000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
strtpl	r7, [ip], #-883	; 0xfffffc8d	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
cfldr64cs	mvdx6, [r2], #-392	; 0xfffffe78	
svcmi	0x00676552		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
stmdapl	r0!, {r2, r4, r5, r6, r8, fp, sp}		
ldmdbmi	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
ldmdacs	r2!, {r1, r2, r3, r5, r6, r8, r9, ip, sp}		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
eorcs	r2, fp, r9, lsr #32		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
cmnvc	r6, #82837504	; 0x4f00000	
blpl	1ce103c <__undef_stack+0x1bca4dc>		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
subscs	r2, sp, r2, ror r9		
eorpl	r2, r8, #43	; 0x2b	
strbvs	r6, [pc], -r5, ror #14		
strbtvc	r7, [r5], #-870	; 0xfffffc9a	
svcpl	0x00002929		
strbvs	r6, [r5, #-3679]!	; 0xfffff1a1	
cdpvs	15, 6, cr5, cr9, cr4, {3}		
rsbsvc	r7, r9, r4, ror r4		
svcpl	0x00007365		
cfstrdmi	mvd4, [r2], {95}	; 0x5f	
movtmi	r4, #21599	; 0x545f	
mcrrmi	13, 4, r4, r1, cr9		
smlsldmi	r4, r9, pc, r4	; <UNPREDICTABLE>	
teqcc	r0, pc, asr pc		
svcpl	0x005f0037		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
mrrcmi	6, 4, r4, pc, cr15	; <UNPREDICTABLE>	
svcpl	0x00474e4f		
strbmi	r4, [lr, -ip, asr #30]		
stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmpvc	pc, #0, 30		
strbtvs	r6, [lr], -r3, ror #2		
strbvs	r6, [fp, #-2412]!	; 0xfffff694	
strbtvc	r6, [sp], #-1576	; 0xfffff9d8	
sfmcs	f7, 2, [r7], #-388	; 0xfffffe7c	
cmnvc	r2, #1671168	; 0x198000	
rsbvc	r7, r1, #116, 12	; 0x7400000	
stmdbcs	r7!, {r0, r5, r6, r9, ip, sp, lr}^		
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcvs	0x00665f5f		
strbtvc	r6, [r1], #-3442	; 0xfffff28e	
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmnvs	r3, #380	; 0x17c	
svcpl	0x00666e61		
		; <UNDEFINED> instruction: 0x66202c5f	
rsbvc	r7, r1, #1828716544	; 0x6d000000	
strtvs	r2, [r0], -r7, ror #24		
ldrbtvc	r7, [r3], #-617	; 0xfffffd97	
cmnvs	r2, r6, ror r1		
stmdbcs	r9!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}		
svcpl	0x005f0029		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00343654		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
stcvs	15, cr5, [r0], #-380	; 0xfffffe84	
rsbcs	r6, r7, pc, ror #28		
strbvs	r6, [lr, -ip, ror #30]!		
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
stmdami	r3, {r8, r9, sl, ip, lr}^		
lfmmi	f5, 2, [pc, #-260]	; 3e88 <_HEAP_SIZE+0x1e88>	
svcpl	0x00205841		
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
lfmmi	f5, 2, [pc, #-260]	; 3e94 <_HEAP_SIZE+0x1e94>	
svcpl	0x005f5841		
ldrbmi	r4, [r5], -r0, lsl #4		
subscs	r4, sl, r3, asr r9		
ldrtcc	r3, [r2], #-49	; 0xffffffcf	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
		; <UNDEFINED> instruction: 0x46415f37	
svcpl	0x00325f49		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	r2, r9, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r4, r0, r0, lsr r1		
subspl	r0, pc, #48	; 0x30	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
movtpl	r4, #11615	; 0x2d5f	
smlsldpl	r5, pc, r2, r4	; <UNPREDICTABLE>	
cmppl	pc, #201326593	; 0xc000001	
ldrbmi	r4, [r4, #-340]	; 0xfffffeac	
rsbsvc	r7, r4, #40	; 0x28	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
cdpvs	14, 5, cr3, cr15, cr13, {1}		
svcpl	0x002e7765		
mcrvs	5, 3, r6, cr5, cr2, {3}		
ldclvs	14, cr2, [pc, #-464]	; 3e34 <_HEAP_SIZE+0x1e34>	
ldrbtvc	r7, [r2], #-866	; 0xfffffc9e	
cmnvc	r3, #29097984	; 0x1bc0000	
cmnvs	r4, pc, asr r3		
eoreq	r6, r9, r4, ror r5		
ldmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvc	r6, [pc], #-1389	; 401c <_HEAP_SIZE+0x201c>	
		; <UNDEFINED> instruction: 0x6665645f	
strbtvs	r6, [r5], #-3689	; 0xfffff197	
svcpl	0x005f0020		
svcpl	0x004d5241		
stmdami	r3, {r0, r6, r9, ip, lr}^		
svcmi	0x0052505f		
strbmi	r4, [ip, #-2374]	; 0xfffff6ba	
eorseq	r3, r5, r0, lsr #12		
svcpl	0x00545358		
strbmi	r4, [lr], #-334	; 0xfffffeb2	
subpl	r5, r1, #95	; 0x5f	
svcmi	0x004e5f54		
ldrbpl	r5, [r3, #-3924]	; 0xfffff0ac	
subpl	r5, pc, #80	; 0x50	
subcs	r4, r4, r4, asr r5		
ldrtcc	r3, [r4], #-1073	; 0xfffffbcf	
ldrbpl	r0, [r8], #-76	; 0xffffffb4	
strbmi	r5, [r4, #-3907]	; 0xfffff0bd	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84	
cmpmi	pc, #1342177284	; 0x50000004	
strbpl	r5, [lr], #-1359	; 0xfffffab1	
svcpl	0x00003220		
smlsldmi	r5, r9, pc, r3	; <UNPREDICTABLE>	
svcmi	0x0054415f		
svcpl	0x0043494d		
svcpl	0x0058414d		
teqcc	r2, pc, asr r0		
ldmdacc	r4!, {r2, r4, r5, r8, r9, sl, ip, sp}		
		; <UNDEFINED> instruction: 0x37343633	
ldmdapl	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x565f4953	
submi	r5, r9, #603979777	; 0x24000001	
strcc	r4, [r0, -ip, asr #10]!		
movwmi	r3, #48	; 0x30	
blmi	10d7ddc <__undef_stack+0xfc127c>		
movtpl	r4, #37983	; 0x945f	
svcmi	0x004c4c41		
subcs	r4, r4, r7, asr r5		
svcpl	0x005f0030		
cmppl	pc, #201326593	; 0xc000001	
cmpmi	r2, #331350016	; 0x13c00000	
ldrbmi	r5, [r9, -r5, asr #4]		
ldclmi	8, cr5, [pc, #-352]	; 3f6c <_HEAP_SIZE+0x1f6c>	
svcpl	0x005f4e49		
eorseq	r3, r1, r0, lsr #2		
svcvs	0x00625f5f		
strbvs	r6, [r4, #-3701]!	; 0xfffff18b	
svcpl	0x00002064		
mcrmi	7, 2, r5, cr9, cr15, {2}		
ldmdbpl	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
cmnvc	lr, #32, 10	; 0x8000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
cdpvs	0, 6, cr2, cr9, cr4, {3}		
subspl	r0, r8, #116	; 0x74	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cdpmi	6, 4, cr5, cr5, cr5, {2}		
ldmdbpl	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmppl	pc, #80, 10	; 0x14000000	
eorcs	r4, r0, #17664	; 0x4500	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r9], #-128	; 0xffffff80	
teqcc	r1, #32, 6	; 0x80000000	
eorscs	r2, r1, #44	; 0x2c	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	sp, pc, asr r5		
stmdbmi	sp, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [r2, #-3913]	; 0xfffff0b7	
ldrbmi	r4, [pc, #-1089]	; 3cff <_HEAP_SIZE+0x1cff>	
subpl	r5, pc, #536870917	; 0x20000005	
eorscc	r3, r0, r0, lsr #2		
svcpl	0x00004c33		
mcrvs	15, 3, r5, cr9, cr15, {2}		
strbvs	r5, [ip, #-3956]!	; 0xfffff08c	
ldmdacc	r4!, {r0, r5, r6, r8, r9, ip, sp, lr}^		
ldrbvs	r7, [pc], #-1119	; 415c <_HEAP_SIZE+0x215c>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
teqcc	r0, r5, ror #8		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	ip, pc, asr r6		
		; <UNDEFINED> instruction: 0x575f4853	
ldrbmi	r4, [r4, #-2386]	; 0xfffff6ae	
cmppl	r5, #2080374785	; 0x7c000001	
strbmi	r4, [lr], #-1360	; 0xfffffab0	
teqcc	r0, r5, asr #8		
ldcmi	3, cr3, [r0], #-196	; 0xffffff3c	
cmpmi	r0, r0, lsl #16		
stmdapl	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r5, [r1, #-3913]	; 0xfffff0b7	
cmppl	pc, #1090519040	; 0x41000000	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r5, r4, lsr r1		
strbmi	r4, [r6], -r6, asr #12		
cmpvc	pc, #0, 30		
strbtvs	r6, [pc], -r6, ror #10		
eorcs	r7, r9, r8, lsr #32		
eorvc	r2, r8, r8, lsr #16		
svcpl	0x003e2d29		
strbvs	r6, [r1, -r6, ror #24]!		
eorcs	r2, r6, r3, ror r0		
ldrbmi	r5, [r3, #-3935]	; 0xfffff0a1	
eorcs	r4, r9, pc, asr #12		
eorcc	r3, r0, r1, lsr #26		
subspl	r0, r8, r9, lsr #32		
cmpmi	pc, r1, asr #4		
cmppl	pc, r8, asr r9	; <UNPREDICTABLE>	
svcpl	0x00444155		
svcpl	0x00495053		
stmdbmi	r6, {r4, r5, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r4, [pc], #-3910	; 41f0 <_HEAP_SIZE+0x21f0>	
ldmdami	r4, {r0, r2, r6, ip, lr}^		
eorseq	r3, r6, r0, lsr #2		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
cdpmi	2, 5, cr5, cr15, cr3, {2}		
strbpl	r4, [r9], #-607	; 0xfffffda1	
eorscs	r2, r1, r0, lsr #16		
teqcc	r0, #60, 24	; 0x3c00	
svcpl	0x00002931		
strbpl	r4, [ip], #-1631	; 0xfffff9a1	
mcrmi	13, 2, r4, cr1, cr15, {2}		
stmdbmi	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r7, asr #30		
stmdapl	r0, {r1, r4, r5, sl, ip, sp}		
ldmdbmi	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
ldcmi	3, cr3, [r2], #-440	; 0xfffffe48	
strbvs	r2, [r1], #-2117	; 0xfffff7bb	
eorcs	r7, r9, r4, ror #4		
svcpl	0x006c6958		
eorscc	r6, r3, #1168	; 0x490	
strbtvs	r4, [r4], #-296	; 0xfffffed8	
svcpl	0x00002972		
ldfmie	f4, [r2, #-380]	; 0xfffffe84	
subscs	r4, r0, pc, asr r6		
svcpl	0x00003431		
cmpmi	ip, pc, asr r5		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
stmdapl	r0, {r0, r1, r4, r5, r9, ip, sp}		
cmppl	pc, #1392508928	; 0x53000000	
svcpl	0x00444e45		
svcmi	0x00525245		
ldmdacc	r2!, {r1, r4, r6, sp}		
svcpl	0x005f004c		
cmpvs	pc, #-2147483619	; 0x8000001d	
ldmdacs	r9!, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^		
ldmdbcs	r3!, {r2, r5, r6, sl, fp, sp}^		
subsvs	r5, pc, #32, 30	; 0x80	
strbtvc	r6, [ip], #-2421	; 0xfffff68b	
ldrbvc	r6, [pc], -r9, ror #28		
svcvs	0x00635f61		
strtvs	r7, [r8], #-2416	; 0xfffff690	
eoreq	r7, r9, ip, lsr #6		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
cmpmi	r4, #1593835520	; 0x5f000000	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, lr}^		
eorscc	r3, r1, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
svcmi	0x00525f52		
svcpl	0x00444e55		
ldrbmi	r4, [sl, #-3924]	; 0xfffff0ac	
stmdacs	r0!, {r1, r4, r6, r8, r9, sl, fp, lr}		
ldccc	0, cr2, [ip], #-204	; 0xffffff34	
ldmdbcs	r2!, {r5, r9, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
stmdbmi	r2, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
qsubcc	r2, r4, r8		
eorscs	r3, ip, r0, lsr #24		
eoreq	r3, r9, r2, lsr r9		
rsbsvc	r7, r0, #-1543503871	; 0xa4000001	
ldmdacs	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f2820		
rsbsvc	r7, r9, r3, ror #8		
svcvs	0x006c5f65		
rsbsvc	r6, r5, pc, ror #22		
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x00282629		
ldrbpl	r7, [pc, #-3152]	; 36d8 <_HEAP_SIZE+0x16d8>	
mcrrvc	15, 7, r5, ip, cr12		
svcpl	0x007c4e5f		
eoreq	r2, r9, r2, asr #18		
strbtvs	r6, [pc], -r6, ror #10		
eorcs	r7, r9, r8, lsr #32		
uhsaxvs	r5, r3, pc	; <UNPREDICTABLE>	
stmdacs	r6!, {r0, r2, r5, r6, r8, r9, sl, fp, sp, lr}^		
		; <UNDEFINED> instruction: 0x46002970	
ldrbmi	r5, [sl, #-3908]	; 0xfffff0bc	
eorvc	r4, r8, r2, asr pc		
svcpl	0x00282029		
ldrbtvc	r6, [r8], #-1375	; 0xfffffaa1	
ldmdbvs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^		
svcpl	0x005f6e6f		
svcvs	0x00762820		
stmdacs	r9!, {r0, r3, r5, r6, sl, sp, lr}		
ldmdbvs	r3!, {r0, r1, r3, r4, r5, r6, sp}^		
ldrbvc	r6, [pc], #-1402	; 4370 <_HEAP_SIZE+0x2370>	
ldmdbvs	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
stmdavs	r3!, {r0, r1, r3, r4, r5, sp}^		
bcs	820d00 <__undef_stack+0x70a1a0>		
ldclvs	15, cr5, [r4, #-380]!	; 0xfffffe84	
eorscs	r2, sp, r0, ror r0		
cmnvs	r8, r8, lsr #6		
stmdbcs	sl!, {r1, r4, r5, r6, sp}		
		; <UNDEFINED> instruction: 0x66203b70	
stmdacs	r0!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}		
rsbcs	r5, r9, pc, asr pc		
blcc	c0c490 <__undef_stack+0xaf5930>		
ldmdbvs	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
teqvc	r0, #32, 24	; 0x2000	
svcvs	0x00657a69		
bcs	a0c544 <__undef_stack+0x8f59e4>		
stmdbcs	r9!, {r3, r5, ip, sp, lr}		
blcs	acc4a0 <__undef_stack+0x9b5940>		
stmdbcs	r9!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f2a20		
blcs	1c1f990 <__undef_stack+0x1b08e30>		
eorscs	r2, sp, fp, lsr #32		
vstmdbvc	r0!, {d3-d26}		
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
svcpl	0x00524150		
subspl	r5, r3, r8, asr r1		
svcpl	0x00535049		
stmdbmi	ip, {r4, r5, r8, r9, sl, fp, ip, lr}^		
subpl	r4, r1, #327155712	; 0x13800000	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
subspl	r2, r8, r2, asr r0		
cmppl	r1, #332	; 0x14c	
mrrcmi	9, 5, r4, pc, cr0	; <UNPREDICTABLE>	
cmpmi	r5, r9, asr #28		
cmpmi	r2, r2, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
svcpl	0x00005244		
mcrvs	15, 3, r5, cr9, cr15, {2}		
svcpl	0x00363174		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
eorseq	r2, r1, r4, rrx		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r3, r5, lsr pc		
svcpl	0x00454843		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
mcrrmi	3, 5, r5, r5, cr15		
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, #13568	; 0x3500	
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
svcpl	0x00002230		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
blmi	1257560 <__undef_stack+0x1140a00>		
cmpmi	sp, r5, asr #30		
subsmi	r4, pc, #84, 16	; 0x540000	
strbpl	r4, [ip], #-2389	; 0xfffff6ab	
subspl	r4, pc, #1168	; 0x490	
subpl	r4, pc, r5, asr #24		
stmdapl	r0, {r0, r1, r4, r6, sp}		
cmpmi	pc, #80, 6	; 0x40000001	
svcpl	0x00304e41		
svcpl	0x00544e49		
strtcc	r4, [r0], -r9, asr #8		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
		; <UNDEFINED> instruction: 0x46524550	
mcrmi	13, 2, r4, cr15, cr15, {2}		
subpl	r5, pc, #1224736768	; 0x49000000	
strbpl	r4, [pc, #-863]	; 4139 <_HEAP_SIZE+0x2139>	
eorcs	r5, r0, #1308622848	; 0x4e000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r9], #-128	; 0xffffff80	
teqcc	r1, #32, 6	; 0x80000000	
eorscs	r2, r2, #44	; 0x2c	
cmpmi	r0, r0, lsl #16		
stmdapl	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r5, [r1, #-3913]	; 0xfffff0b7	
cmppl	pc, #1090519040	; 0x41000000	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84	
cmpmi	r2, pc, asr r4		
strbmi	r5, [r6, #-846]	; 0xfffffcb2	
stmdbmi	r2, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdacc	r0!, {r2, r4, r6, r8, r9, ip, lr}		
cmpmi	pc, r0, lsl #30		
mrcmi	13, 2, r4, cr15, cr2, {2}		
subcs	r4, lr, r5, asr #30		
svcpl	0x005f0031		
strbtvs	r6, [r5], #-1390	; 0xfffffa92	
usaxvc	r5, pc, pc	; <UNPREDICTABLE>	
stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^		
eoreq	r7, r0, r3, ror r4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
ldmdbmi	pc, {r0, r1, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
stmdacs	r0!, {r0, r1, r2, r3, r6, r8, r9, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
eoreq	r3, r9, r0, lsr #32		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r5, #-380]	; 0xfffffe84	
cmppl	r0, #67108865	; 0x4000001	
ldrbmi	r3, [pc, #-95]	; 44c5 <_HEAP_SIZE+0x24c5>	
svcpl	0x0054454e		
subpl	r4, r3, #21248	; 0x5300	
eorscc	r3, r0, pc, asr r1		
cmnvc	r0, #-805306364	; 0xd0000004	
		; <UNDEFINED> instruction: 0x5649445f	
eorseq	r2, r8, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
ldrbmi	r5, [r3], #-2143	; 0xfffff7a1	
cmppl	r0, #292	; 0x124	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
svcmi	0x00494453		
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmppl	r0, #0, 16		
subpl	r5, pc, pc, asr r4	; <UNPREDICTABLE>	
cmppl	r5, #-268435451	; 0xf0000005	
smlsldmi	r4, r6, pc, r3	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r9, r6, asr #16		
eorscc	r3, r0, r0, lsr r0		
cmppl	r0, #0, 16		
subpl	r4, pc, #2080374785	; 0x7c000001	
cmpmi	r0, r5, asr #30		
ldmdbpl	r4, {r1, r4, r6, r8, fp, lr}^		
mcrmi	15, 2, r5, cr9, cr0, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r2, r0, lsr #6		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r4, r5, lsr pc		
		; <UNDEFINED> instruction: 0x465f4154	
strbpl	r5, [ip], #-1345	; 0xfffffabf	
cmpmi	r4, pc, asr r3		
subscs	r5, r3, r4, asr r5		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, #-32]!	; 0xffffffe0	
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r0, lsr ip		
svcpl	0x005f0022		
movtcc	r4, #13636	; 0x3544	
stmdbmi	sp, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
pushcc	{r0, r4, r5, r8, sl, lr}		
subeq	r4, r6, r5, lsr r4		
cmppl	r5, pc, asr pc		
submi	r5, r6, #324	; 0x144	
svcpl	0x005f5449		
svcpl	0x00003820		
strbpl	r4, [ip], #-1631	; 0xfffff9a1	
mcrmi	13, 2, r4, cr9, cr15, {2}		
subspl	r4, r8, pc, asr r5		
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldrcc	r3, [r2, #-301]!	; 0xfffffed3	
ldrbpl	r0, [r8], #-41	; 0xffffffd7	
cmpmi	r3, r3, asr #30		
subspl	r5, r5, #80, 8	; 0x50000000	
svcmi	0x004d5f45		
svcmi	0x005f4544		
svcmi	0x00495450		
ldmdavc	r0!, {r1, r2, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r1, r0, lsr r0		
movwpl	r4, #3157	; 0xc55	
svcpl	0x004b4545		
subcs	r4, r4, r5, asr #28		
svcpl	0x005f0032		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
movtpl	r4, #5727	; 0x165f	
svcpl	0x00343654		
svcpl	0x0058414d		
ldmdacc	r1!, {r0, r1, r2, r3, r4, r6, sp}		
		; <UNDEFINED> instruction: 0x37363434	
		; <UNDEFINED> instruction: 0x37303434	
ldmdbcc	r0!, {r0, r1, r4, r5, r8, r9, sl, ip, sp}		
		; <UNDEFINED> instruction: 0x36313535	
cfldr64mi	mvdx3, [r5], {49}	; 0x31	
svcpl	0x005f004c		
ldrbmi	r5, [r4, #-2370]	; 0xfffff6be	
ldrbmi	r4, [r2], #-3935	; 0xfffff0a1	
svcpl	0x005f5245		
svcmi	0x005f5f20		
subpl	r4, r5, #1375731712	; 0x52000000	
strbpl	r4, [r9], #-3167	; 0xfffff3a1	
svcpl	0x00454c54		
stmdbmi	r4, {r0, r2, r6, r9, sl, fp, lr}^		
svcpl	0x005f4e41		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
cmpmi	r2, pc, asr r4		
strbmi	r5, [r6, #-846]	; 0xfffffcb2	
svcmi	0x00445f52		
teqcc	r0, lr, asr #10		
eorseq	r3, r2, r1, lsr r5		
		; <UNDEFINED> instruction: 0x4658455f	
mrcmi	14, 2, r4, cr15, cr5, {2}		
subpl	r5, r8, #1325400064	; 0x4f000000	
cdpvs	7, 2, cr5, cr8, cr15, {2}		
stclcs	13, cr6, [r5], #-388	; 0xfffffe7c	
strbtvc	r7, [pc], #-624	; 46c8 <_HEAP_SIZE+0x26c8>	
cdpvs	9, 2, cr2, cr0, cr15, {3}		
rsbcs	r6, r5, r1, ror #26		
strbtvc	r7, [pc], #-624	; 46d4 <_HEAP_SIZE+0x26d4>	
cdpmi	0, 5, cr2, cr15, cr15, {3}		
subpl	r5, r8, #1325400064	; 0x4f000000	
svcpl	0x0000574f		
mcrmi	5, 2, r5, cr9, cr15, {2}		
svcpl	0x00343654		
stmdbcs	r3!, {r0, r1, r6, fp, sp}^		
teqcs	r0, #32, 6	; 0x80000000	
mrrcmi	0, 2, r2, r5, cr3		
svcpl	0x005f004c		
strbvs	r6, [ip, #-883]!	; 0xfffffc8d	
rsbvc	r7, r5, #268435462	; 0x10000006	
ldmdbcs	r0!, {r1, r4, r5, r6, fp, sp}^		
strtvc	r2, [r8], -r0, lsr #16		
stmdbcs	r4!, {r0, r1, r2, r3, r5, r6, r8, fp, sp, lr}^		
ldmdbcs	r0!, {r3, r5, fp, sp}^		
ldrbvs	r3, [pc], -sp, lsr #28		
cmnvc	r7, #108, 2		
eorscs	r2, sp, r0, lsr #12		
svcpl	0x005f287e		
subspl	r4, r2, #348127232	; 0x14c00000	
cmppl	pc, #124, 30	; 0x1f0	
stmdbcs	r6, {r0, r2, r6, r8, r9, sl, fp, lr}^		
svcpl	0x00002929		
cmpmi	r2, pc, asr r6		
ldmdbmi	pc, {r0, r1, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r0, pc, asr r0		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r4, [r0, #-863]	; 0xfffffca1	
subpl	r4, pc, #2080374785	; 0x7c000001	
cmpmi	r8, r4, asr r5		
svcpl	0x00305f39		
svcpl	0x00555043		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
		; <UNDEFINED> instruction: 0x36363636	
ldmdacc	r6!, {r1, r2, r4, r5, r9, sl, ip, sp}		
svcpl	0x005f0037		
svcpl	0x00544c46		
stmdbmi	r4, {r1, r4, r6, r8, lr}^		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
svcpl	0x005f0032		
svcpl	0x00415355		
strbpl	r4, [r9], #-582	; 0xfffffdba	
teqcc	r0, pc, asr pc		
ldrbpl	r0, [r8], #-54	; 0xffffffca	
strbvc	r7, [r3], #-621	; 0xfffffd93	
cmnvs	r4, r2, ror r3		
stmdapl	r0, {r2, r4, r5, r6, r8, r9, ip, sp, lr}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00464950		
cmppl	pc, #73	; 0x49	
ldrbpl	r4, [r4, #-340]	; 0xfffffeac	
subpl	r5, r5, #332	; 0x14c	
subscs	r4, r2, r2, asr pc		
ldcmi	3, cr3, [r6], #-212	; 0xffffff2c	
strbvc	r5, [r6, #-3840]!	; 0xfffff100	
cmnvs	pc, #28160	; 0x6e00	
stclvs	6, cr6, [r9], #-428	; 0xfffffe54	
rsbvc	r2, r6, r5, ror #16		
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r0!, {r3, r5, r9, sl, sp, lr}^		
ldrbvs	r3, [pc], -sp, lsr #28		
cmnvc	r7, #108, 2		
svcpl	0x00202620		
ldrbpl	r5, [r3], #-863	; 0xfffffca1	
svccc	0x00202952		
bcc	810868 <__undef_stack+0x6f9d08>		
mrrcvs	15, 2, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x006b636f		
strbvs	r6, [ip, #-1394]!	; 0xfffffa8e	
svcpl	0x00657361		
strbvc	r6, [r3, #-1394]!	; 0xfffffa8e	
		; <UNDEFINED> instruction: 0x76697372	
strtvs	r2, [r8], -r5, ror #16		
mcrcc	9, 1, r2, cr13, cr0, {3}		
cmnvs	pc, #24320	; 0x5f00	
eoreq	r2, r9, fp, ror #18		
svcpl	0x00535058		
subcc	r5, r9, r3, asr r0		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stcmi	8, cr3, [r0], {53}	; 0x35	
cmnvc	r5, #2080374785	; 0x7c000001	
strbtvs	r7, [r9], #-613	; 0xfffffd9b	
svcpl	0x00003920		
submi	r4, r4, #24320	; 0x5f00	
subpl	r5, r5, ip, asr #30		
svcmi	0x004c4953		
subscs	r5, pc, lr, asr #30		
eorscc	r2, r2, #800	; 0x320	
		; <UNDEFINED> instruction: 0x36343430	
eorscc	r3, r9, #48, 8	; 0x30000000	
teqcc	r3, r5, lsr r0		
stfcse	f3, [r5, #-204]!	; 0xffffff34	
subeq	r3, ip, r1, lsr r6		
svcpl	0x00535058		
subspl	r4, r2, r0, asr r1		
subscc	r5, r4, pc, asr #4		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #4		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #1073741843	; 0x40000013	
		; <UNDEFINED> instruction: 0x465f305f	
strbpl	r5, [ip], #-1345	; 0xfffffabf	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
cmpmi	pc, r1, asr #32		
ldrbpl	r4, [r2], #-3906	; 0xfffff0be	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
cmppl	r3, pc, asr pc		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
stmdapl	r0, {r0, r1, r4, r5, r8, ip, sp}		
		; <UNDEFINED> instruction: 0x465f5453	
svcpl	0x004f4649		
subspl	r4, pc, #312	; 0x138	
subcs	r4, sp, pc, asr #30		
subeq	r3, ip, r1, lsr r1		
ldrbvs	r7, [r2, #-841]	; 0xfffffcb7	
rsbseq	r6, r9, r1, ror #8		
cmppl	r5, #380	; 0x17c	
submi	r5, r9, #260	; 0x104	
svcpl	0x005f5449		
eorseq	r3, r6, r0, lsr #2		
movtmi	r5, #8031	; 0x1f5f	
svcpl	0x004d5543		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, sp}		
teqcc	sp, r1, lsr r0		
svcpl	0x00004b35		
ldfmie	f4, [pc], {86}	; 0x56	
svcpl	0x00545349		
svcpl	0x005f0020		
cmpcc	r4, #1168	; 0x490	
ldmdbpl	r4, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
cdpvs	0, 6, cr2, cr9, cr7, {3}		
svcpl	0x005f0074		
cmpcc	r3, r4, asr #10		
ldclmi	8, cr3, [pc, #-200]	; 4864 <_HEAP_SIZE+0x2864>	
ldrbmi	r5, [pc, #-2113]	; 40ef <_HEAP_SIZE+0x20ef>	
svcpl	0x005f5058		
ldrtcc	r3, [r1], #-1568	; 0xfffff9e0	
subspl	r0, r8, #53	; 0x35	
ldrbmi	r4, [pc, -r5, asr #14]		
eorscs	r5, r1, r0, asr r2		
svcpl	0x00003172		
movtmi	r4, #7263	; 0x1c5f	
svcpl	0x004d5543		
svcpl	0x0058414d		
ldmdapl	r0!, {r0, r1, r2, r3, r4, r6, sp}		
		; <UNDEFINED> instruction: 0x46464637	
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
teqcc	r3, r0, asr sp		
stmdapl	r0, {r2, r3, r6, r8, r9, fp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
movtmi	r4, #16728	; 0x4158	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
ldclmi	9, cr5, [r3, #-332]	; 0xfffffeb4	
ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, #68	; 0x44	
ldrbmi	r4, [pc, -r5, asr #14]		
eorscs	r5, r3, r0, asr r2		
stmdapl	r0, {r1, r4, r5, r6, r8, r9, ip, sp}		
svcpl	0x00524150		
subspl	r5, r3, r8, asr r1		
svcpl	0x00535049		
cmppl	r1, #48, 30	; 0xc0	
ldclmi	9, cr4, [pc, #-320]	; 4878 <_HEAP_SIZE+0x2878>	
subcs	r4, r5, pc, asr #8		
svcpl	0x005f0030		
svcpl	0x00736168		
cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78	
stmdacs	lr!, {r2, r4, r5, r6, r8, fp, sp, lr}^		
eorcc	r2, r0, r8, ror r9		
cmpmi	r0, r0, lsl #16		
cmppl	r8, #328	; 0x148	
svcpl	0x00535044		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
teqcc	r0, r8, ror r5		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
subspl	r5, pc, r1, asr #4		
ldrbpl	r3, [pc], #-1875	; 49fc <_HEAP_SIZE+0x29fc>	
cmpcc	pc, r4, asr r3	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
teqcc	r0, r9, asr #8		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
svcpl	0x0054534e		
strbpl	r4, [r1], #-1350	; 0xfffffaba	
svcpl	0x00455255		
eorvc	r2, r2, r1, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r2], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #2		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
svcpl	0x00323343		
mcrmi	5, 2, r5, cr2, cr3, {2}		
cmpmi	sp, pc, asr #4		
stmdbmi	sp, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
eorscc	r2, r0, r0, lsr lr		
teqcc	r0, r0, lsr r0		
ldrcc	r2, [r9, #-3397]!	; 0xfffff2bb	
svcpl	0x00004644		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cfldrdmi	mvd3, [pc, #-216]	; 4998 <_HEAP_SIZE+0x2998>	
svcpl	0x005f5841		
eorscc	r3, r2, #32, 18	; 0x80000	
eorscc	r3, r7, #-872415232	; 0xcc000000	
ldmdacc	r6!, {r4, r5, r8, r9, ip, sp}		
		; <UNDEFINED> instruction: 0x37373435	
		; <UNDEFINED> instruction: 0x37303835	
stmdapl	r0, {r2, r3, r6, sl, fp, lr}		
svcpl	0x00474552		
cmpcc	r2, r7, asr #32		
cmncc	r2, r1, lsr r0		
ldclmi	0, cr0, [pc, #-196]	; 49d8 <_HEAP_SIZE+0x29d8>	
strbpl	r4, [r8], #-833	; 0xfffffcbf	
movtpl	r5, #20569	; 0x5059	
subscs	r4, pc, pc, asr r8	; <UNPREDICTABLE>	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmppl	r5, #55, 30	; 0xdc	
svcpl	0x00305f42		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
subpl	r4, pc, #2080374785	; 0x7c000001	
cmpmi	r8, r4, asr r5		
subcs	r5, r8, r9, lsr pc		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
movtmi	r5, #22597	; 0x5845	
cmpmi	r2, pc, asr r4		
stmdbmi	r2, {r4, r6, r8, r9, sl, fp, ip, lr}^		
qsubcc	r2, r4, r8		
svcpl	0x00002932		
cmnvs	pc, #24320	; 0x5f00	
ldrbvs	r5, [r2, #-3947]!	; 0xfffff095	
cmnvc	r1, #108, 10	; 0x1b000000	
svcvs	0x006c2865		
eorcs	r6, r9, r3, ror #22		
cmpmi	r3, r8, lsr #30		
		; <UNDEFINED> instruction: 0x565f5453	
subcs	r4, r4, pc, asr #18		
stmdapl	r0, {r4, r5, r8, fp, sp}		
ldrbmi	r5, [pc], #-848	; 4b1c <_HEAP_SIZE+0x2b1c>	
subcc	r4, r3, sp, asr #2		
mcrmi	14, 2, r4, cr15, cr15, {2}		
movtmi	r5, #21343	; 0x535f	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r4, lsr r0		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subpl	r5, r9, r6, asr #30		
blmi	10d50c8 <__undef_stack+0xfbe568>		
subspl	r4, r2, #398458880	; 0x17c00000	
strcc	r5, [r0, #-591]!	; 0xfffffdb1	
subeq	r3, ip, r3, lsr r7		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldrbpl	r5, [pc], #-848	; 4b70 <_HEAP_SIZE+0x2b70>	
svcpl	0x00304354		
mcrmi	15, 2, r5, cr9, cr0, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmppl	r0, #0, 16		
		; <UNDEFINED> instruction: 0x4750465f	
ldmdbmi	pc, {r0, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r2, [r6], #-68	; 0xffffffbc	
cmpmi	r0, r0, lsl #16		
mcrrmi	15, 5, r5, r7, cr2		
sfmmi	f4, 2, [r1], {79}	; 0x4f	
subpl	r5, sp, #1593835520	; 0x5f000000	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r3, #55, 30	; 0xdc	
subscc	r4, pc, r5, asr r3	; <UNPREDICTABLE>	
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r0, r6, asr #32		
movwmi	r3, #48	; 0x30	
blmi	10d890c <__undef_stack+0xfc1dac>		
stfmie	f4, [ip], {95}	; 0x5f	
strbmi	r5, [r5], #-1871	; 0xfffff8b1	
strmi	r3, [r0], -r0, lsr #2		
mcrrmi	15, 4, r5, r3, cr4		
stclcs	8, cr2, [lr], #-328	; 0xfffffeb8	
stmdacs	r0!, {r4, r5, r6, r8, fp, sp}		
stccs	0, cr7, [r9, #-160]!	; 0xffffff60	
cmnvc	r4, #65011712	; 0x3e00000	
strbtvc	r6, [r9], #-607	; 0xfffffda1	
vmovvs.16	d8[3], r5		
strbmi	r2, [lr], -r9, lsr #30		
strbpl	r4, [r9], #-580	; 0xfffffdbc	
		; <UNDEFINED> instruction: 0x26205d53	
ldmdacs	lr!, {r0, r2, r3, r4, r5, sp}^		
stccc	12, cr4, [r0], #-196	; 0xffffff3c	
stmdacs	r8!, {r2, r3, r4, r5, sp}		
strcs	r2, [r0, #-2414]!	; 0xfffff692	
strbmi	r4, [r6], #-3616	; 0xfffff1e0	
cmppl	r4, #1081344	; 0x108000	
eoreq	r2, r9, r9, lsr #18		
ldrbvc	r7, [r3], #-841	; 0xfffffcb7	
ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f	
rsbvc	r5, sp, #100, 8	; 0x64000000	
rsbscc	r7, r2, r3, asr #8		
cmnpl	r3, #0, 18		
ldrbtvc	r6, [r2], #-372	; 0xfffffe8c	
cfldrdvs	mvd6, [r4, #-404]	; 0xfffffe6c	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
subspl	r0, r8, #49	; 0x31	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00525350		
stmdbmi	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r8, lsr r0		
eorscc	r3, r0, r0, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
cfldr64mi	mvdx5, [r4], {95}	; 0x5f	
strbpl	r5, [sp], -r2, asr #30		
movtpl	r5, #8001	; 0x1f41	
eorcs	r4, r0, #1224736768	; 0x49000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
eorscs	r2, r3, #44	; 0x2c	
ldrbpl	r5, [pc, #-3840]	; 3da4 <_HEAP_SIZE+0x1da4>	
ldrbmi	r5, [pc], -r4, asr #2		
svcpl	0x00544942		
ldrtcc	r2, [r6], #-95	; 0xffffffa1	
ldmdbvs	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbvs	r7, [pc], -lr, ror #8		
ldmdacc	r4!, {r0, r5, r6, r8, r9, ip, sp, lr}^		
ldrbvs	r7, [pc], #-1119	; 4cc0 <_HEAP_SIZE+0x2cc0>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
teqcc	r0, r5, ror #8		
cmppl	r0, #0, 16		
cmpmi	r4, #1593835520	; 0x5f000000	
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r1		
strbtvs	r0, [ip], #-48	; 0xffffffd0	
teqvs	r8, r2, ror r2		
eorcs	r7, r9, r4, ror #4		
vaddvs.f64	d23, d5, d24		
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqvs	r0, #1694498816	; 0x65000000	
rsbscs	r6, r2, r8, ror #2		
stclvs	6, cr7, [r1], #-456	; 0xfffffe38	
svcpl	0x005f203b		
svcpl	0x006d7361		
svcpl	0x005f205f		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
eorcs	r5, r8, pc, asr pc		
rsbvc	r6, r4, #8704	; 0x2200	
eorcc	r0, r5, r2, ror #18		
teqcc	r5, ip, lsr #22		
bcc	80d6a0 <__undef_stack+0x6f6b40>		
eorsvc	r2, sp, #32, 4		
eorvc	r2, r8, #34	; 0x22	
stmdbcs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
eorcs	r3, r0, #32, 20	; 0x20000	
stmdacs	r0!, {r1, r4, r5, r6, r9, sp}		
ldmdbcs	r2!, {r0, r5, r6, sl, sp, lr}^		
eorscs	r2, fp, r0, lsr #18		
stclvs	6, cr7, [r1], #-456	; 0xfffffe38	
ldmdbcs	sp!, {r0, r1, r3, r4, r5, sp}^		
cmpmi	r0, r0, lsl #16		
cmpmi	r3, #328	; 0x148	
strbpl	r5, [r4], #-1877	; 0xfffff8ab	
ldmdami	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
ldrtcc	r3, [r0], -r6, asr #32		
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
subscc	r4, pc, r3, asr r4	; <UNPREDICTABLE>	
stmdbmi	r4, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
mcrrmi	15, 4, r5, r3, cr15		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r5, sl, asr r0		
eorscc	r3, r0, r0, lsr r0		
svcpl	0x00003030		
cmnvs	r5, pc, asr r7		
ldrbvs	r5, [r2, #-3947]!	; 0xfffff095	
ldrbvs	r6, [r2, #-1382]!	; 0xfffffa9a	
stmdacs	r5!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
stclcs	9, cr7, [sp], #-460	; 0xfffffe34	
cmnvs	r9, r1, ror #24		
svcpl	0x00202973		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
eorcs	r5, r8, #380	; 0x17c	
cmnvs	r5, lr, lsr #14		
eorcs	r2, r2, fp, rrx		
stmdbvs	ip!, {r0, r1, r5, r8, sp, lr}^		
blcc	a61b54 <__undef_stack+0x94aff4>		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
strvs	r2, [lr, #-552]!	; 0xfffffdd8	
eorcs	r7, r0, #473956352	; 0x1c400000	
stclvs	3, cr2, [r1], #-128	; 0xffffff80	
rsbscs	r6, r3, r9, ror #2		
eorcs	r2, r0, #8704	; 0x2200	
ldmdbvc	r3!, {r5, r8, r9, sp}^		
stmdapl	r0, {r0, r2, r3, r5, r6, r8, fp, sp}		
ldrbmi	r5, [pc], #-848	; 4df8 <_HEAP_SIZE+0x2df8>	
svcpl	0x0036414d		
svcpl	0x00544e49		
strcc	r4, [r0, -r9, asr #8]!		
cmnvc	r9, #52	; 0x34	
stmdbvs	r3!, {r0, r5, r6, r8, r9, ip, sp, lr}^		
svcpl	0x005f2869		
stmdacs	r0!, {r0, r1, r5, r6, r8, fp, sp}		
cmnvc	lr, #40, 10	; 0xa000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
svcpl	0x00282964		
stccc	3, cr6, [r9], #-380	; 0xfffffe84	
		; <UNDEFINED> instruction: 0x3731303d	
svcpl	0x00002937		
mcrvs	15, 3, r5, cr9, cr15, {2}		
svcpl	0x00343674		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
eorseq	r2, r1, r4, rrx		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
ldrbpl	r3, [pc], #-95	; 4e4c <_HEAP_SIZE+0x2e4c>	
svcpl	0x00455059		
cmpmi	pc, pc, asr #12		
svcpl	0x00344958		
ldrbmi	r4, [r4, #-3657]	; 0xfffff1b7	
movtmi	r4, #5714	; 0x1652	
eorseq	r2, r0, r5, asr #32		
strbvs	r5, [lr, #-3935]!	; 0xfffff0a1	
cdpmi	4, 5, cr6, cr15, cr5, {3}		
subcs	r4, ip, r5, asr ip		
ldrbmi	r5, [pc, -r0, lsl #30]		
cfstr64mi	mvdx5, [r3], {78}	; 0x4e	
svcpl	0x00454b49		
cfstr64mi	mvdx5, [r9], {66}	; 0x42	
svcpl	0x004e4954		
ldrbpl	r4, [r8], #-1358	; 0xfffffab2	
		; <UNDEFINED> instruction: 0x4752415f	
svcpl	0x00003120		
rsbsvc	r6, r5, r4, ror pc		
ldmdacs	r2!, {r4, r5, r6, r8, sl, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
strvc	r2, [r8, #-2080]!	; 0xfffff7e0	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbvc	r6, r1, #6488064	; 0x630000	
svcpl	0x005f2829		
stccs	9, cr2, [r0, #-396]!	; 0xfffffe74	
strbcs	r2, [r1, -r0, lsr #14]!		
strcs	r2, [r0, -r0, lsr #22]!		
eoreq	r2, r9, r1, asr #14		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #2080374785	; 0x7c000001	
subpl	r5, r9, #328	; 0x148	
svcmi	0x004d5f51		
eorcc	r4, r0, r4, asr #10		
eorseq	r3, r2, r8, ror r1		
svcpl	0x00545358		
movtpl	r4, #7238	; 0x1c46	
strbmi	r5, [r1], #-3912	; 0xfffff0b8	
movtpl	r5, #21060	; 0x5244	
subpl	r5, r5, #332	; 0x14c	
subscs	r4, r2, r2, asr pc		
ldrcc	r3, [r3, #-305]!	; 0xfffffecf	
subspl	r0, r8, ip, asr #32		
cmppl	r5, #332	; 0x14c	
subsmi	r3, pc, #66	; 0x42	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r2, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
		; <UNDEFINED> instruction: 0x564e495f	
ldrbmi	r4, [pc], #-3137	; 4f24 <_HEAP_SIZE+0x2f24>	
svcpl	0x00424c54		
subcs	r5, r1, sp, asr #12		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
teqvs	r0, #44	; 0x2c	
teqcc	r0, r6, lsr ip		
svcpl	0x005f0022		
svcpl	0x00434347		
cfstrdmi	mvd5, [pc, #-260]	; 4e4c <_HEAP_SIZE+0x2e4c>	
cmpmi	pc, #603979777	; 0x24000001	
cmpcc	r2, #72, 2		
svcpl	0x00545f32		
blmi	10d8c90 <__undef_stack+0xfc2130>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
eorseq	r2, r2, r5, asr #32		
mcrmi	15, 2, r5, cr9, cr15, {2}		
svcpl	0x00363154		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
teqvc	r0, #380	; 0x17c	
ldrbtvc	r6, [r2], #-3944	; 0xfffff098	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
subsmi	r4, r0, #380	; 0x17c	
submi	r5, ip, #50	; 0x32	
stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
ldrbmi	r5, [r3, #-3916]	; 0xfffff0b4	
ldrbmi	r4, [r4, #-1612]	; 0xfffff9b4	
teqcc	r0, r3, asr r4		
lfmmi	f3, 4, [r6], #-204	; 0xffffff34	
subcs	r5, r3, r0, lsl #30		
eorseq	r3, r0, r0, lsr r4		
mcrvs	15, 3, r5, cr9, cr15, {2}		
smcvs	26100	; 0x65f4	
		; <UNDEFINED> instruction: 0x36317473	
ldrbvs	r7, [pc], #-1119	; 4fb8 <_HEAP_SIZE+0x2fb8>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
teqcc	r0, r5, ror #8		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
strbmi	r4, [lr], #-338	; 0xfffffeae	
cmppl	pc, #52, 16	; 0x340000	
stmdacs	r4, {r0, r2, r6, r8, sl, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
ldrbtcc	r5, [r2], #-3886	; 0xfffff0d2	
cmpvc	pc, #56, 28	; 0x380	
stmdbcs	r4!, {r0, r2, r5, r6, r8, sl, sp, lr}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
svcpl	0x0052544e		
submi	r4, r1, #1104	; 0x450	
cmppl	pc, #76, 10	; 0x13000000	
eorcs	r5, r0, #1157627904	; 0x45000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r9], #-128	; 0xffffff80	
ldrtcc	r6, [r1], #-800	; 0xfffffce0	
eorscs	r2, r1, #44	; 0x2c	
ldrbmi	r5, [pc], -r0, lsl #30		
strbpl	r4, [r3], #-338	; 0xfffffeae	
mcrmi	13, 2, r4, cr9, cr15, {2}		
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
strcc	r3, [lr, #-45]!	; 0xffffffd3	
mrccs	13, 1, r2, cr0, cr2, {2}		
eoreq	r5, r9, r5, lsr r2		
mrrcmi	15, 5, r5, r5, cr15	; <UNPREDICTABLE>	
movtmi	r5, #4678	; 0x1246	
submi	r5, r6, #84, 30	; 0x150	
svcpl	0x005f5449		
eorseq	r3, r2, r0, lsr #6		
mcrmi	15, 2, r5, cr7, cr15, {2}		
stmdbmi	ip, {r0, r2, r4, r6, r8, r9, lr}^		
subsmi	r4, pc, #314572800	; 0x12c00000	
strbpl	r4, [ip], #-2389	; 0xfffff6ab	
ldclmi	14, cr4, [pc, #-292]	; 4f4c <_HEAP_SIZE+0x2f4c>	
subpl	r4, r3, r5, asr #26		
eorseq	r2, r1, r9, asr r0		
ldmdbvs	pc, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cmpvc	pc, #1845493760	; 0x6e000000	
svcpl	0x00657a69		
rsbcs	r5, r8, r4, ror pc		
cmpvc	pc, #0, 30		
ldrbvs	r6, [pc], #-3449	; 5090 <_HEAP_SIZE+0x3090>	
strbvc	r6, [r1, #-1637]!	; 0xfffff99b	
teqvc	r8, #108, 8	; 0x6c000000	
stmdbvs	ip!, {r0, r3, r4, r5, r6, r8, sl, fp, sp, lr}		
stclcs	0, cr7, [ip], #-436	; 0xfffffe4c	
ldmdbvs	r2!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^		
svcpl	0x00202964		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
eorcs	r5, r8, #380	; 0x17c	
ldclvs	3, cr7, [r9, #-184]!	; 0xffffff48	
rsbscs	r6, r2, r6, ror r5		
stmdbvs	r3!, {r1, r5, sp}		
rsbcs	r7, ip, sp, rrx		
eorcs	r2, r0, #8704	; 0x2200	
ldmdbvc	r3!, {r5, r8, r9, sp}^		
eormi	r2, r2, sp, rrx		
teqcs	r0, #64, 4		
ldmdbvs	r2!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^		
stmdapl	r0, {r2, r5, r6, r8, fp, sp}		
ldrbpl	r4, [pc], #-852	; 50dc <_HEAP_SIZE+0x30dc>	
subpl	r4, r5, #4672	; 0x1240	
strbpl	r4, [pc, #-863]	; 4d85 <_HEAP_SIZE+0x2d85>	
subpl	r5, r5, #1308622848	; 0x4e000000	
		; <UNDEFINED> instruction: 0x46464f5f	
subscs	r4, r4, r3, asr r5		
stmdapl	r0, {r0, r4, r5, r9, sl, ip, sp}		
ldrbpl	r5, [pc], #-848	; 50f8 <_HEAP_SIZE+0x30f8>	
svcpl	0x00314354		
mcrmi	15, 2, r5, cr9, cr2, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r1, r0, lsr #14		
svcpl	0x00545358		
movtmi	r4, #7493	; 0x1d45	
stclmi	13, cr4, [r5, #-380]	; 0xfffffe84	
svcpl	0x0059524f		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
ldcmi	0, cr3, [r1], #-192	; 0xffffff40	
ldrbmi	r5, [pc, -r0, lsl #30]		
cmpmi	pc, r3, asr #6		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, lr}^		
svcmi	0x004c5f43		
mrrcmi	7, 4, r4, pc, cr14	; <UNPREDICTABLE>	
svcpl	0x004b434f		
strbmi	r5, [r5, #-582]	; 0xfffffdba	
stmdapl	r0, {r5, r9, ip, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
svcpl	0x00444e41		
strbmi	r4, [r1], #-1362	; 0xfffffaae	
ldrtcc	r2, [r1], #-89	; 0xffffffa7	
subeq	r3, ip, r4, lsr r2		
mcrvs	15, 3, r5, cr9, cr15, {2}		
smcvs	26100	; 0x65f4	
eorscc	r7, r3, #1929379840	; 0x73000000	
ldrbvs	r7, [pc], #-1119	; 516c <_HEAP_SIZE+0x316c>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
teqcc	r0, r5, ror #8		
subspl	r5, r4, #0		
strbmi	r4, [r6], -r4, asr #18		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
subspl	r5, pc, r0, lsr #30		
stmdbmi	r4, {r2, r4, r6, r9, ip, lr}^		
ldclmi	6, cr4, [pc, #-280]	; 5074 <_HEAP_SIZE+0x3074>	
svcpl	0x005f5841		
ldrbmi	r5, [pc, -r0, lsl #30]		
ldrbpl	r5, [pc], #-2136	; 5198 <_HEAP_SIZE+0x3198>	
stmdbmi	r5, {r0, r3, r4, r6, ip, lr}^		
svcpl	0x004f464e		
cmpmi	r5, r5, asr #2		
ldmdbpl	r4, {r2, r3, r6, r8, fp, lr}^		
mcrrmi	9, 5, r4, lr, cr15		
subcs	r4, r5, r9, asr #28		
svcpl	0x005f0030		
strbtvc	r6, [lr], #-2399	; 0xfffff6a1	
cmnvs	r5, pc, asr ip		
eorscc	r7, r3, #1929379840	; 0x73000000	
ldrbvs	r7, [pc], #-1119	; 51c4 <_HEAP_SIZE+0x31c4>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
teqcc	r0, r5, ror #8		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8, #-3922]	; 0xfffff0ae	
subpl	r4, r3, sp, asr #2		
strbpl	r5, [lr, #-3923]	; 0xfffff0ad	
cdpmi	15, 4, cr5, cr9, cr13, {2}		
mcrmi	4, 2, r5, cr1, cr3, {2}		
subscs	r4, r3, r3, asr #10		
svcpl	0x005f0031		
svcpl	0x00514855		
strbpl	r4, [r9], #-582	; 0xfffffdba	
teqcc	r0, pc, asr pc		
subspl	r0, r8, r6, lsr r0		
ldrbmi	r5, [r3], #-3923	; 0xfffff0ad	
svcpl	0x00314f49		
svcpl	0x00544e49		
strcc	r4, [r0, -r9, asr #8]!		
mcrmi	0, 2, r0, cr9, cr9, {1}		
stmdapl	r1, {r2, r4, r6, r8, sl, fp, lr}^		
mcrmi	13, 2, r4, cr9, cr15, {2}		
pushmi	{r5, fp, sp}		
cmpmi	sp, lr, asr #8		
cmpmi	sp, r8, asr pc		
eorcs	r2, sp, r8, asr r0		
svcpl	0x00002931		
cmnvs	pc, #24320	; 0x5f00	
cdpvs	15, 6, cr5, cr9, cr11, {3}		
cfstrsvs	mvf7, [r8], #-420	; 0xfffffe5c	
stmdbcs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
cmpmi	pc, #32, 16	; 0x200000	
svcpl	0x00545341		
strbmi	r4, [r9], #-3926	; 0xfffff0aa	
eoreq	r3, r9, r0, lsr #32		
subpl	r5, r1, #88	; 0x58	
cmppl	r5, #6225920	; 0x5f0000	
svcpl	0x00535042		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r3, r0, r0, lsr r2		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
subpl	r5, r5, #1409286145	; 0x54000001	
cmpmi	lr, pc, asr r5		
subcs	r4, r5, r2, asr #24		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdbcc	r3!, {r5, sp}^		
cmncc	r3, ip, lsr #32		
eorcc	r2, r0, r4, lsr ip		
subspl	r0, r8, #34	; 0x22	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
ldrbpl	r4, [pc], #-342	; 52ac <_HEAP_SIZE+0x32ac>	
cmpmi	r0, pc, asr #30		
subspl	r4, r5, #2080374785	; 0x7c000001	
strbpl	r4, [lr], #-1362	; 0xfffffaae	
eorcs	r3, r0, #-268435451	; 0xf0000005	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
eorscs	r2, r2, #44	; 0x2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, #284	; 0x11c	
teqvs	r0, #49	; 0x31	
eorseq	r3, r0, r2, ror r1		
svcvs	0x00635f5f		
stclvs	0, cr7, [r9], #-436	; 0xfffffe4c	
lfmvs	f7, 2, [pc, #-404]	; 515c <_HEAP_SIZE+0x315c>	
cmnvs	r2, r5, ror #26		
eorcs	r2, r9, r2, ror r8		
cmnvc	r1, #380	; 0x17c	
svcpl	0x005f206d		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
eorcs	r2, r0, #40, 4	; 0x80000002	
bcc	813b90 <__undef_stack+0x6fd030>		
eorcs	r3, r0, #32, 20	; 0x20000	
svcvs	0x006d656d		
stmdbcs	r2!, {r1, r4, r5, r6, r8, fp, ip, sp, lr}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmppl	pc, #805306373	; 0x30000005	
ldrbmi	r5, [r4, #-857]	; 0xfffffca7	
svcmi	0x004d5f4d		
eorcc	r4, r0, r4, asr #10		
subeq	r3, r6, r8, ror r1		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
cmpmi	r5, pc, asr r1		
subspl	r5, r3, r4, asr #30		
svcpl	0x00305f49		
svcpl	0x00495053		
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00524150		
subsmi	r5, r3, #88, 10	; 0x16000000	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
stmdapl	r0!, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00425355		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subeq	r4, r4, pc, asr r9		
svcpl	0x00545358		
svcpl	0x00414d44		
mrrcmi	7, 5, r4, pc, cr3	; <UNPREDICTABLE>	
svcpl	0x00545349		
ldrbpl	r4, [r0], #-3397	; 0xfffff2bb	
teqcc	r5, r9, asr r0		
stmdapl	r0, {r0, r1, r4, r5, sl, fp, lr}		
svcpl	0x00524150		
subpl	r5, r1, #88, 10	; 0x16000000	
svcpl	0x00535054		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
		; <UNDEFINED> instruction: 0x46463130	
subspl	r0, r8, r6, asr #32		
cmppl	pc, #268435460	; 0x10000004	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
subpl	r5, sp, #1593835520	; 0x5f000000	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
cmpmi	r7, #380	; 0x17c	
svcpl	0x00524148		
svcpl	0x004e494d		
ldrpl	r2, [r0, #-95]!	; 0xffffffa1	
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #1073741843	; 0x40000013	
ldrbmi	r3, [pc], #-351	; 540c <_HEAP_SIZE+0x340c>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsr #16		
cmppl	r0, #328	; 0x148	
stclmi	15, cr5, [r4, #-220]	; 0xffffff24	
svcpl	0x00535f41		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r0, pc, #68	; 0x44	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
strbmi	r4, [r8, #-863]	; 0xfffffca1	
vldrmi	d20, [pc, #-268]	; 5330 <_HEAP_SIZE+0x3330>	
ldrbtvc	r2, [r0], #-2128	; 0xfffff7b0	
eoreq	r2, r0, r2, ror r9		
cmppl	r9, #2080374785	; 0x7c000001	
subspl	r5, r9, pc, asr r4		
ldmdami	pc, {r0, r2, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r0, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
strbmi	r4, [r6, -r4, asr #6]		
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
svcpl	0x00435644		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
subsmi	r5, r4, #1593835520	; 0x5f000000	
mcrmi	3, 2, r4, cr15, cr15, {2}		
sfmmi	f5, 2, [pc], {84}	; 0x54	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r2, lsr ip		
eorcs	r3, ip, r3, rrx		
svcpl	0x00002232		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	r5, pc, asr ip		
eorscc	r5, r3, #1392508928	; 0x53000000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, #380	; 0x17c	
ldrtcc	r3, [r7], #-1073	; 0xfffffbcf	
ldrtcc	r3, [r6], #-824	; 0xfffffcc8	
stmdapl	r0, {r0, r1, r2, r4, r5, sl, fp, lr}		
ldmdbmi	pc, {r0, r3, r6, sl, fp, lr}^	; <UNPREDICTABLE>	
subcs	r5, r8, pc, asr #30		
movtmi	r5, #32512	; 0x7f00	
cmpmi	r7, #268	; 0x10c	
svcpl	0x00524148		
svcpl	0x00002054		
cmpmi	r8, r7, asr r3		
svcpl	0x00545f52		
stmdbmi	r6, {r2, r6, r8, sl, lr}^		
svcpl	0x0044454e		
svcpl	0x005f0020		
blmi	10d9224 <__undef_stack+0xfc26c4>		
stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
stclvs	8, cr2, [r3], #-336	; 0xfffffeb0	
ldclcs	3, cr7, [r3], #-388	; 0xfffffe7c	
blvs	18e12b4 <__undef_stack+0x17ca754>		
ldrbtvc	r2, [r3], #-41	; 0xffffffd7	
cmnvs	r9, #1627389952	; 0x61000000	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
cmnvs	pc, #32, 24	; 0x2000	
eorscs	r2, sp, fp, rrx		
stmdapl	r0, {r4, r5, r8, r9, fp, ip, sp}		
svcpl	0x00524150		
cmpmi	r2, #84, 26	; 0x1500	
subscc	r5, pc, r4, asr r2	; <UNPREDICTABLE>	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r8, r4, lsr r2		
strbmi	r4, [r6], -r6, asr #12		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldrbpl	r3, [pc], #-1329	; 5548 <_HEAP_SIZE+0x3548>	
lfmmi	f4, 2, [pc], {76}	; 0x4c	
strbmi	r4, [fp], #-847	; 0xfffffcb1	
eorcs	r4, r0, #1392	; 0x570	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldfcss	f3, [r0], #-396	; 0xfffffe74	
rsbcc	r2, r3, r0, lsr #32		
eorscs	r2, r0, #44	; 0x2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, #284	; 0x11c	
rsbvc	r2, r3, #48	; 0x30	
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
svcmi	0x004c435f		
ldmdami	pc, {r0, r1, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>	
subspl	r2, r8, sl, asr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
subspl	r5, r3, pc, asr r1		
mcrrmi	15, 4, r5, r3, cr9		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r0, [r8], #-90	; 0xffffffa6	
strbvc	r7, [r3], #-621	; 0xfffffd93	
hvcvs	34290	; 0x85f2	
ldrbvs	r4, [r6, #-1395]!	; 0xfffffa8d	
movtvs	r7, #62574	; 0xf46e	
rsbsvc	r7, r2, #415236096	; 0x18c00000	
eormi	r6, r8, #1694498816	; 0x65000000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
strtpl	r7, [ip], #-883	; 0xfffffc8d	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
ldmdbcs	r2!, {r1, r5, r6, r8, sl, sp, lr}^		
stmdapl	r8!, {r5, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
subspl	r7, pc, #116, 4	; 0x40000007	
rsbpl	r6, r4, #1073741849	; 0x40000019	
stmdacs	r8!, {r0, r2, r5, r6, r8, r9, sl, sp, lr}		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldmdbcs	r3!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^		
strtpl	r2, [r8], #-44	; 0xffffffd4	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
ldmdbcs	r2!, {r1, r5, r6, r8, sl, sp, lr}^		
ldrbpl	r2, [r8], #-44	; 0xffffffd4	
cmpmi	r4, #268	; 0x10c	
svcmi	0x005f5253		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
		; <UNDEFINED> instruction: 0x26202954	
cmpmi	r4, #32, 16	; 0x200000	
subspl	r4, r3, #2080374785	; 0x7c000001	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
movtmi	r4, #16223	; 0x3f5f	
strbmi	r5, [r5], #-597	; 0xfffffdab	
movtpl	r4, #7519	; 0x1d5f	
stccc	9, cr2, [r0, #-300]!	; 0xfffffed4	
ldrbpl	r2, [r8], #-61	; 0xffffffc3	
movtpl	r5, #16195	; 0x3f43	
mcrmi	15, 2, r5, cr9, cr2, {2}		
movtmi	r5, #65364	; 0xff54	
ldrbmi	r5, [r2, #-1347]	; 0xfffffabd	
cmpmi	sp, r4, asr #30		
eoreq	r4, r9, r3, asr fp		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46564d5f	
cmppl	pc, #82	; 0x52	
ldrbpl	r4, [r2], #-3912	; 0xfffff0b8	
movtmi	r5, #22111	; 0x565f	
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldrtcc	r2, [r2], #-2080	; 0xfffff7e0	
subspl	r0, r8, r9, lsr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc, #-1875]	; 4f35 <_HEAP_SIZE+0x2f35>	
subpl	r4, r5, #84, 16	; 0x540000	
svcpl	0x0054454e		
cmpmi	r7, r1, lsr pc		
ldmdbmi	pc, {r0, r1, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
cmpcc	sp, r7, asr #10		
blmi	105b424 <__undef_stack+0xf448c4>		
cdpmi	15, 4, cr5, cr9, cr5, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
cmpmi	r2, ip, asr #12		
ldrbmi	r5, [pc, #-1091]	; 5279 <_HEAP_SIZE+0x3279>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
cmncc	r8, r0, lsr #32		
teqcc	r6, #80, 26	; 0x1400	
subseq	r4, r2, ip, asr #24		
subpl	r5, r6, #380	; 0x17c	
svcpl	0x00544341		
strbpl	r4, [r9], #-582	; 0xfffffdba	
teqcc	r0, pc, asr pc		
strbtvc	r0, [sp], #-53	; 0xffffffcb	
ldmdacs	r2!, {r0, r1, r2, r5, r6, ip, sp, lr}^		
		; <UNDEFINED> instruction: 0x762c6e72	
svcpl	0x005f2029		
svcpl	0x006d7361		
svcpl	0x005f205f		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
eorcs	r5, r8, pc, asr pc		
strbtvc	r6, [pc], -r2, lsr #26		
eorcs	r7, r2, r0, lsr #4		
ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
strbtvs	r6, [r9], -lr, ror #14		
mrcvs	8, 3, r2, cr2, cr9, {3}		
stccs	0, cr2, [r2], #-164	; 0xffffff5c	
eorscs	r2, r0, r0, lsr #10		
eorcs	r6, r2, ip, asr lr		
eorscs	r2, sl, sl, lsr r0		
eorcs	r7, r2, r2, lsr #4		
eorcs	r7, r9, r8, lsr #12		
svcpl	0x005f0029		
strbtvs	r6, [r1], #-1380	; 0xfffffa9c	
svcpl	0x005f2032		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cdpvs	15, 5, cr5, cr15, cr8, {1}		
strbtvc	r7, [r5], #-623	; 0xfffffd91	
svcpl	0x006e7275		
eoreq	r2, r9, pc, asr r9		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46564d5f	
cmppl	pc, #82	; 0x52	
ldrbpl	r4, [r2], #-3912	; 0xfffff0b8	
movtmi	r5, #22111	; 0x565f	
movtpl	r4, #7519	; 0x1d5f	
eorcc	r2, r8, fp, asr #32		
stccc	6, cr4, [r0], #-480	; 0xfffffe20	
subspl	r2, r8, #60	; 0x3c	
ldclmi	7, cr4, [pc, #-276]	; 566c <_HEAP_SIZE+0x366c>	
subscc	r4, r2, r6, asr r6		
svcmi	0x0048535f		
		; <UNDEFINED> instruction: 0x565f5452	
subsmi	r4, pc, #335544321	; 0x14000001	
eoreq	r5, r9, r9, asr #8		
strbvs	r5, [lr, #-3935]!	; 0xfffff0a1	
cmpvc	pc, #1694498816	; 0x65000000	
svcpl	0x00657a69		
		; <UNDEFINED> instruction: 0x76002074	
ldrbtvc	r5, [r3], #-3937	; 0xfffff09f	
ldmdacs	r4!, {r0, r5, r6, r9, ip, sp, lr}^		
stmdbcs	ip!, {r1, r2, r4, r5, r6, sl, fp, sp}^		
subsvs	r5, pc, #32, 30	; 0x80	
strbtvc	r6, [ip], #-2421	; 0xfffff68b	
ldrbvc	r6, [pc], -r9, ror #28		
ldrbtvc	r5, [r3], #-3937	; 0xfffff09f	
ldmdacs	r4!, {r0, r5, r6, r9, ip, sp, lr}^		
stmdbcs	ip!, {r1, r2, r4, r5, r6, sl, fp, sp}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
teqcc	r0, r1, lsr r4		
svcpl	0x005f0034		
strbtvc	r6, [lr], #-2399	; 0xfffff6a1	
ldrbvc	r3, [pc], #-563	; 57e0 <_HEAP_SIZE+0x37e0>	
		; <UNDEFINED> instruction: 0x6665645f	
strbtvs	r6, [r5], #-3689	; 0xfffff197	
svcpl	0x00003120		
stclvs	6, cr7, [pc], #-380	; 5674 <_HEAP_SIZE+0x3674>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
svcvs	0x00762065		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x0000656c		
cmpmi	r8, pc, asr r3		
mrcmi	15, 2, r5, cr5, cr2, {2}		
mcrmi	9, 2, r4, cr7, cr3, {2}		
svcpl	0x005f4445		
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
subpl	r5, r5, #95	; 0x5f	
svcmi	0x004d5f46		
svcmi	0x0054494e		
strbpl	r5, [r3], #-3922	; 0xfffff0ae	
eorcs	r4, r0, #20992	; 0x5200	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r9], #-128	; 0xffffff80	
eorscc	r6, r1, #32, 6	; 0x80000000	
eorscs	r2, r0, #44	; 0x2c	
movtpl	r5, #12032	; 0x2f00	
cmpmi	r7, #68, 30	; 0x110	
svcpl	0x00524148		
stmdapl	r0, {r2, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x00524150		
ldmdbmi	r0, {r3, r4, r6, r8, r9, ip, lr}^		
ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84	
movtpl	r4, #59743	; 0xe95f	
movtmi	r4, #57684	; 0xe154	
teqcc	r0, r5, asr #6		
ldrbmi	r5, [pc, -r0, lsl #30]		
ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>	
svcpl	0x00455641		
subpl	r5, r1, #68, 14	; 0x1100000	
cmpmi	pc, #1610612740	; 0x60000004	
cmpmi	pc, r6, asr #18		
teqcc	r0, r3, asr sp		
cmpmi	r0, r0, lsl #16		
ldclmi	15, cr5, [r4, #-328]	; 0xfffffeb8	
subspl	r4, r4, #1207959553	; 0x48000001	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
eorscc	r7, r4, #48, 16	; 0x300000	
eorscc	r3, r0, r8, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r5		
svcpl	0x00535043		
mcrmi	15, 2, r5, cr5, cr0, {1}		
cmppl	pc, #1157627904	; 0x45000000	
svcpl	0x0052434c		
subvs	r3, sp, #49	; 0x31	
ldrbmi	r7, [pc], #-880	; 58d0 <_HEAP_SIZE+0x38d0>	
eorscs	r5, r0, r9, asr #12		
mcrmi	0, 2, r0, cr9, cr8, {1}		
svcpl	0x00363154		
subscs	r4, r8, sp, asr #2		
mcrmi	15, 2, r5, cr9, cr15, {2}		
svcpl	0x00363154		
svcpl	0x0058414d		
subspl	r0, r8, #95	; 0x5f	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
movtmi	r4, #28511	; 0x6f5f	
eorscs	r2, r1, r0, lsr #16		
eorcc	r3, r0, #60, 24	; 0x3c00	
svcpl	0x005f0029		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
svcpl	0x0058414d		
svcpl	0x0058414d		
ldmdacc	r1!, {r0, r1, r2, r3, r4, r6, sp}		
		; <UNDEFINED> instruction: 0x37363434	
		; <UNDEFINED> instruction: 0x37303434	
ldmdbcc	r0!, {r0, r1, r4, r5, r8, r9, sl, ip, sp}		
		; <UNDEFINED> instruction: 0x36313535	
cfldr64mi	mvdx3, [r5], {49}	; 0x31	
svcpl	0x005f004c		
ldrbpl	r4, [r0], #-3667	; 0xfffff1ad	
rsbscc	r3, r8, r0, lsr #32		
eorseq	r3, r0, r8, lsr r0		
svcpl	0x00535058		
movtcc	r4, #38465	; 0x9641	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r2, asr #32		
cdpvs	15, 5, cr5, cr15, cr0, {0}		
svcpl	0x00646565		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
stmdapl	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}		
subspl	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
subpl	r5, r9, r5, asr #4		
cmpmi	r2, r8, asr #10		
cmpmi	r2, ip, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, lr, r3, asr #2		
svcpl	0x00315f53		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
mcrmi	3, 2, r4, cr1, cr15, {2}		
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
ldrbpl	r5, [pc, #-3840]	; 4ab0 <_HEAP_SIZE+0x2ab0>	
subpl	r4, r6, #76, 24	; 0x4c00	
svcpl	0x00544341		
svcpl	0x0058414d		
ldmdapl	r0!, {r0, r1, r2, r3, r4, r6, sp}		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
ldrtcc	r2, [r6], #-3408	; 0xfffff2b0	
subpl	r4, ip, #21760	; 0x5500	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
submi	r5, ip, #1593835520	; 0x5f000000	
subscs	r4, r3, pc, asr r9		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r3, lsr ip		
subspl	r0, r8, r2, lsr #32		
		; <UNDEFINED> instruction: 0x46415f53	
subsmi	r3, pc, #73	; 0x49	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r8, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcmi	0x005f5453		
subpl	r4, r1, #80, 4		
svcmi	0x004e5f42		
ldrbpl	r5, [r3, #-3924]	; 0xfffff0ac	
mcrmi	0, 2, r5, cr5, cr3, {2}		
subcs	r4, r4, r4, asr #10		
		; <UNDEFINED> instruction: 0x37373131	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
subpl	r5, r1, #398458880	; 0x17c00000	
cmpmi	r2, r4, asr pc		
ldrbmi	r4, [pc, #-1109]	; 55ff <_HEAP_SIZE+0x35ff>	
subpl	r5, pc, #536870917	; 0x20000005	
ldrcc	r3, [r0, #-288]!	; 0xfffffee0	
svcpl	0x00004c35		
svcpl	0x0051445f		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
eorcc	r5, r0, pc, asr pc		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
subpl	r5, r1, #398458880	; 0x17c00000	
mcrmi	15, 2, r5, cr9, cr4, {2}		
ldrbmi	r5, [pc, #-1097]	; 5633 <_HEAP_SIZE+0x3633>	
subpl	r5, pc, #536870917	; 0x20000005	
ldrcc	r3, [r0, #-288]!	; 0xfffffee0	
svcpl	0x00004c31		
svcpl	0x0041485f		
strbpl	r4, [r9], #-582	; 0xfffffdba	
		; <UNDEFINED> instruction: 0x37205f5f	
subsvc	r5, pc, r0, lsl #30		
cmnvs	r6, r4, ror r2		
rsbcs	r7, r5, ip, ror #10		
strbpl	r4, [lr], #-2304	; 0xfffff700	
lfmmi	f3, 2, [pc, #-204]	; 59dc <_HEAP_SIZE+0x39dc>	
stmdacs	r0!, {r0, r3, r6, r9, sl, fp, lr}		
ldmdbmi	pc, {r0, r2, r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r5, r3, #1308622848	; 0x4e000000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stccs	15, cr5, [r0, #-380]!	; 0xfffffe84	
eoreq	r3, r9, r0, lsr #2		
cmpmi	r5, pc, asr pc		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
mcrmi	13, 2, r4, cr9, cr15, {2}		
eorcc	r5, r0, pc, asr pc		
blmi	1551b8c <__undef_stack+0x143b02c>		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
subspl	r4, r4, #1264	; 0x4f0	
subspl	r4, pc, #20224	; 0x4f00	
stmdbmi	r2, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r4, lsr r0		
strbpl	r4, [lr], #-2304	; 0xfffff700	
cmpmi	r5, pc, asr ip		
eorscc	r5, r3, #1392508928	; 0x53000000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldmdbmi	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
lfmmi	f3, 2, [pc, #-204]	; 5a4c <_HEAP_SIZE+0x3a4c>	
svcpl	0x005f5841		
cmnvs	pc, r0, lsl #8		
stmdbvs	r9!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^		
cmpvs	pc, #40, 30	; 0xa0	
stmdacs	r8!, {r0, r3, r5, sp}		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrcc	r3, [r1, -r6, lsr #32]!		
svcpl	0x00002937		
movtmi	r4, #21599	; 0x545f	
svcpl	0x00383231		
svcpl	0x004e494d		
ldrmi	r2, [r1, #-95]!	; 0xffffffa1	
ldrtcc	r3, [r1], #-1581	; 0xfffff9d3	
subeq	r4, ip, r3, lsr r4		
mcrmi	15, 2, r5, cr7, cr15, {2}		
stmdbmi	ip, {r0, r2, r4, r6, r8, r9, lr}^		
cmpmi	pc, fp, asr #10		
teqcc	r0, #5312	; 0x14c0	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
movtmi	r4, #39263	; 0x995f	
cmppl	r5, #-268435451	; 0xf0000005	
cmppl	r5, #-268435451	; 0xf0000005	
eorscc	r2, r1, r9, asr r0		
svcpl	0x00003737		
cmnvs	pc, #24320	; 0x5f00	
stclvs	15, cr5, [r3], #-428	; 0xfffffe54	
stmdacs	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}^		
blvs	18e1938 <__undef_stack+0x17cadd8>		
svcpl	0x00282029		
ldrbpl	r4, [r3], #-323	; 0xfffffebd	
stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbcs	r0!, {r2, r6, sp}		
ldrbmi	r5, [pc], #-3840	; 5b9c <_HEAP_SIZE+0x3b9c>	
ldrtcc	r4, [r6], #-837	; 0xfffffcbb	
mcrmi	13, 2, r4, cr1, cr15, {2}		
stmdbmi	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r7, asr #30		
stmdapl	r0, {r0, r4, r5, r9, sl, ip, sp}		
ldrbmi	r5, [pc], #-1107	; 5bb4 <_HEAP_SIZE+0x3bb4>	
cmppl	pc, #1073741843	; 0x40000013	
stmdbmi	ip, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [pc, #-1107]	; 576d <_HEAP_SIZE+0x376d>	
ldrbpl	r4, [r3], #-2392	; 0xfffff6a8	
eorscc	r2, r5, #83	; 0x53	
svcpl	0x00004c32		
strbpl	r4, [ip], #-1631	; 0xfffff9a1	
movtpl	r4, #6239	; 0x185f	
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, ip, lr}^		
cdpmi	4, 5, cr5, cr15, cr5, {2}		
svcpl	0x005f4e41		
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
ldrbcc	r5, [pc], #-848	; 5bf0 <_HEAP_SIZE+0x3bf0>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
ldrbpl	r5, [r4], #-3923	; 0xfffff0ad	
cmpcc	pc, r3, asr #2		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcmi	0x00445453		
subsmi	r5, pc, #1426063360	; 0x55000000	
cmpmi	r5, r1, asr #6		
ldrbmi	r4, [r2, #-1092]	; 0xfffffbbc	
eorcc	r5, r0, r3, asr r3		
eorscc	r4, r0, r8, ror r5		
eorscc	r3, r0, r0, lsr r1		
smmlarmi	pc, r0, r0, r0	; <UNPREDICTABLE>	
ldrbpl	r4, [pc, -r3, asr #6]		
svcpl	0x00504152		
stmdbmi	r4, {r0, r1, r4, r6, sl, ip, lr}^		
ldmdami	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	r5, {r5}^		
ldrbmi	r5, [pc], -lr, asr #8		
ldrbcc	r5, [r4], -r1, asr #6		
cmpmi	sp, r4, lsr pc		
svcpl	0x005f2058		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
movtpl	r4, #5727	; 0x165f	
svcpl	0x00343654		
svcpl	0x0058414d		
cmppl	r8, #95	; 0x5f	
cmpmi	lr, r4, asr pc		
cmpmi	pc, lr, asr #8		
ldrbmi	r4, [r2, #-1092]	; 0xfffffbbc	
ldrbmi	r5, [pc, #-851]	; 591d <_HEAP_SIZE+0x391d>	
subpl	r5, pc, #536870917	; 0x20000005	
ldrtcc	r3, [r4], #-288	; 0xfffffee0	
strpl	r4, [r0], #-3127	; 0xfffff3c9	
subpl	r4, r5, #4672	; 0x1240	
movtpl	r4, #8543	; 0x215f	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
stmdapl	r0, {r5, sl, ip, sp}		
cmnmi	r2, #84, 26	; 0x1500	
cmppl	pc, #116, 4	; 0x40000007	
svcvs	0x00437465		
svcvs	0x0072746e		
cmnvs	r4, ip, ror #6		
rsbspl	r7, r3, #116, 10	; 0x1d000000	
eormi	r6, r8, #26476544	; 0x1940000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
strtpl	r7, [ip], #-883	; 0xfffffc8d	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
cfldr64cs	mvdx6, [r2], #-392	; 0xfffffe78	
stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
rsbvc	r7, r5, #1929379840	; 0x73000000	
strbvc	r6, [ip, #-342]!	; 0xfffffeaa	
stmdapl	r0!, {r0, r2, r5, r6, r8, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
		; <UNDEFINED> instruction: 0x575f7274	
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
stmdapl	r0!, {r0, r3, r5, sl, fp, sp}		
ldrbpl	r4, [pc], #-852	; 5d04 <_HEAP_SIZE+0x3d04>	
svcpl	0x00525343		
movtpl	r4, #26191	; 0x664f	
eorcs	r5, ip, r5, asr #8		
strbvs	r5, [r5, -r8, lsr #4]!		
ldrbvs	r7, [r4, #-873]!	; 0xfffffc97	
stclvs	6, cr5, [r1], #-456	; 0xfffffe38	
stmdbcs	r9!, {r0, r2, r4, r5, r6, r8, sl, sp, lr}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
subspl	r3, pc, r1, lsr r5	; <UNPREDICTABLE>	
svcpl	0x00535948		
subpl	r4, r4, #1090519040	; 0x41000000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r7, lsr ip		
eorcs	r3, ip, r3, ror #8		
svcpl	0x00002230		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
movtpl	r4, #5727	; 0x165f	
svcpl	0x00343654		
svcpl	0x0058414d		
eorscc	r2, r9, #95	; 0x5f	
		; <UNDEFINED> instruction: 0x37333332	
		; <UNDEFINED> instruction: 0x36333032	
		; <UNDEFINED> instruction: 0x37343538	
eorscc	r3, r8, r7, lsr r5		
subeq	r4, ip, r7, lsr ip		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r5, #-380]	; 0xfffffe84	
cmppl	r0, #67108865	; 0x4000001	
ldrbmi	r3, [pc, #-95]	; 5d29 <_HEAP_SIZE+0x3d29>	
svcpl	0x0054454e		
subpl	r4, r3, #21248	; 0x5300	
eorscc	r3, r0, pc, asr r1		
cmnvc	r0, #-805306364	; 0xd0000004	
		; <UNDEFINED> instruction: 0x5649445f	
eorseq	r2, r5, r1, lsr r0		
subpl	r5, r1, #88	; 0x58	
stmdbmi	r9, {r0, r1, r2, r3, r4, r6, fp, ip, lr}^		
svcpl	0x00535043		
mcrrmi	15, 3, r5, r3, cr0		
svcpl	0x004b434f		
stmdapl	r0!, {r3, r6, r9, fp, ip, lr}		
svcpl	0x00524150		
movtmi	r4, #39256	; 0x9958	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
teqmi	r2, #1556480	; 0x17c000	
blmi	1316b48 <__undef_stack+0x11fffe8>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	121db18 <__undef_stack+0x1106fb8>		
cmpmi	r4, #0, 16		
subspl	r4, r3, #2080374785	; 0x7c000001	
cmpmi	lr, pc, asr r5		
svcpl	0x00454c42		
svcpl	0x004c4c41		
blmi	14d6320 <__undef_stack+0x13bf7c0>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r4, lsr r0		
svcpl	0x00535058		
cmpmi	r7, r6, asr #32		
ldmdbmi	pc, {r0, r4, r5, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r2, [r8], -r4, asr #32		
cmpmi	r0, r0, lsl #16		
mcrrmi	15, 5, r5, r7, cr2		
sfmmi	f4, 2, [r1], {79}	; 0x4f	
subpl	r5, sp, #1593835520	; 0x5f000000	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
mcrrmi	15, 5, r5, r7, cr3		
sfmmi	f4, 2, [r1], {79}	; 0x4f	
subpl	r5, sp, #1593835520	; 0x5f000000	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subspl	r5, r3, pc, asr r1		
svcpl	0x00305f49		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
svcpl	0x00545358		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
strbpl	r4, [r1, #-607]	; 0xfffffda1	
cmpmi	r2, r4, asr #30		
subcs	r4, r5, lr, asr #14		
		; <UNDEFINED> instruction: 0x36353031	
cmpmi	sp, ip, asr #32		
stmdapl	r9, {r2, r4, r6, r9, ip, lr}^		
subspl	r5, r9, pc, asr r4		
subspl	r0, r8, r5, asr #32		
cmppl	pc, #268435460	; 0x10000004	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x00305f43		
svcpl	0x00555043		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r4, r0, r8, lsr r6		
subeq	r4, r6, r1, lsr r6		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cfldrdmi	mvd5, [pc, #-312]	; 5d70 <_HEAP_SIZE+0x3d70>	
ldrbmi	r5, [r2, #-3920]	; 0xfffff0b0	
strbpl	r5, [ip], #-1363	; 0xfffffaad	
eorvc	r4, r8, pc, asr fp		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
cmnvc	r5, #-268435451	; 0xf0000005	
svcpl	0x00746c75		
stmdapl	r0, {r0, r1, r3, r5, r6, r8, fp, sp}		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cfldrdmi	mvd3, [pc, #-216]	; 5dfc <_HEAP_SIZE+0x3dfc>	
stmdavc	r8!, {r0, r1, r4, r6, r8, r9, sl, ip, lr}		
stmdacs	r8!, {r0, r3, r5, sp}		
strpl	r2, [lr, #-2424]!	; 0xfffff688	
rsbvc	r7, r5, #112	; 0x70	
svcpl	0x005f0029		
cmpcc	r4, #1168	; 0x490	
stmdacs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^		
teqvs	r0, #1622016	; 0x18c000	
eorcs	r2, r3, r0, lsr #6		
svcpl	0x005f004c		
strbmi	r4, [lr, -ip, asr #30]		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, #380	; 0x17c	
ldrtcc	r3, [r7], #-1073	; 0xfffffbcf	
ldrtcc	r3, [r6], #-824	; 0xfffffcc8	
stmdapl	r0, {r0, r1, r2, r4, r5, sl, fp, lr}		
ldmdbmi	pc, {r4, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00304332		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
ldrtcc	r3, [r0], #-48	; 0xffffffd0	
eorseq	r3, r0, r0, lsr r0		
subpl	r5, pc, #380	; 0x17c	
svcpl	0x00524544		
svcpl	0x00504450		
stmdbmi	r4, {r0, r2, r6, r9, sl, fp, lr}^		
svcpl	0x005f4e41		
teqcc	r4, r0, lsr #6		
svcpl	0x005f0032		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
ldrbpl	r3, [pc], #-563	; 5f54 <_HEAP_SIZE+0x3f54>	
svcpl	0x00455059		
svcvs	0x006c205f		
strvc	r6, [r0, #-1902]!	; 0xfffff892	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbseq	r6, r4, r9, ror #28		
strbpl	r5, [r1], #-3935	; 0xfffff0a1	
movtmi	r4, #40271	; 0x9d4f	
cmppl	r3, pc, asr r1		
ldrbmi	r4, [r2, #-2389]	; 0xfffff6ab	
stmdapl	r0, {r5, r9, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00565047		
svcpl	0x00535f30		
svcpl	0x00495841		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
		; <UNDEFINED> instruction: 0x46463938	
subeq	r4, r6, r6, asr #12		
subpl	r5, r1, #88	; 0x58	
subpl	r5, r7, pc, asr r8		
cmppl	r0, #292	; 0x124	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
svcmi	0x00495047		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r5, #-380]	; 0xfffffe84	
cmppl	r0, #67108865	; 0x4000001	
ldrbmi	r3, [pc, #-95]	; 5f7d <_HEAP_SIZE+0x3f7d>	
svcpl	0x0054454e		
subpl	r4, r3, #21248	; 0x5300	
eorscc	r3, r0, pc, asr r1		
rsbvc	r4, r2, r0, lsr sp		
stmdbmi	r4, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
teqcc	r0, r6, asr r1		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
ldmdbmi	r2, {r0, r1, r4, r6, sl, ip, lr}^		
subsmi	r4, pc, #68, 10	; 0x11000000	
stmdacs	r0!, {r0, r3, r6, sl, ip, lr}		
eoreq	r3, r9, r2, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^		
stmdbvs	r0, {r5, r8, fp, ip, sp}		
svcpl	0x0074696e		
rsbsvc	r6, r4, #1073741851	; 0x4000001b	
svcpl	0x00007869		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
movtpl	r4, #5727	; 0x165f	
svcpl	0x00343654		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
stcvs	15, cr5, [r0], #-380	; 0xfffffe84	
rsbcs	r6, r7, pc, ror #28		
strbvs	r6, [lr, -ip, ror #30]!		
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
svcmi	0x0054424d		
cmppl	pc, #1543503873	; 0x5c000001	
ldrbmi	r4, [r4, #-340]	; 0xfffffeac	
rsbsvc	r7, r4, #40	; 0x28	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
cdpvs	14, 5, cr3, cr15, cr13, {1}		
svcpl	0x002e7765		
mcrvs	5, 3, r6, cr5, cr2, {3}		
ldclvs	14, cr2, [pc, #-464]	; 5ea8 <_HEAP_SIZE+0x3ea8>	
strbvc	r7, [pc, -r2, ror #8]!		
ldrbtvc	r5, [r3], #-3939	; 0xfffff09d	
stmdbcs	r5!, {r0, r5, r6, sl, ip, sp, lr}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
teqcc	r0, r1, lsr r2		
svcpl	0x005f0032		
cdpvs	15, 6, cr6, cr9, cr14, {3}		
strbvs	r6, [lr, #-2412]!	; 0xfffff694	
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cdpvs	15, 5, cr5, cr15, cr8, {1}		
stclvs	9, cr6, [lr], #-444	; 0xfffffe44	
svcpl	0x00656e69		
eoreq	r2, r9, pc, asr r9		
movtmi	r5, #8031	; 0x1f5f	
svcpl	0x004d5543		
strbpl	r4, [r9], #-582	; 0xfffffdba	
teqcc	r0, pc, asr pc		
cmppl	r8, #53	; 0x35	
subspl	r5, r3, r4, asr pc		
mrrcmi	15, 4, r5, r3, cr9		
svcpl	0x00455641		
stmdbpl	ip, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^		
ldrcc	r3, [r1, #-288]!	; 0xfffffee0	
cmppl	r8, #56	; 0x38	
mcrrmi	15, 5, r5, r6, cr4		
svcpl	0x00485341		
ldmdbpl	r3, {r1, r6, r8, sl, ip, lr}^		
eorscc	r3, r1, #32, 2		
svcpl	0x00004c36		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
subsvc	r6, pc, r4, ror r5	; <UNPREDICTABLE>	
svcpl	0x00657275		
svcpl	0x0000205f		
ldrbmi	r4, [r6, #-328]	; 0xfffffeb8	
mcrmi	12, 2, r4, cr15, cr15, {2}		
svcmi	0x00445f47		
strbmi	r4, [ip, #-597]	; 0xfffffdab	
stmdapl	r0, {r5, r8, ip, sp}		
cmpmi	pc, r0, asr r3	; <UNPREDICTABLE>	
svcpl	0x00324946		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqmi	r0, r8, lsr r0		
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #380	; 0x17c	
strbmi	r5, [r6, #-3917]	; 0xfffff0b3	
subspl	r5, r5, #1090519040	; 0x41000000	
subsmi	r5, r1, #276	; 0x114	
teqcc	r0, r9, asr #8		
stfvse	f6, [ip], #-0		
stmdacs	r1!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
svcpl	0x005f2029		
cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78	
svcpl	0x006e6974		
svcvs	0x006c6c61		
teqvc	r8, #-1073741800	; 0xc0000018	
stmdbcs	r5!, {r0, r3, r5, r6, r9, fp, ip, sp, lr}^		
ldrbpl	r5, [pc, #-3840]	; 527c <_HEAP_SIZE+0x327c>	
cmpcc	r4, #1168	; 0x490	
stmdacs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^		
teqvs	r0, #1622016	; 0x18c000	
eorcs	r2, r3, r0, lsr #6		
stmdapl	r0, {r0, r2, r4, r6, sl, fp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00435454		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subspl	r0, r8, #48	; 0x30	
ldclmi	7, cr4, [pc, #-276]	; 609c <_HEAP_SIZE+0x409c>	
subscc	r4, r2, r6, asr r6		
ldrbmi	r4, [r8, #-1375]	; 0xfffffaa1	
subspl	r5, r4, #268	; 0x10c	
ldclmi	0, cr5, [pc, #-260]	; 60bc <_HEAP_SIZE+0x40bc>	
subcs	r5, fp, r1, asr #6		
ldrbtmi	r3, [r8], -r8, lsr #32		
eorscs	r3, ip, r0, lsr #24		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46564d5f	
ldrbmi	r3, [pc, #-82]	; 6186 <_HEAP_SIZE+0x4186>	
svcpl	0x00434558		
subpl	r5, r1, r4, asr r2		
strbpl	r4, [r9], #-607	; 0xfffffda1	
svcpl	0x005f0029		
svcpl	0x004d5241		
strbpl	r4, [r1], #-1350	; 0xfffffaba	
svcpl	0x00455255		
mcrrmi	14, 5, r4, r1, cr5		
strbmi	r4, [lr, #-1865]	; 0xfffff8b7	
eorseq	r2, r1, r4, asr #32		
svcpl	0x00535058		
svcpl	0x00544457		
svcpl	0x00544e49		
strtcc	r4, [r0], #-1097	; 0xfffffbb7	
cmpmi	pc, #49	; 0x31	
blmi	10d9f48 <__undef_stack+0xfc33e8>		
ldrbpl	r4, [pc], #-1097	; 621c <_HEAP_SIZE+0x421c>	
mrcvs	0, 3, r2, cr5, cr15, {2}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
cfstrsvs	mvf6, [r0], #-404	; 0xfffffe6c	
rsbeq	r6, r7, pc, ror #28		
cmpmi	r3, pc, asr pc		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
		; <UNDEFINED> instruction: 0x46463758	
strcc	r5, [sp, -r6, asr #32]!		
svcpl	0x00004b48		
cmnvs	r5, #2080374785	; 0x7c000001	
mcrvs	9, 3, r6, cr15, cr4, {3}		
eorcs	r7, r9, r8, lsr #16		
strbtvc	r5, [r1], #-3935	; 0xfffff0a1	
rsbvs	r7, r9, #116, 4	; 0x40000007	
svcpl	0x00657475		
svcpl	0x0028285f		
cmnvs	r5, #2080374785	; 0x7c000001	
mcrvs	9, 3, r6, cr15, cr4, {3}		
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
eoreq	r2, r9, r9, lsr #18		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcmi	0x0052544e		
ldrbpl	r5, [r3, -ip, asr #30]		
strbpl	r4, [r9], #-607	; 0xfffffda1	
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r4, lsr r0		
svcpl	0x00545358		
cmpmi	r2, pc, asr #32		
subspl	r4, pc, r2, asr r2	; <UNPREDICTABLE>	
svcpl	0x004b5241		
svcpl	0x00544f4e		
submi	r4, r1, #1104	; 0x450	
subcs	r4, r4, ip, asr #10		
ldmdacc	r7!, {r0, r4, r5, r8, ip, sp}		
cmppl	r0, #0, 16		
teqmi	r2, #24320	; 0x5f00	
cdpmi	15, 4, cr5, cr9, cr3, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r4, r0, lsr #6		
ldrbmi	r4, [r4, #-351]	; 0xfffffea1	
svcpl	0x00544958		
cmpmi	lr, r4, asr #18		
svcpl	0x0043494d		
svcmi	0x004c4c41		
eorseq	r2, r1, r3, asr #32		
movtmi	r5, #8031	; 0x1f5f	
svcpl	0x004d5543		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
teqcc	r0, pc, asr pc		
subspl	r0, r8, r6, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
cmppl	r0, #1392508928	; 0x53000000	
cmppl	pc, #95	; 0x5f	
svcpl	0x004f4944		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
eorscc	r3, r0, r5, lsr r0		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8, #-3922]	; 0xfffff0ae	
subpl	r4, r3, sp, asr #2		
svcpl	0x00305f53		
strbmi	r4, [fp, #-343]	; 0xfffffea9	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
strbmi	r5, [r7, #-3923]	; 0xfffff0ad	
ldrbpl	r3, [pc, -sp, asr #32]		
svcpl	0x00454b41		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00474552		
ldmdbmi	r3, {r1, r2, r6, ip, lr}^		
cmpmi	r0, r4, asr #30		
cfldrdmi	mvd5, [pc, #-328]	; 6214 <_HEAP_SIZE+0x4214>	
subcs	r5, fp, r1, asr #6		
ldrbtmi	r3, [r8], -r8, lsr #32		
ldccc	0, cr2, [ip], #-280	; 0xfffffee8	
cmppl	r0, #32, 12	; 0x2000000	
subspl	r4, pc, r9, asr #8		
svcpl	0x00545241		
ldmdbcs	r4, {r1, r6, r8, fp, lr}^		
cdpmi	5, 4, cr5, cr9, cr0, {0}		
svcpl	0x00343654		
subscs	r4, r8, sp, asr #2		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrtcc	r5, [r6], #-1102	; 0xfffffbb2	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdapl	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00554d50		
svcpl	0x00535f30		
svcpl	0x00495841		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqcc	r9, r8, lsr r8		
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r6, #380	; 0x17c	
svcpl	0x00544341		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, sp}		
teqcc	sp, r1, lsr r0		
svcpl	0x00005235		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
cmpmi	r6, r3, asr #30		
movtpl	r4, #40031	; 0x9c5f	
stmdapl	r0, {r2, r4, r6, sp}		
subspl	r4, pc, r9, asr #24		
strbpl	r4, [lr], #-2386	; 0xfffff6ae	
subcs	r5, r8, r6, asr #30		
cmppl	r0, #0, 16		
subpl	r5, r1, #398458880	; 0x17c00000	
ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r8, #68	; 0x44	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, #284	; 0x11c	
teqvs	r0, #268435459	; 0x10000003	
eorseq	r3, r2, r2, ror r1		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
cmpmi	r4, #1593835520	; 0x5f000000	
ldrbmi	r3, [pc], #-607	; 6428 <_HEAP_SIZE+0x4428>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
svcpl	0x00003220		
strbvs	r6, [r5, #-3679]!	; 0xfffff1a1	
ldmdbvs	r7!, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvc	r7, [pc], #-1134	; 6440 <_HEAP_SIZE+0x4440>	
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8, #-3922]	; 0xfffff0ae	
subpl	r4, r3, sp, asr #2		
svcpl	0x00305f53		
strbpl	r4, [r5], #-3653	; 0xfffff1bb	
blmi	13171d4 <__undef_stack+0x1200674>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	121e1a4 <__undef_stack+0x1107644>		
ldrcc	r3, [r2, #-288]!	; 0xfffffee0	
eorscc	r3, r0, r0, lsr r0		
svcpl	0x00003030		
svcmi	0x0054415f		
svcpl	0x0043494d		
cmpmi	ip, r2, asr r5		
subcs	r4, r4, r8, asr r5		
svcpl	0x005f0030		
cmpmi	r2, ip, asr #12		
cfldrdmi	mvd5, [pc, #-268]	; 637c <_HEAP_SIZE+0x437c>	
svcpl	0x005f5841		
ldrbcc	r3, [r8, -r0, lsr #32]		
strbmi	r4, [r6], -r6, asr #12		
subpl	r4, r6, r6, asr #12		
ldcmi	3, cr3, [r1], #-180	; 0xffffff4c	
svcpl	0x005f0052		
cfstrdmi	mvd4, [r2], {76}	; 0x4c	
mcrmi	13, 2, r4, cr9, cr15, {2}		
eorcc	r5, r0, #380	; 0x17c	
ldrcc	r3, [r2, #-558]!	; 0xfffffdd2	
ldmdacc	r3!, {r4, r5, r8, r9, sl, ip, sp}		
eorscc	r3, r5, r5, lsr r8		
teqcc	r0, r7, lsr r2		
teqcc	sp, #52, 10	; 0xd000000	
subeq	r3, ip, r0, lsr r8		
subpl	r5, r1, #88	; 0x58	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00434947		
smlsldmi	r4, lr, r3, r9		
ldrbmi	r4, [pc], #-1356	; 64d8 <_HEAP_SIZE+0x44d8>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
svcpl	0x00003020		
cmpmi	ip, pc, asr r5		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
stmdapl	r0, {r0, r1, r4, r5, r9, ip, sp}		
cmppl	pc, #80, 6	; 0x40000001	
cmpcc	pc, r4, asr #18		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r1, r5, asr #32		
eorscc	r3, r0, r1, lsr r0		
ldrbpl	r5, [pc], #-3840	; 6518 <_HEAP_SIZE+0x4518>	
submi	r5, sp, #72, 10	; 0x12000000	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
svcmi	0x00575245		
svcpl	0x005f4b52		
strmi	r3, [r0, -r0, lsr #2]		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcmi	0x00435f52		
ldrbmi	r4, [r4, #-3669]	; 0xfffff1ab	
svcmi	0x004c5f52		
svcpl	0x00524557		
movtpl	r4, #26191	; 0x664f	
eorcc	r5, r0, r5, asr #8		
eorseq	r3, r0, r8, ror r0		
mcrmi	9, 2, r4, cr15, cr15, {2}		
eorcc	r4, r0, #69206016	; 0x4200000	
subspl	r5, pc, r0, lsl #30		
stmdapl	r9, {r0, r1, r2, r3, r6, r8, r9, ip, lr}^		
movtpl	r5, #38495	; 0x965f	
strbmi	r4, [ip, #-585]	; 0xfffffdb7	
eorscc	r3, r0, r0, lsr #4		
eorseq	r3, r9, r8, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r4, r5, lsr pc		
cmppl	pc, #84, 2		
svcpl	0x00434e59		
subspl	r4, r2, #-2147483632	; 0x80000010	
subscs	r4, r2, r9, asr #10		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
cmncc	r3, ip, lsr #32		
strtcc	r2, [r0], #-3120	; 0xfffff3d0	
subspl	r0, r8, #34	; 0x22	
ldrbmi	r4, [pc], -r5, asr #14		
strbmi	r5, [r9], #-848	; 0xfffffcb0	
		; <UNDEFINED> instruction: 0x5645525f	
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldmdbcs	r0!, {r5, fp, sp}		
ldrbmi	r5, [pc], -r0, lsl #30		
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
		; <UNDEFINED> instruction: 0x46463758	
teqcc	sp, r6, asr #32		
svcpl	0x00005235		
strbpl	r4, [r6, #-1348]	; 0xfffffabc	
cmnvs	lr, lr, asr #16		
teqvs	ip, sp, ror #10		
stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}^		
teqvs	ip, r3, ror r4		
ldmdbcs	r3!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}^		
stclvs	14, cr6, [r1, #-128]!	; 0xffffff80	
rsbvc	r2, r1, #6619136	; 0x650000	
eoreq	r7, r9, r7, ror #6		
ldrbvs	r5, [r2, #-3935]!	; 0xfffff0a1	
mrcvs	5, 3, r7, cr2, cr4, {3}		
		; <UNDEFINED> instruction: 0x77745f73	
rsbcs	r6, r5, r9, ror #6		
strbtvc	r5, [r1], #-3935	; 0xfffff0a1	
rsbvs	r7, r9, #116, 4	; 0x40000007	
svcpl	0x00657475		
svcpl	0x0028285f		
strbtvc	r7, [r5], #-607	; 0xfffffda1	
cmnvc	lr, #1342177287	; 0x50000007	
ldmdbvs	r7!, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}^		
svcpl	0x005f6563		
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
mrcmi	3, 2, r5, cr15, cr0, {2}		
svcpl	0x00444e41		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorscc	r3, r0, r1, lsr r0		
eorseq	r3, r0, r0, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcpl	0x00565f35		
strbmi	r4, [r1, -r6, asr #24]		
cmpmi	r4, pc, asr r3		
subscs	r5, r3, r4, asr r5		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdbcc	r3!, {r5, sp}^		
cmncc	r3, ip, lsr #32		
teqcc	r0, #12800	; 0x3200	
subspl	r0, pc, #34	; 0x22	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
svcpl	0x00504d5f		
ldrbpl	r4, [r3, #-1362]	; 0xfffffaae	
eorvc	r5, r8, ip, asr #8		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
cmnvc	r5, #-268435451	; 0xf0000005	
ldmdbcs	r4!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
mcrmi	14, 2, r4, cr1, cr15, {2}		
cmpmi	r3, r4, asr #30		
svcpl	0x00454843		
svcmi	0x00525245		
ldrtcc	r2, [r1], #-82	; 0xffffffae	
subeq	r3, ip, r5, lsr r0		
movtmi	r5, #32607	; 0x7f5f	
strbmi	r5, [r9, #-3907]	; 0xfffff0bd	
ldrcc	r5, [r5, #-3907]!	; 0xfffff0bd	
eorseq	r2, r2, r9, lsr r0		
svcpl	0x00545358		
svcpl	0x00414d44		
subsmi	r4, pc, #21757952	; 0x14c0000	
svcmi	0x004c5f44		
strbmi	r4, [r5], #-2883	; 0xfffff4bd	
ldmdacc	r1!, {r5, r8, sl, ip, sp}		
ldrbpl	r0, [r8], #-76	; 0xffffffb4	
mrrcmi	15, 4, r5, r4, cr3		
		; <UNDEFINED> instruction: 0x464f5f52	
strbpl	r5, [r5], #-838	; 0xfffffcba	
stmdapl	r0, {r5, sl, ip, sp}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r4, [pc], #-841	; 6700 <_HEAP_SIZE+0x4700>	
stmdbmi	r6, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
subspl	r4, pc, #280	; 0x118	
subspl	r4, pc, #18087936	; 0x1140000	
strbpl	r5, [r5], #-837	; 0xfffffcbb	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
eorseq	r3, r0, r0, lsr r8		
usaxmi	r5, r5, pc	; <UNPREDICTABLE>	
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
cmppl	r8, #48	; 0x30	
mcrmi	15, 2, r5, cr9, cr4, {2}		
cmpmi	pc, #84, 6	; 0x50000001	
strbmi	r4, [lr, #-3663]	; 0xfffff1b1	
ldrbmi	r5, [pc, #-1091]	; 62fd <_HEAP_SIZE+0x42fd>	
subpl	r5, pc, #536870917	; 0x20000005	
eorscc	r3, r2, r0, lsr #2		
subspl	r0, r8, r2, lsr r0		
subspl	r5, pc, r1, asr #4		
cmppl	pc, #21757952	; 0x14c0000	
svcpl	0x0052434c		
svcpl	0x00535f30		
svcpl	0x00495841		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r3, r0, r8, lsr r0		
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00545358		
ldrbmi	r4, [pc], #-3918	; 677c <_HEAP_SIZE+0x477c>	
subcs	r5, r1, r1, asr #8		
subeq	r3, ip, r1, lsr r3		
subpl	r5, r1, #88	; 0x58	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00544457		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
strbpl	r5, [r4], #-1887	; 0xfffff8a1	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
eorscc	r2, r1, r0, lsr r0		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
ldrbmi	r4, [r4], #-1351	; 0xfffffab9	
svcpl	0x00455441		
svcpl	0x00525245		
ldrbtvc	r2, [r0], #-2128	; 0xfffff7b0	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
eorvc	r2, r8, r6, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
strbvs	r5, [r7, #-3886]!	; 0xfffff0d2	
strbtvc	r6, [r1], #-1140	; 0xfffffb8c	
rsbvc	r5, r5, #404	; 0x194	
eoreq	r2, r9, r2, ror r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00544457		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46384678	
eorscc	r3, r6, #48	; 0x30	
cmpvc	pc, #48	; 0x30	
rsbvc	r6, r5, #116, 8	; 0x74000000	
ldmdacs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
stmdacs	r0!, {r3, r4, r5, r6, r8, fp, sp}		
stccs	8, cr7, [r9, #-160]!	; 0xffffff60	
ldrbtvc	r5, [r3], #-3902	; 0xfffff0c2	
rsbsvc	r6, r2, #100, 10	; 0x19000000	
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
mrrcmi	15, 4, r5, r4, cr12		
movtpl	r5, #8002	; 0x1f42	
ldmdbmi	pc, {r0, r3, r6, sl, lr}^	; <UNPREDICTABLE>	
eorvc	r2, r2, r3, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #16		
ldccs	3, cr6, [r3], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #4		
strbmi	r4, [lr], #-1375	; 0xfffffaa1	
ldrbmi	r5, [r4], #-863	; 0xfffffca1	
eoreq	r4, r0, pc, asr r3		
svcpl	0x00535058		
cmpcc	r5, r0, asr sp		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003833		
cfstr64mi	mvdx5, [ip], {78}	; 0x4e	
stmdapl	r0, {r5, ip, sp}		
		; <UNDEFINED> instruction: 0x465f5350	
subcc	r4, r1, #80, 14	; 0x1400000	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003336		
stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^		
ldrbvc	r7, [pc], #-609	; 68b0 <_HEAP_SIZE+0x48b0>	
eoreq	r5, r0, pc, asr pc		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
ldrbtpl	r6, [r4], #-1351	; 0xfffffab9	
rsbvc	r6, r5, #6720	; 0x1a40	
cdpvs	15, 7, cr6, cr5, cr3, {2}		
rsbspl	r6, r2, #116, 10	; 0x1d000000	
eormi	r6, r8, #26476544	; 0x1940000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
strtpl	r7, [ip], #-883	; 0xfffffc8d	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
ldmdbcs	r2!, {r1, r5, r6, r8, sl, sp, lr}^		
ldclvs	8, cr5, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvs	r5, pc, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
eorcs	r2, ip, r2, ror r9		
svcpl	0x00435458		
svcpl	0x00524354		
movtpl	r4, #26191	; 0x664f	
eoreq	r5, r9, r5, asr #8		
svcpl	0x00545358		
		; <UNDEFINED> instruction: 0x46494650	
subpl	r5, r5, #316	; 0x13c	
subscs	r4, r2, r2, asr pc		
ldcmi	0, cr3, [r4], #-212	; 0xffffff2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
mrcmi	15, 2, r4, cr5, cr2, {2}		
stmdbmi	sp, {r2, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbmi	r3, {r1, r2, r3, r6, r8, sl, ip, lr}^		
stmdacs	r0!, {r1, r2, r3, r6, r9, sl, lr}		
ldccc	0, cr2, [ip], #-200	; 0xffffff38	
ldmdbcs	r2!, {r5, r9, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
bpl	17db2b8 <__undef_stack+0x16c4758>		
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldrbtcc	r3, [r8], #-32	; 0xffffffe0	
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #380	; 0x17c	
subpl	r5, r1, #308	; 0x134	
ldmdbmi	pc, {r0, r1, r6, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	pc, r3, asr r1	; <UNPREDICTABLE>	
teqcc	r0, r2, asr sp		
cmpmi	r7, #0, 30		
svcpl	0x00524148		
strbmi	r5, [r4, #-3924]	; 0xfffff0ac	
subpl	r4, r1, #17152	; 0x4300	
eoreq	r4, r0, r5, asr #8		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46564d5f	
subspl	r3, pc, #82	; 0x52	
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
movtpl	r4, #7519	; 0x1d5f	
eorcc	r2, r8, fp, asr #32		
stccc	6, cr4, [r0], #-480	; 0xfffffe20	
subspl	r2, r8, #60	; 0x3c	
ldclmi	7, cr4, [pc, #-276]	; 68b4 <_HEAP_SIZE+0x48b4>	
subscc	r4, r2, r6, asr r6		
svcmi	0x004d525f		
subsmi	r4, pc, #68, 10	; 0x11000000	
eoreq	r5, r9, r9, asr #8		
svcvs	0x00635f5f		
stmdbvs	r1!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^		
svcvs	0x0072656e		
ldclcs	8, cr2, [r8], #-408	; 0xfffffe68	
stmdbcs	sp!, {r0, r1, r4, r5, r6, sl, fp, sp}^		
rsbscs	r2, fp, r0, lsr #16		
cmnvc	lr, #396	; 0x18c	
svcvs	0x00762074		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x0020656c		
rsbsvc	r7, r9, pc, asr r4		
svcpl	0x00666f65		
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, fp, sp}		
stmdbcs	sl!, {r0, r1, r4, r5, r6, sp}		
mcrcc	9, 1, r2, cr13, cr0, {1}		
bcs	810fcc <__undef_stack+0x6fa46c>		
rsbscs	r5, r8, pc, asr pc		
stmdavc	r8!, {r0, r2, r3, r4, r5, sp}		
svcpl	0x00203b29		
cmppl	r5, pc, asr r4		
stmdbmi	ip, {r0, r2, r4, r6, r8, lr}^		
teqvc	r8, #1146880	; 0x118000	
eorcs	r2, ip, r0, lsr #20		
cdpvs	3, 6, cr6, cr15, cr8, {1}		
		; <UNDEFINED> instruction: 0x76207473	
strbtvc	r6, [r1], #-3183	; 0xfffff391	
rsbcs	r6, r5, r9, ror #24		
rsbvc	r6, r1, #6488064	; 0x630000	
svcpl	0x00292a20		
stccs	8, cr7, [r0, #-380]!	; 0xfffffe84	
svcvs	0x005f5f20		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
stmdacs	r6!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr}^		
stcvs	12, cr2, [r0, #-460]!	; 0xfffffe34	
ldcvc	9, cr2, [fp, #-164]!	; 0xffffff5c	
subspl	r0, pc, #41	; 0x29	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
strbmi	r4, [r8, #-863]	; 0xfffffca1	
ldrbmi	r4, [pc, #-2883]	; 5f31 <_HEAP_SIZE+0x3f31>	
ldrbmi	r4, [r2, -sp, asr #10]		
stmdbpl	r3, {r0, r2, r6, r9, sl, fp, lr}^		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x00002029		
strbpl	r4, [r2, #-3669]	; 0xfffff1ab	
ldrbpl	r5, [r3], #-3910	; 0xfffff0ba	
cfstr64mi	mvdx4, [r1, #-328]	; 0xfffffeb8	
ldrbpl	r4, [r0], #-3935	; 0xfffff0a1	
stmdapl	r0, {r5, r8, ip, sp}		
ldrbmi	r5, [pc], #-848	; 6a9c <_HEAP_SIZE+0x4a9c>	
svcpl	0x0031414d		
svcpl	0x00544e49		
strtcc	r4, [r0], #-1097	; 0xfffffbb7	
subspl	r0, r8, r7, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r1, r4, asr #26		
svcpl	0x00305f53		
strbmi	r4, [lr, #-3908]	; 0xfffff0bc	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
eorscs	r5, r1, r2, asr pc		
svcpl	0x00535058		
cmpcc	r1, r4, asr #26		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
stmdapl	r7, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
submi	r5, r1, #88, 30	; 0x160	
ldrbmi	r5, [r6, #-3913]	; 0xfffff0b7	
svcmi	0x00495352		
eorscc	r2, r1, lr, asr #32		
stmdapl	r0, {r4, r5, r9, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
subscc	r4, pc, r3, asr r4	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
ldclvs	8, cr5, [r4, #-0]		
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvc	r9, #1593835520	; 0x5f000000	
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
rsbvc	r5, sp, #44, 8	; 0x2c000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
stmdapl	r0!, {r1, r4, r5, r6, r8, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
		; <UNDEFINED> instruction: 0x575f7274	
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
stmdapl	r0!, {r0, r3, r5, sl, fp, sp}		
ldrbpl	r4, [pc], #-852	; 6b64 <_HEAP_SIZE+0x4b64>	
svcpl	0x00525343		
movtpl	r4, #26191	; 0x664f	
eorcs	r5, ip, r5, asr #8		
ldclvs	8, cr5, [r4, #-160]	; 0xffffff60	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvs	r5, pc, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
eorcs	r2, ip, r2, ror r9		
svcpl	0x00435458		
subspl	r4, r3, #84, 6	; 0x50000001	
		; <UNDEFINED> instruction: 0x46464f5f	
ldmdbcs	r4, {r0, r1, r4, r6, r8, sl, lr}^		
cfmadda32vc	mvax1, mvax2, mvfx0, mvfx0		
cmpmi	r4, #32, 16	; 0x200000	
subspl	r4, r3, #2080374785	; 0x7c000001	
cmpmi	lr, pc, asr r5		
svcpl	0x00454c42		
svcpl	0x00524d54		
blmi	14d7100 <__undef_stack+0x13c05a0>		
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
ldrbmi	r5, [pc, #-1107]	; 6781 <_HEAP_SIZE+0x4781>	
subpl	r5, pc, #536870917	; 0x20000005	
strbpl	r4, [pc, #-863]	; 687d <_HEAP_SIZE+0x487d>	
cfldrdmi	mvd5, [pc, #-312]	; 6aa8 <_HEAP_SIZE+0x4aa8>	
eorcc	r5, r0, #4259840	; 0x410000	
stmdapl	r0, {r1, r4, r5, sl, fp, lr}		
ldrbmi	r5, [pc], #-1107	; 6bec <_HEAP_SIZE+0x4bec>	
ldrbpl	r4, [pc], #-333	; 6bf0 <_HEAP_SIZE+0x4bf0>	
movtpl	r4, #57682	; 0xe152	
svcpl	0x00524546		
svcmi	0x00525245		
teqcc	r5, r2, asr r0		
stmdapl	r0, {r0, r4, r5, sl, fp, lr}		
		; <UNDEFINED> instruction: 0x465f5453	
ldmdapl	r4, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
eorseq	r3, r0, r4, lsr r0		
svcpl	0x00545358		
svcpl	0x00434949		
subspl	r5, pc, #805306372	; 0x30000004	
submi	r4, r4, #1073741841	; 0x40000011	
svcpl	0x004b4341		
svcmi	0x00525245		
eorscc	r2, r1, r2, asr r0		
svcpl	0x00003338		
cmppl	r4, pc, asr r5		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
subspl	r0, r8, r0, lsr r0		
subpl	r5, r7, r3, asr pc		
subsmi	r4, pc, #292	; 0x124	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
subcc	r3, r1, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
ldmdbmi	r0, {r3, r4, r6, r8, r9, sl, lr}^		
svcpl	0x0053504f		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
		; <UNDEFINED> instruction: 0x46464130	
ldrbpl	r0, [r8], #-70	; 0xffffffba	
strbvc	r7, [r3], #-621	; 0xfffffd93	
strbvs	r5, [r7, #-3954]	; 0xfffff08e	
mcrvs	3, 3, r4, cr15, cr4, {3}		
sfmvs	f7, 2, [pc], #-464	; 6ac8 <_HEAP_SIZE+0x4ac8>	
strbtvc	r7, [r1], #-1107	; 0xfffffbad	
ldrbvs	r7, [r2, #-885]	; 0xfffffc8b	
cmpvs	r2, r7, ror #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
ldclvs	12, cr2, [r4, #-460]	; 0xfffffe34	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
eorcs	r7, r9, r5, ror #4		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
stmdapl	r0!, {r0, r3, r5, sl, fp, sp}		
ldrbpl	r4, [pc], #-852	; 6cf0 <_HEAP_SIZE+0x4cf0>	
svcpl	0x00525343		
movtpl	r4, #26191	; 0x664f	
eoreq	r5, r9, r5, asr #8		
subpl	r5, r1, #88	; 0x58	
cmpmi	r3, #6225920	; 0x5f0000	
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
cdpmi	2, 5, cr5, cr15, cr5, {2}		
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r4, lr, asr #6		
movtpl	r4, #21326	; 0x534e	
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
mrrcmi	15, 4, r5, r4, cr14		
strbpl	r5, [r1], #-3906	; 0xfffff0be	
eorcs	r5, r0, #84, 4	; 0x40000005	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #10		
eorcs	r3, ip, r5, lsr #32		
ldfcss	f3, [r5], #-396	; 0xfffffe74	
strbcc	r2, [r3, -r0, lsr #32]!		
eorscs	r2, r2, #44	; 0x2c	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	ip, pc, asr r6		
mrcmi	8, 2, r4, cr15, cr3, {2}		
cmppl	pc, #1325400064	; 0x4f000000	
svcmi	0x00505055		
strbmi	r5, [r5], #-1106	; 0xfffffbae	
teqcc	r1, #32, 2		
stmdapl	r0, {r1, r4, r5, sl, fp, lr}		
cmpmi	pc, r4, asr r3	; <UNPREDICTABLE>	
svcpl	0x004f5455		
svcmi	0x004c4552		
svcmi	0x005f4441		
svcmi	0x00495450		
ldmdavc	r0!, {r1, r2, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
ldrtcc	r3, [r0], #-48	; 0xffffffd0	
stmdapl	r0, {r0, r2, r4, r6, sl, fp, lr}		
ldmdbmi	pc, {r4, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00314332		
svcpl	0x00544e49		
stmdacc	r0!, {r0, r3, r6, sl, lr}		
cmppl	r8, #48	; 0x30	
subspl	r5, r3, r4, asr pc		
svcmi	0x004d5f49		
ldrbmi	r4, [pc], -r4, asr #10		
strbpl	r5, [ip], #-1345	; 0xfffffabf	
ldrcc	r3, [r1, #-288]!	; 0xfffffee0	
strbvs	r0, [r2, #-49]!	; 0xffffffcf	
svcpl	0x006e6967		
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
svcpl	0x0054534e		
strbpl	r4, [r1], #-1350	; 0xfffffaba	
svcpl	0x00455255		
eorvc	r2, r2, r3, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r2], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #6		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
strbpl	r5, [sp, #-3893]	; 0xfffff0cb	
svcpl	0x0049544c		
movtmi	r5, #62032	; 0xf250	
		; <UNDEFINED> instruction: 0x4646415f	
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
eorvc	r2, r2, r9, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #10		
mcrvs	2, 3, r7, cr9, cr0, {3}		
smcvs	54772	; 0xd5f4	
stmdavc	r9!, {r2, r4, r5, r6, r9, ip, sp, lr}^		
cmpmi	r0, r0, lsl #16		
cmpmi	r3, #328	; 0x148	
movtmi	r4, #38741	; 0x9755	
blmi	10d73c8 <__undef_stack+0xfc0868>		
		; <UNDEFINED> instruction: 0x4645425f	
subcs	r5, r5, pc, asr #4		
svcpl	0x005f0030		
svcpl	0x00544c46		
svcpl	0x0058414d		
mrccs	0, 1, r2, cr3, cr15, {2}		
ldmdacc	r2!, {r2, r4, r5, ip, sp}		
		; <UNDEFINED> instruction: 0x36343332	
ldrcc	r3, [r8, #-822]!	; 0xfffffcca	
		; <UNDEFINED> instruction: 0x36383832	
ldmdacc	r3!, {r0, r2, r5, r6, r8, r9, fp, sp}		
subspl	r0, r8, r6, asr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc, #-1875]	; 6731 <_HEAP_SIZE+0x4731>	
subpl	r4, r5, #84, 16	; 0x540000	
svcpl	0x0054454e		
mcrmi	15, 2, r5, cr9, cr1, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
		; <UNDEFINED> instruction: 0x475f5350	
svcpl	0x00314d45		
svcpl	0x00544e49		
svcpl	0x00004449		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	r5, pc, asr ip		
svcpl	0x00385453		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
teqvc	r0, #380	; 0x17c	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
stmdavs	r3!, {r2, r5, r6, sp}^		
stmdapl	r0, {r0, r5, r6, r9, ip, sp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
subsmi	r3, pc, #-1073741801	; 0xc0000017	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r1, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00495841		
strbmi	r5, [r1], #-1361	; 0xfffffaaf	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
ldrbpl	r3, [pc], #-95	; 6efc <_HEAP_SIZE+0x4efc>	
svcpl	0x00455059		
cmpmi	pc, pc, asr #12		
svcpl	0x00344958		
ldrbmi	r4, [r4, #-3657]	; 0xfffff1b7	
movtmi	r4, #5714	; 0x1652	
eorseq	r2, r0, r5, asr #32		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r4, #-380]	; 0xfffffe84	
svcpl	0x00535041		
svcmi	0x00445f30		
ldmdbmi	pc, {r1, r2, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
svcpl	0x0052544e		
subspl	r2, r8, r4, lsr r0		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
ldmdbmi	pc, {r0, r6, sl, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0044		
cmpmi	r2, ip, asr #12		
ldrbmi	r5, [pc], -r3, asr #8		
svcpl	0x00544942		
teqcc	r3, pc, asr r0		
cmnvs	r4, #0, 26		
mrcvs	8, 3, r2, cr2, cr0, {3}		
eorcs	r7, r9, ip, lsr #12		
cmnvc	r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x005f656c		
stcvs	0, cr2, [r2, #-160]!	; 0xffffff60	
eorcs	r7, r0, #805306374	; 0x30000006	
rsbcs	r7, lr, r0, lsr #4		
rsbcs	r5, lr, #8704	; 0x2200	
bcc	815804 <__undef_stack+0x6feca4>		
rsbscs	r2, r2, #32, 4		
ldmdbcs	r6!, {r5, fp, sp}^		
eorseq	r2, fp, r0, lsr #18		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
subspl	r4, r0, #24903680	; 0x17c0000	
ldmdbcc	r2!, {r0, r3, r4, r5, sp}^		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
		; <UNDEFINED> instruction: 0x46415f37	
svcpl	0x00335f49		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
		; <UNDEFINED> instruction: 0x46464230	
svcpl	0x005f0046		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
ldrbpl	r4, [pc, -pc, asr #12]		
subpl	r4, r1, #4390912	; 0x430000	
svcpl	0x005f545f		
svcpl	0x00003420		
cmpmi	r3, pc, asr r5		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
		; <UNDEFINED> instruction: 0x46464658	
stmdacc	sp!, {r1, r2, r6, ip, lr}		
subeq	r4, fp, r5, asr r8		
svcpl	0x004c4958		
ldrbmi	r5, [r3, #-833]	; 0xfffffcbf	
ldmdami	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0020		
svcvs	0x00727473		
subsvc	r6, pc, #28835840	; 0x1b80000	
rsbvc	r6, r5, #105906176	; 0x6500000	
strbvs	r6, [r3, #-3685]!	; 0xfffff19b	
ldclvs	3, cr7, [r9, #-160]!	; 0xffffff60	
stmdbvs	ip!, {r2, r3, r5, r8, sp, lr}^		
ldmdbvc	r3!, {r0, r5, r6, r8, r9, ip, sp, lr}^		
strvs	r2, [r0, #-2413]!	; 0xfffff693	
rsbvc	r7, r5, #120, 8	; 0x78000000	
svcpl	0x005f206e		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
stmdacs	r0!, {r0, r1, r2, r3, r5, r6, r9, sl, sp, lr}		
stmdbcs	sp!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, lr}^		
stmdbvs	ip!, {r5, r8, sp, lr}^		
ldmdbvc	r3!, {r0, r5, r6, r8, r9, ip, sp, lr}^		
svcpl	0x005f206d		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
subscs	r5, pc, r5, ror #30		
svcpl	0x005f2828		
cmnvs	r9, r1, ror #24		
subscs	r5, pc, r3, ror pc	; <UNPREDICTABLE>	
ldmdbvc	r3!, {r3, r5, r8, r9, sp}^		
stmdbcs	r9!, {r0, r2, r3, r5, r6, r8, fp, sp}		
strbpl	r5, [r3], #-3840	; 0xfffff100	
svcpl	0x00455059		
eoreq	r5, r0, r8, asr #30		
ldmdbmi	r7, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cfldrdmi	mvd5, [pc, #-312]	; 6f44 <_HEAP_SIZE+0x4f44>	
svcpl	0x005f4e49		
subseq	r3, r5, r0, lsr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
bpl	17db99c <__undef_stack+0x16c4e3c>		
strbpl	r4, [r9], #-607	; 0xfffffda1	
eorscs	r2, r1, r0, lsr #16		
teqcc	r0, #60, 24	; 0x3c00	
stmdapl	r0, {r4, r5, r8, fp, sp}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
subscc	r5, pc, #80, 6	; 0x40000001	
cmpmi	r4, #1593835520	; 0x5f000000	
blmi	1317e30 <__undef_stack+0x12012d0>		
blmi	1317e34 <__undef_stack+0x12012d4>		
subcs	r5, r3, r3, asr r2		
svcpl	0x005f0030		
blvs	18e2e74 <__undef_stack+0x17cc314>		
ldmdbvc	r2!, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}^		
cmnvc	r3, pc, asr r1		
ldrbvs	r6, [r2, #-2421]!	; 0xfffff68b	
cmnvs	pc, #40, 24	; 0x2800	
stmdacs	r0!, {r0, r1, r3, r5, r6, r8, fp, sp}		
movtpl	r4, #4959	; 0x135f	
svcmi	0x00565f54		
eorcc	r4, r0, r9, asr #8		
cmppl	r8, #41	; 0x29	
svcmi	0x004e5f54		
		; <UNDEFINED> instruction: 0x47535f54	
subcs	r4, r1, r4, asr #26		
subeq	r3, ip, r1, lsr r6		
subpl	r5, r1, #88	; 0x58	
stmdbmi	r9, {r0, r1, r2, r3, r4, r6, fp, ip, lr}^		
svcpl	0x00535043		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldmdbmi	pc, {r4, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00304332		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
submi	r5, ip, #1593835520	; 0x5f000000	
subspl	r5, r9, pc, asr r4		
eorvc	r2, r2, r5, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #6		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r5, #-380]	; 0xfffffe84	
cmppl	r0, #67108865	; 0x4000001	
ldrbmi	r3, [pc], #-95	; 7158 <_HEAP_SIZE+0x5158>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsr #16		
cmppl	r0, #328	; 0x148	
strbpl	r5, [r5], #-3895	; 0xfffff0c9	
cdpmi	5, 5, cr4, cr2, cr8, {2}		
subscc	r5, pc, r5, asr #8		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
svcpl	0x00004449		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
blmi	125a294 <__undef_stack+0x1143734>		
strbpl	r5, [r2, #-3909]	; 0xfffff0bb	
ldmdbmi	r4, {r0, r3, r6, sl, fp, lr}^		
cmpmi	r6, lr, asr #30		
		; <UNDEFINED> instruction: 0x47524152	
eorseq	r2, r1, r3, asr r0		
cmnvs	sp, pc, asr fp		
teqvc	r8, #120	; 0x78	
svcvs	0x00657a69		
teqvc	r8, #102	; 0x66	
svcpl	0x00657a69		
stccc	9, cr2, [r0], #-464	; 0xfffffe30	
ldmdbcs	r3!, {r2, r3, r4, r5, sp}		
cmpmi	pc, r0, lsl #30		
cmpmi	lr, r3, asr sp		
teqvs	r8, #322961408	; 0x13400000	
strbvs	r6, [sp, #-366]!	; 0xfffffe92	
svcpl	0x005f2029		
subspl	r5, r4, #88, 6	; 0x60000001	
subcs	r4, r7, r9, asr #28		
ldrbpl	r5, [pc, #-3880]	; 62b0 <_HEAP_SIZE+0x42b0>	
svcpl	0x00524553		
strbmi	r4, [r2, #-332]	; 0xfffffeb4	
subspl	r5, r0, #76, 30	; 0x130	
stmdapl	r9, {r0, r2, r6, r9, sl, lr}^		
eorcs	r5, r9, pc, asr pc		
stclvs	14, cr6, [r1, #-396]!	; 0xfffffe74	
ldrbpl	r0, [pc], #-101	; 71f4 <_HEAP_SIZE+0x51f4>	
cmnvs	r5, r8, ror #4		
svcvs	0x006c5f64		
rsbcs	r6, ip, r3, ror #2		
ldmdavs	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbtvs	r6, [r1], #-1394	; 0xfffffa8e	
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
svcpl	0x00474643		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
		; <UNDEFINED> instruction: 0x46303730	
subspl	r0, r8, r6, asr #32		
cmpmi	r3, r3, asr pc		
subsmi	r3, pc, #78	; 0x4e	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r8, r0, lsr r0		
svcpl	0x00003030		
cmpmi	r3, pc, asr r5		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
cmppl	r0, #398458880	; 0x17c00000	
cdpmi	12, 4, cr4, cr15, cr9, {2}		
eorcc	r5, r0, pc, asr pc		
ldfcse	f3, [r0, #-480]	; 0xfffffe20	
blmi	121c744 <__undef_stack+0x1105be4>		
svcpl	0x005f5f00		
svcpl	0x00746e69		
cmnvc	r1, #108, 10	; 0x1b000000	
svcpl	0x00363174		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
eorseq	r2, r1, r4, rrx		
subpl	r5, r1, #88	; 0x58	
cmpmi	r5, pc, asr r8		
cmppl	r0, #1375731712	; 0x52000000	
cmpmi	pc, #-1073741801	; 0xc0000017	
blmi	10dafc4 <__undef_stack+0xfc4464>		
subscs	r4, sl, pc, asr r8		
subpl	r5, r1, #88	; 0x58	
cmpmi	r5, pc, asr r8		
cmppl	r0, #1375731712	; 0x52000000	
ldrbpl	r3, [pc, #-351]	; 7149 <_HEAP_SIZE+0x5149>	
svcpl	0x00545241		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subseq	r4, sl, pc, asr r8		
cmnvs	r8, pc, asr pc		
mcrvs	15, 3, r5, cr9, cr3, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
ldmdbcs	r8!, {r0, r2, r5, r6, fp, sp}^		
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
mcrmi	12, 2, r4, cr9, cr15, {2}		
svcpl	0x00524145		
svcpl	0x00535f30		
svcpl	0x00495841		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r3, r0, r3, asr #32		
eorseq	r3, r0, r0, lsr r0		
		; <UNDEFINED> instruction: 0x67735f5f	
svcpl	0x00637465		
svcpl	0x00776172		
svcpl	0x005f2872		
cfldrdcs	mvd7, [r2], #-448	; 0xfffffe40	
stmdbcs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
stccs	8, cr2, [sp, #-128]!	; 0xffffff80	
ldrbvs	r5, [pc], -r8, lsr #30		
svcpl	0x003e2d29		
eorscs	r2, ip, r2, ror r0		
eorscs	r2, pc, r0, lsr r0	; <UNPREDICTABLE>	
rsbsvc	r5, r3, #380	; 0x17c	
svcpl	0x00746567		
svcpl	0x005f2872		
cfldrdcs	mvd7, [r2], #-448	; 0xfffffe40	
ldrbvs	r5, [pc], -r0, lsr #30		
eorscs	r2, sl, r9, lsr #32		
strbtvc	r6, [lr], #-2344	; 0xfffff6d8	
stmdacs	sl!, {r0, r3, r5, fp, sp}		
stmdbcs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
subsvc	r3, pc, sp, lsr #28		
stmdbcs	r9!, {r0, r1, r3, r5, r8, r9, fp, sp}		
ldmdbpl	r3, {r8, r9, sl, fp, ip, lr}^		
ldmdbmi	r3, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r4, [pc], #-1370	; 7360 <_HEAP_SIZE+0x5360>	
eoreq	r4, r0, pc, asr r8		
mcrmi	15, 2, r5, cr9, cr15, {2}		
stmdapl	r1, {r2, r4, r6, r8, sl, fp, lr}^		
teqvs	r8, #2080374785	; 0x7c000001	
rsbcs	r2, r3, r9, lsr #32		
stcmi	3, cr2, [r0], #-140	; 0xffffff74	
svcpl	0x005f004c		
movtmi	r4, #12620	; 0x314c	
ldclmi	13, cr4, [pc, #-340]	; 7230 <_HEAP_SIZE+0x5230>	
svcpl	0x005f4e49		
eorcc	r2, sp, r0, lsr #16		
cmpcc	r0, #88, 2		
stclcs	12, cr4, [fp, #-196]	; 0xffffff3c	
eorspl	r5, r1, r0, lsr r8		
blmi	1313868 <__undef_stack+0x11fcd08>		
subspl	r0, r8, r9, lsr #32		
ldrbmi	r5, [pc, -r1, asr #4]		
svcpl	0x004f4950		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r3, r1, #120, 8	; 0x78000000	
		; <UNDEFINED> instruction: 0x46464630	
ldrbpl	r0, [r8], #-70	; 0xffffffba	
movtpl	r5, #16195	; 0x3f43	
stmdapl	r5, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r5, [r7, #-3924]	; 0xfffff0ac	
cmpmi	r2, lr, asr #10		
cfldr64mi	mvdx4, [pc, #-336]	; 7284 <_HEAP_SIZE+0x5284>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
svcpl	0x00003430		
mcrmi	5, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
strbvs	r6, [lr, -ip, ror #30]!		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
cdpvs	0, 7, cr2, cr5, cr7, {3}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}		
stmdbmi	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, r1, asr #6		
stmdbmi	sp, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
stccs	0, cr2, [r8, #-312]!	; 0xfffffec8	
mcrmi	15, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
		; <UNDEFINED> instruction: 0x36315453	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stccs	15, cr5, [r0, #-380]!	; 0xfffffe84	
eoreq	r3, r9, r0, lsr #2		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #2080374785	; 0x7c000001	
usaxpl	r5, r3, r2		
svcmi	0x004d5f43		
eorcc	r4, r0, r4, asr #10		
eorseq	r3, r3, r8, ror r1		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
subspl	r5, pc, #1308622848	; 0x4e000000	
svcpl	0x00444e41		
ldrbpl	r4, [r8], #-1358	; 0xfffffab2	
rsbsvc	r7, r4, #40	; 0x28	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
cdpvs	14, 5, cr3, cr15, cr13, {1}		
svcpl	0x002e7765		
mcrvs	5, 3, r6, cr5, cr2, {3}		
subsvc	r2, pc, #116, 28	; 0x740	
svcpl	0x00646e61		
ldrbtvc	r6, [r8], #-1390	; 0xfffffa92	
cmppl	r8, #41	; 0x29	
mcrrmi	15, 5, r5, r6, cr4		
svcpl	0x00485341		
movtpl	r5, #4677	; 0x1245	
ldrbpl	r5, [r3, #-3909]	; 0xfffff0bb	
mcrmi	0, 2, r5, cr5, cr3, {2}		
subcs	r4, r4, r4, asr #10		
ldmdbcc	r2!, {r0, r4, r5, r8, ip, sp}		
subspl	r0, r8, ip, asr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc], #-1875	; 74b0 <_HEAP_SIZE+0x54b0>	
cmpmi	pc, #72351744	; 0x4500000	
subscc	r4, pc, r6, asr #14		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
		; <UNDEFINED> instruction: 0x46463037	
ldrbpl	r5, [pc, #-3840]	; 65d0 <_HEAP_SIZE+0x45d0>	
movtmi	r5, #4678	; 0x1246	
subpl	r5, r5, r4, asr pc		
svcmi	0x004c4953		
subscs	r5, pc, lr, asr #30		
eorspl	r7, r1, r0, lsr r8		
ldrpl	r3, [r6, #-301]!	; 0xfffffed3	
subspl	r0, r8, r2, asr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r4, asr #32		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00444953		
stmdami	r3, {r0, r6, r9, ip, lr}^		
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldrtcc	r2, [r1], -r0, lsr #16		
subspl	r0, r8, r9, lsr #32		
cmppl	pc, #268435460	; 0x10000004	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x4649465f	
strbmi	r5, [r4, #-3919]	; 0xfffff0b1	
subcs	r5, r8, r0, asr r4		
svcpl	0x00003631		
svcpl	0x00535953		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
strbmi	r5, [r6], #-3923	; 0xfffff0ad	
strbpl	r5, [r5], #-863	; 0xfffffca1	
cmppl	r8, #32		
ldrbmi	r5, [r2, #-3924]	; 0xfffff0ac	
svcpl	0x00544553		
svcmi	0x00525245		
ldcmi	0, cr2, [r8], #-328	; 0xfffffeb8	
cmpmi	r2, r0, lsl #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
mrrcmi	13, 5, r4, r5, cr15		
eorscs	r5, r0, r4, asr pc		
ldrbvs	r3, [r8, #-40]!	; 0xffffffd8	
stmdbcs	r4!, {r1, r2, r4, r5, r9, sl, ip, sp}^		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00315f43		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8], -r0, lsr #32		
teqcc	r0, r8, lsr r0		
eorseq	r3, r4, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
cmpmi	r5, pc, asr r8		
cmppl	r0, #1375731712	; 0x52000000	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r1, r0, lsr r0		
svcpl	0x00003030		
ldrbvc	r7, [r0, #-863]!	; 0xfffffca1	
subsvc	r6, pc, #116, 6	; 0xd0000001	
subsvc	r7, pc, #25427968	; 0x1840000	
subsvc	r5, pc, r8, lsr #30		
svcpl	0x002c7274		
svcpl	0x002c635f		
eorcs	r7, r9, pc, asr r0		
stmdacs	sp!, {r3, r5, r8, sl, fp, sp}		
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvc	r3, [pc, -sp, lsr #28]		
eorcc	r3, r0, r0, lsr #24		
stmdacs	r0!, {r5, r8, r9, sl, fp, ip, sp}		
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvc	r3, [pc, -sp, lsr #28]		
eorscs	r3, sp, r0, lsr #28		
subsvc	r5, pc, r8, lsr #30		
svcpl	0x003e2d29		
cmnvc	r6, #108, 4	; 0xc0000006	
rsbcs	r7, r5, r9, ror #20		
bcs	a0f710 <__undef_stack+0x8f8bb0>		
subsvc	r5, pc, r8, lsr #30		
svcpl	0x003e2d29		
eorscs	r2, sp, r0, ror r0		
cmpvs	pc, #40, 30	; 0xa0	
eorcs	r2, ip, r9, lsr #18		
svcpl	0x005f282a		
mcrcc	9, 1, r2, cr13, cr0, {3}		
qsubcs	r7, pc, r0	; <UNPREDICTABLE>	
stcpl	0, cr2, [r7], #-244	; 0xffffff0c	
svccc	0x0020276e		
cdpvs	8, 6, cr2, cr9, cr0, {1}		
stmdacs	sl!, {r2, r4, r5, r6, r8, fp, sp}		
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
subsvc	r3, pc, sp, lsr #28		
bcc	8122fc <__undef_stack+0x6fb79c>		
cmpvc	pc, #32, 30	; 0x80	
		; <UNDEFINED> instruction: 0x66756277	
svcpl	0x0028725f		
rsbsvc	r7, r4, #95	; 0x5f	
stcpl	0, cr2, [r7], #-176	; 0xffffff50	
eorcs	r2, ip, lr, ror #14		
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00203a20		
rsbsvs	r7, r7, #2080374785	; 0x7c000001	
subsvc	r6, pc, #122683392	; 0x7500000	
subsvc	r5, pc, r8, lsr #30		
eorcs	r7, ip, r4, ror r2		
strbtvc	r6, [lr], #-2344	; 0xfffff6d8	
svcpl	0x005f2829		
eorcs	r2, ip, r3, ror #18		
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdacs	r0!, {r5, r9, fp, ip, sp}		
svcpl	0x005f282a		
mcrcc	9, 1, r2, cr13, cr0, {3}		
stccc	0, cr7, [r0, #-380]!	; 0xfffffe84	
svcpl	0x005f2820		
eorcs	r2, ip, r3, ror #18		
strbtvc	r6, [lr], #-2344	; 0xfffff6d8	
svcpl	0x00282a29		
stccs	0, cr7, [r9, #-380]!	; 0xfffffe84	
blcs	1c1f3b0 <__undef_stack+0x1b08850>		
eoreq	r2, r9, fp, lsr #18		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
smmlarpl	r3, r5, pc, r5	; <UNPREDICTABLE>	
movtmi	r4, #59743	; 0xe95f	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
teqvs	r0, #14592	; 0x3900	
eorcs	r3, ip, r1, lsr r2		
stmdapl	r0, {r2, r4, r5, r9, sp}		
svcpl	0x00474552		
stmdapl	r5, {r1, r2, r6, ip, lr}^		
strbmi	r5, [r4, #-3907]	; 0xfffff0bd	
qsubcc	r2, r8, r8		
eorscs	r3, ip, r0, lsr #24		
eoreq	r3, r9, r2, lsr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x00305f52		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r4, r0, r8, lsr r6		
eorseq	r3, r0, r6, lsr r0		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
ldrbmi	r5, [pc, #-1102]	; 72e2 <_HEAP_SIZE+0x52e2>	
ldrbmi	r4, [r2, -sp, asr #10]		
stmdbpl	r3, {r0, r2, r6, r9, sl, fp, lr}^		
rsbsvc	r7, r4, #40	; 0x28	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r3, [pc, #-3629]	; 691b <_HEAP_SIZE+0x491b>	
ldrbvs	r6, [r2, -sp, ror #10]!		
stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^		
cmppl	r8, #41	; 0x29	
stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0	
ldrbmi	r5, [r3, -r1, asr #30]		
svcpl	0x004f4e5f		
ldrbpl	r4, [r3], #-2380	; 0xfffff6b4	
teqcc	r2, #32, 10	; 0x8000000	
ldrbpl	r0, [pc, #-76]	; 7720 <SLCRlockKey+0xa5>	
eorseq	r3, r1, r0, lsr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #2080374785	; 0x7c000001	
svcpl	0x00565f52		
subscs	r4, r4, r2, asr #18		
eorscc	r7, r1, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
movwmi	r3, #48	; 0x30	
strbvs	r5, [r4, #-3130]!	; 0xfffff3c6	
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqcc	r0, r3, ror r2		
rsbsvc	r5, r0, #13568	; 0x3500	
cmnvs	r5, #454656	; 0x6f000	
ldcpl	15, cr5, [r1], #-464	; 0xfffffe30	
bvs	1be4168 <__undef_stack+0x1acd608>		
svcpl	0x00746365		
ldrbtvs	r2, [r3], #-3633	; 0xfffff1cf	
stmdavc	sp, {r0, r1, r3, r5, r6, sl, fp, ip, lr}^		
svcvs	0x006c434d		
stmdbvc	r3, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^		
cmnvc	r5, #25344	; 0x6300	
rsbvs	r4, r5, #92, 8	; 0x5c000000	
stmdapl	r0, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr}		
svcpl	0x00524150		
svcpl	0x00495841		
svcmi	0x00495047		
ldmdami	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
teqcc	r4, r0, lsr r8		
		; <UNDEFINED> instruction: 0x46463032	
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
ldrbpl	r5, [pc, #-1107]	; 739d <_HEAP_SIZE+0x539d>	
mrcmi	2, 2, r4, cr15, cr3, {2}		
strbmi	r5, [r4, #-3919]	; 0xfffff0b1	
cmpmi	pc, r3, asr r3	; <UNPREDICTABLE>	
stfmie	f4, [r9], {86}	; 0x56	
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
teqcc	r4, r0, lsr #2		
subspl	r0, r8, r2, lsr r0		
cmpmi	r5, r3, asr pc		
svcpl	0x00315452		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
teqcc	r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
svcpl	0x0020544e		
ldrbvc	r6, [r0, #-3433]!	; 0xfffff297	
subsvc	r6, pc, r2, ror r5	; <UNPREDICTABLE>	
svcpl	0x00007274		
mcrmi	5, 2, r4, cr5, cr2, {2}		
cmpmi	r7, #84, 30	; 0x150	
submi	r4, sp, #84, 30	; 0x150	
cmpmi	r4, pc, asr r3		
eorvc	r4, r8, r4, asr r5		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction: 0x77656e5f	
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
strbtvc	r7, [r3], #-1887	; 0xfffff8a1	
svcpl	0x00626d6f		
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
strpl	r2, [r0, #-2405]	; 0xfffff69b	
cmpcc	r4, r9, asr #28		
stmdacs	r3, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00202978		
mcrmi	5, 2, r5, cr9, cr15, {2}		
svcpl	0x00363154		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
ldrbmi	r3, [pc], #-351	; 78a0 <SLCRlockKey+0x225>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsr #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00315f43		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
movtpl	r4, #6239	; 0x185f	
strbmi	r4, [pc], #-3423	; 78d8 <SLCRlockKey+0x25d>	
eorcc	r4, r0, r5, asr #26		
cmppl	pc, #0, 30		
submi	r5, r9, #324	; 0x144	
svcpl	0x005f5449		
stmdapl	r0, {r5, ip, sp}		
cmpmi	pc, #84, 6	; 0x50000001	
cmpmi	pc, r3, asr r2	; <UNPREDICTABLE>	
svcpl	0x004f5455		
svcmi	0x004c4552		
cfldrdmi	mvd4, [pc, #-260]	; 77fc <SLCRlockKey+0x181>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
svcpl	0x00003031		
ldfmie	f4, [r2, #-380]	; 0xfffffe84	
cmpmi	r5, pc, asr r6		
ldrbmi	r5, [r2, #-1364]	; 0xfffffaac	
stclmi	3, cr5, [r9, #-380]	; 0xfffffe84	
eorscs	r3, r2, r4, asr #6		
svcpl	0x005f0031		
strbtvs	r6, [r5], #-1390	; 0xfffffa92	
mrrcmi	14, 5, r4, r5, cr15		
strbtvs	r0, [pc], -ip, asr #32		
strbtvc	r7, [r5], #-870	; 0xfffffc9a	
strtpl	r6, [r8], #-1647	; 0xfffff991	
mcrrcs	0, 5, r5, r5, cr9		
submi	r4, sp, #322961408	; 0x13400000	
eorcs	r5, r9, r5, asr #4		
strbvc	r5, [r2, #-3935]!	; 0xfffff0a1	
ldmdbvs	r4!, {r0, r3, r5, r6, sl, fp, sp, lr}^		
strbtvs	r5, [pc], -lr, ror #30		
strbtvc	r7, [r5], #-870	; 0xfffffc9a	
stmdacs	r0!, {r0, r1, r2, r3, r5, r6, r9, sl, sp, lr}		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
strbmi	r2, [sp, #-44]	; 0xffffffd4	
subpl	r4, r5, #-805306364	; 0xd0000004	
subspl	r0, r8, r9, lsr #32		
cmpmi	pc, #268435460	; 0x10000004	
cmpmi	pc, #80, 10	; 0x14000000	
ldrbmi	r5, [r4, #-591]	; 0xfffffdb1	
svcpl	0x00394158		
ldrbmi	r4, [r2, #-3907]	; 0xfffff0bd	
svcmi	0x004c435f		
ldrbmi	r4, [pc], -r3, asr #22		
svcpl	0x00514552		
stmdapl	r0!, {r3, r6, r9, fp, ip, lr}		
svcpl	0x00524150		
svcpl	0x00555043		
ldrbpl	r4, [r2], #-3907	; 0xfffff0bd	
stmdbcc	r1, {r0, r2, r6, fp, ip, lr}^		
cmpmi	pc, #95	; 0x5f	
cmpmi	pc, #80, 10	; 0x14000000	
ldrbmi	r4, [pc], -ip, asr #22		
svcpl	0x00514552		
stmdapl	r0, {r3, r6, r9, fp, ip, lr}		
		; <UNDEFINED> instruction: 0x465f5453	
ldmdami	r3, {r2, r3, r6, r8, lr}^		
cmpmi	r5, pc, asr r2		
teqcc	r0, r4, asr #18		
lfmmi	f3, 4, [r7], #-196	; 0xffffff3c	
cmpvs	pc, r0, lsl #30		
stmdbvc	r1!, {r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^		
mcrvs	15, 3, r5, cr9, cr3, {3}		
strbvs	r6, [lr, #-2412]!	; 0xfffff694	
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
stclvs	15, cr5, [r1], #-380	; 0xfffffe84	
cmnvc	r9, #-1073741795	; 0xc000001d	
stclvs	9, cr6, [lr], #-380	; 0xfffffe84	
svcpl	0x00656e69		
eoreq	r2, r9, pc, asr r9		
svcpl	0x00545358		
strbmi	r5, [r9], -r9, asr #32		
smlsldmi	r5, r5, pc, r2	; <UNPREDICTABLE>	
strbmi	r5, [r9], #-1887	; 0xfffff8a1	
ldrbmi	r4, [pc, #-2132]	; 71bc <_HEAP_SIZE+0x51bc>	
subpl	r5, pc, #536870917	; 0x20000005	
teqcc	r3, r0, lsr #10		
subspl	r0, r8, ip, asr #32		
subspl	r5, pc, r1, asr #4		
cmppl	pc, #21757952	; 0x14c0000	
cmpcc	pc, r0, asr r9	; <UNPREDICTABLE>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
subspl	r5, r3, r3, asr pc		
ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
cmppl	r1, #332	; 0x14c	
mrrcmi	9, 5, r4, pc, cr0	; <UNPREDICTABLE>	
cmpmi	r5, r9, asr #28		
cmpmi	r2, r2, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
subcc	r4, r3, r8, ror r6		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
svcmi	0x004d454d		
		; <UNDEFINED> instruction: 0x465f5952	
ldrbpl	r4, [r4, #-325]	; 0xfffffebb	
subscc	r4, pc, r2, asr r5	; <UNPREDICTABLE>	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #2		
smladxvs	r0, r4, r2, r2		
stmdacs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^		
eorcs	r7, r9, r6, rrx		
		; <UNDEFINED> instruction: 0x67735f5f	
svcpl	0x00637465		
subspl	r2, pc, #7471104	; 0x720000	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
rsbvc	r2, r6, ip, lsr #32		
cmppl	r8, #41	; 0x29	
subspl	r5, r3, r4, asr pc		
svcmi	0x004e5f49		
cmpmi	ip, pc, asr r3		
teqcc	r0, r6, asr r5		
eorseq	r3, r5, r1, lsr r5		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
subspl	r4, r0, #24903680	; 0x17c0000	
		; <UNDEFINED> instruction: 0x37722037	
subsvc	r5, pc, r0, lsl #30		
strbvs	r6, [fp, #-865]!	; 0xfffffc9f	
svcpl	0x005f2064		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
subsvc	r5, pc, r8, lsr #30		
strbvs	r6, [fp, #-865]!	; 0xfffffc9f	
ldmdbcs	pc, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0029		
movtcc	r4, #13636	; 0x3544	
stmdbmi	sp, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^		
stmdapl	r5, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r0, asr pc	; <UNPREDICTABLE>	
ldrtcc	r2, [r9], #-3368	; 0xfffff2d8	
ldrbtvc	r0, [r3], #-41	; 0xffffffd7	
teqvs	r8, r2, ror r2		
strtvc	r7, [ip], -r4, ror #4		
eorcs	r6, r9, r1, ror #24		
cmnvc	r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x005f656c		
teqvc	r2, #40	; 0x28	
stmdbeq	r2!, {r2, r4, r5, r6, r9, ip, sp, lr}^		
blpl	b13bd8 <__undef_stack+0x9fd078>		
ldfple	f3, [sp], {37}	; 0x25	
bcc	810504 <__undef_stack+0x6f99a4>		
eorcs	r3, r0, #32, 20	; 0x20000	
stmdacs	r0!, {r1, r4, r5, r6, r9, sp}		
stmdbcs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
eorvc	r2, r2, #44	; 0x2c	
teqvs	r8, r2, lsr #32		
eorcs	r7, r9, r4, ror #4		
subspl	r0, r8, r9, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
svcpl	0x00305f53		
svcpl	0x00435454		
svcpl	0x004b4c43		
movtpl	r4, #48195	; 0xbc43	
eorcc	r4, r0, r2, asr r3		
cmppl	pc, #0, 30		
movtmi	r5, #4678	; 0x1246	
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
cdpcs	13, 3, cr2, cr0, cr8, {1}		
ldclcs	8, cr4, [r2, #-212]	; 0xffffff2c	
ldmdami	r5!, {r4, r5, r9, sl, fp, sp}		
svcpl	0x00002952		
movtmi	r4, #14175	; 0x375f	
		; <UNDEFINED> instruction: 0x5641485f	
ldmdbpl	r3, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	pc, #939524097	; 0x38000001	
cmpmi	r0, pc, asr #26		
cmpmi	pc, r2, asr r5	; <UNPREDICTABLE>	
cmppl	pc, #1308622848	; 0x4e000000	
svcpl	0x00504157		
eorseq	r2, r1, r1, lsr r0		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^		
svcpl	0x00305f4f		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtcc	r3, [r8], #-32	; 0xffffffe0	
eorscc	r3, r0, r1, lsr r2		
eorseq	r3, r0, r0, lsr r0		
cmpmi	ip, pc, asr pc		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
stmdapl	r0, {r0, r1, r4, r5, r8, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
mcrmi	3, 2, r4, cr15, cr15, {2}		
sfmmi	f5, 2, [pc], {84}	; 0x54	
subsmi	r4, pc, #6080	; 0x17c0	
eorcc	r5, r0, r9, asr #8		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, #49	; 0x31	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
mrrcmi	15, 4, r5, r4, cr12		
strbpl	r5, [sp], -r2, asr #30		
movtpl	r5, #40769	; 0x9f41	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r8, lsr ip		
eorcs	r3, ip, r3, ror #6		
svcpl	0x00002231		
cmpmi	ip, pc, asr r5		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
mcrmi	13, 2, r4, cr9, cr15, {2}		
eorcc	r5, r0, pc, asr pc		
mrrcmi	0, 2, r3, r5, cr14		
subspl	r0, r8, fp, asr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
svcpl	0x00345f53		
movtmi	r4, #64579	; 0xfc43	
bpl	121f9b0 <__undef_stack+0x1108e50>		
cmpmi	r0, r0, lsr #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
ldrbpl	r3, [pc], #-1119	; 7c94 <SLCRlockKey+0x619>	
cmpmi	pc, #84, 6	; 0x50000001	
ldrbmi	r4, [pc], -ip, asr #22		
svcpl	0x00514552		
stmdapl	r0, {r3, r6, r9, fp, ip, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
mcrmi	3, 2, r4, cr15, cr15, {2}		
sfmmi	f5, 2, [pc], {84}	; 0x54	
subsmi	r4, pc, #1556480	; 0x17c000	
eorcc	r5, r0, r9, asr #8		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r1		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r1, r4, asr #26		
svcpl	0x00305f53		
strbmi	r4, [lr, #-3908]	; 0xfffff0bc	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
eorscs	r5, r3, r2, asr pc		
svcpl	0x00535058		
movtcc	r4, #7492	; 0x1d44	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
cmppl	r9, #2080374785	; 0x7c000001	
ldmdbpl	r4, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00534550		
svcpl	0x00002048		
strbmi	r4, [lr], #-338	; 0xfffffeae	
cmppl	pc, #52, 16	; 0x340000	
svcpl	0x00444545		
eorcc	r2, r8, r2, lsr r0		
teqcc	r2, #120, 2		
svcpl	0x00002934		
subpl	r5, r5, #2080374785	; 0x7c000001	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r4, r0, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
subspl	r4, r4, #1264	; 0x4f0	
ldrbmi	r4, [pc, #-3151]	; 70e9 <_HEAP_SIZE+0x50e9>	
stmdbmi	r2, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r2		
eorscc	r3, r0, r0, lsr r0		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
movtmi	r5, #21087	; 0x525f	
ldrbmi	r4, [r6, #-2373]	; 0xfffff6bb	
strbpl	r4, [pc], #-3679	; 7d5c <SLCRlockKey+0x6e1>	
subpl	r4, sp, pc, asr r5		
teqcc	r0, r4, asr r9		
eorseq	r3, r1, r1, lsr r6		
cmpmi	r2, #380	; 0x17c	
stmdacs	r4, {r0, r1, r4, r6, r8, fp, lr}^		
teqvc	r0, #1884160	; 0x1cc000	
cmnvs	r5, #116, 4	; 0x40000007	
svcpl	0x005f2074		
blvs	18e0320 <__undef_stack+0x17c97c0>		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
submi	r5, r9, #308	; 0x134	
svcpl	0x005f5449		
eorseq	r3, r2, r0, lsr #6		
strbmi	r4, [lr], #-351	; 0xfffffea1	
stmdapl	r0, {r5, sl, fp, sp}		
svcpl	0x00474552		
stmdapl	r5, {r1, r2, r6, ip, lr}^		
cdpmi	15, 4, cr5, cr5, cr3, {2}		
eorscs	r2, r1, r0, lsr #16		
teqcc	r0, #60, 24	; 0x3c00	
svcpl	0x00002930		
strbmi	r4, [lr], #-1375	; 0xfffffaa1	
movtmi	r4, #21599	; 0x545f	
eoreq	r5, r0, ip, asr #6		
cmppl	r5, #380	; 0x17c	
submi	r5, r9, #324	; 0x144	
svcpl	0x005f5449		
movwvc	r3, #32		
strbtvc	r7, [r5], #-2665	; 0xfffff597	
rsbeq	r7, r5, r9, ror r0		
ldmdbvs	pc, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cfldrdvs	mvd7, [pc], {110}	; 0x6e	
ldrbtvc	r6, [r3], #-357	; 0xfffffe9b	
ldrbvc	r3, [pc], #-1078	; 7de8 <SLCRlockKey+0x76d>	
		; <UNDEFINED> instruction: 0x6665645f	
strbtvs	r6, [r5], #-3689	; 0xfffff197	
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00524150		
stmdbmi	r4, {r3, r4, r6, r8, r9, ip, lr}^		
svcpl	0x0053504f		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
cmppl	pc, #80, 6	; 0x40000001	
subcc	r4, pc, r4, asr #18		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
svcpl	0x00343643		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldrmi	r2, [r1, #-95]!	; 0xffffffa1	
ldrtmi	r3, [r5], #-301	; 0xfffffed3	
subspl	r0, r8, r4, asr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
movtmi	r4, #7493	; 0x1d45	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
strbmi	r5, [r7, #-3923]	; 0xfffff0ad	
ldmdbmi	pc, {r0, r2, r3, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, #68	; 0x44	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
ldclmi	15, cr4, [r2, #-312]	; 0xfffffec8	
stclmi	13, cr4, [r5, #-380]	; 0xfffffe84	
sfmmi	f5, 2, [r5, #-380]	; 0xfffffe84	
eorcs	r5, r0, #65	; 0x41	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldfcss	f3, [r0], #-396	; 0xfffffe74	
rsbcc	r2, r3, #32		
eorscs	r2, r1, #44	; 0x2c	
ldrbmi	r5, [pc, -r0, lsl #30]		
cfstr64mi	mvdx5, [r3], {78}	; 0x4e	
svcpl	0x00454b49		
cfstr64mi	mvdx5, [r9], {66}	; 0x42	
svcpl	0x004e4954		
cmpmi	r4, r3, asr r4		
teqcc	r0, r2, asr r7		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
subpl	r5, r7, r7, lsr pc		
svcpl	0x00305f56		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	r2, r9, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
ldmdbcc	r8!, {r3, r4, r5, r6, r9, sl, lr}		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
cmppl	pc, #268435460	; 0x10000004	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84	
cmpmi	r2, pc, asr r4		
strbmi	r5, [r6, #-846]	; 0xfffffcb2	
stmdbmi	r2, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdacc	r0!, {r2, r4, r6, r8, r9, ip, lr}		
ldrbmi	r5, [pc], #-3840	; 7ef0 <SLCRlockKey+0x875>	
eorscc	r4, r3, #335544321	; 0x14000001	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
subspl	r4, r8, pc, asr r5		
stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x005f0037		
		; <UNDEFINED> instruction: 0x46424c53	
rsbscc	r3, r8, r0, lsr #32		
eorseq	r3, r1, r0, lsr r0		
svcpl	0x00535058		
cmpmi	r7, r6, asr #32		
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
svcpl	0x0031535f		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldmdacc	r8!, {r5, ip, sp}^		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00435458		
cdpmi	15, 5, cr4, cr7, cr4, {2}		
strbpl	r4, [pc, #-863]	; 7be1 <SLCRlockKey+0x566>	
svcmi	0x005f544e		
svcmi	0x00495450		
ldmdavc	r0!, {r1, r2, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r2, r0, lsr r0		
svcpl	0x00004c55		
movtmi	r5, #4959	; 0x135f	
svcpl	0x004d5543		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, sp}		
		; <UNDEFINED> instruction: 0x372d5031	
strmi	r4, [r0], -r8, asr #22		
cdpmi	0, 4, cr5, cr5, cr15, {2}		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorseq	r3, r0, r0, lsr #4		
svcpl	0x00545358		
cmpmi	sp, r6, asr r4		
movtpl	r4, #40287	; 0x9d5f	
cmpmi	r4, #1073741843	; 0x40000013	
subpl	r5, r5, #72, 30	; 0x120	
subscs	r4, r2, r2, asr pc		
eorscc	r3, r3, r1, lsr r4		
cmppl	r0, #0, 16		
		; <UNDEFINED> instruction: 0x4750465f	
ldmdbmi	pc, {r0, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdacc	r6!, {r2, r6, sp}		
cmpmi	r0, r0, lsl #16		
stmdapl	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbmi	r4, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0052454d		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
ldmdacc	r2!, {r3, r4, r5, r6, sl, ip, sp}		
		; <UNDEFINED> instruction: 0x46464630	
subspl	r0, r8, #70	; 0x46	
ldrbmi	r4, [pc], -r5, asr #14		
movtpl	r4, #59728	; 0xe950	
stmdbcc	r3!, {r2, r4, r6, sp}^		
mcrrmi	8, 0, r5, r9, cr0		
subspl	r5, r9, pc, asr r4		
ldmdami	pc, {r0, r2, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, #32		
cmpmi	pc, #18087936	; 0x1140000	
eorcc	r3, r0, r0, asr r0		
cmnvc	r1, #0, 12		
ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c	
stmdavc	r8!, {r2, r4, r5, r6, r8, r9, sp, lr}		
eorcs	r7, r9, ip, lsr #32		
stmdacs	sp!, {r3, r5, r8, sl, fp, sp}		
mcrcc	9, 1, r2, cr13, cr0, {3}		
stccc	7, cr7, [r0], #-380	; 0xfffffe84	
svccc	0x00203020		
cmpvc	pc, #32, 30	; 0x80	
		; <UNDEFINED> instruction: 0x66756277	
svcpl	0x0028725f		
mcrmi	5, 2, r4, cr5, cr2, {2}		
stmdacs	r0!, {r2, r4, r6, sl, fp, sp}		
ldmdbcs	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
stccs	8, cr7, [r9], #-160	; 0xffffff60	
eorcs	r7, r9, r0, lsr #32		
strmi	r3, [r0, #-3389]!	; 0xfffff2c3	
bcc	819980 <__undef_stack+0x702e20>		
stmdacs	sl!, {r5, fp, sp}		
mcrcc	9, 1, r2, cr13, cr0, {3}		
stccc	0, cr7, [r0, #-380]!	; 0xfffffe84	
ldmdbcs	r8!, {r5, fp, sp}^		
eorvc	r2, r8, ip, lsr #32		
svcpl	0x003e2d29		
stccs	11, cr2, [fp], #-448	; 0xfffffe40	
stmdbcs	r9!, {r5, ip, sp}		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
movtmi	r4, #39263	; 0x995f	
cmpmi	r2, pc, asr r4		
cmpmi	r5, pc, asr r2		
movtmi	r4, #4676	; 0x1244	
subpl	r5, r5, #300	; 0x12c	
subscs	r4, r2, r2, asr pc		
		; <UNDEFINED> instruction: 0x37383031	
mrrcvs	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x006b636f		
ldrbvc	r6, [r1, #-865]!	; 0xfffffc9f	
svcpl	0x00657269		
strbvc	r6, [r3, #-1394]!	; 0xfffffa8e	
		; <UNDEFINED> instruction: 0x76697372	
svcvs	0x006c2865		
eorcs	r6, r9, r3, ror #22		
cmpmi	r3, r8, lsr #30		
		; <UNDEFINED> instruction: 0x565f5453	
subcs	r4, r4, pc, asr #18		
stmdapl	r0, {r4, r5, r8, fp, sp}		
ldrbmi	r5, [pc], #-1107	; 80b8 <SLCRlockKey+0xa3d>	
cmppl	pc, #1073741843	; 0x40000013	
strbmi	r5, [r2], #-3911	; 0xfffff0b9	
strbpl	r4, [pc], #-3679	; 80c4 <SLCRlockKey+0xa49>	
stclmi	3, cr4, [pc, #-380]	; 7f4c <SLCRlockKey+0x8d1>	
ldrbpl	r4, [r4], #-2381	; 0xfffff6b3	
strcc	r4, [r0, #-1093]!	; 0xfffffbbb	
subeq	r3, ip, r2, lsr r4		
svcvs	0x006c5f5f		
subsvc	r6, pc, #101376	; 0x18c00	
cmnvs	r5, r5, ror #24		
subsvc	r6, pc, #482344960	; 0x1cc00000	
rsbsvc	r6, r5, #-1811939327	; 0x94000001	
ldrbvs	r6, [r6, #-2419]!	; 0xfffff68d	
cmnvs	pc, #40, 24	; 0x2800	
stmdacs	r0!, {r0, r1, r3, r5, r6, r8, fp, sp}		
movtpl	r4, #4959	; 0x135f	
svcmi	0x00565f54		
eorcc	r4, r0, r9, asr #8		
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
strbpl	r5, [r9], #-3916	; 0xfffff0b4	
lfmmi	f4, 2, [pc, #-304]	; 7fe8 <SLCRlockKey+0x96d>	
eorcs	r4, r0, #-2147483627	; 0x80000015	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
strbcc	r2, [r3, #-32]!	; 0xffffffe0	
eorscs	r2, r1, #44	; 0x2c	
cmpvc	pc, #0, 30		
svcpl	0x00657a69		
subscs	r5, pc, r4, ror pc	; <UNPREDICTABLE>	
cmppl	pc, #0, 30		
cmpmi	pc, #1677721601	; 0x64000001	
stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^		
svcpl	0x00485f47		
svcpl	0x0000205f		
mcrmi	5, 2, r4, cr5, cr2, {2}		
mcrmi	15, 2, r5, cr9, cr4, {2}		
strtvc	r5, [r8], -r9, asr #8		
eorcs	r7, r9, r1, ror #4		
ldccs	0, cr2, [r0], #-492	; 0xfffffe14	
strtvc	r2, [r8], -r0, lsr #12		
cdpcs	2, 2, cr7, cr9, cr1, {3}		
uhsaxvs	r5, r3, pc	; <UNPREDICTABLE>	
mrrccs	0, 5, r3, sp, cr11		
strtvc	r2, [r8], -r0, lsr #12		
cdpcs	2, 2, cr7, cr9, cr1, {3}		
uhsaxvs	r5, r3, pc	; <UNPREDICTABLE>	
ldfcse	f3, [sp], {91}	; 0x5b	
strtvc	r2, [r8], -r0, lsr #12		
cdpcs	2, 2, cr7, cr9, cr1, {3}		
uhsaxvs	r5, r3, pc	; <UNPREDICTABLE>	
lfmcs	f3, 2, [sp], {91}	; 0x5b	
eorcs	r3, ip, r0, lsr #32		
eorcs	r2, ip, r2, lsr #4		
eorcs	r2, r0, #48, 24	; 0x3000	
eorcs	r2, ip, r3, asr #4		
svcpl	0x00202c30		
cfstr64mi	mvdx5, [ip], {78}	; 0x4e	
cdpmi	0, 5, cr2, cr15, cr12, {1}		
mcrrcs	12, 5, r4, ip, cr5		
eorcs	r3, ip, r0, lsr #32		
mrrcmi	14, 5, r4, r5, cr15		
svcpl	0x00202c4c		
cfstr64mi	mvdx5, [ip], {78}	; 0x4e	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
strbpl	r5, [lr, #-3872]	; 0xfffff0e0	
eorcs	r4, ip, ip, asr #24		
rsbscs	r2, fp, fp, ror r0		
svcpl	0x00202c30		
cfstr64mi	mvdx5, [ip], {78}	; 0x4e	
eorcs	r2, r2, #44	; 0x2c	
rsbscc	r2, fp, ip, lsr #32		
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
eorcs	r3, ip, r0, lsr #32		
eorcc	r2, r0, r0, lsr ip		
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
eorcs	r3, ip, r0, lsr #32		
eorcc	r2, r0, r0, lsr ip		
eorcc	r2, r0, sp, ror ip		
ldccs	0, cr2, [r1], #-176	; 0xffffff50	
blvc	826e8c <__undef_stack+0x71032c>		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
strbmi	r4, [r5], #-1363	; 0xfffffaad	
eorcs	r3, ip, pc, asr r0		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
strbmi	r4, [r5], #-1363	; 0xfffffaad	
eorcs	r3, ip, pc, asr r1		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
strbmi	r4, [r5], #-1363	; 0xfffffaad	
lfmcs	f3, 2, [sp], #-380	; 0xfffffe84	
subspl	r7, pc, #32, 22	; 0x8000	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
strbpl	r5, [sp, #-3896]	; 0xfffff0c8	
subscc	r5, pc, ip, asr #8		
subspl	r2, pc, #44	; 0x2c	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
strbpl	r5, [sp, #-3896]	; 0xfffff0c8	
cmpcc	pc, ip, asr #8		
subspl	r2, pc, #44	; 0x2c	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
strbpl	r5, [sp, #-3896]	; 0xfffff0c8	
subscc	r5, pc, #76, 8	; 0x4c000000	
svcpl	0x00202c7d		
strbmi	r4, [lr], #-338	; 0xfffffeae	
cmpmi	pc, r4, lsr r8	; <UNPREDICTABLE>	
cfstrsvc	mvf4, [r0, #-272]!	; 0xfffffef0	
rsbscc	r2, fp, ip, lsr #32		
rsbscc	r2, fp, ip, lsr #32		
eorcs	r7, ip, sp, ror sp		
eorcs	r3, ip, fp, ror r0		
ldclvc	0, cr3, [sp, #-492]!	; 0xfffffe14	
rsbscc	r2, fp, ip, lsr #32		
rsbscc	r2, fp, ip, lsr #32		
eorcs	r7, ip, sp, ror sp		
eorcs	r2, ip, r2, lsr #4		
eorcs	r2, ip, r2, lsr #4		
blvc	813368 <__undef_stack+0x6fc808>		
blvc	81336c <__undef_stack+0x6fc80c>		
ldclcs	13, cr7, [sp], #-192	; 0xffffff40	
ldccs	11, cr7, [r0], #-128	; 0xffffff80	
vldmdbvc	r0!, {d7-d22}		
blvc	8134b0 <__undef_stack+0x6fc950>		
blvc	813380 <__undef_stack+0x6fc820>		
ldclcs	13, cr7, [sp], #-192	; 0xffffff40	
ldccs	11, cr7, [r0], #-128	; 0xffffff80	
vldmdbvc	r0!, {d7-d22}		
blvc	8134c4 <__undef_stack+0x6fc964>		
blvc	813394 <__undef_stack+0x6fc834>		
rsbscs	r7, sp, r0, lsr sp		
ldclcs	0, cr2, [sp], #-500	; 0xfffffe0c	
ldrbmi	r5, [r2, #-3872]	; 0xfffff0e0	
svcpl	0x00544e45		
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
ldrbmi	r4, [r4, #-351]	; 0xfffffea1	
subscs	r4, r4, r8, asr r9		
mrrcmi	14, 5, r4, r5, cr15		
blvc	813428 <__undef_stack+0x6fc8c8>		
mrrcmi	14, 5, r4, r5, cr15		
eorcc	r2, r0, ip, asr #24		
cdpmi	0, 5, cr2, cr15, cr12, {1}		
stclvc	12, cr4, [ip, #-340]	; 0xfffffeac	
svcpl	0x00007d20		
ldrbvs	r7, [r2, #-95]!	; 0xffffffa1	
strbtvc	r6, [r3], #-2404	; 0xfffff69c	
stclvs	6, cr6, [r1], #-380	; 0xfffffe84	
strvs	r6, [r8, #-1395]!	; 0xfffffa8d	
eorcs	r7, r9, r8, ror r0		
strbvc	r5, [r2, #-3935]!	; 0xfffff0a1	
ldmdbvs	r4!, {r0, r3, r5, r6, sl, fp, sp, lr}^		
stmdavc	r5!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
strbtvc	r6, [r3], #-1392	; 0xfffffa90	
stmdavc	r5!, {r3, r5, fp, sp}^		
eorcs	r2, ip, r0, ror r9		
stmdapl	r0, {r4, r5, r8, fp, sp}		
ldrbpl	r5, [pc, #-1107]	; 7eed <SLCRlockKey+0x872>	
svcpl	0x00545241		
subpl	r5, r1, #1392508928	; 0x53000000	
subpl	r5, r5, #84, 30	; 0x150	
subscs	r4, r2, r2, asr pc		
eorscc	r3, r5, #49	; 0x31	
subspl	r0, pc, ip, asr #32		
		; <UNDEFINED> instruction: 0x76205254	
rsbcs	r6, r4, pc, ror #18		
ldmdbmi	r7, {r1, r3, r5}^		
cfldrdmi	mvd5, [pc, #-312]	; 8230 <SLCRlockKey+0xbb5>	
svcpl	0x00205841		
mcrmi	7, 2, r5, cr9, cr15, {2}		
cmpmi	sp, r4, asr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
stmdbvs	r4!, {r0, r3, r5, r6, r8, r9, ip, sp, lr}^		
ldmdacs	r4!, {r0, r1, r2, r5, r6, r8, fp, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f2820		
rsbsvc	r7, r9, r3, ror #8		
svcvs	0x006c5f65		
rsbsvc	r6, r5, pc, ror #22		
cmpvs	pc, #40, 30	; 0xa0	
cdpmi	6, 5, cr2, cr15, cr9, {1}		
svcpl	0x005f0029		
cmpmi	ip, r5, asr ip		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
cmppl	r0, #398458880	; 0x17c00000	
cdpmi	12, 4, cr4, cr15, cr9, {2}		
eorcc	r5, r0, pc, asr pc		
ldfcse	f3, [r0, #-480]	; 0xfffffe20	
lfmmi	f3, 2, [r5], {51}	; 0x33	
svcpl	0x00004b4c		
cmpmi	r8, pc, asr r3		
stmdbmi	r2, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
ldmdbvs	r8, {r3, r4, r5}^		
strbvc	r5, [r8], #-3948	; 0xfffff094	
ldmdacs	r3!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^		
cmnvs	r4, r4, asr #2		
ldmdbvs	r8, {r0, r3, r5, sp}^		
cdpvs	15, 4, cr5, cr5, cr12, {3}		
cdpvs	9, 6, cr6, cr1, cr4, {3}		
rsbvc	r7, r1, r3, asr r7		
strtmi	r3, [r8], #-1585	; 0xfffff9cf	
stmdbcs	r1!, {r0, r5, r6, sl, ip, sp, lr}^		
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cmpmi	sp, lr, asr #8		
ldmdbpl	r4, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
svcvs	0x006c2067		
stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}		
stmdapl	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
		; <UNDEFINED> instruction: 0x465f5453	
strbpl	r4, [ip, #-2369]	; 0xfffff6bf	
teqcc	r0, r2, asr r5		
svcmi	0x0045004c		
stccs	0, cr2, [r8, #-280]!	; 0xfffffee8	
svcpl	0x00002931		
mcrmi	15, 2, r4, cr9, cr0, {2}		
svcpl	0x00524554		
subscs	r4, r4, r9, asr #28		
strbvs	r6, [lr, -ip, ror #30]!		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r7, r7, asr #30		
eorvc	r3, r0, #343932928	; 0x14800000	
ldrbtvc	r0, [r3], #-53	; 0xffffffcb	
cmnvc	r5, #1627389952	; 0x61000000	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
strbpl	r5, [r5], #-3895	; 0xfffff0c9	
cdpmi	5, 5, cr4, cr2, cr8, {2}		
subscc	r5, pc, r5, asr #8		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r2, asr #32		
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r5, [r1], -lr, asr #8		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
teqcc	r0, #380	; 0x17c	
		; <UNDEFINED> instruction: 0x37363732	
mcrrmi	15, 0, r5, r7, cr0		
sfmmi	f4, 2, [r1], {79}	; 0x4f	
ldrbmi	r4, [r4, #-351]	; 0xfffffea1	
subscs	r4, r4, r8, asr r9		
mcrrmi	15, 2, r5, r7, cr8		
sfmmi	f4, 2, [r1], {79}	; 0x4f	
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cdpcc	4, 2, cr5, cr13, cr14, {2}		
ldrbvs	r6, [r4, #-351]!	; 0xfffffea1	
ldmdbcs	r4!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
subpl	r5, r5, #1308622848	; 0x4e000000	
ldrbpl	r5, [r0], #-1362	; 0xfffffaae	
cmpmi	r4, pc, asr r3		
subscs	r5, r3, r4, asr r5		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
eorscc	r6, r1, #32, 6	; 0x80000000	
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r1, lsr ip		
cmppl	r8, #34	; 0x22	
mcrmi	15, 2, r5, cr9, cr4, {2}		
		; <UNDEFINED> instruction: 0x465f4354	
svcpl	0x004c4941		
		; <UNDEFINED> instruction: 0x464c4553	
ldrbpl	r4, [r3], #-1364	; 0xfffffaac	
eorscc	r3, r2, r0, lsr #2		
svcpl	0x005f0031		
svcpl	0x004c4244		
svcpl	0x0058414d		
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, sp}		
rsbsvs	r6, r5, #100, 30	; 0x190	
teqcc	r9, ip, ror #10		
ldrcc	r3, [r9, -lr, lsr #14]!		
teqcc	r3, r6, lsr r9		
		; <UNDEFINED> instruction: 0x36383433	
ldrcc	r3, [r1, #-818]!	; 0xfffffcce	
teqcc	fp, #230686720	; 0xdc00000	
stmdbcs	ip, {r4, r5, fp, ip, sp}^		
movtpl	r5, #12032	; 0x2f00	
ldmdbmi	r3, {r2, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r4, [pc], #-1370	; 8540 <SLCRlockKey+0xec5>	
stmdapl	r0, {r0, r1, r2, r3, r4, r6, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00435454		
ldrbpl	r5, [r4], #-3890	; 0xfffff0ce	
mcrrmi	15, 4, r5, r3, cr3		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
teqcc	r1, sl, asr r0		
teqcc	r1, r1, lsr r1		
eorseq	r3, r5, r1, lsr r1		
svcpl	0x00545358		
svcpl	0x00434949		
svcpl	0x00544f4e		
		; <UNDEFINED> instruction: 0x56414c53	
eorscc	r2, r1, r5, asr #32		
svcpl	0x00003838		
ldmdbmi	r2, {r0, r1, r4, r6, sl, ip, lr}^		
ldmdami	pc, {r1, r2, r3, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>	
stmdapl	r0, {r0, r1, r2, r3, r4, r6, sp}		
svcpl	0x00524150		
		; <UNDEFINED> instruction: 0x57554353	
subscc	r5, pc, r4, asr #8		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
eorscc	r3, r2, r0, lsr r6		
cmppl	r0, #0, 16		
cmpmi	sp, pc, asr r4		
submi	r5, r1, #48, 30	; 0xc0	
svcpl	0x0054524f		
svcpl	0x00544e49		
strtcc	r4, [r0], #-1097	; 0xfffffbb7	
subspl	r0, pc, #53	; 0x35	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
strbpl	r5, [r1], #-3924	; 0xfffff0ac	
strbpl	r5, [r9], #-2117	; 0xfffff7bb	
strbpl	r5, [lr, #-3872]	; 0xfffff0e0	
eorcs	r4, ip, ip, asr #24		
ldrbmi	r4, [r4, #-351]	; 0xfffffea1	
svcpl	0x00544958		
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
svcpl	0x005f002c		
cmnvs	pc, #25344	; 0x6300	
svcpl	0x00745f6b		
stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbcs	r6, r4, lr, ror #10		
cmpmi	pc, #0, 30		
ldrbpl	r5, [r3, #-3907]	; 0xfffff0bd	
subpl	r5, pc, #80	; 0x50	
		; <UNDEFINED> instruction: 0x565f5354	
strbmi	r5, [r1], #-577	; 0xfffffdbf	
ldmdapl	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>	
teqcc	r0, r8, asr r8		
cmpvs	pc, #0, 30		
rsbvc	r6, r4, #1627389952	; 0x61000000	
ldrbvs	r7, [pc], #-1119	; 862c <SLCRlockKey+0xfb1>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
eoreq	r6, r0, r5, ror #8		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^		
svcpl	0x00305f4f		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
		; <UNDEFINED> instruction: 0x5645445f	
smlsldmi	r4, r6, pc, r3	; <UNPREDICTABLE>	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r7, r0, lsr r0		
svcpl	0x00003030		
svcpl	0x00445342		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
ldrbmi	r5, [pc], #-1119	; 8684 <SLCRlockKey+0x1009>	
cdpmi	6, 4, cr4, cr9, cr5, {2}		
subscs	r4, pc, r5, asr #8		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
stclmi	15, cr5, [r4, #-220]	; 0xffffff24	
movtpl	r5, #61249	; 0xef41	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
		; <UNDEFINED> instruction: 0x46464634	
ldrbmi	r5, [pc, -r0, lsl #30]		
cmpmi	pc, r3, asr #6		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, lr}^		
svcmi	0x00505f43		
ldrbmi	r4, [r4, #-3657]	; 0xfffff1b7	
svcmi	0x004c5f52		
ldrbmi	r4, [pc], -r3, asr #22		
subcs	r4, r5, r2, asr r5		
subspl	r0, r8, r2, lsr r0		
ldrbpl	r5, [r4], #-3923	; 0xfffff0ad	
subsmi	r3, pc, #-1073741808	; 0xc0000010	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r2, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00495841		
strbmi	r5, [r1], #-1361	; 0xfffffaaf	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
teqcc	r4, r0, lsr r8		
eorscc	r3, r0, r5, asr #32		
stmdapl	r0, {r4, r5, ip, sp}		
cmppl	pc, #80, 6	; 0x40000001	
ldrbpl	r5, [pc, -r3, asr #10]		
ldmdbmi	pc, {r2, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r3, r4, asr #32		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #1073741843	; 0x40000013	
ldrbmi	r3, [pc], #-95	; 873c <SLCRlockKey+0x10c1>	
svcpl	0x00454e4f		
subspl	r4, r4, #1168	; 0x490	
stmdapl	r0!, {r0, r1, r2, r3, r4, r6, r9, ip, sp}		
ldrbmi	r5, [pc], #-848	; 874c <SLCRlockKey+0x10d1>	
svcpl	0x0032414d		
svcpl	0x00544e49		
svcpl	0x00004449		
		; <UNDEFINED> instruction: 0x464f535f	
ldmdavc	r0!, {r1, r2, r6, sp}		
eorscc	r3, r0, r1, lsr r0		
ldrbtvc	r7, [r5], #-0		
rsbvc	r6, r1, #6488064	; 0x630000	
eorcs	r7, r9, r8, lsr #16		
cmnvs	r4, #112, 10	; 0x1c000000	
eorcs	r7, ip, r8, lsr #16		
svcvs	0x00647473		
eoreq	r7, r9, r5, ror r4		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
strbpl	r5, [ip], #-1357	; 0xfffffab3	
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, ip, sp}		
strbvs	r7, [r4, #-2096]!	; 0xfffff7d0	
eoreq	r6, r9, r5, ror #6		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x3752435f	
ldrbcc	r6, [r2, -r0, lsr #6]!		
svccs	0x002e2e00		
svccs	0x00637273		
cfstr64vs	mvdx6, [ip], #-416	; 0xfffffe60	
rsbvc	r7, pc, #29097984	; 0x1bc0000	
teqvs	lr, #108, 8	; 0x6c000000	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
		; <UNDEFINED> instruction: 0x565f3531	
svcmi	0x00545f41		
svcpl	0x0041505f		
subspl	r5, r2, #281018368	; 0x10c00000	
svcpl	0x00544e45		
eorvc	r2, r2, r1, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #2		
stmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cdpvs	4, 6, cr6, cr5, cr4, {3}		
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbvs	r2!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^		
ldmdbvc	r4!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
eorcs	r5, r8, #380	; 0x17c	
strbtvs	r6, [r4], #-2408	; 0xfffff698	
stmdbcs	r2!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}		
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
		; <UNDEFINED> instruction: 0x465f5350	
subcc	r4, r1, r0, asr r7		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003136		
mcrmi	5, 2, r4, cr5, cr2, {2}		
cmpmi	r2, r4, asr pc		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
mrrcmi	13, 5, r4, r5, cr15		
ldrbtvc	r2, [r0], #-2132	; 0xfffff7ac	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
mrccs	4, 1, r3, cr8, cr2, {3}		
ldclvs	13, cr6, [r5], #-380	; 0xfffffe84	
andvc	r2, r0, #116, 18	; 0x1d0000	
ldrbvc	r6, [pc], #-3701	; 8874 <SLCRlockKey+0x11f9>	
svcpl	0x00656d69		
svcpl	0x00007773		
movtmi	r4, #21599	; 0x545f	
cfldrdmi	mvd3, [pc, #-216]	; 87ac <SLCRlockKey+0x1131>	
ldrbmi	r5, [pc, #-2113]	; 8047 <SLCRlockKey+0x9cc>	
svcpl	0x005f5058		
ldrcc	r3, [r8, #-800]!	; 0xfffffce0	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
subspl	r4, r4, #1264	; 0x4f0	
ldrbpl	r4, [pc], -pc, asr #24		
strbpl	r4, [r9], #-607	; 0xfffffda1	
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, #48	; 0x30	
eorseq	r3, r0, r0, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r3, r5, lsr pc		
svcpl	0x00454843		
ldrbmi	r4, [r6, #-1356]	; 0xfffffab4	
strbmi	r5, [r9], #-3916	; 0xfffff0b4	
cmncc	r0, r0, lsr #4		
teqcc	r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
svcpl	0x00002231		
mcrmi	5, 2, r4, cr5, cr2, {2}		
submi	r5, sp, #84, 30	; 0x150	
smlsldpl	r5, pc, r2, r4	; <UNPREDICTABLE>	
ldrbpl	r5, [r3], #-3907	; 0xfffff0bd	
stmdacs	r5, {r0, r6, sl, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
rsbvs	r5, sp, #46, 30	; 0xb8	
		; <UNDEFINED> instruction: 0x776f7472	
ldrbtvc	r5, [r3], #-3939	; 0xfffff09d	
stmdbcs	r5!, {r0, r5, r6, sl, ip, sp, lr}^		
strbmi	r5, [lr, #-3840]	; 0xfffff100	
submi	r4, r9, #22272	; 0x5700	
stfmie	f4, [ip], {95}	; 0x5f	
svcpl	0x0041434f		
svcpl	0x00002048		
submi	r4, r4, #24320	; 0x5f00	
cmpmi	r8, ip, asr #30		
strbmi	r5, [r4, #-3923]	; 0xfffff0ad	
ldclmi	15, cr4, [r2, #-312]	; 0xfffffec8	
teqcc	r0, pc, asr pc		
cdpmi	15, 4, cr5, cr1, cr0, {0}		
cmppl	pc, #1359872	; 0x14c000	
strbmi	r4, [r4, #-1108]	; 0xfffffbac	
subcs	r5, r8, r6, asr #30		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
subsmi	r4, r0, #380	; 0x17c	
svcpl	0x00425241		
cmpmi	r6, r9, asr #28		
svcpl	0x0044494c		
svcmi	0x00495250		
ldmdbpl	r4, {r1, r4, r6, r8, fp, lr}^		
ldrcc	r3, [r1, -r0, lsr #2]!		
subspl	r0, r8, r6, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
svcpl	0x00325f53		
svcpl	0x00435454		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
teqcc	r1, r1, lsr r1		
teqcc	r1, r1, lsr r1		
subspl	r0, r8, r5, lsr r0		
ldrbmi	r5, [r0, #-3923]	; 0xfffff0ad	
ldmdami	r0, {r1, r4, r6, r8, fp, lr}^		
subsmi	r4, r0, #-1073741801	; 0xc0000017	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r0, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
svcpl	0x0054534e		
movtmi	r5, #59731	; 0xe953	
subpl	r4, r1, #-268435451	; 0xf0000005	
subpl	r4, r5, #1343488	; 0x148000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r7, lsr ip		
eorcs	r3, ip, r3, ror #10		
svcpl	0x00002234		
mcrmi	5, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
svcpl	0x00385453		
svcpl	0x0058414d		
eorscc	r2, r4, #95	; 0x5f	
		; <UNDEFINED> instruction: 0x36393439	
ldrcc	r3, [r9, #-567]!	; 0xfffffdc9	
subspl	r0, pc, #85	; 0x55	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
strbpl	r5, [sp, #-3896]	; 0xfffff0c8	
subscc	r5, pc, #76, 8	; 0x4c000000	
ldmdavc	r0!, {r5, fp, sp}		
ldrcc	r3, [r0, #-48]!	; 0xffffffd0	
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
		; <UNDEFINED> instruction: 0x37203750	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00444953		
ldrbpl	r4, [r2], #-336	; 0xfffffeb0	
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldmdbcs	r8!, {r5, fp, sp}		
ldmdbmi	r4, {fp, ip, lr}^		
ldmdami	pc, {r0, r2, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
cmppl	r8, #32		
svcmi	0x004e5f54		
mcrmi	15, 2, r5, cr9, cr4, {2}		
subspl	r4, r2, #84, 10	; 0x15000000	
subscs	r5, r4, r5, asr r0		
subeq	r3, ip, r2, lsr r0		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00305f43		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46384678	
		; <UNDEFINED> instruction: 0x46303030	
subspl	r0, r8, r3, asr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
svcpl	0x00355f53		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
cmpmi	r4, #1593835520	; 0x5f000000	
svcpl	0x00325f31		
svcpl	0x00544e49		
svcpl	0x00004449		
movtmi	r4, #14175	; 0x375f	
svcmi	0x0054415f		
svcpl	0x0043494d		
svcpl	0x00544e49		
blmi	10dc80c <__undef_stack+0xfc5cac>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
eorseq	r2, r2, r5, asr #32		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
movtpl	r4, #5727	; 0x165f	
svcpl	0x00323354		
subscs	r4, r8, sp, asr #2		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, #67108865	; 0x4000001	
cmpmi	sp, r2, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
cmnvs	r8, pc, asr pc		
stmdavc	r5!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
cmnvc	lr, #116, 10	; 0x1d000000	
rsbcs	r6, lr, r9, ror #30		
cmnvs	r8, pc, asr pc		
strbvs	r5, [r6, #-3955]!	; 0xfffff08d	
rsbsvc	r7, r5, #1627389952	; 0x61000000	
svcpl	0x005f0065		
stmdbmi	r7, {r1, r4, r6, r8, sl, lr}^		
subpl	r5, r5, #1392508928	; 0x53000000	
ldrbmi	r5, [r2, #-95]	; 0xffffffa1	
svcpl	0x00584946		
stmdapl	r0, {r0, r1, r2, r3, r4, r6, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r5		
svcpl	0x00535043		
cmpmi	r7, r1, lsr pc		
ldmdbmi	pc, {r0, r1, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
cmpcc	sp, r7, asr #10		
blmi	105e8dc <__undef_stack+0xf47d7c>		
cdpmi	15, 4, cr5, cr9, cr5, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmpmi	r0, r0, lsl #16		
mcrrmi	15, 5, r5, r7, cr2		
sfmmi	f4, 2, [r1], {79}	; 0x4f	
subpl	r5, sp, #1593835520	; 0x5f000000	
ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84	
movtpl	r4, #59743	; 0xe95f	
movtmi	r4, #57684	; 0xe154	
teqcc	r0, r5, asr #6		
cmnvs	r6, #0, 26		
mrcvs	8, 3, r2, cr2, cr0, {3}		
blvc	a10c38 <__undef_stack+0x8fa0d8>		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
cmnvs	r6, r0, lsr #4		
svcpl	0x00203b6c		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
svcpl	0x00205f5f		
stclvs	6, cr7, [pc], #-380	; 8a38 <SLCRlockKey+0x13bd>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
rsbvc	r2, sp, #32, 4		
eorcs	r2, r2, r3, rrx		
eorcs	r6, r0, #1824	; 0x720	
eorcs	r6, r2, ip, asr lr		
stccc	0, cr2, [r2, #-232]!	; 0xffffff18	
stmdacs	r0!, {r1, r4, r5, r6, r9, sp}		
stclvs	6, cr7, [r1], #-456	; 0xfffffe38	
blcc	a50c80 <__undef_stack+0x93a120>		
cmnvs	r6, r0, lsr #4		
vstmdbvc	r0!, {d3-<overflow reg d56>}		
svcpl	0x005f0029		
subpl	r5, r6, #1409286145	; 0x54000001	
svcpl	0x00544341		
svcpl	0x0058414d		
ldmdapl	r0!, {r0, r1, r2, r3, r4, r6, sp}		
ldclcs	6, cr4, [r0, #-280]	; 0xfffffee8	
subpl	r5, r8, #56, 10	; 0xe000000	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmppl	pc, #205520896	; 0xc400000	
subspl	r4, r5, #335544321	; 0x14000001	
svcmi	0x00435f45		
strbmi	r4, [r9, -lr, asr #12]		
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r1, lsr ip		
eorcs	r3, ip, r3, ror #2		
stmdapl	r0, {r4, r5, r9, sp}		
cmpmi	pc, r9, ror #24		
rsbvc	r7, r5, #-872415231	; 0xcc000001	
mcrvs	14, 3, r4, cr15, cr4, {3}		
strbtvs	r6, [r9], #-3958	; 0xfffff08a	
cmnvs	r7, r1, asr #24		
stmdbcs	r8!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}		
stmdapl	r0!, {r5, r8, r9, fp, ip, sp, lr}		
cmpmi	pc, r9, ror #24		
rsbvc	r7, r5, #-872415231	; 0xcc000001	
svcpl	0x005f2874		
strbmi	r4, [ip, #-2374]	; 0xfffff6ba	
eorcs	r5, ip, pc, asr pc		
stmdbmi	ip, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f454e		
stmdapl	r0!, {r0, r3, r5, r8, r9, fp, ip, sp}		
cmpmi	pc, r9, ror #24		
rsbvc	r7, r5, #-872415231	; 0xcc000001	
cmnvs	r4, r4, ror r3		
rsbscs	r7, r3, r4, ror r5		
ldmdbmi	r8, {r0, r2, r3, r4, r5, sp}^		
movtpl	r5, #8012	; 0x1f4c	
ldrbpl	r4, [r2], #-1363	; 0xfffffaad	
movtmi	r4, #16223	; 0x3f5f	
ldrbmi	r5, [r2, #-597]	; 0xfffffdab	
eorvc	r3, r0, #68, 22	; 0x11000	
rsbsvc	r7, r5, #1694498816	; 0x65000000	
blcc	c10e58 <__undef_stack+0xafa2f8>		
stmdapl	r0, {r5, r8, sl, fp, ip, sp, lr}		
cmppl	pc, #1392508928	; 0x53000000	
ldrbpl	r4, [pc], #-2384	; 8cac <SLCRlockKey+0x1631>	
ldclmi	15, cr4, [pc, #-316]	; 8b74 <SLCRlockKey+0x14f9>	
svcpl	0x00594e41		
		; <UNDEFINED> instruction: 0x56414c53	
teqcc	r0, r5, asr #6		
eorseq	r3, r6, r1, lsr r5		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r6, r5, lsr pc		
svcpl	0x004f545f		
cmpmi	pc, #80, 2		
ldrbmi	r5, [r2, #-597]	; 0xfffffdab	
subscc	r5, pc, lr, asr #8		
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r7, lsr ip		
eorcs	r3, ip, r3, ror #16		
movwpl	r2, #560	; 0x230	
svcpl	0x004b4545		
subscs	r5, r2, r3, asr #10		
subspl	r0, r8, r1, lsr r0		
subspl	r5, pc, r1, asr #4		
cmpmi	pc, #21757952	; 0x14c0000	
movtpl	r5, #21071	; 0x524f	
strbpl	r4, [r8], #-1865	; 0xfffff8b7	
stclmi	3, cr4, [pc, #-380]	; 8b9c <SLCRlockKey+0x1521>	
svcpl	0x00305f50		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
ldmdacc	r8!, {r3, r4, r5, r6, r9, sl, lr}		
strbmi	r4, [r6], -r6, asr #12		
cmppl	r8, #70	; 0x46	
usaxmi	r5, r0, r4		
svcpl	0x004f4649		
subspl	r4, pc, #312	; 0x138	
subcs	r4, sp, pc, asr #30		
ldcmi	0, cr3, [r2], #-212	; 0xffffff2c	
ldrbvc	r5, [pc, -r0, lsl #30]		
svcpl	0x006e7261		
strbvs	r6, [r6, #-1394]!	; 0xfffffa8e	
cmnvs	lr, #478150656	; 0x1c800000	
teqvc	r8, #-1811939327	; 0x94000001	
stcvs	13, cr6, [ip, #-484]!	; 0xfffffe1c	
eorcs	r6, r9, r3, ror r7		
cmnvc	r1, #380	; 0x17c	
ldmdacs	pc, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbvs	r2, [r3, #-3618]!	; 0xfffff1de	
svcvs	0x00697463		
strvs	r2, [lr, -lr, rrx]!		
strvc	r7, [lr, -lr, ror #10]!		
stmdbvs	lr!, {r0, r5, r6, r9, ip, sp, lr}^		
eorcs	r6, lr, #28835840	; 0x1b80000	
ldmdbvc	r3!, {r5, r8, r9, sp}^		
eorscs	r2, fp, sp, ror #18		
cmnvc	r1, #380	; 0x17c	
ldmdacs	pc, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cmnvc	r1, #544	; 0x220	
rsbscs	r6, sl, r3, ror #18		
eorcs	r2, r2, ip, asr r2		
rsbcs	r7, r7, sp, ror #6		
eorcs	r5, r2, #8704	; 0x2200	
svcpl	0x00203b29		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
eorcs	r5, r8, #380	; 0x17c	
ldrbvs	r7, [r2, #-46]!	; 0xffffffd2	
strbvc	r6, [pc, #-2422]!	; 844a <SLCRlockKey+0xdcf>	
eoreq	r2, r9, r3, ror r2		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cmpmi	pc, lr, asr #8		
ldmdbmi	r4, {r0, r1, r4, r6, r8, r9, lr}^		
subsmi	r4, pc, #322961408	; 0x13400000	
eorvc	r4, r8, r5, asr r6		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction: 0x77656e5f	
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
cmnvs	r3, #-1073741801	; 0xc0000017	
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
		; <UNDEFINED> instruction: 0x6675625f	
svcpl	0x005f0029		
strbvs	r6, [lr, #-1383]!	; 0xfffffa99	
stmdacs	r3!, {r1, r4, r5, r6, r8, fp, sp, lr}^		
rsbsvc	r7, r0, #6619136	; 0x650000	
stmdbvc	ip!, {r2, r3, r5, sl, ip, sp, lr}		
cdpvs	3, 2, cr7, cr12, cr5, {3}		
svcpl	0x0020296f		
ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r9, sp, lr}^		
cdpvs	4, 6, cr7, cr9, cr12, {3}		
svcvs	0x0068635f		
svcpl	0x0065736f		
rsbsvc	r7, r0, #6619136	; 0x650000	
svcpl	0x005f2028		
cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78	
svcpl	0x006e6974		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcvs	0x00635f73		
strbtvc	r7, [r1], #-109	; 0xffffff93	
strbvs	r6, [ip, #-617]!	; 0xfffffd97	
svcpl	0x0028705f		
rsbsvc	r7, r9, pc, asr r4		
stmdacs	r6!, {r0, r2, r5, r6, r8, r9, sl, fp, sp, lr}^		
rsbsvc	r7, r0, #6619136	; 0x650000	
strtvc	r2, [r0], #-3113	; 0xfffff3d7	
stmdbvc	r0!, {r0, r3, r5, sl, fp, sp}		
eorcs	r7, ip, r5, ror #6		
eoreq	r6, r9, lr, ror #30		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
sfmmi	f5, 2, [r1, #-380]	; 0xfffffe84	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
teqcc	r0, #48	; 0x30	
strbmi	r4, [r6], -r6, asr #12		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
		; <UNDEFINED> instruction: 0x565f3531	
ldrbpl	r5, [r4, #-585]	; 0xfffffdb7	
cmpmi	pc, #16640	; 0x4100	
subspl	r4, r4, #1264	; 0x4f0	
eorcs	r4, r0, #20224	; 0x4f00	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r1], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
eorscs	r2, r3, #44	; 0x2c	
ldrbpl	r5, [pc, #-3840]	; 7fc8 <SLCRlockKey+0x94d>	
		; <UNDEFINED> instruction: 0x465f5153	
svcpl	0x00544942		
eorscc	r2, r3, #95	; 0x5f	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
subsmi	r5, r3, #398458880	; 0x17c00000	
		; <UNDEFINED> instruction: 0x4655425f	
svcmi	0x004f545f		
smlsldmi	r4, r9, pc, r2	; <UNPREDICTABLE>	
teqcc	r4, r0, lsr #2		
ldrbpl	r0, [r8], #-51	; 0xffffffcd	
movtpl	r5, #16195	; 0x3f43	
mcrmi	15, 2, r5, cr9, cr2, {2}		
movtmi	r5, #65364	; 0xff54	
ldrbmi	r5, [r2, #-1347]	; 0xfffffabd	
cmpmi	sp, r4, asr #30		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r1, r0, lsr r0		
svcpl	0x005f0030		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
ldmdbpl	r4, {r3, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
cdpmi	5, 4, cr5, cr9, cr0, {0}		
stmdapl	r1, {r2, r4, r6, r8, sl, fp, lr}^		
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, lr}		
svcpl	0x005f2029		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
svcpl	0x0058414d		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8, #-3922]	; 0xfffff0ae	
subspl	r5, r4, r1, asr #4		
svcpl	0x00305f53		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
blmi	1319cd8 <__undef_stack+0x1203178>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	1220ca8 <__undef_stack+0x110a148>		
eorscc	r3, r0, r0, lsr #10		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, #48	; 0x30	
ldclmi	7, cr4, [pc, #-276]	; 8e60 <SLCRlockKey+0x17e5>	
subscc	r4, r2, r6, asr r6		
cmppl	pc, #-1073741801	; 0xc0000017	
svcpl	0x00444d49		
blmi	14d94b8 <__undef_stack+0x13c2958>		
ldmdavc	r0!, {r5, fp, sp}		
ldccc	0, cr2, [ip], #-280	; 0xfffffee8	
ldrbmi	r4, [r6], -r0, lsr #26		
cmpmi	pc, r2, asr r0	; <UNPREDICTABLE>	
stclmi	3, cr5, [r9, #-380]	; 0xfffffe84	
stmdbmi	r2, {r2, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00002954		
rsbsvc	r7, r4, #95	; 0x5f	
		; <UNDEFINED> instruction: 0x7620745f	
rsbcs	r6, r4, pc, ror #18		
cmppl	r8, #42	; 0x2a	
cmppl	r5, #84, 30	; 0x150	
svcmi	0x004e5f42		
		; <UNDEFINED> instruction: 0x4655425f	
teqcc	r4, r0, lsr #2		
mcrrmi	0, 3, r0, r3, cr4		
svcpl	0x004b434f		
submi	r4, r1, #1104	; 0x450	
subcs	r4, r4, ip, asr #10		
subspl	r0, r8, r1, lsr r0		
subspl	r5, pc, r1, asr #4		
cmppl	pc, #21757952	; 0x14c0000	
ldrbmi	r5, [r7], #-1347	; 0xfffffabd	
svcpl	0x00305f54		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
strbpl	r5, [r4], #-1887	; 0xfffff8a1	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
mcrmi	15, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
		; <UNDEFINED> instruction: 0x36315453	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, #380	; 0x17c	
ldrtcc	r3, [r7], #-1073	; 0xfffffbcf	
ldrtcc	r3, [r6], #-824	; 0xfffffcc8	
mrcvs	0, 3, r0, cr5, cr7, {1}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdapl	r0, {r0, r2, r5, r6, sl, sp, lr}		
svcpl	0x00524150		
subpl	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00525443		
svcpl	0x004d554e		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
strbmi	r4, [r3, #-3649]	; 0xfffff1bf	
eorseq	r2, r1, r3, asr r0		
ldrbpl	r5, [r3], #-3935	; 0xfffff0a1	
ldmdami	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [r4, #-847]	; 0xfffffcb1	
subscs	r5, pc, r4, asr #30		
svcpl	0x005f0031		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
svcpl	0x0058414d		
stmdbcs	r3!, {r0, r1, r6, fp, sp}^		
teqcs	r0, #32, 6	; 0x80000000	
mrrcmi	0, 2, r2, r5, cr3		
svcpl	0x005f004c		
strbcc	r4, [r3], -r4, asr #10		
ldrbpl	r5, [r3, #-3892]	; 0xfffff0cc	
subpl	r4, pc, #1056	; 0x420	
svcpl	0x004c414d		
svcpl	0x004e494d		
mrccs	0, 1, r2, cr0, cr15, {2}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
ldrmi	r3, [r1, #-48]!	; 0xffffffd0	
teqcc	r8, #-1275068416	; 0xb4000000	
svcpl	0x00004444		
strbvs	r6, [r5, #-3679]!	; 0xfffff1a1	
ldrbtvc	r5, [r0], #-3940	; 0xfffff09c	
		; <UNDEFINED> instruction: 0x66696472	
rsbseq	r5, r4, r6, ror #30		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subpl	r4, r4, #1593835520	; 0x5f000000	
svcpl	0x00305f43		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
		; <UNDEFINED> instruction: 0x46463630	
cmppl	r8, #70	; 0x46	
cmppl	r5, #84, 30	; 0x150	
mcrrmi	15, 4, r5, r1, cr2		
strbmi	r4, [r1], #-1362	; 0xfffffaae	
svcmi	0x00435f59		
strbmi	r4, [r9, -lr, asr #12]		
strbmi	r5, [r5], #-597	; 0xfffffdab	
teqcc	r4, r0, lsr #2		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
svcpl	0x00535953		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
subcs	r4, ip, r2, asr pc		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r0, lsr ip		
subspl	r0, r8, r2, lsr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc, #-1875]	; 89dd <SLCRlockKey+0x1362>	
subpl	r4, r5, #84, 16	; 0x540000	
svcpl	0x0054454e		
mcrmi	15, 2, r5, cr5, cr0, {1}		
cmppl	pc, #1157627904	; 0x45000000	
svcpl	0x0052434c		
ldcmi	0, cr3, [r0, #-196]!	; 0xffffff3c	
svcpl	0x00535042		
cmpcc	r6, r4, asr #18		
svcpl	0x00003520		
movtmi	r5, #5471	; 0x155f	
svcpl	0x004d5543		
svcpl	0x0058414d		
ldmdapl	r0!, {r0, r1, r2, r3, r4, r6, sp}		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
		; <UNDEFINED> instruction: 0x36312d50	
stmdapl	r0, {r0, r2, r4, r6, r8, r9, fp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00524444		
svcpl	0x00535f30		
svcpl	0x00495841		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
cmncc	r8, r0, lsr #32		
strbmi	r4, [r6], -r6, asr #12		
subeq	r4, r6, r6, asr #12		
ldmdami	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
submi	r5, r9, #324	; 0x144	
svcpl	0x005f5449		
stmdapl	r0, {r5, ip, sp}		
cfldrdmi	mvd5, [pc], {83}	; 0x53	
subsmi	r4, r0, #316	; 0x13c	
svcpl	0x004b4341		
svcmi	0x00525245		
		; <UNDEFINED> instruction: 0x37312052	
subspl	r0, pc, ip, asr #32		
sfmmi	f5, 2, [r1, #-260]	; 0xfffffefc	
cmnvs	r0, r3, asr r8		
stfvse	f6, [sp], #-456	; 0xfffffe38	
ldmdbcs	r4!, {r0, r3, r5, r6, r8, r9, ip, sp, lr}^		
rsbvc	r7, r1, #32		
stmdbvs	ip!, {r0, r5, r6, r8, sl, fp, sp, lr}^		
svcpl	0x00007473		
mcrmi	9, 2, r4, cr7, cr3, {2}		
teqvc	r0, #1157627904	; 0x45000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
subspl	r0, pc, #100	; 0x64	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
svcpl	0x00504d5f		
ldmdacs	r3, {r4, r6, r8, sl, ip, sp}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
ldrbcc	r5, [r0, #-3902]!	; 0xfffff0c2	
stmdapl	r0, {r0, r1, r4, r5, r6, r8, fp, sp}		
ldrbpl	r5, [pc], #-848	; 9214 <SLCRlockKey+0x1b99>	
svcpl	0x00304354		
mcrmi	15, 2, r5, cr9, cr2, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r4, r0, lsr #8		
submi	r5, r4, #380	; 0x17c	
cmpmi	r8, ip, asr #30		
strbmi	r5, [r4, #-3923]	; 0xfffff0ad	
ldclmi	15, cr4, [r2, #-312]	; 0xfffffec8	
teqcc	r0, pc, asr pc		
cmpmi	r0, r0, lsl #16		
subspl	r5, r3, r2, asr pc		
svcpl	0x00305f49		
svcpl	0x00495053		
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r5		
svcpl	0x00535043		
mcrmi	15, 2, r5, cr9, cr1, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
		; <UNDEFINED> instruction: 0x475f5350	
svcpl	0x00314d45		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
cmpmi	pc, #80, 6	; 0x40000001	
movtpl	r5, #21071	; 0x524f	
strbpl	r4, [r8], #-1865	; 0xfffff8b7	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r8, r6, asr #16		
eorscc	r3, r0, r0, lsr r0		
ldrbmi	r5, [pc, -r0, lsl #30]		
ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>	
svcpl	0x00455641		
movtmi	r5, #59731	; 0xe953	
stclmi	3, cr4, [pc, #-380]	; 912c <SLCRlockKey+0x1ab1>	
ldrbmi	r4, [r2, #-336]	; 0xfffffeb0	
strbmi	r4, [lr], #-351	; 0xfffffea1	
cmpmi	r7, pc, asr r3		
eorscs	r5, r2, r0, asr pc		
smmlarmi	pc, r1, r0, r0	; <UNPREDICTABLE>	
cmpmi	r2, ip, asr #30		
ldrbmi	r5, [r2, #-3916]	; 0xfffff0b4	
subscs	r4, r4, r5, asr #28		
svcvs	0x006c675f		
svcpl	0x006c6162		
ldrbvc	r6, [r0, #-3433]!	; 0xfffff297	
subsvc	r6, pc, r2, ror r5	; <UNPREDICTABLE>	
svcpl	0x00007274		
stclvs	3, cr6, [pc, #-380]!	; 9164 <SLCRlockKey+0x1ae9>	
svcpl	0x00726170		
ldrbvc	r6, [pc], #-3686	; 92e8 <SLCRlockKey+0x1c6d>	
		; <UNDEFINED> instruction: 0x6665645f	
strbtvs	r6, [r5], #-3689	; 0xfffff197	
subspl	r0, r8, r0, lsr #32		
subspl	r5, pc, r1, asr #4		
cmppl	pc, r3, asr r7	; <UNPREDICTABLE>	
svcpl	0x00495053		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
subscc	r5, pc, r1, asr #4		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
movtmi	r7, #26672	; 0x6830	
strbmi	r4, [r6], -r6, asr #12		
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
ldrbpl	r4, [pc], -r9, asr #8		
ldmdbmi	r3, {r0, r2, r6, r9, ip, lr}^		
strtcc	r4, [r0], #-3663	; 0xfffff1b1	
subspl	r0, r8, #76	; 0x4c	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
cmpmi	sl, #1593835520	; 0x5f000000	
eorscs	r2, r1, r0, lsr #16		
teqcc	r0, ip, lsr ip		
cdpmi	0, 5, cr0, cr15, cr9, {1}		
movtpl	r4, #40031	; 0x9c5f	
teqcc	r0, #84, 6	; 0x50000001	
mcrmi	0, 2, r0, cr9, cr0, {1}		
stmdapl	r1, {r2, r4, r6, r8, sl, fp, lr}^		
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, lr}		
svcpl	0x005f2029		
ldclmi	14, cr4, [r4, #-292]	; 0xfffffedc	
cmpmi	pc, #4259840	; 0x410000	
eoreq	r7, r9, r8, lsr #16		
ldrbpl	r5, [r0], #-3935	; 0xfffff0a1	
		; <UNDEFINED> instruction: 0x46494452	
ldmdbpl	r4, {r1, r2, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
ldrbmi	r5, [r2, #-3910]	; 0xfffff0ba	
svcpl	0x00544553		
stmdbmi	r7, {r1, r4, r6, r8, sl, lr}^		
subpl	r5, r5, #1392508928	; 0x53000000	
subspl	r4, r2, #398458880	; 0x17c00000	
strcc	r5, [r0, #-591]!	; 0xfffffdb1	
subeq	r3, ip, r3, lsr r2		
ldrbmi	r5, [r4], #-863	; 0xfffffca1	
svcpl	0x00475241		
svcpl	0x00002048		
movtmi	r4, #14175	; 0x375f	
svcmi	0x0054415f		
svcpl	0x0043494d		
subpl	r4, r1, #4390912	; 0x430000	
ldrbpl	r3, [pc], #-1585	; 93d0 <SLCRlockKey+0x1d55>	
movtmi	r4, #64607	; 0xfc5f	
subpl	r5, r6, #300	; 0x12c	
eorcc	r4, r0, #289406976	; 0x11400000	
cmpmi	r0, r0, lsl #16		
cmpmi	r3, #328	; 0x148	
movtmi	r4, #38741	; 0x9755	
ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84	
movtpl	r4, #59743	; 0xe95f	
movtmi	r4, #57684	; 0xe154	
teqcc	r0, r5, asr #6		
ldrbpl	r5, [pc, #-3840]	; 84fc <SLCRlockKey+0xe81>	
movtmi	r4, #12627	; 0x3153	
		; <UNDEFINED> instruction: 0x465f4d55	
svcpl	0x00544942		
eorseq	r2, r8, pc, asr r0		
subpl	r5, r1, #88	; 0x58	
subpl	r5, r7, pc, asr r8		
cdpmi	15, 5, cr4, cr15, cr9, {2}		
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r4, lr, asr #6		
movtpl	r4, #21326	; 0x534e	
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbpl	r4, [r5], #-851	; 0xfffffcad	
subpl	r4, r5, #4672	; 0x1240	
ldrbmi	r3, [pc], #-95	; 943c <SLCRlockKey+0x1dc1>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
stmdapl	r0, {r5, ip, sp}		
		; <UNDEFINED> instruction: 0x465f5350	
cmpcc	r1, r0, asr r7		
mcrmi	15, 2, r5, cr9, cr4, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r0, r0, lsr #18		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00434947		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46384678	
eorscc	r3, r1, r0, lsr r0		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
dvfmiem	f4, f1, #5.0		
subcs	r4, r4, pc, asr r9		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r0, lsr ip		
cdpvs	0, 6, cr0, cr5, cr2, {1}		
ldmdbvs	r4!, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0000656d		
subspl	r4, r8, pc, asr r5		
subscs	r5, r4, pc, asr #4		
subspl	r5, pc, r0, lsl #30		
teqvs	r8, sp, asr #8		
ldmdbcs	r3!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}^		
ldrbvs	r6, [r2, -r0, lsr #2]!		
subspl	r0, r8, r3, ror r0		
subspl	r5, pc, r1, asr #4		
svcmi	0x005f3753		
svcpl	0x00434d43		
svcpl	0x00535f30		
svcpl	0x00495841		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqmi	r0, #56	; 0x38	
subeq	r4, r6, r6, asr #12		
cmppl	r5, #380	; 0x17c	
ldmdbmi	pc, {r0, r2, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r4, [r4], -lr, asr #18		
svcpl	0x00494e49		
eorseq	r2, r1, pc, asr r0		
svcpl	0x00535058		
submi	r4, pc, #18176	; 0x4700	
ldrbpl	r4, [pc], #-3137	; 951c <SLCRlockKey+0x1ea1>	
ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrcc	r2, [r2, -r4, asr #32]!		
cmpmi	r0, r0, lsl #16		
subpl	r5, r7, r2, asr pc		
subscc	r4, pc, r9, asr #30		
svcpl	0x0053495f		
cfstr64mi	mvdx5, [r1], {68}	; 0x44	
stmdapl	r0, {r5, ip, sp}		
subspl	r5, pc, r3, asr r4	; <UNPREDICTABLE>	
svcmi	0x00464946		
cmpmi	r5, pc, asr r4		
movtmi	r4, #64580	; 0xfc44	
eorscc	r2, r5, fp, asr #32		
svcpl	0x00004c35		
cmppl	r4, pc, asr r5		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
eorseq	r3, r8, r1, lsr r2		
ldrbtvc	r5, [r3], #-3935	; 0xfffff0a1	
ldmdbvs	r4!, {r1, r4, r5, r6, r9, sl, sp, lr}^		
stmdbvs	ip!, {r0, r2, r3, r5, r6, r8, sl, sp, lr}^		
strtvs	r6, [r8], -fp, ror #10		
rsbvc	r7, r1, #1828716544	; 0x6d000000	
stmdbvs	r6!, {r0, r1, r2, r5, r6, sl, fp, sp}^		
		; <UNDEFINED> instruction: 0x76747372	
rsbvc	r7, r1, #268435462	; 0x10000006	
svcpl	0x00202967		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x005f2828		
ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68	
svcpl	0x005f7461		
svcpl	0x005f2820		
		; <UNDEFINED> instruction: 0x66727473	
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
eorcs	r5, ip, pc, asr pc		
cmnvs	r4, r6, ror #26		
eorcs	r6, ip, r2, ror r7		
cmnvc	r2, #1671168	; 0x198000	
rsbvc	r7, r1, #116, 12	; 0x7400000	
stmdbcs	r7!, {r0, r5, r6, r9, ip, sp, lr}^		
svcpl	0x00002929		
subspl	r5, r4, #95	; 0x5f	
strbmi	r4, [r6], -r4, asr #18		
eoreq	r5, r0, pc, asr r4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r6, r5, lsr pc		
svcpl	0x004f545f		
svcmi	0x005f4150		
subpl	r4, r5, #84, 16	; 0x540000	
eorcs	r3, r0, #2080374785	; 0x7c000001	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
eorscs	r2, r7, #44	; 0x2c	
cmppl	r0, #0, 16		
movtmi	r5, #54111	; 0xd35f	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r2, r4, r5, ip, sp}		
		; <UNDEFINED> instruction: 0x575f5453	
subsmi	r5, r4, #68, 8	; 0x44000000	
cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84	
ldrbmi	r5, [pc], -r5, asr #4		
strbmi	r4, [ip, #-2369]	; 0xfffff6bf	
eorscc	r2, r1, #68	; 0x44	
subeq	r3, ip, r5, lsr r1		
mcrmi	15, 2, r5, cr9, cr15, {2}		
ldclmi	8, cr3, [pc, #-336]	; 94f4 <SLCRlockKey+0x1e79>	
svcpl	0x005f5841		
ldrcc	r3, [r2, -r0, lsr #2]!		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmppl	r1, #55, 30	; 0xdc	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r4, asr #32		
cmpmi	r0, r0, lsl #16		
cmppl	r8, r2, asr pc		
subpl	r5, r9, r3, asr r0		
strbpl	r5, [lr, #-3923]	; 0xfffff0ad	
cdpmi	15, 4, cr5, cr9, cr13, {2}		
mcrmi	4, 2, r5, cr1, cr3, {2}		
subscs	r4, r3, r3, asr #10		
svcpl	0x005f0031		
cmppl	pc, #201326593	; 0xc000001	
cmpmi	r2, #331350016	; 0x13c00000	
ldrbmi	r5, [r9, -r5, asr #4]		
ldclmi	8, cr5, [pc, #-352]	; 9540 <SLCRlockKey+0x1ec5>	
svcpl	0x005f4a41		
teqcc	r0, r0, lsr #4		
subspl	r0, r8, #52	; 0x34	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
subcs	r5, r3, pc, asr r1		
stfccs	f3, [r0], #-160	; 0xffffff60	
		; <UNDEFINED> instruction: 0x3732203c	
subspl	r0, r8, #41	; 0x29	
ldclmi	7, cr4, [pc, #-276]	; 95b4 <SLCRlockKey+0x1f39>	
subscc	r4, r2, r6, asr r6		
svcpl	0x0050445f		
blmi	14d9c08 <__undef_stack+0x13c30a8>		
ldmdavc	r0!, {r5, fp, sp}		
ldccc	0, cr2, [ip], #-280	; 0xfffffee8	
ldrbmi	r5, [r2, #-2080]	; 0xfffff7e0	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
subsmi	r5, pc, #68	; 0x44	
eoreq	r5, r9, r9, asr #8		
ldrbtvc	r5, [r3], #-3935	; 0xfffff0a1	
svcvs	0x006d6672		
blvs	1a648b4 <__undef_stack+0x194dd54>		
stclvs	8, cr2, [r6, #-404]!	; 0xfffffe6c	
		; <UNDEFINED> instruction: 0x67726174	
rsbvc	r6, r9, #44, 12	; 0x2c00000	
cmnvs	r6, r3, ror r4		
		; <UNDEFINED> instruction: 0x67726172	
svcpl	0x005f2029		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbvs	r5, [pc], -r8, lsr #30		
cmnvs	sp, pc, ror #4		
subscs	r5, pc, r4, ror pc	; <UNPREDICTABLE>	
cmpvc	pc, #40, 30	; 0xa0	
sfmvs	f7, 2, [r6, #-464]!	; 0xfffffe30	
svcpl	0x005f6e6f		
stclvs	0, cr2, [r6, #-176]!	; 0xffffff50	
		; <UNDEFINED> instruction: 0x67726174	
stmdbvs	r6!, {r2, r3, r5, sp}^		
		; <UNDEFINED> instruction: 0x76747372	
rsbvc	r7, r1, #268435462	; 0x10000006	
stmdbcs	r9!, {r0, r1, r2, r5, r6, r8, fp, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
eorseq	r2, r1, r1, lsr r0		
svcpl	0x00545358		
movtpl	r4, #7238	; 0x1c46	
strbmi	r5, [r3], -r8, asr #30		
ldrbpl	r5, [r1, #-3913]	; 0xfffff0b7	
svcpl	0x00595245		
svcmi	0x00525245		
teqcc	r1, r2, asr r0		
subeq	r3, ip, r3, lsr r8		
svcpl	0x006c6958		
ldrbvs	r7, [r3, #-833]!	; 0xfffffcbf	
svcvs	0x00567472		
strmi	r6, [r8, #-1129]!	; 0xfffffb97	
ldrbvs	r7, [r2, #-120]!	; 0xffffff88	
svcvs	0x00697373		
blvc	813d50 <__undef_stack+0x6fd1f0>		
rsbcs	r6, r6, r0, lsr #18		
rsbsvc	r4, r8, r8, lsr #10		
cmnvc	r3, #478150656	; 0x1c800000	
stmdbcs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^		
stmdapl	r0!, {r5, r8, r9, fp, ip, sp, lr}		
cmpmi	pc, r9, ror #24		
rsbvc	r7, r5, #-872415231	; 0xcc000001	
cmnvs	r4, r4, ror r3		
rsbscs	r7, r3, r4, ror r5		
ldmdbmi	r8, {r0, r2, r3, r4, r5, sp}^		
movtpl	r5, #8012	; 0x1f4c	
ldrbpl	r4, [r2], #-1363	; 0xfffffaad	
mcrmi	14, 2, r4, cr15, cr15, {2}		
fstmdbxvc	r0!, {d3-d36}	;@ Deprecated	
cmnvc	ip, #32, 10	; 0x8000000	
rsbscs	r2, fp, r5, rrx		
svcpl	0x006c6958		
ldrbvs	r7, [r3, #-833]!	; 0xfffffcbf	
svcpl	0x00287472		
mcrrmi	6, 5, r4, r9, cr15		
mrrccs	15, 4, r5, pc, cr5	; <UNPREDICTABLE>	
mrrcmi	15, 2, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x00454e49		
eorscs	r2, fp, pc, asr r9		
svcpl	0x006c6958		
ldrbvs	r7, [r3, #-833]!	; 0xfffffcbf	
ldrbvc	r7, [r3], #-1138	; 0xfffffb8e	
cmnvc	r5, #1627389952	; 0x61000000	
stmdapl	r0!, {r5, r8, sl, fp, ip, sp}		
cmpmi	pc, r9, asr #24		
subpl	r5, r5, #1275068417	; 0x4c000001	
movtmi	r5, #65364	; 0xff54	
subspl	r5, r2, #281018368	; 0x10c00000	
eorscs	r4, fp, r5, asr #8		
ldrbvc	r6, [r4, #-1394]!	; 0xfffffa8e	
eorscs	r6, fp, r2, ror lr		
rsbseq	r2, sp, sp, ror r0		
subpl	r5, r1, #88	; 0x58	
cmppl	r1, #6225920	; 0x5f0000	
cmppl	r0, #80, 18	; 0x140000	
cmppl	pc, pc, asr r0	; <UNPREDICTABLE>	
svcpl	0x00495053		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
eorscc	r3, r0, r2, lsr r0		
eorscc	r3, r0, r0, lsr r0		
svcpl	0x005f0030		
movtmi	r4, #12627	; 0x3153	
		; <UNDEFINED> instruction: 0x465f4d55	
svcpl	0x00544942		
eorseq	r2, r7, pc, asr r0		
cmppl	r8, pc, asr pc		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
stmdapl	r0, {r0, r4, r5, r8, sl, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
submi	r4, r5, #1593835520	; 0x5f000000	
		; <UNDEFINED> instruction: 0x465f4755	
ldrbpl	r4, [r4, #-325]	; 0xfffffebb	
subscc	r4, pc, r2, asr r5	; <UNPREDICTABLE>	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #2		
svcpl	0x00002232		
cmpmi	ip, pc, asr ip		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
stmdapl	r0, {r0, r1, r4, r5, r9, ip, sp}		
svcpl	0x00474552		
cmpcc	r2, r7, asr #32		
cmncc	r2, r2, lsr r0		
subspl	r0, r8, #50	; 0x32	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cdpmi	15, 5, cr4, cr5, cr3, {2}		
mcrmi	15, 2, r5, cr5, cr4, {2}		
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
strbpl	r5, [r5], #-863	; 0xfffffca1	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
teqvs	r0, #14592	; 0x3900	
eorcs	r3, ip, r1, lsr r2		
svcpl	0x00002231		
ldrbpl	r4, [r3], #-323	; 0xfffffebd	
stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>	
strtvc	r2, [r8], -r4, asr #32		
stmdbcs	r4!, {r0, r1, r2, r3, r5, r6, r8, fp, sp, lr}^		
cmppl	pc, #0, 30		
svcpl	0x00455a49		
stmdapl	r0, {r2, r4, r6, sp}		
svcpl	0x00474552		
ldmdbmi	r3, {r1, r2, r6, ip, lr}^		
svcmi	0x00535f44		
cmpmi	r7, r6, asr #8		
stmdacs	r0!, {r1, r4, r6, r8, sl, lr}		
eorscc	r3, ip, #12544	; 0x3100	
stmdapl	r0, {r0, r1, r4, r5, r8, fp, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
subspl	r5, pc, pc, asr #8		
strbmi	r4, [ip, #-3151]	; 0xfffff3b1	
eorscc	r2, r1, r4, asr #32		
svcpl	0x005f004c		
blvs	18e5704 <__undef_stack+0x17ceba4>		
svcvs	0x006c635f		
subsvc	r6, pc, #482344960	; 0x1cc00000	
rsbsvc	r6, r5, #-1811939327	; 0x94000001	
ldrbvs	r6, [r6, #-2419]!	; 0xfffff68d	
cmnvs	pc, #40, 24	; 0x2800	
stmdacs	r0!, {r0, r1, r3, r5, r6, r8, fp, sp}		
movtpl	r4, #4959	; 0x135f	
svcmi	0x00565f54		
eorcc	r4, r0, r9, asr #8		
svcpl	0x005f0029		
cfstrdmi	mvd4, [r2], {76}	; 0x4c	
smlsldmi	r4, r9, pc, r4	; <UNPREDICTABLE>	
teqcc	r0, pc, asr pc		
svcpl	0x005f0035		
subpl	r4, r1, #4390912	; 0x430000	
ldrbpl	r3, [pc], #-563	; 9994 <SLCRlockKey+0x2319>	
svcpl	0x00455059		
svcvs	0x006c205f		
strvc	r6, [r0, #-1902]!	; 0xfffff892	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbseq	r6, r4, r9, ror #28		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r2, pc, asr r3		
rsbvc	r2, r3, #49	; 0x31	
svcpl	0x00003131		
mcrvs	12, 3, r4, cr15, cr15, {2}		
svcvs	0x006c2067		
svcpl	0x0000676e		
rsbsvc	r7, r5, #95	; 0x5f	
svcpl	0x00203265		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x005f2828		
cmnvc	lr, #396	; 0x18c	
ldmdbcs	pc, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0029		
svcpl	0x00434347		
cfstrdmi	mvd5, [pc, #-260]	; 98f0 <SLCRlockKey+0x2275>	
cmppl	pc, #603979777	; 0x24000001	
ldrbpl	r4, [r2], #-3912	; 0xfffff0b8	
movtmi	r4, #64607	; 0xfc5f	
subpl	r5, r6, #300	; 0x12c	
eorcc	r4, r0, #289406976	; 0x11400000	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
subspl	r3, pc, #205520896	; 0xc400000	
svcpl	0x00444145		
svcpl	0x00424c54		
subspl	r4, r4, #1104	; 0x450	
eorvc	r2, r2, r9, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3125]!	; 0xfffff3cb	
teqvs	r0, #48, 24	; 0x3000	
eorcs	r3, ip, r1, lsr r5		
ldccs	3, cr6, [r4], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscc	r5, r4, #939524097	; 0x38000001	
eorscc	r6, r1, r0, lsr #6		
ldrbpl	r5, [pc, #-3840]	; 8b50 <SLCRlockKey+0x14d5>	
cmpmi	r2, ip, asr #12		
cfldrdmi	mvd5, [pc, #-268]	; 994c <SLCRlockKey+0x22d1>	
svcpl	0x005f5841		
ldrbmi	r3, [r8], -r0, lsr #32		
strbmi	r4, [r6], -r6, asr #12		
subpl	r4, r6, r6, asr #12		
ldrpl	r3, [r2, #-813]!	; 0xfffffcd3	
svcpl	0x0000524c		
		; <UNDEFINED> instruction: 0x5645445f	
strbpl	r4, [r1], #-3151	; 0xfffff3b1	
stmdacs	r5, {r0, r3, r6, sl, fp, lr}^		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbvc	r7, r1, #44, 12	; 0x2c00000	
stmdacs	r8!, {r0, r3, r5, sp}		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcpl	0x005f2829		
strbtvc	r6, [lr], #-2421	; 0xfffff68b	
svcpl	0x00727470		
		; <UNDEFINED> instruction: 0x76282974	
strbtvc	r6, [r1], #-3183	; 0xfffff391	
rsbcs	r6, r5, r9, ror #24		
strbtvs	r6, [r9], #-3958	; 0xfffff08a	
stmdacs	r9!, {r5, r9, fp, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
svcpl	0x005f0029		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
subspl	r4, pc, pc, asr #12		
strbpl	r4, [lr], #-2383	; 0xfffff6b1	
svcpl	0x005f5245		
svcpl	0x00003420		
strbpl	r4, [pc], #-1119	; 9acc <SLCRlockKey+0x2451>	
eorcs	r2, ip, r3, asr r0		
eoreq	r2, lr, lr, lsr #28		
ldmdacc	r4, {r0, r3, r6, r9, sl, fp, lr}^		
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, lr}		
svcpl	0x005f2029		
ldmdacc	r4, {r0, r3, r6, r9, sl, fp, lr}^		
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, lr}		
mcrrmi	0, 2, r0, r3, cr9		
svcpl	0x004b434f		
cmpmi	r3, r4, asr #18		
strbmi	r4, [r5], #-3138	; 0xfffff3be	
svcpl	0x00003020		
ldfmie	f4, [r2, #-380]	; 0xfffffe84	
bpl	125e880 <__undef_stack+0x1147d20>		
svcpl	0x00464f45		
cmpmi	r8, r7, asr r3		
subscs	r5, r4, r2, asr pc		
stmdapl	r0, {r0, r1, r4, r5, r9, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x004e4143		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
cmpmi	pc, #80, 6	; 0x40000001	
svcpl	0x00304e41		
svcpl	0x00544e49		
strpl	r4, [r0, #-1097]	; 0xfffffbb7	
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00343654		
subscs	r4, r8, sp, asr #2		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
cfldrdmi	mvd3, [pc, #-216]	; 9a80 <SLCRlockKey+0x2405>	
svcpl	0x005f5841		
ldrbpl	r5, [pc, #-3840]	; 8c60 <SLCRlockKey+0x15e5>	
ldclmi	14, cr4, [r4, #-292]	; 0xfffffedc	
ldrbpl	r5, [pc], #-2113	; 9b68 <SLCRlockKey+0x24ed>	
svcpl	0x00455059		
svcvs	0x006c205f		
stcvs	7, cr6, [r0], #-440	; 0xfffffe48	
rsbcs	r6, r7, pc, ror #28		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
cmpcc	r3, r4, asr r4		
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
bvc	1d09cbc <__undef_stack+0x1bf315c>		
strbvs	r6, [sp, #-366]!	; 0xfffffe92	
bvc	1d21834 <__undef_stack+0x1c0acd4>		
strbvs	r6, [sp, #-366]!	; 0xfffffe92	
cmpmi	r0, r0, lsl #16		
stmdapl	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stclmi	15, cr5, [r5, #-292]	; 0xfffffedc	
svcpl	0x00002043		
mcrmi	5, 2, r4, cr5, cr2, {2}		
ldrbpl	r5, [r3], #-3924	; 0xfffff0ac	
blmi	13ded1c <__undef_stack+0x12c81bc>		
movtpl	r4, #7263	; 0x1c5f	
ldrbtvc	r2, [r0], #-2132	; 0xfffff7ac	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
ldrbtvc	r7, [r2], #-1139	; 0xfffffb8d	
mrrcvs	11, 6, r6, pc, cr15	; <UNPREDICTABLE>	
ldmdbcs	r4!, {r0, r5, r6, r8, r9, ip, sp, lr}^		
cmppl	r0, #0, 16		
teqmi	r2, #24320	; 0x5f00	
cmpmi	r2, r3, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46384678	
eorscc	r3, r0, r0, lsr r2		
subspl	r0, r8, r0, lsr r0		
cmppl	r1, #332	; 0x14c	
subsmi	r4, pc, #80, 18	; 0x140000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
subcc	r3, r4, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00494641		
svcpl	0x00535f32		
svcpl	0x00495841		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqmi	r0, r8, lsr r0		
subeq	r4, r6, r6, asr #12		
mcrmi	15, 2, r5, cr7, cr15, {2}		
subspl	r4, pc, r5, asr r3	; <UNPREDICTABLE>	
ldrbmi	r4, [r2, #-1362]	; 0xfffffaae	
cmnvs	sp, r1, asr r8		
stmdbvs	sp!, {r1, r3, r5, r6, sl, fp, sp}^		
stmdacs	r0!, {r1, r2, r3, r5, r6, r8, fp, sp}		
ldrbmi	r5, [pc, -r8, lsr #30]		
svcpl	0x0043554e		
ldccc	0, cr2, [ip], #-380	; 0xfffffe84	
ldmdbcs	r6!, {r5, r8, ip, sp}		
svcpl	0x00202b20		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
stmdbmi	sp, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00524f4e		
ldccc	0, cr2, [lr, #-380]!	; 0xfffffe84	
stcvs	8, cr2, [r8, #-128]!	; 0xffffff80	
eorcs	r6, r9, r1, ror #20		
teqcc	r0, ip, lsr ip		
blcs	814188 <__undef_stack+0x6fd628>		
stmdbvs	sp!, {r5, fp, sp}^		
eoreq	r2, r9, lr, ror #18		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
svcpl	0x00424c54		
svcpl	0x0041564d		
strbmi	r5, [r9], #-833	; 0xfffffcbf	
subscs	r4, r3, pc, asr r9		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
teqvs	r0, #44	; 0x2c	
teqcc	r0, #13056	; 0x3300	
subspl	r0, r8, #34	; 0x22	
ldclmi	7, cr4, [pc, #-276]	; 9be4 <SLCRlockKey+0x2569>	
subscc	r4, r2, r6, asr r6		
		; <UNDEFINED> instruction: 0x5649445f	
svcpl	0x00454449		
subscs	r4, r4, r2, asr #18		
ldmdbcs	r6!, {r3, r5, r8, ip, sp}		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r5, r7, lsr pc		
cmpcc	pc, r2, asr r4	; <UNPREDICTABLE>	
subpl	r5, r1, #398458880	; 0x17c00000	
mcrrmi	15, 5, r5, r3, cr4		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r5, sl, asr r0		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
movtmi	r4, #16728	; 0x4158	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r2, r7, lsr r1		
strbpl	r4, [lr], #-2304	; 0xfffff700	
stmdbmi	sp, {r3, r4, r5, r8, r9, sl, fp, ip, lr}^		
stccs	0, cr2, [r8, #-312]!	; 0xfffffec8	
mcrmi	15, 2, r5, cr9, cr15, {2}		
ldclmi	8, cr3, [pc, #-336]	; 9c1c <SLCRlockKey+0x25a1>	
svcpl	0x005f5841		
teqcc	r0, r0, lsr #26		
ldrbpl	r0, [pc], #-41	; 9d78 <SLCRlockKey+0x26fd>	
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
subscs	r5, pc, r1, asr #4		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
movtmi	r4, #39263	; 0x995f	
subspl	r4, r2, #1593835520	; 0x5f000000	
cmpmi	r5, pc, asr r2		
movtmi	r4, #4676	; 0x1244	
subpl	r5, r5, #300	; 0x12c	
subscs	r4, r2, r2, asr pc		
ldrcc	r3, [r8, #-49]!	; 0xffffffcf	
cmpmi	r0, r0, lsl #16		
mcrrmi	15, 5, r5, r7, cr2		
sfmmi	f4, 2, [r1], {79}	; 0x4f	
subpl	r5, sp, #1593835520	; 0x5f000000	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
stmdapl	r8!, {r1, r4, r6, sp}		
cmppl	pc, #80, 6	; 0x40000001	
subspl	r5, pc, r3, asr #10		
subpl	r5, r9, r5, asr #4		
cmpmi	r2, r8, asr #30		
blcs	81b31c <__undef_stack+0x7047bc>		
rsbscc	r3, r8, #32		
eoreq	r3, r9, r0, lsr r0		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	pc, #905969664	; 0x36000000	
eorcs	r7, r9, r8, lsr #16		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrtcc	r5, [r6], #-1102	; 0xfffffbb2	
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, lr}		
cmppl	r8, #41	; 0x29	
subpl	r5, r9, r4, asr pc		
ldrbmi	r4, [pc], #-1609	; 9dfc <SLCRlockKey+0x2781>	
movtmi	r5, #38469	; 0x9645	
movtmi	r5, #8005	; 0x1f45	
subpl	r5, r5, #300	; 0x12c	
subscs	r4, r2, r2, asr pc		
ldcmi	3, cr3, [r4], #-212	; 0xffffff2c	
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
movtmi	r5, #4678	; 0x1246	
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
cdpcs	13, 3, cr2, cr0, cr8, {1}		
ldclcs	12, cr4, [r2, #-212]	; 0xffffff2c	
ldcmi	14, cr2, [r5], #-192	; 0xffffff40	
svcpl	0x00002952		
ldrbmi	r4, [r6, #-328]	; 0xfffffeb8	
svcpl	0x0043435f		
stmdbmi	r8, {r0, r3, r6, r9, sl, fp, lr}^		
svcpl	0x00544942		
subpl	r4, pc, ip, asr #30		
svcpl	0x004f545f		
movtmi	r4, #10572	; 0x294c	
subcs	r4, ip, r1, asr #24		
svcpl	0x005f0031		
movtmi	r4, #61251	; 0xef43	
ldmdacs	r1!, {r0, r6, sl, ip, lr}		
ldmdbcs	r9!, {r3, r4, r5, r6, sl, fp, sp}^		
teqcs	r0, #32, 16	; 0x200000	
rsbseq	r2, r9, r3, lsr #32		
svcpl	0x00545358		
		; <UNDEFINED> instruction: 0x46494650	
cmpmi	r2, pc, asr #30		
ldrbmi	r5, [r2, #-3908]	; 0xfffff0bc	
cmpmi	r6, r7, asr #30		
subcs	r5, r5, ip, asr #10		
ldcmi	0, cr3, [r3], #-212	; 0xffffff2c	
subspl	r5, pc, #0, 30		
strbmi	r5, [r9], #-835	; 0xfffffcbd	
strbpl	r5, [pc, #-863]	; 9b31 <SLCRlockKey+0x24b6>	
stmdacs	r5, {r1, r4, r6, r8, r9, lr}^		
teqvc	r0, #1884160	; 0x1cc000	
cmnvs	r5, #116, 4	; 0x40000007	
svcpl	0x005f2074		
blvs	18e2444 <__undef_stack+0x17cb8e4>		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
stclmi	15, cr5, [r4, #-220]	; 0xffffff24	
svcpl	0x00535f41		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r1, r4, asr #32		
svcpl	0x00535058		
cmpcc	r3, r9, asr #4		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r5, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
cfldrdmi	mvd4, [r4], {95}	; 0x5f	
cdpmi	15, 5, cr5, cr5, cr2, {2}		
blmi	10ddc28 <__undef_stack+0xfc70c8>		
eorcs	r4, r0, #1157627904	; 0x45000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
strbtcc	r2, [r3], -r0, lsr #32		
eorscs	r2, r0, #44	; 0x2c	
ldrbmi	r5, [pc, -r0, lsl #30]		
cmpmi	pc, r3, asr #6		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, lr}^		
mcrrmi	15, 4, r5, ip, cr3		
svcpl	0x00474e4f		
blmi	10ddc5c <__undef_stack+0xfc70fc>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
eorseq	r2, r2, r5, asr #32		
svcpl	0x00535058		
cmppl	r5, #72351744	; 0x4500000	
cmpmi	r2, r5, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r4, r0, r0, lsr r4		
subspl	r0, r8, r0, lsr r0		
cmpmi	pc, r1, asr #4		
ldrbpl	r4, [pc], #-2392	; 9f5c <SLCRlockKey+0x28e1>	
subpl	r4, r5, #4672	; 0x1240	
ldrbmi	r3, [pc], #-95	; 9f64 <SLCRlockKey+0x28e9>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
svcpl	0x00003020		
		; <UNDEFINED> instruction: 0x464c555f	
strbpl	r4, [r3], #-338	; 0xfffffeae	
cmppl	r0, #398458880	; 0x17c00000	
cdpmi	12, 4, cr4, cr15, cr9, {2}		
eorcc	r5, r0, pc, asr pc		
ldfcse	f3, [r0, #-480]	; 0xfffffe20	
lfmmi	f3, 2, [r5], {51}	; 0x33	
subspl	r0, r8, r2, asr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r1, r4, asr #26		
svcpl	0x00315f53		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqcc	r0, #56	; 0x38	
eorseq	r3, r0, r0, lsr r0		
cfstrdvs	mvd7, [pc], #-380	; 9e38 <SLCRlockKey+0x27bd>	
rsbvc	r7, r5, #29097984	; 0x1bc0000	
cmpvs	pc, #40, 30	; 0xa0	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
cmnvs	r8, r0, lsr #6		
svcpl	0x00282972		
eorcs	r6, r9, pc, asr r3		
teqmi	r7, sp, lsr #32		
eorcs	r2, fp, r7, lsr #32		
stmdbcs	r7!, {r0, r1, r2, r5, r8, sp, lr}		
cmppl	r0, #0, 16		
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^		
cdpmi	15, 4, cr5, cr9, cr15, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r2, r0, lsr #10		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	sp, r5, lsr pc		
ldrbpl	r4, [pc], #-3657	; a004 <SLCRlockKey+0x2989>	
subspl	r4, pc, ip, asr #4		
eorvc	r2, r2, r1, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3125]!	; 0xfffff3cb	
teqvs	r0, #48, 24	; 0x3000	
eorcs	r3, ip, r1, lsr r5		
ldccs	3, cr6, [r6], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
ldrbmi	r5, [pc], -r3, asr #4		
ldmdami	r3, {r2, r3, r6, r8, sl, ip, lr}^		
ldrbmi	r4, [sl, #-3924]	; 0xfffff0ac	
stmdacs	r0!, {r1, r4, r6, r8, r9, sl, fp, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
ldmdbcs	r4!, {r5, r9, ip, sp}		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldrbmi	r5, [r7], #-3895	; 0xfffff0c9	
svcpl	0x00305f54		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
strbpl	r5, [r4], #-1887	; 0xfffff8a1	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcpl	0x00545358		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
svcpl	0x005f0020		
cfldr64mi	mvdx4, [r7], {78}	; 0x4e	
ldmdami	pc, {r0, r3, r6, r9, lr}^	; <UNPREDICTABLE>	
teqcc	r0, pc, asr pc		
mcrrmi	8, 0, r5, r9, cr0		
cmppl	r3, #-1073741801	; 0xc0000017	
svcpl	0x00545245		
strbmi	r4, [lr, #-3918]	; 0xfffff0b2	
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00524150		
subpl	r5, r4, r8, asr r3		
svcpl	0x00305f53		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorscc	r3, r0, r0, lsr r1		
subeq	r4, r6, r6, asr #12		
cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84	
svcpl	0x00545f45		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
subspl	r0, r8, #103	; 0x67	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
strbpl	r5, [r9], #-3916	; 0xfffff0b4	
cmpmi	pc, ip, asr #4		
subcs	r4, r4, r3, asr r9		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, #13568	; 0x3500	
svcpl	0x005f0022		
cmppl	pc, #201326593	; 0xc000001	
cmpmi	r2, #331350016	; 0x13c00000	
ldrbmi	r5, [r9, -r5, asr #4]		
subspl	r5, pc, #88, 16	; 0x580000	
svcpl	0x005f5645		
eorseq	r3, r1, r0, lsr #6		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
subspl	r5, r0, #53, 30	; 0xd4	
strbmi	r5, [sp, #-3913]	; 0xfffff0b7	
ldrbmi	r5, [r2, #-3917]	; 0xfffff0b3	
subscs	r4, r0, sp, asr #2		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
eorscc	r6, r1, r0, lsr #6		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r2, lsr ip		
cmpmi	r2, r2, lsr #32		
cfldrdmi	mvd4, [pc, #-312]	; a010 <SLCRlockKey+0x2995>	
svcpl	0x00205841		
mcrmi	2, 2, r5, cr1, cr15, {2}		
cmpmi	sp, r4, asr #30		
subspl	r0, r8, r8, asr r0		
ldrbpl	r5, [r4], #-3923	; 0xfffff0ad	
subscc	r3, pc, r3, asr #2		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003936		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
subscs	r4, pc, pc, asr r8	; <UNPREDICTABLE>	
strbpl	r4, [r1], #-3328	; 0xfffff300	
svcpl	0x00584952		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
eorseq	r3, r0, r0, lsr #4		
svcmi	0x00535f5f		
eorcc	r5, r0, r0, asr r4		
eorscc	r3, r4, r8, ror r0		
subspl	r0, pc, #48	; 0x30	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
smlsldmi	r5, r9, pc, r3	; <UNPREDICTABLE>	
svcpl	0x004c414e		
stmdacs	r6, {r1, r6, r8, sl, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
ldmdbvs	r3!, {r1, r2, r3, r5, r8, r9, sl, fp, ip, lr}^		
stclvs	14, cr6, [r1], #-412	; 0xfffffe64	
		; <UNDEFINED> instruction: 0x6675625f	
cmppl	r5, #41	; 0x29	
subspl	r5, pc, r5, asr #4		
svcpl	0x00564952		
ldrbmi	r4, [r2, #-2132]	; 0xfffff7ac	
subspl	r4, pc, r1, asr #8		
eorcs	r4, r0, #1224736768	; 0x49000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldfcss	f3, [r3], #-396	; 0xfffffe74	
rsbcc	r2, r3, r0, lsr #32		
eorscs	r2, r4, #44	; 0x2c	
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x004c4244		
svcpl	0x00534148		
strbmi	r5, [r9, #-1361]	; 0xfffffaaf	
cmpmi	lr, r4, asr pc		
subscs	r5, pc, lr, asr #30		
svcpl	0x005f0031		
cmnvc	r5, #1872	; 0x750	
svcpl	0x00206465		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x005f2828		
cmnvc	r5, #1872	; 0x750	
svcpl	0x005f6465		
svcpl	0x00002929		
ldfmie	f4, [r2, #-380]	; 0xfffffe84	
cmpmi	r5, pc, asr r6		
ldrbmi	r5, [r2, #-1364]	; 0xfffffaac	
subspl	r4, r3, pc, asr r4		
svcpl	0x00003120		
mcrvs	2, 3, r7, cr1, cr15, {2}		
strbtvs	r6, [pc], -r7, ror #10		
rsbsvc	r7, r9, r8, lsr #8		
ldrbtvc	r2, [r3], #-3173	; 0xfffff39b	
lfmcs	f7, 2, [r4], #-388	; 0xfffffe7c	
stmdbcs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^		
svcpl	0x005f2820		
cmnvc	r6, #116391936	; 0x6f00000	
strbtvs	r7, [pc], -r5, ror #8		
rsbsvc	r7, r9, r8, lsr #8		
strvs	r2, [r0, #-3173]!	; 0xfffff39b	
eorcs	r6, r9, lr, ror #8		
svcpl	0x005f202d		
cmnvc	r6, #116391936	; 0x6f00000	
strbtvs	r7, [pc], -r5, ror #8		
rsbsvc	r7, r9, r8, lsr #8		
teqvc	r0, #25856	; 0x6500	
ldrbtvc	r6, [r2], #-372	; 0xfffffe8c	
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
svcpl	0x00524150		
ldrbpl	r4, [r5], #-851	; 0xfffffcad	
subpl	r4, r5, #4672	; 0x1240	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
cmpmi	sp, r0, lsl #30		
ldmdbmi	r4, {r0, r1, r6, fp, lr}^		
ldmdami	pc, {r0, r2, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
strmi	r2, [r0, #-95]	; 0xffffffa1	
svcpl	0x00544958		
movtmi	r5, #13651	; 0x3553	
subscs	r5, r3, r5, asr #6		
cmnvs	r6, r0, lsr r0		
strbtvs	r6, [lr], #-1375	; 0xfffffaa1	
eorcs	r7, r9, r8, lsr #12		
strbvc	r5, [r2, #-3935]!	; 0xfffff0a1	
ldmdbvs	r4!, {r0, r3, r5, r6, sl, fp, sp, lr}^		
cmnvs	r6, lr, ror #30		
strbtvs	r6, [lr], #-1375	; 0xfffffaa1	
eoreq	r7, r9, r8, lsr #12		
cmppl	r9, #2080374785	; 0x7c000001	
strbmi	r4, [r4, #-863]	; 0xfffffca1	
ldmdami	pc, {r1, r2, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x0000205f		
subpl	r5, r6, #2080374785	; 0x7c000001	
svcpl	0x00544341		
svcpl	0x0058414d		
ldmdapl	r0!, {r0, r1, r2, r3, r4, r6, sp}		
ldclcs	6, cr4, [r0, #-220]	; 0xffffff24	
subseq	r4, r2, r7, lsr r8		
rsbsvc	r7, r5, r9, ror #6		
ldmdacs	r2!, {r4, r5, r6, r8, sl, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00282820		
ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^		
cfldr64vs	mvdx6, [pc], {112}	; 0x70	
strbvc	r6, [fp, #-3951]!	; 0xfffff091	
svcpl	0x005f2870		
stmdacs	r6!, {r0, r1, r5, r6, r8, fp, sp}		
svcpl	0x007c555f		
stccc	9, cr2, [r9, #-304]!	; 0xfffffed0	
ldmdbcs	r5, {r0, r2, r3, r4, r5, r8, r9, sl, fp, ip, lr}^		
ldrbvc	r5, [pc, #-3840]	; 9448 <SLCRlockKey+0x1dcd>	
strbtvc	r6, [lr], #-2399	; 0xfffff6a1	
		; <UNDEFINED> instruction: 0x6665645f	
strbtvs	r6, [r5], #-3689	; 0xfffff197	
svcpl	0x005f0020		
cmpmi	ip, r5, asr ip		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
stmdapl	r0, {r0, r1, r4, r5, r9, ip, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r4		
mrcmi	3, 2, r5, cr15, cr0, {2}		
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r4, lr, asr #6		
movtpl	r4, #21326	; 0x534e	
stmdapl	r0, {r5, r9, ip, sp}		
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvs	r5, pc, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
ldclvs	8, cr5, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvs	r5, pc, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
strbpl	r4, [lr, #-1792]	; 0xfffff900	
strtcc	r4, [r0], #-800	; 0xfffffce0	
teqcc	lr, lr, lsr #18		
cmnvs	sp, r0, lsr #26		
stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38	
strbtvc	r7, [sp], -r1, ror #4		
rsbcs	r2, r1, r7, lsr sp		
stclvs	13, cr6, [r6], #-180	; 0xffffff4c	
ldfcse	f6, [r4, #-444]!	; 0xfffffe44	
sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c	
strbtvc	r6, [r6], #-3955	; 0xfffff08d	
stccs	0, cr7, [r0, #-408]!	; 0xfffffe68	
ldrbvc	r6, [r0, #-1645]!	; 0xfffff993	
svcvs	0x00656e3d		
rsbvc	r2, r6, lr, ror #26		
stccs	6, cr3, [r0, #-196]!	; 0xffffff3c	
stccs	3, cr3, [r0, #-412]!	; 0xfffffe64	
sfmcs	f3, 4, [r0, #-316]!	; 0xfffffec4	
cmnvc	r5, #6528	; 0x1980	
strbvs	r6, [r7, #-371]!	; 0xfffffe8d	
cdpvs	12, 6, cr6, cr5, cr13, {1}		
cfstrdcc	mvd7, [r8, #-412]!	; 0xfffffe64	
svcpl	0x005f0030		
cfstrdmi	mvd4, [r2], {76}	; 0x4c	
mcrmi	13, 2, r4, cr1, cr15, {2}		
stmdbmi	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r7, asr #30		
stmdapl	r0, {r0, r2, r4, r5, r8, r9, ip, sp}		
cmppl	pc, #80, 6	; 0x40000001	
svcmi	0x004d5359		
cdpmi	15, 4, cr5, cr9, cr14, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r9, r0, lsr #6		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^		
stmdapl	r0, {r5, fp, ip, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
svcpl	0x00444e41		
ldmdbpl	r3, {r1, r6, r8, sl, ip, lr}^		
ldrtcc	r3, [r4], #-288	; 0xfffffee0	
svcpl	0x00004c31		
cfstr64mi	mvdx5, [ip], {95}	; 0x5f	
movtmi	r5, #4678	; 0x1246	
submi	r5, r6, #84, 30	; 0x150	
svcpl	0x005f5449		
eorseq	r3, r4, r0, lsr #12		
		; <UNDEFINED> instruction: 0x4658455f	
subspl	r5, r4, #78	; 0x4e	
stclvs	14, cr6, [r1, #-160]!	; 0xffffff60	
rsbsvc	r2, r0, #25856	; 0x6500	
stmdbcs	pc!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
eorcs	r2, sl, r0, lsr #16		
strbvs	r6, [sp, #-366]!	; 0xfffffe92	
rsbsvc	r2, r0, #41	; 0x29	
rsbeq	r7, pc, pc, ror #8		
svcpl	0x00535058		
cmpmi	r7, r6, asr #32		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
teqcc	r9, r4, asr #32		
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r5, r3, #1308622848	; 0x4e000000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, #380	; 0x17c	
ldrtcc	r3, [r7], #-1073	; 0xfffffbcf	
ldrtcc	r3, [r6], #-824	; 0xfffffcc8	
svcpl	0x00004c37		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
ldrbmi	r5, [pc], #-1119	; a4bc <SLCRlockKey+0x2e41>	
cdpmi	6, 4, cr4, cr9, cr5, {2}		
eoreq	r4, r0, r5, asr #8		
cmppl	r5, pc, asr pc		
submi	r5, r9, #324	; 0x144	
svcpl	0x005f5449		
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
movtpl	r4, #59743	; 0xe95f	
cmpmi	r6, r4, asr pc		
svcpl	0x00544c55		
strbpl	r5, [r1], #-1107	; 0xfffffbad	
eorcs	r5, r0, #1409286145	; 0x54000001	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r5], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
eorscs	r2, r1, #44	; 0x2c	
svcpl	0x005f5f00		
ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
ldrbvs	r7, [pc], #-1119	; a514 <SLCRlockKey+0x2e99>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
teqcc	r0, r5, ror #8		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
cmpmi	pc, #398458880	; 0x17c00000	
blmi	10de260 <__undef_stack+0xfc7700>		
subscs	r4, sl, pc, asr r8		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
ldrbpl	r5, [r4], #-3893	; 0xfffff0cb	
mcrrmi	15, 4, r5, r3, cr3		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
mrcmi	0, 2, r0, cr15, cr10, {2}		
strbtvc	r7, [r5], #-623	; 0xfffffd91	
rsbcs	r7, lr, r5, ror r2		
strbvs	r5, [r4, #-3935]!	; 0xfffff0a1	
eorseq	r6, r2, r1, ror #8		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
cmpmi	r4, #1593835520	; 0x5f000000	
subsmi	r3, pc, #-268435451	; 0xf0000005	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, lr}^		
eorscc	r3, r1, r0, lsr r0		
stmdapl	r0, {r4, r5, fp, ip, sp}		
cmpmi	r2, #84, 26	; 0x1500	
lfmmi	f5, 2, [pc], {84}	; 0x54	
eoreq	r4, r0, pc, asr r8		
movtpl	r5, #12127	; 0x2f5f	
ldmdbmi	r6, {r2, r6, r8, r9, sl, fp, ip, lr}^		
mcrrmi	9, 5, r4, r2, cr3		
eorseq	r2, r1, r5, asr #32		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbmi	r5, [r1], #-2143	; 0xfffff7a1	
svcpl	0x00305f43		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
svcpl	0x00535058		
strbcc	r4, [r1, #-3396]	; 0xfffff2bc	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r1, r2, r4, r5, r8, r9, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
ldmdapl	r5, {r0, r1, r2, r3, r4, r6, r8, lr}^		
subpl	r4, r1, #18688	; 0x4900	
strbmi	r5, [r9], #-3929	; 0xfffff0a7	
cmncc	r0, r0, lsr #4		
teqcc	r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdbmi	r0, {r0, r1, r2, r4, r5, r9, sp}		
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
stmdbmi	sp, {r3, r4, r5, r8, r9, sl, fp, ip, lr}^		
stccs	0, cr2, [r8, #-312]!	; 0xfffffec8	
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stccs	15, cr5, [r0, #-380]!	; 0xfffffe84	
eoreq	r3, r9, r0, lsr #2		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
ldmdami	r4, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^		
strbmi	r5, [lr, #-581]	; 0xfffffdbb	
svcpl	0x00305f54		
strbpl	r4, [r5], #-3653	; 0xfffff1bb	
movtmi	r5, #50015	; 0xc35f	
eorscc	r5, r1, r2, asr pc		
cmppl	r0, #-805306364	; 0xd0000004	
		; <UNDEFINED> instruction: 0x5649445f	
eorseq	r2, r8, r0, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r6, r5, lsr pc		
svcpl	0x004f545f		
cmpmi	pc, #80, 2		
ldrbmi	r5, [r2, #-597]	; 0xfffffdab	
cmpcc	pc, #1308622848	; 0x4e000000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r7, lsr ip		
eorcs	r3, ip, r3, ror #16		
stmdapl	r0, {r0, r1, r4, r5, r9, sp}		
svcpl	0x00524150		
subpl	r5, r1, #88, 10	; 0x16000000	
svcpl	0x00535054		
mcrmi	15, 2, r5, cr9, cr1, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldrbpl	r5, [pc, #-848]	; a358 <SLCRlockKey+0x2cdd>	
cmpcc	r4, r1, asr #4		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcpl	0x00545358		
movtpl	r4, #7238	; 0x1c46	
mcrrmi	15, 4, r5, r2, cr8		
stmdbmi	fp, {r0, r1, r2, r3, r6, r8, r9, lr}^		
cmpmi	pc, #20447232	; 0x1380000	
svcpl	0x004c4c41		
svcmi	0x00525245		
teqcc	r1, r2, asr r0		
subeq	r3, ip, r3, lsr r7		
svcpl	0x00545358		
movtmi	r5, #38728	; 0x9748	
ldrbpl	r5, [pc, -r1, asr #32]		
ldrbmi	r4, [r4, #-2386]	; 0xfffff6ae	
mcrmi	4, 2, r4, cr15, cr15, {2}		
ldrtcc	r2, [r1], #-69	; 0xffffffbb	
stmdapl	r0, {r1, r4, r5, r8, ip, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
ldclmi	15, cr5, [r2, #-328]	; 0xfffffeb8	
svcpl	0x0045444f		
subscs	r4, r4, r2, asr #18		
ldmdbcs	r2!, {r3, r5, r9, ip, sp}		
subscs	r5, r0, r0, lsl #30		
eorseq	r3, r0, r0, lsr r2		
cfstr64mi	mvdx5, [ip], {78}	; 0x4e	
strtvc	r2, [r8], -r0, lsr #16		
rsbcs	r6, r4, pc, ror #18		
ldmdbcs	r0!, {r1, r3, r5, r8, fp, sp}		
ldrbpl	r5, [pc, #-3840]	; 9828 <SLCRlockKey+0x21ad>	
cmpmi	r2, r3, asr r6		
ldrbmi	r5, [pc, #-1091]	; a2ed <SLCRlockKey+0x2c72>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
cmncc	r8, r0, lsr #32		
ldrpl	r2, [r8, #-3408]!	; 0xfffff2b0	
svcpl	0x00005248		
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
lfmmi	f5, 2, [pc, #-260]	; a648 <SLCRlockKey+0x2fcd>	
svcpl	0x005f5841		
ldrcc	r3, [r2, -r0, lsr #2]!		
cmpmi	r0, r0, lsl #16		
subspl	r5, r3, r2, asr pc		
svcpl	0x00305f49		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtcc	r3, [r8], #-32	; 0xffffffe0	
		; <UNDEFINED> instruction: 0x46304531	
subeq	r4, r6, r6, asr #12		
subpl	r5, pc, #380	; 0x17c	
svcpl	0x00524544		
svcpl	0x00474942		
stmdbmi	r4, {r0, r2, r6, r9, sl, fp, lr}^		
svcpl	0x005f4e41		
eorscc	r3, r3, #32, 8	; 0x20000000	
subspl	r0, r8, r1, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r3, r1, asr #8		
strbpl	r5, [lr, #-3923]	; 0xfffff0ad	
cdpmi	15, 4, cr5, cr9, cr13, {2}		
mcrmi	4, 2, r5, cr1, cr3, {2}		
subscs	r4, r3, r3, asr #10		
svcpl	0x005f0031		
cmpmi	r2, r5, asr r6		
cfldrdmi	mvd5, [pc, #-268]	; a6a8 <SLCRlockKey+0x302d>	
svcpl	0x005f5841		
ldrbmi	r3, [r8], -r0, lsr #32		
subpl	r4, r6, r6, asr #12		
ldrpl	r3, [r6, #-301]!	; 0xfffffed3	
subspl	r0, r8, r2, asr r0		
subspl	r5, pc, r1, asr #4		
ldrbpl	r3, [pc], #-1875	; a7d0 <SLCRlockKey+0x3155>	
subscc	r4, pc, #84, 6	; 0x50000001	
cmpmi	r4, #1593835520	; 0x5f000000	
blmi	131b558 <__undef_stack+0x12049f8>		
blmi	131b55c <__undef_stack+0x12049fc>		
subcs	r5, r3, r3, asr r2		
ldclmi	0, cr0, [pc, #-192]	; a728 <SLCRlockKey+0x30ad>	
stmdbmi	r8, {r0, r6, r8, r9, lr}^		
svcpl	0x005f454e		
cmpmi	r6, r4, asr #10		
svcpl	0x00544c55		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
subcs	r5, r8, r3, asr pc		
cmpmi	r4, #0, 16		
subspl	r4, r3, #2080374785	; 0x7c000001	
movtpl	r4, #4959	; 0x135f	
cmpmi	sp, r3, asr #30		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r8, r0, lsr r0		
svcpl	0x005f0030		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
movtpl	r4, #5727	; 0x165f	
svcpl	0x00323354		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
strvc	r5, [r0, #-3935]!	; 0xfffff0a1	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbseq	r6, r4, r9, ror #28		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
rsbseq	r7, r3, r5, ror #6		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrrmi	15, 3, r5, r3, cr5		
svcpl	0x004e4145		
mrrcmi	3, 4, r4, pc, cr4	; <UNPREDICTABLE>	
svcpl	0x00454e49		
eorcs	r5, r0, #21757952	; 0x14c0000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
eorscc	r6, r1, r0, lsr #6		
eorscs	r2, r2, #44	; 0x2c	
cmppl	pc, #0, 30		
cmpmi	pc, r9, asr #14		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, lr}^		
stmdbmi	sp, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
svcpl	0x005f2d28		
svcpl	0x00474953		
cfstrdmi	mvd5, [pc, #-260]	; a79c <SLCRlockKey+0x3121>	
ldclmi	3, cr4, [pc, #-292]	; a780 <SLCRlockKey+0x3105>	
svcpl	0x005f5841		
teqcc	r0, r0, lsr #26		
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r5, r3, asr #24		
cdpmi	15, 4, cr5, cr9, cr14, {2}		
svcpl	0x004c4156		
mrrcmi	3, 4, r4, pc, cr4	; <UNPREDICTABLE>	
svcpl	0x00454e49		
svcpl	0x0041564d		
subcs	r4, r3, r0, asr pc		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
cmncc	r3, ip, lsr #32		
teqcc	r0, r4, lsr ip		
subspl	r0, r8, r2, lsr #32		
subpl	r5, r6, r3, asr pc		
eorscc	r4, r1, #-1073741807	; 0xc0000011	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r3, r4, r5, fp, ip, sp}		
ldrbpl	r5, [pc, #-848]	; a5b8 <SLCRlockKey+0x2f3d>	
svcpl	0x00304253		
svcpl	0x00544e49		
strcc	r4, [r0, #-1097]!	; 0xfffffbb7	
cmppl	r8, #51	; 0x33	
svcmi	0x004e5f54		
cmpmi	r5, pc, asr r6		
ldrbmi	r5, [r2, #-1364]	; 0xfffffaac	
ldfmis	f3, [r9], #-128	; 0xffffff80	
ldrbpl	r5, [pc, #-3840]	; 9a2c <SLCRlockKey+0x23b1>	
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
ldrbpl	r3, [pc], #-1585	; a938 <SLCRlockKey+0x32bd>	
svcpl	0x00455059		
mrcvs	0, 3, r2, cr5, cr15, {2}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}		
stmdapl	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
svcpl	0x00524150		
subsmi	r5, r3, #88, 10	; 0x16000000	
cmpcc	pc, r0, asr r3	; <UNPREDICTABLE>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
cmppl	r5, #332	; 0x14c	
ldmdbmi	pc, {r1, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
cmppl	r8, #68	; 0x44	
cmpmi	lr, r4, asr pc		
ldrbpl	r4, [pc, -lr, asr #8]		
ldrbmi	r4, [r4, #-2386]	; 0xfffff6ae	
svcmi	0x0052505f		
strbpl	r4, [r3], #-1364	; 0xfffffaac	
teqcc	r0, r5, asr #8		
cfldr32mi	mvfx3, [r1], #-208	; 0xffffff30	
stclvs	8, cr5, [r9], #-0		
svcvs	0x0074485f		
strtmi	r6, [r8], #-3182	; 0xfffff392	
stmdbcs	r1!, {r0, r5, r6, sl, ip, sp, lr}^		
stclvs	8, cr5, [r9], #-128	; 0xffffff80	
strbtvs	r4, [lr], #-1375	; 0xfffffaa1	
cmnpl	lr, #1073741850	; 0x4000001a	
cmncc	r0, #-1073741795	; 0xc000001d	
cmpvs	r4, r2, lsr r8		
eoreq	r6, r9, r4, ror r1		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46564d5f	
teqvs	r0, #82	; 0x52	
cmppl	r8, #55	; 0x37	
stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0	
ldrbmi	r5, [r3, -r1, asr #30]		
movtpl	r4, #40031	; 0x9c5f	
subpl	r5, r5, #84, 30	; 0x150	
subscs	r4, r2, r2, asr pc		
lfmmi	f3, 4, [r6], #-212	; 0xffffff2c	
cmppl	r0, #0, 16		
stmdbmi	r4, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
ldmdbmi	pc, {r0, r1, r2, r3, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r2, [r5], -r4, asr #32		
cdpvs	15, 5, cr5, cr15, cr0, {0}		
svcpl	0x00646565		
smcvs	34359	; 0x8637	
rsbseq	r5, r4, r2, ror pc		
mcrrmi	15, 5, r5, r6, cr15		
strbmi	r5, [r4, #-3924]	; 0xfffff0ac	
cmpmi	sp, r3, asr #18		
stmdbmi	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r7, asr #30		
ldrbvc	r0, [r0, #-57]!	; 0xffffffc7	
stmdavc	r8!, {r2, r4, r5, r6, r8, r9, sp, lr}		
ldmdbcs	r0!, {r2, r3, r5, r9, sl, sp, lr}^		
cmpvc	pc, #32, 30	; 0x80	
cmnvs	r4, #112, 10	; 0x1c000000	
svcpl	0x0028725f		
mcrmi	5, 2, r4, cr5, cr2, {2}		
stmdavc	r0!, {r2, r4, r6, sl, fp, sp}		
rsbvc	r2, r6, ip, lsr #32		
ldrbpl	r0, [pc], #-41	; aa3c <SLCRlockKey+0x33c1>	
subspl	r5, r4, #95	; 0x5f	
strbmi	r4, [r6], -r4, asr #18		
cmppl	r8, #32		
stclmi	15, cr5, [r5, #-336]	; 0xfffffeb0	
ldclmi	3, cr4, [pc, #-260]	; a94c <SLCRlockKey+0x32d1>	
subpl	r4, pc, #4416	; 0x1140	
mcrrmi	15, 5, r5, r1, cr9		
svcpl	0x00434f4c		
svcmi	0x00525245		
eorscc	r2, r1, r2, asr r0		
subeq	r3, ip, r0, lsr r2		
svcpl	0x00545358		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
cdpmi	5, 5, cr4, cr15, cr3, {2}		
ldrbmi	r5, [pc], -pc, asr #8		
strbmi	r5, [lr], #-1359	; 0xfffffab1	
subeq	r3, ip, r0, lsr #4		
cmppl	r5, #380	; 0x17c	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
submi	r5, r9, #308	; 0x134	
svcpl	0x005f5449		
strvc	r3, [r0], -r0, lsr #16		
rsbvc	r5, r1, #388	; 0x184	
ldclcs	8, cr2, [r6], #-412	; 0xfffffe64	
svcpl	0x0020296c		
ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r9, sp, lr}^		
cdpvs	4, 6, cr7, cr9, cr12, {3}		
svcpl	0x0061765f		
stmdacs	r7!, {r0, r5, r6, r9, ip, sp, lr}^		
stmdbcs	ip!, {r1, r2, r4, r5, r6, sl, fp, sp}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
eorseq	r2, r2, r2, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
mrrcmi	3, 4, r4, pc, cr4	; <UNPREDICTABLE>	
svcpl	0x00454e49		
svcpl	0x0041564d		
subcs	r4, r3, r0, asr pc		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
teqvs	r0, #44	; 0x2c	
teqcc	r0, r6, lsr ip		
cmppl	r8, #34	; 0x22	
cmpmi	r5, r4, asr pc		
cmpmi	pc, #1375731712	; 0x52000000	
stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^		
subpl	r5, r5, #284	; 0x11c	
subscs	r4, r2, r2, asr pc		
teqcc	r5, #49	; 0x31	
subspl	r0, pc, #76	; 0x4c	
svcpl	0x00444145		
strbpl	r5, [r9], #-599	; 0xfffffda9	
ldrbmi	r5, [r2, #-3909]	; 0xfffff0bb	
mrcmi	5, 2, r5, cr2, cr4, {2}		
subspl	r5, r9, pc, asr r4		
cdpvs	0, 6, cr2, cr9, cr5, {2}		
subspl	r0, r8, r4, ror r0		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc, #-1875]	; a3e9 <SLCRlockKey+0x2d6e>	
subpl	r4, r5, #84, 16	; 0x540000	
svcpl	0x0054454e		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
		; <UNDEFINED> instruction: 0x475f5350	
svcpl	0x00304d45		
svcpl	0x00544e49		
strmi	r4, [r0, -r9, asr #8]		
cmpmi	r2, ip, asr #30		
ldclmi	15, cr5, [r4, #-304]	; 0xfffffed0	
cmpmi	r2, r2, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
stmdapl	r0!, {r2, r6, r9, ip, lr}		
svcpl	0x00524150		
submi	r4, pc, #18176	; 0x4700	
ldrbpl	r4, [pc], #-3137	; ab7c <SLCRlockKey+0x3501>	
subsmi	r5, pc, #-805306364	; 0xd0000004	
cmpmi	r5, r1, asr #6		
subseq	r4, r2, r4, asr #8		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subspl	r5, r3, pc, asr r1		
svcpl	0x00305f49		
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
blmi	131b91c <__undef_stack+0x1204dbc>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	12228ec <__undef_stack+0x110bd8c>		
eorscc	r3, r0, r0, lsr #4		
eorscc	r3, r0, r0, lsr r0		
mcrmi	0, 0, r3, cr0, cr0, {1}		
stmdbmi	r2, {r1, r2, r6, sl, lr}^		
stmdacs	r0!, {r2, r4, r6, r8, r9, ip, lr}		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
stmdacs	r0!, {r0, r1, r2, r3, r5, r6, r9, sl, sp, lr}		
cfldrdvs	mvd6, [pc, #-408]	; aa30 <SLCRlockKey+0x33b5>	
stmdbcs	fp!, {r0, r5, r6, r8, r9, ip, sp, lr}^		
vmulmi.f32	s4, s0, s1		
ldmdbcs	r9, {r1, r6, r9, lr}^		
cmpmi	r0, r0, lsl #16		
stmdapl	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
subpl	r5, r7, r9, asr #30		
subscc	r4, pc, r9, asr #30		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
mrcmi	15, 2, r4, cr5, cr2, {2}		
mrrcmi	15, 4, r5, r0, cr4		
mcrmi	3, 2, r5, cr9, cr5, {2}		
teqcc	r8, r6, asr #32		
eorscs	r3, ip, r0, lsr #24		
eoreq	r3, r9, r2, lsr r2		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
ldrbmi	r3, [pc], #-95	; ac20 <SLCRlockKey+0x35a5>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
svcpl	0x00003020		
mcrmi	5, 2, r5, cr9, cr15, {2}		
subspl	r5, r4, #84	; 0x54	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
mcrrmi	15, 0, r5, r3, cr0		
movtpl	r4, #45903	; 0xb34f	
subpl	r5, r5, #95	; 0x5f	
movtmi	r5, #21343	; 0x535f	
eorscc	r2, r1, pc, asr r0		
svcpl	0x005f0030		
stmdbmi	lr, {r1, r2, r6, r8, fp, lr}^		
cfldr64mi	mvdx4, [pc, #-336]	; ab18 <SLCRlockKey+0x349d>	
svcpl	0x00485441		
stmdbpl	ip, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
cmpmi	r0, r0, lsl #16		
cmpmi	r3, #328	; 0x148	
movtmi	r4, #38741	; 0x9755	
ldrbpl	r4, [r0, #-863]	; 0xfffffca1	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
stmdapl	r8!, {r1, r4, r6, sp}		
cmppl	pc, #80, 6	; 0x40000001	
subspl	r5, pc, r3, asr #10		
subpl	r5, r9, r5, asr #4		
cmpmi	r2, r8, asr #30		
blcs	81c1f0 <__undef_stack+0x705690>		
rsbscc	r3, r8, r0, lsr #32		
ldmdbcs	r0!, {r0, r4, r5, ip, sp}		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
subsmi	r4, r0, #380	; 0x17c	
svcpl	0x00425241		
svcpl	0x00544f4e		
ldrbmi	r4, [r8, #-2374]	; 0xfffff6ba	
subspl	r5, r0, #68, 30	; 0x110	
ldmdbmi	r2, {r0, r3, r6, r8, r9, sl, fp, lr}^		
teqcc	r0, r4, asr r9		
eorseq	r3, r9, r1, lsr r7		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	sp, r8, lsr pc		
svcpl	0x005f2058		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	sp, r8, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
cmppl	r3, #380	; 0x17c	
eorcc	r5, r0, r4, asr r2		
eorscc	r3, r2, r8, ror r0		
mrcmi	0, 2, r0, cr8, cr0, {1}		
subcs	r4, ip, r5, asr ip		
cfstr64mi	mvdx5, [ip], {78}	; 0x4e	
cmppl	r0, #0, 16		
subpl	r4, r4, #1593835520	; 0x5f000000	
subspl	r4, r4, #2080374785	; 0x7c000001	
cmpmi	r2, ip, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r6		
cmppl	r8, #48	; 0x30	
stmdbmi	r9, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r5, [r3], #-3907	; 0xfffff0bd	
svcpl	0x00444e41		
svcpl	0x00474552		
ldrbmi	r4, [r3, #-1362]	; 0xfffffaae	
subpl	r5, r5, #84, 30	; 0x150	
subscs	r4, r2, r2, asr pc		
ldmdbcc	r7!, {r0, r4, r5, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldrbmi	r3, [pc], #-1329	; ad50 <SLCRlockKey+0x36d5>	
svcpl	0x00415441		
svcmi	0x004d454d		
subsmi	r5, pc, #1343488	; 0x148000	
ldmdbmi	r2, {r0, r6, r9, ip, lr}^		
eorcs	r5, r0, #1342177284	; 0x50000004	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
eorscc	r6, r1, r0, lsr #6		
eorscs	r2, r5, #44	; 0x2c	
cmpmi	r0, r0, lsl #16		
cmpmi	r8, r2, asr pc		
cmppl	r0, #68, 6	; 0x10000001	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
teqcc	r7, r0, lsr r0		
stmdbmi	r0, {r4, r5, ip, sp}		
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
lfmmi	f3, 2, [pc, #-204]	; ace0 <SLCRlockKey+0x3665>	
stmdacs	r0!, {r0, r3, r6, r9, sl, fp, lr}		
ldmdbmi	pc, {r0, r2, r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
lfmmi	f3, 2, [pc, #-204]	; acf4 <SLCRlockKey+0x3679>	
svcpl	0x005f5841		
teqcc	r0, r0, lsr #26		
subspl	r0, r8, r9, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
svcmi	0x00495047		
mrcmi	3, 2, r5, cr15, cr0, {2}		
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r4, lr, asr #6		
movtpl	r4, #21326	; 0x534e	
stmdapl	r0, {r5, r8, ip, sp}		
cmppl	pc, #80, 6	; 0x40000001	
subcc	r4, pc, r4, asr #18		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r1, r5, asr #32		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r5, {r8, r9, sl, fp, ip, lr}^		
ldfmie	f4, [r2, #-320]	; 0xfffffec0	
stclvs	14, cr6, [r1, #-160]!	; 0xffffff60	
rsbsvc	r2, r0, #25856	; 0x6500	
stmdbcs	pc!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
eorcs	r2, sl, r0, lsr #16		
strbvs	r6, [sp, #-366]!	; 0xfffffe92	
rsbsvc	r2, r0, #41	; 0x29	
rsbeq	r7, pc, pc, ror #8		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrtcc	r5, [r1], -lr, asr #8		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
qsaxcc	r5, r0, pc	; <UNPREDICTABLE>	
ldrcc	r3, [r3, #-1333]!	; 0xfffffacb	
ldrbvs	r5, [pc], #-3840	; ae40 <SLCRlockKey+0x37c5>	
rsbvc	r6, r4, #1627389952	; 0x61000000	
ldrbvs	r7, [pc], #-1119	; ae48 <SLCRlockKey+0x37cd>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
eoreq	r6, r0, r5, ror #8		
rsbvc	r7, r3, sp, ror #8		
		; <UNDEFINED> instruction: 0x76287273	
svcpl	0x005f2029		
svcpl	0x006d7361		
svcpl	0x005f205f		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
eorcs	r5, r8, pc, asr pc		
rsbsvc	r6, r3, #2176	; 0x880	
cmnvc	r0, #603979776	; 0x24000000	
eorcc	r2, r5, r2, ror ip		
eorcs	r6, r2, ip, asr lr		
eorscs	r2, sl, sl, lsr r0		
eorcs	r7, r2, r2, lsr #4		
eorcs	r7, r9, r8, lsr #12		
svcpl	0x005f0029		
svcpl	0x004d5241		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
ldclmi	6, cr4, [pc, #-316]	; ad60 <SLCRlockKey+0x36e5>	
stclmi	14, cr4, [r9, #-292]	; 0xfffffedc	
ldrbmi	r4, [pc, #-3137]	; a263 <SLCRlockKey+0x2be8>	
subcs	r5, sp, lr, asr #10		
subspl	r0, r8, r1, lsr r0		
subspl	r5, pc, r1, asr #4		
ldrbpl	r3, [pc], #-1875	; aeb4 <SLCRlockKey+0x3839>	
subscc	r4, pc, r4, asr r3	; <UNPREDICTABLE>	
cmpmi	r4, #1593835520	; 0x5f000000	
blmi	131bc3c <__undef_stack+0x12050dc>		
blmi	131bc40 <__undef_stack+0x12050e0>		
subcs	r5, r3, r3, asr r2		
svcpl	0x005f0030		
ldrbcc	r4, [r4], -r9, asr #28		
stmdacs	r3, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
teqvs	r0, #1622016	; 0x18c000	
eorcs	r2, r3, r0, lsr #6		
stmdapl	r0, {r2, r3, r6, sl, fp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00414d44		
cmpmi	r2, r3, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r3		
subspl	r0, r8, #48	; 0x30	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
mcrmi	12, 2, r4, cr5, cr15, {2}		
svcpl	0x00485447		
subscs	r4, r4, r2, asr #18		
ldmdbcs	r6!, {r3, r5, r8, ip, sp}		
cmppl	pc, #0, 30		
mcrmi	4, 2, r4, cr9, cr4, {2}		
stmdapl	r5, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbcs	r8!, {r4, r6, fp, sp}^		
subscs	r5, pc, r0, lsr #30		
rsbscs	r2, r8, r3, lsr #6		
svcpl	0x005f2323		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
ldrbpl	r5, [r2], #-339	; 0xfffffead	
strbpl	r4, [r9], #-607	; 0xfffffda1	
eorscc	r2, r2, r0, lsr #16		
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cdpmi	6, 4, cr5, cr5, cr5, {2}		
mcrmi	15, 2, r5, cr3, cr4, {2}		
cmppl	pc, #84, 4	; 0x40000005	
eorcs	r4, r0, #17664	; 0x4500	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r9], #-128	; 0xffffff80	
eorscc	r6, r1, #32, 6	; 0x80000000	
eorscs	r2, r5, #44	; 0x2c	
ldrbmi	r5, [pc], #-3840	; af88 <SLCRlockKey+0x390d>	
submi	r5, r6, #260	; 0x104	
svcpl	0x005f5449		
eorseq	r3, r1, r0, lsr #6		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
cmppl	pc, #32, 30	; 0x80	
svcpl	0x00455a49		
svcpl	0x0058414d		
subspl	r0, r8, #95	; 0x5f	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00525350		
strbmi	r4, [r4, #-3669]	; 0xfffff1ab	
strbmi	r4, [lr, #-2374]	; 0xfffff6ba	
svcmi	0x004d5f44		
eorcc	r4, r0, r4, asr #10		
subeq	r3, r2, r8, ror r1		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00544457		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46384678	
		; <UNDEFINED> instruction: 0x46363030	
svcpl	0x005f0046		
subspl	r5, r4, #88, 6	; 0x60000001	
stmdacs	r7, {r0, r3, r6, r9, sl, fp, lr}^		
svcpl	0x00202978		
subspl	r5, r4, #2080374785	; 0x7c000001	
stmdacs	r7, {r0, r3, r6, r9, sl, fp, lr}^		
svcpl	0x00002978		
movtmi	r5, #13151	; 0x335f	
stmdacs	r4, {r0, r1, r4, r6, r8, fp, lr}^		
teqvc	r0, #1884160	; 0x1cc000	
cmnvs	r5, #116, 4	; 0x40000007	
svcpl	0x005f2074		
blvs	18e35c0 <__undef_stack+0x17cca60>		
ldclvs	8, cr5, [r4, #-0]		
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvs	lr, pc, asr r5		
stmdacs	r5!, {r1, r5, r6, sl, fp, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldclcs	3, cr7, [r3], #-404	; 0xfffffe6c	
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
ldrbpl	r2, [r8], #-41	; 0xffffffd7	
strbvc	r7, [r3], #-621	; 0xfffffd93	
subsvc	r5, r7, #456	; 0x1c8	
rsbpl	r7, r5, #1761607680	; 0x69000000	
stmdacs	r8!, {r0, r2, r5, r6, r8, r9, sl, sp, lr}		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldmdbcs	r3!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^		
strtpl	r2, [r8], #-44	; 0xffffffd4	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
ldmdbcs	r2!, {r1, r5, r6, r8, sl, sp, lr}^		
ldrbpl	r2, [r8], #-44	; 0xffffffd4	
cmpmi	r4, #268	; 0x10c	
svcmi	0x005f5253		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
stmdacs	r0!, {r2, r4, r6, sl, fp, sp}		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
rsbvc	r5, sp, #32, 8	; 0x20000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
eorcs	r2, ip, r2, ror r9		
svcpl	0x00435458		
subspl	r4, r3, #84, 6	; 0x50000001	
		; <UNDEFINED> instruction: 0x46464f5f	
ldmdbcs	r4, {r0, r1, r4, r6, r8, sl, lr}^		
stmdapl	r0!, {r5, sl, fp, ip, sp, lr}		
cmpmi	pc, #84, 6	; 0x50000001	
ldrbmi	r5, [pc, #-595]	; ae85 <SLCRlockKey+0x380a>	
stfmie	f4, [r2], {78}	; 0x4e	
ldclmi	15, cr5, [r4, #-276]	; 0xfffffeec	
cmpmi	sp, r2, asr pc		
stmdbcs	r9!, {r0, r1, r4, r6, r8, r9, fp, lr}		
ldrbmi	r5, [pc, -r0, lsl #30]		
cmpmi	pc, r3, asr #6		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, lr}^		
svcmi	0x00425f43		
mrrcmi	12, 4, r4, pc, cr15	; <UNPREDICTABLE>	
svcpl	0x004b434f		
strbmi	r5, [r5, #-582]	; 0xfffffdba	
svcpl	0x00003220		
movtmi	r4, #21599	; 0x545f	
cfldrdmi	mvd3, [pc, #-216]	; b038 <SLCRlockKey+0x39bd>	
svcpl	0x005f5841		
stmdbcc	lr!, {r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
movtcc	r3, #22841	; 0x5939	
strbmi	r3, [r4], #-1080	; 0xfffffbc8	
cmpmi	pc, r0, lsl #30		
cmpmi	pc, r2, asr sp	; <UNPREDICTABLE>	
svcpl	0x00484352		
svcpl	0x005f4137		
svcpl	0x00003120		
strbpl	r4, [ip], #-1631	; 0xfffff9a1	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
svcpl	0x0030315f		
svcpl	0x00505845		
ldmdacc	r3!, {r0, r1, r2, r3, r4, r6, sp}		
ldrbpl	r5, [pc, -r0, lsl #30]		
subpl	r4, r1, #4390912	; 0x430000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
strtcc	r5, [r0], #-3935	; 0xfffff0a1	
ldmdbcc	r4!, {r1, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r2!, {r1, r2, r4, r5, r8, r9, sl, ip, sp}		
stmdapl	r0, {r0, r2, r4, r5, r8, sl, ip, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
		; <UNDEFINED> instruction: 0x47554353	
subscc	r4, pc, r9, asr #6		
movtpl	r4, #37983	; 0x945f	
cmpmi	r2, r4, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46384678	
eorscc	r3, r0, r0, lsr r1		
cmppl	r8, #48	; 0x30	
subpl	r5, r6, #84, 30	; 0x150	
svcpl	0x004f4e5f		
subcs	r5, r6, r2, asr #10		
teqcc	r0, #822083584	; 0x31000000	
cdpmi	7, 4, cr5, cr9, cr0, {0}		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f204e		
strbpl	r4, [lr], #-2391	; 0xfffff6a9	
mcrmi	13, 2, r4, cr9, cr15, {2}		
stmdapl	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldrbmi	r5, [pc], #-1107	; b1c8 <SLCRlockKey+0x3b4d>	
cmppl	pc, #1073741843	; 0x40000013	
svcmi	0x004e5f47		
strbpl	r4, [r1], #-1119	; 0xfffffba1	
eorscc	r2, r5, #65	; 0x41	
svcpl	0x00004c35		
ldrbpl	r4, [r4], #-351	; 0xfffffea1	
strbpl	r4, [r2, #-2386]	; 0xfffff6ae	
ldmdbmi	pc, {r2, r4, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r5, r5, #77	; 0x4d	
ldrbpl	r5, [r0], #-3909	; 0xfffff0bb	
subscs	r5, pc, r2, asr pc	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], #-3840	; b1f8 <SLCRlockKey+0x3b7d>	
submi	r5, r9, #260	; 0x104	
svcpl	0x005f5449		
eorseq	r3, r2, r0, lsr #6		
cmppl	r4, pc, asr pc		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
eorseq	r3, r7, r1, lsr r2		
usaxmi	r5, r6, pc	; <UNPREDICTABLE>	
subpl	r5, r6, r0, asr pc		
teqcc	r0, pc, asr pc		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
subspl	r4, r4, #1264	; 0x4f0	
subsmi	r4, pc, #20224	; 0x4f00	
strbpl	r4, [r9], #-607	; 0xfffffda1	
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r8		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46564d5f	
ldrbmi	r3, [pc], #-82	; b250 <SLCRlockKey+0x3bd5>	
stmdbmi	r2, {r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdacc	r8!, {r2, r4, r6, sp}		
subspl	r0, r8, r9, lsr #32		
cmppl	pc, #268435460	; 0x10000004	
ldrbmi	r5, [r7], #-1347	; 0xfffffabd	
svcpl	0x00305f54		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r2, r8, r4, asr #32		
subspl	r5, pc, r1, asr #4		
cmppl	pc, #21757952	; 0x14c0000	
ldrbmi	r5, [r7], #-1347	; 0xfffffabd	
svcpl	0x00305f54		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r3, r1, asr #8		
mcrmi	15, 2, r5, cr9, cr3, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmppl	r0, #32, 16	; 0x200000	
cmppl	r9, #2080374785	; 0x7c000001	
svcpl	0x004e4f4d		
svcpl	0x00544e49		
svcpl	0x00004449		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	r5, pc, asr ip		
svcpl	0x00385453		
svcpl	0x0058414d		
eorscc	r2, r1, #95	; 0x5f	
subspl	r0, pc, #55	; 0x37	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
strbmi	r4, [r8, #-863]	; 0xfffffca1	
vldrmi	d20, [pc, #-268]	; b1cc <SLCRlockKey+0x3b51>	
stmdacs	r3, {r0, r3, r6, r8, r9, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
ldrbpl	r0, [pc, -r0, lsr #32]		
svcpl	0x00544e41		
mrrcmi	15, 4, r4, pc, cr9	; <UNPREDICTABLE>	
svcpl	0x00474e4f		
strbmi	r4, [lr, -ip, asr #30]		
stmdapl	r0, {r5, r8, ip, sp}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00464950		
ldrbmi	r5, [pc, #-73]	; b2bb <SLCRlockKey+0x3c40>	
stfmie	f4, [r2], {78}	; 0x4e	
subpl	r5, r5, #276	; 0x114	
subscs	r4, r2, r2, asr pc		
ldcmi	3, cr3, [r8], #-212	; 0xffffff2c	
cmppl	r0, #0, 16		
stclmi	7, cr4, [r5, #-380]	; 0xfffffe84	
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r7, r0, lsr #14		
mrrcmi	15, 5, r5, r5, cr15	; <UNPREDICTABLE>	
movtmi	r5, #4678	; 0x1246	
submi	r5, r9, #84, 30	; 0x150	
svcpl	0x005f5449		
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r4		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r4, lsr r0		
cmnvc	r0, #0, 6		
stmdacs	r6!, {r0, r3, r5, r6, r8, sl, sp, lr}^		
svcpl	0x005f2029		
svcpl	0x006d7361		
svcpl	0x005f205f		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
eorcs	r5, r8, #380	; 0x17c	
ldmdbvs	r3!, {r0, r1, r5, r6, ip, sp, lr}^		
stclpl	9, cr0, [r6], #-404	; 0xfffffe6c	
eoreq	r2, r9, lr, ror #4		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
mcrrmi	15, 3, r5, r3, cr3		
svcpl	0x004b434f		
stmdapl	r0!, {r3, r6, r9, fp, ip, lr}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
cmpcc	pc, #80, 6	; 0x40000001	
cmpmi	r4, #1593835520	; 0x5f000000	
blmi	131c130 <__undef_stack+0x12055d0>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	1223100 <__undef_stack+0x110c5a0>		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
		; <UNDEFINED> instruction: 0x565f3531	
subsmi	r4, pc, #335544321	; 0x14000001	
svcpl	0x00455341		
subpl	r4, r4, #1090519040	; 0x41000000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r2, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r4, r5, r9, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00495053		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
cmppl	pc, #80, 6	; 0x40000001	
svcpl	0x00304950		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
		; <UNDEFINED> instruction: 0x465f5350	
strbcc	r4, [r1], #-1872	; 0xfffff8b0	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r1, r2, r4, r5, r8, sl, ip, sp}		
ldmdbmi	pc, {r4, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r4, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
teqcc	r3, r4, asr #32		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
svcpl	0x004f4e5f		
stfmie	f4, [ip], {67}	; 0x43	
blmi	10db950 <__undef_stack+0xfc4df0>		
ldfmis	f3, [r8], #-128	; 0xffffff80	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
strbpl	r5, [r5], #-3895	; 0xfffff0c9	
cdpmi	5, 5, cr4, cr2, cr8, {2}		
subscc	r5, pc, r5, asr #8		
blmi	10611e0 <__undef_stack+0xf4a680>		
cdpmi	15, 4, cr5, cr9, cr5, {2}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
		; <UNDEFINED> instruction: 0x475f5350	
svcpl	0x00304d45		
strbmi	r4, [fp, #-343]	; 0xfffffea9	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	r5, pc, asr ip		
		; <UNDEFINED> instruction: 0x36315453	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; a574 <SLCRlockKey+0x2ef9>	
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00363154		
svcpl	0x0058414d		
svcpl	0x005f005f		
		; <UNDEFINED> instruction: 0x464f4553	
rsbscc	r3, r8, r0, lsr #32		
eorseq	r3, r0, r0, lsr r2		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction: 0x464f455a	
strbpl	r4, [pc, #-1119]	; b061 <SLCRlockKey+0x39e6>	
svcpl	0x00454c42		
eorseq	r2, r8, pc, asr r0		
strbmi	r5, [ip], #-3935	; 0xfffff0a1	
ldclmi	12, cr4, [pc, #-264]	; b3c8 <SLCRlockKey+0x3d4d>	
ldrbmi	r5, [pc, #-2113]	; ac93 <SLCRlockKey+0x3618>	
svcpl	0x005f5058		
eorscc	r3, r0, #32, 2		
subspl	r0, r8, r4, lsr r0		
cmpmi	r3, r3, asr pc		
ldmdbmi	pc, {r1, r2, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
teqcc	r8, #68	; 0x44	
cmppl	r0, #0, 16		
cmpmi	sp, pc, asr r4		
mcrmi	15, 2, r5, cr9, cr3, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r9, r0, lsr #8		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
ldmdbmi	pc, {r0, r1, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
stmdacs	r0!, {r3, r4, r6, r8, r9, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
eoreq	r3, r9, r0, lsr #8		
svcpl	0x004b4c43		
subcs	r4, fp, r4, asr r3		
movtmi	r4, #64579	; 0xfc43	
subspl	r5, pc, fp, asr #6		
cmppl	pc, #1342177284	; 0x50000004	
stmdapl	r0, {r0, r2, r6, r8, r9, lr}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
cmpcc	pc, r0, asr r3	; <UNPREDICTABLE>	
cmpmi	r4, #1593835520	; 0x5f000000	
blmi	131c2c4 <__undef_stack+0x1205764>		
blmi	131c2c8 <__undef_stack+0x1205768>		
subcs	r5, r3, r3, asr r2		
subspl	r0, r8, #48	; 0x30	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
subspl	r5, r4, #2080374785	; 0x7c000001	
svcpl	0x00454449		
blmi	14dba9c <__undef_stack+0x13c4f3c>		
eorscs	r2, r3, r0, lsr #16		
		; <UNDEFINED> instruction: 0x46203c3c	
subpl	r5, r3, #80, 6	; 0x40000001	
subspl	r5, r4, #2080374785	; 0x7c000001	
svcpl	0x00454449		
ldmdbcs	r4, {r1, r6, r8, fp, lr}^		
cmppl	r0, #0, 16		
stclmi	3, cr5, [r1, #-380]	; 0xfffffe84	
sfmmi	f5, 2, [r1, #-380]	; 0xfffffe84	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
movtmi	r4, #26182	; 0x6646	
eorscc	r3, r0, r0, lsr r0		
cmpmi	pc, r0, lsl #30		
cmpcc	pc, #5248	; 0x1480	
strbpl	r4, [r9], #-562	; 0xfffffdce	
cmpmi	r4, pc, asr r3		
teqcc	r0, r4, asr r5		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8, #-3922]	; 0xfffff0ae	
subspl	r5, r4, r1, asr #4		
svcpl	0x00305f53		
movtmi	r4, #64579	; 0xfc43	
bpl	12232f8 <__undef_stack+0x110c798>		
cmpmi	r0, r0, lsr #16		
ldrbpl	r5, [r8, #-3922]	; 0xfffff0ae	
subspl	r5, r4, r1, asr #4		
svcpl	0x00305f53		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
blmi	131c360 <__undef_stack+0x1205800>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	1223330 <__undef_stack+0x110c7d0>		
cmpmi	r2, r0, lsl #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
strbmi	r5, [r5, #-863]	; 0xfffffca1	
eorscs	r5, r0, r4, asr #30		
cmncc	r8, #40	; 0x28	
stmdbcs	r5!, {r0, r1, r4, r5, ip, sp}^		
ldclvs	13, cr6, [r5], #-0		
ldclvs	9, cr6, [pc, #-464]	; b43c <SLCRlockKey+0x3dc1>	
ldmdbvs	r2!, {r0, r5, r6, sl, ip, sp, lr}^		
svcpl	0x005f0078		
subspl	r4, r0, r3, asr r1		
rsbscc	r3, r8, r0, lsr #32		
eorseq	r3, r0, r1, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
ldrbmi	r5, [r3, #-3893]	; 0xfffff0cb	
ldrbmi	r5, [r2, #-1347]	; 0xfffffabd	
submi	r4, r5, #1593835520	; 0x5f000000	
ldrbmi	r4, [pc, #-1877]	; aee3 <SLCRlockKey+0x3868>	
stfmie	f4, [r2], {78}	; 0x4e	
eorvc	r2, r2, r5, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #2		
ldccs	3, cr6, [r1], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #2		
mcrmi	15, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
eorscc	r5, r3, #1392508928	; 0x53000000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, #380	; 0x17c	
ldrtcc	r3, [r7], #-1073	; 0xfffffbcf	
ldrtcc	r3, [r6], #-824	; 0xfffffcc8	
svcpl	0x005f0037		
movtmi	r4, #7244	; 0x1c4c	
svcpl	0x004d5543		
strbpl	r4, [r9], #-582	; 0xfffffdba	
teqcc	r0, #380	; 0x17c	
svcpl	0x005f0031		
strbtvc	r6, [lr], #-2421	; 0xfffff68b	
ldrbvc	r3, [pc], #-563	; b694 <SLCRlockKey+0x4019>	
stclvs	8, cr5, [r9], #-0		
cmncc	lr, pc, asr r9		
stmdacs	r5, {r1, r2, r4, r5, sl, fp, lr}^		
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldmdbvs	r8, {r0, r3, r5, sp}^		
cdpvs	15, 4, cr5, cr9, cr12, {3}		
teqmi	r8, r1, lsr r6		
ldmdbcs	r2!, {r2, r5, r6, sl, sp, lr}^		
ldmdbvs	r2!, {ip, sp, lr}^		
rsbeq	r7, r6, lr, ror #8		
svcpl	0x00535058		
svcpl	0x00564544		
svcpl	0x00474643		
svcpl	0x00425041		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
		; <UNDEFINED> instruction: 0x37303038	
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00535058		
subcc	r3, r3, r9, asr #4		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003735		
mcrmi	5, 2, r4, cr5, cr2, {2}		
subpl	r5, sp, r4, asr pc		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
movtpl	r4, #40005	; 0x9c45	
ldrbtvc	r2, [r0], #-2132	; 0xfffff7ac	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x003e2d29		
strbvs	r7, [r5, #-614]!	; 0xfffffd9a	
ldrbtvc	r6, [r3], #-2412	; 0xfffff694	
svcpl	0x005f0029		
ldmdbmi	r4, {r0, r1, r2, r3, r6, ip, lr}^		
ldrbmi	r4, [sl, #-2381]	; 0xfffff6b3	
teqcc	r0, pc, asr pc		
cmpvc	pc, #0, 30		
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
ldmdbvs	r3!, {r2, r5, r6, sp}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r4, [lr], #-2304	; 0xfffff700	
ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b	
rsbseq	r7, r3, r0, ror r4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
ldmdbmi	pc, {r0, r3, r6, sl, lr}^	; <UNPREDICTABLE>	
strbmi	r5, [ip, #-77]	; 0xffffffb3	
strbpl	r4, [lr], #-1357	; 0xfffffab3	
lfmmi	f5, 2, [pc, #-276]	; b64c <SLCRlockKey+0x3fd1>	
subcs	r5, fp, r1, asr #6		
ldrbtmi	r3, [r8], -r8, lsr #32		
ldccc	0, cr2, [ip], #-280	; 0xfffffee8	
cmppl	r0, #32, 12	; 0x2000000	
ldmdbmi	pc, {r0, r3, r6, sl, lr}^	; <UNPREDICTABLE>	
strbmi	r5, [ip, #-77]	; 0xffffffb3	
strbpl	r4, [lr], #-1357	; 0xfffffab3	
subsmi	r5, pc, #1342177284	; 0x50000004	
eoreq	r5, r9, r9, asr #8		
cdpmi	15, 5, cr4, cr5, cr3, {2}		
subspl	r5, pc, r4, asr r3	; <UNPREDICTABLE>	
cmppl	pc, #1342177284	; 0x50000004	
cdpmi	3, 4, cr4, cr15, cr5, {2}		
stmdapl	r8!, {r2, r6, sp}		
svcpl	0x00524150		
svcpl	0x00555043		
ldrbpl	r4, [r2], #-3907	; 0xfffff0bd	
stmdbcc	r1, {r0, r2, r6, fp, ip, lr}^		
subpl	r4, pc, #2080374785	; 0x7c000001	
mcrrmi	15, 4, r5, r3, cr5		
svcpl	0x004b434f		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
eoreq	r3, r9, pc, lsr #4		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
mcrmi	15, 2, r5, cr9, cr2, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldrbpl	r5, [pc], #-848	; b7d8 <SLCRlockKey+0x415d>	
svcpl	0x00304354		
mcrmi	15, 2, r5, cr9, cr2, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmpvs	pc, r0, lsl #30		
svcpl	0x005f6d72		
svcpl	0x00003120		
strbpl	r5, [r4], #-834	; 0xfffffcbe	
movtpl	r5, #20569	; 0x5059	
		; <UNDEFINED> instruction: 0x4645445f	
strbmi	r4, [r5], #-3657	; 0xfffff1b7	
subspl	r0, r8, #32		
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
subpl	r5, r2, #76, 30	; 0x130	
stmdami	r3, {r0, r6, r9, sl, fp, lr}^		
subspl	r4, r2, #-1073741801	; 0xc0000017	
eorcs	r5, r0, #1064960	; 0x104000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
strbcc	r2, [r3, #-32]!	; 0xffffffe0	
eorscs	r2, r6, #44	; 0x2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #805306373	; 0x30000005	
strbpl	r4, [r9], #-607	; 0xfffffda1	
rsbscc	r3, r8, #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
stfvse	f6, [ip], #-268	; 0xfffffef4	
blvs	18e3d64 <__undef_stack+0x17cd204>		
rsbeq	r6, r6, r2, asr r5		
svcpl	0x00755f5f		
rsbvc	r6, pc, #7536640	; 0x730000	
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
strpl	r2, [r0, #-100]	; 0xffffff9c	
cmpcc	r4, #1168	; 0x490	
cmpmi	sp, r2, lsr pc		
svcpl	0x005f2058		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
lfmmi	f3, 2, [pc, #-204]	; b7bc <SLCRlockKey+0x4141>	
svcpl	0x005f5841		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
cfldrdmi	mvd4, [r4], {95}	; 0x5f	
movtpl	r5, #8002	; 0x1f42	
eorcs	r4, r0, #1224736768	; 0x49000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
strbtcc	r2, [r3], -r0, lsr #32		
eorscs	r2, r2, #44	; 0x2c	
cdpvs	15, 5, cr5, cr15, cr0, {0}		
svcpl	0x00646565		
smcvs	34359	; 0x8637	
rsbscs	r5, r4, r2, ror pc		
cdpmi	5, 4, cr5, cr9, cr0, {0}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
cmpcc	r4, #67108865	; 0x4000001	
cmpmi	sp, r2, lsr pc		
svcpl	0x005f2058		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	r5, pc, asr ip		
eorscc	r5, r3, #1392508928	; 0x53000000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdapl	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x00474552		
eorscs	r5, r3, r3, asr #32		
subspl	r0, r8, r3, lsr r0		
subspl	r5, pc, r1, asr #4		
subspl	r3, pc, r3, asr r7	; <UNPREDICTABLE>	
subscc	r5, pc, sp, asr #10		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
		; <UNDEFINED> instruction: 0x46313938	
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
cmppl	pc, #80, 6	; 0x40000001	
svcpl	0x00314950		
svcpl	0x00544e49		
stmdacc	r0!, {r0, r3, r6, sl, lr}		
svcpl	0x005f0031		
cfstrdmi	mvd5, [pc, #-260]	; b840 <SLCRlockKey+0x41c5>	
cmpmi	pc, r9, asr #6		
subspl	r5, pc, #-1073741808	; 0xc0000010	
strtcc	r4, [r0], #-3141	; 0xfffff3bb	
strbpl	r4, [r1], #-1024	; 0xfffffc00	
ldmdbpl	r3, {r0, r6, r8, r9, sl, fp, ip, lr}^		
strtvs	r4, [r0], #-846	; 0xfffffcb2	
stmdbcs	r8!, {r0, r1, r4, r5, r6, r9, sp, lr}		
svcpl	0x00545f00		
cmpmi	r8, r7, asr r3		
svcpl	0x00002052		
subspl	r5, r7, #73400320	; 0x4600000	
svcpl	0x00455449		
cmppl	pc, #1168	; 0x490	
cmpmi	r5, r4, asr r2		
subcs	r4, pc, sp, asr #18		
cmppl	pc, #49	; 0x31	
strbpl	r5, [r5], #-2633	; 0xfffff5b7	
svcpl	0x0000205f		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
ldmdbpl	r4, {r3, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
strbvs	r7, [r9, -r0, lsr #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbvc	r6, r1, #6488064	; 0x630000	
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x004c4244		
svcmi	0x004e4544		
ldclmi	13, cr4, [pc, #-328]	; b86c <SLCRlockKey+0x41f1>	
svcpl	0x005f4e49		
stmdbcc	lr!, {r5, sl, ip, sp}		
ldrcc	r3, [r6, #-52]!	; 0xffffffcc	
ldmdacc	r5!, {r1, r2, r4, r5, sl, ip, sp}		
ldrtcc	r3, [r2], #-308	; 0xfffffecc	
ldrvs	r3, [r4, #-1334]!	; 0xfffffaca	
ldrtcc	r3, [r2], #-813	; 0xfffffcd3	
cmnvc	r9, #76	; 0x4c	
		; <UNDEFINED> instruction: 0x67696478	
svcpl	0x00287469		
eorcs	r6, r9, pc, asr r3		
cmpvs	pc, #40, 30	; 0xa0	
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcvs	0x006f6c5f		
ldmdacs	r0!, {r0, r1, r3, r5, r6, r8, sl, ip, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldmdapl	pc, {r1, r2, r5, fp, sp}^	; <UNPREDICTABLE>	
stmdbcs	lr, {r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
cmppl	r8, #41	; 0x29	
mcrrmi	15, 5, r5, r6, cr4		
svcpl	0x00485341		
svcpl	0x004f4f54		
stmdbpl	lr, {r0, r2, r3, r6, r8, lr}^		
smlsldmi	r5, r5, pc, r2	; <UNPREDICTABLE>	
movtpl	r4, #61257	; 0xef49	
teqcc	r1, #32, 2		
svcpl	0x00004c33		
movtmi	r4, #14175	; 0x375f	
		; <UNDEFINED> instruction: 0x5641485f	
ldmdbpl	r3, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	pc, #939524097	; 0x38000001	
cmpmi	r0, pc, asr #26		
cmpmi	pc, r2, asr r5	; <UNPREDICTABLE>	
cmppl	pc, #1308622848	; 0x4e000000	
svcpl	0x00504157		
eorseq	r2, r1, r4, lsr r0		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
cmnvs	r3, r4, asr #18		
stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^		
ldmdacs	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldclcs	3, cr7, [r3], #-404	; 0xfffffe6c	
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
ldrbpl	r2, [r8], #-41	; 0xffffffd7	
strbvc	r7, [r3], #-621	; 0xfffffd93	
subsvc	r5, r7, #456	; 0x1c8	
rsbpl	r7, r5, #1761607680	; 0x69000000	
stmdacs	r8!, {r0, r2, r5, r6, r8, r9, sl, sp, lr}		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldmdbcs	r3!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^		
strtpl	r2, [r8], #-44	; 0xffffffd4	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
ldmdbcs	r2!, {r1, r5, r6, r8, sl, sp, lr}^		
ldrbpl	r2, [r8], #-44	; 0xffffffd4	
cmpmi	r4, #268	; 0x10c	
svcmi	0x005f5253		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
stmdacs	r0!, {r2, r4, r6, sl, fp, sp}		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
stmdapl	r0!, {r0, r3, r5, sl, fp, sp}		
ldrbpl	r4, [pc], #-852	; bae8 <SLCRlockKey+0x446d>	
svcpl	0x00525343		
movtpl	r4, #26191	; 0x664f	
eorcs	r5, r9, r5, asr #8		
rsbscs	r2, lr, r6, lsr #32		
svcpl	0x00435458		
svcpl	0x00525343		
submi	r4, r1, #1104	; 0x450	
ldmdbmi	pc, {r2, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
cfldrdmi	mvd5, [pc, #-312]	; b9d4 <SLCRlockKey+0x4359>	
stmdbcs	fp, {r0, r6, r8, r9, ip, lr}^		
rsbvc	r0, r6, #41	; 0x29	
cdpvs	0, 6, cr7, cr5, cr15, {3}		
cmpvs	pc, #40, 30	; 0xa0	
stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^		
svcpl	0x005f2c65		
eorcs	r6, r9, r6, ror #28		
svcvs	0x006e7566		
stmdacs	lr!, {r4, r5, r6, r8, sl, sp, lr}^		
svcvs	0x00635f5f		
strbvs	r6, [r9, #-2927]!	; 0xfffff491	
svcpl	0x005f202c		
eorcs	r6, ip, r6, ror #28		
strbtvc	r6, [lr], #-2344	; 0xfffff6d8	
stmdbcs	sl!, {r5, fp, sp}		
eorcc	r2, r9, r8, lsr #18		
strtvs	r2, [r8], -ip, lsr #32		
svcpl	0x00736f70		
bcs	a13d28 <__undef_stack+0x8fd1c8>		
stmdbcs	r9!, {r0, r3, r5, fp, sp}		
stmdacs	r0!, {r4, r5, sl, fp, sp}		
rsbscs	r6, r4, r9, ror #28		
stmdacs	r9!, {r3, r5, r9, fp, sp}		
ldmdbcs	r0!, {r0, r3, r5, r8, fp, sp}		
mcrrmi	8, 0, r5, r9, cr0		
stclmi	3, cr4, [pc, #-380]	; b9f8 <SLCRlockKey+0x437d>	
strbmi	r4, [lr, #-3920]	; 0xfffff0b0	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r5, [r3], #-3923	; 0xfffff0ad	
ldrbmi	r5, [r4, #-577]	; 0xfffffdbf	
ldmdavc	r0!, {r2, r6, sp}		
eorscc	r3, r2, #536870915	; 0x20000003	
eorscc	r3, r2, #536870915	; 0x20000003	
ldrbpl	r5, [r3], #-3840	; 0xfffff100	
strbmi	r4, [r5], -r4, asr #8		
subscs	r4, pc, pc, asr r8	; <UNPREDICTABLE>	
cmpmi	r0, r0, lsl #16		
stmdapl	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
subpl	r5, r7, r9, asr #30		
subscc	r4, pc, r9, asr #30		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
ldrbpl	r5, [r2, #-581]	; 0xfffffdbb	
subspl	r5, pc, r0, asr r4	; <UNPREDICTABLE>	
ldrbmi	r4, [r3, #-1362]	; 0xfffffaae	
eorcc	r5, r0, lr, asr #8		
cmpmi	r0, r0, lsl #16		
ldmdbmi	r8, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmppl	r0, #603979777	; 0x24000001	
cmpmi	pc, #-1073741801	; 0xc0000017	
blmi	10df904 <__undef_stack+0xfc8da4>		
subscs	r4, sl, pc, asr r8		
subpl	r5, r1, #88	; 0x58	
stmdbmi	r9, {r0, r1, r2, r3, r4, r6, fp, ip, lr}^		
svcpl	0x00535043		
subcc	r5, r9, #49, 30	; 0xc4	
mcrrmi	15, 4, r5, r3, cr3		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f005a		
stclvs	6, cr6, [r9], #-460	; 0xfffffe34	
stmdacs	pc!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
stmdacs	r0!, {r4, r5, r6, r8, fp, sp}		
stccs	0, cr7, [r9, #-160]!	; 0xffffff60	
stmdbvs	r6!, {r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, lr}^		
eoreq	r6, r9, ip, ror #10		
subpl	r5, r1, #88	; 0x58	
movtmi	r5, #18527	; 0x485f	
subscc	r4, pc, r6, asr #14		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
stmdapl	r0!, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00564544		
svcpl	0x00474643		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subeq	r4, r4, pc, asr r9		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x0054494e		
ldmdacs	r2, {r4, r6, sl, ip, lr}^		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
vstmdbvs	r0!, {d7-d22}		
ldrbvs	r6, [r3, #-3429]!	; 0xfffff29b	
		; <UNDEFINED> instruction: 0x76282874	
sfmcs	f7, 4, [r9], #-388	; 0xfffffe7c	
eorcs	r3, ip, r0, lsr #32		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
bcs	a25630 <__undef_stack+0x90ead0>		
rsbvc	r7, r1, #40, 12	; 0x2800000	
blcc	a56120 <__undef_stack+0x93f5c0>		
cmnvs	r6, r0, lsr #16		
mcrcc	9, 1, r2, cr13, cr2, {3}		
ldrbtvs	r7, [r4], #-863	; 0xfffffca1	
stccc	14, cr6, [r0, #-420]!	; 0xfffffe5c	
strtvc	r2, [r8], -r0, lsr #12		
sfmcs	f7, 4, [r9, #-388]!	; 0xfffffe7c	
cmpvc	pc, #62, 30	; 0xf8	
vldmdbpl	r0!, {d5-<overflow reg d55>}		
		; <UNDEFINED> instruction: 0x7628203b	
sfmcs	f7, 4, [r9, #-388]!	; 0xfffffe7c	
ldrbtvc	r5, [r3], #-3902	; 0xfffff0c2	
ldrbtvc	r6, [r5], #-3940	; 0xfffff09c	
strtcs	r3, [r0], -r0, lsr #26		
rsbvc	r7, r1, #40, 12	; 0x2800000	
svcpl	0x003e2d29		
blpl	19a8a38 <__undef_stack+0x1891ed8>		
eorscs	r5, fp, r1, lsr sp		
rsbvc	r7, r1, #40, 12	; 0x2800000	
svcpl	0x003e2d29		
strbvs	r7, [r4, #-1139]!	; 0xfffffb8d	
sfmcc	f7, 4, [r0, #-456]!	; 0xfffffe38	
strtvc	r2, [r8], -r0, lsr #12		
sfmcs	f7, 4, [r9, #-388]!	; 0xfffffe7c	
cmpvc	pc, #62, 30	; 0xf8	
vldmdbpl	r2!, {d5-<overflow reg d55>}		
		; <UNDEFINED> instruction: 0x7628203b	
sfmcs	f7, 4, [r9, #-388]!	; 0xfffffe7c	
strbvc	r5, [r3, #-3902]!	; 0xfffff0c2	
mcrvs	2, 3, r7, cr5, cr2, {3}		
svcvs	0x006c5f74		
strbvs	r6, [ip, #-355]!	; 0xfffffe9d	
eorcs	r3, r0, #32, 26	; 0x800	
eorscs	r2, fp, r3, asr #4		
rsbvc	r7, r1, #40, 12	; 0x2800000	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
strbtvs	r6, [lr], #-370	; 0xfffffe8e	
stmdavc	r5!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^		
eorscs	r2, sp, r4, ror r0		
stmdacs	r0!, {r0, r4, r5, r8, r9, fp, ip, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
cdpvs	14, 5, cr3, cr15, cr13, {1}		
svcpl	0x002e7765		
mcrvs	5, 3, r6, cr5, cr2, {3}		
subsvc	r2, pc, #116, 28	; 0x740	
svcpl	0x002e3834		
strbtvs	r6, [r5], #-1395	; 0xfffffa8d	
subscs	r3, sp, fp, asr r0		
subspl	r2, pc, #61	; 0x3d	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
ldrbmi	r5, [r3, #-3896]	; 0xfffff0c8	
subscc	r4, pc, r5, asr #8		
		; <UNDEFINED> instruction: 0x7628203b	
sfmcs	f7, 4, [r9, #-388]!	; 0xfffffe7c	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
ldrbtcc	r5, [r2], #-3886	; 0xfffff0d2	
cmpvc	pc, #56, 28	; 0x380	
blpl	1925308 <__undef_stack+0x180e7a8>		
stccc	13, cr5, [r0, #-196]!	; 0xffffff3c	
cmpmi	r2, r0, lsr #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
strbmi	r5, [r5, #-863]	; 0xfffffca1	
blcc	c63a98 <__undef_stack+0xb4cf38>		
cmnvs	r6, r0, lsr #16		
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction: 0x77656e5f	
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}		
ldrbvs	r5, [r3, #-3886]!	; 0xfffff0d2	
subscc	r6, fp, #1694498816	; 0x65000000	
eorscs	r2, sp, sp, asr r0		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
strbmi	r4, [r5], #-1363	; 0xfffffaad	
eorscs	r3, fp, pc, asr r2		
rsbvc	r7, r1, #40, 12	; 0x2800000	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
mrccs	4, 1, r3, cr8, cr2, {3}		
ldclvs	13, cr6, [r5], #-380	; 0xfffffe84	
vldmdbpl	r0!, {d5-<overflow reg d62>}		
svcpl	0x00203d20		
strbmi	r4, [lr], #-338	; 0xfffffeae	
ldclmi	8, cr3, [pc, #-208]	; bd18 <SLCRlockKey+0x469d>	
svcpl	0x00544c55		
stmdacs	r0!, {r4, r5, r8, r9, fp, ip, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
cdpvs	14, 5, cr3, cr15, cr13, {1}		
svcpl	0x002e7765		
mcrvs	5, 3, r6, cr5, cr2, {3}		
subsvc	r2, pc, #116, 28	; 0x740	
svcpl	0x002e3834		
strbtvc	r7, [ip], #-1389	; 0xfffffa93	
subscs	r3, sp, fp, asr r1		
subspl	r2, pc, #61	; 0x3d	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
strbpl	r5, [sp, #-3896]	; 0xfffff0c8	
cmpcc	pc, ip, asr #8		
		; <UNDEFINED> instruction: 0x7628203b	
sfmcs	f7, 4, [r9, #-388]!	; 0xfffffe7c	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
ldrbtcc	r5, [r2], #-3886	; 0xfffff0d2	
ldclvs	14, cr2, [pc, #-224]	; bd5c <SLCRlockKey+0x46e1>	
blpl	1d27014 <__undef_stack+0x1c104b4>		
stccc	13, cr5, [r0, #-200]!	; 0xffffff38	
cmpmi	r2, r0, lsr #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
mrrcmi	13, 5, r4, r5, cr15		
blcc	ca3ba4 <__undef_stack+0xb8d044>		
cmnvs	r6, r0, lsr #16		
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction: 0x77656e5f	
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}		
strbtvs	r5, [r1], #-3886	; 0xfffff0d2	
eorscs	r2, sp, r4, rrx		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
blcc	111cf84 <__undef_stack+0x1006424>		
svcpl	0x00007d20		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
subspl	r5, r0, #268	; 0x10c	
cmppl	r5, r5, asr #4		
stcvs	15, cr5, [r8, #-380]!	; 0xfffffe84	
stmdbvs	sp!, {r0, r5, r6, sl, fp, sp}^		
svcpl	0x005f2029		
cmpmi	r5, #1136	; 0x470	
ldrbmi	r5, [r2, #-95]	; 0xffffffa1	
ldmdacs	r1, {r1, r4, r6, r8, sl, lr}^		
eorcs	r6, ip, sp, ror #2		
eoreq	r6, r9, sp, ror #18		
mcrrmi	9, 5, r4, pc, cr15		
teqcc	r0, r2, asr #12		
ldrbmi	r5, [pc], #-3840	; bebc <SLCRlockKey+0x4841>	
ldmdami	pc, {r1, r6, sl, fp, lr}^	; <UNPREDICTABLE>	
cmppl	pc, r1, asr #6		
strbpl	r4, [r5], #-2389	; 0xfffff6ab	
mcrmi	14, 2, r4, cr1, cr15, {2}		
teqcc	r0, pc, asr pc		
cmpvs	pc, #0, 30		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcvs	0x006f6c5f		
ldmdacs	r0!, {r0, r1, r3, r5, r6, r8, sl, ip, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00282820		
ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^		
subsvc	r6, pc, r0, ror r5	; <UNPREDICTABLE>	
svcpl	0x005f7274		
bvc	1a68ba4 <__undef_stack+0x1952044>		
stmdacs	r6!, {r0, r2, r5, r6, r8, r9, sl, fp, sp, lr}^		
svcpl	0x005b2222		
ldmdbcs	sp, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^		
stmdbvs	r8!, {r0, r3, r5, r8, r9, fp, ip, lr}		
stmdacs	r9!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdapl	r0, {r0, r2, r3, r4, r6, r8, fp, sp}		
svcpl	0x00474552		
eorscs	r5, r1, r3, asr #4		
eorseq	r7, r1, r3, ror #4		
mcrmi	7, 2, r5, cr9, cr15, {2}		
subscs	r5, r4, r4, asr pc		
ldrbpl	r5, [pc, #-3840]	; b02c <SLCRlockKey+0x39b1>	
subpl	r4, r6, #76, 24	; 0x4c00	
svcpl	0x00544341		
svcpl	0x004e494d		
mrccs	0, 1, r2, cr0, cr15, {2}		
cfstr64mi	mvdx5, [ip], {48}	; 0x30	
svcpl	0x005f0052		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
ldrbpl	r3, [pc], #-563	; bf50 <SLCRlockKey+0x48d5>	
svcpl	0x00455059		
mcrvs	0, 3, r2, cr9, cr15, {2}		
svcpl	0x005f0074		
blvs	18e7d10 <__undef_stack+0x17d11b0>		
stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^		
ldrbvs	r5, [r2, #-3956]!	; 0xfffff08c	
cmnvc	r2, #415236096	; 0x18c00000	
stmdacs	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^		
blvs	18e7d24 <__undef_stack+0x17d11c4>		
svcpl	0x00282029		
ldrbpl	r4, [r3], #-323	; 0xfffffebd	
stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbcs	r0!, {r2, r6, sp}		
strbpl	r4, [lr], #-2304	; 0xfffff700	
svcpl	0x00525450		
subcs	r4, lr, sp, asr #18		
svcpl	0x005f2d28		
subspl	r4, r4, r9, asr #28		
lfmmi	f5, 2, [pc, #-336]	; be4c <SLCRlockKey+0x47d1>	
svcpl	0x005f5841		
teqcc	r0, r0, lsr #26		
mcrrmi	0, 2, r0, r3, cr9		
movtpl	r4, #45903	; 0xb34f	
subpl	r5, r5, #95	; 0x5f	
movtmi	r5, #21343	; 0x535f	
mcrrmi	15, 2, r5, r3, cr0		
movtpl	r4, #45903	; 0xb34f	
subpl	r5, r5, #95	; 0x5f	
movtmi	r5, #21343	; 0x535f	
subspl	r0, r8, #95	; 0x5f	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
svcpl	0x004d4354		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r1, r4, r5, r9, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
ldmdapl	r5, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #59743	; 0xe95f	
cmpmi	r6, r4, asr pc		
svcpl	0x00544c55		
strbpl	r5, [r1], #-1107	; 0xfffffbad	
eorcs	r5, r0, #1409286145	; 0x54000001	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r5], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
eorscs	r2, r1, #44	; 0x2c	
ldrbpl	r5, [pc, #-3840]	; b130 <SLCRlockKey+0x3ab5>	
movtmi	r4, #12620	; 0x314c	
ldclmi	13, cr4, [pc, #-340]	; bee4 <SLCRlockKey+0x4869>	
svcpl	0x005f5841		
ldrbmi	r3, [r8], -r0, lsr #32		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
subpl	r4, r6, r6, asr #12		
ldrpl	r3, [r2, #-813]!	; 0xfffffcd3	
strvs	r4, [r0], -ip, asr #22		
ldrbvs	r6, [r0, #-3959]!	; 0xfffff089	
svcpl	0x005f286e		
blvs	1be7df0 <__undef_stack+0x1ad1290>		
svcpl	0x002c6569		
stmdbcs	lr!, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}^		
cdpvs	6, 7, cr6, cr5, cr0, {1}		
cdpvs	0, 6, cr7, cr5, cr15, {3}		
cmpvs	pc, #40, 30	; 0xa0	
stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^		
stmdacs	r0!, {r0, r2, r5, r6, sl, fp, sp}		
rsbscs	r6, r4, r9, ror #28		
stmdacs	r9!, {r3, r5, r9, fp, sp}		
ldccs	9, cr2, [r0], #-164	; 0xffffff5c	
ldrbvs	r5, [pc], -r0, lsr #30		
stmdacs	r0!, {r1, r2, r3, r5, r6, sl, fp, sp}		
cmnvc	pc, #102	; 0x66	
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}		
stmdbcs	r8!, {r1, r3, r5, r8, fp, sp}		
eorcs	r3, ip, r9, lsr #32		
strbtvc	r6, [lr], #-2344	; 0xfffff6d8	
stmdbcs	sl!, {r5, fp, sp}		
eorcc	r2, r9, r8, lsr #18		
cdpmi	0, 5, cr0, cr15, cr9, {1}		
subpl	r5, r8, #1325400064	; 0x4f000000	
eoreq	r5, r0, pc, asr #14		
svcpl	0x00545358		
strbmi	r4, [lr], #-334	; 0xfffffeb2	
stmdbmi	ip, {r0, r1, r2, r3, r4, r6, r8, lr}^		
strbmi	r4, [sp, #-3655]	; 0xfffff1b9	
ldrbmi	r5, [pc, #-1102]	; bc82 <SLCRlockKey+0x4607>	
subpl	r5, pc, #536870917	; 0x20000005	
ldrtcc	r3, [r4], #-288	; 0xfffffee0	
svcpl	0x00004c38		
svcvs	0x00647473		
subsvc	r7, pc, #1962934272	; 0x75000000	
eorcs	r7, r9, r8, lsr #16		
ldmdbcs	r8!, {r3, r5, fp, sp}^		
cmpvc	pc, #720	; 0x2d0	
strbvc	r6, [pc, #-1140]!	; bc80 <SLCRlockKey+0x4605>	
stmdapl	r0, {r2, r4, r5, r6, r8, fp, sp}		
ldrbpl	r5, [pc, #-848]	; bdac <SLCRlockKey+0x4731>	
subscc	r5, r4, r1, asr #4		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r0, lsr r0		
cmppl	r0, #0, 16		
stclmi	7, cr4, [r5, #-380]	; 0xfffffe84	
cmpmi	r7, r0, lsr pc		
ldmdbmi	pc, {r0, r1, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrcc	r2, [r5, #-68]!	; 0xffffffbc	
cmpmi	r0, r0, lsl #16		
subspl	r5, r3, r2, asr pc		
svcpl	0x00305f49		
strbcc	r5, [r9], #-2113	; 0xfffff7bf	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
eorseq	r2, r0, r2, asr r0		
mcrvs	15, 3, r5, cr9, cr15, {2}		
smcvs	26100	; 0x65f4	
ldrtcc	r7, [r6], #-1139	; 0xfffffb8d	
ldrbvs	r7, [pc], #-1119	; c158 <SLCRlockKey+0x4add>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
teqcc	r0, r5, ror #8		
subscs	r5, r3, r0, lsl #30		
eorseq	r3, r0, r0, lsr r1		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcmi	0x0052544e		
svcpl	0x00435f4c		
subscs	r4, r4, r2, asr #18		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, sl, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
subpl	r4, r3, #21248	; 0x5300	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
		; <UNDEFINED> instruction: 0x46464630	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, #284	; 0x11c	
teqvs	r0, #205520896	; 0xc400000	
eorseq	r3, r5, r2, ror r1		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, lr}^		
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r8, lsr r0		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
mcrmi	9, 2, r4, cr7, cr3, {2}		
cmppl	pc, #16640	; 0x4100	
subcs	r5, r5, r9, asr #20		
svcpl	0x00003432		
svcpl	0x00535953		
mcrmi	5, 2, r4, cr5, cr2, {2}		
svcpl	0x00485f54		
subspl	r0, r8, r0, lsr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc], #-1875	; c21c <SLCRlockKey+0x4ba1>	
subscc	r5, pc, r4, asr #4		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r1, lsr r0		
		; <UNDEFINED> instruction: 0x46003030	
ldrbmi	r5, [r3, #-3908]	; 0xfffff0bc	
bpl	1260f94 <__undef_stack+0x114a434>		
ldrtcc	r2, [r6], #-69	; 0xffffffbb	
cmpmi	pc, r0, lsl #30		
		; <UNDEFINED> instruction: 0x465f4d52	
ldrbpl	r4, [r4, #-325]	; 0xfffffebb	
cmppl	pc, #343932928	; 0x14800000	
teqcc	r0, r1, asr #8		
movtpl	r5, #12032	; 0x2f00	
ldrbpl	r5, [r0], #-3908	; 0xfffff0bc	
		; <UNDEFINED> instruction: 0x46494452	
svcpl	0x00545f46		
svcpl	0x005f0020		
cmpmi	r8, r7, asr r3		
subscs	r5, r4, r2, asr pc		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
ldrbpl	r5, [r2], #-339	; 0xfffffead	
movtpl	r4, #7519	; 0x1d5f	
eorcc	r2, r8, fp, asr #32		
stccc	6, cr4, [r0], #-480	; 0xfffffe20	
subspl	r2, r8, #60	; 0x3c	
ldclmi	7, cr4, [pc, #-276]	; c188 <SLCRlockKey+0x4b0d>	
subscc	r4, r2, r6, asr r6		
subspl	r5, r1, #2080374785	; 0x7c000001	
stmdbmi	r2, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdapl	r0, {r2, r4, r6, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
		; <UNDEFINED> instruction: 0x57554353	
subscc	r5, pc, r4, asr #8		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
cmpmi	pc, #0, 30		
ldrbpl	r5, [r3, #-3907]	; 0xfffff0bd	
subpl	r5, pc, #80	; 0x50	
svcpl	0x005f5354		
mrcmi	6, 2, r4, cr5, cr15, {2}		
subscs	r5, pc, r3, asr #30		
subspl	r0, r8, #49	; 0x31	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
svcmi	0x004d454d		
		; <UNDEFINED> instruction: 0x465f5952	
ldrbpl	r4, [r4, #-325]	; 0xfffffebb	
cmpcc	pc, #343932928	; 0x14800000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #2		
		; <UNDEFINED> instruction: 0x46002237	
movtpl	r5, #40772	; 0x9f44	
ldmdacs	r4, {r0, r1, r4, r6, r8, sl, lr}^		
ldmdbcs	r0!, {r1, r2, r3, r5, r6, sl, fp, sp}^		
eorvc	r2, r8, r0, lsr #16		
ldrtvs	r2, [lr], -r9, lsr #26		
subsvs	r7, pc, #100, 6	; 0x90000001	
blpl	1ce94d8 <__undef_stack+0x1bd2978>		
svccs	0x00296e28		
submi	r4, r4, #81788928	; 0x4e00000	
cfldrdpl	mvd5, [r3, #-292]	; 0xfffffedc	
stmdacs	r0!, {r5, r9, sl, sp}		
stccc	12, cr4, [r0], #-196	; 0xffffff3c	
stmdacs	r8!, {r2, r3, r4, r5, sp}		
strcs	r2, [r0, #-2414]!	; 0xfffff692	
strbmi	r4, [r6], #-3616	; 0xfffff1e0	
cmppl	r4, #1081344	; 0x108000	
eoreq	r2, r9, r9, lsr #18		
svcpl	0x00755f5f		
rsbvc	r6, r1, #6488064	; 0x630000	
		; <UNDEFINED> instruction: 0x6665645f	
strbtvs	r6, [r5], #-3689	; 0xfffff197	
subspl	r0, r8, r0, lsr #32		
subspl	r5, pc, r1, asr #4		
ldmdbmi	pc, {r0, r1, r4, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>	
svcpl	0x0043544e		
ldrbpl	r4, [r3], #-2372	; 0xfffff6bc	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
		; <UNDEFINED> instruction: 0x46464631	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
ldrbmi	r4, [r4, #-3663]	; 0xfffff1b1	
ldmdbmi	pc, {r3, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
eorvc	r2, r2, r4, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
teqvs	r0, #48, 24	; 0x3000	
eorcs	r3, ip, r1, lsr r3		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #2		
svcpl	0x00535058		
subcc	r4, sp, r7, asr #10		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r2, r4, r5, sl, ip, sp}		
		; <UNDEFINED> instruction: 0x465f5453	
strbpl	r5, [r2, #-3922]	; 0xfffff0ae	
svcmi	0x004c5f46		
strbmi	r4, [r5], #-2883	; 0xfffff4bd	
eorscc	r3, r4, r0, lsr #2		
subspl	r0, r8, r2, lsr r0		
subspl	r5, r3, r3, asr pc		
subsmi	r3, pc, #1073741842	; 0x40000012	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r7, r0, lsr r0		
movwmi	r3, #48	; 0x30	
blmi	10e0148 <__undef_stack+0xfc95e8>		
cmpmi	r5, pc, asr r2		
cfstrdmi	mvd5, [r9, #-304]	; 0xfffffed0	
teqvs	r8, #69	; 0x45	
blvs	18e81d8 <__undef_stack+0x17d1678>		
ldrbvc	r6, [pc], #-1129	; c42c <SLCRlockKey+0x4db1>	
svcpl	0x00003129		
movtmi	r4, #21599	; 0x545f	
cfldrdmi	mvd3, [pc, #-216]	; c360 <SLCRlockKey+0x4ce5>	
svcpl	0x005f4e49		
stfcse	f3, [r5, #-128]	; 0xffffff80	
ldrtmi	r3, [r3], #-2099	; 0xfffff7cd	
cmnvc	r9, #68	; 0x44	
eorcs	r2, r9, r2, ror #16		
cmnvc	r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x005f656c		
stmdbvs	r2!, {r5, fp, sp}		
eorcs	r6, r2, r3, ror r2		
eorscs	r2, sl, sl, lsr r0		
stcvs	0, cr2, [r2, #-232]!	; 0xffffff18	
rsbvc	r6, pc, #6464	; 0x1940	
eoreq	r2, r9, r9, ror r2		
mcrmi	15, 2, r5, cr9, cr15, {2}		
svcpl	0x00363154		
stmdbcs	r3!, {r0, r1, r6, fp, sp}^		
movwpl	r6, #800	; 0x320	
cmpmi	pc, r9, asr #14		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, lr}^		
stmdbmi	sp, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
stccs	0, cr2, [r8, #-312]!	; 0xfffffec8	
ldrbpl	r5, [r3], #-3935	; 0xfffff0a1	
strbpl	r4, [lr], #-2372	; 0xfffff6bc	
subspl	r4, r8, pc, asr r5		
strbpl	r4, [lr], #-2344	; 0xfffff6d8	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcs	r2, sp, r9, lsr #32		
smladxpl	r0, r1, r9, r2		
subpl	r4, r1, #4390912	; 0x430000	
mcrmi	13, 2, r4, cr9, cr15, {2}		
ldrbpl	r5, [pc, -r0, lsr #30]		
subpl	r4, r1, #4390912	; 0x430000	
mcrmi	13, 2, r4, cr9, cr15, {2}		
svcpl	0x00005f5f		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
		; <UNDEFINED> instruction: 0x665f6574	
cmnvs	sp, pc, ror #4		
ldrbtvc	r5, [r3], #-3956	; 0xfffff08c	
svcvs	0x006d6672		
ldmdacs	pc, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
stmdbcs	r2!, {r0, r5, r6, sl, fp, sp}^		
subspl	r0, r8, r0, lsr #32		
cmppl	pc, #268435460	; 0x10000004	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r5, r4, lsr r1		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
stmdapl	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r5, [r1, #-3913]	; 0xfffff0b7	
cmppl	pc, #1090519040	; 0x41000000	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
subpl	r5, r9, pc, asr r8		
strbmi	r4, [pc], #-3423	; c528 <SLCRlockKey+0x4ead>	
eorseq	r2, r0, r5, asr #32		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction: 0x464f455a	
svcmi	0x0048535f		
svcpl	0x005f5452		
stmdapl	r0, {r5, r9, ip, sp}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
cmpcc	pc, r0, asr r3	; <UNPREDICTABLE>	
svcmi	0x004c435f		
ldmdami	pc, {r0, r1, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>	
subspl	r2, r8, sl, asr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
svcpl	0x00315f53		
svcpl	0x00435454		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subseq	r4, sl, pc, asr r8		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r2, pc, asr r3		
rsbvc	r2, r3, #52	; 0x34	
strpl	r3, [r0, #-1073]	; 0xfffffbcf	
subspl	r4, r4, r9, asr #28		
lfmmi	f5, 2, [pc, #-336]	; c43c <SLCRlockKey+0x4dc1>	
svcpl	0x00205841		
mcrmi	5, 2, r5, cr9, cr15, {2}		
subspl	r5, r4, #84	; 0x54	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x0038544e		
subscs	r4, r8, sp, asr #2		
mcrmi	15, 2, r5, cr9, cr15, {2}		
ldclmi	8, cr3, [pc, #-336]	; c460 <SLCRlockKey+0x4de5>	
svcpl	0x005f5841		
ldmdavs	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00657661		
strbvs	r6, [lr, -ip, ror #30]!		
teqcc	r0, r3, lsr r2		
rsbsvc	r7, r4, #0, 6		
uqsub16vs	r6, r4, r4		
rsbsvc	r7, r4, #32, 6	; 0x80000000	
rsbeq	r6, r6, r4, ror pc		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
cfldr64mi	mvdx6, [r4], #-332	; 0xfffffeb4	
rsbpl	r6, r4, #-1073741797	; 0xc000001b	
eormi	r6, r8, #26476544	; 0x1940000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
strtpl	r7, [ip], #-883	; 0xfffffc8d	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
cfldr64cs	mvdx6, [r2], #-392	; 0xfffffe78	
stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
rsbvc	r7, r5, #1929379840	; 0x73000000	
strbvc	r6, [ip, #-342]!	; 0xfffffeaa	
stmdapl	r0!, {r0, r2, r5, r6, r8, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
		; <UNDEFINED> instruction: 0x575f7274	
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
stmdapl	r0!, {r0, r3, r5, sl, fp, sp}		
ldrbpl	r4, [pc], #-852	; c644 <SLCRlockKey+0x4fc9>	
svcmi	0x005f524c		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
stmdacs	r0!, {r2, r4, r6, sl, fp, sp}		
stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
rsbvc	r7, r5, #1929379840	; 0x73000000	
strbvc	r6, [ip, #-342]!	; 0xfffffeaa	
eoreq	r2, r9, r5, ror #18		
subpl	r5, r1, #88	; 0x58	
subspl	r5, r3, pc, asr r8		
svcpl	0x00535049		
mcrmi	15, 2, r5, cr9, cr1, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
cmppl	pc, #80, 6	; 0x40000001	
svcpl	0x00314950		
svcpl	0x00544e49		
svcpl	0x00004449		
submi	r5, sp, #2080374785	; 0x7c000001	
ldmdavc	r0!, {r1, r2, r6, sp}		
eorscc	r3, r8, r0, lsr r0		
cmppl	r0, #0, 16		
		; <UNDEFINED> instruction: 0x4750465f	
svcpl	0x00313141		
svcpl	0x00544e49		
stmdacc	r0!, {r0, r3, r6, sl, lr}		
subspl	r0, r8, #55	; 0x37	
cmpmi	pc, #18087936	; 0x1140000	
teqvs	r0, #536870917	; 0x20000005	
stmdapl	r0, {r1, r4, r5, r6, r9, ip, sp}		
svcpl	0x00524150		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x00305f52		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r4, r0, r8, lsr r6		
subeq	r3, r6, r6, lsr r1		
mrrcmi	15, 5, r5, r5, cr15	; <UNPREDICTABLE>	
movtmi	r5, #4678	; 0x1246	
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
ldrpl	r2, [r0, #-3632]!	; 0xfffff1d0	
svcpl	0x0000524c		
mcrmi	5, 2, r4, cr5, cr2, {2}		
cmpmi	r7, #84, 30	; 0x150	
cfstrdmi	mvd5, [pc, #-328]	; c5b4 <SLCRlockKey+0x4f39>	
ldrbpl	r5, [r3], #-3906	; 0xfffff0be	
stmdacs	r5, {r0, r6, sl, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
cmnvs	r7, #46, 30	; 0xb8	
cfstrdvs	mvd7, [pc, #-456]!	; c55c <SLCRlockKey+0x4ee1>	
ldrbtvc	r5, [r3], #-3938	; 0xfffff09e	
stmdbcs	r5!, {r0, r5, r6, sl, ip, sp, lr}^		
subsmi	r5, pc, #0, 30		
cdpmi	7, 4, cr4, cr9, cr5, {2}		
movtmi	r4, #21599	; 0x545f	
eoreq	r5, r0, ip, asr #6		
svcpl	0x00535058		
ldrbmi	r4, [r2, #-3907]	; 0xfffff0bd	
subpl	r5, r1, #95	; 0x5f	
cmpcc	r9, r9, asr #8		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r1, r4, r5, r8, r9, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
ldrbmi	r3, [pc], #-351	; c768 <SLCRlockKey+0x50ed>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
strpl	r3, [r0, #-32]	; 0xffffffe0	
svcpl	0x00545241		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrtcc	r5, [r6], #-1102	; 0xfffffbb2	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
teqcc	r0, pc, asr pc		
		; <UNDEFINED> instruction: 0x36343438	
eorscc	r3, r4, r7, lsr r4		
eorscc	r3, r7, r7, lsr r3		
teqcc	r5, r9, lsr r5		
ldrpl	r3, [r5, #-310]!	; 0xfffffeca	
svcpl	0x00004c4c		
mcrmi	5, 2, r4, cr5, cr2, {2}		
ldclmi	15, cr5, [r3, #-336]	; 0xfffffeb0	
svcpl	0x004c4c41		
movtmi	r4, #22595	; 0x5843	
cdpmi	15, 4, cr5, cr9, cr11, {2}		
eorvc	r5, r8, r9, asr #8		
eorcs	r7, r9, r4, ror r2		
cdpvs	15, 5, cr5, cr15, cr0, {0}		
svcpl	0x00646565		
strbtvc	r6, [lr], #-2423	; 0xfffff689	
eoreq	r7, r0, pc, asr r4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r2, pc, asr r3		
rsbvc	r2, r3, #51	; 0x33	
stmdapl	r0, {r0, r4, r5, r8, r9, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
ldmdami	pc, {r0, r1, r2, r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
		; <UNDEFINED> instruction: 0x46313030	
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00464950		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
cmppl	pc, #281018368	; 0x10c00000	
ldrbpl	r4, [r4, #-340]	; 0xfffffeac	
subpl	r5, r5, #332	; 0x14c	
subscs	r4, r2, r2, asr pc		
ldcmi	3, cr3, [r3], #-212	; 0xffffff2c	
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8, #-3922]	; 0xfffff0ae	
subpl	r4, r3, sp, asr #2		
svcpl	0x00305f53		
strbpl	r4, [r5], #-3653	; 0xfffff1bb	
movtmi	r5, #50015	; 0xc35f	
eorscc	r5, r1, r2, asr pc		
subvs	r3, sp, #48	; 0x30	
ldrbmi	r7, [pc], #-880	; c850 <SLCRlockKey+0x51d5>	
eorscs	r5, r0, r9, asr #12		
ldrbpl	r0, [pc], #-56	; c858 <SLCRlockKey+0x51dd>	
bpl	12615d8 <__undef_stack+0x114aa78>		
stmdapl	r0, {r0, r2, r6, sp}		
svcpl	0x00474552		
subpl	r5, r6, #80740352	; 0x4d00000	
subspl	r5, r3, r0, lsr pc		
movtpl	r4, #7519	; 0x1d5f	
eorcc	r2, r8, fp, asr #32		
stccc	6, cr4, [r0], #-480	; 0xfffffe20	
subspl	r2, r8, #60	; 0x3c	
ldclmi	7, cr4, [pc, #-276]	; c76c <SLCRlockKey+0x50f1>	
subscc	r4, r2, r6, asr r6		
svcpl	0x0050535f		
ldmdbcs	r4, {r1, r6, r8, fp, lr}^		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
mcrrmi	15, 3, r5, r7, cr7		
sfmmi	f4, 2, [r1], {79}	; 0x4f	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x00305f52		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46384678	
		; <UNDEFINED> instruction: 0x46323030	
subspl	r0, r8, r6, asr #32		
ldrbmi	r4, [r5], #-1363	; 0xfffffaad	
movtpl	r5, #8015	; 0x1f4f	
movtmi	r5, #32589	; 0x7f4d	
subcs	r5, r8, r3, asr #30		
cmpmi	r0, r0, lsl #16		
cmpmi	r3, #328	; 0x148	
movtmi	r4, #38741	; 0x9755	
movtpl	r4, #37983	; 0x945f	
cmpmi	r2, r4, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
stmdacs	r0!, {r2, r6, r9, ip, lr}		
svcpl	0x00535058		
svcpl	0x00554353		
ldmdbmi	r2, {r4, r6, r8, sl, lr}^		
subsmi	r4, pc, #80, 16	; 0x500000	
subcs	r5, r5, r1, asr #6		
ldmdavc	r0!, {r0, r1, r3, r5, sp}		
eorscc	r3, r0, r1, lsr r0		
svcpl	0x005f0029		
cmpmi	r2, r3, asr r6		
ldrbmi	r5, [pc, #-1091]	; c4d1 <SLCRlockKey+0x4e56>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
cmncc	r8, r0, lsr #32		
ldmdami	r7!, {r4, r6, r8, sl, fp, sp}		
svcpl	0x005f0052		
cfstrdmi	mvd5, [pc, #-260]	; c828 <SLCRlockKey+0x51ad>	
cmpmi	pc, #603979777	; 0x24000001	
ldrbpl	r4, [r3, #-3663]	; 0xfffff1b1	
teqcc	r0, sp, asr #10		
cmpmi	r0, r0, lsl #16		
cmpmi	r6, r2, asr pc		
movtmi	r5, #37442	; 0x9242	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
cmpmi	r5, pc, asr r1		
subspl	r5, r3, r4, asr #30		
svcpl	0x00305f49		
ldmdbmi	r2!, {r0, r3, r6, ip, lr}		
svcpl	0x0043544e		
ldrbpl	r5, [r0], #-585	; 0xfffffdb7	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
teqcc	r6, r2, asr r0		
ldrbpl	r5, [pc, -r0, lsl #30]		
svcpl	0x00544e49		
svcpl	0x0058414d		
eorscc	r2, r4, #95	; 0x5f	
		; <UNDEFINED> instruction: 0x36393439	
ldrcc	r3, [r9, #-567]!	; 0xfffffdc9	
svcpl	0x005f0055		
svcpl	0x00544c46		
svcpl	0x004e494d		
mrccs	0, 1, r2, cr1, cr15, {2}		
ldrtcc	r3, [r5], #-1841	; 0xfffff8cf	
ldrcc	r3, [r3, #-1081]!	; 0xfffffbc7	
eorscc	r3, r2, #48, 16	; 0x300000	
ldrcc	r3, [r7, #-2098]!	; 0xfffff7ce	
ldmdacc	r3!, {r0, r2, r5, r6, r8, sl, fp, sp}		
svcpl	0x005f0046		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00363154		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
teqvc	r0, #380	; 0x17c	
ldrbtvc	r6, [r2], #-3944	; 0xfffff098	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	sp, pc, asr r5		
strbpl	r5, [pc, #-3907]	; ba8d <SLCRlockKey+0x4412>	
		; <UNDEFINED> instruction: 0x464f5f54	
		; <UNDEFINED> instruction: 0x4655425f	
cmppl	r2, #293601280	; 0x11800000	
eorscc	r3, r0, r0, lsr #2		
svcpl	0x00004c35		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
svcpl	0x0058414d		
svcpl	0x0058414d		
eorscc	r2, r9, #95	; 0x5f	
		; <UNDEFINED> instruction: 0x37333332	
		; <UNDEFINED> instruction: 0x36333032	
		; <UNDEFINED> instruction: 0x37343538	
eorscc	r3, r8, r7, lsr r5		
subeq	r4, ip, r7, lsr ip		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
ldrcc	r2, [r1, #-53]!	; 0xffffffcb	
strbpl	r4, [lr], #-2304	; 0xfffff700	
lfmmi	f3, 2, [pc, #-204]	; c950 <SLCRlockKey+0x52d5>	
svcpl	0x00205841		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
lfmmi	f3, 2, [pc, #-204]	; c95c <SLCRlockKey+0x52e1>	
svcpl	0x005f5841		
cmnvc	pc, #0, 8		
mcrvs	2, 3, r7, cr9, cr4, {3}		
ldmdbcs	r3!, {r0, r1, r2, r5, r6, fp, sp}^		
rsbseq	r2, r3, r0, lsr #6		
cmppl	r5, #380	; 0x17c	
movtmi	r5, #4678	; 0x1246	
submi	r5, r6, #84, 30	; 0x150	
svcpl	0x005f5449		
movwvs	r3, #2080	; 0x820	
strbvs	r7, [r9, #-880]!	; 0xfffffc90	
eorcs	r2, r9, r9, ror #16		
cmnvc	r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x005f656c		
rsbvc	r2, r3, r8, lsr #4		
stmdbeq	r5!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^		
rsbcs	r5, lr, #26880	; 0x6900	
subspl	r0, r8, r9, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x47554353	
cdpmi	3, 5, cr4, cr15, cr9, {2}		
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r4, lr, asr #6		
movtpl	r4, #21326	; 0x534e	
stmdapl	r0, {r5, r8, ip, sp}		
ldrbpl	r5, [pc, #-1107]	; c649 <SLCRlockKey+0x4fce>	
svcpl	0x00545241		
ldrbpl	r4, [r3], #-1364	; 0xfffffaac	
stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
eorscc	r2, r1, ip, asr #32		
subeq	r3, ip, r5, lsr r4		
cmnvc	r9, #112, 16	; 0x700000	
rsbscs	r6, r2, r1, ror #8		
cmnvc	r9, #112, 16	; 0x700000	
svcpl	0x00726461		
mcrmi	0, 2, r0, cr9, cr4, {3}		
cmpmi	r6, r4, asr pc		
svcpl	0x00385453		
subcs	r4, lr, sp, asr #18		
svcpl	0x005f2d28		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
cmpmi	sp, r8, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldmdbcs	r1!, {r0, r2, r3, r5, sp}		
ldrbpl	r5, [pc, #-3840]	; bbec <SLCRlockKey+0x4571>	
movtmi	r4, #12627	; 0x3153	
ldclmi	13, cr4, [pc, #-340]	; c9a0 <SLCRlockKey+0x5325>	
svcpl	0x005f4e49		
eorcc	r3, lr, r0, lsr #32		
subeq	r4, fp, r5, asr r8		
ldmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0072656d		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
svcpl	0x00002064		
		; <UNDEFINED> instruction: 0x464c4c5f	
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x00003336		
subpl	r5, r5, #99614720	; 0x5f00000	
mcrmi	9, 2, r4, cr15, cr3, {2}		
eorcs	r5, r0, #380	; 0x17c	
mrccs	14, 1, r2, cr9, cr4, {1}		
svcpl	0x00002231		
bpl	12618bc <__undef_stack+0x114ad5c>		
svcpl	0x00464f45		
ldrbmi	r5, [r2], #-1104	; 0xfffffbb0	
svcpl	0x00464649		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x005f0034		
ldrbtvc	r6, [r3], #-1394	; 0xfffffa8e	
strbtvc	r6, [r3], #-2418	; 0xfffff68e	
cmppl	pc, #32		
mcrmi	15, 2, r5, cr9, cr4, {2}		
eorseq	r3, r2, r4, asr r3		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
svcpl	0x004d554e		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
strbmi	r4, [r3, #-3649]	; 0xfffff1bf	
eorseq	r2, r3, r3, asr r0		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, lr}^		
cmppl	pc, #-1073741801	; 0xc0000017	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r9, lsr r0		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #1073741843	; 0x40000013	
ldmdami	pc, {r0, r1, r2, r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
		; <UNDEFINED> instruction: 0x46333030	
svcpl	0x00004646		
subspl	r5, r4, #1090519040	; 0x41000000	
ldrbpl	r4, [r5], #-585	; 0xfffffdb7	
strbtvc	r2, [r1], #-2117	; 0xfffff7bb	
ldmdbcs	r3!, {r2, r4, r5, r6, r9, ip, sp, lr}^		
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
stmdapl	r0, {r0, r1, r4, r5, r6, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
		; <UNDEFINED> instruction: 0x47554353	
subscc	r4, pc, r9, asr #6		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
		; <UNDEFINED> instruction: 0x46463130	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
movtmi	r5, #21087	; 0x525f	
subpl	r5, r5, #344	; 0x158	
subscs	r4, r2, r2, asr pc		
subeq	r3, ip, r2, lsr r7		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
cmpmi	r5, pc, asr r1		
subspl	r5, r3, r4, asr #30		
svcpl	0x00305f49		
svcpl	0x00495053		
		; <UNDEFINED> instruction: 0x56414c53	
cdpmi	15, 4, cr5, cr15, cr5, {2}		
eorcc	r5, r0, ip, asr #18		
cmpmi	r6, r0, lsl #30		
movtpl	r4, #40031	; 0x9c5f	
svcpl	0x00545f54		
stmdapl	r0, {r3, r6, sp}		
svcpl	0x00524150		
movtmi	r5, #50008	; 0xc358	
svcpl	0x00305f52		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
cmppl	r0, #32, 16	; 0x200000	
cmppl	r9, #2080374785	; 0x7c000001	
subspl	r4, r4, #2080374785	; 0x7c000001	
cmpmi	r2, ip, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
stmdapl	r0, {r2, r6, r9, ip, lr}		
ldrbmi	r5, [pc], #-1107	; cc94 <SLCRlockKey+0x5619>	
ldrbmi	r4, [pc, #-333]	; cb4b <SLCRlockKey+0x54d0>	
subpl	r5, pc, #536870917	; 0x20000005	
subeq	r3, ip, r0, lsr #18		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
ldrbmi	r5, [pc, #-596]	; ca5c <SLCRlockKey+0x53e1>	
stfmie	f4, [r2], {78}	; 0x4e	
mcrrmi	15, 4, r5, r3, cr5		
eorvc	r2, r2, r2, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #18		
ldfcss	f3, [r4], #-396	; 0xfffffe74	
eoreq	r3, r2, r0, lsr #4		
movtmi	r5, #8031	; 0x1f5f	
svcpl	0x004d5543		
svcpl	0x004e494d		
stccs	0, cr2, [r8, #-380]!	; 0xfffffe84	
eorspl	r5, r1, r0, lsr r8		
cfstr64cs	mvdx3, [fp, #-196]	; 0xffffff3c	
eorspl	r5, r1, r0, lsr r8		
stmdbcs	fp, {r0, r4, r5, r8, sl, ip, sp}^		
ldrbpl	r5, [pc, #-3840]	; bdf8 <SLCRlockKey+0x477d>	
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00323354		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
stcvs	15, cr5, [r0], #-380	; 0xfffffe84	
rsbcs	r6, r7, pc, ror #28		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
ldrbpl	r5, [pc, #-3840]	; be20 <SLCRlockKey+0x47a5>	
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00363154		
svcpl	0x0058414d		
ldrcc	r2, [r6, #-95]!	; 0xffffffa1	
eorseq	r3, r5, r5, lsr r3		
subpl	r5, r1, #88	; 0x58	
cmppl	r1, #6225920	; 0x5f0000	
cmppl	r0, #80, 18	; 0x140000	
ldmdami	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
		; <UNDEFINED> instruction: 0x46443030	
svcpl	0x00004646		
cfstrdmi	mvd4, [r2], {95}	; 0x5f	
mcrmi	13, 2, r4, cr9, cr15, {2}		
subspl	r4, r8, pc, asr r5		
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
eorscc	r3, r0, #1073741835	; 0x4000000b	
svcpl	0x00002931		
rsbsvc	r6, r8, pc, asr r5		
ldrbvs	r7, [r4, #-623]!	; 0xfffffd91	
svcpl	0x005f2064		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbvc	r5, [pc], -r8, lsr #30		
rsbvs	r7, r9, #-1543503871	; 0xa4000001	
strbtvc	r6, [r9], #-3177	; 0xfffff397	
ldmdacs	pc, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
strbtvs	r6, [r5], -r2, lsr #8		
strbtvc	r7, [ip], #-1377	; 0xfffffa9f	
stmdbcs	r9!, {r1, r5, r8, fp, sp}		
cmpmi	r4, #0, 16		
subspl	r4, r3, #2080374785	; 0x7c000001	
cmpmi	lr, pc, asr r5		
svcpl	0x00454c42		
svcpl	0x00524d54		
blmi	14dd2f4 <__undef_stack+0x13c6794>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r8		
svcpl	0x00545358		
svcpl	0x00434949		
strbmi	r4, [lr, #-1351]	; 0xfffffab9	
svcpl	0x004c4152		
stfmie	f4, [ip], {67}	; 0x43	
strbmi	r4, [r4], #-351	; 0xfffffea1	
cmppl	r3, #343932928	; 0x14800000	
ldrcc	r3, [r0, -r0, lsr #2]!		
subspl	r0, r8, r8, lsr r0		
subspl	r5, pc, r1, asr #4		
ldrbpl	r3, [pc], #-1875	; cdf8 <SLCRlockKey+0x577d>	
subscc	r4, pc, r4, asr r3	; <UNPREDICTABLE>	
cmpmi	r4, #1593835520	; 0x5f000000	
blmi	131db80 <__undef_stack+0x1207020>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	1224b50 <__undef_stack+0x110dff0>		
teqcc	r1, r0, lsr #2		
teqcc	r1, r1, lsr r1		
stmdapl	r0, {r0, r4, r5, r8, sl, ip, sp}		
ldrbmi	r5, [pc], #-1107	; ce1c <SLCRlockKey+0x57a1>	
movtmi	r5, #38469	; 0x9645	
strbpl	r5, [r2, #-3909]	; 0xfffff0bb	
eorcc	r5, r0, #1359872	; 0x14c000	
stmdapl	r0, {r0, r4, r5, sl, fp, lr}		
svcpl	0x00524150		
subpl	r5, r1, #88, 10	; 0x16000000	
svcpl	0x00535054		
svcpl	0x004d554e		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
strbmi	r4, [r3, #-3649]	; 0xfffff1bf	
eorseq	r2, r1, r3, asr r0		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00343654		
subcs	r4, lr, sp, asr #18		
svcpl	0x005f2d28		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00343654		
svcpl	0x0058414d		
eorcs	r2, sp, pc, asr r0		
stmdapl	r0, {r0, r4, r5, r8, fp, sp}		
svcpl	0x00524150		
subspl	r5, r3, r8, asr r1		
svcpl	0x00535049		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subspl	r5, r3, pc, asr r1		
svcpl	0x00305f49		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, #68	; 0x44	
cmpmi	pc, #18087936	; 0x1140000	
teqvs	r0, #1207959553	; 0x48000001	
stmdapl	r0, {r1, r4, r5, r6, r8, r9, ip, sp}		
svcpl	0x00474552		
eorscs	r5, r8, r3, asr #4		
eorseq	r7, r8, r3, ror #4		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
cmpmi	r2, r1, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r1		
svcpl	0x005f0034		
cmppl	pc, #201326593	; 0xc000001	
svcmi	0x00505055		
svcpl	0x00535452		
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
teqcc	r0, pc, asr pc		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
subspl	r4, r4, #1264	; 0x4f0	
cmpmi	pc, pc, asr #24		
strbpl	r4, [r9], #-607	; 0xfffffda1	
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r2, r0, lsr r0		
movtmi	r5, #16223	; 0x3f5f	
subspl	r5, r5, pc, asr r3		
ldrbpl	r4, [r2], #-3920	; 0xfffff0b0	
stmdbpl	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	sp, {r1, r2, r3, r6, r8, lr}^		
subpl	r5, r1, #268	; 0x10c	
svcpl	0x00594152		
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
strbmi	r5, [r8, #-1093]	; 0xfffffbbb	
strbpl	r4, [r5], #-3666	; 0xfffff1ae	
ldrbmi	r3, [pc], #-95	; cf58 <SLCRlockKey+0x58dd>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
stmdapl	r0, {r5, ip, sp}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r5, [r3], #-3923	; 0xfffff0ad	
ldrbmi	r5, [r4, #-577]	; 0xfffffdbf	
teqcc	r2, #68	; 0x44	
cmppl	r8, #76	; 0x4c	
mcrrmi	15, 5, r5, r6, cr4		
svcpl	0x00485341		
strbmi	r4, [r9, -r1, asr #24]		
cdpmi	13, 4, cr4, cr5, cr14, {2}		
subpl	r5, r5, #84, 30	; 0x150	
subscs	r4, r2, r2, asr pc		
		; <UNDEFINED> instruction: 0x36333131	
svcpl	0x005f004c		
cfstrdmi	mvd4, [r2], {76}	; 0x4c	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
svcpl	0x0030315f		
svcpl	0x00505845		
eorscc	r2, r3, pc, asr r0		
subspl	r0, r8, r8, lsr r0		
svcmi	0x00495f53		
svcpl	0x00535f55		
strbpl	r5, [r9], #-1875	; 0xfffff8ad	
subsmi	r4, pc, #4390912	; 0x430000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r4		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
mcrmi	4, 2, r4, cr15, cr15, {2}		
cdpmi	15, 4, cr5, cr9, cr5, {2}		
ldrbcc	r5, [pc, #-596]	; cd98 <SLCRlockKey+0x571d>	
cmppl	r0, #32, 16	; 0x200000	
cmpmi	sp, pc, asr r4		
mcrmi	15, 2, r5, cr9, cr5, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmpmi	pc, r0, lsl #30		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
		; <UNDEFINED> instruction: 0x46463758	
strbmi	r4, [r6], -r6, asr #12		
teqcc	sp, r6, asr #32		
svcpl	0x00004b35		
subpl	r4, sp, pc, asr r9		
subscs	r5, r4, pc, asr #4		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8, #-3922]	; 0xfffff0ae	
subpl	r4, r3, sp, asr #2		
svcpl	0x00305f53		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorsmi	r3, r0, #48	; 0x30	
subeq	r4, r6, r6, asr #12		
svcpl	0x00545358		
strbmi	r5, [r9], -r9, asr #32		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
ldrbmi	r4, [pc, #-1097]	; cc13 <SLCRlockKey+0x5598>	
subpl	r5, pc, #536870917	; 0x20000005	
eorscc	r3, r4, r0, lsr #10		
svcpl	0x005f004c		
ldrbcc	r4, [r4], -r9, asr #28		
ldmdbpl	r4, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
svcvs	0x006c2067		
stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}		
stmdapl	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
svcmi	0x005f5350		
cdpmi	13, 4, cr4, cr9, cr3, {2}		
ldmdbmi	pc, {r2, r4, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrcc	r2, [r3, #-68]!	; 0xffffffbc	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r1, r4, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc, #-338]	; cf56 <SLCRlockKey+0x58db>	
stfmie	f4, [r2], {78}	; 0x4e	
ldmdavc	r0!, {r0, r2, r6, sp}		
stmdapl	r0, {r3, r4, r5, ip, sp}		
		; <UNDEFINED> instruction: 0x465f5350	
stmdbcc	r1, {r4, r6, r8, r9, sl, lr}^		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003538		
svcpl	0x0041545f		
strbpl	r4, [r9], #-582	; 0xfffffdba	
qsaxcc	r5, r0, pc	; <UNPREDICTABLE>	
svcpl	0x005f0033		
movtcc	r4, #13636	; 0x3544	
cmpmi	sp, r2, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldmdbcc	r9!, {r0, r3, r4, r5, r9, sl, fp, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldrtmi	r3, [r6], #-2373	; 0xfffff6bb	
subspl	r0, r8, r6, asr #32		
subspl	r5, pc, r1, asr #4		
ldmdbmi	pc, {r0, r1, r4, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>	
svcpl	0x0043544e		
ldrbpl	r4, [r3], #-2372	; 0xfffff6bc	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
eorscc	r3, r0, r1, lsr r0		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
cmpmi	ip, pc, asr r3		
cfldr64mi	mvdx4, [pc, #-344]	; cfd8 <SLCRlockKey+0x595d>	
svcpl	0x0045444f		
ldfmie	f4, [r5], {70}	; 0x46	
teqcc	r1, r4, asr r0		
svcpl	0x00003935		
svcpl	0x00534d5f		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
subseq	r5, pc, r3, ror pc	; <UNPREDICTABLE>	
cmnvs	sp, pc, asr pc		
cmnvs	pc, #108, 24	; 0x6c00	
blvs	1a682d4 <__undef_stack+0x1951774>		
svcpl	0x005f2065		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldclvs	15, cr5, [pc, #-160]	; d0cc <SLCRlockKey+0x5a51>	
svcvs	0x006c6c61		
ldmdbcs	pc, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0029		
strbtvc	r6, [lr], #-2399	; 0xfffff6a1	
rsbsvc	r7, r4, #95	; 0x5f	
strbtvs	r6, [r6], -r4, ror #18		
ldmdavs	pc, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0020		
blvs	18e8f40 <__undef_stack+0x17d23e0>		
ldmdbvc	r2!, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}^		
cmnvc	r3, pc, asr r1		
ldrbvs	r6, [r2, #-2421]!	; 0xfffff68b	
cmnvs	r5, #-268435451	; 0xf0000005	
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, ip, sp, lr}^		
cfstr32vs	mvfx6, [r8], #-472	; 0xfffffe28	
stmdbcs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
cmpmi	pc, #32, 16	; 0x200000	
svcpl	0x00545341		
strbmi	r4, [r9], #-3926	; 0xfffff0aa	
eoreq	r3, r9, r0, lsr #32		
rsbsvc	r5, r3, pc, asr pc		
svcpl	0x00637475		
svcpl	0x005f2872		
cfldrdcs	mvd7, [r2], #-448	; 0xfffffe40	
stclcs	15, cr5, [r3], #-380	; 0xfffffe84	
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpvc	pc, #32, 30	; 0x80	
cmnvs	r4, #112, 10	; 0x1c000000	
		; <UNDEFINED> instruction: 0x7761725f	
svcpl	0x0028725f		
rsbsvc	r7, r4, #95	; 0x5f	
svcpl	0x005f202c		
svcpl	0x00202c63		
eoreq	r7, r9, pc, asr r0		
mrcmi	15, 2, r5, cr3, cr15, {2}		
eorcc	r4, r0, r2, asr #12		
eorscc	r3, r0, r8, ror r0		
svcpl	0x005f0032		
ldrbpl	r4, [r2], #-2131	; 0xfffff7ad	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
teqcc	r0, #380	; 0x17c	
		; <UNDEFINED> instruction: 0x37363732	
svcmi	0x004e5f00		
stmdbmi	ip, {r0, r3, r6, r9, sl, fp, lr}^		
cmppl	pc, #327155712	; 0x13800000	
ldmdbmi	r4, {r2, r4, r6, r8, lr}^		
cdpmi	0, 5, cr2, cr15, cr3, {2}		
mcrrmi	9, 4, r4, lr, cr15		
subcs	r4, r5, r9, asr #28		
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
stmdapl	r0, {r0, r3, r5, r6, r8, r9, sp, lr}		
svcpl	0x00524150		
		; <UNDEFINED> instruction: 0x57554353	
ldrbmi	r5, [pc], #-1092	; d244 <SLCRlockKey+0x5bc9>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
svcpl	0x00003020		
strbmi	r4, [lr, -ip, asr #30]		
strbpl	r4, [pc, #-1119]	; cdf9 <SLCRlockKey+0x577e>	
subcs	r4, r5, r2, asr #24		
strbvs	r6, [lr, -ip, ror #30]!		
strbvc	r6, [pc, #-1056]!	; ce44 <SLCRlockKey+0x57c9>	
rsbeq	r6, r5, r2, ror #24		
cmnvc	r5, #380	; 0x17c	
svcpl	0x00206465		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x005f2828		
strbtvs	r7, [r5], #-885	; 0xfffffc8b	
stmdbcs	r9!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
lfmmi	f5, 2, [pc, #-332]	; d148 <SLCRlockKey+0x5acd>	
svcpl	0x0045444f		
cmppl	r4, #1081344	; 0x108000	
cmncc	r8, r0, lsr #32		
ldrbpl	r0, [r3], #-70	; 0xffffffba	
svcpl	0x004e4944		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
subscs	r5, r3, r5, asr #6		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r1, r0, lsr r0		
svcpl	0x00003030		
svcpl	0x0041485f		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00444953		
mrrcmi	13, 4, r4, r0, cr9		
cdpmi	13, 4, cr4, cr5, cr5, {2}		
svcpl	0x00524554		
subscs	r4, r4, r2, asr #18		
ldmdbcs	r4!, {r3, r5, r9, ip, sp}		
ldrbpl	r5, [pc], #-3840	; d2f0 <SLCRlockKey+0x5c75>	
submi	r5, r9, #260	; 0x104	
svcpl	0x005f5449		
eorseq	r3, r4, r0, lsr #12		
ldrbmi	r4, [r4, #-351]	; 0xfffffea1	
svcpl	0x00544958		
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
vnmlsmi.f64	d23, d15, d16		
mcrrcs	12, 5, r4, ip, cr5		
eorcs	r3, ip, r0, lsr #32		
strbpl	r5, [lr, #-3963]	; 0xfffff085	
ldclcs	12, cr4, [sp], #-304	; 0xfffffed0	
svcpl	0x007b7b20		
cfstr64mi	mvdx5, [ip], {78}	; 0x4e	
blvc	81851c <__undef_stack+0x7019bc>		
mrrcmi	14, 5, r4, r5, cr15		
eorcs	r7, ip, ip, asr #26		
eorcc	r2, r0, r0, lsr ip		
stmdapl	r0, {r0, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
cmpmi	r4, #1593835520	; 0x5f000000	
blmi	131e0c8 <__undef_stack+0x1207568>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	1225098 <__undef_stack+0x110e538>		
teqcc	r1, r0, lsr #2		
teqcc	r1, r1, lsr r1		
stmdapl	r0, {r0, r4, r5, r8, sl, ip, sp}		
cmpmi	r2, #84, 26	; 0x1500	
ldmdami	pc, {r2, r4, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r0, lsr #32		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
ldmdbmi	pc, {r0, r6, r9, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdacc	r4!, {r2, r6, sp}		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
svcmi	0x00495f37		
strbpl	r5, [r2, #-3920]	; 0xfffff0b0	
svcmi	0x00435f53		
strbmi	r4, [r9, -lr, asr #12]		
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r2, r5, asr #32		
		; <UNDEFINED> instruction: 0x46464630	
cmpmi	pc, r0, lsl #30		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, lr}^		
ldrbmi	r5, [r2, #-3907]	; 0xfffff0bd	
movtpl	r4, #5452	; 0x154c	
eorseq	r2, r3, r5, asr #32		
cmppl	r8, pc, asr pc		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
subspl	r0, r8, r0, lsr r0		
ldrbmi	r5, [pc, -r1, asr #4]		
svcpl	0x004f4950		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^		
svcpl	0x00305f4f		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, #68	; 0x44	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
cmpmi	r5, pc, asr r6		
ldrbmi	r5, [r2, #-1364]	; 0xfffffaac	
eorcs	r3, r0, #-268435451	; 0xf0000005	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, #32		
eorscs	r2, r2, #44	; 0x2c	
ldrbmi	r5, [pc], -r0, lsl #30		
ldrbmi	r5, [pc, #-1100]	; cff0 <SLCRlockKey+0x5975>	
svcpl	0x004c4156		
ldmdami	r4, {r0, r2, r3, r6, r8, sl, lr}^		
svcpl	0x005f444f		
stmdapl	r0, {r5, ip, sp}		
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
ldclvs	8, cr5, [r4, #-0]		
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvs	lr, pc, asr r5		
stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^		
ldmdacs	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldclcs	3, cr7, [r3], #-404	; 0xfffffe6c	
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
ldrbpl	r2, [r8], #-41	; 0xffffffd7	
strbvc	r7, [r3], #-621	; 0xfffffd93	
subsvc	r5, r7, #456	; 0x1c8	
rsbpl	r7, r5, #1761607680	; 0x69000000	
stmdacs	r8!, {r0, r2, r5, r6, r8, r9, sl, sp, lr}		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldmdbcs	r3!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^		
strtpl	r2, [r8], #-44	; 0xffffffd4	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
ldmdbcs	r2!, {r1, r5, r6, r8, sl, sp, lr}^		
ldrbpl	r2, [r8], #-44	; 0xffffffd4	
cmpmi	r4, #268	; 0x10c	
svcmi	0x005f5253		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
stmdacs	r0!, {r2, r4, r6, sl, fp, sp}		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
stmdapl	r0!, {r0, r3, r5, sl, fp, sp}		
ldrbpl	r4, [pc], #-852	; d4f4 <SLCRlockKey+0x5e79>	
svcpl	0x00525343		
movtpl	r4, #26191	; 0x664f	
eorcs	r5, r9, r5, asr #8		
ldrbpl	r2, [r8], #-124	; 0xffffff84	
movtpl	r5, #16195	; 0x3f43	
mcrmi	15, 2, r5, cr5, cr2, {2}		
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
movtpl	r4, #7519	; 0x1d5f	
eoreq	r2, r9, fp, asr #18		
svcmi	0x00435f5f		
ldmdbmi	r2, {r4, r6, r8, fp, ip, lr}^		
ldmdacs	r4, {r0, r1, r2, r6, fp, lr}^		
teqvc	r0, #1884160	; 0x1cc000	
cmnvs	r5, #116, 4	; 0x40000007	
svcpl	0x005f2074		
blvs	18e5ad8 <__undef_stack+0x17cef78>		
ldmdbmi	r7, {r8, r9, sl, fp, ip, lr}^		
svcmi	0x005f4544		
mcrmi	9, 2, r4, cr5, cr2, {2}		
eorseq	r2, r1, r4, asr r0		
strbpl	r5, [r9], #-2117	; 0xfffff7bb	
stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
ldrbmi	r5, [r2, #-1356]	; 0xfffffab4	
svcpl	0x00003120		
cmpmi	r8, pc, asr r5		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
cmppl	r8, #56	; 0x38	
stclmi	15, cr5, [r5, #-336]	; 0xfffffeb0	
ldclmi	3, cr4, [pc, #-260]	; d46c <SLCRlockKey+0x5df1>	
subsmi	r4, pc, #1196032	; 0x124000	
subscs	r5, r9, r5, asr r3		
ldrtcc	r3, [r0], #-49	; 0xffffffcf	
subspl	r0, r8, #76	; 0x4c	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
movtmi	r5, #62032	; 0xf250	
cmpmi	r5, pc, asr r6		
ldrbmi	r5, [r2, #-1364]	; 0xfffffaac	
eorcs	r3, r0, #-1073741801	; 0xc0000017	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
eorscs	r2, r1, #44	; 0x2c	
ldrbpl	r5, [pc, #-3840]	; c6b4 <SLCRlockKey+0x5039>	
subpl	r4, r6, #76, 24	; 0x4c00	
svcpl	0x00544341		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, sp}		
		; <UNDEFINED> instruction: 0x362d5031	
cfstr64mi	mvdx5, [ip], {52}	; 0x34	
subspl	r0, r8, #82	; 0x52	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
ldrbpl	r5, [r5], #-3916	; 0xfffff0b4	
ldrbpl	r4, [pc, #-588]	; d39c <SLCRlockKey+0x5d21>	
movtmi	r4, #64590	; 0xfc4e	
subcs	r4, r4, fp, asr #10		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r7, lsr ip		
subspl	r0, r8, r2, lsr #32		
ldrbpl	r5, [r4], #-3923	; 0xfffff0ad	
cmpcc	pc, r3, asr #2		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003037		
movtmi	r4, #21599	; 0x545f	
svcpl	0x00383231		
mcrmi	5, 2, r5, cr2, cr3, {2}		
cmpmi	sp, pc, asr #4		
stmdbmi	sp, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
eorscc	r2, r0, r0, lsr lr		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
ldrmi	r3, [r1, #-48]!	; 0xffffffd0	
ldrtcc	r3, [r1], #-1581	; 0xfffff9d3	
subeq	r4, ip, r3, lsr r4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
ldmdbmi	r6, {r0, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
cmpmi	r5, r2, asr r4		
cmpmi	sl, ip, asr #18		
mcrmi	9, 2, r4, cr15, cr4, {2}		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
eorvc	r2, r2, r2, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
teqvs	r0, #48, 24	; 0x3000	
eorcs	r3, ip, r1, lsr r2		
ldccs	3, cr6, [r1], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #2		
subpl	r5, r1, #380	; 0x17c	
strbmi	r5, [r6, #-3917]	; 0xfffff0b3	
subspl	r5, r5, #1090519040	; 0x41000000	
mcrrmi	15, 4, r5, r3, cr5		
eorseq	r2, r1, sl, asr r0		
svcpl	0x00545358		
strbmi	r5, [r9], -r9, asr #32		
subspl	r4, r2, #398458880	; 0x17c00000	
strcc	r5, [r0, #-591]!	; 0xfffffdb1	
subeq	r3, ip, r4, lsr r1		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
cmpmi	r5, pc, asr r1		
subspl	r5, r3, r4, asr #30		
svcpl	0x00305f49		
svcpl	0x004d554e		
subsmi	r5, pc, #1275068417	; 0x4c000001	
subscs	r5, r3, r9, asr #8		
svcpl	0x005f0031		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	sp, r8, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
eorseq	r3, r5, r2, lsr r5		
subpl	r5, r1, #380	; 0x17c	
strbmi	r5, [r6, #-3917]	; 0xfffff0b3	
subspl	r5, r5, #1090519040	; 0x41000000	
strbmi	r5, [ip], #-3909	; 0xfffff0bb	
subscs	r4, r8, r2, asr r5		
stmdapl	r0, {r0, r4, r5, r8, sl, ip, sp}		
svcpl	0x00474552		
stmdapl	r5, {r1, r2, r6, ip, lr}^		
stmdacc	r3!, {r0, r1, r6, sp}^		
cmppl	r0, #0, 16		
strbpl	r4, [pc, #-2399]	; cdc5 <SLCRlockKey+0x574a>	
cmppl	r5, #-268435451	; 0xf0000005	
smlsldmi	r4, r6, pc, r3	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r2, r5, asr #32		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #1073741843	; 0x40000013	
ldrbmi	r3, [pc], #-95	; d750 <SLCRlockKey+0x60d5>	
svcpl	0x00454e4f		
subspl	r4, r4, #1168	; 0x490	
stmdapl	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp}		
ldrbmi	r5, [pc], #-848	; d760 <SLCRlockKey+0x60e5>	
svcpl	0x0037414d		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00474552		
eorscs	r5, r4, r3, asr #4		
eorseq	r7, r4, r3, ror #4		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subsmi	r5, r3, #398458880	; 0x17c00000	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
cmpcc	r2, r5, asr r3		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
mrrcmi	15, 5, r5, r5, cr15	; <UNPREDICTABLE>	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
subpl	r5, r5, sp, asr #30		
svcmi	0x004c4953		
subscs	r5, pc, lr, asr #30		
eorspl	r7, r1, r0, lsr r8		
ldrpl	r3, [r2, #-813]!	; 0xfffffcd3	
stmdapl	r0, {r2, r3, r6, r8, r9, fp, lr}		
cmpmi	pc, #84, 6	; 0x50000001	
ldrbmi	r5, [pc, #-595]	; d571 <SLCRlockKey+0x5ef6>	
cmpmi	pc, #88, 8	; 0x58000000	
ldrbpl	r5, [r4, #-65]	; 0xffffffbf	
cfldr64mi	mvdx4, [pc, #-328]	; d688 <SLCRlockKey+0x600d>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, fp, ip, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
strbmi	r5, [r9], #-3922	; 0xfffff0ae	
teqcc	r8, r3, asr #32		
eorscs	r3, ip, r0, lsr #24		
svcpl	0x00002937		
mcrmi	5, 2, r4, cr5, cr2, {2}		
stmdami	r3, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x004b4345		
eorvc	r4, r8, r4, asr sp		
eorcs	r7, r9, r4, ror r2		
cmppl	r0, #0, 16		
cmpmi	r6, #1593835520	; 0x5f000000	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
movwpl	r3, #52	; 0x34	
stmdami	r3, {r0, r3, r4, r6, r9, sl, fp, lr}^		
stmdbmi	lr, {r1, r4, r6, r8, r9, sl, fp, lr}^		
ldmdbmi	pc, {r1, r3, r4, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
stclvs	0, cr2, [r4, #-316]!	; 0xfffffec4	
eoreq	r2, r9, r2, ror #16		
svcpl	0x0054535f		
cmpcc	r4, #1168	; 0x490	
svcpl	0x005f2032		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
subscs	r5, pc, r5, ror #30		
svcpl	0x005f2828		
strbvs	r6, [r4, #-3949]!	; 0xfffff093	
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbcs	r9!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
subspl	r0, r8, #41	; 0x29	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
subsmi	r5, pc, #99614720	; 0x5f00000	
stmdacs	r0!, {r0, r3, r6, sl, ip, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
ldmdbcs	r8!, {r5, r9, ip, sp}		
ldrbpl	r5, [r3], #-3840	; 0xfffff100	
svcpl	0x004f4944		
eoreq	r5, r0, r8, asr #30		
ldmdacs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
cfldrdcs	mvd6, [r2], #-388	; 0xfffffe7c	
stmdbcs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
eorcs	r2, r0, #6225920	; 0x5f0000	
ldmdbeq	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
blpl	b19948 <__undef_stack+0xa02de8>		
ldfple	f3, [sp], {37}	; 0x25	
bcc	816274 <__undef_stack+0x6ff714>		
eorcs	r3, r0, #32, 20	; 0x20000	
stmdacs	r0!, {r1, r4, r5, r6, r9, sp}		
stmdbcs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
eorvc	r2, r2, #44	; 0x2c	
teqvs	r8, r2, lsr #32		
eorcs	r7, r9, r4, ror #4		
svcpl	0x005f0029		
movtmi	r4, #61251	; 0xef43	
stmdavc	r8!, {r0, r6, sl, ip, lr}		
eorcs	r7, r9, ip, lsr #18		
svcmi	0x00435f5f		
strbpl	r4, [r1], #-846	; 0xfffffcb2	
ldclcs	8, cr2, [r8], #-196	; 0xffffff3c	
stmdapl	r0, {r0, r3, r4, r5, r6, r8, fp, sp}		
		; <UNDEFINED> instruction: 0x465f5453	
svcpl	0x004f4649		
svcmi	0x00525245		
ldcmi	0, cr2, [r7], #-328	; 0xfffffeb8	
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x004c4244		
svcpl	0x004e494d		
ldrbmi	r3, [pc, #-49]	; d8e3 <SLCRlockKey+0x6268>	
svcpl	0x005f5058		
teqcc	sp, #32, 16	; 0x200000	
eoreq	r3, r9, r0, lsr r7		
ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
strbtvs	r6, [r9], -lr, ror #14		
ldmdbcs	r3!, {r0, r3, r4, r5, r6, fp, sp}^		
cmnvc	pc, #32, 8	; 0x20000000	
mcrvs	2, 3, r7, cr9, cr4, {3}		
ldmdbcs	r3!, {r0, r1, r2, r5, r6, fp, sp}^		
ldrbmi	r5, [pc], #-3840	; d93c <SLCRlockKey+0x62c1>	
eorscc	r4, r3, #335544321	; 0x14000001	
mcrmi	13, 2, r4, cr1, cr15, {2}		
stmdbmi	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r7, asr #30		
subspl	r0, r8, #55	; 0x37	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
ldrbpl	r4, [pc], #-342	; d95c <SLCRlockKey+0x62e1>	
cmpmi	r0, pc, asr #30		
ldmdami	r4, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^		
cmpcc	pc, r5, asr #4		
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r7, lsr ip		
eorcs	r3, ip, r3, ror #16		
stmdapl	r0, {r0, r2, r4, r5, r9, sp}		
svcpl	0x00474552		
eorscs	r5, r4, r3, asr #32		
svcpl	0x005f0034		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
svcpl	0x00525450		
svcpl	0x0058414d		
eorscc	r2, r4, #95	; 0x5f	
		; <UNDEFINED> instruction: 0x36393439	
ldrcc	r3, [r9, #-567]!	; 0xfffffdc9	
subspl	r0, r8, r5, asr r0		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
svcpl	0x00304341		
svcpl	0x00434553		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqcc	r0, #56	; 0x38	
eorseq	r3, r0, r0, lsr r0		
cmppl	r5, #380	; 0x17c	
movtmi	r5, #4678	; 0x1246	
submi	r5, r9, #84, 30	; 0x150	
svcpl	0x005f5449		
strpl	r3, [r0, #-32]	; 0xffffffe0	
ldmdacc	r4, {r0, r3, r6, r9, sl, fp, lr}^		
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, lr}		
svcpl	0x005f2029		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
stmdacs	r3, {r3, r4, r5, r8, r9, sl, fp, ip, lr}^		
stmdapl	r0, {r3, r4, r5, r6, r8, fp, sp}		
svcpl	0x00474552		
subspl	r5, r3, #67	; 0x43	
cmnvc	r0, #32, 6	; 0x80000000	
subspl	r0, pc, #114	; 0x72	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
cmpmi	r3, #-1073741801	; 0xc0000017	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
bpl	1262794 <__undef_stack+0x114bc34>		
ldrtcc	r2, [r2], -r5, asr #32		
ldrbmi	r5, [pc], #-3840	; da20 <SLCRlockKey+0x63a5>	
ldrbmi	r4, [pc, #-837]	; d6df <SLCRlockKey+0x6064>	
svcpl	0x004c4156		
ldmdami	r4, {r0, r2, r3, r6, r8, sl, lr}^		
svcpl	0x005f444f		
stmdapl	r0, {r5, r9, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
strbmi	r5, [r8, #-1093]	; 0xfffffbbb	
strbpl	r4, [r5], #-3666	; 0xfffff1ae	
ldmdami	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
		; <UNDEFINED> instruction: 0x46423030	
svcpl	0x00004646		
submi	r4, r4, #24320	; 0x5f00	
cmpmi	r8, ip, asr #30		
mcrmi	15, 2, r5, cr9, cr3, {2}		
stmdbmi	lr, {r1, r2, r6, r8, fp, lr}^		
svcpl	0x005f5954		
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00474552		
teqcc	r1, r3, asr #32		
eorseq	r3, r1, r0, lsr #2		
ldrbmi	r4, [r3, #-1631]	; 0xfffff9a1	
svcmi	0x005f4b45		
cfstrdmi	mvd5, [r9, #-320]	; 0xfffffec0	
strbpl	r5, [r1], #-2633	; 0xfffff5b7	
subcs	r4, lr, r9, asr #30		
stclvs	0, cr0, [r3], #-196	; 0xffffff3c	
strbvc	r6, [lr, #-357]!	; 0xfffffe9b	
ldclvs	15, cr5, [r0], #-448	; 0xfffffe40	
svcvs	0x00667461		
svcpl	0x00006d72		
submi	r4, r6, #292	; 0x124	
eorseq	r2, r0, r6, asr #32		
subpl	r5, r1, #88	; 0x58	
cmpmi	r5, pc, asr r8		
cmppl	r0, #1375731712	; 0x52000000	
ldrbmi	r3, [pc], #-95	; dac0 <SLCRlockKey+0x6445>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsr #16		
cmppl	r0, #328	; 0x148	
cmpmi	r5, r7, lsr pc		
cmpcc	pc, r2, asr r4	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
subpl	r5, r1, #88, 10	; 0x16000000	
svcpl	0x00535054		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldrbpl	r5, [pc, #-848]	; d7ac <SLCRlockKey+0x6131>	
subscc	r5, r4, r1, asr #4		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcpl	0x00545358		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
ldrbpl	r5, [r3], #-3923	; 0xfffff0ad	
ldrbmi	r5, [r4, #-577]	; 0xfffffdbf	
ldcmi	0, cr2, [r5], #-272	; 0xfffffef0	
ldrbmi	r5, [pc, -r0, lsl #30]		
svcpl	0x0043554e		
ldfmie	f4, [pc], {86}	; 0x56	
svcpl	0x00545349		
subpl	r4, sp, r3, asr #30		
submi	r5, r9, #1090519040	; 0x41000000	
strbpl	r4, [r9], #-3145	; 0xfffff3b7	
eorseq	r2, r1, r9, asr r0		
svcpl	0x00535058		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
mcrmi	15, 2, r5, cr9, cr0, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r9, r0, lsr #10		
svcpl	0x00545358		
svcpl	0x00425355		
svcpl	0x00465542		
strbmi	r4, [r9, -r1, asr #24]		
subpl	r5, r5, #312	; 0x138	
subscs	r4, r2, r2, asr pc		
teqcc	r1, r1, lsr r4		
cmpmi	sp, r0, lsl #30		
cdpmi	8, 4, cr4, cr9, cr3, {2}		
ldrbpl	r5, [pc], #-3909	; db7c <SLCRlockKey+0x6501>	
movtpl	r5, #20569	; 0x5059	
eoreq	r4, r0, pc, asr r8		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x00305f52		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
subpl	r5, sp, #1593835520	; 0x5f000000	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84	
ldrbpl	r5, [pc], #-581	; dbb8 <SLCRlockKey+0x653d>	
mrcvs	0, 3, r2, cr5, cr15, {2}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
cfstrsvs	mvf6, [r0], #-404	; 0xfffffe6c	
rsbeq	r6, r7, pc, ror #28		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, #67108865	; 0x4000001	
cmpmi	sp, r2, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldrtcc	r3, [r9], #-564	; 0xfffffdcc	
eorscc	r3, r7, #59768832	; 0x3900000	
subseq	r3, r5, r9, lsr r5		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction: 0x464f455a	
mcrmi	12, 2, r4, cr15, cr15, {2}		
svcmi	0x00445f47		
strbmi	r4, [ip, #-597]	; 0xfffffdab	
stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
stclvs	8, cr5, [r9], #-0		
ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1	
strbmi	r3, [ip, #-563]	; 0xfffffdcd	
strbtvs	r4, [r4], #-296	; 0xfffffed8	
cmpvs	r6, r2, ror ip		
stmdbcs	r5!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
stclvs	8, cr5, [r9], #-128	; 0xffffff80	
ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1	
teqmi	r8, r3, lsr r2		
cfldrdcs	mvd6, [r2], #-400	; 0xfffffe70	
stclvs	6, cr5, [r1], #-128	; 0xffffff80	
eoreq	r6, r9, r5, ror r5		
subpl	r5, r1, #88	; 0x58	
cmpmi	r3, #6225920	; 0x5f0000	
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
subscc	r5, pc, r5, asr #4		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
eorscc	r3, r0, r0, lsr r6		
cmpmi	r0, r0, lsl #16		
subpl	r5, r7, r2, asr pc		
subscc	r4, pc, r9, asr #30		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r2, r4, lsr r1		
eorscc	r3, r0, r0, lsr r0		
cmppl	r0, #0, 16		
movtmi	r4, #13663	; 0x355f	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003633		
cfstrdmi	mvd4, [r2], {95}	; 0x5f	
mcrmi	4, 2, r4, cr5, cr15, {2}		
svcpl	0x004d524f		
svcpl	0x004e494d		
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, sp}		
rsbsvs	r6, r5, #100, 30	; 0x190	
strtcc	r6, [r9], #-1388	; 0xfffffa94	
eorscc	r3, r4, lr, lsr #18		
ldrtcc	r3, [r6], #-1334	; 0xfffffaca	
teqcc	r4, r5, lsr r8		
ldrcc	r3, [r6, #-1074]!	; 0xfffffbce	
teqcc	sp, #52, 10	; 0xd000000	
stmdbcs	ip, {r1, r4, r5, sl, ip, sp}^		
ldrbmi	r5, [pc], -r0, lsl #30		
ldmdami	pc, {r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], #-833	; dcc8 <SLCRlockKey+0x664d>	
subpl	r4, pc, #1104	; 0x450	
subscs	r5, pc, sp, asr #30		
svcpl	0x005f0031		
cmpmi	r5, #1136	; 0x470	
strbmi	r4, [fp, #-2380]	; 0xfffff6b4	
strbpl	r4, [r1], #-3423	; 0xfffff2a1	
strbpl	r5, [r2, #-3912]	; 0xfffff0b8	
ldmdbmi	r4, {r0, r3, r6, sl, fp, lr}^		
svcmi	0x00435f4e		
cmpmi	r4, lr, asr #6		
subscs	r5, r3, lr, asr #8		
cmppl	r0, #0, 16		
subpl	r5, r1, #95	; 0x5f	
ldrbpl	r4, [r2], #-3920	; 0xfffff0b0	
cmpmi	r2, r1, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r4, r8, ror r5		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
strbmi	r5, [r7, #-3923]	; 0xfffff0ad	
subsmi	r3, pc, #77	; 0x4d	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
subcc	r3, r2, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r5		
svcpl	0x00535043		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r4, r0, r0, lsr r2		
stclvs	0, cr0, [r3], #-192	; 0xffffff40	
ldrbvs	r6, [r2, #-357]!	; 0xfffffe9b	
eorvc	r7, r8, r2, ror r2		
svcpl	0x005f2029		
strbvs	r6, [ip, #-883]!	; 0xfffffc8d	
rsbvc	r7, r5, #268435462	; 0x10000006	
ldmdbcs	r0!, {r1, r4, r5, r6, fp, sp}^		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
subpl	r5, r7, r7, lsr pc		
subscc	r4, pc, r9, asr #30		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
strbmi	r4, [r6], -r1, asr #12		
cmpmi	r0, r0, lsl #16		
stmdapl	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r5, [r1, #-3913]	; 0xfffff0b7	
cmppl	pc, #1090519040	; 0x41000000	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
cmpmi	r2, r4, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
strbvc	r5, [r1], #-3840	; 0xfffff100	
cmnvs	r9, #7104	; 0x1bc0	
eorcs	r5, r9, r8, lsr #8		
ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d	
blvc	82af58 <__undef_stack+0x7143f8>		
strtvc	r5, [r0], -r0, lsr #8		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
rsbcs	r6, r5, r9, ror #24		
cmnvs	r6, pc, asr pc		
vstmdbvc	r0!, {d3-<overflow reg d56>}		
ldclvs	8, cr5, [r4, #-0]		
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
strbtvc	r4, [r5], #-1887	; 0xfffff8a1	
strbtvs	r6, [r1], #-3916	; 0xfffff0b4	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldclcs	3, cr7, [r3], #-404	; 0xfffffe6c	
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
ldrbpl	r2, [r8], #-41	; 0xffffffd7	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldrbvs	r5, [r2, #-3954]	; 0xfffff08e	
ldrbvs	r6, [r2, #-1121]	; 0xfffffb9f	
eormi	r2, r8, #6750208	; 0x670000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
stccs	3, cr7, [r9], #-460	; 0xfffffe34	
ldclvs	8, cr2, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
sfmcs	f7, 4, [r9], #-404	; 0xfffffe6c	
cmpmi	r4, #32, 16	; 0x200000	
subpl	r5, ip, #1593835520	; 0x5f000000	
		; <UNDEFINED> instruction: 0x46464f5f	
ldmdbcs	r4, {r0, r1, r4, r6, r8, sl, lr}^		
ldrbpl	r5, [pc], #-3840	; de50 <SLCRlockKey+0x67d5>	
submi	r5, r9, #324	; 0x144	
svcpl	0x005f5449		
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
		; <UNDEFINED> instruction: 0x564e495f	
ldmdbmi	pc, {r0, r6, sl, fp, lr}^	; <UNPREDICTABLE>	
svcmi	0x00505f43		
eorvc	r2, r2, r5, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldccs	3, cr6, [r5], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #32		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvs	r6, [r1], #-3916	; 0xfffff0b4	
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
strbvc	r4, [pc, #-882]!	; db2e <SLCRlockKey+0x64b3>	
rsbvc	r7, r5, #1845493760	; 0x6e000000	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldclcs	3, cr7, [r3], #-404	; 0xfffffe6c	
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
ldrbpl	r2, [r8], #-41	; 0xffffffd7	
strbvc	r7, [r3], #-621	; 0xfffffd93	
subsvc	r5, r7, #456	; 0x1c8	
rsbpl	r7, r5, #1761607680	; 0x69000000	
stmdacs	r8!, {r0, r2, r5, r6, r8, r9, sl, sp, lr}		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldmdbcs	r3!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^		
strtpl	r2, [r8], #-44	; 0xffffffd4	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
ldmdbcs	r2!, {r1, r5, r6, r8, sl, sp, lr}^		
ldrbpl	r2, [r8], #-44	; 0xffffffd4	
cmpmi	r4, #268	; 0x10c	
svcmi	0x005f5253		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
stmdacs	r0!, {r2, r4, r6, sl, fp, sp}		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
stmdapl	r0!, {r0, r3, r5, sl, fp, sp}		
ldrbpl	r4, [pc], #-852	; df38 <SLCRUnlockKey+0x2b>	
svcpl	0x00525343		
movtpl	r4, #26191	; 0x664f	
eorcs	r5, r9, r5, asr #8		
ldrbpl	r2, [r8], #-124	; 0xffffff84	
movtpl	r5, #16195	; 0x3f43	
svcmi	0x004c5f52		
cfldrdmi	mvd4, [pc, #-260]	; de50 <SLCRlockKey+0x67d5>	
stmdbcs	fp, {r0, r6, r8, r9, ip, lr}^		
svcpl	0x005f0029		
strbpl	r4, [r1], #-3152	; 0xfffff3b0	
ldclmi	15, cr4, [r2, #-280]	; 0xfffffee8	
mcrmi	3, 2, r4, cr15, cr15, {2}		
svcpl	0x00474946		
eoreq	r5, r0, r8, asr #30		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
strbmi	r5, [r4, #-3890]	; 0xfffff0ce	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
cmpmi	r4, #1593835520	; 0x5f000000	
ldrbmi	r3, [pc], #-607	; df98 <SLCRUnlockKey+0x8b>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
svcmi	0x00435f37		
ldmdbmi	r3, {r1, r4, r6, r8, sl, lr}^		
svcpl	0x00544847		
subpl	r4, sp, r3, asr #30		
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r8, r6, asr #16		
eorscc	r3, r0, r0, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r7, r7, asr #30		
eorscs	r3, r3, r2, asr r1		
eorseq	r3, r3, r2, ror r1		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction: 0x464f455a	
svcmi	0x004c465f		
svcpl	0x005f5441		
cfstrsvs	mvf3, [r0, #-128]	; 0xffffff80	
rsbeq	r6, lr, r1, ror #18		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
ldmdacc	r2!, {r0, r1, r6, r8, ip, sp}		
cmppl	r0, #398458880	; 0x17c00000	
cdpmi	12, 4, cr4, cr15, cr9, {2}		
teqcc	r0, pc, asr pc		
teqcc	r3, #4416	; 0x1140	
svcpl	0x00004c44		
bpl	1262d98 <__undef_stack+0x114c238>		
svcpl	0x00545f45		
svcpl	0x0000205f		
bpl	1262da4 <__undef_stack+0x114c244>		
ldmdbpl	r4, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
cmnvc	lr, #32, 10	; 0x8000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
cdpvs	0, 6, cr2, cr9, cr4, {3}		
subspl	r0, r8, #116	; 0x74	
cmpmi	pc, #18087936	; 0x1140000	
teqvs	r0, #343932928	; 0x14800000	
stmdapl	r0, {r1, r4, r5, r6, r8, sl, ip, sp}		
		; <UNDEFINED> instruction: 0x465f5453	
ldmdami	r3, {r2, r3, r6, r8, lr}^		
cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84	
ldrbpl	r4, [r5], #-3909	; 0xfffff0bb	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
ldcmi	3, cr3, [r4], #-196	; 0xffffff3c	
mcrrvs	15, 0, r5, r1, cr0		
svcvs	0x006e6769		
ldmdbcs	r8!, {r1, r2, r5, r6, fp, sp}^		
cmpvs	pc, r0, lsr #30		
cdpvs	9, 6, cr6, cr7, cr12, {3}		
stmdavc	r8!, {r0, r1, r2, r3, r5, r6, r9, sl, sp, lr}		
svcpl	0x005f0029		
cmnvc	r6, #116391936	; 0x6f00000	
strbtvs	r7, [pc], -r5, ror #8		
rsbsvc	r7, r9, r8, lsr #8		
stmdbvs	r6!, {r0, r2, r5, r6, sl, fp, sp}^		
stmdbcs	r4!, {r0, r2, r5, r6, sl, fp, sp, lr}^		
strbtvs	r6, [r6], -r0, lsr #30		
svcvs	0x00746573		
ldmdbvc	r4!, {r1, r2, r5, r6, fp, sp}^		
eorcs	r6, ip, r0, ror r5		
stclvs	9, cr6, [r5], #-408	; 0xfffffe68	
stmdapl	r0, {r2, r5, r6, r8, fp, sp}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r4, pc, #603979777	; 0x24000001	
stmdbmi	r6, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
subspl	r4, pc, #280	; 0x118	
subspl	r4, pc, #18087936	; 0x1140000	
strbpl	r5, [r5], #-837	; 0xfffffcbb	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
eorseq	r3, r1, r0, lsr r8		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
ldmdbpl	r4, {r3, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
cmnvc	lr, #32, 10	; 0x8000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
stmdavs	r3!, {r2, r5, r6, sp}^		
svcpl	0x00007261		
strbmi	r4, [lr], #-338	; 0xfffffeae	
cmppl	pc, #52, 16	; 0x340000	
svcpl	0x00444545		
eorcc	r2, r8, r1, lsr r0		
cmnvs	r2, #120, 2		
stmdapl	r0, {r2, r5, r6, r8, fp, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
svcpl	0x00444e41		
cmpmi	r2, r0, asr r1		
cmpmi	r0, sp, asr #30		
ldrbmi	r4, [pc, #-1351]	; dbdd <SLCRlockKey+0x6562>	
subpl	r5, pc, #536870917	; 0x20000005	
ldrtcc	r3, [r4], #-288	; 0xfffffee0	
stmdbvs	r0, {r0, r3, r4, r5, sl, fp, lr}		
rsbvc	r6, ip, r3, ror r1		
svcpl	0x00286168		
eorcs	r6, r9, pc, asr r3		
cmpvs	pc, #40, 30	; 0xa0	
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcvs	0x006f6c5f		
ldmdacs	r0!, {r0, r1, r3, r5, r6, r8, sl, ip, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r2, [pc, #-2086]	; d92e <SLCRlockKey+0x62b3>	
stmdbcs	ip, {r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
ldrbpl	r5, [r5], #-3916	; 0xfffff0b4	
lfmmi	f4, 2, [pc, #-304]	; e040 <SLCRUnlockKey+0x133>	
eorcs	r4, r0, #-2147483627	; 0x80000015	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
eorscs	r2, r1, #44	; 0x2c	
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #1073741843	; 0x40000013	
ldrbmi	r3, [pc], #-95	; e19c <SLCRUnlockKey+0x28f>	
svcpl	0x00454e4f		
subspl	r4, r4, #1168	; 0x490	
stmdapl	r0!, {r0, r1, r2, r3, r4, r6, r9, sl, ip, sp}		
ldrbmi	r5, [pc], #-848	; e1ac <SLCRUnlockKey+0x29f>	
svcpl	0x0036414d		
svcpl	0x00544e49		
svcpl	0x00004449		
subspl	r5, r4, #2080374785	; 0x7c000001	
stmdacs	r7, {r0, r3, r6, r9, sl, fp, lr}^		
teqcs	r0, #120, 18	; 0x1e0000	
svcpl	0x005f0078		
mcrmi	5, 2, r5, cr9, cr8, {2}		
svcpl	0x00343654		
stmdapl	r0, {r0, r1, r2, r3, r4, r6, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00504f49		
svcpl	0x00535542		
strbmi	r4, [lr], -r3, asr #30		
subscc	r4, pc, r9, asr #14		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r0, r2, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00474552		
ldmdbmi	r3, {r1, r2, r6, ip, lr}^		
cmpmi	r6, r4, asr #30		
mcrmi	9, 2, r4, cr1, cr2, {2}		
cmpmi	sp, r4, asr pc		
stmdacs	r0!, {r0, r1, r4, r6, r8, r9, fp, lr}		
subcs	r7, r6, r0, lsr r8		
		; <UNDEFINED> instruction: 0x46203c3c	
strbmi	r5, [r9], #-848	; 0xfffffcb0	
subpl	r5, r1, #99614720	; 0x5f00000	
strbpl	r4, [lr], #-329	; 0xfffffeb7	
strbpl	r4, [r9], #-607	; 0xfffffda1	
subspl	r0, r8, r9, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r3, r1, asr #8		
svcpl	0x00305f53		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r2, r8, r4, asr #32		
subspl	r5, pc, r1, asr #4		
ldmdapl	pc, {r0, r1, r4, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>	
svcpl	0x00434441		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subeq	r4, r4, pc, asr r9		
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrtcc	r5, [r1], -r1, asr #4		
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
rsbvc	r6, pc, #7536640	; 0x730000	
mrcvs	0, 3, r2, cr5, cr4, {3}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}		
svcpl	0x0000746e		
ldfmie	f4, [r2, #-380]	; 0xfffffe84	
movtpl	r5, #12383	; 0x305f	
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00524150		
movtmi	r5, #50008	; 0xc358	
strbpl	r5, [lr, #-3922]	; 0xfffff0ae	
cdpmi	15, 4, cr5, cr9, cr13, {2}		
mcrmi	4, 2, r5, cr1, cr3, {2}		
subscs	r4, r3, r3, asr #10		
svcpl	0x005f0031		
cmpmi	r2, r5, asr r6		
ldrbmi	r5, [pc], -r3, asr #8		
svcpl	0x00544942		
		; <UNDEFINED> instruction: 0x3631205f	
subcs	r5, r2, r0, lsl #30		
eorscc	r3, r0, r0, lsr r2		
rsbsvc	r6, r3, r0, lsl #18		
strbtvc	r6, [r3], #-3701	; 0xfffff18b	
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x00282029		
ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^		
cfldr64vs	mvdx6, [pc], {112}	; 0x70	
strbvc	r6, [fp, #-3951]!	; 0xfffff091	
svcpl	0x005f2870		
svcpl	0x00262963		
stmdapl	r0, {r4, r6, r8, fp, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
movtpl	r4, #59743	; 0xe95f	
strbmi	r5, [r6, #-3924]	; 0xfffff0ac	
subspl	r5, r5, #1090519040	; 0x41000000	
eorscs	r5, r4, r5, asr #30		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
strtcc	r2, [r0], #-3122	; 0xfffff3ce	
stmdbmi	r6, {r1, r5}^		
cmpmi	lr, ip, asr #10		
cfldr64mi	mvdx4, [pc, #-308]	; e200 <SLCRUnlockKey+0x2f3>	
teqcc	r0, r1, asr #16		
eorseq	r3, r4, r0, lsr r2		
subspl	r5, r3, #380	; 0x17c	
ldmdavc	r0!, {r0, r1, r2, r4, r6, sp}		
eorscc	r3, r1, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
stmdapl	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r5, [r1, #-3913]	; 0xfffff0b7	
cmppl	pc, #1090519040	; 0x41000000	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x4649465f	
stmdapl	r5, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, r4, r9, asr #6		
subspl	r0, r8, #49	; 0x31	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
subscs	r4, r0, lr, asr #30		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
teqvs	r0, #44	; 0x2c	
strtcc	r2, [r0], #-3120	; 0xfffff3d0	
svcpl	0x005f0022		
svcmi	0x00524854		
stmdapl	r0, {r0, r1, r2, r4, r6, sp}		
cmppl	pc, #1392508928	; 0x53000000	
cmppl	pc, #80, 18	; 0x140000	
ldrbmi	r4, [r6, #-332]	; 0xfffffeb4	
strbmi	r4, [pc], #-3423	; e3ac <SLCRUnlockKey+0x49f>	
teqcc	r1, r5, asr #32		
stmdapl	r0, {r1, r2, r4, r5, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
movtpl	r4, #59743	; 0xe95f	
strbmi	r5, [r6, #-3924]	; 0xfffff0ac	
subspl	r5, r5, #1090519040	; 0x41000000	
eorscs	r5, r0, r5, asr #30		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r2, lsr ip		
subspl	r0, r8, #34	; 0x22	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00525350		
subpl	r5, r5, #1409286145	; 0x54000001	
strbmi	r4, [pc], #-3423	; e3f8 <SLCRUnlockKey+0x4eb>	
ldmdavc	r0!, {r0, r2, r6, sp}		
stmdbmi	r0, {r0, r4, r5, ip, sp}		
ldrtcc	r5, [r1], -lr, asr #8		
mcrmi	13, 2, r4, cr9, cr15, {2}		
svcpl	0x002d2820		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
ldclmi	6, cr3, [pc, #-196]	; e350 <SLCRUnlockKey+0x443>	
svcpl	0x005f5841		
teqcc	r0, r0, lsr #26		
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r5, r3, asr #24		
movtmi	r5, #20302	; 0x4f4e	
mcrmi	12, 2, r4, cr9, cr15, {2}		
strbpl	r5, [sp], -r5, asr #30		
svcmi	0x00505f41		
eorvc	r2, r2, r5, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldfcss	f3, [r1], #-396	; 0xfffffe74	
eoreq	r3, r2, r0, lsr #2		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
ldclmi	6, cr3, [pc, #-196]	; e3a0 <SLCRUnlockKey+0x493>	
svcpl	0x00205841		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
movtpl	r4, #5727	; 0x165f	
svcpl	0x00363154		
svcpl	0x0058414d		
cmppl	r8, #95	; 0x5f	
cmpmi	r0, #84, 30	; 0x150	
cdpmi	15, 4, cr5, cr9, cr9, {2}		
stmdbmi	ip, {r1, r2, r4, r6, r8, lr}^		
strbmi	r5, [r1], #-3908	; 0xfffff0bc	
movtpl	r5, #21060	; 0x5244	
teqcc	r1, #83	; 0x53	
subeq	r3, ip, r6, lsr r1		
ldmdami	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
submi	r5, r9, #260	; 0x104	
svcpl	0x005f5449		
svcpl	0x00003820		
svcvs	0x006c635f		
strbtvs	r6, [r9], #-2915	; 0xfffff49d	
ldrbvs	r7, [pc], #-1119	; e4b4 <SLCRUnlockKey+0x5a7>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
eoreq	r6, r0, r5, ror #8		
mcrrmi	15, 5, r5, ip, cr15		
movtmi	r5, #4678	; 0x1246	
cmpmi	sp, r4, asr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46375830	
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
ldclcs	6, cr4, [r0, #-280]	; 0xfffffee8	
mcrrmi	3, 3, r3, ip, cr6		
ldmdbvs	r8, {r1, r4, r6}^		
strbvc	r5, [pc, #-3948]	; d580 <SLCRlockKey+0x5f05>	
ldfmis	f3, [r6], #-464	; 0xfffffe30	
strbvs	r2, [r1], #-2117	; 0xfffff7bb	
strtpl	r7, [ip], -r4, ror #4		
ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f	
ldmdbvs	r8, {r0, r3, r5, sp}^		
strbvc	r5, [pc, #-3948]	; d598 <SLCRlockKey+0x5f1d>	
ldmdacs	r6!, {r2, r4, r5, r6, r8, ip, sp}		
rsbvc	r6, r4, #1090519040	; 0x41000000	
cmpvs	r6, ip, lsr #32		
stmdbcs	r5!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
ldrbtvs	r7, [r4], #-768	; 0xfffffd00	
stmdacs	r0!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cdpcc	4, 2, cr5, cr13, cr14, {2}		
ldrbtvs	r7, [r4], #-863	; 0xfffffca1	
eoreq	r6, r9, r9, ror #28		
subpl	r5, r1, #88	; 0x58	
ldrbmi	r5, [r3], #-2143	; 0xfffff7a1	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
stmdapl	r0!, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
subscc	r4, pc, r3, asr r4	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
svcpl	0x00004449		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
stmdbmi	sp, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00524f4e		
eorseq	r2, r9, pc, asr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
mrrcmi	3, 4, r4, pc, cr4	; <UNPREDICTABLE>	
svcpl	0x00454e49		
eorcs	r5, r0, #21757952	; 0x14c0000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
strbtcc	r2, [r3], -r0, lsr #32		
eorscs	r2, r2, #44	; 0x2c	
strbpl	r4, [lr], #-2304	; 0xfffff700	
svcpl	0x0058414d		
subscs	r4, r8, sp, asr #2		
mcrmi	15, 2, r5, cr9, cr15, {2}		
stmdapl	r1, {r2, r4, r6, r8, sl, fp, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
svcpl	0x00005f5f		
cmnvs	pc, #26112	; 0x6600	
stclvs	6, cr6, [r9], #-428	; 0xfffffe54	
rsbvc	r2, r6, r5, ror #16		
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r0!, {r3, r5, r9, sl, sp, lr}^		
ldrbvs	r3, [pc], -sp, lsr #28		
cmnvc	r7, #108, 2		
svcpl	0x00202620		
ldrbpl	r5, [r3], #-863	; 0xfffffca1	
svccc	0x00202952		
bcc	81a668 <__undef_stack+0x703b08>		
mrrcvs	15, 2, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x006b636f		
ldrbvc	r6, [r1, #-865]!	; 0xfffffc9f	
svcpl	0x00657269		
strbvc	r6, [r3, #-1394]!	; 0xfffffa8e	
		; <UNDEFINED> instruction: 0x76697372	
strtvs	r2, [r8], -r5, ror #16		
mcrcc	9, 1, r2, cr13, cr0, {3}		
cmnvs	pc, #24320	; 0x5f00	
eoreq	r2, r9, fp, ror #18		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
cmpmi	r5, pc, asr r1		
subspl	r5, r3, r4, asr #30		
svcpl	0x00305f49		
strbcc	r5, [r9], #-2113	; 0xfffff7bf	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
eorseq	r2, r0, r2, asr r0		
svcpl	0x00545358		
movtpl	r4, #7238	; 0x1c46	
cmpmi	r0, r8, asr #30		
mrcmi	4, 2, r5, cr15, cr2, {2}		
cmppl	pc, #1325400064	; 0x4f000000	
svcmi	0x00505055		
strbmi	r5, [r5], #-1106	; 0xfffffbae	
teqcc	r1, #32, 2		
svcpl	0x00004c31		
mcrmi	5, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
cmpcc	r4, r1, asr #6		
ldmdbpl	r4, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
svcvs	0x00687320		
strvc	r7, [r0, #-1138]!	; 0xfffffb8e	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbseq	r6, r4, r9, ror #28		
svcpl	0x00545358		
svcpl	0x00495053		
strbmi	r4, [r3, #-1362]	; 0xfffffaae	
svcpl	0x00455649		
subpl	r5, r5, #82837504	; 0x4f00000	
subcs	r5, lr, r2, asr r5		
ldrtcc	r3, [r5], #-305	; 0xfffffecf	
strbmi	r5, [ip], #-3840	; 0xfffff100	
ldrbmi	r4, [pc, #-3138]	; da62 <SLCRlockKey+0x63e7>	
submi	r5, r4, #324	; 0x144	
eorseq	r2, r1, ip, asr #32		
subpl	r5, r1, #88	; 0x58	
cmppl	r5, #6225920	; 0x5f0000	
svcpl	0x00535042		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldrbpl	r5, [pc, #-848]	; e374 <SLCRUnlockKey+0x467>	
svcpl	0x00304253		
svcpl	0x00544e49		
strvc	r4, [r0], #-1097	; 0xfffffbb7	
rsbsvc	r7, r0, pc, ror #10		
svcpl	0x00287265		
eorcs	r6, r9, pc, asr r3		
stmdavc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmnvc	lr, #116, 10	; 0x1d000000	
svcpl	0x006e6f69		
blvc	a16868 <__undef_stack+0x8ffd08>		
ldrbvc	r5, [pc], #-3872	; e6f0 <SLCRUnlockKey+0x7e3>	
svcvs	0x00657079		
subscs	r5, pc, r6, ror #30		
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x005f2029		
eorscs	r2, sp, r8, ror r0		
cmpvs	pc, #40, 30	; 0xa0	
stmdbvs	r0!, {r0, r3, r5, r8, r9, fp, ip, sp}		
		; <UNDEFINED> instruction: 0x776f6c73	
stmdacs	r0!, {r0, r2, r5, r6, r9, ip, sp, lr}		
ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdacs	r0!, {r5, r8, r9, sl, fp, ip, sp}		
ldmdbcs	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
ldmdavc	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
strcs	r2, [r0, -r0, lsr #26]!		
blcs	8184b0 <__undef_stack+0x701950>		
strbcs	r2, [r1, -r0, lsr #14]		
stmdacs	r0!, {r5, r9, fp, ip, sp}		
ldmdbcs	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
ldmdavc	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
eoreq	r7, r9, fp, lsr sp		
mcrmi	15, 2, r5, cr7, cr15, {2}		
svcpl	0x005f4355		
stmdapl	r0, {r5, sl, ip, sp}		
svcpl	0x00524150		
svcpl	0x00495841		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x00305f52		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtcc	r3, [r8], #-32	; 0xffffffe0	
eorscc	r3, r0, r2, lsr r8		
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
cmpmi	r5, pc, asr r1		
subspl	r5, r3, r4, asr #30		
svcpl	0x00305f49		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
mcrrmi	15, 5, r5, r6, cr15		
strbmi	r5, [r4, #-3924]	; 0xfffff0ac	
ldclmi	15, cr4, [r2, #-312]	; 0xfffffec8	
mcrmi	13, 2, r4, cr9, cr15, {2}		
teqcc	r0, pc, asr pc		
teqcc	r0, lr, lsr #8		
ldrtcc	r3, [r8], #-2354	; 0xfffff6ce	
eorscc	r3, r3, #905969664	; 0x36000000	
		; <UNDEFINED> instruction: 0x37313834	
strtcc	r6, [sp], #-1329	; 0xfffffacf	
stmdapl	r0, {r0, r2, r4, r5, r9, sl, lr}		
ldrbmi	r5, [pc], #-1107	; e7c0 <SLCRUnlockKey+0x8b3>	
svcpl	0x00415441		
ldrbpl	r4, [r3], #-3916	; 0xfffff0b4	
lfmmi	f3, 4, [r6], #-128	; 0xffffff80	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
ldmdbmi	r3, {r0, r6, r8, r9, sl, fp, ip, lr}^		
subsmi	r4, pc, #1291845632	; 0x4d000000	
stmdacs	r0!, {r0, r3, r6, sl, ip, lr}		
stmdapl	r0, {r4, r5, r8, fp, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
svcmi	0x00525f52		
svcpl	0x00444e55		
subpl	r4, r1, #327155712	; 0x13800000	
subscs	r5, r4, r5, asr #6		
stccc	0, cr3, [r0], #-160	; 0xffffff60	
eorscc	r2, r2, #60	; 0x3c	
cmnvc	r9, #41	; 0x29	
strbvc	r6, [lr, #-3169]!	; 0xfffff39f	
svcpl	0x005f286d		
stmdacs	r0!, {r0, r1, r5, r6, r8, fp, sp}		
strbtvc	r5, [r3], #-3935	; 0xfffff0a1	
svcpl	0x00657079		
blvs	1bea5d4 <__undef_stack+0x1ad3a74>		
svcpl	0x00287075		
		; <UNDEFINED> instruction: 0x2629635f	
mrrcvc	15, 2, r5, r5, cr8	; <UNPREDICTABLE>	
svcpl	0x007c4c5f		
eoreq	r2, r9, lr, asr #18		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
lfmmi	f3, 2, [pc, #-204]	; e778 <SLCRUnlockKey+0x86b>	
svcpl	0x00205841		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
movtpl	r4, #5727	; 0x165f	
svcpl	0x00323354		
svcpl	0x0058414d		
subspl	r0, r8, #95	; 0x5f	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
subpl	r5, r2, #84, 8	; 0x54000000	
eorvc	r2, r2, r0, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #4		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #32		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
svcpl	0x0058414d		
subscs	r4, r8, sp, asr #2		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	sp, lr, asr #8		
cmpmi	sp, r8, asr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
cmpcc	r4, #67108865	; 0x4000001	
ldmdbpl	r4, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
cdpvs	0, 6, cr2, cr9, cr7, {3}		
svcvs	0x00680074		
mcrvs	13, 3, r6, cr1, cr7, {3}		
ldclcs	8, cr2, [r8], #-484	; 0xfffffe1c	
stmdacs	r0!, {r0, r3, r4, r5, r6, r8, fp, sp}		
ldmdbcs	r8!, {r3, r5, fp, sp}^		
stmdbvc	r8!, {r0, r1, r3, r5, fp, sp}		
ldmdbcs	r1!, {r0, r3, r5, r8, sl, fp, sp}		
stmdbvc	r8!, {r0, r3, r5, r8, r9, sl, fp, sp}		
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00495053		
stmdapl	r1, {r4, r5, r8, r9, sl, fp, ip, lr}^		
ldmdami	pc, {r0, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
svcpl	0x005f0030		
svcpl	0x004d5241		
stmdami	r3, {r0, r6, r9, ip, lr}^		
cmpmi	r3, pc, asr r9		
strbpl	r5, [r8, #-1119]	; 0xfffffba1	
eorcc	r4, r0, #-805306364	; 0xd0000004	
cmpmi	r4, #0, 16		
subspl	r4, r3, #2080374785	; 0x7c000001	
cmpmi	pc, pc, asr ip	; <UNPREDICTABLE>	
cmpmi	sp, r4, asr #30		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, #48	; 0x30	
subspl	r0, r8, r0, lsr r0		
subspl	r5, pc, r1, asr #4		
subspl	r3, pc, #21757952	; 0x14c0000	
cmpcc	pc, r1, asr #26		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
		; <UNDEFINED> instruction: 0x46467830	
strbmi	r4, [r6], -r6, asr #12		
svcpl	0x00004646		
stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
ldmdacs	r2!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
stmdacs	r0!, {r3, r4, r5, r6, r8, fp, sp}		
stccs	8, cr7, [r9, #-160]!	; 0xffffff60	
ldrbtvc	r5, [r3], #-3902	; 0xfffff0c2	
stmdbcs	lr!, {r2, r5, r6, r8, fp, sp, lr}^		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
strbpl	r5, [r5], #-3895	; 0xfffff0c9	
cdpmi	5, 5, cr4, cr2, cr8, {2}		
subscc	r5, pc, r5, asr #8		
strbmi	r4, [lr, #-1375]	; 0xfffffaa1	
mrrcmi	15, 5, r5, r3, cr4		
cmpcc	pc, r3, asr #4		
ldcmi	0, cr3, [r0, #-192]!	; 0xffffff40	
svcpl	0x00535042		
cmpcc	r6, r4, asr #18		
svcpl	0x00003120		
movtmi	r4, #64607	; 0xfc5f	
cdpmi	15, 4, cr5, cr9, cr11, {2}		
subspl	r5, pc, #1224736768	; 0x49000000	
subspl	r4, r5, #335544321	; 0x14000001	
ldrbmi	r4, [r6, #-2387]	; 0xfffff6ad	
cmnvs	ip, r8, lsr #6		
stcvs	3, cr7, [ip], #-460	; 0xfffffe34	
stmdbcs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
cmnvs	r4, r0, lsr #6		
rsbcs	r6, r3, r4, ror r9		
rsbscs	r6, r4, r9, ror #28		
blvs	18ea780 <__undef_stack+0x17d3c20>		
eorcc	r3, r0, r0, lsr #26		
subspl	r0, r8, #59	; 0x3b	
ldrbmi	r4, [pc, -r5, asr #14]		
eorscs	r5, r8, r0, asr r2		
svcpl	0x00003872		
cfldr64mi	mvdx4, [r7], {78}	; 0x4e	
cmppl	pc, #-1879048188	; 0x90000004	
svcmi	0x00494454		
eoreq	r4, r0, pc, asr r8		
		; <UNDEFINED> instruction: 0x67735f5f	
svcpl	0x00637465		
svcpl	0x005f2872		
cfldrdcs	mvd7, [r2], #-448	; 0xfffffe40	
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpvc	pc, #32, 30	; 0x80	
cmnvs	r4, #432013312	; 0x19c00000	
		; <UNDEFINED> instruction: 0x7761725f	
svcpl	0x0028725f		
rsbsvc	r7, r4, #95	; 0x5f	
svcpl	0x005f202c		
stmdapl	r0, {r4, r5, r6, r8, fp, sp}		
svcpl	0x00524150		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00544457		
svcpl	0x004d554e		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
strbmi	r4, [r3, #-3649]	; 0xfffff1bf	
eorseq	r2, r1, r3, asr r0		
subpl	r5, r1, #88	; 0x58	
subpl	r5, r7, pc, asr r8		
cmppl	r0, #292	; 0x124	
ldrbmi	r3, [pc], #-95	; ea50 <SLCRUnlockKey+0xb43>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsr #16		
cmppl	r0, #328	; 0x148	
subpl	r5, r7, r7, lsr pc		
subscc	r4, pc, r9, asr #30		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
stmdapl	r0, {r0, r3, r6, sl, lr}		
ldrbmi	r6, [pc], #-3177	; ea78 <SLCRUnlockKey+0xb6b>	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
cmnvc	r9, #1694498816	; 0x65000000	
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
stmdbvs	lr!, {r8, fp, sp, lr}^		
cmnvs	r5, r4, ror pc		
strvs	r7, [r0], #-1138	; 0xfffffb8e	
rsbvs	r7, r1, #-1543503871	; 0xa4000001	
cmpvs	pc, #108, 10	; 0x1b000000	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
mcrcs	0, 1, r0, cr14, cr3, {3}		
cmnvs	r2, #-1140850688	; 0xbc000000	
cmnvs	ip, pc, lsr #32		
rsbvc	r6, pc, #116, 12	; 0x7400000	
rsbeq	r2, r3, sp, ror #28		
svcpl	0x004c4958		
stmdami	r3, {r0, r1, r6, r8, lr}^		
subcs	r5, r8, r5, asr #30		
cmnvs	lr, r0, lsl #10		
svcpl	0x00656c62		
stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^		
stmdapl	r0, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
ldmdbmi	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
cmnvc	r9, #1694498816	; 0x65000000	
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
stmdavc	r5, {fp, ip, lr}^		
ldrbvs	r5, [r6, #-3939]	; 0xfffff09d	
rsbvc	r7, pc, #1660944384	; 0x63000000	
stfvse	f6, [r2], #-336	; 0xfffffeb0	
strbtvc	r4, [lr], #-1381	; 0xfffffa9b	
stmdapl	r0, {r1, r4, r5, r6, r8, fp, ip, sp, lr}		
svcpl	0x00637845		
strbtvc	r6, [r3], #-1366	; 0xfffffaaa	
cmpvs	r4, pc, ror #4		
rsbeq	r6, r5, r2, ror #24		
		; <UNDEFINED> instruction: 0x66657250	
stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^		
rsbvc	r6, pc, #268435460	; 0x10000004	
strbtvc	r4, [lr], #-2420	; 0xfffff68c	
ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b	
stmdbmi	r0, {r4, r5, r6, sl, ip, sp, lr}		
mcrvs	1, 2, r5, cr9, cr2, {2}		
rsbsvc	r6, r2, #116, 10	; 0x1d000000	
rsbseq	r7, r4, r5, ror r0		
cmnvs	r4, r4, asr #2		
rsbvc	r6, pc, #268435460	; 0x10000004	
strbtvc	r4, [lr], #-2420	; 0xfffff68c	
ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b	
strmi	r7, [r0], #-1136	; 0xfffffb90	
rsbeq	r7, r1, r1, ror #8		
svcpl	0x006c6958		
strbvs	r7, [r3, #-2117]!	; 0xfffff7bb	
svcvs	0x00697470		
cdpvs	8, 6, cr4, cr1, cr14, {3}		
rsbvc	r6, r5, #100, 24	; 0x6400	
cmppl	r9, r0, lsl #12		
ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7	
rsbsvc	r7, r5, r2, ror r2		
mcrmi	0, 2, r0, cr7, cr4, {3}		
subcs	r2, r3, r5, asr r0		
mrccs	14, 1, r2, cr9, cr4, {1}		
stcvs	0, cr2, [sp, #-196]!	; 0xffffff3c	
stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^		
ldfvse	f6, [r2, #-244]!	; 0xffffff0c	
teqvs	sp, r6, ror r7		
strbtvs	r2, [sp], -r0, lsr #26		
strbtvc	r6, [r1], #-3948	; 0xfffff094	
stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^		
		; <UNDEFINED> instruction: 0x666f733d	
stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30	
ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68	
cdpvs	5, 6, cr6, cr15, cr14, {3}		
rsbcs	r2, r7, r0, lsr #26		
eorseq	r4, r2, sp, lsr #30		
ldrbvs	r3, [ip], #-2627	; 0xfffff5bd	
strbvs	r7, [r9, -r5, ror #6]!		
eorscc	r7, r2, lr, ror #6		
subsvc	r3, ip, r1, lsr r5		
strbvs	r6, [sl, #-3954]!	; 0xfffff08e	
cmpcc	pc, r3, ror #8		
svcvs	0x0072705c		
strbtvc	r6, [r3], #-1386	; 0xfffffa96	
teqvc	lr, #-1073741801	; 0xc0000017	
vldrmi	d22, [ip, #-400]	; 0xfffffe70	
mcrrvs	13, 7, r4, r3, cr8		
cmnmi	fp, #-1140850687	; 0xbc000001	
strbvs	r6, [ip, #-889]!	; 0xfffffc87	
cmnvc	r2, #460	; 0x1cc	
cmnvc	r0, #112, 24	; 0x7000	
svcvs	0x00635f37		
stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^		
subscc	r3, pc, r1, ror #18		
rsbvs	r6, r9, #92, 24	; 0x5c00	
sfmpl	f7, 2, [r3], #-460	; 0xfffffe34	
mcrvs	4, 3, r7, cr1, cr3, {3}		
svcvs	0x006c6164		
ldrbvc	r6, [pc], -lr, ror #10		
ldcpl	15, cr5, [r2], #-208	; 0xffffff30	
rsbeq	r7, r3, r3, ror r2		
mcrvs	7, 2, r5, cr9, cr3, {2}		
rsbsvc	r6, r2, #116, 10	; 0x1d000000	
rsbseq	r7, r4, r5, ror r0		
strbtvc	r6, [r3], #-1398	; 0xfffffa8a	
cdpcs	2, 7, cr7, cr3, cr15, {3}		
ldmdbvs	r8, {r0, r1, r5, r6}^		
subcc	r5, ip, #108, 30	; 0x1b0	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
strbvc	r4, [ip, #-1637]!	; 0xfffff99b	
stmdbvs	ip, {r0, r1, r4, r5, r6, fp, sp, lr}^		
movwvc	r6, #1390	; 0x56e	
blvs	18e7204 <__undef_stack+0x17d06a4>		
cmnvs	r4, pc, asr r3		
movwpl	r7, #1138	; 0x472	
cdpvs	4, 4, cr7, cr9, cr5, {3}		
rsbseq	r6, r8, r4, ror #10		
rsbsvc	r7, r2, #415236096	; 0x18c00000	
blvs	1ce7200 <__undef_stack+0x1bd06a0>		
stclvs	8, cr5, [r9], #-0		
ldrtmi	r4, [r1], #-3167	; 0xfffff3a1	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
cmnvs	lr, r5, ror #10		
rsbeq	r6, r5, r2, ror #24		
svcpl	0x006c6958		
movtmi	r3, #16716	; 0x414c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvc	r5, #17920	; 0x4600	
cdpvs	2, 6, cr5, cr1, cr8, {3}		
movwmi	r6, #1383	; 0x567	
rsbpl	r6, r4, #1884160	; 0x1cc000	
stcmi	7, cr6, [r0], {101}	; 0x65	
svcmi	0x00434332		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
ldmdbvs	r8, {r2, r4, r5, r6}^		
movtmi	r5, #40812	; 0x9f6c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r6, r9, asr #28		
cmnvs	r4, ip, ror #18		
cmpvs	r2, r4, ror r5		
rsbeq	r6, r5, lr, ror #14		
svcpl	0x006c6958		
movtmi	r3, #16716	; 0x414c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r3, r4, asr #18		
rsbeq	r6, r5, r2, ror #24		
svcpl	0x006c6958		
cmnvs	r1, #68, 6	; 0x10000001	
cdpvs	5, 4, cr6, cr9, cr8, {3}		
stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
strbvs	r6, [lr, #-2380]!	; 0xfffff6b4	
ldrbtvc	r5, [r3], #-3840	; 0xfffff100	
svcpl	0x006b6361		
rsbeq	r6, r4, r5, ror #28		
ldrbvs	r3, [r2, #-1859]	; 0xfffff8bd	
ldmdbvs	r8, {r0, r1, r2, r5, r6}^		
subcc	r5, ip, #108, 30	; 0x1b0	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
strbvc	r4, [ip, #-1637]!	; 0xfffff99b	
cmpvs	r2, r3, ror r8		
rsbeq	r6, r5, lr, ror #14		
svcpl	0x006c6958		
cmpvs	r3, ip, asr #4		
stmdbmi	r5!, {r0, r1, r5, r6, fp, sp, lr}^		
stclvs	6, cr7, [r1], #-440	; 0xfffffe48	
strbtvc	r6, [r1], #-1129	; 0xfffffb97	
cdpvs	12, 6, cr4, cr9, cr5, {3}		
strbvc	r0, [lr, #-101]	; 0xffffff9b	
strbtvc	r5, [r5], #-877	; 0xfffffc93	
cfstrdvs	mvd7, [r5, #-0]		
strbtvs	r6, [lr], #-1392	; 0xfffffa90	
cmnvs	r1, #0, 6		
ldmdbvs	r3, {r3, r5, r6, r8, sl, sp, lr}^		
stmdapl	r0, {r1, r3, r4, r5, r6, r8, sl, sp, lr}		
ldrbmi	r6, [pc], #-3177	; ed30 <SLCRUnlockKey+0xe23>	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
svcvs	0x00745365		
stmdbvs	ip, {r1, r4, r5, r6, r8, sl, sp, lr}^		
movwvs	r6, #1390	; 0x56e	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
strbvs	r6, [lr, #-2412]!	; 0xfffff694	
cdpvs	12, 6, cr4, cr9, cr0, {0}		
bvc	1a63ae4 <__undef_stack+0x194cf84>		
strbvc	r0, [r3], #-101	; 0xffffff9b	
ldrbvs	r6, [r2, #-3186]	; 0xfffff38e	
strbvc	r0, [lr, #-103]	; 0xffffff99	
stmdbvc	r1!, {r0, r2, r3, r5, r6, r8, r9, sl, ip, lr}^		
ldmdbvs	r8, {r0, r1, r4, r5, r6}^		
movtmi	r5, #20332	; 0x4f6c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r6, r9, asr #28		
cmnvs	r4, ip, ror #18		
cmpvs	r2, r4, ror r5		
rsbeq	r6, r5, lr, ror #14		
svcpl	0x006c6958		
cmpvs	r3, ip, asr #4		
strbtmi	r6, [r5], #-2147	; 0xfffff79d	
rsbvs	r7, r1, #-1543503871	; 0xa4000001	
stmdapl	r0, {r2, r3, r5, r6, r8, sl, sp, lr}		
ldrbmi	r6, [pc], #-3177	; ed94 <SLCRUnlockKey+0xe87>	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
cmnvs	lr, r5, ror #10		
rsbeq	r6, r5, r2, ror #24		
svcpl	0x006c6978		
stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^		
rsbeq	r2, r3, r5, ror #28		
svcpl	0x006c6958		
cmnvs	r1, #68, 6	; 0x10000001	
cfstr64vs	mvdx6, [r6], {104}	; 0x68	
rsbpl	r7, r8, #-738197503	; 0xd4000001	
strbvs	r6, [r7, #-3681]!	; 0xfffff19f	
stclvs	8, cr5, [r9], #-0		
cmncc	lr, #1556480	; 0x17c000	
ldmdbvs	r8, {r1, r4, r5}^		
cmpcc	ip, ip, ror #30		
cmnvs	r1, #603979777	; 0x24000001	
cdpvs	5, 4, cr6, cr9, cr8, {3}		
stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
stclvs	8, cr5, [r9], #-0		
ldrtmi	r4, [r1], #-3167	; 0xfffff3a1	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
strbvc	r4, [ip, #-1637]!	; 0xfffff99b	
stmdapl	r0, {r0, r1, r4, r5, r6, fp, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmnvs	r1, #-939524096	; 0xc8000000	
ldrbvc	r6, [r3], #-1384	; 0xfffffa98	
sfmmi	f7, 2, [r5], #-444	; 0xfffffe44	
rsbeq	r6, r5, r9, ror #28		
svcpl	0x006c6958		
movtmi	r3, #16716	; 0x414c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r6, r9, asr #28		
cmnvs	r4, ip, ror #18		
stmdapl	r0, {r2, r4, r5, r6, r8, sl, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmpvs	r3, r1, lsr r9		
stmdbmi	r5!, {r0, r1, r5, r6, fp, sp, lr}^		
stclvs	6, cr7, [r1], #-440	; 0xfffffe48	
strbtvc	r6, [r1], #-1129	; 0xfffffb97	
cdpvs	12, 6, cr4, cr9, cr5, {3}		
ldmdbvs	r8, {r0, r2, r5, r6}^		
cmpcc	ip, ip, ror #30		
cmnvs	r1, #68, 6	; 0x10000001	
cfstr64vs	mvdx6, [r6], {104}	; 0x68	
stclmi	3, cr7, [r8], #-468	; 0xfffffe2c	
rsbeq	r6, r5, r9, ror #28		
movtmi	r3, #12876	; 0x324c	
rsbeq	r6, r7, r2, asr r5		
svcpl	0x006c6958		
cmnvs	r1, #68, 6	; 0x10000001	
cfstr64vs	mvdx6, [r6], {104}	; 0x68	
rsbeq	r7, r8, r5, ror r3		
svcpl	0x006c6958		
cmnvs	r1, #68, 6	; 0x10000001	
cfstr64vs	mvdx6, [r6], {104}	; 0x68	
stclmi	3, cr7, [r8], #-468	; 0xfffffe2c	
rsbeq	r6, r5, r9, ror #28		
svcpl	0x006c6958		
movtmi	r3, #37196	; 0x914c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
rsbvs	r6, r1, #1104	; 0x450	
stmdapl	r0, {r2, r3, r5, r6, r8, sl, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmpvs	r3, r1, lsr r9		
strbtmi	r6, [r5], #-2147	; 0xfffff79d	
rsbvs	r7, r1, #-1543503871	; 0xa4000001	
stmdapl	r0, {r2, r3, r5, r6, r8, sl, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmnvs	r1, #-939524096	; 0xc8000000	
cdpvs	5, 4, cr6, cr9, cr8, {3}		
stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
cfstrdvs	mvd7, [r5, #-0]		
rsbvc	r6, r4, #112, 2		
stclvs	8, cr5, [r9], #-0		
teqmi	r2, #24320	; 0x5f00	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r6, r9, asr #28		
cmnvs	r4, ip, ror #18		
cmpvs	r2, r4, ror r5		
rsbeq	r6, r5, lr, ror #14		
svcpl	0x006c6958		
cmnvs	r1, #603979777	; 0x24000001	
cdpvs	5, 4, cr6, cr9, cr8, {3}		
stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
stclvs	8, cr5, [r9], #-0		
teqmi	r2, #24320	; 0x5f00	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
rsbvs	r6, r1, #1104	; 0x450	
stmdapl	r0, {r2, r3, r5, r6, r8, sl, sp, lr}		
ldrbmi	r6, [pc], #-3177	; ef08 <SLCRUnlockKey+0xffb>	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
strbtvc	r4, [lr], -r5, ror #18		
strbtvs	r6, [r9], #-3169	; 0xfffff39f	
rsbeq	r7, r5, r1, ror #8		
svcpl	0x006c6958		
movtmi	r3, #16716	; 0x414c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r6, r9, asr #28		
cmnvs	r4, ip, ror #18		
stmdbvs	ip, {r2, r4, r5, r6, r8, sl, sp, lr}^		
stmdapl	r0, {r1, r2, r3, r5, r6, r8, sl, sp, lr}		
ldmdbmi	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
strbtvc	r4, [lr], -r5, ror #18		
strbtvs	r6, [r9], #-3169	; 0xfffff39f	
cfstrdmi	mvd7, [r5], #-388	; 0xfffffe7c	
rsbeq	r6, r5, r9, ror #28		
svcpl	0x006c6958		
subsvc	r3, r7, #76, 4	; 0xc0000004	
strbtmi	r7, [r5], #-1129	; 0xfffffb97	
ldrbvs	r6, [r5, -r5, ror #4]!		
cfldrdvs	mvd7, [r2], #-268	; 0xfffffef4	
stclvs	8, cr5, [r9], #-0		
teqmi	r2, #24320	; 0x5f00	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvc	r5, #17920	; 0x4600	
ldmdbvs	r8, {r3, r5, r6}^		
cmpcc	ip, ip, ror #30		
cmnvs	r1, #68, 6	; 0x10000001	
cdpvs	5, 4, cr6, cr9, cr8, {3}		
stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
		; <UNDEFINED> instruction: 0x676e6152	
ldmdbvs	r8, {r0, r2, r5, r6}^		
movtmi	r5, #40812	; 0x9f6c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
rsbvs	r6, r1, #1104	; 0x450	
stmdapl	r0, {r2, r3, r5, r6, r8, sl, sp, lr}		
svcmi	0x005f6c69		
eorscc	r7, r3, #1962934272	; 0x75000000	
cmnvs	r6, r0, lsl #4		
ldmdbvs	r8, {r2, r3, r5, r6}^		
cmpcc	ip, ip, ror #30		
cmnvs	r1, #68, 6	; 0x10000001	
ldrbvc	r6, [r3], #-1384	; 0xfffffa98	
sfmmi	f7, 2, [r5], #-444	; 0xfffffe44	
rsbeq	r6, r5, r9, ror #28		
strbvc	r6, [ip, #-342]!	; 0xfffffeaa	
ldrbtvc	r0, [r3], #-101	; 0xffffff9b	
svcpl	0x006b6361		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
stclvs	8, cr5, [r9], #-0		
ldmdbmi	r1!, {r0, r1, r2, r3, r4, r6, sl, fp, lr}		
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
strbtvc	r4, [lr], -r5, ror #18		
strbtvs	r6, [r9], #-3169	; 0xfffff39f	
rsbpl	r7, r5, #1627389952	; 0x61000000	
strbvs	r6, [r7, #-3681]!	; 0xfffff19f	
ldrbtvc	r5, [r3], #-3840	; 0xfffff100	
rsbeq	r6, fp, r1, ror #6		
ldmdbmi	r9!, {r0, r1, r2, r4, r6, r8, sp, lr}^		
stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^		
stclvs	8, cr5, [r9], #-0		
teqmi	r2, #24320	; 0x5f00	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	lr, #1359872	; 0x14c000	
stclvs	8, cr5, [r9], #-0		
cmnvs	r8, #398458880	; 0x17c00000	
ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^		
ldrbvs	r6, [r2, #-3695]	; 0xfffff191	
ldrbtvc	r6, [r3], #-2407	; 0xfffff699	
cmpvs	r8, r5, ror #4		
strbvs	r6, [ip, #-1134]!	; 0xfffffb92	
ldmdbvs	r8, {r1, r4, r5, r6}^		
cmpvs	r4, ip, ror #30		
subvs	r6, r1, #116, 2		
ldmdami	r4!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^		
stclvs	14, cr6, [r4], #-388	; 0xfffffe7c	
stmdapl	r0, {r0, r2, r5, r6, r9, ip, sp, lr}		
ldrbmi	r6, [pc, #-3177]	; e3df <SLCRUnlockKey+0x4d2>	
rsbvc	r6, r5, r8, ror r3		
mcrvs	9, 3, r6, cr15, cr4, {3}		
strbtvc	r6, [r9], #-3657	; 0xfffff1b7	
stclvs	8, cr5, [r9], #-0		
cmnvs	r8, #398458880	; 0x17c00000	
ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^		
strbvc	r6, [lr, #-3695]	; 0xfffff191	
cmpvs	r8, ip, ror #24		
strbvs	r6, [ip, #-1134]!	; 0xfffffb92	
stmdavc	r5!, {r1, r4, r5, r6}^		
ldrbtvc	r6, [r0], #-1379	; 0xfffffa9d	
svcpl	0x006e6f69		
stmdapl	r0, {r0, r3, r5, r6, sl, sp, lr}		
subspl	r6, pc, r9, ror #24		
strbvs	r6, [r6, #-1394]!	; 0xfffffa8e	
smcmi	34356	; 0x8634	
ldrbtvc	r6, [r2], #-3938	; 0xfffff09e	
strbtvs	r6, [lr], #-328	; 0xfffffeb8	
rsbseq	r6, r2, ip, ror #10		
stclmi	9, cr6, [r5], #-272	; 0xfffffef0	
rsbseq	r6, r0, pc, ror #30		
ldfvse	f6, [r5], #-280	; 0xfffffee8	
cmnvs	r4, r4, ror r3		
rsbseq	r7, r3, r4, ror r5		
svcpl	0x006c6978		
strbvs	r7, [r3, #-2149]!	; 0xfffff79b	
svcvs	0x00697470		
rsbeq	r2, r3, lr, ror #28		
svcpl	0x006c6958		
strbvs	r7, [r3, #-2117]!	; 0xfffff7bb	
svcvs	0x00697470		
sfmvs	f5, 2, [r5, #-440]!	; 0xfffffe48	
stmdami	r5!, {r0, r1, r2, r3, r5, r6, r9, sl, ip, sp, lr}^		
stclvs	14, cr6, [r4], #-388	; 0xfffffe7c	
sfmmi	f7, 4, [r0], {101}	; 0x65	
rsbvc	r5, pc, #29097984	; 0x1bc0000	
strbvs	r0, [r1], #-100	; 0xffffff9c	
stmdapl	r0, {r2, r5, r6, r9, ip, sp, lr}		
ldmdbmi	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
eorsmi	r3, r6, #-2147483621	; 0x8000001b	
stmdbvs	r8, {r0, r2, r6}^		
ldrbtvs	r6, [r2], #-3927	; 0xfffff0a9	
stclvs	8, cr5, [r9], #-0		
ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1	
strbmi	r3, [r2, #-1585]	; 0xfffff9cf	
stclvs	8, cr5, [r9], #-0		
strbtvs	r4, [lr], #-1375	; 0xfffffaa1	
cmnpl	lr, #1073741850	; 0x4000001a	
cmncc	r0, r7, ror r1		
ldmdbvs	r8, {r1, r2, r4, r5}^		
cdpvs	15, 4, cr5, cr5, cr12, {3}		
cdpvs	9, 6, cr6, cr1, cr4, {3}		
rsbvc	r7, r1, r3, asr r7		
stmdapl	r0, {r0, r1, r4, r5, r9, ip, sp}		
svcmi	0x005f6c69		
eorscc	r7, r3, #1962934272	; 0x75000000	
stmdapl	r0, {r1, r6, r8, sl, lr}		
svcmi	0x005f6c69		
		; <UNDEFINED> instruction: 0x36317475	
stclvs	8, cr7, [r9], #-0		
mcrcs	9, 3, r6, cr15, cr15, {2}		
ldrbvs	r0, [r4, #-99]!	; 0xffffff9d	
stmdapl	r0, {r0, r2, r3, r5, r6, ip, sp, lr}		
ldmdbmi	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
eorseq	r3, r6, lr, ror #2		
svcpl	0x006c6958		
eorscc	r6, r3, #1168	; 0x490	
svcmi	0x00004542		
strbvs	r7, [r1], #-1141	; 0xfffffb8b	
cmnvc	r5, #100, 4	; 0x40000006	
svcpl	0x005f0073		
strbtvc	r6, [lr], #-2421	; 0xfffff68b	
ldrbvc	r3, [pc], #-1585	; f16c <SLCRUnlockKey+0x125f>	
stclvs	8, cr5, [r9], #-0		
ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1	
ldmdbvs	r8, {r3, r4, r5}^		
cdpvs	15, 4, cr5, cr9, cr12, {3}		
ldrbvc	r0, [r8], #-56	; 0xffffffc8	
rsbeq	r6, r5, r9, ror #26		
cfstrdvs	mvd7, [r9, #-480]!	; 0xfffffe20	
cdpcs	15, 6, cr5, cr12, cr5, {3}		
ldrbpl	r0, [r8], #-99	; 0xffffff9d	
svcpl	0x00656d69		
ldrbtpl	r6, [r4], #-1351	; 0xfffffab9	
rsbeq	r6, r5, r9, ror #26		
stmdavs	r7!, {r3, r5, r6, r8, fp, sp, lr}^		
ldmdbvs	r4, {fp, ip, lr}^		
cmppl	pc, #457179136	; 0x1b400000	
ldmdbvs	r4, {r0, r2, r5, r6, sl, ip, sp, lr}^		
svcpl	0x0000656d		
strbtvc	r7, [r9], #-2149	; 0xfffff79b	
svcpl	0x0000632e		
strbtvc	r7, [r9], #-2149	; 0xfffff79b	
rsbsvs	r5, r3, #0, 30		
teqvs	lr, #116736	; 0x1c800	
strbvs	r5, [r8, #-3840]!	; 0xfffff100	
ldrbvs	r7, [pc, #-97]	; f16b <SLCRUnlockKey+0x125e>	
movwvs	r6, #1134	; 0x46e	
rsbvc	r6, r4, #1627389952	; 0x61000000	
stmdbvs	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}		
rsbseq	r6, r2, lr, ror #6		
cmnvs	r5, pc, asr r8		
ldrbtvc	r5, [r3], #-3952	; 0xfffff090	
rsbseq	r7, r4, r1, ror #4		
rsbvc	r7, r2, #2080374785	; 0x7c000001	
rsbsvc	r0, r0, #107	; 0x6b	
ldmdavs	pc, {r0, r2, r5, r6, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
rsbseq	r6, r0, r5, ror #2		
cmnvc	pc, #25344	; 0x6300	
rsbeq	r2, r3, r5, ror #28		
svcvs	0x006c635f		
movwvc	r6, #1395	; 0x573	
strbtvc	r5, [sp], #-3956	; 0xfffff08c	
rsbeq	r6, r5, r9, ror #26		
cdpvs	12, 6, cr6, cr9, cr14, {3}		
rsbseq	r5, r4, fp, ror #30		
cmpvs	pc, r3, ror r4	; <UNPREDICTABLE>	
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
ldrbvc	r5, [pc, #-3840]	; e324 <SLCRUnlockKey+0x417>	
ldrbvc	r6, [pc], #-1129	; f228 <SLCRUnlockKey+0x131b>	
svcpl	0x00747300		
cdpvs	12, 6, cr6, cr9, cr14, {3}		
ldrbtvc	r0, [r3], #-107	; 0xffffff95	
bvc	1a6bfb4 <__undef_stack+0x1955454>		
cdpvs	0, 6, cr0, cr9, cr5, {3}		
rsbseq	r5, r4, pc, ror #30		
ldmdbvs	pc, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
movwvc	r6, #3950	; 0xf6e	
rsbsvc	r5, r3, r4, ror pc		
cmncc	r5, r1, ror #4		
svcpl	0x00747300		
rsbvc	r7, r1, #115	; 0x73	
movwvc	r3, #613	; 0x265	
rsbsvc	r5, r3, r4, ror pc		
cmncc	r5, #268435462	; 0x10000006	
svcpl	0x00747300		
rsbvc	r7, r1, #115	; 0x73	
svcpl	0x00003465		
		; <UNDEFINED> instruction: 0x7665645f	
movwvc	r7, #1119	; 0x45f	
stclvs	15, cr5, [r2], #-464	; 0xfffffe30	
cmnvc	fp, #-1140850687	; 0xbc000001	
svcpl	0x00747300		
strbvs	r6, [r4, #-3949]!	; 0xfffff093	
strbtvs	r5, [pc], -r0, lsl #30		
rsbseq	r5, r4, r6, ror #30		
subsvc	r7, pc, #1929379840	; 0x73000000	
rsbseq	r6, r6, r4, ror #10		
cmpvs	pc, #1929379840	; 0x73000000	
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
cfstrdvs	mvd7, [r9, #-0]		
rsbseq	r5, r4, r5, ror #30		
ldrbvc	r7, [pc, #-1139]	; ee39 <SLCRUnlockKey+0xf2c>	
svcpl	0x00006469		
strbtvs	r6, [r9], #-1887	; 0xfffff8a1	
		; <UNDEFINED> instruction: 0x6600745f	
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
svcpl	0x0000632e		
cmnvs	r4, r6, ror #6		
ldrbtvc	r0, [r3], #-116	; 0xffffff8c	
		; <UNDEFINED> instruction: 0x7665645f	
svcpl	0x00747300		
rsbeq	r6, r4, r7, ror #18		
subsvs	r7, pc, #1929379840	; 0x73000000	
ldmdbvs	r3!, {r2, r3, r5, r6, r8, r9, fp, sp, lr}^		
cfstr32vs	mvfx6, [r0, #-488]	; 0xfffffe18	
svcpl	0x0065646f		
cmnvc	r9, #116	; 0x74	
ldmdbvc	r4!, {r0, r5, r6, sl, ip, sp, lr}^		
svcpl	0x0000632e		
strbtvc	r7, [r1], #-873	; 0xfffffc97	
svcpl	0x00007974		
strbvs	r7, [r5, #-876]!	; 0xfffffc94	
svcpl	0x005f006b		
cdpvs	2, 7, cr7, cr2, cr5, {3}		
ldmdavs	r7!, {r0, r1, r2, r3, r5, r6}^		
strbvs	r6, [r3, #-3685]!	; 0xfffff19b	
ldrbvs	r6, [r3, #-3072]!	; 0xfffff400	
teqvs	lr, #103424	; 0x19400	
ldrbvs	r5, [r2, #-3840]!	; 0xfffff100	
andvc	r6, r0, #1627389952	; 0x61000000	
powcssz	f6, f4, f5		
rsbvs	r0, lr, #99	; 0x63	
cmnvc	r5, #2030043136	; 0x79000000	
rsbvs	r6, lr, #0, 18		
rsbeq	r7, r5, r9, ror r4		
ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^		
smlsdxvc	r0, r4, r5, r6		
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
svcvs	0x0000632e		
stmdbvc	r2!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^		
svcpl	0x00006574		
stmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^		
stmdbvs	lr!, {r2, r5, r6, r8, fp, sp, lr}^		
		; <UNDEFINED> instruction: 0x665f0074	
cmnvc	r7, #108, 2		
ldclvs	0, cr0, [pc, #-200]	; f294 <SLCRUnlockKey+0x1387>	
cdpvs	12, 6, cr6, cr5, cr2, {3}		
cmnvs	r4, pc, asr r3		
svcpl	0x00006574		
teqvs	r4, ip, ror #12		
		; <UNDEFINED> instruction: 0x6675625f	
ldrbvc	r5, [pc, -r0, lsl #30]		
svcpl	0x00006863		
cmnvc	r6, #108, 4	; 0xc0000006	
rsbeq	r7, r5, r9, ror #20		
cmnvs	r6, pc, asr pc		
rsbeq	r7, r5, ip, ror #10		
rsbsvs	r5, r3, #380	; 0x17c	
svcpl	0x00006675		
ldrbvc	r6, [r3, #-1394]!	; 0xfffffa8e	
blvs	17ec548 <__undef_stack+0x16d59e8>		
strbtvs	r5, [pc], -r0, lsl #30		
strbtvc	r7, [r5], #-870	; 0xfffffc9a	
cmpvc	pc, #0, 30		
cmpvc	pc, #102	; 0x66	
cmnvs	lr, r9, ror #14		
strbvc	r5, [r2, #-3948]!	; 0xfffff094	
ldrbvc	r0, [pc, -r6, rrx]		
ldrbtvc	r7, [r2], #-867	; 0xfffffc9d	
cmnvc	r2, #7104	; 0x1bc0	
cmnvs	r4, pc, asr r3		
svcpl	0x00006574		
strbvs	r6, [r1, -r6, ror #24]!		
mrrcvs	0, 7, r0, pc, cr3	; <UNPREDICTABLE>	
stclvs	3, cr6, [r1], #-444	; 0xfffffe44	
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
		; <UNDEFINED> instruction: 0x6675625f	
cmpvs	pc, #0, 30		
strbtvc	r7, [lr], #-1391	; 0xfffffa91	
ldrbvc	r5, [pc], #-3840	; f3e4 <SLCRUnlockKey+0x14d7>	
strbtvs	r5, [sp], #-3949	; 0xfffff093	
svcpl	0x00007961		
ldrbvs	r6, [r5, #-3175]!	; 0xfffff399	
rsbvs	r5, sp, #0, 30		
svcvs	0x00747273		
svcpl	0x00736377		
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
subsvc	r0, pc, #101	; 0x65	
svcpl	0x00003834		
svcvs	0x00647473		
svcpl	0x00007475		
stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^		
svcpl	0x00007469		
rsbvc	r6, r5, #6464	; 0x1940	
cmnvs	lr, #432013312	; 0x19c00000	
cmpvs	pc, #121	; 0x79	
strbvs	r7, [ip, #-1142]!	; 0xfffffb8a	
cdpvs	0, 5, cr0, cr15, cr14, {3}		
rsbeq	r7, r6, r2, ror #10		
movtmi	r4, #64607	; 0xfc5f	
ldrbmi	r5, [r2, #-3915]	; 0xfffff0b5	
cmppl	r2, #281018368	; 0x10c00000	
svcpl	0x00455649		
mrcvs	0, 2, r0, cr15, cr4, {2}		
cmnvc	r2, #420	; 0x1a4	
ldrbmi	r5, [pc], -r0, lsl #30		
subeq	r4, r5, r9, asr #24		
strbtvc	r6, [r5], #-1887	; 0xfffff8a1	
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
rsbsvc	r6, r2, #398458880	; 0x17c00000	
ldrbvc	r5, [pc], #-3840	; f460 <SLCRUnlockKey+0x1553>	
stmdbvs	sp!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
cmpvc	pc, #110	; 0x6e	
ldrbvs	r6, [pc], -r9, ror #14		
rsbeq	r6, r3, r5, ror lr		
cmnvs	sp, pc, asr lr		
cmnvs	pc, #108, 24	; 0x6c00	
rsbvc	r5, r6, #0, 30		
stmdbvs	ip!, {r0, r2, r5, r6, r8, sl, sp, lr}^		
svcpl	0x00007473		
cmnvs	r4, r4, ror #2		
cdpvs	15, 6, cr5, cr6, cr0, {0}		
ldclvs	0, cr0, [pc, #-460]	; f2c4 <SLCRUnlockKey+0x13b7>	
cmnvs	r4, r2, ror #6		
svcpl	0x00006574		
svcpl	0x006d745f		
stmdbvc	r1!, {r0, r1, r2, r4, r5, r6, sl, sp, lr}^		
cdpvs	15, 6, cr5, cr6, cr0, {0}		
cmnvc	r7, #268435462	; 0x10000006	
rsbsvc	r6, r2, #0, 10		
teqvs	lr, #440	; 0x1b8	
svcvs	0x006c5f00		
svcpl	0x00006b63		
strbtvc	r7, [ip], #-1389	; 0xfffffa93	
ldrbvc	r5, [pc], #-3840	; f4c0 <SLCRUnlockKey+0x15b3>	
cmnvc	r9, #436	; 0x1b4	
rsbseq	r7, r4, r4, ror #6		
ldrbvs	r6, [r4, #-351]!	; 0xfffffea1	
rsbscc	r6, r4, r8, ror r9		
cdpvs	15, 6, cr5, cr6, cr0, {0}		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
		; <UNDEFINED> instruction: 0x665f0073	
svcpl	0x00736f70		
		; <UNDEFINED> instruction: 0x665f0074	
blvs	18eb298 <__undef_stack+0x17d4738>		
svcpl	0x0000745f		
svcpl	0x006d745f		
rsbeq	r6, r3, r3, ror r5		
ldclvs	15, cr5, [r4, #-380]!	; 0xfffffe84	
strbvc	r6, [pc, #-2143]!	; ec9d <SLCRUnlockKey+0xd90>	
mrcvs	0, 2, r0, cr15, cr2, {3}		
ldrbtvs	r7, [r4], -r5, ror #16		
ldrbtvc	r5, [r3], #-3840	; 0xfffff100	
rsbsvc	r6, r2, #100, 10	; 0x19000000	
ldrbvc	r5, [pc, -r0, lsl #30]		
rsbeq	r6, r2, r3, ror #16		
ldrbvs	r6, [pc, #-2143]	; ecb9 <SLCRUnlockKey+0xdac>	
svcvs	0x006e7272		
cmpvc	pc, #0, 30		
ldrbvs	r6, [r5, #-3175]!	; 0xfffff399	
cdpvs	15, 6, cr5, cr15, cr0, {0}		
ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^		
rsbvc	r5, r1, #116, 30	; 0x1d0	
svcpl	0x00007367		
ldrbtvc	r6, [r2], #-621	; 0xfffffd93	
svcpl	0x0063776f		
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
cmpvs	pc, #101	; 0x65	
strbvc	r7, [r2, #-1142]!	; 0xfffffb8a	
cmpvs	pc, #102	; 0x66	
stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^		
subsvs	r0, pc, #101	; 0x65	
rsbeq	r7, r5, r1, ror #6		
stclvs	6, cr6, [r9], #-380	; 0xfffffe84	
ldrbvs	r0, [pc, -r5, rrx]		
cmnvs	sp, r1, ror #26		
		; <UNDEFINED> instruction: 0x6769735f	
stclvs	7, cr6, [r1, #-440]!	; 0xfffffe48	
cdpvs	15, 7, cr5, cr5, cr0, {0}		
strbtvs	r7, [r5], #-885	; 0xfffffc8b	
mcrvs	2, 3, r7, cr1, cr15, {2}		
ldrbvc	r0, [pc, -r4, rrx]		
svcpl	0x00007364		
rsbeq	r7, sp, pc, asr r4		
strbvc	r7, [lr, #-1375]!	; 0xfffffaa1	
rsbeq	r6, r4, r3, ror r5		
strbtvc	r6, [r2], #-3423	; 0xfffff2a1	
svcpl	0x0063776f		
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
ldclvs	0, cr0, [pc, #-404]	; f408 <SLCRUnlockKey+0x14fb>	
strbvs	r7, [ip, #-610]!	; 0xfffffd9e	
ldrbtvc	r5, [r3], #-3950	; 0xfffff092	
rsbeq	r7, r5, r1, ror #8		
rsbsvc	r6, r5, #2080374785	; 0x7c000001	
strbtvc	r6, [lr], #-1394	; 0xfffffa8e	
strbtvc	r6, [r1], #-863	; 0xfffffca1	
rsbvc	r6, pc, #26476544	; 0x1940000	
ldmdbvs	pc, {r0, r3, r4, r5, r6}^	; <UNPREDICTABLE>	
stmdavc	r3!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f0061		
cmnvs	r5, r3, ror #24		
rsbseq	r7, r0, lr, ror #10		
cmnvc	r2, #6080	; 0x17c0	
ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c	
svcpl	0x0000745f		
stmdbvs	r7!, {r1, r6, r8, fp, sp, lr}^		
svcpl	0x0000746e		
ldrbvc	r6, [r8, -sp, ror #2]!		
svcpl	0x00007364		
svcpl	0x006d745f		
rsbvc	r6, r1, #507510784	; 0x1e400000	
ldrbtvc	r5, [r3], #-3840	; 0xfffff100	
blvs	1bec7c0 <__undef_stack+0x1ad5c60>		
cmnvc	r1, #24320	; 0x5f00	
cmpvc	pc, #116	; 0x74	
rsbeq	r6, r4, r5, ror #10		
mcrvs	2, 3, r7, cr1, cr15, {2}		
eorseq	r3, r8, r4, ror #8		
ldclvs	15, cr5, [r4, #-380]!	; 0xfffffe84	
cmnvs	r4, pc, asr r9		
ldmdbvs	pc, {r0, r3, r4, r5, r6}^	; <UNPREDICTABLE>	
rsbseq	r6, r3, pc, ror #4		
mrrcmi	15, 5, r5, r5, cr15	; <UNPREDICTABLE>	
rsbeq	r6, r7, pc, ror #28		
strbvs	r7, [r5, #-863]!	; 0xfffffca1	
subsvc	r0, pc, #107	; 0x6b	
ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c	
svcpl	0x005f0074		
ldclvs	13, cr6, [pc, #-464]	; f468 <SLCRUnlockKey+0x155b>	
svcpl	0x00006e6f		
rsbeq	r6, r4, r1, ror #8		
cmnvs	lr, #1556480	; 0x17c000	
cdpvs	15, 6, cr5, cr9, cr0, {0}		
ldrbvc	r0, [pc, -r4, rrx]		
cfstrdvs	mvd7, [pc, #-396]!	; f4c4 <SLCRUnlockKey+0x15b7>	
ldrbtvc	r5, [r3], #-3938	; 0xfffff09e	
rsbeq	r7, r5, r1, ror #8		
svcvs	0x0073645f		
mcrvs	8, 3, r6, cr1, cr15, {2}		
rsbeq	r6, r5, r4, ror #24		
teqvc	r5, #95	; 0x5f	
ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^		
svcpl	0x00006e67		
strbtvs	r6, [lr], #-370	; 0xfffffe8e	
stmdavc	r5!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^		
cmpvc	pc, #116	; 0x74	
mcrvs	4, 3, r6, cr9, cr4, {3}		
strbvc	r5, [r3, #-3840]!	; 0xfffff100	
mcrvs	2, 3, r7, cr5, cr2, {3}		
svcvs	0x006c5f74		
strbvs	r6, [ip, #-355]!	; 0xfffffe9d	
ldrbvs	r5, [r2, #-3840]!	; 0xfffff100	
rsbseq	r6, r4, r5, ror #28		
rsbvc	r7, r3, #24903680	; 0x17c0000	
rsbvs	r6, sp, #116, 30	; 0x1d0	
cmnvs	r4, pc, asr r3		
svcpl	0x00006574		
		; <UNDEFINED> instruction: 0x66756275	
cmnvc	r1, #0, 30		
cfstrdvs	mvd7, [r9, #-396]!	; 0xfffffe74	
strbvc	r5, [r2, #-3941]!	; 0xfffff09b	
svcpl	0x005f0066		
mcrrmi	6, 7, r4, r9, cr3		
cdpvs	0, 5, cr0, cr15, cr5, {2}		
stmdapl	r0, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}		
ldrbtvc	r6, [r2], #-341	; 0xfffffeab	
subspl	r7, pc, #80, 6	; 0x40000001	
rsbsmi	r6, r6, #-1811939327	; 0x94000001	
rsbeq	r7, r5, r9, ror r4		
stmdbvc	r2!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
teqvs	lr, #116, 10	; 0x1d000000	
ldrbtvc	r6, [r5], #-3840	; 0xfffff100	
ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e	
stmdapl	r0, {r1, r2, r3, r5, r8, r9, sp, lr}		
ldrbtvc	r6, [r2], #-341	; 0xfffffeab	
cmppl	pc, #80, 6	; 0x40000001	
rsbmi	r6, r4, #1616	; 0x650	
rsbeq	r7, r5, r9, ror r4		
rsbvc	r7, r1, #120, 10	; 0x1e000000	
svcpl	0x00737074		
teqvs	lr, #104, 14	; 0x1a00000	
ldcpl	3, cr4, [sl], #-0		
ldmdbvs	r3!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbscc	r6, r3, #1648	; 0x670	
ldfpls	f3, [r5], #-192	; 0xffffff40	
bvs	1bec0dc <__undef_stack+0x1ad557c>		
svcpl	0x00746365		
rsbsvc	r5, r0, #12544	; 0x3100	
cmnvs	r5, #454656	; 0x6f000	
mrccs	15, 1, r5, cr1, cr4, {3}		
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
movtmi	r7, #55373	; 0xd84d	
blvs	18eb4e8 <__undef_stack+0x17d4988>		
stclvs	9, cr7, [r3], #-268	; 0xfffffef4	
subsvs	r7, pc, #-1811939327	; 0x94000001	
subsvc	r7, ip, r3, ror r0		
cmpvs	pc, #30146560	; 0x1cc0000	
ldrbvs	r7, [r4, #-623]!	; 0xfffffd91	
svcpl	0x00396178		
stmdbvs	ip!, {r4, r5, sl, fp, ip, lr}^		
cmnvs	r2, #-2013265919	; 0x88000001	
rsbvc	r7, r1, #92, 10	; 0x17000000	
svcpl	0x00737074		
subscc	r3, pc, #1610612743	; 0x60000007	
cmnvs	r2, #92, 6	; 0x70000001	
cmpvs	r5, r0, lsl #16		
cmpvc	r0, #1912602624	; 0x72000000	
cmnvc	r5, #-268435451	; 0xf0000005	
strbvc	r7, [r8, -r5, ror #8]		
strbpl	r4, [lr, #-1792]	; 0xfffff900	
strtcc	r4, [r0], #-800	; 0xfffffce0	
teqcc	lr, lr, lsr #18		
cmnvs	sp, r0, lsr #26		
stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38	
strbtvc	r7, [sp], -r1, ror #4		
rsbcs	r2, r1, r7, lsr sp		
stclvs	13, cr6, [r6], #-180	; 0xffffff4c	
ldfcse	f6, [r4, #-444]!	; 0xfffffe44	
sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c	
strbtvc	r6, [r6], #-3955	; 0xfffff08d	
stccs	0, cr7, [r0, #-408]!	; 0xfffffe68	
ldrbvc	r6, [r0, #-1645]!	; 0xfffff993	
svcvs	0x00656e3d		
rsbvc	r2, r6, lr, ror #26		
stccs	6, cr3, [r0, #-196]!	; 0xffffff3c	
svcmi	0x002d2067		
bcc	10d0d24 <__undef_stack+0xfba1c4>		
svcvs	0x00532820		
strbvs	r7, [r3, #-629]!	; 0xfffffd8b	
teqmi	r0, #1867776	; 0x1c8000	
rsbmi	r6, r5, #1862270976	; 0x6f000000	
stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^		
strbtvc	r4, [r9], #-3104	; 0xfffff3e0	
eorscc	r2, r2, r5, rrx		
teqcc	lr, r1, lsr r4		
teqcc	r3, r1, lsr sp		
cdpcs	0, 3, cr2, cr4, cr9, {1}		
eorseq	r2, r1, r9, lsr lr		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r0		
andseq	r0, r0, ip, asr #10		
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, r0		
andseq	r0, r0, r4, ror r5		
andeq	r0, r0, r0, rrx		
strthi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r7], -r8, lsl #10		
stmdahi	r5, {r1, r2, r8, r9, sl, pc}		
bhi	e2454 <SLCRL2cRamConfig+0xc2252>		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x001005d4	
andeq	r0, r0, ip, asr #32		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r0		
mulseq	r0, r0, sl		
andeq	r0, r0, r8, lsr #1		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, ip, ror r0		
andseq	r0, r0, r0, lsr #12		
andeq	r0, r0, r4		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip, ror r0		
andseq	r0, r0, r4, lsr #12		
andeq	r0, r0, r0, lsl r0		
movwhi	r0, #36418	; 0x8e42	
strmi	r8, [r1], #-3586	; 0xfffff1fe	
andeq	ip, lr, lr, asr #7		
andeq	r0, r0, ip		
andeq	r0, r0, ip, ror r0		
andseq	r0, r0, r4, lsr r6		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
andeq	r0, r0, ip, ror r0		
andseq	r0, r0, r8, lsr r6		
andeq	r0, r0, r4		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip, ror r0		
andseq	r0, r0, ip, lsr r6		
andeq	r0, r0, r0, lsl r0		
movwhi	r0, #36418	; 0x8e42	
strmi	r8, [r1], #-3586	; 0xfffff1fe	
andeq	ip, lr, lr, asr #7		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
strdeq	r0, [r0], -r4		
andseq	r0, r0, ip, asr #12		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
strdeq	r0, [r0], -r4		
andseq	r0, r0, r0, ror #12		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
strdeq	r0, [r0], -r4		
andseq	r0, r0, r4, ror r6		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
strdeq	r0, [r0], -r4		
andseq	r0, r0, r8, lsl #13		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
strdeq	r0, [r0], -r4		
mulseq	r0, ip, r6		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r8, lsr #14		
andeq	r0, r0, r4, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, ip, ror #14		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, asr r1		
		; <UNDEFINED> instruction: 0x001007bc	
andeq	r0, r0, r0, asr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r4, asr r1		
		; <UNDEFINED> instruction: 0x001007fc	
andeq	r0, r0, r4, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r0, asr #16		
andeq	r0, r0, r8, asr r0		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, asr r1		
mulseq	r0, r8, r8		
andeq	r0, r0, ip, lsr #1		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r4, asr #18		
andeq	r0, r0, r0, lsr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r4, ror #18		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, ip, ror r9		
andeq	r0, r0, r8, asr #32		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r4, asr #19		
muleq	r0, r4, r0		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r8, asr sl		
andeq	r0, r0, r8, lsl r0		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r0, ror sl		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r8, lsl #21		
andeq	r0, r0, r8, asr #32		
andeq	r0, r0, ip		
andeq	r0, r0, r4, asr r1		
		; <UNDEFINED> instruction: 0x00100ad0	
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r8, ror #21		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r4, lsl #22		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r0, lsr #22		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r8, lsr fp		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r0, asr fp		
andeq	r0, r0, r8, asr #32		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, asr r1		
mulseq	r0, r8, fp		
andeq	r0, r0, r0, asr #32		
movwhi	r0, #36422	; 0x8e46	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, asr r1		
		; <UNDEFINED> instruction: 0x00100bd8	
andeq	r0, r0, r0, lsr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, asr r1		
		; <UNDEFINED> instruction: 0x00100bf8	
andeq	r0, r0, r0, lsr r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r8, lsr #24		
strheq	r0, [r0], -r0	; <UNPREDICTABLE>	
strhi	r0, [r8], #-3652	; 0xfffff1bc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r4, asr r1		
		; <UNDEFINED> instruction: 0x00100cd8	
andeq	r0, r0, r0, lsl r0		
movwhi	r0, #36418	; 0x8e42	
strmi	r8, [r1], #-3586	; 0xfffff1fe	
andeq	ip, lr, lr, asr #7		
andeq	r0, r0, ip		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r8, ror #25		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r4, lsl #26		
andeq	r0, r0, ip, lsl r0		
movwhi	r0, #36422	; 0x8e46	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r0, lsr #26		
andeq	r0, r0, r4, ror r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, asr r1		
mulseq	r0, r4, sp		
andeq	r0, r0, r4, rrx		
strhi	r0, [r8], #-3656	; 0xfffff1b8	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, asr r1		
		; <UNDEFINED> instruction: 0x00100df8	
andeq	r0, r0, r0, lsr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r8, lsl lr		
andeq	r0, r0, r0, asr #32		
movwhi	r0, #36420	; 0x8e44	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r8, asr lr		
andeq	r0, r0, ip, lsl r0		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r4, ror lr		
andeq	r0, r0, r4, lsr #32		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, asr r1		
mulseq	r0, r8, lr		
andeq	r0, r0, r0, lsr r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, asr r1		
andseq	r0, r0, r8, asr #29		
andeq	r0, r0, r4, lsl r1		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, asr r1		
		; <UNDEFINED> instruction: 0x00100fdc	
andeq	r0, r0, r8, rrx		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, asr r1		
andseq	r1, r0, r4, asr #32		
andeq	r0, r0, r4, lsl #1		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, asr r1		
andseq	r1, r0, r8, asr #1		
andeq	r0, r0, ip, lsl r0		
movwhi	r0, #36422	; 0x8e46	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsr #9		
andseq	r1, r0, r4, ror #1		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsr #9		
andseq	r1, r0, r8, ror #1		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsr #9		
ldrsheq	r1, [r0], -r0		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsr #9		
ldrsheq	r1, [r0], -r8		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsr #9		
ldrsheq	r1, [r0], -ip		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsr #9		
andseq	r1, r0, r4, lsl r1		
andeq	r0, r0, r4, lsr #32		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsl r5		
andseq	r1, r0, r8, lsr r1		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsl r5		
andseq	r1, r0, r0, asr #2		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsl r5		
andseq	r1, r0, r8, asr #2		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsl r5		
andseq	r1, r0, r0, asr r1		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsl r5		
andseq	r1, r0, r8, asr r1		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsl r5		
andseq	r1, r0, r0, ror #2		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsl r5		
andseq	r1, r0, r8, ror #2		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsl r5		
andseq	r1, r0, r8, ror r1		
andeq	r0, r0, r4, lsr #32		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsl r5		
mulseq	r0, ip, r1		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsl r5		
andseq	r1, r0, r8, lsr #3		
andeq	r0, r0, r4, lsr #32		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsl r5		
andseq	r1, r0, ip, asr #3		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsl r5		
		; <UNDEFINED> instruction: 0x001011d8	
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, ip, ror #11		
		; <UNDEFINED> instruction: 0x001011f8	
andeq	r0, r0, r0, asr r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
strvs	r8, [r1], #-3586	; 0xfffff1fe	
strbgt	ip, [r5], #1742	; 0x6ce	
andeq	r0, r0, lr		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip, ror #11		
andseq	r1, r0, r8, asr #4		
andeq	r0, r0, r0, asr r0		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r1], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r0, asr #12		
		; <UNDEFINED> instruction: 0x001012d8	
andeq	r0, r0, ip, ror #3		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r0, ror #12		
andseq	r1, r0, r8, ror #9		
andeq	r0, r0, r4, lsr r0		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, r8, lsl #13		
andseq	r1, r0, ip, lsl r5		
andeq	r0, r0, r0, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
stcpl	14, cr8, [r1], {2}		
bicgt	ip, r4, #864026624	; 0x33800000	
andeq	r0, r0, lr		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
		; <UNDEFINED> instruction: 0x000006bc	
andseq	r1, r0, ip, asr r5		
andeq	r0, r0, r8, ror r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsr #32		
andeq	r0, r0, r8, ror #13		
		; <UNDEFINED> instruction: 0x001015d4	
andeq	r0, r0, r4, lsr r0		
tsthi	ip, r2, asr #28		
movwhi	r8, #8707	; 0x2203	
andne	r4, lr, r1, lsl #4		
cdpeq	4, 4, cr0, cr2, cr14, {4}		
andne	r4, lr, r8, lsl lr		
stceq	14, cr12, [lr], {66}	; 0x42	
bicgt	ip, r2, r2, asr #6		
andeq	r0, r0, lr		
andeq	r0, r0, r0, lsr r0		
andeq	r0, r0, r8, ror #13		
andseq	r1, r0, r8, lsl #12		
andeq	r0, r0, r0, asr #32		
andshi	r0, r0, r2, asr #28		
andhi	r8, r3, #4, 2		
strmi	r8, [r1], -r2, lsl #6		
streq	r1, [lr, #1038]	; 0x40e	
eorpl	r0, r0, r2, asr #28		
cdpgt	4, 4, cr1, cr2, cr14, {0}		
movtgt	r1, #8206	; 0x200e	
acseqdm	f4, f2		
andeq	r0, r0, r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, rrx		
andeq	r0, r0, ip, asr r7		
andseq	r1, r0, r8, asr #12		
andeq	r1, r0, r8, asr #29		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	122ba4 <__undef_stack+0xc044>		
vmlahi.f64	d8, d2, d3		
strcc	r4, [lr], #-1025	; 0xfffffbff	
streq	r5, [sp, #-5]		
andpl	r0, r5, #20736	; 0x5100	
beq	14c1bd0 <__undef_stack+0x13ab070>		
sbceq	r0, r0, #1120	; 0x460	
beq	5e7b8 <SLCRL2cRamConfig+0x3e5b6>		
strbeq	r3, [r2], -lr, lsl #8		
		; <UNDEFINED> instruction: 0x06530652	
mrceq	6, 2, r0, cr1, cr0, {2}		
stmdavs	fp, {r2, r5, r9, lr}		
eorsmi	r0, r4, #10, 28	; 0xa0	
tstpl	r6, r6		
movwpl	r5, #25094	; 0x6206	
bleq	1089804 <__undef_stack+0xf72ca4>		
strcc	r0, [lr], #-2642	; 0xfffff5ae	
ldrbeq	r0, [r0], -r2, asr #12		
		; <UNDEFINED> instruction: 0x06520651	
eormi	r0, r4, #1328	; 0x530	
andeq	r0, r0, fp		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip, asr r7		
andseq	r3, r0, r0, lsl r5		
andeq	r0, r0, r8, lsr #32		
cdphi	14, 0, cr0, cr4, cr6, {2}		
cdpeq	12, 12, cr4, cr14, cr1, {0}		
andeq	r0, r0, r0		
andeq	r0, r0, ip, lsr #32		
andeq	r0, r0, ip, asr r7		
andseq	r3, r0, r8, lsr r5		
andeq	r0, r0, r8, lsr #1		
strthi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r7], -r8, lsl #10		
stmdahi	r5, {r1, r2, r8, r9, sl, pc}		
bhi	e2c2c <SLCRL2cRamConfig+0xc2a2a>		
strmi	r8, [r1], #-3586	; 0xfffff1fe	
strmi	r8, [r9], #-14		
andeq	r8, r9, #917504	; 0xe0000	
eoreq	r0, r0, r8, asr #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r8, lsr #16		
andseq	r3, r0, r0, ror #11		
andeq	r0, r0, r8, asr r1		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r4, asr r8		
andseq	sl, r0, r8, lsr fp		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip, lsr #32		
andeq	r0, r0, r4, asr r8		
andseq	r3, r0, r8, lsr r7		
andeq	r0, r0, r8, ror #2		
strthi	r0, [r4], #-3660	; 0xfffff1b4	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	122cac <__undef_stack+0xc14c>		
vmlahi.f64	d8, d2, d3		
stmdacc	lr, {r0, r9, lr}		
vmlaeq.f32	s16, s20, s4		
andeq	r4, fp, r4, lsr #4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsr #17		
andseq	r3, r0, r0, lsr #17		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, r4, asr #17		
		; <UNDEFINED> instruction: 0x001038b8	
andeq	r0, r0, r4, asr #3		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	122d0c <__undef_stack+0xc1ac>		
vmlahi.f64	d8, d2, d3		
andcc	r4, lr, r1, lsl #4		
strcs	sp, [lr], #-3074	; 0xfffff3fe	
andeq	r0, r0, ip, asr #32		
andeq	r0, r0, r4, asr #17		
andseq	r3, r0, ip, ror sl		
andeq	r1, r0, r4, ror #4		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	122d38 <__undef_stack+0xc1d8>		
vmlahi.f64	d8, d2, d3		
cfstrscs	mvf4, [lr], {1}		
streq	r5, [fp, #-5]		
mcreq	10, 2, r0, cr10, cr1, {2}		
beq	14012d8 <__undef_stack+0x12ea778>		
strbeq	r2, [r2], -lr, lsl #24		
mrceq	6, 2, r0, cr1, cr0, {2}		
movweq	r4, #45604	; 0xb224	
cdpeq	2, 0, cr0, cr10, cr6, {6}		
andpl	r4, r6, ip, lsr #4		
strcs	r5, [lr], #-262	; 0xfffffefa	
andeq	r0, r0, r2, asr #22		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0, asr r9		
andseq	r4, r0, r0, ror #25		
andeq	r0, r0, ip, lsr r2		
ldrhi	r0, [r8], #-3652	; 0xfffff1bc	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, r0, asr r9		
andseq	r4, r0, ip, lsl pc		
andeq	r0, r0, r0, asr r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
strmi	r8, [r1], #-3586	; 0xfffff1fe	
beq	14049d8 <__undef_stack+0x12ede78>		
bleq	10829dc <__undef_stack+0xf6be7c>		
stmdaeq	lr, {r2, r6, r9, fp}		
cdpeq	14, 12, cr12, cr4, cr2, {2}		
andeq	r4, fp, r0, lsl #4		
andeq	r0, r0, ip		
andeq	r0, r0, r0, asr r9		
andseq	r4, r0, ip, ror #30		
andeq	r0, r0, r0, lsr r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0x000009bc	
mulseq	r0, ip, pc	; <UNPREDICTABLE>	
andeq	r0, r0, r8		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0x000009bc	
andseq	r4, r0, r4, lsr #31		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0x000009bc	
andseq	r4, r0, ip, lsr #31		
andeq	r0, r0, ip		
andeq	r0, r0, r8, lsr #32		
		; <UNDEFINED> instruction: 0x000009bc	
		; <UNDEFINED> instruction: 0x00104fb8	
andeq	r0, r0, ip, asr r1		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	122e34 <__undef_stack+0xc2d4>		
vmlahi.f64	d8, d2, d3		
andcc	r4, lr, r1, lsl #20		
strcs	sl, [lr], #-2		
andeq	r0, r0, r8, lsl r0		
		; <UNDEFINED> instruction: 0x000009bc	
andseq	r5, r0, r4, lsl r1		
andeq	r0, r0, ip, asr #32		
ldrhi	r0, [r0], #-3652	; 0xfffff1bc	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
		; <UNDEFINED> instruction: 0x000009bc	
andseq	r5, r0, r0, ror #2		
andeq	r0, r0, r8, ror #1		
ldrhi	r0, [r0], #-3654	; 0xfffff1ba	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0x000009bc	
andseq	r5, r0, r8, asr #4		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0x000009bc	
andseq	r5, r0, r0, ror #4		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0x000009bc	
andseq	r5, r0, r0, ror r2		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0x000009bc	
andseq	r5, r0, r4, ror r2		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0x000009bc	
andseq	r5, r0, r8, ror r2		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0x000009bc	
andseq	r5, r0, ip, ror r2		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0x000009bc	
andseq	r5, r0, r0, lsl #5		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0x000009bc	
mulseq	r0, r8, r2		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0, ror #21		
		; <UNDEFINED> instruction: 0x001052b0	
strdeq	r0, [r0], -ip		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsr #32		
andeq	r0, r0, r0, ror #21		
andseq	r5, r0, ip, lsr #7		
		; <UNDEFINED> instruction: 0x000002b0	
ldrhi	r0, [r0], #-3654	; 0xfffff1ba	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, #2, 28		
		; <UNDEFINED> instruction: 0xc6ce0a7c	
andeq	ip, lr, r5, asr #9		
beq	1c03844 <__undef_stack+0x1aecce4>		
cdpgt	5, 12, cr12, cr6, cr4, {6}		
bleq	1180b7c <__undef_stack+0x106a01c>		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0, asr #22		
andseq	r5, r0, ip, asr r6		
andeq	r0, r0, r8, ror r0		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, r0, asr #22		
		; <UNDEFINED> instruction: 0x001056d4	
andeq	r0, r0, r0, lsl #1		
teqhi	r0, #1056	; 0x420	
strhi	r8, [r7, #-1032]	; 0xfffffbf8	
strhi	r8, [r5, -r6, lsl #12]		
stmdbhi	r3, {r2, fp, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
muleq	r0, r4, fp		
andseq	r5, r0, r4, asr r7		
andeq	r0, r0, r0, lsl #1		
strhi	r0, [r8], #-3658	; 0xfffff1b6	
andvc	r8, r1, r2, lsl #28		
cdpgt	0, 12, cr0, cr4, cr14, {0}		
andeq	r0, r0, ip		
muleq	r0, r4, fp		
		; <UNDEFINED> instruction: 0x001057d4	
andeq	r0, r0, ip		
andeq	r0, r0, ip		
muleq	r0, r4, fp		
andseq	r5, r0, r0, ror #15		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
muleq	r0, r4, fp		
		; <UNDEFINED> instruction: 0x001057f0	
andeq	r0, r0, ip		
andeq	r0, r0, ip		
muleq	r0, r4, fp		
		; <UNDEFINED> instruction: 0x001057fc	
andeq	r0, r0, r8		
andeq	r0, r0, ip		
muleq	r0, r4, fp		
andseq	r5, r0, r4, lsl #16		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
muleq	r0, r4, fp		
andseq	r5, r0, r0, lsl r8		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
muleq	r0, r4, fp		
andseq	r5, r0, r8, lsr #16		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsr r0		
andeq	r0, r0, r0, lsr ip		
andseq	r5, r0, r4, lsr r8		
andeq	r0, r0, r0, ror r1		
ldrhi	r0, [r4], #-3658	; 0xfffff1b6	
strhi	r8, [r4], -r5, lsl #10		
cdphi	7, 0, cr8, cr2, cr3, {0}		
stmdapl	lr, {r0, r9, sl, lr}		
strne	r5, [lr], #-2562	; 0xfffff5fe	
strgt	r0, [r0], #-3650	; 0xfffff1be	
cdpgt	6, 12, cr12, cr7, cr5, {6}		
ldrbhi	r0, [r8], #-3660	; 0xfffff1b4	
strhi	r8, [r4], -r5, lsl #10		
cdphi	7, 0, cr8, cr2, cr3, {0}		
cdpeq	8, 0, cr6, cr10, cr1, {0}		
andeq	r4, fp, r4, lsl r2		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, asr #32		
andeq	r0, r0, r0, lsl #25		
andseq	r5, r0, r4, lsr #19		
andeq	r0, r0, r8, ror r7		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	1230c8 <__undef_stack+0xc568>		
vmlahi.f64	d8, d2, d3		
andcc	r4, lr, r1, lsl #12		
cdpeq	2, 0, cr4, cr10, cr2, {0}		
andeq	r4, fp, #36, 4	; 0x40000002	
strcs	r0, [lr], #-2786	; 0xfffff51e	
beq	17839d4 <__undef_stack+0x166ce74>		
bleq	1089d08 <__undef_stack+0xf731a8>		
cfmadd32eq	mvax0, mvfx8, mvfx10, mvfx2		
strpl	r4, [fp], -r4, lsr #4		
eormi	r0, r4, #10, 28	; 0xa0	
andeq	r0, r0, fp		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
ldrdeq	r0, [r0], -ip		
andseq	r6, r0, r0, asr #13		
strdeq	r0, [r0], -r4		
strhi	r0, [r8], #-3652	; 0xfffff1bc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #26		
		; <UNDEFINED> instruction: 0x001067b4	
andeq	r0, r0, r4		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #26		
		; <UNDEFINED> instruction: 0x001067b8	
andeq	r0, r0, r4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r4, lsr sp		
		; <UNDEFINED> instruction: 0x001067bc	
andeq	r0, r0, ip, lsl #1		
tsthi	r0, #68, 28	; 0x440	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsr sp		
andseq	r6, r0, r8, asr #16		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, lsr #32		
andeq	r0, r0, r4, lsr sp		
andseq	r6, r0, r4, ror #16		
ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
ldrhi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r4], -r5, lsl #10		
cdphi	7, 0, cr8, cr2, cr3, {0}		
andcs	r4, lr, r1, lsl #12		
strne	r0, [lr], #-2678	; 0xfffff58a	
andeq	r0, r0, r2, asr #22		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, r4, lsr sp		
andseq	r6, r0, r4, lsr r9		
andeq	r0, r0, r4, ror #1		
teqhi	r0, #1056	; 0x420	
strhi	r8, [r7, #-1032]	; 0xfffffbf8	
strhi	r8, [r5, -r6, lsl #12]		
stmdbhi	r3, {r2, fp, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsr sp		
andseq	r6, r0, r8, lsl sl		
andeq	r0, r0, r4, rrx		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsr sp		
andseq	r6, r0, ip, ror sl		
muleq	r0, r0, r0		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsr sp		
andseq	r6, r0, ip, lsl #22		
andeq	r0, r0, r0, lsr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, r4, lsr sp		
andseq	r6, r0, ip, lsr #22		
ldrdeq	r0, [r0], -ip		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	12322c <__undef_stack+0xc6cc>		
vmlahi.f64	d8, d2, d3		
stmdacc	lr, {r0, r9, fp, lr}		
strcs	lr, [lr], #-2		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, lsr sp		
andseq	r6, r0, r8, lsl #26		
strdeq	r0, [r0], -ip		
ldrhi	r0, [r8], #-3652	; 0xfffff1bc	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, r4, lsr sp		
andseq	r6, r0, r4, lsl #28		
strdeq	r0, [r0], -ip		
strthi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r7], -r8, lsl #10		
stmdahi	r5, {r1, r2, r8, r9, sl, pc}		
bhi	e3274 <SLCRL2cRamConfig+0xc3072>		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsr sp		
andseq	r6, r0, r0, lsl #30		
andeq	r0, r0, r4, rrx		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, lsr sp		
andseq	r6, r0, r4, ror #30		
andeq	r0, r0, r0, asr #2		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsr sp		
andseq	r7, r0, r4, lsr #1		
andeq	r0, r0, r4, rrx		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, lsr sp		
andseq	r7, r0, r8, lsl #2		
ldrdeq	r0, [r0], -ip		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsr #32		
andeq	r0, r0, r4, lsr sp		
andseq	r7, r0, r4, ror #3		
andeq	r0, r0, r0, lsl #2		
ldrhi	r0, [ip], #-3650	; 0xfffff1be	
strhi	r8, [r6], -r7, lsl #10		
stmdahi	r4, {r0, r2, r8, r9, sl, pc}		
cdphi	9, 0, cr8, cr2, cr3, {0}		
stmdacs	lr, {r0, r9, lr}		
cfmadd32eq	mvax0, mvfx5, mvfx10, mvfx2		
andvs	r4, fp, #28, 4	; 0xc0000001	
andeq	r1, r0, lr, lsl #24		
andeq	r0, r0, r0, lsr r0		
andeq	r0, r0, r4, lsr sp		
andseq	r7, r0, r4, ror #5		
andeq	r0, r0, r8, ror r0		
ldrhi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r4], -r5, lsl #10		
cdphi	7, 0, cr8, cr2, cr3, {0}		
cfstrsne	mvf4, [lr], {1}		
streq	r5, [r7, #-5]		
mcreq	6, 2, r0, cr4, cr1, {2}		
stcne	14, cr6, [lr], {40}	; 0x28	
ldrbeq	r0, [r0], -r2, asr #12		
andseq	r0, r4, r1, asr lr		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsr sp		
andseq	r7, r0, ip, asr r3		
andeq	r0, r0, r8, lsr r0		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsr sp		
mulseq	r0, r4, r3		
andeq	r0, r0, ip, rrx		
strhi	r0, [r8], #-3664	; 0xfffff1b0	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsr sp		
andseq	r7, r0, r0, lsl #8		
andeq	r0, r0, r0, lsl #1		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r0, ror #30		
andseq	r7, r0, r0, lsl #9		
andeq	r0, r0, r0, ror r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r0, lsl #31		
		; <UNDEFINED> instruction: 0x001074f0	
andeq	r0, r0, r8, lsr r0		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip, lsr #31		
andseq	r7, r0, r8, lsr #10		
andeq	r0, r0, r0, lsr r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsr #31		
andseq	r7, r0, r8, asr r5		
andeq	r0, r0, r8		
andeq	r0, r0, r4, lsr #32		
andeq	r0, r0, ip, lsr #31		
andseq	r7, r0, r0, ror #10		
andeq	r0, r0, r4, asr r0		
ldrhi	r0, [r8], #-3652	; 0xfffff1bc	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
strvs	r8, [r1], #-3586	; 0xfffff1fe	
strbgt	ip, [r7], lr, asr #17		
andeq	ip, lr, r5, asr #9		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip, lsr #31		
		; <UNDEFINED> instruction: 0x001075b4	
andeq	r0, r0, ip, lsr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsr #31		
andseq	r7, r0, r0, ror #11		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, r4, lsr r0		
andseq	r7, r0, r0, lsl #20		
andeq	r0, r0, r4, lsr #1		
strthi	r0, [r0], #-3652	; 0xfffff1bc	
strhi	r8, [r7], -r8, lsl #10		
stmdahi	r5, {r1, r2, r8, r9, sl, pc}		
bhi	e3478 <SLCRL2cRamConfig+0xc3276>		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r1, r0, r4, lsr r0		
andseq	r7, r0, r4, lsr #21		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip, lsr r0		
andeq	r1, r0, r4, lsr r0		
andseq	r7, r0, r0, asr #21		
andeq	r1, r0, ip, asr #3		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	1234b0 <__undef_stack+0xc950>		
vmlahi.f64	d8, d2, d3		
stmdale	lr, {r0, sl, lr}		
orreq	r0, r0, r1, lsl #6		
eormi	r0, r4, #10, 28	; 0xa0	
cdpeq	4, 0, cr4, cr10, cr11, {0}		
movweq	r4, #45604	; 0xb224	
mcreq	4, 0, r0, cr10, cr10, {3}		
andeq	r4, fp, r4, lsr #4		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r4, lsr r0		
andseq	r8, r0, ip, lsl #25		
andeq	r0, r0, r8, lsr #32		
cdphi	14, 0, cr0, cr4, cr6, {2}		
cdpeq	12, 12, cr4, cr14, cr1, {0}		
andeq	r0, r0, r0		
andeq	r0, r0, ip, lsr #32		
andeq	r1, r0, r4, lsr r0		
		; <UNDEFINED> instruction: 0x00108cb4	
andeq	r0, r0, r8, lsr #1		
strthi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r7], -r8, lsl #10		
stmdahi	r5, {r1, r2, r8, r9, sl, pc}		
bhi	e3508 <SLCRL2cRamConfig+0xc3306>		
strmi	r8, [r1], #-3586	; 0xfffff1fe	
strmi	r8, [r9], #-14		
andeq	r8, r9, #917504	; 0xe0000	
eoreq	r0, r0, r8, asr #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r4, lsl #2		
andseq	r8, r0, ip, asr sp		
andeq	r0, r0, r0, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r1, r0, r0, lsr r1		
mulseq	r0, ip, sp		
ldrdeq	r0, [r0], -r8		
ldrhi	r0, [r8], #-3654	; 0xfffff1ba	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
andeq	r1, r0, r0, ror #2		
andseq	r8, r0, r4, ror lr		
muleq	r0, r4, r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r8, lsl #3		
andseq	r8, r0, r8, lsl #30		
andeq	r0, r0, r8, lsr r0		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
		; <UNDEFINED> instruction: 0x000011b4	
andseq	r8, r0, r0, asr #30		
strdeq	r0, [r0], -r4		
ldrhi	r0, [r0], #-3656	; 0xfffff1b8	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, #2, 28		
strgt	r0, [r0], #-3694	; 0xfffff192	
sbceq	ip, lr, r5, asr #13		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0x000011b4	
andseq	r9, r0, r4, lsr r0		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr r0		
strdeq	r1, [r0], -r8		
andseq	r9, r0, r8, asr #32		
andeq	r0, r0, r0, asr #2		
ldrhi	r0, [r8], #-3652	; 0xfffff1bc	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
bmi	64a34 <SLCRL2cRamConfig+0x44832>		
andvc	r2, r2, #14		
andsmi	r0, r8, #10, 28	; 0xa0	
cdpeq	8, 0, cr4, cr10, cr11, {0}		
andpl	r4, fp, #24, 4	; 0x80000001	
andeq	r1, r0, lr, lsl #16		
andeq	r0, r0, r0, lsr #32		
strdeq	r1, [r0], -r8		
andseq	r9, r0, r8, lsl #3		
andeq	r0, r0, r8, asr #32		
ldrhi	r0, [r0], #-3654	; 0xfffff1ba	
strhi	r8, [r3], -r4, lsl #10		
stcpl	14, cr8, [r1], {2}		
strbgt	ip, [r5], #1742	; 0x6ce	
andeq	r0, r0, lr		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r0, ror #4		
		; <UNDEFINED> instruction: 0x001091d0	
andeq	r0, r0, ip, lsr r0		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, asr r0		
andeq	r1, r0, ip, lsl #5		
andseq	r9, r0, ip, lsl #4		
andeq	r0, r0, r8, lsr #9		
strthi	r0, [r4], #-3658	; 0xfffff1b6	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	1236d4 <__undef_stack+0xcb74>		
vmlahi.f64	d8, d2, d3		
andcc	r4, lr, r1, lsl #8		
vmlaeq.f32	s8, s20, s4		
strpl	r4, [fp], -r4, lsr #4		
strbgt	r0, [r4, #14]		
stmibgt	r8, {r1, r2, r6, r7, r8, r9, sl, lr, pc}^		
strbmi	ip, [lr], #3018	; 0xbca	
stmibeq	r4, {r1, r2, r3, ip, sp}		
streq	r0, [r6, r5, lsl #17]		
streq	r0, [r8, #1671]	; 0x687	
orreq	r0, sl, #-1996488704	; 0x89000000	
orreq	r0, lr, fp, lsl #5		
cdpeq	0, 0, cr6, cr10, cr2, {0}		
andeq	r4, fp, r4, lsr #4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
strdeq	r1, [r0], -r4		
		; <UNDEFINED> instruction: 0x001096b4	
andeq	r0, r0, r8, lsr r0		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r0, lsr #6		
andseq	r9, r0, ip, ror #13		
andeq	r0, r0, r0, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, ip, asr #6		
andseq	r9, r0, ip, lsr #14		
andeq	r0, r0, ip, lsr #2		
ldrhi	r0, [r0], #-3652	; 0xfffff1bc	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r8, ror r3		
andseq	r9, r0, r8, asr r8		
andeq	r0, r0, r0, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, asr #32		
andeq	r1, r0, r4, lsr #7		
mulseq	r0, r8, r8		
andeq	r0, r0, r8, ror #10		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	1237ec <__undef_stack+0xcc8c>		
vmlahi.f64	d8, d2, d3		
andcc	r4, lr, r1, lsl #8		
cdpeq	14, 0, cr4, cr10, cr2, {0}		
movweq	r4, #45604	; 0xb224	
mcreq	1, 0, r0, cr10, cr6, {3}		
blgt	ff391c80 <LRemap+0x1391c71>		
strbgt	ip, [r8, sl, asr #19]		
cdpeq	5, 12, cr12, cr4, cr6, {6}		
andeq	r4, fp, r0, lsl #4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
strdeq	r1, [r0], -r8		
andseq	r9, r0, r0, lsl #28		
andeq	r0, r0, ip, lsr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andpl	r8, r1, #2, 28		
bicgt	ip, r4, #864026624	; 0x33800000	
andeq	r0, r0, lr		
andeq	r0, r0, r0, lsr #32		
strdeq	r1, [r0], -r8		
andseq	r9, r0, ip, lsr #28		
strdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
ldrhi	r0, [r0], #-3662	; 0xfffff1b2	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, #2, 28		
strbgt	ip, [r6, #3688]	; 0xe68	
andeq	r0, r0, r4, asr #29		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r0, asr r4		
andseq	r9, r0, ip, lsl pc		
andeq	r0, r0, r4, lsr #2		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r1, r0, r0, asr r4		
andseq	sl, r0, r0, asr #32		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsr #32		
andeq	r1, r0, ip, lsl #9		
andseq	sl, r0, r8, asr r0		
andeq	r0, r0, ip, lsl #1		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
strmi	r8, [r1], #-3586	; 0xfffff1fe	
beq	1a0d4fc <__undef_stack+0x18f699c>		
bleq	1087500 <__undef_stack+0xf709a0>		
andeq	r0, r0, r4, lsr #32		
andeq	r1, r0, ip, lsl #9		
andseq	sl, r0, r4, ror #1		
muleq	r0, r4, r0		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
stmdami	r1, {r1, r9, sl, fp, pc}		
beq	1a0d524 <__undef_stack+0x18f69c4>		
bleq	1087528 <__undef_stack+0xf709c8>		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, ip, ror #9		
andseq	sl, r0, r8, ror r1		
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, r4, lsr #32		
andeq	r1, r0, ip, ror #9		
andseq	sl, r0, r0, lsr #3		
andeq	r0, r0, r8, asr #32		
ldrhi	r0, [r8], #-3652	; 0xfffff1bc	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
strmi	r8, [r1], #-3586	; 0xfffff1fe	
cdpeq	0, 5, cr2, cr10, cr14, {0}		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, r4, lsr r5		
andseq	sl, r0, r8, ror #3		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, r4, asr r5		
andseq	sl, r0, ip, ror #3		
andeq	r0, r0, ip, lsr r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, r4, ror r5		
andseq	sl, r0, r8, lsr #4		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
muleq	r0, r4, r5		
andseq	sl, r0, r0, lsr r2		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0x000015b4	
andseq	sl, r0, r0, asr #4		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0x000015b4	
andseq	sl, r0, r8, asr #4		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
andeq	r1, r0, r4, ror #11		
andseq	sl, r0, r0, asr r2		
andeq	r0, r0, r8, lsl r0		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r1, r0, r4, ror #11		
andseq	sl, r0, r8, ror #4		
andeq	r0, r0, r8, lsl r0		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r4, lsr #12		
andseq	sl, r0, r0, lsl #5		
andeq	r0, r0, ip, asr #32		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r4, lsr #12		
andseq	sl, r0, ip, asr #5		
andeq	r0, r0, ip, asr #32		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, ip, ror #12		
andseq	sl, r0, r8, lsl r3		
andeq	r0, r0, r0, asr r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, ip, ror #12		
andseq	sl, r0, r8, ror #6		
andeq	r0, r0, r0, asr r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0x000016b4	
		; <UNDEFINED> instruction: 0x0010a3b8	
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
ldrdeq	r1, [r0], -r4		
andseq	sl, r0, r8, asr #7		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
strdeq	r1, [r0], -r4		
		; <UNDEFINED> instruction: 0x0010a3d4	
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, r4, lsl r7		
andseq	sl, r0, r4, ror #7		
andeq	r0, r0, r0, lsr r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
strpl	r8, [r1], #-3586	; 0xfffff1fe	
strbgt	ip, [r5], #1742	; 0x6ce	
andeq	r0, r0, lr		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r4, lsl r7		
andseq	sl, r0, r4, lsl r4		
andeq	r0, r0, ip, lsr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsl r0		
andeq	r1, r0, r4, lsl r7		
andseq	sl, r0, r0, asr #8		
muleq	r0, r0, r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, #2, 28		
cdpeq	14, 12, cr12, cr4, cr4, {2}		
andeq	r0, r0, r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r1], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, r4, lsl #15		
		; <UNDEFINED> instruction: 0x0010a4d0	
andeq	r0, r0, r0, lsr #4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r1], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
andeq	r1, r0, r4, lsr #15		
andseq	sl, r0, r0, lsl r7		
andeq	r0, r0, ip, lsr r0		
cdpeq	14, 0, cr8, cr3, cr8, {3}		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r1, r0, ip, asr #15		
andseq	sl, r0, ip, asr #14		
andeq	r0, r0, ip, lsr r0		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, ip, asr #15		
andseq	sl, r0, r8, lsl #15		
andeq	r0, r0, ip, lsr r0		
teqhi	r0, #1056	; 0x420	
strhi	r8, [r7, #-1032]	; 0xfffffbf8	
strhi	r8, [r5, -r6, lsl #12]		
stmdbhi	r3, {r2, fp, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, r0, lsr #16		
andseq	sl, r0, r8, asr #15		
andeq	r0, r0, r8, lsr #3		
ldrhi	r0, [ip], #-3652	; 0xfffff1bc	
strhi	r8, [r6], -r7, lsl #10		
stmdahi	r4, {r0, r2, r8, r9, sl, pc}		
cdphi	9, 0, cr8, cr2, cr3, {0}		
andeq	r0, r0, r1		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsr #32		
andeq	r1, r0, r4, asr r8		
andseq	sl, r0, r0, ror r9		
andeq	r0, r0, r0, lsr #2		
strhi	r0, [r8], #-3654	; 0xfffff1ba	
andeq	r8, r1, #8388608	; 0x800000	
strbgt	r0, [r5], #2670	; 0xa6e	
bleq	10818c0 <__undef_stack+0xf6ad60>		
mcreq	4, 6, ip, cr5, cr0, {2}		
andeq	r0, r0, r0		