Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Fri Apr 12 02:34:25 2024
| Host         : DESKTOP-MU57QG1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Low_part_OR_Adder_timing_summary_routed.rpt -pb Low_part_OR_Adder_timing_summary_routed.pb -rpx Low_part_OR_Adder_timing_summary_routed.rpx -warn_on_violation
| Design       : Low_part_OR_Adder
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[9]
                            (input port)
  Destination:            Sum[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.528ns  (logic 3.345ns (51.241%)  route 3.183ns (48.759%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  A[9] (IN)
                         net (fo=0)                   0.000     0.000    A[9]
    N17                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  A_IBUF[9]_inst/O
                         net (fo=1, routed)           1.579     2.392    A_IBUF[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.053     2.445 r  Sum_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.604     4.048    Sum_OBUF[9]
    N24                  OBUF (Prop_obuf_I_O)         2.479     6.528 r  Sum_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.528    Sum[9]
    N24                                                               r  Sum[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[15]
                            (input port)
  Destination:            Sum[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.528ns  (logic 3.384ns (51.844%)  route 3.143ns (48.156%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  A[15] (IN)
                         net (fo=0)                   0.000     0.000    A[15]
    T23                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  A_IBUF[15]_inst/O
                         net (fo=2, routed)           1.540     2.369    A_IBUF[15]
    SLICE_X0Y31          LUT4 (Prop_lut4_I2_O)        0.053     2.422 r  Sum_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.604     4.025    Sum_OBUF[15]
    K26                  OBUF (Prop_obuf_I_O)         2.502     6.528 r  Sum_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.528    Sum[15]
    K26                                                               r  Sum[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[15]
                            (input port)
  Destination:            C_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.527ns  (logic 3.382ns (51.813%)  route 3.145ns (48.187%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  A[15] (IN)
                         net (fo=0)                   0.000     0.000    A[15]
    T23                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  A_IBUF[15]_inst/O
                         net (fo=2, routed)           1.536     2.365    Full_Adder/A_IBUF[1]
    SLICE_X0Y31          LUT4 (Prop_lut4_I3_O)        0.053     2.418 r  Full_Adder/c_out/O
                         net (fo=1, routed)           1.609     4.027    C_out_OBUF
    K25                  OBUF (Prop_obuf_I_O)         2.500     6.527 r  C_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.527    C_out
    K25                                                               r  C_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.509ns  (logic 3.372ns (51.805%)  route 3.137ns (48.195%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=1, routed)           1.518     2.336    A_IBUF[1]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.053     2.389 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.619     4.009    Sum_OBUF[1]
    L24                  OBUF (Prop_obuf_I_O)         2.500     6.509 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.509    Sum[1]
    L24                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[12]
                            (input port)
  Destination:            Sum[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.507ns  (logic 3.370ns (51.787%)  route 3.137ns (48.213%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  A[12] (IN)
                         net (fo=0)                   0.000     0.000    A[12]
    T18                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  A_IBUF[12]_inst/O
                         net (fo=1, routed)           1.533     2.348    A_IBUF[12]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.053     2.401 r  Sum_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.604     4.005    Sum_OBUF[12]
    M25                  OBUF (Prop_obuf_I_O)         2.502     6.507 r  Sum_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.507    Sum[12]
    M25                                                               r  Sum[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            Sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.500ns  (logic 3.358ns (51.664%)  route 3.142ns (48.336%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    R17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  A_IBUF[7]_inst/O
                         net (fo=1, routed)           1.518     2.326    A_IBUF[7]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.053     2.379 r  Sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.624     4.003    Sum_OBUF[7]
    M26                  OBUF (Prop_obuf_I_O)         2.496     6.500 r  Sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.500    Sum[7]
    M26                                                               r  Sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[11]
                            (input port)
  Destination:            Sum[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.497ns  (logic 3.360ns (51.716%)  route 3.137ns (48.284%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  A[11] (IN)
                         net (fo=0)                   0.000     0.000    A[11]
    T19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  A_IBUF[11]_inst/O
                         net (fo=1, routed)           1.533     2.343    A_IBUF[11]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.053     2.396 r  Sum_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.604     3.999    Sum_OBUF[11]
    L25                  OBUF (Prop_obuf_I_O)         2.498     6.497 r  Sum_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.497    Sum[11]
    L25                                                               r  Sum[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            Sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.496ns  (logic 3.359ns (51.706%)  route 3.137ns (48.294%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  A_IBUF[5]_inst/O
                         net (fo=1, routed)           1.518     2.346    A_IBUF[5]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.053     2.399 r  Sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.620     4.019    Sum_OBUF[5]
    P25                  OBUF (Prop_obuf_I_O)         2.477     6.496 r  Sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.496    Sum[5]
    P25                                                               r  Sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[6]
                            (input port)
  Destination:            Sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.495ns  (logic 3.353ns (51.625%)  route 3.142ns (48.375%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  A_IBUF[6]_inst/O
                         net (fo=1, routed)           1.518     2.346    A_IBUF[6]
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.053     2.399 r  Sum_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.624     4.023    Sum_OBUF[6]
    R25                  OBUF (Prop_obuf_I_O)         2.472     6.495 r  Sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.495    Sum[6]
    R25                                                               r  Sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.492ns  (logic 3.355ns (51.676%)  route 3.137ns (48.324%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  A_IBUF[2]_inst/O
                         net (fo=1, routed)           1.518     2.332    A_IBUF[2]
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.053     2.385 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.620     4.004    Sum_OBUF[2]
    M24                  OBUF (Prop_obuf_I_O)         2.488     6.492 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.492    Sum[2]
    M24                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[15]
                            (input port)
  Destination:            C_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.472ns (64.714%)  route 0.803ns (35.286%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  B[15] (IN)
                         net (fo=0)                   0.000     0.000    B[15]
    P20                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  B_IBUF[15]_inst/O
                         net (fo=2, routed)           0.310     0.426    Full_Adder/B_IBUF[1]
    SLICE_X0Y31          LUT4 (Prop_lut4_I2_O)        0.028     0.454 r  Full_Adder/c_out/O
                         net (fo=1, routed)           0.492     0.946    C_out_OBUF
    K25                  OBUF (Prop_obuf_I_O)         1.328     2.275 r  C_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.275    C_out
    K25                                                               r  C_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[15]
                            (input port)
  Destination:            Sum[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.475ns (64.802%)  route 0.801ns (35.198%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  B[15] (IN)
                         net (fo=0)                   0.000     0.000    B[15]
    P20                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  B_IBUF[15]_inst/O
                         net (fo=2, routed)           0.309     0.425    B_IBUF[15]
    SLICE_X0Y31          LUT4 (Prop_lut4_I3_O)        0.028     0.453 r  Sum_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.492     0.945    Sum_OBUF[15]
    K26                  OBUF (Prop_obuf_I_O)         1.331     2.275 r  Sum_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.275    Sum[15]
    K26                                                               r  Sum[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            Sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.416ns (62.235%)  route 0.859ns (37.765%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    T24                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  B_IBUF[4]_inst/O
                         net (fo=1, routed)           0.352     0.453    B_IBUF[4]
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.028     0.481 r  Sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.508     0.989    Sum_OBUF[4]
    N19                  OBUF (Prop_obuf_I_O)         1.287     2.276 r  Sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.276    Sum[4]
    N19                                                               r  Sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[10]
                            (input port)
  Destination:            Sum[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.440ns (63.071%)  route 0.843ns (36.929%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  B[10] (IN)
                         net (fo=0)                   0.000     0.000    B[10]
    N21                  IBUF (Prop_ibuf_I_O)         0.115     0.115 r  B_IBUF[10]_inst/O
                         net (fo=1, routed)           0.352     0.467    B_IBUF[10]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.028     0.495 r  Sum_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.492     0.986    Sum_OBUF[10]
    P24                  OBUF (Prop_obuf_I_O)         1.297     2.284 r  Sum_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.284    Sum[10]
    P24                                                               r  Sum[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.431ns (62.476%)  route 0.859ns (37.524%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    T20                  IBUF (Prop_ibuf_I_O)         0.086     0.086 r  B_IBUF[2]_inst/O
                         net (fo=1, routed)           0.352     0.438    B_IBUF[2]
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.028     0.466 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.508     0.974    Sum_OBUF[2]
    M24                  OBUF (Prop_obuf_I_O)         1.317     2.291 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.291    Sum[2]
    M24                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[9]
                            (input port)
  Destination:            Sum[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.449ns (63.209%)  route 0.844ns (36.791%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  B[9] (IN)
                         net (fo=0)                   0.000     0.000    B[9]
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 r  B_IBUF[9]_inst/O
                         net (fo=1, routed)           0.352     0.465    B_IBUF[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.028     0.493 r  Sum_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.492     0.985    Sum_OBUF[9]
    N24                  OBUF (Prop_obuf_I_O)         1.308     2.293 r  Sum_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.293    Sum[9]
    N24                                                               r  Sum[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.434ns (62.537%)  route 0.859ns (37.463%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T22                  IBUF (Prop_ibuf_I_O)         0.097     0.097 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           0.352     0.449    B_IBUF[0]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.028     0.477 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.507     0.984    Sum_OBUF[0]
    P19                  OBUF (Prop_obuf_I_O)         1.310     2.294 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.294    Sum[0]
    P19                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            Sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.435ns (62.545%)  route 0.859ns (37.455%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    R23                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  B_IBUF[5]_inst/O
                         net (fo=1, routed)           0.352     0.453    B_IBUF[5]
    SLICE_X0Y21          LUT2 (Prop_lut2_I0_O)        0.028     0.481 r  Sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.508     0.989    Sum_OBUF[5]
    P25                  OBUF (Prop_obuf_I_O)         1.306     2.295 r  Sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.295    Sum[5]
    P25                                                               r  Sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            Sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.432ns (62.363%)  route 0.864ns (37.637%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R22                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    R22                  IBUF (Prop_ibuf_I_O)         0.103     0.103 r  B_IBUF[6]_inst/O
                         net (fo=1, routed)           0.352     0.455    B_IBUF[6]
    SLICE_X0Y22          LUT2 (Prop_lut2_I0_O)        0.028     0.483 r  Sum_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.512     0.995    Sum_OBUF[6]
    R25                  OBUF (Prop_obuf_I_O)         1.301     2.296 r  Sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.296    Sum[6]
    R25                                                               r  Sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[8]
                            (input port)
  Destination:            Sum[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.437ns (62.571%)  route 0.859ns (37.429%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  B[8] (IN)
                         net (fo=0)                   0.000     0.000    B[8]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  B_IBUF[8]_inst/O
                         net (fo=1, routed)           0.352     0.442    B_IBUF[8]
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.028     0.470 r  Sum_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.507     0.977    Sum_OBUF[8]
    N26                  OBUF (Prop_obuf_I_O)         1.319     2.296 r  Sum_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.296    Sum[8]
    N26                                                               r  Sum[8] (OUT)
  -------------------------------------------------------------------    -------------------





