(kicad_pcb (version 3) (host pcbnew "(2013-07-07 BZR 4022)-stable")

  (general
    (links 10)
    (no_connects 10)
    (area 114.0926 84.807778 162.676657 115.278362)
    (thickness 1.6)
    (drawings 0)
    (tracks 0)
    (zones 0)
    (modules 3)
    (nets 13)
  )

  (page A3)
  (layers
    (15 F.Cu signal)
    (0 B.Cu signal)
    (16 B.Adhes user)
    (17 F.Adhes user)
    (18 B.Paste user)
    (19 F.Paste user)
    (20 B.SilkS user)
    (21 F.SilkS user)
    (22 B.Mask user)
    (23 F.Mask user)
    (24 Dwgs.User user)
    (25 Cmts.User user)
    (26 Eco1.User user)
    (27 Eco2.User user)
    (28 Edge.Cuts user)
  )

  (setup
    (last_trace_width 0.1524)
    (user_trace_width 0.1524)
    (user_trace_width 0.1778)
    (user_trace_width 0.254)
    (user_trace_width 0.508)
    (user_trace_width 0.762)
    (user_trace_width 1.016)
    (user_trace_width 1.27)
    (user_trace_width 1.524)
    (user_trace_width 1.778)
    (user_trace_width 2.032)
    (user_trace_width 2.286)
    (user_trace_width 2.54)
    (trace_clearance 0.1524)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.1524)
    (segment_width 0.1)
    (edge_width 0.1)
    (via_size 0.6858)
    (via_drill 0.3302)
    (via_min_size 0.6858)
    (via_min_drill 0.3302)
    (user_via 0.6858 0.3302)
    (user_via 0.889 0.635)
    (uvia_size 0.508)
    (uvia_drill 0.127)
    (uvias_allowed no)
    (uvia_min_size 0.508)
    (uvia_min_drill 0.127)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.1)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.75 0.25)
    (pad_drill 0)
    (pad_to_mask_clearance 0)
    (aux_axis_origin 0 0)
    (visible_elements 7FFFFFFF)
    (pcbplotparams
      (layerselection 3178497)
      (usegerberextensions true)
      (excludeedgelayer true)
      (linewidth 0.150000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotothertext true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 /lpc-mcu/SWCLK)
  (net 2 /lpc-mcu/SWDIO)
  (net 3 /lpc-mcu/SWO)
  (net 4 /lpc-mcu/nRESET)
  (net 5 /usb/DM)
  (net 6 /usb/DP)
  (net 7 3V3)
  (net 8 GND)
  (net 9 LPC_USB_DM)
  (net 10 LPC_USB_DP)
  (net 11 N-0000011)
  (net 12 VUSB)

  (net_class Default "This is the default net class."
    (clearance 0.1524)
    (trace_width 0.1524)
    (via_dia 0.6858)
    (via_drill 0.3302)
    (uvia_dia 0.508)
    (uvia_drill 0.127)
    (add_net "")
    (add_net /lpc-mcu/SWCLK)
    (add_net /lpc-mcu/SWDIO)
    (add_net /lpc-mcu/SWO)
    (add_net /lpc-mcu/nRESET)
    (add_net /usb/DM)
    (add_net /usb/DP)
    (add_net 3V3)
    (add_net GND)
    (add_net LPC_USB_DM)
    (add_net LPC_USB_DP)
    (add_net N-0000011)
    (add_net VUSB)
  )

  (module pin_array_5x2_50mil_smd (layer F.Cu) (tedit 546D2FDE) (tstamp 549E9917)
    (at 142.494 92.964)
    (descr "Double rangee de contacts 2 x 4 pins")
    (tags CONN)
    (path /549D4C68/549D5A39)
    (fp_text reference CON1 (at -4.445 0 90) (layer F.SilkS)
      (effects (font (size 1.016 1.016) (thickness 0.2032)))
    )
    (fp_text value ARM-SWD-HEADER (at 4.318 0 90) (layer F.SilkS) hide
      (effects (font (size 1.016 1.016) (thickness 0.2032)))
    )
    (fp_line (start -1.905 0.381) (end -3.302 0.381) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.302 0.381) (end -3.302 3.556) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.302 3.556) (end -1.905 3.556) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.54 1.524) (end -2.794 1.905) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.794 1.905) (end -2.413 1.905) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.413 1.905) (end -2.286 1.905) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.286 1.905) (end -2.54 1.524) (layer F.SilkS) (width 0.15))
    (pad 10 smd rect (at 2.54 -1.95) (size 0.76 2.4)
      (layers F.Cu F.Paste F.Mask)
      (net 4 /lpc-mcu/nRESET)
    )
    (pad 9 smd rect (at 2.54 1.95) (size 0.76 2.4)
      (layers F.Cu F.Paste F.Mask)
      (net 8 GND)
    )
    (pad 8 smd rect (at 1.27 -1.95) (size 0.76 2.4)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 7 smd rect (at 1.27 1.95) (size 0.76 2.4)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 1 smd rect (at -2.54 1.95) (size 0.76 2.4)
      (layers F.Cu F.Paste F.Mask)
      (net 11 N-0000011)
    )
    (pad 2 smd rect (at -2.54 -1.95) (size 0.76 2.4)
      (layers F.Cu F.Paste F.Mask)
      (net 2 /lpc-mcu/SWDIO)
    )
    (pad 3 smd rect (at -1.27 1.95) (size 0.76 2.4)
      (layers F.Cu F.Paste F.Mask)
      (net 8 GND)
    )
    (pad 4 smd rect (at -1.27 -1.95) (size 0.76 2.4)
      (layers F.Cu F.Paste F.Mask)
      (net 1 /lpc-mcu/SWCLK)
    )
    (pad 5 smd rect (at 0 1.95) (size 0.76 2.4)
      (layers F.Cu F.Paste F.Mask)
      (net 8 GND)
    )
    (pad 6 smd rect (at 0 -1.95) (size 0.76 2.4)
      (layers F.Cu F.Paste F.Mask)
      (net 3 /lpc-mcu/SWO)
    )
    (model pin_array/pins_array_3x2.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module USB_A_PCB (layer F.Cu) (tedit 549DEC4C) (tstamp 549DEB71)
    (at 115.57 97.79 270)
    (path /549D4C81/549D55CB)
    (fp_text reference P1 (at 0.05 0.75 270) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value USB (at 0.125 -1.1 270) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -6 -8.65) (end -6 -1) (layer F.SilkS) (width 0.15))
    (fp_line (start 6 -1) (end 6 -8.65) (layer F.SilkS) (width 0.15))
    (fp_line (start -5 0) (end 5 0) (layer F.SilkS) (width 0.15))
    (fp_arc (start 5 -1) (end 6 -1) (angle 90) (layer F.SilkS) (width 0.15))
    (fp_arc (start -5 -1) (end -5 0) (angle 90) (layer F.SilkS) (width 0.15))
    (fp_line (start -4.85 -8.65) (end -4.85 -1.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 4.85 -1.5) (end 4.85 -8.65) (layer F.SilkS) (width 0.15))
    (fp_line (start 6 -8.65) (end -6 -8.65) (layer F.SilkS) (width 0.15))
    (pad 4 smd rect (at -3.48869 -5.2 270) (size 1.143 7.6)
      (layers F.Cu F.Paste F.Mask)
      (net 8 GND)
    )
    (pad 3 smd rect (at -0.98679 -5.7 270) (size 1.143 6.6)
      (layers F.Cu F.Paste F.Mask)
      (net 6 /usb/DP)
    )
    (pad 2 smd rect (at 0.98679 -5.7 270) (size 1.143 6.6)
      (layers F.Cu F.Paste F.Mask)
      (net 5 /usb/DM)
    )
    (pad 1 smd rect (at 3.48869 -5.2 270) (size 1.143 7.6)
      (layers F.Cu F.Paste F.Mask)
      (net 12 VUSB)
    )
  )

  (module NXP_LQFP48_BY_HAND (layer F.Cu) (tedit 549E6205) (tstamp 549E6725)
    (at 138.3 106.3)
    (descr "Hand-solderable footprint for NXP LPC11Uxx LQFP48 - by Phillip Pearson, based on LPC11u1x datasheet")
    (path /549D4C68/549D53F4)
    (clearance 0.1778)
    (attr smd)
    (fp_text reference IC1 (at 0 -0.381) (layer Cmts.User)
      (effects (font (size 0.508 0.508) (thickness 0.1016)))
    )
    (fp_text value LPC11U14FBD48 (at 0 0.381) (layer Cmts.User) hide
      (effects (font (size 0.508 0.508) (thickness 0.1016)))
    )
    (fp_line (start 3.1 3.55) (end 3.55 3.55) (layer F.SilkS) (width 0.1))
    (fp_line (start 3.55 3.55) (end 3.55 3.1) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.55 3.1) (end -3.55 3.55) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.55 3.55) (end -3.1 3.55) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.1 -3.55) (end -3.55 -3.55) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.55 -3.55) (end -3.55 -3.1) (layer F.SilkS) (width 0.1))
    (fp_line (start 3.1 -3.55) (end 3.55 -3.55) (layer F.SilkS) (width 0.1))
    (fp_line (start 3.55 -3.55) (end 3.55 -3.1) (layer F.SilkS) (width 0.1))
    (fp_line (start -4.5 -3.1) (end -4.5 -4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -4.5 -4.5) (end -3.1 -4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.1 4.5) (end -4.5 4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -4.5 4.5) (end -4.5 3.1) (layer F.SilkS) (width 0.1))
    (fp_line (start 4.5 3.1) (end 4.5 4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start 4.5 4.5) (end 3.1 4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start 3.1 -4.5) (end 4.5 -4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start 4.5 -4.5) (end 4.5 -3.1) (layer F.SilkS) (width 0.1))
    (fp_circle (center -3.99796 -3.99796) (end -3.99796 -4.19862) (layer F.SilkS) (width 0.09906))
    (pad 12 smd rect (at -4.625 2.75) (size 1.75 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 11 smd rect (at -4.5 2.25) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 10 smd rect (at -4.5 1.75) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 9 smd rect (at -4.5 1.25) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 8 smd rect (at -4.5 0.75) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
      (net 7 3V3)
    )
    (pad 7 smd rect (at -4.5 0.25) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 6 smd rect (at -4.5 -0.25) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 5 smd rect (at -4.5 -0.75) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
      (net 8 GND)
    )
    (pad 4 smd rect (at -4.5 -1.25) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 3 smd rect (at -4.5 -1.75) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
      (net 4 /lpc-mcu/nRESET)
    )
    (pad 2 smd rect (at -4.5 -2.25) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 1 smd rect (at -4.625 -2.75) (size 1.75 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 48 smd rect (at -2.75 -4.625) (size 0.25 1.75)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 47 smd rect (at -2.25 -4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 46 smd rect (at -1.75 -4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 45 smd rect (at -1.25 -4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 44 smd rect (at -0.75 -4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
      (net 7 3V3)
    )
    (pad 43 smd rect (at -0.25 -4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 42 smd rect (at 0.25 -4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 41 smd rect (at 0.75 -4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
      (net 8 GND)
    )
    (pad 40 smd rect (at 1.25 -4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 39 smd rect (at 1.75 -4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
      (net 2 /lpc-mcu/SWDIO)
    )
    (pad 38 smd rect (at 2.25 -4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 37 smd rect (at 2.75 -4.625) (size 0.25 1.75)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 25 smd rect (at 4.625 2.75) (size 1.75 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 26 smd rect (at 4.5 2.25) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 27 smd rect (at 4.5 1.75) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 28 smd rect (at 4.5 1.25) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 29 smd rect (at 4.5 0.75) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
      (net 1 /lpc-mcu/SWCLK)
    )
    (pad 30 smd rect (at 4.5 0.25) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 31 smd rect (at 4.5 -0.25) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 32 smd rect (at 4.5 -0.75) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 33 smd rect (at 4.5 -1.25) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 34 smd rect (at 4.5 -1.75) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
      (net 3 /lpc-mcu/SWO)
    )
    (pad 35 smd rect (at 4.5 -2.25) (size 2 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 36 smd rect (at 4.625 -2.75) (size 1.75 0.25)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 13 smd rect (at -2.75 4.625) (size 0.25 1.75)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 14 smd rect (at -2.25 4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 15 smd rect (at -1.75 4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 16 smd rect (at -1.25 4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 17 smd rect (at -0.75 4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 18 smd rect (at -0.25 4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 19 smd rect (at 0.25 4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
      (net 9 LPC_USB_DM)
    )
    (pad 20 smd rect (at 0.75 4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
      (net 10 LPC_USB_DP)
    )
    (pad 21 smd rect (at 1.25 4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 22 smd rect (at 1.75 4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 23 smd rect (at 2.25 4.5) (size 0.25 2)
      (layers F.Cu F.Paste F.Mask)
    )
    (pad 24 smd rect (at 2.75 4.625) (size 0.25 1.75)
      (layers F.Cu F.Paste F.Mask)
    )
  )

)
