*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/afudali/Desktop/VDIC/.dvt/lab02.build
    -F /home/student/afudali/Desktop/VDIC/lab02/tb/tb.f
*** Done analyzing build configuration [12 ms] ***
Loaded compile waivers from /home/student/afudali/Desktop/VDIC/.dvt/waivers.xml for project VDIC

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp ...
Done /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp [29 ms, 183 lines, SystemVerilog_2012] ...
Loading (2) /home/student/afudali/Desktop/VDIC/lab02/tb/vdic_dut_2023_tb.sv ...
Done /home/student/afudali/Desktop/VDIC/lab02/tb/vdic_dut_2023_tb.sv [3 ms, 444 lines, SystemVerilog_2012] ...
*** Done invocation #1 [29 ms] ***
*** Done parsing [LT 4.0 ms, PT 29.0 ms] ***
*** Total number of lines [627] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [38 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top
Performing mixed post full build step (MIXED - ELAB) [226 ms] ...
Performing mixed post full build step (MIXED - UNEL) [53 ms] ...
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'mult_result' in sequential logic (use non-blocking assignment)
    at line 385 in /home/student/afudali/Desktop/VDIC/lab02/tb/vdic_dut_2023_tb.sv [compile index 2]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'parity_error_flag' in sequential logic (use non-blocking assignment)
    at line 386 in /home/student/afudali/Desktop/VDIC/lab02/tb/vdic_dut_2023_tb.sv [compile index 2]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'start_prev' in sequential logic (use non-blocking assignment)
    at line 389 in /home/student/afudali/Desktop/VDIC/lab02/tb/vdic_dut_2023_tb.sv [compile index 2]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'test_result' in sequential logic (use non-blocking assignment)
    at line 405 in /home/student/afudali/Desktop/VDIC/lab02/tb/vdic_dut_2023_tb.sv [compile index 2]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'test_result' in sequential logic (use non-blocking assignment)
    at line 418 in /home/student/afudali/Desktop/VDIC/lab02/tb/vdic_dut_2023_tb.sv [compile index 2]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'test_result' in sequential logic (use non-blocking assignment)
    at line 430 in /home/student/afudali/Desktop/VDIC/lab02/tb/vdic_dut_2023_tb.sv [compile index 2]
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - FSC) [53 ms] ...
Performing mixed post full build step (VLOG - EV) [53 ms] ...
Performing mixed post full build step (VLOG - ELPC) [0 ms] ...
Performing mixed post full build step (VLOG - US) [52 ms] ...
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'clk' is never used in file /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp at line 51] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'rst_n' is never used in file /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp at line 52] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'arg_a' is never used in file /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp at line 53] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'arg_a_parity' is never used in file /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp at line 54] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'arg_b' is never used in file /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp at line 55] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'arg_b_parity' is never used in file /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp at line 56] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'req' is never used in file /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp at line 57] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'ack' is never used in file /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp at line 58] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'result' is never used in file /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp at line 59] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'result_parity' is never used in file /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp at line 60] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'result_rdy' is never used in file /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp at line 61] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'arg_parity_error' is never used in file /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp at line 62] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 383 in /home/student/afudali/Desktop/VDIC/lab02/tb/vdic_dut_2023_tb.sv [compile index 2]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 392 in /home/student/afudali/Desktop/VDIC/lab02/tb/vdic_dut_2023_tb.sv [compile index 2]
*** Done mixed mode extension build [598 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [2 ms] ***
*** Total build time [652 ms] ***
Waiver 'Disable by message' defined in '/home/student/afudali/Desktop/VDIC/.dvt/waivers.xml' at line 4 applied to 0 problems
Waiver 'Demote by path' defined in '/home/student/afudali/Desktop/VDIC/.dvt/waivers.xml' at line 8 applied to 0 problems
Waiver 'Promote by path OR message' defined in '/home/student/afudali/Desktop/VDIC/.dvt/waivers.xml' at line 12 applied to 0 problems
Waiver 'Disable by path AND message' defined in '/home/student/afudali/Desktop/VDIC/.dvt/waivers.xml' at line 17 applied to 0 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/afudali/Desktop/VDIC/.dvt/waivers.xml' at line 21 applied to 12 problems
There are 12 waived problems. Check the build log file for details:
/home/student/afudali/Desktop/VDIC/dvt_build.log
Loaded compile waivers from /home/student/afudali/Desktop/VDIC/.dvt/waivers.xml for project VDIC
