/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module ijklmn_flat(SYSCLKF, BUSCLKF, CFG_SLEEPENABLE, X_HALT_R_0, X_HALT_R_1, X_HALT_R_2, X_HALT_R_3, X_HALT_R_4, X_HALT_R_5, X_HALT_R_6, X_HALT_R_7, X_HALT_R_8, X_HALT_R_9, X_HALT_R_10, X_HALT_R_11, X_HALT_R_12, X_HALT_R_13, CP0_SLEEP_M_R, SYS_WBEMPTY_W_R, EJC_DINT_R, INTREQ_N_2
, INTREQ_N_3, INTREQ_N_4, INTREQ_N_5, INTREQ_N_6, INTREQ_N_7, CP0_IM_W_R_0, CP0_IM_W_R_1, CP0_IM_W_R_2, CP0_IM_W_R_3, CP0_IM_W_R_4, CP0_IM_W_R_5, CP0_IM_W_R_6, CP0_IM_W_R_7, EXT_SLEEPREQ_R, SL_HALT_W_R_0, SL_HALT_W_R_1, SL_HALT_W_R_2, SL_SLEEPSYS_C0_R, SL_SLEEPSYS_C1_R, SL_SLEEPSYS_C2_R, SL_SLEEPSYS_C3_R
, SL_SLEEPBUS_C0_BR, SL_SLEEPBUS_C1_BR, SL_SLEEPBUS_C2_BR, SL_SLEEPBUS_C3_BR, SEN_N, TMODE_N, RESET_D1_R_N, RESET_D1_BR_N, RESET_D1_C1_R_N, RESET_D1_C1_BR_N, RESET_PWRON_C1_N, RESET_PWRON_D1_LR_N, JTAG_RST_N, RESET_N, RESET_PWRON_N, EJC_ECRPRRST_R);
  input SYSCLKF;
  wire SYSCLKF;
  input BUSCLKF;
  wire BUSCLKF;
  input CFG_SLEEPENABLE;
  wire CFG_SLEEPENABLE;
  input X_HALT_R_0;
  wire X_HALT_R_0;
  input X_HALT_R_1;
  wire X_HALT_R_1;
  input X_HALT_R_2;
  wire X_HALT_R_2;
  input X_HALT_R_3;
  wire X_HALT_R_3;
  input X_HALT_R_4;
  wire X_HALT_R_4;
  input X_HALT_R_5;
  wire X_HALT_R_5;
  input X_HALT_R_6;
  wire X_HALT_R_6;
  input X_HALT_R_7;
  wire X_HALT_R_7;
  input X_HALT_R_8;
  wire X_HALT_R_8;
  input X_HALT_R_9;
  wire X_HALT_R_9;
  input X_HALT_R_10;
  wire X_HALT_R_10;
  input X_HALT_R_11;
  wire X_HALT_R_11;
  input X_HALT_R_12;
  wire X_HALT_R_12;
  input X_HALT_R_13;
  wire X_HALT_R_13;
  input CP0_SLEEP_M_R;
  wire CP0_SLEEP_M_R;
  input SYS_WBEMPTY_W_R;
  wire SYS_WBEMPTY_W_R;
  input EJC_DINT_R;
  wire EJC_DINT_R;
  input INTREQ_N_2;
  wire INTREQ_N_2;
  input INTREQ_N_3;
  wire INTREQ_N_3;
  input INTREQ_N_4;
  wire INTREQ_N_4;
  input INTREQ_N_5;
  wire INTREQ_N_5;
  input INTREQ_N_6;
  wire INTREQ_N_6;
  input INTREQ_N_7;
  wire INTREQ_N_7;
  input CP0_IM_W_R_0;
  wire CP0_IM_W_R_0;
  input CP0_IM_W_R_1;
  wire CP0_IM_W_R_1;
  input CP0_IM_W_R_2;
  wire CP0_IM_W_R_2;
  input CP0_IM_W_R_3;
  wire CP0_IM_W_R_3;
  input CP0_IM_W_R_4;
  wire CP0_IM_W_R_4;
  input CP0_IM_W_R_5;
  wire CP0_IM_W_R_5;
  input CP0_IM_W_R_6;
  wire CP0_IM_W_R_6;
  input CP0_IM_W_R_7;
  wire CP0_IM_W_R_7;
  input EXT_SLEEPREQ_R;
  wire EXT_SLEEPREQ_R;
  output SL_HALT_W_R_0;
  wire SL_HALT_W_R_0;
  output SL_HALT_W_R_1;
  wire SL_HALT_W_R_1;
  output SL_HALT_W_R_2;
  wire SL_HALT_W_R_2;
  output SL_SLEEPSYS_C0_R;
  reg SL_SLEEPSYS_C0_R;
  output SL_SLEEPSYS_C1_R;
  reg SL_SLEEPSYS_C1_R;
  output SL_SLEEPSYS_C2_R;
  reg SL_SLEEPSYS_C2_R;
  output SL_SLEEPSYS_C3_R;
  reg SL_SLEEPSYS_C3_R;
  output SL_SLEEPBUS_C0_BR;
  reg SL_SLEEPBUS_C0_BR;
  output SL_SLEEPBUS_C1_BR;
  reg SL_SLEEPBUS_C1_BR;
  output SL_SLEEPBUS_C2_BR;
  reg SL_SLEEPBUS_C2_BR;
  output SL_SLEEPBUS_C3_BR;
  reg SL_SLEEPBUS_C3_BR;
  input SEN_N;
  wire SEN_N;
  input TMODE_N;
  wire TMODE_N;
  output RESET_D1_R_N;
  reg RESET_D1_R_N;
  output RESET_D1_BR_N;
  reg RESET_D1_BR_N;
  output RESET_D1_C1_R_N;
  reg RESET_D1_C1_R_N;
  output RESET_D1_C1_BR_N;
  reg RESET_D1_C1_BR_N;
  output RESET_PWRON_C1_N;
  wire RESET_PWRON_C1_N;
  output RESET_PWRON_D1_LR_N;
  reg RESET_PWRON_D1_LR_N;
  input JTAG_RST_N;
  wire JTAG_RST_N;
  input RESET_N;
  wire RESET_N;
  input RESET_PWRON_N;
  wire RESET_PWRON_N;
  input EJC_ECRPRRST_R;
  wire EJC_ECRPRRST_R;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire EXTSNOOZE_P;
  reg EXTSNOOZE_R;
  reg EXT_SLEEPREQ_D1_R;
  reg INTPEND_D1_R;
  wire INTPEND_P;
  reg INTPEND_R;
  reg RESET_D0_BR_N;
  reg RESET_D0_R_N;
  reg RESET_D2_BR_N;
  wire RESET_D2_R_N;
  reg RESET_PWRON_D0_LR_N;
  reg RESET_X_R_N;
  wire SL_HALT_W_P_0;
  wire SL_HALT_W_P_1;
  wire SL_HALT_W_P_2;
  reg SL_SLEEPBUS_E1_BR;
  reg SL_SLEEPBUS_SE2_BR;
  wire SL_SLEEPSYS_P;
  wire ST_P_0;
  wire ST_P_1;
  wire ST_P_2;
  wire ST_P_3;
  wire ST_R_0;
  wire ST_R_1;
  wire ST_R_2;
  wire ST_R_3;
  wire WAKEUP;
  wire all_resets;
  wire anyHalt;
  wire otherHalt;
  assign _025_ = JTAG_RST_N & RESET_N;
  assign _026_ = _025_ & RESET_PWRON_N;
  assign all_resets = _026_ & _058_;
  assign { _032_, _031_, _030_, _029_, _028_, _027_ } = { CP0_IM_W_R_7, CP0_IM_W_R_6, CP0_IM_W_R_5, CP0_IM_W_R_4, CP0_IM_W_R_3, CP0_IM_W_R_2 } & { _064_, _063_, _062_, _061_, _060_, _059_ };
  assign _033_ = _067_ & _066_;
  assign _034_ = _033_ & CFG_SLEEPENABLE;
  assign _035_ = ~ _078_;
  assign _036_ = ~ _077_;
  assign _037_ = ~ _076_;
  assign _038_ = ~ _075_;
  assign _039_ = ~ _074_;
  assign _040_ = ~ _073_;
  assign _041_ = ~ _072_;
  assign _042_ = ~ _071_;
  assign _043_ = ~ _070_;
  assign _044_ = ~ _069_;
  assign _045_ = ~ _068_;
  assign _046_ = _044_ & _045_;
  assign _047_ = _043_ & _046_;
  assign _048_ = _042_ & _047_;
  assign _049_ = _041_ & _048_;
  assign _050_ = _040_ & _049_;
  assign _051_ = _039_ & _050_;
  assign _052_ = _038_ & _051_;
  assign _053_ = _037_ & _052_;
  assign _054_ = _036_ & _053_;
  assign _055_ = _035_ & _054_;
  reg [3:0] _123_;
  always @*
    if (!_055_) _123_ = { _020_, _019_, _018_, _017_ };
  assign { ST_P_3, ST_P_2, ST_P_1, ST_P_0 } = _123_;
  assign _056_ = ! { ST_R_3, ST_R_2, ST_R_1, ST_R_0 };
  assign SL_SLEEPSYS_P = { ST_P_3, ST_P_2, ST_P_1, ST_P_0 } == 4'h9;
  assign SL_HALT_W_P_2 = | { ST_P_3, ST_P_2, ST_P_1, ST_P_0 };
  assign _057_ = ~ TMODE_N;
  assign _058_ = ~ EJC_ECRPRRST_R;
  assign { _064_, _063_, _062_, _061_, _060_, _059_ } = ~ { INTREQ_N_7, INTREQ_N_6, INTREQ_N_5, INTREQ_N_4, INTREQ_N_3, INTREQ_N_2 };
  assign _065_ = ~ EXT_SLEEPREQ_D1_R;
  assign _066_ = ~ anyHalt;
  assign RESET_D2_R_N = RESET_X_R_N | _057_;
  assign INTPEND_P = _079_ | EJC_DINT_R;
  assign _067_ = CP0_SLEEP_M_R | EXT_SLEEPREQ_D1_R;
  always @(posedge BUSCLKF)
    SL_SLEEPBUS_C1_BR <= _008_;
  always @(posedge BUSCLKF)
    SL_SLEEPBUS_C2_BR <= _009_;
  always @(posedge BUSCLKF)
    SL_SLEEPBUS_C3_BR <= _010_;
  always @(posedge BUSCLKF)
    SL_SLEEPBUS_C0_BR <= _007_;
  always @(posedge BUSCLKF)
    SL_SLEEPBUS_SE2_BR <= _012_;
  always @(posedge BUSCLKF)
    SL_SLEEPBUS_E1_BR <= _011_;
  always @(posedge SYSCLKF)
    SL_SLEEPSYS_C1_R <= _014_;
  always @(posedge SYSCLKF)
    SL_SLEEPSYS_C2_R <= _015_;
  always @(posedge SYSCLKF)
    SL_SLEEPSYS_C3_R <= _016_;
  always @(posedge SYSCLKF)
    SL_SLEEPSYS_C0_R <= _013_;
  reg [2:0] _145_;
  always @(posedge SYSCLKF)
    _145_ <= { _006_, _005_, _004_ };
  assign { SL_HALT_W_R_2, SL_HALT_W_R_1, SL_HALT_W_R_0 } = _145_;
  reg [3:0] _146_;
  always @(posedge SYSCLKF)
    _146_ <= { _024_, _023_, _022_, _021_ };
  assign { ST_R_3, ST_R_2, ST_R_1, ST_R_0 } = _146_;
  always @(posedge SYSCLKF)
    EXT_SLEEPREQ_D1_R <= _001_;
  always @(posedge SYSCLKF)
    EXTSNOOZE_R <= _000_;
  always @(posedge SYSCLKF)
    INTPEND_R <= _003_;
  always @(posedge SYSCLKF)
    INTPEND_D1_R <= _002_;
  always @(posedge BUSCLKF)
    RESET_D0_BR_N <= all_resets;
  always @(posedge BUSCLKF)
    RESET_D1_BR_N <= RESET_D0_BR_N;
  always @(posedge BUSCLKF)
    RESET_D2_BR_N <= RESET_D1_BR_N;
  always @(posedge BUSCLKF)
    RESET_D1_C1_BR_N <= RESET_D0_BR_N;
  always @(posedge BUSCLKF)
    RESET_PWRON_D0_LR_N <= RESET_PWRON_N;
  always @(posedge BUSCLKF)
    RESET_PWRON_D1_LR_N <= RESET_PWRON_D0_LR_N;
  always @(posedge SYSCLKF)
    RESET_D0_R_N <= all_resets;
  always @(posedge SYSCLKF)
    RESET_D1_R_N <= RESET_D0_R_N;
  always @(posedge SYSCLKF)
    RESET_D1_C1_R_N <= RESET_D0_R_N;
  always @(posedge SYSCLKF)
    RESET_X_R_N <= RESET_D1_R_N;
  assign _010_ = RESET_D2_BR_N ? SL_SLEEPBUS_E1_BR : 1'h0;
  assign _009_ = RESET_D2_BR_N ? SL_SLEEPBUS_E1_BR : 1'h0;
  assign _008_ = RESET_D2_BR_N ? SL_SLEEPBUS_E1_BR : 1'h0;
  assign _007_ = RESET_D2_BR_N ? SL_SLEEPBUS_E1_BR : 1'h0;
  assign _011_ = RESET_D2_BR_N ? SL_SLEEPBUS_SE2_BR : 1'h0;
  assign _012_ = RESET_D2_BR_N ? SL_SLEEPSYS_C1_R : 1'h0;
  assign _016_ = RESET_D2_R_N ? SL_SLEEPSYS_P : 1'h0;
  assign _015_ = RESET_D2_R_N ? SL_SLEEPSYS_P : 1'h0;
  assign _014_ = RESET_D2_R_N ? SL_SLEEPSYS_P : 1'h0;
  assign _013_ = RESET_D2_R_N ? SL_SLEEPSYS_P : 1'h0;
  assign _000_ = RESET_D2_R_N ? EXTSNOOZE_P : 1'h0;
  assign _001_ = RESET_D2_R_N ? EXT_SLEEPREQ_R : 1'h0;
  assign _002_ = RESET_D2_R_N ? INTPEND_R : 1'h0;
  assign _003_ = RESET_D2_R_N ? INTPEND_P : 1'h0;
  assign { _006_, _005_, _004_ } = RESET_D2_R_N ? { SL_HALT_W_P_2, SL_HALT_W_P_2, SL_HALT_W_P_2 } : 3'h0;
  assign { _024_, _023_, _022_, _021_ } = RESET_D2_R_N ? { ST_P_3, ST_P_2, ST_P_1, ST_P_0 } : 4'h0;
  function [3:0] _177_;
    input [3:0] a;
    input [43:0] b;
    input [10:0] s;
    casez (s) // synopsys parallel_case
      11'b??????????1:
        _177_ = b[3:0];
      11'b?????????1?:
        _177_ = b[7:4];
      11'b????????1??:
        _177_ = b[11:8];
      11'b???????1???:
        _177_ = b[15:12];
      11'b??????1????:
        _177_ = b[19:16];
      11'b?????1?????:
        _177_ = b[23:20];
      11'b????1??????:
        _177_ = b[27:24];
      11'b???1???????:
        _177_ = b[31:28];
      11'b??1????????:
        _177_ = b[35:32];
      11'b?1?????????:
        _177_ = b[39:36];
      11'b1??????????:
        _177_ = b[43:40];
      default:
        _177_ = a;
    endcase
  endfunction
  assign { _020_, _019_, _018_, _017_ } = _177_({ _083_, _082_, _081_, _080_ }, { _083_, _082_, _081_, _080_, 4'h2, _087_, _086_, _085_, _084_, 20'h45678, _091_, _090_, _089_, _088_, _095_, _094_, _093_, _092_, 4'h0 }, { _078_, _077_, _076_, _075_, _074_, _073_, _072_, _071_, _070_, _069_, _068_ });
  assign _068_ = { ST_R_3, ST_R_2, ST_R_1, ST_R_0 } == 4'ha;
  assign _069_ = { ST_R_3, ST_R_2, ST_R_1, ST_R_0 } == 4'h9;
  assign _070_ = { ST_R_3, ST_R_2, ST_R_1, ST_R_0 } == 4'h8;
  assign _071_ = { ST_R_3, ST_R_2, ST_R_1, ST_R_0 } == 4'h7;
  assign _072_ = { ST_R_3, ST_R_2, ST_R_1, ST_R_0 } == 4'h6;
  assign _073_ = { ST_R_3, ST_R_2, ST_R_1, ST_R_0 } == 4'h5;
  assign _074_ = { ST_R_3, ST_R_2, ST_R_1, ST_R_0 } == 4'h4;
  assign _075_ = { ST_R_3, ST_R_2, ST_R_1, ST_R_0 } == 4'h3;
  assign _076_ = { ST_R_3, ST_R_2, ST_R_1, ST_R_0 } == 4'h2;
  assign _077_ = { ST_R_3, ST_R_2, ST_R_1, ST_R_0 } == 4'h1;
  assign _078_ = ! { ST_R_3, ST_R_2, ST_R_1, ST_R_0 };
  assign anyHalt = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, 1'h0, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign otherHalt = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, 1'h0, X_HALT_R_9, 1'h0, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, 1'h0 };
  assign _079_ = | { _032_, _031_, _030_, _029_, _028_, _027_ };
  assign WAKEUP = EXTSNOOZE_R ? _065_ : INTPEND_D1_R;
  assign EXTSNOOZE_P = _056_ ? EXT_SLEEPREQ_D1_R : EXTSNOOZE_R;
  assign { _083_, _082_, _081_, _080_ } = _034_ ? 4'h1 : 4'h0;
  assign { _087_, _086_, _085_, _084_ } = otherHalt ? 4'h2 : 4'h3;
  assign { _091_, _090_, _089_, _088_ } = SYS_WBEMPTY_W_R ? 4'h9 : 4'h8;
  assign { _095_, _094_, _093_, _092_ } = WAKEUP ? 4'ha : 4'h9;
  assign SL_HALT_W_P_0 = SL_HALT_W_P_2;
  assign SL_HALT_W_P_1 = SL_HALT_W_P_2;
  assign RESET_PWRON_C1_N = RESET_PWRON_N;
endmodule
