Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 18 14:46:14 2025
| Host         : Nishikant running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (283)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (208)
5. checking no_input_delay (2)
6. checking no_output_delay (58)
7. checking multiple_clock (355)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (283)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: INST_delay_counter/delay_1s_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[32]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[33]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[34]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[35]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[36]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[37]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[38]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[39]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[40]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[41]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[42]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[43]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[44]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[45]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[46]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[47]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[9]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/div_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/line2_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Inst_uart_control/T3_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (208)
--------------------------------------------------
 There are 208 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (58)
--------------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (355)
--------------------------------
 There are 355 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.697        0.000                      0                  580        0.012        0.000                      0                  580        3.000        0.000                       0                   367  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
osc_clk_in                         {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
  clk_out2_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clk_out3_design_1_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          
  clk_out5_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin                        {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         
  clk_out2_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clk_out3_design_1_clk_wiz_0_0_1  {0.000 50.000}       100.000         10.000          
  clk_out5_design_1_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
osc_clk_in                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          3.697        0.000                      0                   63        0.147        0.000                      0                   63        3.500        0.000                       0                    46  
  clk_out2_design_1_clk_wiz_0_0         35.189        0.000                      0                  190        0.168        0.000                      0                  190       19.500        0.000                       0                   138  
  clk_out3_design_1_clk_wiz_0_0         93.610        0.000                      0                  301        0.178        0.000                      0                  301       49.500        0.000                       0                   157  
  clk_out5_design_1_clk_wiz_0_0          7.534        0.000                      0                   20        0.254        0.000                      0                   20        4.500        0.000                       0                    22  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1        3.698        0.000                      0                   63        0.147        0.000                      0                   63        3.500        0.000                       0                    46  
  clk_out2_design_1_clk_wiz_0_0_1       35.192        0.000                      0                  190        0.168        0.000                      0                  190       19.500        0.000                       0                   138  
  clk_out3_design_1_clk_wiz_0_0_1       93.615        0.000                      0                  301        0.178        0.000                      0                  301       49.500        0.000                       0                   157  
  clk_out5_design_1_clk_wiz_0_0_1        7.535        0.000                      0                   20        0.254        0.000                      0                   20        4.500        0.000                       0                    22  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0          4.802        0.000                      0                   30        0.012        0.000                      0                   30  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0          3.697        0.000                      0                   63        0.075        0.000                      0                   63  
clk_out2_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0          4.805        0.000                      0                   30        0.016        0.000                      0                   30  
clk_out2_design_1_clk_wiz_0_0_1  clk_out2_design_1_clk_wiz_0_0         35.189        0.000                      0                  190        0.073        0.000                      0                  190  
clk_out3_design_1_clk_wiz_0_0_1  clk_out3_design_1_clk_wiz_0_0         93.610        0.000                      0                  301        0.068        0.000                      0                  301  
clk_out5_design_1_clk_wiz_0_0_1  clk_out5_design_1_clk_wiz_0_0          7.534        0.000                      0                   20        0.180        0.000                      0                   20  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1        3.697        0.000                      0                   63        0.075        0.000                      0                   63  
clk_out2_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1        4.802        0.000                      0                   30        0.012        0.000                      0                   30  
clk_out2_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0_1        4.805        0.000                      0                   30        0.016        0.000                      0                   30  
clk_out2_design_1_clk_wiz_0_0    clk_out2_design_1_clk_wiz_0_0_1       35.189        0.000                      0                  190        0.073        0.000                      0                  190  
clk_out3_design_1_clk_wiz_0_0    clk_out3_design_1_clk_wiz_0_0_1       93.610        0.000                      0                  301        0.068        0.000                      0                  301  
clk_out5_design_1_clk_wiz_0_0    clk_out5_design_1_clk_wiz_0_0_1        7.534        0.000                      0                   20        0.180        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  osc_clk_in
  To Clock:  osc_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         osc_clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { osc_clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.963ns (25.570%)  route 2.803ns (74.430%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 6.584 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.161 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.789     2.950    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X0Y25          FDSE                                         r  Inst_dvid/shift_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.502     6.584    Inst_dvid/clk_out1
    SLICE_X0Y25          FDSE                                         r  Inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.563     7.147    
                         clock uncertainty           -0.072     7.076    
    SLICE_X0Y25          FDSE (Setup_fdse_C_S)       -0.429     6.647    Inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.963ns (25.570%)  route 2.803ns (74.430%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 6.584 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.161 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.789     2.950    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X0Y25          FDSE                                         r  Inst_dvid/shift_blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.502     6.584    Inst_dvid/clk_out1
    SLICE_X0Y25          FDSE                                         r  Inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.563     7.147    
                         clock uncertainty           -0.072     7.076    
    SLICE_X0Y25          FDSE (Setup_fdse_C_S)       -0.429     6.647    Inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.957ns (27.638%)  route 2.506ns (72.362%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.118     2.155 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     2.646    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.356    Inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.957ns (27.638%)  route 2.506ns (72.362%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.118     2.155 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     2.646    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.356    Inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.957ns (27.638%)  route 2.506ns (72.362%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.118     2.155 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     2.646    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.356    Inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  3.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.524    Inst_dvid/clk_out1
    SLICE_X1Y25          FDRE                                         r  Inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.081    -0.302    Inst_dvid/shift_clock[0]
    SLICE_X1Y25          FDRE                                         r  Inst_dvid/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.763    Inst_dvid/clk_out1
    SLICE_X1Y25          FDRE                                         r  Inst_dvid/shift_clock_reg[8]/C
                         clock pessimism              0.239    -0.524    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.075    -0.449    Inst_dvid/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.625%)  route 0.080ns (38.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.524    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.080    -0.316    Inst_dvid/shift_clock__0[9]
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.763    Inst_dvid/clk_out1
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.252    -0.511    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.019    -0.492    Inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.325%)  route 0.150ns (44.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.521    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Inst_dvid/shift_green_reg[2]/Q
                         net (fo=1, routed)           0.150    -0.230    Inst_dvid/shift_green_reg_n_0_[2]
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.045    -0.185 r  Inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    Inst_dvid/shift_green[0]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.273    -0.484    
    SLICE_X2Y30          FDSE (Hold_fdse_C_D)         0.120    -0.364    Inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.505%)  route 0.143ns (43.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587    -0.519    Inst_dvid/clk_out1
    SLICE_X3Y30          FDRE                                         r  Inst_dvid/shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/shift_green_reg[9]/Q
                         net (fo=1, routed)           0.143    -0.235    Inst_dvid/shift_green_reg_n_0_[9]
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  Inst_dvid/shift_green[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.190    Inst_dvid/shift_green[7]_i_2_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X2Y30          FDSE (Hold_fdse_C_D)         0.121    -0.385    Inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.521    Inst_dvid/clk_out1
    SLICE_X1Y27          FDRE                                         r  Inst_dvid/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Inst_dvid/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.139    -0.241    Inst_dvid/data1[7]
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  Inst_dvid/shift_blue[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.196    Inst_dvid/shift_blue[7]_i_2_n_0
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.252    -0.507    
    SLICE_X1Y28          FDSE (Hold_fdse_C_D)         0.092    -0.415    Inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_green_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.212ns (58.861%)  route 0.148ns (41.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587    -0.519    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDSE (Prop_fdse_C_Q)         0.164    -0.355 r  Inst_dvid/shift_green_reg[7]/Q
                         net (fo=1, routed)           0.148    -0.207    Inst_dvid/shift_green_reg_n_0_[7]
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.048    -0.159 r  Inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    Inst_dvid/shift_green[5]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.238    -0.519    
    SLICE_X2Y30          FDSE (Hold_fdse_C_D)         0.131    -0.388    Inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.014%)  route 0.195ns (57.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.524    Inst_dvid/clk_out1
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.195    -0.189    Inst_dvid/shift_clock[1]
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.763    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
                         clock pessimism              0.252    -0.511    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.071    -0.440    Inst_dvid/shift_clock_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.330%)  route 0.184ns (56.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.524    Inst_dvid/clk_out1
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.184    -0.199    Inst_dvid/shift_clock__0[7]
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.763    Inst_dvid/clk_out1
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[5]/C
                         clock pessimism              0.239    -0.524    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.070    -0.454    Inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.729%)  route 0.147ns (39.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.521    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.393 r  Inst_dvid/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.147    -0.246    Inst_dvid/shift_red_reg_n_0_[6]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.099    -0.147 r  Inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    Inst_dvid/shift_red[4]
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.238    -0.521    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.107    -0.414    Inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.792%)  route 0.188ns (50.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587    -0.519    Inst_dvid/clk_out1
    SLICE_X3Y30          FDRE                                         r  Inst_dvid/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.188    -0.191    Inst_dvid/shift_red_reg_n_0_[9]
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.045    -0.146 r  Inst_dvid/shift_red[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    Inst_dvid/shift_red[7]_i_2_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.252    -0.505    
    SLICE_X0Y30          FDSE (Hold_fdse_C_D)         0.092    -0.413    Inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    INST_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y32     Inst_dvid/ODDR2_red/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y18     Inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y28     Inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y30     Inst_dvid/ODDR2_green/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X2Y30      Inst_dvid/shift_green_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y30      Inst_dvid/shift_green_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X2Y30      Inst_dvid/shift_green_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y30      Inst_dvid/shift_green_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y30      Inst_dvid/shift_green_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y30      Inst_dvid/shift_green_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y30      Inst_dvid/shift_green_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y30      Inst_dvid/shift_red_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y30      Inst_dvid/shift_red_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y30      Inst_dvid/shift_red_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y27      Inst_dvid/shift_blue_reg[9]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y30      Inst_dvid/shift_green_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y30      Inst_dvid/shift_green_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y30      Inst_dvid/shift_green_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X0Y25      Inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X0Y25      Inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y24      Inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y24      Inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y24      Inst_dvid/shift_blue_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y28      Inst_dvid/shift_blue_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y28      Inst_dvid/shift_blue_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y25      Inst_dvid/shift_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      Inst_dvid/shift_clock_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y25      Inst_dvid/shift_clock_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.189ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.058ns (25.441%)  route 3.101ns (74.559%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.804     3.342    Inst_VGA_SYNC/v_count0
    SLICE_X2Y23          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.504    38.586    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y23          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[1]/C
                         clock pessimism              0.563    39.149    
                         clock uncertainty           -0.095    39.055    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    38.531    Inst_VGA_SYNC/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                 35.189    

Slack (MET) :             35.189ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.058ns (25.441%)  route 3.101ns (74.559%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.804     3.342    Inst_VGA_SYNC/v_count0
    SLICE_X2Y23          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.504    38.586    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y23          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[2]/C
                         clock pessimism              0.563    39.149    
                         clock uncertainty           -0.095    39.055    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    38.531    Inst_VGA_SYNC/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                 35.189    

Slack (MET) :             35.285ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X2Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[0]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    38.529    Inst_VGA_SYNC/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.285    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[6]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.624    Inst_VGA_SYNC/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[7]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.624    Inst_VGA_SYNC/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[8]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.624    Inst_VGA_SYNC/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[9]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.624    Inst_VGA_SYNC/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.459ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.058ns (27.222%)  route 2.829ns (72.778%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.532     3.070    Inst_VGA_SYNC/v_count0
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[3]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    38.529    Inst_VGA_SYNC/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                 35.459    

Slack (MET) :             35.459ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.058ns (27.222%)  route 2.829ns (72.778%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.532     3.070    Inst_VGA_SYNC/v_count0
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[4]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    38.529    Inst_VGA_SYNC/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                 35.459    

Slack (MET) :             35.459ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.058ns (27.222%)  route 2.829ns (72.778%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.532     3.070    Inst_VGA_SYNC/v_count0
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[5]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    38.529    Inst_VGA_SYNC/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                 35.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.586    -0.520    Inst_dvid/TDMS_encoder_red/clk_out2
    SLICE_X0Y29          FDSE                                         r  Inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDSE (Prop_fdse_C_Q)         0.141    -0.379 r  Inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.113    -0.266    Inst_dvid/TDMS_encoder_red_n_2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -0.757    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[2]/C
                         clock pessimism              0.252    -0.505    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.071    -0.434    Inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 INST_AUDIO/get_fullnote/note_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            INST_AUDIO/counter_note_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.584    -0.522    INST_AUDIO/get_fullnote/clk_out2
    SLICE_X3Y79          FDRE                                         r  INST_AUDIO/get_fullnote/note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  INST_AUDIO/get_fullnote/note_reg[0]/Q
                         net (fo=9, routed)           0.123    -0.258    INST_AUDIO/get_fullnote/fullnote[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I3_O)        0.045    -0.213 r  INST_AUDIO/get_fullnote/counter_note[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    INST_AUDIO/get_fullnote_n_13
    SLICE_X2Y79          FDRE                                         r  INST_AUDIO/counter_note_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.852    -0.760    INST_AUDIO/clk_out2
    SLICE_X2Y79          FDRE                                         r  INST_AUDIO/counter_note_reg[0]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.120    -0.389    INST_AUDIO/counter_note_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.855%)  route 0.107ns (43.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.586    -0.520    Inst_dvid/TDMS_encoder_green/clk_out2
    SLICE_X0Y29          FDSE                                         r  Inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDSE (Prop_fdse_C_Q)         0.141    -0.379 r  Inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.107    -0.272    Inst_dvid/TDMS_encoder_green_n_2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -0.757    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[2]/C
                         clock pessimism              0.252    -0.505    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.047    -0.458    Inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.586    -0.520    Inst_dvid/TDMS_encoder_green/clk_out2
    SLICE_X2Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  Inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.112    -0.244    Inst_dvid/TDMS_encoder_green_n_1
    SLICE_X2Y29          FDRE                                         r  Inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.855    -0.758    Inst_dvid/clk_out2
    SLICE_X2Y29          FDRE                                         r  Inst_dvid/latched_green_reg[8]/C
                         clock pessimism              0.238    -0.520    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.076    -0.444    Inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Inst_VGA_SYNC/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.582    -0.524    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  Inst_VGA_SYNC/v_count_reg[4]/Q
                         net (fo=6, routed)           0.087    -0.289    Inst_VGA_SYNC/v_count_reg[4]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.098    -0.191 r  Inst_VGA_SYNC/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    Inst_VGA_SYNC/plusOp__0[5]
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.850    -0.763    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[5]/C
                         clock pessimism              0.239    -0.524    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121    -0.403    Inst_VGA_SYNC/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_VGA_SYNC/red_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.234%)  route 0.167ns (46.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.584    -0.522    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y29          FDRE                                         r  Inst_VGA_SYNC/red_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Inst_VGA_SYNC/red_out_reg/Q
                         net (fo=5, routed)           0.167    -0.214    Inst_dvid/TDMS_encoder_red/VGA_R_OBUF[0]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.049    -0.165 r  Inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.165    Inst_dvid/TDMS_encoder_red/p_0_in[3]
    SLICE_X3Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.855    -0.758    Inst_dvid/TDMS_encoder_red/clk_out2
    SLICE_X3Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.273    -0.485    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.107    -0.378    Inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 INST_AUDIO/tone_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            INST_AUDIO/get_fullnote/note_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.690%)  route 0.160ns (46.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.581    -0.525    INST_AUDIO/clk_out2
    SLICE_X4Y77          FDRE                                         r  INST_AUDIO/tone_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  INST_AUDIO/tone_reg[23]/Q
                         net (fo=15, routed)          0.160    -0.224    INST_AUDIO/get_fullnote/sel0[1]
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.045    -0.179 r  INST_AUDIO/get_fullnote/note[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    INST_AUDIO/get_fullnote/note_0[5]
    SLICE_X3Y77          FDRE                                         r  INST_AUDIO/get_fullnote/note_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.850    -0.762    INST_AUDIO/get_fullnote/clk_out2
    SLICE_X3Y77          FDRE                                         r  INST_AUDIO/get_fullnote/note_reg[5]/C
                         clock pessimism              0.273    -0.489    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.091    -0.398    INST_AUDIO/get_fullnote/note_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Inst_VGA_SYNC/red_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.704%)  route 0.167ns (47.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.584    -0.522    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y29          FDRE                                         r  Inst_VGA_SYNC/red_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Inst_VGA_SYNC/red_out_reg/Q
                         net (fo=5, routed)           0.167    -0.214    Inst_dvid/TDMS_encoder_red/VGA_R_OBUF[0]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.045    -0.169 r  Inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    Inst_dvid/TDMS_encoder_red/p_0_in[2]
    SLICE_X3Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.855    -0.758    Inst_dvid/TDMS_encoder_red/clk_out2
    SLICE_X3Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.273    -0.485    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.092    -0.393    Inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.717%)  route 0.153ns (48.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.521    Inst_dvid/TDMS_encoder_blue/clk_out2
    SLICE_X2Y28          FDRE                                         r  Inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  Inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.153    -0.204    Inst_dvid/TDMS_encoder_blue_n_3
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -0.757    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.252    -0.505    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.070    -0.435    Inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_VGA_SYNC/pixel_column_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/pixel_column_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.521    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y28          FDRE                                         r  Inst_VGA_SYNC/pixel_column_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  Inst_VGA_SYNC/pixel_column_cntr_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.209    Inst_VGA_SYNC/pixel_column_cntr_reg_n_0_[7]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.045    -0.164 r  Inst_VGA_SYNC/pixel_column_cntr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    Inst_VGA_SYNC/pixel_column_cntr[7]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  Inst_VGA_SYNC/pixel_column_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.854    -0.759    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y28          FDRE                                         r  Inst_VGA_SYNC/pixel_column_cntr_reg[7]/C
                         clock pessimism              0.238    -0.521    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121    -0.400    Inst_VGA_SYNC/pixel_column_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    INST_clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y79      INST_AUDIO/counter_note_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y79      INST_AUDIO/counter_note_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y79      INST_AUDIO/counter_note_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y79      INST_AUDIO/counter_note_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y77      INST_AUDIO/get_fullnote/note_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y79      INST_AUDIO/get_fullnote/note_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y77      INST_AUDIO/get_fullnote/note_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y77      INST_AUDIO/speaker_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y77      INST_AUDIO/get_fullnote/note_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y77      INST_AUDIO/speaker_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y80      INST_AUDIO/counter_note_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y80      INST_AUDIO/counter_note_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y80      INST_AUDIO/counter_note_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y78      INST_AUDIO/get_fullnote/note_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y79      INST_AUDIO/counter_note_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y79      INST_AUDIO/counter_note_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y79      INST_AUDIO/counter_note_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y79      INST_AUDIO/counter_note_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y76      INST_AUDIO/counter_octave_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y76      INST_AUDIO/counter_octave_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y76      INST_AUDIO/counter_octave_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y79      INST_AUDIO/counter_note_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y79      INST_AUDIO/counter_note_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y79      INST_AUDIO/counter_note_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y79      INST_AUDIO/counter_note_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y77      INST_AUDIO/get_fullnote/note_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y79      INST_AUDIO/get_fullnote/note_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y77      INST_AUDIO/get_fullnote/note_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       93.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.610ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.465ns (24.952%)  route 4.406ns (75.048%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.535     4.989    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.436    98.517    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[4]/C
                         clock pessimism              0.601    99.118    
                         clock uncertainty           -0.111    99.007    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.408    98.600    Inst_uart_control/MSG_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 93.610    

Slack (MET) :             93.610ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.465ns (24.952%)  route 4.406ns (75.048%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.535     4.989    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.436    98.517    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
                         clock pessimism              0.601    99.118    
                         clock uncertainty           -0.111    99.007    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.408    98.600    Inst_uart_control/MSG_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 93.610    

Slack (MET) :             93.610ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.465ns (24.952%)  route 4.406ns (75.048%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.535     4.989    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.436    98.517    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[6]/C
                         clock pessimism              0.601    99.118    
                         clock uncertainty           -0.111    99.007    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.408    98.600    Inst_uart_control/MSG_CNT_reg[6]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 93.610    

Slack (MET) :             93.610ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.465ns (24.952%)  route 4.406ns (75.048%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.535     4.989    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.436    98.517    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[7]/C
                         clock pessimism              0.601    99.118    
                         clock uncertainty           -0.111    99.007    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.408    98.600    Inst_uart_control/MSG_CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 93.610    

Slack (MET) :             93.726ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.465ns (25.576%)  route 4.263ns (74.424%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 98.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.392     4.846    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.434    98.515    Inst_uart_control/clk_out3
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[12]/C
                         clock pessimism              0.576    99.091    
                         clock uncertainty           -0.111    98.980    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.408    98.573    Inst_uart_control/MSG_CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         98.572    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 93.726    

Slack (MET) :             93.726ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.465ns (25.576%)  route 4.263ns (74.424%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 98.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.392     4.846    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.434    98.515    Inst_uart_control/clk_out3
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[13]/C
                         clock pessimism              0.576    99.091    
                         clock uncertainty           -0.111    98.980    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.408    98.573    Inst_uart_control/MSG_CNT_reg[13]
  -------------------------------------------------------------------
                         required time                         98.572    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 93.726    

Slack (MET) :             93.726ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.465ns (25.576%)  route 4.263ns (74.424%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 98.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.392     4.846    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.434    98.515    Inst_uart_control/clk_out3
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[14]/C
                         clock pessimism              0.576    99.091    
                         clock uncertainty           -0.111    98.980    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.408    98.573    Inst_uart_control/MSG_CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         98.572    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 93.726    

Slack (MET) :             93.726ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.465ns (25.576%)  route 4.263ns (74.424%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 98.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.392     4.846    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.434    98.515    Inst_uart_control/clk_out3
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[15]/C
                         clock pessimism              0.576    99.091    
                         clock uncertainty           -0.111    98.980    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.408    98.573    Inst_uart_control/MSG_CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         98.572    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 93.726    

Slack (MET) :             93.878ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.465ns (26.278%)  route 4.110ns (73.722%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.238     4.693    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y64         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.433    98.514    Inst_uart_control/clk_out3
    SLICE_X44Y64         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[20]/C
                         clock pessimism              0.576    99.090    
                         clock uncertainty           -0.111    98.979    
    SLICE_X44Y64         FDCE (Setup_fdce_C_CE)      -0.408    98.572    Inst_uart_control/MSG_CNT_reg[20]
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                 93.878    

Slack (MET) :             93.878ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.465ns (26.278%)  route 4.110ns (73.722%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.238     4.693    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y64         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.433    98.514    Inst_uart_control/clk_out3
    SLICE_X44Y64         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[21]/C
                         clock pessimism              0.576    99.090    
                         clock uncertainty           -0.111    98.979    
    SLICE_X44Y64         FDCE (Setup_fdce_C_CE)      -0.408    98.572    Inst_uart_control/MSG_CNT_reg[21]
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                 93.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_uart_control/TXD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.555    -0.551    Inst_uart_control/clk_out3
    SLICE_X42Y67         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  Inst_uart_control/TXD_DATA_reg[2]/Q
                         net (fo=1, routed)           0.099    -0.288    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[2]
    SLICE_X41Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.824    -0.789    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X41Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/C
                         clock pessimism              0.253    -0.536    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.070    -0.466    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Inst_uart_control/TXD_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.684%)  route 0.175ns (55.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.557    -0.549    Inst_uart_control/clk_out3
    SLICE_X43Y65         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  Inst_uart_control/TXD_DATA_reg[5]/Q
                         net (fo=1, routed)           0.175    -0.233    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[5]
    SLICE_X43Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.824    -0.789    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X43Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[5]/C
                         clock pessimism              0.253    -0.536    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.076    -0.460    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Inst_uart_control/TXD_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.555    -0.551    Inst_uart_control/clk_out3
    SLICE_X43Y67         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  Inst_uart_control/TXD_DATA_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.234    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[4]
    SLICE_X43Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.824    -0.789    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X43Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[4]/C
                         clock pessimism              0.253    -0.536    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.072    -0.464    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_uart_control/T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/T3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.562    -0.544    Inst_uart_control/clk_out3
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  Inst_uart_control/T3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.247    Inst_uart_control/T3_reg_n_0_[0]
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.042    -0.205 r  Inst_uart_control/T3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Inst_uart_control/plusOp[1]
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.831    -0.782    Inst_uart_control/clk_out3
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[1]/C
                         clock pessimism              0.238    -0.544    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.107    -0.437    Inst_uart_control/T3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 INST_delay_counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            INST_delay_counter/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.593    -0.513    INST_delay_counter/clk_out3
    SLICE_X63Y55         FDRE                                         r  INST_delay_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  INST_delay_counter/count_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.205    INST_delay_counter/count_reg_n_0_[0]
    SLICE_X63Y55         LUT1 (Prop_lut1_I0_O)        0.042    -0.163 r  INST_delay_counter/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    INST_delay_counter/count[0]
    SLICE_X63Y55         FDRE                                         r  INST_delay_counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.863    -0.749    INST_delay_counter/clk_out3
    SLICE_X63Y55         FDRE                                         r  INST_delay_counter/count_reg[0]/C
                         clock pessimism              0.236    -0.513    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.105    -0.408    INST_delay_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_uart_control/STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.347%)  route 0.115ns (33.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.557    -0.549    Inst_uart_control/clk_out3
    SLICE_X45Y66         FDCE                                         r  Inst_uart_control/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDCE (Prop_fdce_C_Q)         0.128    -0.421 f  Inst_uart_control/STATE_reg[2]/Q
                         net (fo=12, routed)          0.115    -0.306    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE[2]
    SLICE_X45Y66         LUT6 (Prop_lut6_I1_O)        0.099    -0.207 r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Inst_uart_control/INST_UARTTRANSMITTER_n_36
    SLICE_X45Y66         FDCE                                         r  Inst_uart_control/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.825    -0.788    Inst_uart_control/clk_out3
    SLICE_X45Y66         FDCE                                         r  Inst_uart_control/STATE_reg[0]/C
                         clock pessimism              0.239    -0.549    
    SLICE_X45Y66         FDCE (Hold_fdce_C_D)         0.092    -0.457    Inst_uart_control/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_uart_control/T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/T3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.562    -0.544    Inst_uart_control/clk_out3
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  Inst_uart_control/T3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.247    Inst_uart_control/T3_reg_n_0_[0]
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  Inst_uart_control/T3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    Inst_uart_control/plusOp[0]
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.831    -0.782    Inst_uart_control/clk_out3
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[0]/C
                         clock pessimism              0.238    -0.544    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091    -0.453    Inst_uart_control/T3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Inst_uart_control/TXD_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.557    -0.549    Inst_uart_control/clk_out3
    SLICE_X43Y65         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  Inst_uart_control/TXD_DATA_reg[6]/Q
                         net (fo=1, routed)           0.176    -0.232    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[6]
    SLICE_X42Y65         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.825    -0.788    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X42Y65         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[6]/C
                         clock pessimism              0.252    -0.536    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.052    -0.484    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Inst_uart_control/STATE_PROC.T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/TXD_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.217%)  route 0.225ns (54.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.556    -0.550    Inst_uart_control/clk_out3
    SLICE_X39Y66         FDRE                                         r  Inst_uart_control/STATE_PROC.T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  Inst_uart_control/STATE_PROC.T3_reg[0]/Q
                         net (fo=17, routed)          0.225    -0.184    Inst_uart_control/STATE_PROC.T3_reg_n_0_[0]
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.139 r  Inst_uart_control/TXD_DATA[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Inst_uart_control/TXD_DATA00_in[3]
    SLICE_X42Y66         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.824    -0.789    Inst_uart_control/clk_out3
    SLICE_X42Y66         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[3]/C
                         clock pessimism              0.273    -0.516    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.120    -0.396    Inst_uart_control/TXD_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.598%)  route 0.154ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.557    -0.549    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X46Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[11]/Q
                         net (fo=3, routed)           0.154    -0.231    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[11]
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.186 r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_i_1/O
                         net (fo=1, routed)           0.000    -0.186    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_i_1_n_0
    SLICE_X47Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.825    -0.788    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X47Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/C
                         clock pessimism              0.252    -0.536    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.091    -0.445    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    INST_clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y56     INST_delay_counter/count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y56     INST_delay_counter/count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y57     INST_delay_counter/count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y60     INST_delay_counter/delay_1s_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y44     Inst_LCD_4BIT/div_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y46     Inst_LCD_4BIT/div_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y46     Inst_LCD_4BIT/div_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y47     Inst_LCD_4BIT/div_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y56     INST_delay_counter/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y56     INST_delay_counter/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y57     INST_delay_counter/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y57     INST_delay_counter/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y60     INST_delay_counter/delay_1s_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y44     Inst_LCD_4BIT/div_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y46     Inst_LCD_4BIT/div_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y46     Inst_LCD_4BIT/div_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y66     Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y66     Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y60     Inst_uart_control/MSG_CNT_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y60     Inst_uart_control/MSG_CNT_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y60     Inst_uart_control/MSG_CNT_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y60     Inst_uart_control/MSG_CNT_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y61     Inst_uart_control/MSG_CNT_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y61     Inst_uart_control/MSG_CNT_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y61     Inst_uart_control/MSG_CNT_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y61     Inst_uart_control/MSG_CNT_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y56     INST_delay_counter/count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y56     INST_delay_counter/count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_design_1_clk_wiz_0_0
  To Clock:  clk_out5_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.534ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.849ns (74.610%)  route 0.629ns (25.390%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.354    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.677    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_6
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[17]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.677    
  -------------------------------------------------------------------
                         slack                                  7.534    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.841ns (74.528%)  route 0.629ns (25.472%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.354    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.669 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.669    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_4
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[19]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.765ns (73.719%)  route 0.629ns (26.281%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.354    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.593 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.593    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.638ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.745ns (73.498%)  route 0.629ns (26.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.354    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.573 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.573    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_7
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                  7.638    

Slack (MET) :             7.651ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.560 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.560    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_6
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[13]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y39         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  7.651    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.724ns (73.261%)  route 0.629ns (26.739%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.552 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.552    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_4
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[15]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y39         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.552    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.735ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.648ns (72.369%)  route 0.629ns (27.631%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.476 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.476    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y39         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                  7.735    

Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.628ns (72.124%)  route 0.629ns (27.876%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.456 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.456    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_7
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y39         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  7.755    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.615ns (71.963%)  route 0.629ns (28.037%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 8.598 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.443 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.443    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_6
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.516     8.598    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[9]/C
                         clock pessimism              0.577     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X64Y38         FDCE (Setup_fdce_C_D)        0.109     9.210    INST_SEVEN_SEGMENT/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.607ns (71.862%)  route 0.629ns (28.138%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 8.598 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.435 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.435    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_4
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.516     8.598    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[11]/C
                         clock pessimism              0.577     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X64Y38         FDCE (Setup_fdce_C_D)        0.109     9.210    INST_SEVEN_SEGMENT/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  7.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.593    -0.513    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.235    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[10]
    SLICE_X64Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.125 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.125    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.864    -0.749    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
                         clock pessimism              0.236    -0.513    
    SLICE_X64Y38         FDCE (Hold_fdce_C_D)         0.134    -0.379    INST_SEVEN_SEGMENT/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.593    -0.513    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.235    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[14]
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.125 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.125    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.864    -0.749    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
                         clock pessimism              0.236    -0.513    
    SLICE_X64Y39         FDCE (Hold_fdce_C_D)         0.134    -0.379    INST_SEVEN_SEGMENT/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.591    -0.515    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.351 r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.237    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[2]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.127 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.127    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.861    -0.752    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
                         clock pessimism              0.237    -0.515    
    SLICE_X64Y36         FDCE (Hold_fdce_C_D)         0.134    -0.381    INST_SEVEN_SEGMENT/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.592    -0.514    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.236    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[6]
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.126 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.126    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.862    -0.751    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
                         clock pessimism              0.237    -0.514    
    SLICE_X64Y37         FDCE (Hold_fdce_C_D)         0.134    -0.380    INST_SEVEN_SEGMENT/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.611%)  route 0.137ns (33.389%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.594    -0.512    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.137    -0.211    INST_SEVEN_SEGMENT/sig_select[0]
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.101 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.101    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.865    -0.748    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
                         clock pessimism              0.236    -0.512    
    SLICE_X64Y40         FDCE (Hold_fdce_C_D)         0.134    -0.378    INST_SEVEN_SEGMENT/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.593    -0.513    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.235    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[10]
    SLICE_X64Y38         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.089 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.089    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_4
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.864    -0.749    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[11]/C
                         clock pessimism              0.236    -0.513    
    SLICE_X64Y38         FDCE (Hold_fdce_C_D)         0.134    -0.379    INST_SEVEN_SEGMENT/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.593    -0.513    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.235    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[14]
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.089 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.089    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_4
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.864    -0.749    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[15]/C
                         clock pessimism              0.236    -0.513    
    SLICE_X64Y39         FDCE (Hold_fdce_C_D)         0.134    -0.379    INST_SEVEN_SEGMENT/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.591    -0.515    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.351 r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.237    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[2]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.091 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.091    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_4
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.861    -0.752    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[3]/C
                         clock pessimism              0.237    -0.515    
    SLICE_X64Y36         FDCE (Hold_fdce_C_D)         0.134    -0.381    INST_SEVEN_SEGMENT/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.592    -0.514    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.236    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[6]
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.090 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.090    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_4
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.862    -0.751    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[7]/C
                         clock pessimism              0.237    -0.514    
    SLICE_X64Y37         FDCE (Hold_fdce_C_D)         0.134    -0.380    INST_SEVEN_SEGMENT/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.591    -0.515    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.351 f  INST_SEVEN_SEGMENT/refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.188    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[0]
    SLICE_X64Y36         LUT1 (Prop_lut1_I0_O)        0.045    -0.143 r  INST_SEVEN_SEGMENT/refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.143    INST_SEVEN_SEGMENT/refresh_counter[0]_i_2_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.073 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.073    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_7
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.861    -0.752    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
                         clock pessimism              0.237    -0.515    
    SLICE_X64Y36         FDCE (Hold_fdce_C_D)         0.134    -0.381    INST_SEVEN_SEGMENT/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    INST_clk_wiz/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y36     INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y38     INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y38     INST_SEVEN_SEGMENT/refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y39     INST_SEVEN_SEGMENT/refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y39     INST_SEVEN_SEGMENT/refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y39     INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y39     INST_SEVEN_SEGMENT/refresh_counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y40     INST_SEVEN_SEGMENT/refresh_counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y36     INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y38     INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y38     INST_SEVEN_SEGMENT/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y39     INST_SEVEN_SEGMENT/refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y39     INST_SEVEN_SEGMENT/refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y39     INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y39     INST_SEVEN_SEGMENT/refresh_counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y40     INST_SEVEN_SEGMENT/refresh_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y40     INST_SEVEN_SEGMENT/refresh_counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y40     INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y36     INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y36     INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y36     INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y36     INST_SEVEN_SEGMENT/refresh_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y37     INST_SEVEN_SEGMENT/refresh_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y37     INST_SEVEN_SEGMENT/refresh_counter_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y37     INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y37     INST_SEVEN_SEGMENT/refresh_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y38     INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y38     INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { INST_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    INST_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { osc_clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.963ns (25.570%)  route 2.803ns (74.430%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 6.584 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.161 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.789     2.950    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X0Y25          FDSE                                         r  Inst_dvid/shift_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.502     6.584    Inst_dvid/clk_out1
    SLICE_X0Y25          FDSE                                         r  Inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.563     7.147    
                         clock uncertainty           -0.071     7.076    
    SLICE_X0Y25          FDSE (Setup_fdse_C_S)       -0.429     6.647    Inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.963ns (25.570%)  route 2.803ns (74.430%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 6.584 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.161 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.789     2.950    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X0Y25          FDSE                                         r  Inst_dvid/shift_blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.502     6.584    Inst_dvid/clk_out1
    SLICE_X0Y25          FDSE                                         r  Inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.563     7.147    
                         clock uncertainty           -0.071     7.076    
    SLICE_X0Y25          FDSE (Setup_fdse_C_S)       -0.429     6.647    Inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.071     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.702    

Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.071     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.702    

Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.071     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.702    

Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.071     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.702    

Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.071     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.702    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.957ns (27.638%)  route 2.506ns (72.362%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.118     2.155 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     2.646    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.071     7.082    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.356    Inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.957ns (27.638%)  route 2.506ns (72.362%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.118     2.155 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     2.646    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.071     7.082    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.356    Inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.957ns (27.638%)  route 2.506ns (72.362%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.118     2.155 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     2.646    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.071     7.082    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.356    Inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  3.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.524    Inst_dvid/clk_out1
    SLICE_X1Y25          FDRE                                         r  Inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.081    -0.302    Inst_dvid/shift_clock[0]
    SLICE_X1Y25          FDRE                                         r  Inst_dvid/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.763    Inst_dvid/clk_out1
    SLICE_X1Y25          FDRE                                         r  Inst_dvid/shift_clock_reg[8]/C
                         clock pessimism              0.239    -0.524    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.075    -0.449    Inst_dvid/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.625%)  route 0.080ns (38.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.524    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.080    -0.316    Inst_dvid/shift_clock__0[9]
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.763    Inst_dvid/clk_out1
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.252    -0.511    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.019    -0.492    Inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.325%)  route 0.150ns (44.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.521    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Inst_dvid/shift_green_reg[2]/Q
                         net (fo=1, routed)           0.150    -0.230    Inst_dvid/shift_green_reg_n_0_[2]
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.045    -0.185 r  Inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    Inst_dvid/shift_green[0]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.273    -0.484    
    SLICE_X2Y30          FDSE (Hold_fdse_C_D)         0.120    -0.364    Inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.505%)  route 0.143ns (43.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587    -0.519    Inst_dvid/clk_out1
    SLICE_X3Y30          FDRE                                         r  Inst_dvid/shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/shift_green_reg[9]/Q
                         net (fo=1, routed)           0.143    -0.235    Inst_dvid/shift_green_reg_n_0_[9]
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  Inst_dvid/shift_green[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.190    Inst_dvid/shift_green[7]_i_2_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X2Y30          FDSE (Hold_fdse_C_D)         0.121    -0.385    Inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.521    Inst_dvid/clk_out1
    SLICE_X1Y27          FDRE                                         r  Inst_dvid/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Inst_dvid/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.139    -0.241    Inst_dvid/data1[7]
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  Inst_dvid/shift_blue[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.196    Inst_dvid/shift_blue[7]_i_2_n_0
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.252    -0.507    
    SLICE_X1Y28          FDSE (Hold_fdse_C_D)         0.092    -0.415    Inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_green_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.212ns (58.861%)  route 0.148ns (41.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587    -0.519    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDSE (Prop_fdse_C_Q)         0.164    -0.355 r  Inst_dvid/shift_green_reg[7]/Q
                         net (fo=1, routed)           0.148    -0.207    Inst_dvid/shift_green_reg_n_0_[7]
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.048    -0.159 r  Inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    Inst_dvid/shift_green[5]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.238    -0.519    
    SLICE_X2Y30          FDSE (Hold_fdse_C_D)         0.131    -0.388    Inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.014%)  route 0.195ns (57.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.524    Inst_dvid/clk_out1
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.195    -0.189    Inst_dvid/shift_clock[1]
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.763    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
                         clock pessimism              0.252    -0.511    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.071    -0.440    Inst_dvid/shift_clock_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.330%)  route 0.184ns (56.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.524    Inst_dvid/clk_out1
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.184    -0.199    Inst_dvid/shift_clock__0[7]
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.763    Inst_dvid/clk_out1
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[5]/C
                         clock pessimism              0.239    -0.524    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.070    -0.454    Inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.729%)  route 0.147ns (39.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.521    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.393 r  Inst_dvid/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.147    -0.246    Inst_dvid/shift_red_reg_n_0_[6]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.099    -0.147 r  Inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    Inst_dvid/shift_red[4]
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.238    -0.521    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.107    -0.414    Inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.792%)  route 0.188ns (50.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587    -0.519    Inst_dvid/clk_out1
    SLICE_X3Y30          FDRE                                         r  Inst_dvid/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.188    -0.191    Inst_dvid/shift_red_reg_n_0_[9]
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.045    -0.146 r  Inst_dvid/shift_red[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    Inst_dvid/shift_red[7]_i_2_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.252    -0.505    
    SLICE_X0Y30          FDSE (Hold_fdse_C_D)         0.092    -0.413    Inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    INST_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y32     Inst_dvid/ODDR2_red/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y18     Inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y28     Inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y30     Inst_dvid/ODDR2_green/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X2Y30      Inst_dvid/shift_green_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y30      Inst_dvid/shift_green_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X2Y30      Inst_dvid/shift_green_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y30      Inst_dvid/shift_green_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y30      Inst_dvid/shift_green_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y30      Inst_dvid/shift_green_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y30      Inst_dvid/shift_green_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y30      Inst_dvid/shift_red_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y30      Inst_dvid/shift_red_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y30      Inst_dvid/shift_red_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y27      Inst_dvid/shift_blue_reg[9]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y30      Inst_dvid/shift_green_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y30      Inst_dvid/shift_green_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y30      Inst_dvid/shift_green_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X0Y25      Inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X0Y25      Inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y24      Inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y24      Inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y24      Inst_dvid/shift_blue_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y28      Inst_dvid/shift_blue_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y28      Inst_dvid/shift_blue_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y25      Inst_dvid/shift_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y24      Inst_dvid/shift_clock_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y25      Inst_dvid/shift_clock_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.192ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.058ns (25.441%)  route 3.101ns (74.559%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.804     3.342    Inst_VGA_SYNC/v_count0
    SLICE_X2Y23          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.504    38.586    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y23          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[1]/C
                         clock pessimism              0.563    39.149    
                         clock uncertainty           -0.091    39.058    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    38.534    Inst_VGA_SYNC/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                 35.192    

Slack (MET) :             35.192ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.058ns (25.441%)  route 3.101ns (74.559%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.804     3.342    Inst_VGA_SYNC/v_count0
    SLICE_X2Y23          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.504    38.586    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y23          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[2]/C
                         clock pessimism              0.563    39.149    
                         clock uncertainty           -0.091    39.058    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    38.534    Inst_VGA_SYNC/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                 35.192    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X2Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[0]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.091    39.056    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    38.532    Inst_VGA_SYNC/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.289    

Slack (MET) :             35.384ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[6]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.091    39.056    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.627    Inst_VGA_SYNC/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.384    

Slack (MET) :             35.384ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[7]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.091    39.056    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.627    Inst_VGA_SYNC/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.384    

Slack (MET) :             35.384ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[8]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.091    39.056    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.627    Inst_VGA_SYNC/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.384    

Slack (MET) :             35.384ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[9]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.091    39.056    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.627    Inst_VGA_SYNC/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.384    

Slack (MET) :             35.462ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.058ns (27.222%)  route 2.829ns (72.778%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.532     3.070    Inst_VGA_SYNC/v_count0
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[3]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.091    39.056    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    38.532    Inst_VGA_SYNC/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                 35.462    

Slack (MET) :             35.462ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.058ns (27.222%)  route 2.829ns (72.778%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.532     3.070    Inst_VGA_SYNC/v_count0
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[4]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.091    39.056    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    38.532    Inst_VGA_SYNC/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                 35.462    

Slack (MET) :             35.462ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.058ns (27.222%)  route 2.829ns (72.778%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.532     3.070    Inst_VGA_SYNC/v_count0
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[5]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.091    39.056    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    38.532    Inst_VGA_SYNC/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                 35.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.586    -0.520    Inst_dvid/TDMS_encoder_red/clk_out2
    SLICE_X0Y29          FDSE                                         r  Inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDSE (Prop_fdse_C_Q)         0.141    -0.379 r  Inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.113    -0.266    Inst_dvid/TDMS_encoder_red_n_2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -0.757    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[2]/C
                         clock pessimism              0.252    -0.505    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.071    -0.434    Inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 INST_AUDIO/get_fullnote/note_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            INST_AUDIO/counter_note_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.584    -0.522    INST_AUDIO/get_fullnote/clk_out2
    SLICE_X3Y79          FDRE                                         r  INST_AUDIO/get_fullnote/note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  INST_AUDIO/get_fullnote/note_reg[0]/Q
                         net (fo=9, routed)           0.123    -0.258    INST_AUDIO/get_fullnote/fullnote[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I3_O)        0.045    -0.213 r  INST_AUDIO/get_fullnote/counter_note[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    INST_AUDIO/get_fullnote_n_13
    SLICE_X2Y79          FDRE                                         r  INST_AUDIO/counter_note_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.852    -0.760    INST_AUDIO/clk_out2
    SLICE_X2Y79          FDRE                                         r  INST_AUDIO/counter_note_reg[0]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.120    -0.389    INST_AUDIO/counter_note_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.855%)  route 0.107ns (43.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.586    -0.520    Inst_dvid/TDMS_encoder_green/clk_out2
    SLICE_X0Y29          FDSE                                         r  Inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDSE (Prop_fdse_C_Q)         0.141    -0.379 r  Inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.107    -0.272    Inst_dvid/TDMS_encoder_green_n_2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -0.757    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[2]/C
                         clock pessimism              0.252    -0.505    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.047    -0.458    Inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.586    -0.520    Inst_dvid/TDMS_encoder_green/clk_out2
    SLICE_X2Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  Inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.112    -0.244    Inst_dvid/TDMS_encoder_green_n_1
    SLICE_X2Y29          FDRE                                         r  Inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.855    -0.758    Inst_dvid/clk_out2
    SLICE_X2Y29          FDRE                                         r  Inst_dvid/latched_green_reg[8]/C
                         clock pessimism              0.238    -0.520    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.076    -0.444    Inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Inst_VGA_SYNC/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.582    -0.524    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  Inst_VGA_SYNC/v_count_reg[4]/Q
                         net (fo=6, routed)           0.087    -0.289    Inst_VGA_SYNC/v_count_reg[4]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.098    -0.191 r  Inst_VGA_SYNC/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    Inst_VGA_SYNC/plusOp__0[5]
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.850    -0.763    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[5]/C
                         clock pessimism              0.239    -0.524    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121    -0.403    Inst_VGA_SYNC/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_VGA_SYNC/red_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.234%)  route 0.167ns (46.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.584    -0.522    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y29          FDRE                                         r  Inst_VGA_SYNC/red_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Inst_VGA_SYNC/red_out_reg/Q
                         net (fo=5, routed)           0.167    -0.214    Inst_dvid/TDMS_encoder_red/VGA_R_OBUF[0]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.049    -0.165 r  Inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.165    Inst_dvid/TDMS_encoder_red/p_0_in[3]
    SLICE_X3Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.855    -0.758    Inst_dvid/TDMS_encoder_red/clk_out2
    SLICE_X3Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.273    -0.485    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.107    -0.378    Inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 INST_AUDIO/tone_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            INST_AUDIO/get_fullnote/note_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.690%)  route 0.160ns (46.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.581    -0.525    INST_AUDIO/clk_out2
    SLICE_X4Y77          FDRE                                         r  INST_AUDIO/tone_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  INST_AUDIO/tone_reg[23]/Q
                         net (fo=15, routed)          0.160    -0.224    INST_AUDIO/get_fullnote/sel0[1]
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.045    -0.179 r  INST_AUDIO/get_fullnote/note[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    INST_AUDIO/get_fullnote/note_0[5]
    SLICE_X3Y77          FDRE                                         r  INST_AUDIO/get_fullnote/note_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.850    -0.762    INST_AUDIO/get_fullnote/clk_out2
    SLICE_X3Y77          FDRE                                         r  INST_AUDIO/get_fullnote/note_reg[5]/C
                         clock pessimism              0.273    -0.489    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.091    -0.398    INST_AUDIO/get_fullnote/note_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Inst_VGA_SYNC/red_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.704%)  route 0.167ns (47.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.584    -0.522    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y29          FDRE                                         r  Inst_VGA_SYNC/red_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Inst_VGA_SYNC/red_out_reg/Q
                         net (fo=5, routed)           0.167    -0.214    Inst_dvid/TDMS_encoder_red/VGA_R_OBUF[0]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.045    -0.169 r  Inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    Inst_dvid/TDMS_encoder_red/p_0_in[2]
    SLICE_X3Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.855    -0.758    Inst_dvid/TDMS_encoder_red/clk_out2
    SLICE_X3Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.273    -0.485    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.092    -0.393    Inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.717%)  route 0.153ns (48.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.521    Inst_dvid/TDMS_encoder_blue/clk_out2
    SLICE_X2Y28          FDRE                                         r  Inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  Inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.153    -0.204    Inst_dvid/TDMS_encoder_blue_n_3
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -0.757    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.252    -0.505    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.070    -0.435    Inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_VGA_SYNC/pixel_column_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/pixel_column_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.521    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y28          FDRE                                         r  Inst_VGA_SYNC/pixel_column_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  Inst_VGA_SYNC/pixel_column_cntr_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.209    Inst_VGA_SYNC/pixel_column_cntr_reg_n_0_[7]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.045    -0.164 r  Inst_VGA_SYNC/pixel_column_cntr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    Inst_VGA_SYNC/pixel_column_cntr[7]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  Inst_VGA_SYNC/pixel_column_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.854    -0.759    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y28          FDRE                                         r  Inst_VGA_SYNC/pixel_column_cntr_reg[7]/C
                         clock pessimism              0.238    -0.521    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121    -0.400    Inst_VGA_SYNC/pixel_column_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    INST_clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y79      INST_AUDIO/counter_note_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y79      INST_AUDIO/counter_note_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y79      INST_AUDIO/counter_note_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y79      INST_AUDIO/counter_note_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y77      INST_AUDIO/get_fullnote/note_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y79      INST_AUDIO/get_fullnote/note_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y77      INST_AUDIO/get_fullnote/note_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y77      INST_AUDIO/speaker_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y77      INST_AUDIO/get_fullnote/note_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y77      INST_AUDIO/speaker_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y80      INST_AUDIO/counter_note_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y80      INST_AUDIO/counter_note_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y80      INST_AUDIO/counter_note_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y78      INST_AUDIO/get_fullnote/note_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y79      INST_AUDIO/counter_note_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y79      INST_AUDIO/counter_note_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y79      INST_AUDIO/counter_note_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y79      INST_AUDIO/counter_note_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y76      INST_AUDIO/counter_octave_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y76      INST_AUDIO/counter_octave_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y76      INST_AUDIO/counter_octave_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y79      INST_AUDIO/counter_note_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y79      INST_AUDIO/counter_note_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y79      INST_AUDIO/counter_note_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y79      INST_AUDIO/counter_note_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y77      INST_AUDIO/get_fullnote/note_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y79      INST_AUDIO/get_fullnote/note_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y77      INST_AUDIO/get_fullnote/note_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0_1
  To Clock:  clk_out3_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       93.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.615ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.465ns (24.952%)  route 4.406ns (75.048%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.535     4.989    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.436    98.517    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[4]/C
                         clock pessimism              0.601    99.118    
                         clock uncertainty           -0.106    99.012    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.408    98.604    Inst_uart_control/MSG_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 93.615    

Slack (MET) :             93.615ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.465ns (24.952%)  route 4.406ns (75.048%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.535     4.989    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.436    98.517    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
                         clock pessimism              0.601    99.118    
                         clock uncertainty           -0.106    99.012    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.408    98.604    Inst_uart_control/MSG_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 93.615    

Slack (MET) :             93.615ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.465ns (24.952%)  route 4.406ns (75.048%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.535     4.989    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.436    98.517    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[6]/C
                         clock pessimism              0.601    99.118    
                         clock uncertainty           -0.106    99.012    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.408    98.604    Inst_uart_control/MSG_CNT_reg[6]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 93.615    

Slack (MET) :             93.615ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.465ns (24.952%)  route 4.406ns (75.048%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.535     4.989    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.436    98.517    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[7]/C
                         clock pessimism              0.601    99.118    
                         clock uncertainty           -0.106    99.012    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.408    98.604    Inst_uart_control/MSG_CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 93.615    

Slack (MET) :             93.731ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.465ns (25.576%)  route 4.263ns (74.424%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 98.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.392     4.846    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.434    98.515    Inst_uart_control/clk_out3
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[12]/C
                         clock pessimism              0.576    99.091    
                         clock uncertainty           -0.106    98.985    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.408    98.577    Inst_uart_control/MSG_CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         98.577    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 93.731    

Slack (MET) :             93.731ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.465ns (25.576%)  route 4.263ns (74.424%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 98.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.392     4.846    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.434    98.515    Inst_uart_control/clk_out3
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[13]/C
                         clock pessimism              0.576    99.091    
                         clock uncertainty           -0.106    98.985    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.408    98.577    Inst_uart_control/MSG_CNT_reg[13]
  -------------------------------------------------------------------
                         required time                         98.577    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 93.731    

Slack (MET) :             93.731ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.465ns (25.576%)  route 4.263ns (74.424%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 98.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.392     4.846    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.434    98.515    Inst_uart_control/clk_out3
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[14]/C
                         clock pessimism              0.576    99.091    
                         clock uncertainty           -0.106    98.985    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.408    98.577    Inst_uart_control/MSG_CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         98.577    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 93.731    

Slack (MET) :             93.731ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.465ns (25.576%)  route 4.263ns (74.424%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 98.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.392     4.846    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.434    98.515    Inst_uart_control/clk_out3
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[15]/C
                         clock pessimism              0.576    99.091    
                         clock uncertainty           -0.106    98.985    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.408    98.577    Inst_uart_control/MSG_CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         98.577    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 93.731    

Slack (MET) :             93.883ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.465ns (26.278%)  route 4.110ns (73.722%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.238     4.693    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y64         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.433    98.514    Inst_uart_control/clk_out3
    SLICE_X44Y64         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[20]/C
                         clock pessimism              0.576    99.090    
                         clock uncertainty           -0.106    98.984    
    SLICE_X44Y64         FDCE (Setup_fdce_C_CE)      -0.408    98.576    Inst_uart_control/MSG_CNT_reg[20]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                 93.883    

Slack (MET) :             93.883ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.465ns (26.278%)  route 4.110ns (73.722%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.238     4.693    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y64         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.433    98.514    Inst_uart_control/clk_out3
    SLICE_X44Y64         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[21]/C
                         clock pessimism              0.576    99.090    
                         clock uncertainty           -0.106    98.984    
    SLICE_X44Y64         FDCE (Setup_fdce_C_CE)      -0.408    98.576    Inst_uart_control/MSG_CNT_reg[21]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                 93.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_uart_control/TXD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.555    -0.551    Inst_uart_control/clk_out3
    SLICE_X42Y67         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  Inst_uart_control/TXD_DATA_reg[2]/Q
                         net (fo=1, routed)           0.099    -0.288    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[2]
    SLICE_X41Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.824    -0.789    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X41Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/C
                         clock pessimism              0.253    -0.536    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.070    -0.466    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Inst_uart_control/TXD_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.684%)  route 0.175ns (55.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.557    -0.549    Inst_uart_control/clk_out3
    SLICE_X43Y65         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  Inst_uart_control/TXD_DATA_reg[5]/Q
                         net (fo=1, routed)           0.175    -0.233    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[5]
    SLICE_X43Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.824    -0.789    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X43Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[5]/C
                         clock pessimism              0.253    -0.536    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.076    -0.460    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Inst_uart_control/TXD_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.555    -0.551    Inst_uart_control/clk_out3
    SLICE_X43Y67         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  Inst_uart_control/TXD_DATA_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.234    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[4]
    SLICE_X43Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.824    -0.789    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X43Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[4]/C
                         clock pessimism              0.253    -0.536    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.072    -0.464    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_uart_control/T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/T3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.562    -0.544    Inst_uart_control/clk_out3
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  Inst_uart_control/T3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.247    Inst_uart_control/T3_reg_n_0_[0]
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.042    -0.205 r  Inst_uart_control/T3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Inst_uart_control/plusOp[1]
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.831    -0.782    Inst_uart_control/clk_out3
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[1]/C
                         clock pessimism              0.238    -0.544    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.107    -0.437    Inst_uart_control/T3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 INST_delay_counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            INST_delay_counter/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.593    -0.513    INST_delay_counter/clk_out3
    SLICE_X63Y55         FDRE                                         r  INST_delay_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  INST_delay_counter/count_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.205    INST_delay_counter/count_reg_n_0_[0]
    SLICE_X63Y55         LUT1 (Prop_lut1_I0_O)        0.042    -0.163 r  INST_delay_counter/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    INST_delay_counter/count[0]
    SLICE_X63Y55         FDRE                                         r  INST_delay_counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.863    -0.749    INST_delay_counter/clk_out3
    SLICE_X63Y55         FDRE                                         r  INST_delay_counter/count_reg[0]/C
                         clock pessimism              0.236    -0.513    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.105    -0.408    INST_delay_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_uart_control/STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.347%)  route 0.115ns (33.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.557    -0.549    Inst_uart_control/clk_out3
    SLICE_X45Y66         FDCE                                         r  Inst_uart_control/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDCE (Prop_fdce_C_Q)         0.128    -0.421 f  Inst_uart_control/STATE_reg[2]/Q
                         net (fo=12, routed)          0.115    -0.306    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE[2]
    SLICE_X45Y66         LUT6 (Prop_lut6_I1_O)        0.099    -0.207 r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Inst_uart_control/INST_UARTTRANSMITTER_n_36
    SLICE_X45Y66         FDCE                                         r  Inst_uart_control/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.825    -0.788    Inst_uart_control/clk_out3
    SLICE_X45Y66         FDCE                                         r  Inst_uart_control/STATE_reg[0]/C
                         clock pessimism              0.239    -0.549    
    SLICE_X45Y66         FDCE (Hold_fdce_C_D)         0.092    -0.457    Inst_uart_control/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_uart_control/T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/T3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.562    -0.544    Inst_uart_control/clk_out3
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  Inst_uart_control/T3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.247    Inst_uart_control/T3_reg_n_0_[0]
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  Inst_uart_control/T3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    Inst_uart_control/plusOp[0]
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.831    -0.782    Inst_uart_control/clk_out3
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[0]/C
                         clock pessimism              0.238    -0.544    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091    -0.453    Inst_uart_control/T3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Inst_uart_control/TXD_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.557    -0.549    Inst_uart_control/clk_out3
    SLICE_X43Y65         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  Inst_uart_control/TXD_DATA_reg[6]/Q
                         net (fo=1, routed)           0.176    -0.232    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[6]
    SLICE_X42Y65         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.825    -0.788    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X42Y65         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[6]/C
                         clock pessimism              0.252    -0.536    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.052    -0.484    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Inst_uart_control/STATE_PROC.T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/TXD_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.217%)  route 0.225ns (54.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.556    -0.550    Inst_uart_control/clk_out3
    SLICE_X39Y66         FDRE                                         r  Inst_uart_control/STATE_PROC.T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  Inst_uart_control/STATE_PROC.T3_reg[0]/Q
                         net (fo=17, routed)          0.225    -0.184    Inst_uart_control/STATE_PROC.T3_reg_n_0_[0]
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.139 r  Inst_uart_control/TXD_DATA[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Inst_uart_control/TXD_DATA00_in[3]
    SLICE_X42Y66         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.824    -0.789    Inst_uart_control/clk_out3
    SLICE_X42Y66         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[3]/C
                         clock pessimism              0.273    -0.516    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.120    -0.396    Inst_uart_control/TXD_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.598%)  route 0.154ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.557    -0.549    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X46Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[11]/Q
                         net (fo=3, routed)           0.154    -0.231    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[11]
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.186 r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_i_1/O
                         net (fo=1, routed)           0.000    -0.186    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_i_1_n_0
    SLICE_X47Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.825    -0.788    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X47Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/C
                         clock pessimism              0.252    -0.536    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.091    -0.445    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    INST_clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y56     INST_delay_counter/count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y56     INST_delay_counter/count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y57     INST_delay_counter/count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y60     INST_delay_counter/delay_1s_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y44     Inst_LCD_4BIT/div_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y46     Inst_LCD_4BIT/div_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y46     Inst_LCD_4BIT/div_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y47     Inst_LCD_4BIT/div_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y56     INST_delay_counter/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y56     INST_delay_counter/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y57     INST_delay_counter/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y57     INST_delay_counter/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y60     INST_delay_counter/delay_1s_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y44     Inst_LCD_4BIT/div_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y46     Inst_LCD_4BIT/div_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y46     Inst_LCD_4BIT/div_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y66     Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y66     Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y60     Inst_uart_control/MSG_CNT_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y60     Inst_uart_control/MSG_CNT_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y60     Inst_uart_control/MSG_CNT_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y60     Inst_uart_control/MSG_CNT_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y61     Inst_uart_control/MSG_CNT_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y61     Inst_uart_control/MSG_CNT_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y61     Inst_uart_control/MSG_CNT_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y61     Inst_uart_control/MSG_CNT_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y56     INST_delay_counter/count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y56     INST_delay_counter/count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_design_1_clk_wiz_0_0_1
  To Clock:  clk_out5_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.849ns (74.610%)  route 0.629ns (25.390%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.354    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.677    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_6
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[17]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.103    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.109     9.212    INST_SEVEN_SEGMENT/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.212    
                         arrival time                          -1.677    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.841ns (74.528%)  route 0.629ns (25.472%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.354    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.669 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.669    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_4
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[19]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.103    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.109     9.212    INST_SEVEN_SEGMENT/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.212    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.619ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.765ns (73.719%)  route 0.629ns (26.281%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.354    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.593 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.593    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.103    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.109     9.212    INST_SEVEN_SEGMENT/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.212    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  7.619    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.745ns (73.498%)  route 0.629ns (26.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.354    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.573 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.573    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_7
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.103    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.109     9.212    INST_SEVEN_SEGMENT/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.212    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.560 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.560    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_6
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[13]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.103    
    SLICE_X64Y39         FDCE (Setup_fdce_C_D)        0.109     9.212    INST_SEVEN_SEGMENT/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.212    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.724ns (73.261%)  route 0.629ns (26.739%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.552 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.552    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_4
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[15]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.103    
    SLICE_X64Y39         FDCE (Setup_fdce_C_D)        0.109     9.212    INST_SEVEN_SEGMENT/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.212    
                         arrival time                          -1.552    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.736ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.648ns (72.369%)  route 0.629ns (27.631%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.476 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.476    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.103    
    SLICE_X64Y39         FDCE (Setup_fdce_C_D)        0.109     9.212    INST_SEVEN_SEGMENT/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.212    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                  7.736    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.628ns (72.124%)  route 0.629ns (27.876%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.456 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.456    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_7
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.103    
    SLICE_X64Y39         FDCE (Setup_fdce_C_D)        0.109     9.212    INST_SEVEN_SEGMENT/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.212    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  7.756    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.615ns (71.963%)  route 0.629ns (28.037%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 8.598 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.443 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.443    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_6
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.516     8.598    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[9]/C
                         clock pessimism              0.577     9.175    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y38         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.607ns (71.862%)  route 0.629ns (28.138%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 8.598 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.435 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.435    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_4
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.516     8.598    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[11]/C
                         clock pessimism              0.577     9.175    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y38         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  7.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.593    -0.513    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.235    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[10]
    SLICE_X64Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.125 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.125    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.864    -0.749    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
                         clock pessimism              0.236    -0.513    
    SLICE_X64Y38         FDCE (Hold_fdce_C_D)         0.134    -0.379    INST_SEVEN_SEGMENT/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.593    -0.513    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.235    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[14]
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.125 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.125    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.864    -0.749    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
                         clock pessimism              0.236    -0.513    
    SLICE_X64Y39         FDCE (Hold_fdce_C_D)         0.134    -0.379    INST_SEVEN_SEGMENT/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.591    -0.515    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.351 r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.237    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[2]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.127 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.127    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.861    -0.752    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
                         clock pessimism              0.237    -0.515    
    SLICE_X64Y36         FDCE (Hold_fdce_C_D)         0.134    -0.381    INST_SEVEN_SEGMENT/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.592    -0.514    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.236    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[6]
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.126 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.126    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.862    -0.751    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
                         clock pessimism              0.237    -0.514    
    SLICE_X64Y37         FDCE (Hold_fdce_C_D)         0.134    -0.380    INST_SEVEN_SEGMENT/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.611%)  route 0.137ns (33.389%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.594    -0.512    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.137    -0.211    INST_SEVEN_SEGMENT/sig_select[0]
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.101 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.101    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.865    -0.748    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
                         clock pessimism              0.236    -0.512    
    SLICE_X64Y40         FDCE (Hold_fdce_C_D)         0.134    -0.378    INST_SEVEN_SEGMENT/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.593    -0.513    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.235    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[10]
    SLICE_X64Y38         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.089 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.089    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_4
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.864    -0.749    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[11]/C
                         clock pessimism              0.236    -0.513    
    SLICE_X64Y38         FDCE (Hold_fdce_C_D)         0.134    -0.379    INST_SEVEN_SEGMENT/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.593    -0.513    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.235    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[14]
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.089 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.089    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_4
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.864    -0.749    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[15]/C
                         clock pessimism              0.236    -0.513    
    SLICE_X64Y39         FDCE (Hold_fdce_C_D)         0.134    -0.379    INST_SEVEN_SEGMENT/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.591    -0.515    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.351 r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.237    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[2]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.091 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.091    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_4
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.861    -0.752    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[3]/C
                         clock pessimism              0.237    -0.515    
    SLICE_X64Y36         FDCE (Hold_fdce_C_D)         0.134    -0.381    INST_SEVEN_SEGMENT/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.592    -0.514    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.236    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[6]
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.090 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.090    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_4
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.862    -0.751    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[7]/C
                         clock pessimism              0.237    -0.514    
    SLICE_X64Y37         FDCE (Hold_fdce_C_D)         0.134    -0.380    INST_SEVEN_SEGMENT/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.591    -0.515    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.351 f  INST_SEVEN_SEGMENT/refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.188    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[0]
    SLICE_X64Y36         LUT1 (Prop_lut1_I0_O)        0.045    -0.143 r  INST_SEVEN_SEGMENT/refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.143    INST_SEVEN_SEGMENT/refresh_counter[0]_i_2_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.073 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.073    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_7
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.861    -0.752    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
                         clock pessimism              0.237    -0.515    
    SLICE_X64Y36         FDCE (Hold_fdce_C_D)         0.134    -0.381    INST_SEVEN_SEGMENT/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    INST_clk_wiz/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y36     INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y38     INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y38     INST_SEVEN_SEGMENT/refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y39     INST_SEVEN_SEGMENT/refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y39     INST_SEVEN_SEGMENT/refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y39     INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y39     INST_SEVEN_SEGMENT/refresh_counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y40     INST_SEVEN_SEGMENT/refresh_counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y36     INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y38     INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y38     INST_SEVEN_SEGMENT/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y39     INST_SEVEN_SEGMENT/refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y39     INST_SEVEN_SEGMENT/refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y39     INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y39     INST_SEVEN_SEGMENT/refresh_counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y40     INST_SEVEN_SEGMENT/refresh_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y40     INST_SEVEN_SEGMENT/refresh_counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y40     INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y36     INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y36     INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y36     INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y36     INST_SEVEN_SEGMENT/refresh_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y37     INST_SEVEN_SEGMENT/refresh_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y37     INST_SEVEN_SEGMENT/refresh_counter_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y37     INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y37     INST_SEVEN_SEGMENT/refresh_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y38     INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y38     INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { INST_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    INST_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.346    Inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.346    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.346    Inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          6.346    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.346    Inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.346    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.346    Inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.346    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.346    Inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.346    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.049    Inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.049    Inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.049    Inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.049    Inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.049    Inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_blue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.222    Inst_dvid/latched_blue[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.181     0.004    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.215     0.010    
    SLICE_X1Y28          FDSE (Hold_fdse_C_S)        -0.018    -0.008    Inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_blue_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.222    Inst_dvid/latched_blue[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.181     0.004    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.215     0.010    
    SLICE_X1Y28          FDSE (Hold_fdse_C_S)        -0.018    -0.008    Inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_blue_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.222    Inst_dvid/latched_blue[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.181     0.004    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.215     0.010    
    SLICE_X1Y28          FDSE (Hold_fdse_C_S)        -0.018    -0.008    Inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.215     0.012    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.041    Inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.215     0.012    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.041    Inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.215     0.012    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.041    Inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.215     0.012    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.041    Inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.215     0.012    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.041    Inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.227ns (29.514%)  route 0.542ns (70.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  Inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.542     0.151    Inst_dvid/latched_red[2]
    SLICE_X4Y30          LUT3 (Prop_lut3_I2_O)        0.099     0.250 r  Inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.250    Inst_dvid/shift_red[6]
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.215     0.010    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.107     0.117    Inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.174%)  route 0.583ns (75.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.583     0.205    Inst_dvid/latched_green[2]
    SLICE_X4Y30          LUT3 (Prop_lut3_I2_O)        0.045     0.250 r  Inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.250    Inst_dvid/shift_green[6]
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.215     0.010    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.107     0.117    Inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.963ns (25.570%)  route 2.803ns (74.430%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 6.584 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.161 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.789     2.950    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X0Y25          FDSE                                         r  Inst_dvid/shift_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.502     6.584    Inst_dvid/clk_out1
    SLICE_X0Y25          FDSE                                         r  Inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.563     7.147    
                         clock uncertainty           -0.072     7.076    
    SLICE_X0Y25          FDSE (Setup_fdse_C_S)       -0.429     6.647    Inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.963ns (25.570%)  route 2.803ns (74.430%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 6.584 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.161 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.789     2.950    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X0Y25          FDSE                                         r  Inst_dvid/shift_blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.502     6.584    Inst_dvid/clk_out1
    SLICE_X0Y25          FDSE                                         r  Inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.563     7.147    
                         clock uncertainty           -0.072     7.076    
    SLICE_X0Y25          FDSE (Setup_fdse_C_S)       -0.429     6.647    Inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.957ns (27.638%)  route 2.506ns (72.362%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.118     2.155 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     2.646    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.356    Inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.957ns (27.638%)  route 2.506ns (72.362%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.118     2.155 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     2.646    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.356    Inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.957ns (27.638%)  route 2.506ns (72.362%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.118     2.155 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     2.646    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.356    Inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  3.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.524    Inst_dvid/clk_out1
    SLICE_X1Y25          FDRE                                         r  Inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.081    -0.302    Inst_dvid/shift_clock[0]
    SLICE_X1Y25          FDRE                                         r  Inst_dvid/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.763    Inst_dvid/clk_out1
    SLICE_X1Y25          FDRE                                         r  Inst_dvid/shift_clock_reg[8]/C
                         clock pessimism              0.239    -0.524    
                         clock uncertainty            0.072    -0.452    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.075    -0.377    Inst_dvid/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.625%)  route 0.080ns (38.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.524    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.080    -0.316    Inst_dvid/shift_clock__0[9]
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.763    Inst_dvid/clk_out1
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.252    -0.511    
                         clock uncertainty            0.072    -0.439    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.019    -0.420    Inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.325%)  route 0.150ns (44.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.521    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Inst_dvid/shift_green_reg[2]/Q
                         net (fo=1, routed)           0.150    -0.230    Inst_dvid/shift_green_reg_n_0_[2]
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.045    -0.185 r  Inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    Inst_dvid/shift_green[0]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.273    -0.484    
                         clock uncertainty            0.072    -0.412    
    SLICE_X2Y30          FDSE (Hold_fdse_C_D)         0.120    -0.292    Inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.505%)  route 0.143ns (43.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587    -0.519    Inst_dvid/clk_out1
    SLICE_X3Y30          FDRE                                         r  Inst_dvid/shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/shift_green_reg[9]/Q
                         net (fo=1, routed)           0.143    -0.235    Inst_dvid/shift_green_reg_n_0_[9]
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  Inst_dvid/shift_green[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.190    Inst_dvid/shift_green[7]_i_2_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.072    -0.434    
    SLICE_X2Y30          FDSE (Hold_fdse_C_D)         0.121    -0.313    Inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.521    Inst_dvid/clk_out1
    SLICE_X1Y27          FDRE                                         r  Inst_dvid/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Inst_dvid/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.139    -0.241    Inst_dvid/data1[7]
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  Inst_dvid/shift_blue[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.196    Inst_dvid/shift_blue[7]_i_2_n_0
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.252    -0.507    
                         clock uncertainty            0.072    -0.435    
    SLICE_X1Y28          FDSE (Hold_fdse_C_D)         0.092    -0.343    Inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_green_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.212ns (58.861%)  route 0.148ns (41.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587    -0.519    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDSE (Prop_fdse_C_Q)         0.164    -0.355 r  Inst_dvid/shift_green_reg[7]/Q
                         net (fo=1, routed)           0.148    -0.207    Inst_dvid/shift_green_reg_n_0_[7]
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.048    -0.159 r  Inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    Inst_dvid/shift_green[5]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.238    -0.519    
                         clock uncertainty            0.072    -0.447    
    SLICE_X2Y30          FDSE (Hold_fdse_C_D)         0.131    -0.316    Inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.014%)  route 0.195ns (57.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.524    Inst_dvid/clk_out1
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.195    -0.189    Inst_dvid/shift_clock[1]
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.763    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
                         clock pessimism              0.252    -0.511    
                         clock uncertainty            0.072    -0.439    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.071    -0.368    Inst_dvid/shift_clock_reg[9]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.330%)  route 0.184ns (56.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.524    Inst_dvid/clk_out1
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.184    -0.199    Inst_dvid/shift_clock__0[7]
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.763    Inst_dvid/clk_out1
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[5]/C
                         clock pessimism              0.239    -0.524    
                         clock uncertainty            0.072    -0.452    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.070    -0.382    Inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.729%)  route 0.147ns (39.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.521    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.393 r  Inst_dvid/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.147    -0.246    Inst_dvid/shift_red_reg_n_0_[6]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.099    -0.147 r  Inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    Inst_dvid/shift_red[4]
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.238    -0.521    
                         clock uncertainty            0.072    -0.449    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.107    -0.342    Inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.792%)  route 0.188ns (50.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587    -0.519    Inst_dvid/clk_out1
    SLICE_X3Y30          FDRE                                         r  Inst_dvid/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.188    -0.191    Inst_dvid/shift_red_reg_n_0_[9]
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.045    -0.146 r  Inst_dvid/shift_red[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    Inst_dvid/shift_red[7]_i_2_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.252    -0.505    
                         clock uncertainty            0.072    -0.433    
    SLICE_X0Y30          FDSE (Hold_fdse_C_D)         0.092    -0.341    Inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.349    Inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.349    Inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.349    Inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.349    Inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.349    Inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.052    Inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          6.052    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.052    Inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          6.052    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.052    Inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          6.052    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.052    Inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          6.052    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.052    Inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          6.052    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_blue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.222    Inst_dvid/latched_blue[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.181     0.004    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.211     0.007    
    SLICE_X1Y28          FDSE (Hold_fdse_C_S)        -0.018    -0.011    Inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_blue_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.222    Inst_dvid/latched_blue[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.181     0.004    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.211     0.007    
    SLICE_X1Y28          FDSE (Hold_fdse_C_S)        -0.018    -0.011    Inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_blue_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.222    Inst_dvid/latched_blue[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.181     0.004    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.211     0.007    
    SLICE_X1Y28          FDSE (Hold_fdse_C_S)        -0.018    -0.011    Inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.211     0.009    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.044    Inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.211     0.009    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.044    Inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.211     0.009    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.044    Inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.211     0.009    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.044    Inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.211     0.009    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.044    Inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.227ns (29.514%)  route 0.542ns (70.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  Inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.542     0.151    Inst_dvid/latched_red[2]
    SLICE_X4Y30          LUT3 (Prop_lut3_I2_O)        0.099     0.250 r  Inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.250    Inst_dvid/shift_red[6]
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.211     0.007    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.107     0.114    Inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.174%)  route 0.583ns (75.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.583     0.205    Inst_dvid/latched_green[2]
    SLICE_X4Y30          LUT3 (Prop_lut3_I2_O)        0.045     0.250 r  Inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.250    Inst_dvid/shift_green[6]
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.211     0.007    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.107     0.114    Inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.189ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.058ns (25.441%)  route 3.101ns (74.559%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.804     3.342    Inst_VGA_SYNC/v_count0
    SLICE_X2Y23          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.504    38.586    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y23          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[1]/C
                         clock pessimism              0.563    39.149    
                         clock uncertainty           -0.095    39.055    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    38.531    Inst_VGA_SYNC/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                 35.189    

Slack (MET) :             35.189ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.058ns (25.441%)  route 3.101ns (74.559%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.804     3.342    Inst_VGA_SYNC/v_count0
    SLICE_X2Y23          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.504    38.586    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y23          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[2]/C
                         clock pessimism              0.563    39.149    
                         clock uncertainty           -0.095    39.055    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    38.531    Inst_VGA_SYNC/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                 35.189    

Slack (MET) :             35.285ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X2Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[0]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    38.529    Inst_VGA_SYNC/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.285    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[6]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.624    Inst_VGA_SYNC/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[7]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.624    Inst_VGA_SYNC/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[8]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.624    Inst_VGA_SYNC/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[9]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.624    Inst_VGA_SYNC/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.459ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.058ns (27.222%)  route 2.829ns (72.778%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.532     3.070    Inst_VGA_SYNC/v_count0
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[3]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    38.529    Inst_VGA_SYNC/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                 35.459    

Slack (MET) :             35.459ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.058ns (27.222%)  route 2.829ns (72.778%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.532     3.070    Inst_VGA_SYNC/v_count0
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[4]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    38.529    Inst_VGA_SYNC/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                 35.459    

Slack (MET) :             35.459ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.058ns (27.222%)  route 2.829ns (72.778%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.532     3.070    Inst_VGA_SYNC/v_count0
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[5]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    38.529    Inst_VGA_SYNC/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                 35.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.586    -0.520    Inst_dvid/TDMS_encoder_red/clk_out2
    SLICE_X0Y29          FDSE                                         r  Inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDSE (Prop_fdse_C_Q)         0.141    -0.379 r  Inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.113    -0.266    Inst_dvid/TDMS_encoder_red_n_2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -0.757    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[2]/C
                         clock pessimism              0.252    -0.505    
                         clock uncertainty            0.095    -0.411    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.071    -0.340    Inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 INST_AUDIO/get_fullnote/note_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            INST_AUDIO/counter_note_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.584    -0.522    INST_AUDIO/get_fullnote/clk_out2
    SLICE_X3Y79          FDRE                                         r  INST_AUDIO/get_fullnote/note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  INST_AUDIO/get_fullnote/note_reg[0]/Q
                         net (fo=9, routed)           0.123    -0.258    INST_AUDIO/get_fullnote/fullnote[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I3_O)        0.045    -0.213 r  INST_AUDIO/get_fullnote/counter_note[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    INST_AUDIO/get_fullnote_n_13
    SLICE_X2Y79          FDRE                                         r  INST_AUDIO/counter_note_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.852    -0.760    INST_AUDIO/clk_out2
    SLICE_X2Y79          FDRE                                         r  INST_AUDIO/counter_note_reg[0]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.095    -0.414    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.120    -0.294    INST_AUDIO/counter_note_reg[0]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.855%)  route 0.107ns (43.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.586    -0.520    Inst_dvid/TDMS_encoder_green/clk_out2
    SLICE_X0Y29          FDSE                                         r  Inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDSE (Prop_fdse_C_Q)         0.141    -0.379 r  Inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.107    -0.272    Inst_dvid/TDMS_encoder_green_n_2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -0.757    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[2]/C
                         clock pessimism              0.252    -0.505    
                         clock uncertainty            0.095    -0.411    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.047    -0.364    Inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.586    -0.520    Inst_dvid/TDMS_encoder_green/clk_out2
    SLICE_X2Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  Inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.112    -0.244    Inst_dvid/TDMS_encoder_green_n_1
    SLICE_X2Y29          FDRE                                         r  Inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.855    -0.758    Inst_dvid/clk_out2
    SLICE_X2Y29          FDRE                                         r  Inst_dvid/latched_green_reg[8]/C
                         clock pessimism              0.238    -0.520    
                         clock uncertainty            0.095    -0.426    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.076    -0.350    Inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Inst_VGA_SYNC/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.582    -0.524    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  Inst_VGA_SYNC/v_count_reg[4]/Q
                         net (fo=6, routed)           0.087    -0.289    Inst_VGA_SYNC/v_count_reg[4]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.098    -0.191 r  Inst_VGA_SYNC/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    Inst_VGA_SYNC/plusOp__0[5]
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.850    -0.763    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[5]/C
                         clock pessimism              0.239    -0.524    
                         clock uncertainty            0.095    -0.430    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121    -0.309    Inst_VGA_SYNC/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Inst_VGA_SYNC/red_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.234%)  route 0.167ns (46.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.584    -0.522    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y29          FDRE                                         r  Inst_VGA_SYNC/red_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Inst_VGA_SYNC/red_out_reg/Q
                         net (fo=5, routed)           0.167    -0.214    Inst_dvid/TDMS_encoder_red/VGA_R_OBUF[0]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.049    -0.165 r  Inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.165    Inst_dvid/TDMS_encoder_red/p_0_in[3]
    SLICE_X3Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.855    -0.758    Inst_dvid/TDMS_encoder_red/clk_out2
    SLICE_X3Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.273    -0.485    
                         clock uncertainty            0.095    -0.391    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.107    -0.284    Inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 INST_AUDIO/tone_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            INST_AUDIO/get_fullnote/note_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.690%)  route 0.160ns (46.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.581    -0.525    INST_AUDIO/clk_out2
    SLICE_X4Y77          FDRE                                         r  INST_AUDIO/tone_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  INST_AUDIO/tone_reg[23]/Q
                         net (fo=15, routed)          0.160    -0.224    INST_AUDIO/get_fullnote/sel0[1]
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.045    -0.179 r  INST_AUDIO/get_fullnote/note[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    INST_AUDIO/get_fullnote/note_0[5]
    SLICE_X3Y77          FDRE                                         r  INST_AUDIO/get_fullnote/note_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.850    -0.762    INST_AUDIO/get_fullnote/clk_out2
    SLICE_X3Y77          FDRE                                         r  INST_AUDIO/get_fullnote/note_reg[5]/C
                         clock pessimism              0.273    -0.489    
                         clock uncertainty            0.095    -0.394    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.091    -0.303    INST_AUDIO/get_fullnote/note_reg[5]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Inst_VGA_SYNC/red_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.704%)  route 0.167ns (47.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.584    -0.522    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y29          FDRE                                         r  Inst_VGA_SYNC/red_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Inst_VGA_SYNC/red_out_reg/Q
                         net (fo=5, routed)           0.167    -0.214    Inst_dvid/TDMS_encoder_red/VGA_R_OBUF[0]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.045    -0.169 r  Inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    Inst_dvid/TDMS_encoder_red/p_0_in[2]
    SLICE_X3Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.855    -0.758    Inst_dvid/TDMS_encoder_red/clk_out2
    SLICE_X3Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.273    -0.485    
                         clock uncertainty            0.095    -0.391    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.092    -0.299    Inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.717%)  route 0.153ns (48.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.521    Inst_dvid/TDMS_encoder_blue/clk_out2
    SLICE_X2Y28          FDRE                                         r  Inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  Inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.153    -0.204    Inst_dvid/TDMS_encoder_blue_n_3
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -0.757    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.252    -0.505    
                         clock uncertainty            0.095    -0.411    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.070    -0.341    Inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_VGA_SYNC/pixel_column_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/pixel_column_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.521    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y28          FDRE                                         r  Inst_VGA_SYNC/pixel_column_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  Inst_VGA_SYNC/pixel_column_cntr_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.209    Inst_VGA_SYNC/pixel_column_cntr_reg_n_0_[7]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.045    -0.164 r  Inst_VGA_SYNC/pixel_column_cntr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    Inst_VGA_SYNC/pixel_column_cntr[7]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  Inst_VGA_SYNC/pixel_column_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.854    -0.759    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y28          FDRE                                         r  Inst_VGA_SYNC/pixel_column_cntr_reg[7]/C
                         clock pessimism              0.238    -0.521    
                         clock uncertainty            0.095    -0.427    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121    -0.306    Inst_VGA_SYNC/pixel_column_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0_1
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       93.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.610ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.465ns (24.952%)  route 4.406ns (75.048%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.535     4.989    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.436    98.517    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[4]/C
                         clock pessimism              0.601    99.118    
                         clock uncertainty           -0.111    99.007    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.408    98.600    Inst_uart_control/MSG_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 93.610    

Slack (MET) :             93.610ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.465ns (24.952%)  route 4.406ns (75.048%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.535     4.989    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.436    98.517    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
                         clock pessimism              0.601    99.118    
                         clock uncertainty           -0.111    99.007    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.408    98.600    Inst_uart_control/MSG_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 93.610    

Slack (MET) :             93.610ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.465ns (24.952%)  route 4.406ns (75.048%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.535     4.989    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.436    98.517    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[6]/C
                         clock pessimism              0.601    99.118    
                         clock uncertainty           -0.111    99.007    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.408    98.600    Inst_uart_control/MSG_CNT_reg[6]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 93.610    

Slack (MET) :             93.610ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.465ns (24.952%)  route 4.406ns (75.048%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.535     4.989    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.436    98.517    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[7]/C
                         clock pessimism              0.601    99.118    
                         clock uncertainty           -0.111    99.007    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.408    98.600    Inst_uart_control/MSG_CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 93.610    

Slack (MET) :             93.726ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.465ns (25.576%)  route 4.263ns (74.424%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 98.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.392     4.846    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.434    98.515    Inst_uart_control/clk_out3
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[12]/C
                         clock pessimism              0.576    99.091    
                         clock uncertainty           -0.111    98.980    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.408    98.573    Inst_uart_control/MSG_CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         98.572    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 93.726    

Slack (MET) :             93.726ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.465ns (25.576%)  route 4.263ns (74.424%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 98.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.392     4.846    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.434    98.515    Inst_uart_control/clk_out3
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[13]/C
                         clock pessimism              0.576    99.091    
                         clock uncertainty           -0.111    98.980    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.408    98.573    Inst_uart_control/MSG_CNT_reg[13]
  -------------------------------------------------------------------
                         required time                         98.572    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 93.726    

Slack (MET) :             93.726ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.465ns (25.576%)  route 4.263ns (74.424%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 98.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.392     4.846    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.434    98.515    Inst_uart_control/clk_out3
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[14]/C
                         clock pessimism              0.576    99.091    
                         clock uncertainty           -0.111    98.980    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.408    98.573    Inst_uart_control/MSG_CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         98.572    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 93.726    

Slack (MET) :             93.726ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.465ns (25.576%)  route 4.263ns (74.424%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 98.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.392     4.846    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.434    98.515    Inst_uart_control/clk_out3
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[15]/C
                         clock pessimism              0.576    99.091    
                         clock uncertainty           -0.111    98.980    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.408    98.573    Inst_uart_control/MSG_CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         98.572    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 93.726    

Slack (MET) :             93.878ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.465ns (26.278%)  route 4.110ns (73.722%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.238     4.693    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y64         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.433    98.514    Inst_uart_control/clk_out3
    SLICE_X44Y64         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[20]/C
                         clock pessimism              0.576    99.090    
                         clock uncertainty           -0.111    98.979    
    SLICE_X44Y64         FDCE (Setup_fdce_C_CE)      -0.408    98.572    Inst_uart_control/MSG_CNT_reg[20]
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                 93.878    

Slack (MET) :             93.878ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.465ns (26.278%)  route 4.110ns (73.722%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.238     4.693    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y64         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.433    98.514    Inst_uart_control/clk_out3
    SLICE_X44Y64         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[21]/C
                         clock pessimism              0.576    99.090    
                         clock uncertainty           -0.111    98.979    
    SLICE_X44Y64         FDCE (Setup_fdce_C_CE)      -0.408    98.572    Inst_uart_control/MSG_CNT_reg[21]
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                 93.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Inst_uart_control/TXD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.555    -0.551    Inst_uart_control/clk_out3
    SLICE_X42Y67         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  Inst_uart_control/TXD_DATA_reg[2]/Q
                         net (fo=1, routed)           0.099    -0.288    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[2]
    SLICE_X41Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.824    -0.789    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X41Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/C
                         clock pessimism              0.253    -0.536    
                         clock uncertainty            0.111    -0.425    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.070    -0.355    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Inst_uart_control/TXD_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.684%)  route 0.175ns (55.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.557    -0.549    Inst_uart_control/clk_out3
    SLICE_X43Y65         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  Inst_uart_control/TXD_DATA_reg[5]/Q
                         net (fo=1, routed)           0.175    -0.233    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[5]
    SLICE_X43Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.824    -0.789    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X43Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[5]/C
                         clock pessimism              0.253    -0.536    
                         clock uncertainty            0.111    -0.425    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.076    -0.349    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Inst_uart_control/TXD_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.555    -0.551    Inst_uart_control/clk_out3
    SLICE_X43Y67         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  Inst_uart_control/TXD_DATA_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.234    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[4]
    SLICE_X43Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.824    -0.789    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X43Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[4]/C
                         clock pessimism              0.253    -0.536    
                         clock uncertainty            0.111    -0.425    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.072    -0.353    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_uart_control/T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/T3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.562    -0.544    Inst_uart_control/clk_out3
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  Inst_uart_control/T3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.247    Inst_uart_control/T3_reg_n_0_[0]
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.042    -0.205 r  Inst_uart_control/T3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Inst_uart_control/plusOp[1]
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.831    -0.782    Inst_uart_control/clk_out3
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[1]/C
                         clock pessimism              0.238    -0.544    
                         clock uncertainty            0.111    -0.434    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.107    -0.327    Inst_uart_control/T3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 INST_delay_counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            INST_delay_counter/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.593    -0.513    INST_delay_counter/clk_out3
    SLICE_X63Y55         FDRE                                         r  INST_delay_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  INST_delay_counter/count_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.205    INST_delay_counter/count_reg_n_0_[0]
    SLICE_X63Y55         LUT1 (Prop_lut1_I0_O)        0.042    -0.163 r  INST_delay_counter/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    INST_delay_counter/count[0]
    SLICE_X63Y55         FDRE                                         r  INST_delay_counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.863    -0.749    INST_delay_counter/clk_out3
    SLICE_X63Y55         FDRE                                         r  INST_delay_counter/count_reg[0]/C
                         clock pessimism              0.236    -0.513    
                         clock uncertainty            0.111    -0.402    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.105    -0.297    INST_delay_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_uart_control/STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.347%)  route 0.115ns (33.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.557    -0.549    Inst_uart_control/clk_out3
    SLICE_X45Y66         FDCE                                         r  Inst_uart_control/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDCE (Prop_fdce_C_Q)         0.128    -0.421 f  Inst_uart_control/STATE_reg[2]/Q
                         net (fo=12, routed)          0.115    -0.306    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE[2]
    SLICE_X45Y66         LUT6 (Prop_lut6_I1_O)        0.099    -0.207 r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Inst_uart_control/INST_UARTTRANSMITTER_n_36
    SLICE_X45Y66         FDCE                                         r  Inst_uart_control/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.825    -0.788    Inst_uart_control/clk_out3
    SLICE_X45Y66         FDCE                                         r  Inst_uart_control/STATE_reg[0]/C
                         clock pessimism              0.239    -0.549    
                         clock uncertainty            0.111    -0.438    
    SLICE_X45Y66         FDCE (Hold_fdce_C_D)         0.092    -0.346    Inst_uart_control/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Inst_uart_control/T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/T3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.562    -0.544    Inst_uart_control/clk_out3
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  Inst_uart_control/T3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.247    Inst_uart_control/T3_reg_n_0_[0]
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  Inst_uart_control/T3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    Inst_uart_control/plusOp[0]
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.831    -0.782    Inst_uart_control/clk_out3
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[0]/C
                         clock pessimism              0.238    -0.544    
                         clock uncertainty            0.111    -0.434    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091    -0.343    Inst_uart_control/T3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_uart_control/TXD_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.557    -0.549    Inst_uart_control/clk_out3
    SLICE_X43Y65         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  Inst_uart_control/TXD_DATA_reg[6]/Q
                         net (fo=1, routed)           0.176    -0.232    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[6]
    SLICE_X42Y65         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.825    -0.788    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X42Y65         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[6]/C
                         clock pessimism              0.252    -0.536    
                         clock uncertainty            0.111    -0.425    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.052    -0.373    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Inst_uart_control/STATE_PROC.T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/TXD_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.217%)  route 0.225ns (54.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.556    -0.550    Inst_uart_control/clk_out3
    SLICE_X39Y66         FDRE                                         r  Inst_uart_control/STATE_PROC.T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  Inst_uart_control/STATE_PROC.T3_reg[0]/Q
                         net (fo=17, routed)          0.225    -0.184    Inst_uart_control/STATE_PROC.T3_reg_n_0_[0]
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.139 r  Inst_uart_control/TXD_DATA[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Inst_uart_control/TXD_DATA00_in[3]
    SLICE_X42Y66         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.824    -0.789    Inst_uart_control/clk_out3
    SLICE_X42Y66         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[3]/C
                         clock pessimism              0.273    -0.516    
                         clock uncertainty            0.111    -0.405    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.120    -0.285    Inst_uart_control/TXD_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.598%)  route 0.154ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.557    -0.549    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X46Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[11]/Q
                         net (fo=3, routed)           0.154    -0.231    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[11]
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.186 r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_i_1/O
                         net (fo=1, routed)           0.000    -0.186    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_i_1_n_0
    SLICE_X47Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.825    -0.788    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X47Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/C
                         clock pessimism              0.252    -0.536    
                         clock uncertainty            0.111    -0.425    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.091    -0.334    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_design_1_clk_wiz_0_0_1
  To Clock:  clk_out5_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.534ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.849ns (74.610%)  route 0.629ns (25.390%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.354    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.677    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_6
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[17]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.677    
  -------------------------------------------------------------------
                         slack                                  7.534    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.841ns (74.528%)  route 0.629ns (25.472%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.354    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.669 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.669    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_4
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[19]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.765ns (73.719%)  route 0.629ns (26.281%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.354    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.593 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.593    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.638ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.745ns (73.498%)  route 0.629ns (26.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.354    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.573 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.573    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_7
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                  7.638    

Slack (MET) :             7.651ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.560 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.560    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_6
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[13]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y39         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  7.651    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.724ns (73.261%)  route 0.629ns (26.739%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.552 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.552    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_4
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[15]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y39         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.552    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.735ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.648ns (72.369%)  route 0.629ns (27.631%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.476 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.476    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y39         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                  7.735    

Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.628ns (72.124%)  route 0.629ns (27.876%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.456 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.456    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_7
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y39         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  7.755    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.615ns (71.963%)  route 0.629ns (28.037%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 8.598 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.443 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.443    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_6
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.516     8.598    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[9]/C
                         clock pessimism              0.577     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X64Y38         FDCE (Setup_fdce_C_D)        0.109     9.210    INST_SEVEN_SEGMENT/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.607ns (71.862%)  route 0.629ns (28.138%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 8.598 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.435 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.435    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_4
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.516     8.598    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[11]/C
                         clock pessimism              0.577     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X64Y38         FDCE (Setup_fdce_C_D)        0.109     9.210    INST_SEVEN_SEGMENT/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  7.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.593    -0.513    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.235    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[10]
    SLICE_X64Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.125 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.125    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.864    -0.749    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
                         clock pessimism              0.236    -0.513    
                         clock uncertainty            0.074    -0.439    
    SLICE_X64Y38         FDCE (Hold_fdce_C_D)         0.134    -0.305    INST_SEVEN_SEGMENT/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.593    -0.513    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.235    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[14]
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.125 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.125    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.864    -0.749    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
                         clock pessimism              0.236    -0.513    
                         clock uncertainty            0.074    -0.439    
    SLICE_X64Y39         FDCE (Hold_fdce_C_D)         0.134    -0.305    INST_SEVEN_SEGMENT/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.591    -0.515    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.351 r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.237    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[2]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.127 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.127    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.861    -0.752    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
                         clock pessimism              0.237    -0.515    
                         clock uncertainty            0.074    -0.441    
    SLICE_X64Y36         FDCE (Hold_fdce_C_D)         0.134    -0.307    INST_SEVEN_SEGMENT/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.592    -0.514    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.236    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[6]
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.126 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.126    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.862    -0.751    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
                         clock pessimism              0.237    -0.514    
                         clock uncertainty            0.074    -0.440    
    SLICE_X64Y37         FDCE (Hold_fdce_C_D)         0.134    -0.306    INST_SEVEN_SEGMENT/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.611%)  route 0.137ns (33.389%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.594    -0.512    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.137    -0.211    INST_SEVEN_SEGMENT/sig_select[0]
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.101 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.101    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.865    -0.748    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
                         clock pessimism              0.236    -0.512    
                         clock uncertainty            0.074    -0.438    
    SLICE_X64Y40         FDCE (Hold_fdce_C_D)         0.134    -0.304    INST_SEVEN_SEGMENT/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.593    -0.513    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.235    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[10]
    SLICE_X64Y38         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.089 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.089    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_4
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.864    -0.749    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[11]/C
                         clock pessimism              0.236    -0.513    
                         clock uncertainty            0.074    -0.439    
    SLICE_X64Y38         FDCE (Hold_fdce_C_D)         0.134    -0.305    INST_SEVEN_SEGMENT/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.593    -0.513    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.235    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[14]
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.089 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.089    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_4
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.864    -0.749    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[15]/C
                         clock pessimism              0.236    -0.513    
                         clock uncertainty            0.074    -0.439    
    SLICE_X64Y39         FDCE (Hold_fdce_C_D)         0.134    -0.305    INST_SEVEN_SEGMENT/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.591    -0.515    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.351 r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.237    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[2]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.091 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.091    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_4
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.861    -0.752    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[3]/C
                         clock pessimism              0.237    -0.515    
                         clock uncertainty            0.074    -0.441    
    SLICE_X64Y36         FDCE (Hold_fdce_C_D)         0.134    -0.307    INST_SEVEN_SEGMENT/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.592    -0.514    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.236    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[6]
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.090 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.090    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_4
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.862    -0.751    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[7]/C
                         clock pessimism              0.237    -0.514    
                         clock uncertainty            0.074    -0.440    
    SLICE_X64Y37         FDCE (Hold_fdce_C_D)         0.134    -0.306    INST_SEVEN_SEGMENT/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.591    -0.515    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.351 f  INST_SEVEN_SEGMENT/refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.188    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[0]
    SLICE_X64Y36         LUT1 (Prop_lut1_I0_O)        0.045    -0.143 r  INST_SEVEN_SEGMENT/refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.143    INST_SEVEN_SEGMENT/refresh_counter[0]_i_2_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.073 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.073    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_7
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.861    -0.752    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
                         clock pessimism              0.237    -0.515    
                         clock uncertainty            0.074    -0.441    
    SLICE_X64Y36         FDCE (Hold_fdce_C_D)         0.134    -0.307    INST_SEVEN_SEGMENT/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.234    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.963ns (25.570%)  route 2.803ns (74.430%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 6.584 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.161 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.789     2.950    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X0Y25          FDSE                                         r  Inst_dvid/shift_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.502     6.584    Inst_dvid/clk_out1
    SLICE_X0Y25          FDSE                                         r  Inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.563     7.147    
                         clock uncertainty           -0.072     7.076    
    SLICE_X0Y25          FDSE (Setup_fdse_C_S)       -0.429     6.647    Inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.963ns (25.570%)  route 2.803ns (74.430%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 6.584 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.161 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.789     2.950    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X0Y25          FDSE                                         r  Inst_dvid/shift_blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.502     6.584    Inst_dvid/clk_out1
    SLICE_X0Y25          FDSE                                         r  Inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.563     7.147    
                         clock uncertainty           -0.072     7.076    
    SLICE_X0Y25          FDSE (Setup_fdse_C_S)       -0.429     6.647    Inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.556%)  route 2.805ns (74.444%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.821     2.041    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     2.165 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     2.952    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.653    Inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.957ns (27.638%)  route 2.506ns (72.362%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.118     2.155 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     2.646    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.356    Inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.957ns (27.638%)  route 2.506ns (72.362%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.118     2.155 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     2.646    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.356    Inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.957ns (27.638%)  route 2.506ns (72.362%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.618    -0.817    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.398 f  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.039     0.642    Inst_dvid/shift_clock__0[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.296     0.938 f  Inst_dvid/shift_blue[9]_i_2/O
                         net (fo=1, routed)           0.158     1.096    Inst_dvid/shift_blue[9]_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.220 f  Inst_dvid/shift_blue[9]_i_1/O
                         net (fo=33, routed)          0.817     2.037    Inst_dvid/shift_blue[9]_i_1_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.118     2.155 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     2.646    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.563     7.153    
                         clock uncertainty           -0.072     7.082    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.356    Inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  3.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.524    Inst_dvid/clk_out1
    SLICE_X1Y25          FDRE                                         r  Inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.081    -0.302    Inst_dvid/shift_clock[0]
    SLICE_X1Y25          FDRE                                         r  Inst_dvid/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.763    Inst_dvid/clk_out1
    SLICE_X1Y25          FDRE                                         r  Inst_dvid/shift_clock_reg[8]/C
                         clock pessimism              0.239    -0.524    
                         clock uncertainty            0.072    -0.452    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.075    -0.377    Inst_dvid/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.625%)  route 0.080ns (38.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.524    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  Inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.080    -0.316    Inst_dvid/shift_clock__0[9]
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.763    Inst_dvid/clk_out1
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.252    -0.511    
                         clock uncertainty            0.072    -0.439    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.019    -0.420    Inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.325%)  route 0.150ns (44.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.521    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Inst_dvid/shift_green_reg[2]/Q
                         net (fo=1, routed)           0.150    -0.230    Inst_dvid/shift_green_reg_n_0_[2]
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.045    -0.185 r  Inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    Inst_dvid/shift_green[0]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.273    -0.484    
                         clock uncertainty            0.072    -0.412    
    SLICE_X2Y30          FDSE (Hold_fdse_C_D)         0.120    -0.292    Inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.505%)  route 0.143ns (43.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587    -0.519    Inst_dvid/clk_out1
    SLICE_X3Y30          FDRE                                         r  Inst_dvid/shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/shift_green_reg[9]/Q
                         net (fo=1, routed)           0.143    -0.235    Inst_dvid/shift_green_reg_n_0_[9]
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  Inst_dvid/shift_green[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.190    Inst_dvid/shift_green[7]_i_2_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.072    -0.434    
    SLICE_X2Y30          FDSE (Hold_fdse_C_D)         0.121    -0.313    Inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.521    Inst_dvid/clk_out1
    SLICE_X1Y27          FDRE                                         r  Inst_dvid/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Inst_dvid/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.139    -0.241    Inst_dvid/data1[7]
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  Inst_dvid/shift_blue[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.196    Inst_dvid/shift_blue[7]_i_2_n_0
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.252    -0.507    
                         clock uncertainty            0.072    -0.435    
    SLICE_X1Y28          FDSE (Hold_fdse_C_D)         0.092    -0.343    Inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_green_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.212ns (58.861%)  route 0.148ns (41.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587    -0.519    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDSE (Prop_fdse_C_Q)         0.164    -0.355 r  Inst_dvid/shift_green_reg[7]/Q
                         net (fo=1, routed)           0.148    -0.207    Inst_dvid/shift_green_reg_n_0_[7]
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.048    -0.159 r  Inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    Inst_dvid/shift_green[5]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.238    -0.519    
                         clock uncertainty            0.072    -0.447    
    SLICE_X2Y30          FDSE (Hold_fdse_C_D)         0.131    -0.316    Inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.014%)  route 0.195ns (57.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.524    Inst_dvid/clk_out1
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.195    -0.189    Inst_dvid/shift_clock[1]
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.763    Inst_dvid/clk_out1
    SLICE_X0Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[9]/C
                         clock pessimism              0.252    -0.511    
                         clock uncertainty            0.072    -0.439    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.071    -0.368    Inst_dvid/shift_clock_reg[9]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.330%)  route 0.184ns (56.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.524    Inst_dvid/clk_out1
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.184    -0.199    Inst_dvid/shift_clock__0[7]
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.763    Inst_dvid/clk_out1
    SLICE_X1Y24          FDRE                                         r  Inst_dvid/shift_clock_reg[5]/C
                         clock pessimism              0.239    -0.524    
                         clock uncertainty            0.072    -0.452    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.070    -0.382    Inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.729%)  route 0.147ns (39.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.521    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.393 r  Inst_dvid/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.147    -0.246    Inst_dvid/shift_red_reg_n_0_[6]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.099    -0.147 r  Inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    Inst_dvid/shift_red[4]
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.238    -0.521    
                         clock uncertainty            0.072    -0.449    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.107    -0.342    Inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inst_dvid/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_dvid/shift_red_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.792%)  route 0.188ns (50.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587    -0.519    Inst_dvid/clk_out1
    SLICE_X3Y30          FDRE                                         r  Inst_dvid/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.188    -0.191    Inst_dvid/shift_red_reg_n_0_[9]
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.045    -0.146 r  Inst_dvid/shift_red[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    Inst_dvid/shift_red[7]_i_2_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.252    -0.505    
                         clock uncertainty            0.072    -0.433    
    SLICE_X0Y30          FDSE (Hold_fdse_C_D)         0.092    -0.341    Inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.346    Inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.346    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.346    Inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          6.346    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.346    Inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.346    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.346    Inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.346    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.346    Inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.346    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.049    Inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.049    Inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.049    Inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.049    Inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.215     6.775    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.049    Inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_blue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.222    Inst_dvid/latched_blue[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.181     0.004    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.215     0.010    
    SLICE_X1Y28          FDSE (Hold_fdse_C_S)        -0.018    -0.008    Inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_blue_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.222    Inst_dvid/latched_blue[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.181     0.004    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.215     0.010    
    SLICE_X1Y28          FDSE (Hold_fdse_C_S)        -0.018    -0.008    Inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_blue_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.222    Inst_dvid/latched_blue[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.181     0.004    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.215     0.010    
    SLICE_X1Y28          FDSE (Hold_fdse_C_S)        -0.018    -0.008    Inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.215     0.012    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.041    Inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.215     0.012    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.041    Inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.215     0.012    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.041    Inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.215     0.012    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.041    Inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.215     0.012    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.041    Inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.227ns (29.514%)  route 0.542ns (70.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  Inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.542     0.151    Inst_dvid/latched_red[2]
    SLICE_X4Y30          LUT3 (Prop_lut3_I2_O)        0.099     0.250 r  Inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.250    Inst_dvid/shift_red[6]
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.215     0.010    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.107     0.117    Inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.174%)  route 0.583ns (75.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.583     0.205    Inst_dvid/latched_green[2]
    SLICE_X4Y30          LUT3 (Prop_lut3_I2_O)        0.045     0.250 r  Inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.250    Inst_dvid/shift_green[6]
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.215     0.010    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.107     0.117    Inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.349    Inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.349    Inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.349    Inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.349    Inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.655%)  route 1.772ns (75.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.985     0.633    Inst_dvid/latched_red[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.757 r  Inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.787     1.544    Inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X0Y30          FDSE                                         r  Inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.429     6.349    Inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.052    Inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          6.052    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.052    Inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          6.052    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.052    Inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          6.052    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.052    Inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          6.052    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.608ns (34.636%)  route 1.147ns (65.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 6.590 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -0.809    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.656     0.304    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     0.456 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.491     0.947    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    P10                                               0.000     8.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     8.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463     9.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.991    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.082 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508     6.590    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.399     6.989    
                         clock uncertainty           -0.211     6.778    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.726     6.052    Inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          6.052    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_blue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.222    Inst_dvid/latched_blue[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.181     0.004    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.211     0.007    
    SLICE_X1Y28          FDSE (Hold_fdse_C_S)        -0.018    -0.011    Inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_blue_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.222    Inst_dvid/latched_blue[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.181     0.004    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.211     0.007    
    SLICE_X1Y28          FDSE (Hold_fdse_C_S)        -0.018    -0.011    Inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_blue_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.222    Inst_dvid/latched_blue[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  Inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.181     0.004    Inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X1Y28          FDSE                                         r  Inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.211     0.007    
    SLICE_X1Y28          FDSE (Hold_fdse_C_S)        -0.018    -0.011    Inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.211     0.009    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.044    Inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.211     0.009    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.044    Inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.211     0.009    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.044    Inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.211     0.009    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.044    Inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.604%)  route 0.382ns (67.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.159    Inst_dvid/latched_green[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.044    -0.115 r  Inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.163     0.048    Inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.856    -0.757    Inst_dvid/clk_out1
    SLICE_X2Y30          FDSE                                         r  Inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.554    -0.202    
                         clock uncertainty            0.211     0.009    
    SLICE_X2Y30          FDSE (Hold_fdse_C_S)        -0.053    -0.044    Inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.227ns (29.514%)  route 0.542ns (70.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  Inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.542     0.151    Inst_dvid/latched_red[2]
    SLICE_X4Y30          LUT3 (Prop_lut3_I2_O)        0.099     0.250 r  Inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.250    Inst_dvid/shift_red[6]
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.211     0.007    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.107     0.114    Inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.174%)  route 0.583ns (75.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.519    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.583     0.205    Inst_dvid/latched_green[2]
    SLICE_X4Y30          LUT3 (Prop_lut3_I2_O)        0.045     0.250 r  Inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.250    Inst_dvid/shift_green[6]
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout1_buf/O
                         net (fo=44, routed)          0.854    -0.759    Inst_dvid/clk_out1
    SLICE_X4Y30          FDRE                                         r  Inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.554    -0.204    
                         clock uncertainty            0.211     0.007    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.107     0.114    Inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.189ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.058ns (25.441%)  route 3.101ns (74.559%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.804     3.342    Inst_VGA_SYNC/v_count0
    SLICE_X2Y23          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.504    38.586    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y23          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[1]/C
                         clock pessimism              0.563    39.149    
                         clock uncertainty           -0.095    39.055    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    38.531    Inst_VGA_SYNC/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                 35.189    

Slack (MET) :             35.189ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.058ns (25.441%)  route 3.101ns (74.559%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.804     3.342    Inst_VGA_SYNC/v_count0
    SLICE_X2Y23          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.504    38.586    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y23          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[2]/C
                         clock pessimism              0.563    39.149    
                         clock uncertainty           -0.095    39.055    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    38.531    Inst_VGA_SYNC/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                 35.189    

Slack (MET) :             35.285ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X2Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[0]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    38.529    Inst_VGA_SYNC/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.285    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[6]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.624    Inst_VGA_SYNC/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[7]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.624    Inst_VGA_SYNC/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[8]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.624    Inst_VGA_SYNC/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.058ns (26.057%)  route 3.002ns (73.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.705     3.244    Inst_VGA_SYNC/v_count0
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X3Y25          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[9]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.624    Inst_VGA_SYNC/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.459ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.058ns (27.222%)  route 2.829ns (72.778%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.532     3.070    Inst_VGA_SYNC/v_count0
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[3]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    38.529    Inst_VGA_SYNC/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                 35.459    

Slack (MET) :             35.459ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.058ns (27.222%)  route 2.829ns (72.778%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.532     3.070    Inst_VGA_SYNC/v_count0
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[4]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    38.529    Inst_VGA_SYNC/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                 35.459    

Slack (MET) :             35.459ns  (required time - arrival time)
  Source:                 Inst_VGA_SYNC/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.058ns (27.222%)  route 2.829ns (72.778%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.618    -0.817    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y27          FDRE                                         r  Inst_VGA_SYNC/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  Inst_VGA_SYNC/h_count_reg[1]/Q
                         net (fo=10, routed)          0.888     0.527    Inst_VGA_SYNC/h_count_reg__0[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     0.677 r  Inst_VGA_SYNC/v_count[9]_i_8/O
                         net (fo=1, routed)           0.469     1.146    Inst_VGA_SYNC/v_count[9]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.328     1.474 r  Inst_VGA_SYNC/v_count[9]_i_5/O
                         net (fo=1, routed)           0.940     2.414    Inst_VGA_SYNC/v_count[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  Inst_VGA_SYNC/v_count[9]_i_1/O
                         net (fo=10, routed)          0.532     3.070    Inst_VGA_SYNC/v_count0
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    P10                                               0.000    40.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    40.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    41.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.991    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.082 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         1.502    38.584    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[5]/C
                         clock pessimism              0.563    39.147    
                         clock uncertainty           -0.095    39.053    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    38.529    Inst_VGA_SYNC/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                 35.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.586    -0.520    Inst_dvid/TDMS_encoder_red/clk_out2
    SLICE_X0Y29          FDSE                                         r  Inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDSE (Prop_fdse_C_Q)         0.141    -0.379 r  Inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.113    -0.266    Inst_dvid/TDMS_encoder_red_n_2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -0.757    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_red_reg[2]/C
                         clock pessimism              0.252    -0.505    
                         clock uncertainty            0.095    -0.411    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.071    -0.340    Inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 INST_AUDIO/get_fullnote/note_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            INST_AUDIO/counter_note_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.584    -0.522    INST_AUDIO/get_fullnote/clk_out2
    SLICE_X3Y79          FDRE                                         r  INST_AUDIO/get_fullnote/note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  INST_AUDIO/get_fullnote/note_reg[0]/Q
                         net (fo=9, routed)           0.123    -0.258    INST_AUDIO/get_fullnote/fullnote[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I3_O)        0.045    -0.213 r  INST_AUDIO/get_fullnote/counter_note[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    INST_AUDIO/get_fullnote_n_13
    SLICE_X2Y79          FDRE                                         r  INST_AUDIO/counter_note_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.852    -0.760    INST_AUDIO/clk_out2
    SLICE_X2Y79          FDRE                                         r  INST_AUDIO/counter_note_reg[0]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.095    -0.414    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.120    -0.294    INST_AUDIO/counter_note_reg[0]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.855%)  route 0.107ns (43.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.586    -0.520    Inst_dvid/TDMS_encoder_green/clk_out2
    SLICE_X0Y29          FDSE                                         r  Inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDSE (Prop_fdse_C_Q)         0.141    -0.379 r  Inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.107    -0.272    Inst_dvid/TDMS_encoder_green_n_2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -0.757    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_green_reg[2]/C
                         clock pessimism              0.252    -0.505    
                         clock uncertainty            0.095    -0.411    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.047    -0.364    Inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.586    -0.520    Inst_dvid/TDMS_encoder_green/clk_out2
    SLICE_X2Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  Inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.112    -0.244    Inst_dvid/TDMS_encoder_green_n_1
    SLICE_X2Y29          FDRE                                         r  Inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.855    -0.758    Inst_dvid/clk_out2
    SLICE_X2Y29          FDRE                                         r  Inst_dvid/latched_green_reg[8]/C
                         clock pessimism              0.238    -0.520    
                         clock uncertainty            0.095    -0.426    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.076    -0.350    Inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Inst_VGA_SYNC/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.582    -0.524    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  Inst_VGA_SYNC/v_count_reg[4]/Q
                         net (fo=6, routed)           0.087    -0.289    Inst_VGA_SYNC/v_count_reg[4]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.098    -0.191 r  Inst_VGA_SYNC/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    Inst_VGA_SYNC/plusOp__0[5]
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.850    -0.763    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y24          FDRE                                         r  Inst_VGA_SYNC/v_count_reg[5]/C
                         clock pessimism              0.239    -0.524    
                         clock uncertainty            0.095    -0.430    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121    -0.309    Inst_VGA_SYNC/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Inst_VGA_SYNC/red_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.234%)  route 0.167ns (46.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.584    -0.522    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y29          FDRE                                         r  Inst_VGA_SYNC/red_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Inst_VGA_SYNC/red_out_reg/Q
                         net (fo=5, routed)           0.167    -0.214    Inst_dvid/TDMS_encoder_red/VGA_R_OBUF[0]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.049    -0.165 r  Inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.165    Inst_dvid/TDMS_encoder_red/p_0_in[3]
    SLICE_X3Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.855    -0.758    Inst_dvid/TDMS_encoder_red/clk_out2
    SLICE_X3Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.273    -0.485    
                         clock uncertainty            0.095    -0.391    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.107    -0.284    Inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 INST_AUDIO/tone_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            INST_AUDIO/get_fullnote/note_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.690%)  route 0.160ns (46.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.581    -0.525    INST_AUDIO/clk_out2
    SLICE_X4Y77          FDRE                                         r  INST_AUDIO/tone_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  INST_AUDIO/tone_reg[23]/Q
                         net (fo=15, routed)          0.160    -0.224    INST_AUDIO/get_fullnote/sel0[1]
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.045    -0.179 r  INST_AUDIO/get_fullnote/note[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    INST_AUDIO/get_fullnote/note_0[5]
    SLICE_X3Y77          FDRE                                         r  INST_AUDIO/get_fullnote/note_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.850    -0.762    INST_AUDIO/get_fullnote/clk_out2
    SLICE_X3Y77          FDRE                                         r  INST_AUDIO/get_fullnote/note_reg[5]/C
                         clock pessimism              0.273    -0.489    
                         clock uncertainty            0.095    -0.394    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.091    -0.303    INST_AUDIO/get_fullnote/note_reg[5]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Inst_VGA_SYNC/red_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.704%)  route 0.167ns (47.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.584    -0.522    Inst_VGA_SYNC/clk_out2
    SLICE_X4Y29          FDRE                                         r  Inst_VGA_SYNC/red_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Inst_VGA_SYNC/red_out_reg/Q
                         net (fo=5, routed)           0.167    -0.214    Inst_dvid/TDMS_encoder_red/VGA_R_OBUF[0]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.045    -0.169 r  Inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    Inst_dvid/TDMS_encoder_red/p_0_in[2]
    SLICE_X3Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.855    -0.758    Inst_dvid/TDMS_encoder_red/clk_out2
    SLICE_X3Y29          FDRE                                         r  Inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.273    -0.485    
                         clock uncertainty            0.095    -0.391    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.092    -0.299    Inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.717%)  route 0.153ns (48.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.521    Inst_dvid/TDMS_encoder_blue/clk_out2
    SLICE_X2Y28          FDRE                                         r  Inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  Inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.153    -0.204    Inst_dvid/TDMS_encoder_blue_n_3
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -0.757    Inst_dvid/clk_out2
    SLICE_X1Y30          FDRE                                         r  Inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.252    -0.505    
                         clock uncertainty            0.095    -0.411    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.070    -0.341    Inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_VGA_SYNC/pixel_column_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA_SYNC/pixel_column_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.521    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y28          FDRE                                         r  Inst_VGA_SYNC/pixel_column_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  Inst_VGA_SYNC/pixel_column_cntr_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.209    Inst_VGA_SYNC/pixel_column_cntr_reg_n_0_[7]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.045    -0.164 r  Inst_VGA_SYNC/pixel_column_cntr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    Inst_VGA_SYNC/pixel_column_cntr[7]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  Inst_VGA_SYNC/pixel_column_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout2_buf/O
                         net (fo=136, routed)         0.854    -0.759    Inst_VGA_SYNC/clk_out2
    SLICE_X2Y28          FDRE                                         r  Inst_VGA_SYNC/pixel_column_cntr_reg[7]/C
                         clock pessimism              0.238    -0.521    
                         clock uncertainty            0.095    -0.427    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121    -0.306    Inst_VGA_SYNC/pixel_column_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       93.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.610ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.465ns (24.952%)  route 4.406ns (75.048%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.535     4.989    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.436    98.517    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[4]/C
                         clock pessimism              0.601    99.118    
                         clock uncertainty           -0.111    99.007    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.408    98.600    Inst_uart_control/MSG_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 93.610    

Slack (MET) :             93.610ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.465ns (24.952%)  route 4.406ns (75.048%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.535     4.989    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.436    98.517    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
                         clock pessimism              0.601    99.118    
                         clock uncertainty           -0.111    99.007    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.408    98.600    Inst_uart_control/MSG_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 93.610    

Slack (MET) :             93.610ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.465ns (24.952%)  route 4.406ns (75.048%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.535     4.989    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.436    98.517    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[6]/C
                         clock pessimism              0.601    99.118    
                         clock uncertainty           -0.111    99.007    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.408    98.600    Inst_uart_control/MSG_CNT_reg[6]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 93.610    

Slack (MET) :             93.610ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.465ns (24.952%)  route 4.406ns (75.048%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.535     4.989    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.436    98.517    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[7]/C
                         clock pessimism              0.601    99.118    
                         clock uncertainty           -0.111    99.007    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.408    98.600    Inst_uart_control/MSG_CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 93.610    

Slack (MET) :             93.726ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.465ns (25.576%)  route 4.263ns (74.424%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 98.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.392     4.846    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.434    98.515    Inst_uart_control/clk_out3
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[12]/C
                         clock pessimism              0.576    99.091    
                         clock uncertainty           -0.111    98.980    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.408    98.573    Inst_uart_control/MSG_CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         98.572    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 93.726    

Slack (MET) :             93.726ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.465ns (25.576%)  route 4.263ns (74.424%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 98.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.392     4.846    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.434    98.515    Inst_uart_control/clk_out3
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[13]/C
                         clock pessimism              0.576    99.091    
                         clock uncertainty           -0.111    98.980    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.408    98.573    Inst_uart_control/MSG_CNT_reg[13]
  -------------------------------------------------------------------
                         required time                         98.572    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 93.726    

Slack (MET) :             93.726ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.465ns (25.576%)  route 4.263ns (74.424%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 98.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.392     4.846    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.434    98.515    Inst_uart_control/clk_out3
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[14]/C
                         clock pessimism              0.576    99.091    
                         clock uncertainty           -0.111    98.980    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.408    98.573    Inst_uart_control/MSG_CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         98.572    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 93.726    

Slack (MET) :             93.726ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.465ns (25.576%)  route 4.263ns (74.424%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 98.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.392     4.846    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.434    98.515    Inst_uart_control/clk_out3
    SLICE_X44Y62         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[15]/C
                         clock pessimism              0.576    99.091    
                         clock uncertainty           -0.111    98.980    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.408    98.573    Inst_uart_control/MSG_CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         98.572    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 93.726    

Slack (MET) :             93.878ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.465ns (26.278%)  route 4.110ns (73.722%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.238     4.693    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y64         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.433    98.514    Inst_uart_control/clk_out3
    SLICE_X44Y64         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[20]/C
                         clock pessimism              0.576    99.090    
                         clock uncertainty           -0.111    98.979    
    SLICE_X44Y64         FDCE (Setup_fdce_C_CE)      -0.408    98.572    Inst_uart_control/MSG_CNT_reg[20]
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                 93.878    

Slack (MET) :             93.878ns  (required time - arrival time)
  Source:                 Inst_uart_control/MSG_CNT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/MSG_CNT_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.465ns (26.278%)  route 4.110ns (73.722%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.553    -0.882    Inst_uart_control/clk_out3
    SLICE_X44Y60         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  Inst_uart_control/MSG_CNT_reg[5]/Q
                         net (fo=3, routed)           1.402     0.976    Inst_uart_control/MSG_CNT_reg__0[5]
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.100 r  Inst_uart_control/STATE[2]_i_22/O
                         net (fo=1, routed)           0.000     1.100    Inst_uart_control/STATE[2]_i_22_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.480 r  Inst_uart_control/STATE_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.480    Inst_uart_control/STATE_reg[2]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.597 r  Inst_uart_control/STATE_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.597    Inst_uart_control/STATE_reg[2]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.714 r  Inst_uart_control/STATE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    Inst_uart_control/STATE_reg[2]_i_4_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.831 r  Inst_uart_control/STATE_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.469     3.301    Inst_uart_control/STATE_reg[2]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.154     3.455 r  Inst_uart_control/MSG_CNT[0]_i_1/O
                         net (fo=32, routed)          1.238     4.693    Inst_uart_control/MSG_CNT[0]_i_1_n_0
    SLICE_X44Y64         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000   100.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.991    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.082 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         1.433    98.514    Inst_uart_control/clk_out3
    SLICE_X44Y64         FDCE                                         r  Inst_uart_control/MSG_CNT_reg[21]/C
                         clock pessimism              0.576    99.090    
                         clock uncertainty           -0.111    98.979    
    SLICE_X44Y64         FDCE (Setup_fdce_C_CE)      -0.408    98.572    Inst_uart_control/MSG_CNT_reg[21]
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                 93.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Inst_uart_control/TXD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.555    -0.551    Inst_uart_control/clk_out3
    SLICE_X42Y67         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  Inst_uart_control/TXD_DATA_reg[2]/Q
                         net (fo=1, routed)           0.099    -0.288    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[2]
    SLICE_X41Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.824    -0.789    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X41Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/C
                         clock pessimism              0.253    -0.536    
                         clock uncertainty            0.111    -0.425    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.070    -0.355    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Inst_uart_control/TXD_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.684%)  route 0.175ns (55.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.557    -0.549    Inst_uart_control/clk_out3
    SLICE_X43Y65         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  Inst_uart_control/TXD_DATA_reg[5]/Q
                         net (fo=1, routed)           0.175    -0.233    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[5]
    SLICE_X43Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.824    -0.789    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X43Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[5]/C
                         clock pessimism              0.253    -0.536    
                         clock uncertainty            0.111    -0.425    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.076    -0.349    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Inst_uart_control/TXD_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.555    -0.551    Inst_uart_control/clk_out3
    SLICE_X43Y67         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  Inst_uart_control/TXD_DATA_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.234    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[4]
    SLICE_X43Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.824    -0.789    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X43Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[4]/C
                         clock pessimism              0.253    -0.536    
                         clock uncertainty            0.111    -0.425    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.072    -0.353    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_uart_control/T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/T3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.562    -0.544    Inst_uart_control/clk_out3
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  Inst_uart_control/T3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.247    Inst_uart_control/T3_reg_n_0_[0]
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.042    -0.205 r  Inst_uart_control/T3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Inst_uart_control/plusOp[1]
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.831    -0.782    Inst_uart_control/clk_out3
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[1]/C
                         clock pessimism              0.238    -0.544    
                         clock uncertainty            0.111    -0.434    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.107    -0.327    Inst_uart_control/T3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 INST_delay_counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            INST_delay_counter/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.593    -0.513    INST_delay_counter/clk_out3
    SLICE_X63Y55         FDRE                                         r  INST_delay_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  INST_delay_counter/count_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.205    INST_delay_counter/count_reg_n_0_[0]
    SLICE_X63Y55         LUT1 (Prop_lut1_I0_O)        0.042    -0.163 r  INST_delay_counter/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    INST_delay_counter/count[0]
    SLICE_X63Y55         FDRE                                         r  INST_delay_counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.863    -0.749    INST_delay_counter/clk_out3
    SLICE_X63Y55         FDRE                                         r  INST_delay_counter/count_reg[0]/C
                         clock pessimism              0.236    -0.513    
                         clock uncertainty            0.111    -0.402    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.105    -0.297    INST_delay_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_uart_control/STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.347%)  route 0.115ns (33.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.557    -0.549    Inst_uart_control/clk_out3
    SLICE_X45Y66         FDCE                                         r  Inst_uart_control/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDCE (Prop_fdce_C_Q)         0.128    -0.421 f  Inst_uart_control/STATE_reg[2]/Q
                         net (fo=12, routed)          0.115    -0.306    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE[2]
    SLICE_X45Y66         LUT6 (Prop_lut6_I1_O)        0.099    -0.207 r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Inst_uart_control/INST_UARTTRANSMITTER_n_36
    SLICE_X45Y66         FDCE                                         r  Inst_uart_control/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.825    -0.788    Inst_uart_control/clk_out3
    SLICE_X45Y66         FDCE                                         r  Inst_uart_control/STATE_reg[0]/C
                         clock pessimism              0.239    -0.549    
                         clock uncertainty            0.111    -0.438    
    SLICE_X45Y66         FDCE (Hold_fdce_C_D)         0.092    -0.346    Inst_uart_control/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Inst_uart_control/T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/T3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.562    -0.544    Inst_uart_control/clk_out3
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  Inst_uart_control/T3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.247    Inst_uart_control/T3_reg_n_0_[0]
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  Inst_uart_control/T3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    Inst_uart_control/plusOp[0]
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.831    -0.782    Inst_uart_control/clk_out3
    SLICE_X35Y46         FDRE                                         r  Inst_uart_control/T3_reg[0]/C
                         clock pessimism              0.238    -0.544    
                         clock uncertainty            0.111    -0.434    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091    -0.343    Inst_uart_control/T3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_uart_control/TXD_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.557    -0.549    Inst_uart_control/clk_out3
    SLICE_X43Y65         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  Inst_uart_control/TXD_DATA_reg[6]/Q
                         net (fo=1, routed)           0.176    -0.232    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[6]
    SLICE_X42Y65         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.825    -0.788    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X42Y65         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[6]/C
                         clock pessimism              0.252    -0.536    
                         clock uncertainty            0.111    -0.425    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.052    -0.373    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Inst_uart_control/STATE_PROC.T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/TXD_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.217%)  route 0.225ns (54.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.556    -0.550    Inst_uart_control/clk_out3
    SLICE_X39Y66         FDRE                                         r  Inst_uart_control/STATE_PROC.T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  Inst_uart_control/STATE_PROC.T3_reg[0]/Q
                         net (fo=17, routed)          0.225    -0.184    Inst_uart_control/STATE_PROC.T3_reg_n_0_[0]
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.139 r  Inst_uart_control/TXD_DATA[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Inst_uart_control/TXD_DATA00_in[3]
    SLICE_X42Y66         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.824    -0.789    Inst_uart_control/clk_out3
    SLICE_X42Y66         FDRE                                         r  Inst_uart_control/TXD_DATA_reg[3]/C
                         clock pessimism              0.273    -0.516    
                         clock uncertainty            0.111    -0.405    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.120    -0.285    Inst_uart_control/TXD_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.598%)  route 0.154ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.557    -0.549    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X46Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[11]/Q
                         net (fo=3, routed)           0.154    -0.231    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[11]
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.186 r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_i_1/O
                         net (fo=1, routed)           0.000    -0.186    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_i_1_n_0
    SLICE_X47Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=155, routed)         0.825    -0.788    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out3
    SLICE_X47Y66         FDRE                                         r  Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/C
                         clock pessimism              0.252    -0.536    
                         clock uncertainty            0.111    -0.425    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.091    -0.334    Inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_design_1_clk_wiz_0_0
  To Clock:  clk_out5_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.534ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.849ns (74.610%)  route 0.629ns (25.390%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.354    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.677    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_6
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[17]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.677    
  -------------------------------------------------------------------
                         slack                                  7.534    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.841ns (74.528%)  route 0.629ns (25.472%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.354    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.669 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.669    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_4
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[19]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.765ns (73.719%)  route 0.629ns (26.281%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.354    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.593 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.593    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.638ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.745ns (73.498%)  route 0.629ns (26.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.354    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.573 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.573    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_7
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                  7.638    

Slack (MET) :             7.651ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.560 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.560    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_6
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[13]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y39         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  7.651    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.724ns (73.261%)  route 0.629ns (26.739%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.552 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.552    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_4
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[15]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y39         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.552    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.735ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.648ns (72.369%)  route 0.629ns (27.631%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.476 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.476    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y39         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                  7.735    

Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.628ns (72.124%)  route 0.629ns (27.876%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.456 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.456    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_7
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.517     8.599    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]/C
                         clock pessimism              0.577     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X64Y39         FDCE (Setup_fdce_C_D)        0.109     9.211    INST_SEVEN_SEGMENT/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  7.755    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.615ns (71.963%)  route 0.629ns (28.037%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 8.598 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.443 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.443    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_6
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.516     8.598    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[9]/C
                         clock pessimism              0.577     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X64Y38         FDCE (Setup_fdce_C_D)        0.109     9.210    INST_SEVEN_SEGMENT/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.607ns (71.862%)  route 0.629ns (28.138%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 8.598 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.197 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.531    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.633    -0.802    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.284 r  INST_SEVEN_SEGMENT/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     0.346    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[1]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.003 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.003    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.120 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.435 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.435    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_4
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    10.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221     5.404 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587     6.991    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.082 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          1.516     8.598    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[11]/C
                         clock pessimism              0.577     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X64Y38         FDCE (Setup_fdce_C_D)        0.109     9.210    INST_SEVEN_SEGMENT/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  7.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.593    -0.513    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.235    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[10]
    SLICE_X64Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.125 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.125    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.864    -0.749    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
                         clock pessimism              0.236    -0.513    
                         clock uncertainty            0.074    -0.439    
    SLICE_X64Y38         FDCE (Hold_fdce_C_D)         0.134    -0.305    INST_SEVEN_SEGMENT/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.593    -0.513    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.235    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[14]
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.125 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.125    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.864    -0.749    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
                         clock pessimism              0.236    -0.513    
                         clock uncertainty            0.074    -0.439    
    SLICE_X64Y39         FDCE (Hold_fdce_C_D)         0.134    -0.305    INST_SEVEN_SEGMENT/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.591    -0.515    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.351 r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.237    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[2]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.127 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.127    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.861    -0.752    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
                         clock pessimism              0.237    -0.515    
                         clock uncertainty            0.074    -0.441    
    SLICE_X64Y36         FDCE (Hold_fdce_C_D)         0.134    -0.307    INST_SEVEN_SEGMENT/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.592    -0.514    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.236    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[6]
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.126 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.126    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.862    -0.751    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
                         clock pessimism              0.237    -0.514    
                         clock uncertainty            0.074    -0.440    
    SLICE_X64Y37         FDCE (Hold_fdce_C_D)         0.134    -0.306    INST_SEVEN_SEGMENT/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.611%)  route 0.137ns (33.389%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.594    -0.512    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.137    -0.211    INST_SEVEN_SEGMENT/sig_select[0]
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.101 r  INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.101    INST_SEVEN_SEGMENT/refresh_counter_reg[16]_i_1_n_5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.865    -0.748    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y40         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[18]/C
                         clock pessimism              0.236    -0.512    
                         clock uncertainty            0.074    -0.438    
    SLICE_X64Y40         FDCE (Hold_fdce_C_D)         0.134    -0.304    INST_SEVEN_SEGMENT/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.593    -0.513    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  INST_SEVEN_SEGMENT/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.235    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[10]
    SLICE_X64Y38         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.089 r  INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.089    INST_SEVEN_SEGMENT/refresh_counter_reg[8]_i_1_n_4
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.864    -0.749    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y38         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[11]/C
                         clock pessimism              0.236    -0.513    
                         clock uncertainty            0.074    -0.439    
    SLICE_X64Y38         FDCE (Hold_fdce_C_D)         0.134    -0.305    INST_SEVEN_SEGMENT/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.593    -0.513    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  INST_SEVEN_SEGMENT/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.235    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[14]
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.089 r  INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.089    INST_SEVEN_SEGMENT/refresh_counter_reg[12]_i_1_n_4
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.864    -0.749    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y39         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[15]/C
                         clock pessimism              0.236    -0.513    
                         clock uncertainty            0.074    -0.439    
    SLICE_X64Y39         FDCE (Hold_fdce_C_D)         0.134    -0.305    INST_SEVEN_SEGMENT/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.591    -0.515    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.351 r  INST_SEVEN_SEGMENT/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.237    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[2]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.091 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.091    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_4
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.861    -0.752    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[3]/C
                         clock pessimism              0.237    -0.515    
                         clock uncertainty            0.074    -0.441    
    SLICE_X64Y36         FDCE (Hold_fdce_C_D)         0.134    -0.307    INST_SEVEN_SEGMENT/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.592    -0.514    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  INST_SEVEN_SEGMENT/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.236    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[6]
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.090 r  INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.090    INST_SEVEN_SEGMENT/refresh_counter_reg[4]_i_1_n_4
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.862    -0.751    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y37         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[7]/C
                         clock pessimism              0.237    -0.514    
                         clock uncertainty            0.074    -0.440    
    SLICE_X64Y37         FDCE (Hold_fdce_C_D)         0.134    -0.306    INST_SEVEN_SEGMENT/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_SEVEN_SEGMENT/refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.621 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.132    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.591    -0.515    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.351 f  INST_SEVEN_SEGMENT/refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.188    INST_SEVEN_SEGMENT/refresh_counter_reg_n_0_[0]
    SLICE_X64Y36         LUT1 (Prop_lut1_I0_O)        0.045    -0.143 r  INST_SEVEN_SEGMENT/refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.143    INST_SEVEN_SEGMENT/refresh_counter[0]_i_2_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.073 r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.073    INST_SEVEN_SEGMENT/refresh_counter_reg[0]_i_1_n_7
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.175 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.641    INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  INST_clk_wiz/inst/clkout5_buf/O
                         net (fo=20, routed)          0.861    -0.752    INST_SEVEN_SEGMENT/clk_out5
    SLICE_X64Y36         FDCE                                         r  INST_SEVEN_SEGMENT/refresh_counter_reg[0]/C
                         clock pessimism              0.237    -0.515    
                         clock uncertainty            0.074    -0.441    
    SLICE_X64Y36         FDCE (Hold_fdce_C_D)         0.134    -0.307    INST_SEVEN_SEGMENT/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.234    





