module ALU #(parameter ARQ = 16)(input logic [ARQ - 1:0] data1, data2, data3, input logic[2:0] opcode, 
											output logic [ARQ - 1:0] ALU_Result, output logic z, v);
											
	
											

endmodule
