// Seed: 2094570319
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_7 = id_3, id_8, id_9 = 1;
  wire id_10;
  assign id_8 = 1 * 1;
  wire id_11;
  wire id_12 = id_2;
  wire id_13;
endmodule
module module_1 (
    input wor  id_0,
    input tri1 id_1
);
  always id_3 = id_0 - 1'b0;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
