<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>PSEL -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">PSEL</h2><p>Predicate select between predicate register or all-false</p>
      <p class="aml">This instruction places the contents of the first source predicate register into
the destination predicate register if the indexed element of the second source predicate is true,
otherwise it sets the destination predicate to all-false.
The indexed element is determined by the sum of a general-purpose
index register and an immediate, modulo the number of elements.
This instruction does not set the condition flags.
For programmer convenience, an assembler must
      also accept predicate-as-counter register names for the destination
      predicate register and the first source predicate register.</p>
    
    <h3 class="classheading"><a id="iclass_sve2"/>SVE2<span style="font-size:smaller;"><br/>(FEAT_SME || FEAT_SVE2p1)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr">i1</td><td class="lr">tszh</td><td class="lr">1</td><td colspan="3" class="lr">tszl</td><td colspan="2" class="lr">Rv</td><td class="l">0</td><td class="r">1</td><td colspan="4" class="lr">Pn</td><td class="lr">0</td><td colspan="4" class="lr">Pm</td><td class="lr">0</td><td colspan="4" class="lr">Pd</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td/><td/><td/><td colspan="3"/><td colspan="2"/><td colspan="2"/><td colspan="4"/><td class="droppedname">S</td><td colspan="4"/><td/><td colspan="4"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="psel_p_ppi_"/><p class="asm-code">PSEL  <a href="#Pd" title="Is the name of the destination scalable predicate register, encoded in the &quot;Pd&quot; field.">&lt;Pd&gt;</a>, <a href="#Pn__2" title="Is the name of the first source scalable predicate register, encoded in the &quot;Pn&quot; field.">&lt;Pn&gt;</a>, <a href="#Pm__2" title="Is the name of the second source scalable predicate register, encoded in the &quot;Pm&quot; field.">&lt;Pm&gt;</a>.<a href="#T__70" title="Is the size specifier, ">&lt;T&gt;</a>[<a href="#Wv__2" title="Is the 32-bit name of the vector select register W12-W15, encoded in the &quot;Rv&quot; field.">&lt;Wv&gt;</a>, <a href="#imm__87" title="Is the element index, in the range 0 to one less than the number of vector elements in a 128-bit vector register, encoded in &quot;i1:tszh:tszl&quot;.">&lt;imm&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME) &amp;&amp; !IsFeatureImplemented(FEAT_SVE2p1) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let imm5 : bits(5) = i1::tszh::tszl;
var esize : integer;
var imm : integer;
case tszh::tszl of
    when '0000' =&gt; EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
    when '1000' =&gt; esize = 64;  imm = UInt(imm5[4]);
    when 'x100' =&gt; esize = 32;  imm = UInt(imm5[4:3]);
    when 'xx10' =&gt; esize = 16;  imm = UInt(imm5[4:2]);
    when 'xxx1' =&gt; esize = 8;   imm = UInt(imm5[4:1]);
end;
let n : integer = UInt(Pn);
let m : integer = UInt(Pm);
let d : integer = UInt(Pd);
let v : integer = UInt('011'::Rv);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Pd&gt;</td><td><a id="Pd"/>
        
          <p class="aml">Is the name of the destination scalable predicate register, encoded in the "Pd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Pn&gt;</td><td><a id="Pn__2"/>
        
          <p class="aml">Is the name of the first source scalable predicate register, encoded in the "Pn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Pm&gt;</td><td><a id="Pm__2"/>
        
          <p class="aml">Is the name of the second source scalable predicate register, encoded in the "Pm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T&gt;</td><td><a id="T__70"/>
        <p>Is the size specifier, 
          encoded in
          <q>(tszh :: tszl)</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">tszh</th>
                <th class="bitfield">tszl</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">000</td>
                <td class="symbol">RESERVED</td>
              </tr>
              <tr>
                <td class="bitfield">x</td>
                <td class="bitfield">xx1</td>
                <td class="symbol">B</td>
              </tr>
              <tr>
                <td class="bitfield">x</td>
                <td class="bitfield">x10</td>
                <td class="symbol">H</td>
              </tr>
              <tr>
                <td class="bitfield">x</td>
                <td class="bitfield">100</td>
                <td class="symbol">S</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">000</td>
                <td class="symbol">D</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wv&gt;</td><td><a id="Wv__2"/>
        
          <p class="aml">Is the 32-bit name of the vector select register W12-W15, encoded in the "Rv" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm&gt;</td><td><a id="imm__87"/>
        
          <p class="aml">Is the element index, in the range 0 to one less than the number of vector elements in a 128-bit vector register, encoded in "i1:tszh:tszl".</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckSVEEnabled();
let VL : integer{} = CurrentVL();
let PL : integer{} = VL DIV 8;
let elements : integer = VL DIV esize;
let operand1 : bits(PL) = P{}(n);
let operand2 : bits(PL) = P{}(m);
let idx : bits(32) = X{}(v);
let element : integer = (UInt(idx) + imm) MOD elements;
var result : bits(PL);

if <a href="shared_pseudocode.html#func_ActivePredicateElement_4" title="">ActivePredicateElement</a>{PL}(operand2, element, esize) then
    result = operand1;
else
    result = Zeros{PL};
end;

<a href="shared_pseudocode.html#accessor_P_2" title="">P</a>{PL}(d) = result;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
