$comment
	File created using the following command:
		vcd file b16_ind_reg.msim.vcd -direction
$end
$date
	Sat Oct 22 11:23:54 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module b16_ind_reg_vhd_vec_tst $end
$var wire 1 ! currentenable [15] $end
$var wire 1 " currentenable [14] $end
$var wire 1 # currentenable [13] $end
$var wire 1 $ currentenable [12] $end
$var wire 1 % currentenable [11] $end
$var wire 1 & currentenable [10] $end
$var wire 1 ' currentenable [9] $end
$var wire 1 ( currentenable [8] $end
$var wire 1 ) currentenable [7] $end
$var wire 1 * currentenable [6] $end
$var wire 1 + currentenable [5] $end
$var wire 1 , currentenable [4] $end
$var wire 1 - currentenable [3] $end
$var wire 1 . currentenable [2] $end
$var wire 1 / currentenable [1] $end
$var wire 1 0 currentenable [0] $end
$var wire 1 1 enableee $end
$var wire 1 2 enableset [15] $end
$var wire 1 3 enableset [14] $end
$var wire 1 4 enableset [13] $end
$var wire 1 5 enableset [12] $end
$var wire 1 6 enableset [11] $end
$var wire 1 7 enableset [10] $end
$var wire 1 8 enableset [9] $end
$var wire 1 9 enableset [8] $end
$var wire 1 : enableset [7] $end
$var wire 1 ; enableset [6] $end
$var wire 1 < enableset [5] $end
$var wire 1 = enableset [4] $end
$var wire 1 > enableset [3] $end
$var wire 1 ? enableset [2] $end
$var wire 1 @ enableset [1] $end
$var wire 1 A enableset [0] $end
$var wire 1 B generala $end
$var wire 1 C generalc $end
$var wire 1 D nextenable [15] $end
$var wire 1 E nextenable [14] $end
$var wire 1 F nextenable [13] $end
$var wire 1 G nextenable [12] $end
$var wire 1 H nextenable [11] $end
$var wire 1 I nextenable [10] $end
$var wire 1 J nextenable [9] $end
$var wire 1 K nextenable [8] $end
$var wire 1 L nextenable [7] $end
$var wire 1 M nextenable [6] $end
$var wire 1 N nextenable [5] $end
$var wire 1 O nextenable [4] $end
$var wire 1 P nextenable [3] $end
$var wire 1 Q nextenable [2] $end
$var wire 1 R nextenable [1] $end
$var wire 1 S nextenable [0] $end

$scope module i1 $end
$var wire 1 T gnd $end
$var wire 1 U vcc $end
$var wire 1 V unknown $end
$var wire 1 W devoe $end
$var wire 1 X devclrn $end
$var wire 1 Y devpor $end
$var wire 1 Z ww_devoe $end
$var wire 1 [ ww_devclrn $end
$var wire 1 \ ww_devpor $end
$var wire 1 ] ww_enableee $end
$var wire 1 ^ ww_enableset [15] $end
$var wire 1 _ ww_enableset [14] $end
$var wire 1 ` ww_enableset [13] $end
$var wire 1 a ww_enableset [12] $end
$var wire 1 b ww_enableset [11] $end
$var wire 1 c ww_enableset [10] $end
$var wire 1 d ww_enableset [9] $end
$var wire 1 e ww_enableset [8] $end
$var wire 1 f ww_enableset [7] $end
$var wire 1 g ww_enableset [6] $end
$var wire 1 h ww_enableset [5] $end
$var wire 1 i ww_enableset [4] $end
$var wire 1 j ww_enableset [3] $end
$var wire 1 k ww_enableset [2] $end
$var wire 1 l ww_enableset [1] $end
$var wire 1 m ww_enableset [0] $end
$var wire 1 n ww_currentenable [15] $end
$var wire 1 o ww_currentenable [14] $end
$var wire 1 p ww_currentenable [13] $end
$var wire 1 q ww_currentenable [12] $end
$var wire 1 r ww_currentenable [11] $end
$var wire 1 s ww_currentenable [10] $end
$var wire 1 t ww_currentenable [9] $end
$var wire 1 u ww_currentenable [8] $end
$var wire 1 v ww_currentenable [7] $end
$var wire 1 w ww_currentenable [6] $end
$var wire 1 x ww_currentenable [5] $end
$var wire 1 y ww_currentenable [4] $end
$var wire 1 z ww_currentenable [3] $end
$var wire 1 { ww_currentenable [2] $end
$var wire 1 | ww_currentenable [1] $end
$var wire 1 } ww_currentenable [0] $end
$var wire 1 ~ ww_generalc $end
$var wire 1 !! ww_nextenable [15] $end
$var wire 1 "! ww_nextenable [14] $end
$var wire 1 #! ww_nextenable [13] $end
$var wire 1 $! ww_nextenable [12] $end
$var wire 1 %! ww_nextenable [11] $end
$var wire 1 &! ww_nextenable [10] $end
$var wire 1 '! ww_nextenable [9] $end
$var wire 1 (! ww_nextenable [8] $end
$var wire 1 )! ww_nextenable [7] $end
$var wire 1 *! ww_nextenable [6] $end
$var wire 1 +! ww_nextenable [5] $end
$var wire 1 ,! ww_nextenable [4] $end
$var wire 1 -! ww_nextenable [3] $end
$var wire 1 .! ww_nextenable [2] $end
$var wire 1 /! ww_nextenable [1] $end
$var wire 1 0! ww_nextenable [0] $end
$var wire 1 1! ww_generala $end
$var wire 1 2! \generala~input_o\ $end
$var wire 1 3! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 4! \currentenable[1]~input_o\ $end
$var wire 1 5! \currentenable[2]~input_o\ $end
$var wire 1 6! \enableset[13]~input_o\ $end
$var wire 1 7! \enableset[15]~input_o\ $end
$var wire 1 8! \enableset[9]~input_o\ $end
$var wire 1 9! \enableset[11]~input_o\ $end
$var wire 1 :! \inst6|LPM_MUX_component|auto_generated|l4_w0_n0_mux_dataout~3_combout\ $end
$var wire 1 ;! \currentenable[3]~input_o\ $end
$var wire 1 <! \enableset[2]~input_o\ $end
$var wire 1 =! \enableset[0]~input_o\ $end
$var wire 1 >! \enableset[6]~input_o\ $end
$var wire 1 ?! \enableset[4]~input_o\ $end
$var wire 1 @! \inst6|LPM_MUX_component|auto_generated|l4_w0_n0_mux_dataout~0_combout\ $end
$var wire 1 A! \enableset[5]~input_o\ $end
$var wire 1 B! \enableset[1]~input_o\ $end
$var wire 1 C! \enableset[7]~input_o\ $end
$var wire 1 D! \enableset[3]~input_o\ $end
$var wire 1 E! \inst6|LPM_MUX_component|auto_generated|l4_w0_n0_mux_dataout~2_combout\ $end
$var wire 1 F! \enableset[12]~input_o\ $end
$var wire 1 G! \enableset[10]~input_o\ $end
$var wire 1 H! \enableset[8]~input_o\ $end
$var wire 1 I! \enableset[14]~input_o\ $end
$var wire 1 J! \inst6|LPM_MUX_component|auto_generated|l4_w0_n0_mux_dataout~1_combout\ $end
$var wire 1 K! \currentenable[0]~input_o\ $end
$var wire 1 L! \inst6|LPM_MUX_component|auto_generated|l4_w0_n0_mux_dataout~4_combout\ $end
$var wire 1 M! \currentenable[15]~input_o\ $end
$var wire 1 N! \currentenable[14]~input_o\ $end
$var wire 1 O! \currentenable[6]~input_o\ $end
$var wire 1 P! \currentenable[7]~input_o\ $end
$var wire 1 Q! \currentenable[10]~input_o\ $end
$var wire 1 R! \currentenable[8]~input_o\ $end
$var wire 1 S! \currentenable[9]~input_o\ $end
$var wire 1 T! \currentenable[5]~input_o\ $end
$var wire 1 U! \currentenable[4]~input_o\ $end
$var wire 1 V! \inst|inst7|inst3~combout\ $end
$var wire 1 W! \inst|inst16|inst3~combout\ $end
$var wire 1 X! \currentenable[11]~input_o\ $end
$var wire 1 Y! \currentenable[12]~input_o\ $end
$var wire 1 Z! \currentenable[13]~input_o\ $end
$var wire 1 [! \inst|inst26|inst6~combout\ $end
$var wire 1 \! \inst|inst25|inst6~combout\ $end
$var wire 1 ]! \inst|inst24|inst6~combout\ $end
$var wire 1 ^! \inst|inst23|inst6~combout\ $end
$var wire 1 _! \inst|inst17|inst6~combout\ $end
$var wire 1 `! \inst|inst16|inst6~combout\ $end
$var wire 1 a! \inst|inst15|inst6~combout\ $end
$var wire 1 b! \inst|inst20|inst6~combout\ $end
$var wire 1 c! \inst|inst9|inst6~combout\ $end
$var wire 1 d! \inst|inst8|inst6~combout\ $end
$var wire 1 e! \inst|inst7|inst6~combout\ $end
$var wire 1 f! \inst|inst13|inst6~combout\ $end
$var wire 1 g! \inst|inst4|inst6~combout\ $end
$var wire 1 h! \inst|inst3|inst6~combout\ $end
$var wire 1 i! \inst|inst2|inst6~combout\ $end
$var wire 1 j! \ALT_INV_currentenable[4]~input_o\ $end
$var wire 1 k! \ALT_INV_currentenable[5]~input_o\ $end
$var wire 1 l! \ALT_INV_currentenable[6]~input_o\ $end
$var wire 1 m! \ALT_INV_currentenable[7]~input_o\ $end
$var wire 1 n! \ALT_INV_currentenable[8]~input_o\ $end
$var wire 1 o! \ALT_INV_currentenable[9]~input_o\ $end
$var wire 1 p! \ALT_INV_currentenable[10]~input_o\ $end
$var wire 1 q! \ALT_INV_currentenable[11]~input_o\ $end
$var wire 1 r! \ALT_INV_currentenable[12]~input_o\ $end
$var wire 1 s! \ALT_INV_currentenable[13]~input_o\ $end
$var wire 1 t! \ALT_INV_currentenable[14]~input_o\ $end
$var wire 1 u! \ALT_INV_currentenable[15]~input_o\ $end
$var wire 1 v! \ALT_INV_currentenable[0]~input_o\ $end
$var wire 1 w! \ALT_INV_currentenable[3]~input_o\ $end
$var wire 1 x! \ALT_INV_enableset[15]~input_o\ $end
$var wire 1 y! \ALT_INV_enableset[13]~input_o\ $end
$var wire 1 z! \ALT_INV_enableset[11]~input_o\ $end
$var wire 1 {! \ALT_INV_enableset[9]~input_o\ $end
$var wire 1 |! \ALT_INV_enableset[7]~input_o\ $end
$var wire 1 }! \ALT_INV_enableset[5]~input_o\ $end
$var wire 1 ~! \ALT_INV_enableset[3]~input_o\ $end
$var wire 1 !" \ALT_INV_enableset[1]~input_o\ $end
$var wire 1 "" \ALT_INV_enableset[14]~input_o\ $end
$var wire 1 #" \ALT_INV_enableset[12]~input_o\ $end
$var wire 1 $" \ALT_INV_enableset[10]~input_o\ $end
$var wire 1 %" \ALT_INV_enableset[8]~input_o\ $end
$var wire 1 &" \ALT_INV_currentenable[2]~input_o\ $end
$var wire 1 '" \ALT_INV_currentenable[1]~input_o\ $end
$var wire 1 (" \ALT_INV_enableset[6]~input_o\ $end
$var wire 1 )" \ALT_INV_enableset[4]~input_o\ $end
$var wire 1 *" \ALT_INV_enableset[2]~input_o\ $end
$var wire 1 +" \ALT_INV_enableset[0]~input_o\ $end
$var wire 1 ," \inst|inst16|ALT_INV_inst3~combout\ $end
$var wire 1 -" \inst|inst7|ALT_INV_inst3~combout\ $end
$var wire 1 ." \inst6|LPM_MUX_component|auto_generated|ALT_INV_l4_w0_n0_mux_dataout~3_combout\ $end
$var wire 1 /" \inst6|LPM_MUX_component|auto_generated|ALT_INV_l4_w0_n0_mux_dataout~2_combout\ $end
$var wire 1 0" \inst6|LPM_MUX_component|auto_generated|ALT_INV_l4_w0_n0_mux_dataout~1_combout\ $end
$var wire 1 1" \inst6|LPM_MUX_component|auto_generated|ALT_INV_l4_w0_n0_mux_dataout~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
11
xB
0C
0T
1U
xV
1W
1X
1Y
1Z
1[
1\
1]
0~
x1!
x2!
x3!
04!
15!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
1?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
1h!
0i!
1j!
1k!
1l!
1m!
1n!
1o!
1p!
1q!
1r!
1s!
1t!
1u!
1v!
1w!
1x!
1y!
1z!
1{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
1%"
0&"
1'"
1("
0)"
1*"
1+"
1,"
1-"
1."
1/"
10"
01"
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
1.
0/
00
02
03
04
05
06
07
08
09
0:
0;
0<
1=
0>
0?
0@
0A
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
1i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
1{
0|
0}
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
10!
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
1Q
0R
1S
$end
#10000
0.
0{
05!
1&"
0@!
0h!
11"
0L!
0.!
0Q
0]
01
#30000
10
0=
1A
1}
1m
0i
0?!
1=!
1K!
0v!
0+"
1)"
1@!
1i!
01"
00!
0S
1/!
1R
#40000
00
0}
0K!
1v!
1L!
0i!
10!
1S
0/!
1]
0R
11
#50000
0A
19
0m
1e
1H!
0=!
1+"
0%"
1J!
0@!
11"
00"
0L!
0]
01
#60000
1-
1z
1;!
0w!
1L!
1g!
1-!
1]
1P
11
#70000
0-
09
0z
0e
0H!
0;!
1w!
1%"
0J!
0L!
0g!
10"
0-!
0]
0P
01
#1000000
