Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id A04269E5415
	for <lists+qemu-devel@lfdr.de>; Thu,  5 Dec 2024 12:36:30 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1tJA8H-0006lC-KB; Thu, 05 Dec 2024 06:34:57 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <rkanwal@rivosinc.com>)
 id 1tJA87-0006fY-V6
 for qemu-devel@nongnu.org; Thu, 05 Dec 2024 06:34:49 -0500
Received: from mail-wr1-x430.google.com ([2a00:1450:4864:20::430])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <rkanwal@rivosinc.com>)
 id 1tJA86-0001Vz-8o
 for qemu-devel@nongnu.org; Thu, 05 Dec 2024 06:34:47 -0500
Received: by mail-wr1-x430.google.com with SMTP id
 ffacd0b85a97d-385df8815fcso392295f8f.1
 for <qemu-devel@nongnu.org>; Thu, 05 Dec 2024 03:34:45 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1733398485; x=1734003285;
 darn=nongnu.org; 
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=AdfctVdNv45/VmWP+SA5e4bfBEoBz0UqYA7wpbj9RiY=;
 b=A8dafCU34EWZcJq7ecYvbLZjjM4INtQHCSJgajlDn22H0YEpp/vQz/ebr95Df+9BgW
 IhFdiPPPc+HjhrygSpB5VNneuHcF+7Cwl1ZqqBZySun50LvamC1tnH/5Gz50G46W0RnY
 laN9W+y1v0jdgpU1jmvs4HusMs7nT4hPq1/Or0QD4iImDDLlX6IAvYn8OMSrxSVXvHQP
 lWHlfMeG8Au46kh2UHpqD2Kkk2O4KzsKYTFWkMd62fMcrwUnfVh2FUNv/QGOVXU6NBvf
 W9GvYJfCigCsR2x1QPf7l66e600uhtlKe/s6ignkp7YjBK+rGp7omOcNZz2lhtUE9+E8
 WK7w==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1733398485; x=1734003285;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=AdfctVdNv45/VmWP+SA5e4bfBEoBz0UqYA7wpbj9RiY=;
 b=E+x+SqwFa3CIdhUVjqHj3xmYO4eYXAwSxa37xaK5XKuuV2WEet/MQqNPbzY5AqfDtY
 14EZFqQnNpIV2j3ddpQJs2QNDMbbB4GrD1xsVdjlH6k2/3DXXtBa5F42de/io6dpNwnS
 WIi+D4yBaWDJ4mUa/XCw130nap8STz7DaIpiF94guEDLto4tCudRHd47Cu7z0lUEg15b
 ARHjomFziIlGKcmydHkJF1lkMqPb08Y7XLiEMTR7oKtcckEByw3nnc5pvgoV/Ty4Ddgd
 0Roma98HDTUQdJOdfiZbrWb8wGYtGk+785dkML67Pwef2pl46k47BmZL5d1tWJG32kF/
 g6CQ==
X-Forwarded-Encrypted: i=1;
 AJvYcCUIc4MRAZxJNKaLk5tqInYGKDGwiUOEEOlBbFe21/s15g/SijwHL2/7BF7aWFAtvdCYfMl9CVA/PxRv@nongnu.org
X-Gm-Message-State: AOJu0YypTQKAIGOeel8fzuz8J+NvRBxpgcTRjxbdpSRxgbrs5cd6Eyb2
 RJ1MqXUkrnqRsvb2QUBxpaMrIGV2rVmeOf8rRPDnSevIRurlgrJdksEEZ4qEIUA=
X-Gm-Gg: ASbGnct4D9ZyaZU43UUm4iuq/fESHze+cxF7mdXldkeQCho8WoLYitm+Gd52yaERrDp
 0llXblPFyhYcVQWYUQ4whSCXOdb5sJ9sSqm9h5W6zWKDyOpn1Q7eAO0gTo0CZfi7vsm1D8mQSYS
 qss5RpX6vbBQzRjsNVtubGj6BViF7/Etg+3TV5nz6oE5ACExVbWze4o9cT+raZX0OPnq7d7PGl0
 sAGamPpqpmHBKETc9C531V7FftdYn7gH2eGhb05XTfdJVB8keMmeNU/kFzKKG9sBDYVO61G6JVt
 nghuuw==
X-Google-Smtp-Source: AGHT+IGtdTVDhfQCI/57FiKb9MvtBzXjQfobjfrjTBbMkb+9Ak6lzRxhrM6BHtPAxrcBV/pOtjQXLw==
X-Received: by 2002:a05:6000:471d:b0:385:cf9d:2720 with SMTP id
 ffacd0b85a97d-385fd3f2fa7mr7747186f8f.23.1733398484708; 
 Thu, 05 Dec 2024 03:34:44 -0800 (PST)
Received: from rkanwal-XPS-15-9520.ba.rivosinc.com ([137.59.223.84])
 by smtp.gmail.com with ESMTPSA id
 5b1f17b1804b1-434d527395csm57943255e9.17.2024.12.05.03.34.41
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Thu, 05 Dec 2024 03:34:44 -0800 (PST)
From: Rajnesh Kanwal <rkanwal@rivosinc.com>
To: qemu-riscv@nongnu.org, qemu-devel@nongnu.org,
 Rajnesh Kanwal <rkanwal@rivosinc.com>
Cc: alistair.francis@wdc.com, bin.meng@windriver.com, liweiwei@iscas.ac.cn,
 dbarboza@ventanamicro.com, zhiwei_liu@linux.alibaba.com,
 atishp@rivosinc.com, apatel@ventanamicro.com, beeman@rivosinc.com,
 jason.chien@sifive.com, frank.chang@sifive.com,
 richard.henderson@linaro.org
Subject: [PATCH v5 7/7] target/riscv: machine: Add Control Transfer Record
 state description
Date: Thu,  5 Dec 2024 16:34:12 +0500
Message-Id: <20241205-b4-ctr_upstream_v3-v5-7-60b993aa567d@rivosinc.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20241205-b4-ctr_upstream_v3-v5-0-60b993aa567d@rivosinc.com>
References: <20241205-b4-ctr_upstream_v3-v5-0-60b993aa567d@rivosinc.com>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
X-Mailer: b4 0.14.2
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::430;
 envelope-from=rkanwal@rivosinc.com; helo=mail-wr1-x430.google.com
X-Spam_score_int: -18
X-Spam_score: -1.9
X-Spam_bar: -
X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Add a subsection to machine.c to migrate CTR CSR state

Signed-off-by: Rajnesh Kanwal <rkanwal@rivosinc.com>
---
 target/riscv/machine.c | 25 +++++++++++++++++++++++++
 1 file changed, 25 insertions(+)

diff --git a/target/riscv/machine.c b/target/riscv/machine.c
index e1bdc31c7c53a8a4f539113d501c8e46f7a914e9..b67e660ef03b6053fa00d5a79e2ab20ecf3331b8 100644
--- a/target/riscv/machine.c
+++ b/target/riscv/machine.c
@@ -311,6 +311,30 @@ static const VMStateDescription vmstate_envcfg = {
     }
 };
 
+static bool ctr_needed(void *opaque)
+{
+    RISCVCPU *cpu = opaque;
+
+    return cpu->cfg.ext_smctr || cpu->cfg.ext_ssctr;
+}
+
+static const VMStateDescription vmstate_ctr = {
+    .name = "cpu/ctr",
+    .version_id = 1,
+    .minimum_version_id = 1,
+    .needed = ctr_needed,
+    .fields = (const VMStateField[]) {
+        VMSTATE_UINT64(env.mctrctl, RISCVCPU),
+        VMSTATE_UINT32(env.sctrdepth, RISCVCPU),
+        VMSTATE_UINT32(env.sctrstatus, RISCVCPU),
+        VMSTATE_UINT64(env.vsctrctl, RISCVCPU),
+        VMSTATE_UINT64_ARRAY(env.ctr_src, RISCVCPU, 16 << SCTRDEPTH_MAX),
+        VMSTATE_UINT64_ARRAY(env.ctr_dst, RISCVCPU, 16 << SCTRDEPTH_MAX),
+        VMSTATE_UINT64_ARRAY(env.ctr_data, RISCVCPU, 16 << SCTRDEPTH_MAX),
+        VMSTATE_END_OF_LIST()
+    }
+};
+
 static bool pmu_needed(void *opaque)
 {
     RISCVCPU *cpu = opaque;
@@ -461,6 +485,7 @@ const VMStateDescription vmstate_riscv_cpu = {
         &vmstate_jvt,
         &vmstate_elp,
         &vmstate_ssp,
+        &vmstate_ctr,
         NULL
     }
 };

-- 
2.34.1


