

================================================================
== Vivado HLS Report for 'nnet'
================================================================
* Date:           Sun Feb 21 01:47:04 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|    13.982|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  413538|  420266|  413537|  420265| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+--------+--------+--------+--------+---------+
        |                   |                |     Latency     |     Interval    | Pipeline|
        |      Instance     |     Module     |   min  |   max  |   min  |   max  |   Type  |
        +-------------------+----------------+--------+--------+--------+--------+---------+
        |pool_layer1_U0     |pool_layer1     |    6728|    6728|    6728|    6728|   none  |
        |pool_layer2_U0     |pool_layer2     |    2705|    2705|    2705|    2705|   none  |
        |conv_layer2_U0     |conv_layer2     |    5789|    8155|    5789|    8155|   none  |
        |conv_layer1_U0     |conv_layer1     |  413536|  420264|  413536|  420264|   none  |
        |fc_layer1_U0       |fc_layer1       |   70873|   70873|   70873|   70873|   none  |
        |fc_layer2_U0       |fc_layer2       |   10741|   10741|   10741|   10741|   none  |
        |fc_layer3_U0       |fc_layer3       |    1235|    1235|    1235|    1235|   none  |
        |Loop_1_proc181_U0  |Loop_1_proc181  |    2113|    2113|    2113|    2113|   none  |
        +-------------------+----------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      2|
|FIFO             |        0|      -|     35|    140|
|Instance         |       98|     48|   8279|  21226|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      7|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       98|     48|   8321|  21368|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       81|     60|     23|    121|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+-------+------+------+
    |      Instance     |     Module     | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------+----------------+---------+-------+------+------+
    |Loop_1_proc181_U0  |Loop_1_proc181  |        1|      0|    35|   129|
    |conv_layer1_U0     |conv_layer1     |        1|      3|  2011|  1621|
    |conv_layer2_U0     |conv_layer2     |       16|     22|  1822|  2145|
    |fc_layer1_U0       |fc_layer1       |       67|      6|   308|   843|
    |fc_layer2_U0       |fc_layer2       |       10|      6|   313|   852|
    |fc_layer3_U0       |fc_layer3       |        3|     11|   232|   659|
    |pool_layer1_U0     |pool_layer1     |        0|      0|  2177|  7597|
    |pool_layer2_U0     |pool_layer2     |        0|      0|  1381|  7380|
    +-------------------+----------------+---------+-------+------+------+
    |Total              |                |       98|     48|  8279| 21226|
    +-------------------+----------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+---+----+------+-----+---------+
    |       Name      | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+---+----+------+-----+---------+
    |conv1_out_V_V_U  |        0|  5|  20|     2|    8|       16|
    |conv2_out_V_V_U  |        0|  5|  20|     2|    8|       16|
    |fc1_out_V_V_U    |        0|  5|  20|     2|    8|       16|
    |fc2_out_V_V_U    |        0|  5|  20|     2|    8|       16|
    |image_in_V_V_U   |        0|  5|  20|     2|    8|       16|
    |pool1_out_V_V_U  |        0|  5|  20|     2|    8|       16|
    |pool2_out_V_V_U  |        0|  5|  20|     2|    8|       16|
    +-----------------+---------+---+----+------+-----+---------+
    |Total            |        0| 35| 140|    14|   56|      112|
    +-----------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |conv_layer1_U0_ap_start  |  1|   0|    1|          0|
    |conv_layer2_U0_ap_start  |  1|   0|    1|          0|
    |fc_layer1_U0_ap_start    |  1|   0|    1|          0|
    |fc_layer2_U0_ap_start    |  1|   0|    1|          0|
    |fc_layer3_U0_ap_start    |  1|   0|    1|          0|
    |pool_layer1_U0_ap_start  |  1|   0|    1|          0|
    |pool_layer2_U0_ap_start  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|fc3_out_V_V_din     | out |   32|   ap_fifo  |  fc3_out_V_V |    pointer   |
|fc3_out_V_V_full_n  |  in |    1|   ap_fifo  |  fc3_out_V_V |    pointer   |
|fc3_out_V_V_write   | out |    1|   ap_fifo  |  fc3_out_V_V |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs |     nnet     | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     nnet     | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     nnet     | return value |
|ap_done             | out |    1| ap_ctrl_hs |     nnet     | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     nnet     | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     nnet     | return value |
+--------------------+-----+-----+------------+--------------+--------------+

