Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May  7 20:23:03 2022
| Host         : PHYS-NC3124-D02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_TrigTest1_timing_summary_routed.rpt -rpx top_TrigTest1_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_TrigTest1
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.20 2017-11-03
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1175 register/latch pins with no clock driven by root clock pin: clk_100 (HIGH)

 There are 1016 register/latch pins with no clock driven by root clock pin: Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4778 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.081        0.000                      0                 3254        0.076        0.000                      0                 3230        7.085        0.000                       0                  1375  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
FTDI_CLK  {0.000 8.335}      16.670          59.988          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FTDI_CLK            0.081        0.000                      0                 3075        0.076        0.000                      0                 3075        7.085        0.000                       0                  1375  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              FTDI_CLK          998.803        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  FTDI_CLK           FTDI_CLK                12.670        0.000                      0                  155        0.279        0.000                      0                  155  
**default**        FTDI_CLK                                   15.293        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FTDI_CLK
  To Clock:  FTDI_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[5]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 3.960ns (67.348%)  route 1.920ns (32.652%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.920     7.550    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[5].DRIVE_IO_BUS/T
    L10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.504    11.054 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[5].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.054    FTDI_ADBUS[5]
    L10                                                               r  FTDI_ADBUS[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.054    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[7]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 4.037ns (68.662%)  route 1.842ns (31.338%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.842     7.473    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[7].DRIVE_IO_BUS/T
    P10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581    11.054 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[7].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.054    FTDI_ADBUS[7]
    P10                                                               r  FTDI_ADBUS[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.054    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[4]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 3.994ns (68.050%)  route 1.875ns (31.950%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.875     7.505    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[4].DRIVE_IO_BUS/T
    P7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.538    11.043 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[4].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.043    FTDI_ADBUS[4]
    P7                                                                r  FTDI_ADBUS[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[3]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 4.032ns (68.785%)  route 1.830ns (31.215%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.830     7.460    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[3].DRIVE_IO_BUS/T
    N8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.576    11.036 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[3].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.036    FTDI_ADBUS[3]
    N8                                                                r  FTDI_ADBUS[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[6]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 4.030ns (68.773%)  route 1.830ns (31.227%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.830     7.460    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[6].DRIVE_IO_BUS/T
    N9                   OBUFT (TriStatE_obuft_T_O)
                                                      3.574    11.034 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[6].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.034    FTDI_ADBUS[6]
    N9                                                                r  FTDI_ADBUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[1]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 4.012ns (69.168%)  route 1.789ns (30.832%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.789     7.419    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[1].DRIVE_IO_BUS/T
    M7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.556    10.975 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[1].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.975    FTDI_ADBUS[1]
    M7                                                                r  FTDI_ADBUS[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[0]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 4.044ns (70.532%)  route 1.690ns (29.468%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.690     7.320    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[0].DRIVE_IO_BUS/T
    N7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.588    10.908 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[0].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.908    FTDI_ADBUS[0]
    N7                                                                r  FTDI_ADBUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[2]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 4.006ns (72.372%)  route 1.529ns (27.628%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.529     7.160    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[2].DRIVE_IO_BUS/T
    M8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.550    10.710 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[2].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.710    FTDI_ADBUS[2]
    M8                                                                r  FTDI_ADBUS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/FTDI_SIWU_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_SIWU
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 4.001ns (72.342%)  route 1.530ns (27.658%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.622     5.169    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y16          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_SIWU_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.625 r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_SIWU_reg/Q
                         net (fo=1, routed)           1.530     7.155    FTDI_SIWU_OBUF
    R9                   OBUF (Prop_obuf_I_O)         3.545    10.699 r  FTDI_SIWU_OBUF_inst/O
                         net (fo=0)                   0.000    10.699    FTDI_SIWU
    R9                                                                r  FTDI_SIWU (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/FTDI_TXN_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_TXN
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 3.998ns (72.329%)  route 1.530ns (27.671%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.623     5.170    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y15          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_TXN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_TXN_reg/Q
                         net (fo=1, routed)           1.530     7.156    FTDI_TXN_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.542    10.698 r  FTDI_TXN_OBUF_inst/O
                         net (fo=0)                   0.000    10.698    FTDI_TXN
    R10                                                               r  FTDI_TXN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  0.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.157%)  route 0.260ns (64.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.590     1.500    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y46          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.260     1.901    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X6Y46          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.860     2.014    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y46          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.499     1.516    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.825    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.157%)  route 0.260ns (64.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.590     1.500    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y46          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.260     1.901    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X6Y46          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.860     2.014    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y46          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.499     1.516    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.825    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.157%)  route 0.260ns (64.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.590     1.500    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y46          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.260     1.901    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X6Y46          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.860     2.014    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y46          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.499     1.516    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.825    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.157%)  route 0.260ns (64.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.590     1.500    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y46          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.260     1.901    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X6Y46          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.860     2.014    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y46          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.499     1.516    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.825    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.157%)  route 0.260ns (64.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.590     1.500    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y46          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.260     1.901    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X6Y46          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.860     2.014    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y46          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism             -0.499     1.516    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.825    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.157%)  route 0.260ns (64.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.590     1.500    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y46          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.260     1.901    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X6Y46          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.860     2.014    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y46          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism             -0.499     1.516    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.825    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.157%)  route 0.260ns (64.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.590     1.500    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y46          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.260     1.901    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X6Y46          RAMS32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.860     2.014    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y46          RAMS32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/CLK
                         clock pessimism             -0.499     1.516    
    SLICE_X6Y46          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.825    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.157%)  route 0.260ns (64.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.590     1.500    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y46          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.260     1.901    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X6Y46          RAMS32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.860     2.014    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y46          RAMS32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/CLK
                         clock pessimism             -0.499     1.516    
    SLICE_X6Y46          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.825    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_SHA_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.558     1.468    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X31Y31         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_SHA_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_SHA_reg[105]/Q
                         net (fo=1, routed)           0.056     1.665    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_SHA_reg_n_0_[105]
    SLICE_X30Y31         LUT5 (Prop_lut5_I1_O)        0.045     1.710 r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY[105]_i_1/O
                         net (fo=1, routed)           0.000     1.710    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY[105]_i_1_n_0
    SLICE_X30Y31         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.826     1.980    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X30Y31         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[105]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X30Y31         FDRE (Hold_fdre_C_D)         0.120     1.601    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_SHA_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.556     1.466    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X29Y30         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_SHA_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_SHA_reg[110]/Q
                         net (fo=1, routed)           0.056     1.663    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_SHA_reg_n_0_[110]
    SLICE_X28Y30         LUT5 (Prop_lut5_I1_O)        0.045     1.708 r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY[110]_i_1/O
                         net (fo=1, routed)           0.000     1.708    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY[110]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.824     1.978    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X28Y30         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[110]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.120     1.599    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[110]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FTDI_CLK
Waveform(ns):       { 0.000 8.335 }
Period(ns):         16.670
Sources:            { FTDI_CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         16.670      14.515     BUFGCTRL_X0Y1  FTDI_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X6Y41    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X6Y41    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X6Y41    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X6Y41    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X21Y29   Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_SHA_reg[46]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X20Y28   Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_SHA_reg[47]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X22Y28   Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_SHA_reg[48]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X22Y27   Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_SHA_reg[49]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X20Y29   Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_SHA_reg[4]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X12Y39   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y38   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y38   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y38   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y38   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y38   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y38   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y38   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y38   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X12Y38   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_33/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y40   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y40   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y40   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y40   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y40   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y40   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y40   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y40   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y41   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y41   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  FTDI_CLK

Setup :            0  Failing Endpoints,  Worst Slack      998.803ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.803ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.933ns  (logic 0.478ns (51.245%)  route 0.455ns (48.755%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.455     0.933    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X13Y42         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)       -0.264   999.736    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                998.803    

Slack (MET) :             998.847ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.060ns  (logic 0.456ns (43.007%)  route 0.604ns (56.993%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.604     1.060    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X4Y45          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)       -0.093   999.907    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                998.847    

Slack (MET) :             998.865ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.865ns  (logic 0.419ns (48.437%)  route 0.446ns (51.563%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.446     0.865    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X3Y46          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X3Y46          FDRE (Setup_fdre_C_D)       -0.270   999.730    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                998.865    

Slack (MET) :             998.870ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.035ns  (logic 0.456ns (44.050%)  route 0.579ns (55.950%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.579     1.035    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X15Y44         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X15Y44         FDRE (Setup_fdre_C_D)       -0.095   999.905    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                998.870    

Slack (MET) :             998.946ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.959ns  (logic 0.456ns (47.565%)  route 0.503ns (52.435%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.503     0.959    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X16Y36         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X16Y36         FDRE (Setup_fdre_C_D)       -0.095   999.905    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                998.946    

Slack (MET) :             998.958ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.947ns  (logic 0.518ns (54.696%)  route 0.429ns (45.304%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.429     0.947    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X13Y42         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)       -0.095   999.905    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                998.958    

Slack (MET) :             999.004ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.636%)  route 0.445ns (49.364%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.445     0.901    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y49          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X3Y49          FDRE (Setup_fdre_C_D)       -0.095   999.905    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                999.004    

Slack (MET) :             999.017ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.715ns  (logic 0.419ns (58.619%)  route 0.296ns (41.381%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.296     0.715    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X17Y36         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X17Y36         FDRE (Setup_fdre_C_D)       -0.268   999.732    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                999.017    

Slack (MET) :             999.041ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.935ns  (logic 0.518ns (55.391%)  route 0.417ns (44.609%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.417     0.935    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X18Y35         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X18Y35         FDRE (Setup_fdre_C_D)       -0.024   999.976    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.976    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                999.041    

Slack (MET) :             999.050ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.496%)  route 0.447ns (49.504%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.447     0.903    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X12Y44         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)       -0.047   999.953    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                999.050    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  FTDI_CLK
  To Clock:  FTDI_CLK

Setup :            0  Failing Endpoints,  Worst Slack       12.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.670ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.456ns (13.502%)  route 2.921ns (86.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.628     5.175    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y41          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDPE (Prop_fdpe_C_Q)         0.456     5.631 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.921     8.553    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X16Y35         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X16Y35         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.187    21.663    
                         clock uncertainty           -0.035    21.628    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.405    21.223    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                 12.670    

Slack (MET) :             12.670ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.456ns (13.502%)  route 2.921ns (86.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.628     5.175    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y41          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDPE (Prop_fdpe_C_Q)         0.456     5.631 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.921     8.553    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X16Y35         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X16Y35         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.187    21.663    
                         clock uncertainty           -0.035    21.628    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.405    21.223    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                 12.670    

Slack (MET) :             12.670ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.456ns (13.502%)  route 2.921ns (86.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.628     5.175    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y41          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDPE (Prop_fdpe_C_Q)         0.456     5.631 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.921     8.553    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X16Y35         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X16Y35         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.187    21.663    
                         clock uncertainty           -0.035    21.628    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.405    21.223    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                 12.670    

Slack (MET) :             12.670ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.456ns (13.502%)  route 2.921ns (86.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.628     5.175    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y41          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDPE (Prop_fdpe_C_Q)         0.456     5.631 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.921     8.553    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X16Y35         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X16Y35         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.187    21.663    
                         clock uncertainty           -0.035    21.628    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.405    21.223    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                 12.670    

Slack (MET) :             12.670ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.456ns (13.502%)  route 2.921ns (86.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.628     5.175    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y41          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDPE (Prop_fdpe_C_Q)         0.456     5.631 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.921     8.553    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X16Y35         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X16Y35         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.187    21.663    
                         clock uncertainty           -0.035    21.628    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.405    21.223    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                 12.670    

Slack (MET) :             12.670ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.456ns (13.502%)  route 2.921ns (86.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.628     5.175    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y41          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDPE (Prop_fdpe_C_Q)         0.456     5.631 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.921     8.553    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X16Y35         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X16Y35         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.187    21.663    
                         clock uncertainty           -0.035    21.628    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.405    21.223    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                 12.670    

Slack (MET) :             12.670ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.456ns (13.502%)  route 2.921ns (86.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.628     5.175    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y41          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDPE (Prop_fdpe_C_Q)         0.456     5.631 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.921     8.553    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X16Y35         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X16Y35         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.187    21.663    
                         clock uncertainty           -0.035    21.628    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.405    21.223    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                 12.670    

Slack (MET) :             12.675ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.456ns (13.519%)  route 2.917ns (86.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.628     5.175    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y41          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDPE (Prop_fdpe_C_Q)         0.456     5.631 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.917     8.548    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X17Y35         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X17Y35         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.187    21.663    
                         clock uncertainty           -0.035    21.628    
    SLICE_X17Y35         FDCE (Recov_fdce_C_CLR)     -0.405    21.223    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 12.675    

Slack (MET) :             12.721ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.456ns (13.519%)  route 2.917ns (86.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.628     5.175    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y41          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDPE (Prop_fdpe_C_Q)         0.456     5.631 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.917     8.548    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X17Y35         FDPE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X17Y35         FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.187    21.663    
                         clock uncertainty           -0.035    21.628    
    SLICE_X17Y35         FDPE (Recov_fdpe_C_PRE)     -0.359    21.269    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         21.269    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 12.721    

Slack (MET) :             12.721ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.456ns (13.519%)  route 2.917ns (86.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.628     5.175    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y41          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDPE (Prop_fdpe_C_Q)         0.456     5.631 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.917     8.548    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X17Y35         FDPE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X17Y35         FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.187    21.663    
                         clock uncertainty           -0.035    21.628    
    SLICE_X17Y35         FDPE (Recov_fdpe_C_PRE)     -0.359    21.269    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         21.269    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 12.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[0]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.408%)  route 0.338ns (70.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.561     1.471    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X16Y47         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         0.338     1.950    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X14Y47         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.833     1.987    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X14Y47         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[0]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X14Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.671    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[2]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.408%)  route 0.338ns (70.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.561     1.471    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X16Y47         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         0.338     1.950    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X14Y47         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.833     1.987    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X14Y47         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[2]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X14Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.671    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[4]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.408%)  route 0.338ns (70.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.561     1.471    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X16Y47         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         0.338     1.950    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X14Y47         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.833     1.987    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X14Y47         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[4]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X14Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.671    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[5]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.408%)  route 0.338ns (70.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.561     1.471    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X16Y47         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         0.338     1.950    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X14Y47         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.833     1.987    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X14Y47         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[5]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X14Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.671    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCK_reg/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.411%)  route 0.393ns (73.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.561     1.471    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X16Y47         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         0.393     2.005    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X14Y46         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCK_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.832     1.986    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X14Y46         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCK_reg/C
                         clock pessimism             -0.250     1.737    
    SLICE_X14Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.670    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[1]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.411%)  route 0.393ns (73.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.561     1.471    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X16Y47         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         0.393     2.005    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X14Y46         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.832     1.986    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X14Y46         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[1]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X14Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.670    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[3]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.411%)  route 0.393ns (73.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.561     1.471    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X16Y47         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         0.393     2.005    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X14Y46         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.832     1.986    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X14Y46         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[3]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X14Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.670    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.884%)  route 0.158ns (49.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.592     1.502    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y48          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDPE (Prop_fdpe_C_Q)         0.164     1.666 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.158     1.824    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X2Y47          FDCE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.863     2.017    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X2Y47          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X2Y47          FDCE (Remov_fdce_C_CLR)     -0.067     1.451    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.884%)  route 0.158ns (49.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.592     1.502    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y48          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDPE (Prop_fdpe_C_Q)         0.164     1.666 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.158     1.824    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X2Y47          FDCE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.863     2.017    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X2Y47          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X2Y47          FDCE (Remov_fdce_C_CLR)     -0.067     1.451    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.884%)  route 0.158ns (49.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.592     1.502    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y48          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDPE (Prop_fdpe_C_Q)         0.164     1.666 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.158     1.824    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X2Y47          FDCE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.863     2.017    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X2Y47          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X2Y47          FDCE (Remov_fdce_C_CLR)     -0.067     1.451    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.373    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  FTDI_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       15.293ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.293ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.318%)  route 0.625ns (56.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37                                      0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.625     1.103    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X13Y37         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X13Y37         FDRE (Setup_fdre_C_D)       -0.274    16.396    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.396    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 15.293    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.071%)  route 0.631ns (54.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42                                      0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.631     1.149    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X14Y42         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X14Y42         FDRE (Setup_fdre_C_D)       -0.045    16.625    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.625    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.528ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.874ns  (logic 0.419ns (47.944%)  route 0.455ns (52.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36                                      0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.455     0.874    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X13Y36         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)       -0.268    16.402    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.402    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                 15.528    

Slack (MET) :             15.620ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.955ns  (logic 0.518ns (54.238%)  route 0.437ns (45.762%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37                                      0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.437     0.955    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X13Y38         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X13Y38         FDRE (Setup_fdre_C_D)       -0.095    16.575    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         16.575    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 15.620    

Slack (MET) :             15.661ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.144%)  route 0.472ns (50.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40                                      0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.472     0.928    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X15Y41         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X15Y41         FDRE (Setup_fdre_C_D)       -0.081    16.589    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         16.589    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                 15.661    

Slack (MET) :             15.681ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.723ns  (logic 0.419ns (57.958%)  route 0.304ns (42.042%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45                                       0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.304     0.723    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y44          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)       -0.266    16.404    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.404    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                 15.681    

Slack (MET) :             15.682ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.755ns  (logic 0.419ns (55.499%)  route 0.336ns (44.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45                                       0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.336     0.755    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X5Y45          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X5Y45          FDRE (Setup_fdre_C_D)       -0.233    16.437    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.437    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                 15.682    

Slack (MET) :             15.690ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.885ns  (logic 0.456ns (51.523%)  route 0.429ns (48.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36                                      0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.429     0.885    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X13Y36         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)       -0.095    16.575    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.575    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                 15.690    

Slack (MET) :             15.720ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.259%)  route 0.451ns (49.741%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42                                      0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.451     0.907    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X14Y42         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X14Y42         FDRE (Setup_fdre_C_D)       -0.043    16.627    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.627    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 15.720    

Slack (MET) :             15.734ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.392%)  route 0.299ns (41.608%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42                                      0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.299     0.718    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X14Y42         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X14Y42         FDRE (Setup_fdre_C_D)       -0.218    16.452    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.452    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                 15.734    





