<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>XY-GalvoScanner: stm32f4xx_fsmc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xyConfCrop.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">XY-GalvoScanner
   &#160;<span id="projectnumber">1.4</span>
   </div>
   <div id="projectbrief">Galvanometer based, hybrid compensator controlled effect-laser system.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00521_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_fsmc.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a00521.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a00522.html">stm32f4xx_fsmc.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a00544.html">stm32f4xx_rcc.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">const</span> FSMC_NORSRAMTimingInitTypeDef FSMC_DefaultTimingStruct = {0x0F, <span class="comment">/* FSMC_AddressSetupTime */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                                                0x0F, <span class="comment">/* FSMC_AddressHoldTime */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                                                0xFF, <span class="comment">/* FSMC_DataSetupTime */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                                                0x0F, <span class="comment">/* FSMC_BusTurnAroundDuration */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                                                0x0F, <span class="comment">/* FSMC_CLKDivision */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                                                0x0F, <span class="comment">/* FSMC_DataLatency */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                                                FSMC_AccessMode_A <span class="comment">/* FSMC_AccessMode */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                                               };</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Private define ------------------------------------------------------------*/</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* --------------------- FSMC registers bit mask ---------------------------- */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* FSMC BCRx Mask */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define BCR_MBKEN_SET          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define BCR_MBKEN_RESET        ((uint32_t)0x000FFFFE)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define BCR_FACCEN_SET         ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* FSMC PCRx Mask */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define PCR_PBKEN_SET          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define PCR_PBKEN_RESET        ((uint32_t)0x000FFFFB)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define PCR_ECCEN_SET          ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define PCR_ECCEN_RESET        ((uint32_t)0x000FFFBF)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define PCR_MEMORYTYPE_NAND    ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* Private macro -------------------------------------------------------------*/</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* Private functions ---------------------------------------------------------*/</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keywordtype">void</span> FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;{</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="comment">/* Check the parameter */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  </div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="comment">/* FSMC_Bank1_NORSRAM1 */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank1_NORSRAM1)</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  {</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    FSMC_Bank1-&gt;BTCR[FSMC_Bank] = 0x000030DB;    </div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  }</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">/* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  {   </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    FSMC_Bank1-&gt;BTCR[FSMC_Bank] = 0x000030D2; </div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  }</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  FSMC_Bank1-&gt;BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  FSMC_Bank1E-&gt;BWTR[FSMC_Bank] = 0x0FFFFFFF;  </div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;}</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keywordtype">void</span> FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;{ </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  uint32_t tmpbcr = 0, tmpbtr = 0, tmpbwr = 0;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_NORSRAMInitStruct-&gt;FSMC_Bank));</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  assert_param(IS_FSMC_MUX(FSMC_NORSRAMInitStruct-&gt;FSMC_DataAddressMux));</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  assert_param(IS_FSMC_MEMORY(FSMC_NORSRAMInitStruct-&gt;FSMC_MemoryType));</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  assert_param(IS_FSMC_MEMORY_WIDTH(FSMC_NORSRAMInitStruct-&gt;FSMC_MemoryDataWidth));</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  assert_param(IS_FSMC_BURSTMODE(FSMC_NORSRAMInitStruct-&gt;FSMC_BurstAccessMode));</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  assert_param(IS_FSMC_ASYNWAIT(FSMC_NORSRAMInitStruct-&gt;FSMC_AsynchronousWait));</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  assert_param(IS_FSMC_WAIT_POLARITY(FSMC_NORSRAMInitStruct-&gt;FSMC_WaitSignalPolarity));</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  assert_param(IS_FSMC_WRAP_MODE(FSMC_NORSRAMInitStruct-&gt;FSMC_WrapMode));</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(FSMC_NORSRAMInitStruct-&gt;FSMC_WaitSignalActive));</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  assert_param(IS_FSMC_WRITE_OPERATION(FSMC_NORSRAMInitStruct-&gt;FSMC_WriteOperation));</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  assert_param(IS_FSMC_WAITE_SIGNAL(FSMC_NORSRAMInitStruct-&gt;FSMC_WaitSignal));</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  assert_param(IS_FSMC_EXTENDED_MODE(FSMC_NORSRAMInitStruct-&gt;FSMC_ExtendedMode));</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  assert_param(IS_FSMC_WRITE_BURST(FSMC_NORSRAMInitStruct-&gt;FSMC_WriteBurst));  </div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_AddressSetupTime));</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_AddressHoldTime));</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_DataSetupTime));</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_BusTurnAroundDuration));</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_CLKDivision));</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_DataLatency));</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_AccessMode)); </div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">/* Get the BTCR register value */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  tmpbcr = FSMC_Bank1-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;FSMC_Bank];</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="comment">/* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">           WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  tmpbcr &amp;= ((uint32_t)~(FSMC_BCR1_MBKEN    | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                         FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                         FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                         FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                         FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">/* Bank1 NOR/SRAM control register configuration */</span> </div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct-&gt;FSMC_DataAddressMux |</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_MemoryType |</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_MemoryDataWidth |</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_BurstAccessMode |</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_AsynchronousWait |</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_WaitSignalPolarity |</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_WrapMode |</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_WaitSignalActive |</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_WriteOperation |</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_WaitSignal |</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_ExtendedMode |</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            FSMC_NORSRAMInitStruct-&gt;FSMC_WriteBurst;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;            </div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  FSMC_Bank1-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;FSMC_Bank] = tmpbcr;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  </div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">if</span>(FSMC_NORSRAMInitStruct-&gt;FSMC_MemoryType == FSMC_MemoryType_NOR)</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  {</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    FSMC_Bank1-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  }</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  </div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">/* Get the BTCR register value */</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  tmpbtr = FSMC_Bank1-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;FSMC_Bank+1];</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="comment">/* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  tmpbtr &amp;= ((uint32_t)~(FSMC_BTR1_ADDSET | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                       FSMC_BTR1_ACCMOD));</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                       </div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">/* Bank1 NOR/SRAM timing register configuration */</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_AddressSetupTime |</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_AddressHoldTime &lt;&lt; 4) |</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_DataSetupTime &lt;&lt; 8) |</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_BusTurnAroundDuration &lt;&lt; 16) |</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_CLKDivision &lt;&lt; 20) |</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_DataLatency &lt;&lt; 24) |</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;             FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct-&gt;FSMC_AccessMode;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            </div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  FSMC_Bank1-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;FSMC_Bank+1] = tmpbtr;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    </div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="comment">/* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">if</span>(FSMC_NORSRAMInitStruct-&gt;FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  {</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_AddressSetupTime));</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_AddressHoldTime));</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_DataSetupTime));</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_BusTurnAroundDuration));</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_AccessMode));</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    </div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="comment">/* Get the BWTR register value */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    tmpbwr = FSMC_Bank1E-&gt;BWTR[FSMC_NORSRAMInitStruct-&gt;FSMC_Bank];</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    </div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="comment">/* Clear ADDSET, ADDHLD, DATAST, BUSTURN, and ACCMOD bits */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    tmpbwr &amp;= ((uint32_t)~(FSMC_BWTR1_ADDSET | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                           FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    </div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    tmpbwr |= (uint32_t)FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_AddressSetupTime |</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                       (FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_AddressHoldTime &lt;&lt; 4 )|</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                       (FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_DataSetupTime &lt;&lt; 8) |</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                       (FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_BusTurnAroundDuration &lt;&lt; 16) |</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                        FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct-&gt;FSMC_AccessMode;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    FSMC_Bank1E-&gt;BWTR[FSMC_NORSRAMInitStruct-&gt;FSMC_Bank] = tmpbwr;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  }</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  {</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    FSMC_Bank1E-&gt;BWTR[FSMC_NORSRAMInitStruct-&gt;FSMC_Bank] = 0x0FFFFFFF;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  }</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;}</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="keywordtype">void</span> FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;{  </div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="comment">/* Reset NOR/SRAM Init structure parameters values */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  FSMC_NORSRAMInitStruct-&gt;FSMC_Bank = FSMC_Bank1_NORSRAM1;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  FSMC_NORSRAMInitStruct-&gt;FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  FSMC_NORSRAMInitStruct-&gt;FSMC_MemoryType = FSMC_MemoryType_SRAM;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  FSMC_NORSRAMInitStruct-&gt;FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  FSMC_NORSRAMInitStruct-&gt;FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  FSMC_NORSRAMInitStruct-&gt;FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  FSMC_NORSRAMInitStruct-&gt;FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  FSMC_NORSRAMInitStruct-&gt;FSMC_WrapMode = FSMC_WrapMode_Disable;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  FSMC_NORSRAMInitStruct-&gt;FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  FSMC_NORSRAMInitStruct-&gt;FSMC_WriteOperation = FSMC_WriteOperation_Enable;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  FSMC_NORSRAMInitStruct-&gt;FSMC_WaitSignal = FSMC_WaitSignal_Enable;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  FSMC_NORSRAMInitStruct-&gt;FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  FSMC_NORSRAMInitStruct-&gt;FSMC_WriteBurst = FSMC_WriteBurst_Disable;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  FSMC_NORSRAMInitStruct-&gt;FSMC_ReadWriteTimingStruct = (FSMC_NORSRAMTimingInitTypeDef*)&amp;FSMC_DefaultTimingStruct;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  FSMC_NORSRAMInitStruct-&gt;FSMC_WriteTimingStruct = (FSMC_NORSRAMTimingInitTypeDef*)&amp;FSMC_DefaultTimingStruct;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;}</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="keywordtype">void</span> FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;{</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  </div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  {</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="comment">/* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    FSMC_Bank1-&gt;BTCR[FSMC_Bank] |= BCR_MBKEN_SET;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  }</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  {</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="comment">/* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    FSMC_Bank1-&gt;BTCR[FSMC_Bank] &amp;= BCR_MBKEN_RESET;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;}</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="keywordtype">void</span> FSMC_NANDDeInit(uint32_t FSMC_Bank)</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;{</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="comment">/* Check the parameter */</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  </div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank2_NAND)</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  {</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="comment">/* Set the FSMC_Bank2 registers to their reset values */</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    FSMC_Bank2-&gt;PCR2 = 0x00000018;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    FSMC_Bank2-&gt;SR2 = 0x00000040;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    FSMC_Bank2-&gt;PMEM2 = 0xFCFCFCFC;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    FSMC_Bank2-&gt;PATT2 = 0xFCFCFCFC;  </div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  }</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="comment">/* FSMC_Bank3_NAND */</span>  </div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  {</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="comment">/* Set the FSMC_Bank3 registers to their reset values */</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    FSMC_Bank3-&gt;PCR3 = 0x00000018;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    FSMC_Bank3-&gt;SR3 = 0x00000040;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    FSMC_Bank3-&gt;PMEM3 = 0xFCFCFCFC;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    FSMC_Bank3-&gt;PATT3 = 0xFCFCFCFC; </div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  }  </div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;}</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="keywordtype">void</span> FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;{</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; </div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    </div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  assert_param( IS_FSMC_NAND_BANK(FSMC_NANDInitStruct-&gt;FSMC_Bank));</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  assert_param( IS_FSMC_WAIT_FEATURE(FSMC_NANDInitStruct-&gt;FSMC_Waitfeature));</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  assert_param( IS_FSMC_MEMORY_WIDTH(FSMC_NANDInitStruct-&gt;FSMC_MemoryDataWidth));</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  assert_param( IS_FSMC_ECC_STATE(FSMC_NANDInitStruct-&gt;FSMC_ECC));</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  assert_param( IS_FSMC_ECCPAGE_SIZE(FSMC_NANDInitStruct-&gt;FSMC_ECCPageSize));</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  assert_param( IS_FSMC_TCLR_TIME(FSMC_NANDInitStruct-&gt;FSMC_TCLRSetupTime));</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  assert_param( IS_FSMC_TAR_TIME(FSMC_NANDInitStruct-&gt;FSMC_TARSetupTime));</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_SetupTime));</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_WaitSetupTime));</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HoldSetupTime));</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HiZSetupTime));</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_SetupTime));</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_WaitSetupTime));</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HoldSetupTime));</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HiZSetupTime));</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  </div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordflow">if</span>(FSMC_NANDInitStruct-&gt;FSMC_Bank == FSMC_Bank2_NAND)</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  {</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="comment">/* Get the NAND bank 2 register value */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    tmppcr = FSMC_Bank2-&gt;PCR2;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  }</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  {</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="comment">/* Get the NAND bank 3 register value */</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    tmppcr = FSMC_Bank3-&gt;PCR3;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  }</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="comment">/* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  tmppcr &amp;= ((uint32_t)~(FSMC_PCR2_PWAITEN  | FSMC_PCR2_PBKEN | FSMC_PCR2_PTYP | \</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                         FSMC_PCR2_PWID | FSMC_PCR2_ECCEN | FSMC_PCR2_TCLR | \</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                         FSMC_PCR2_TAR | FSMC_PCR2_ECCPS));  </div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                       </div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="comment">/* Set the tmppcr value according to FSMC_NANDInitStruct parameters */</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  tmppcr |= (uint32_t)FSMC_NANDInitStruct-&gt;FSMC_Waitfeature |</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                      PCR_MEMORYTYPE_NAND |</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                      FSMC_NANDInitStruct-&gt;FSMC_MemoryDataWidth |</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                      FSMC_NANDInitStruct-&gt;FSMC_ECC |</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                      FSMC_NANDInitStruct-&gt;FSMC_ECCPageSize |</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                      (FSMC_NANDInitStruct-&gt;FSMC_TCLRSetupTime &lt;&lt; 9 )|</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                      (FSMC_NANDInitStruct-&gt;FSMC_TARSetupTime &lt;&lt; 13);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    </div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordflow">if</span>(FSMC_NANDInitStruct-&gt;FSMC_Bank == FSMC_Bank2_NAND)</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  {</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="comment">/* Get the NAND bank 2 register value */</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    tmppmem = FSMC_Bank2-&gt;PMEM2;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  }</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  {</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="comment">/* Get the NAND bank 3 register value */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    tmppmem = FSMC_Bank3-&gt;PMEM3;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  } </div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  </div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="comment">/* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  tmppmem &amp;= ((uint32_t)~(FSMC_PMEM2_MEMSET2  | FSMC_PMEM2_MEMWAIT2 | FSMC_PMEM2_MEMHOLD2 | \</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                          FSMC_PMEM2_MEMHIZ2));</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                       </div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="comment">/* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  tmppmem |= (uint32_t)FSMC_NANDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_SetupTime |</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                       (FSMC_NANDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_WaitSetupTime &lt;&lt; 8) |</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                       (FSMC_NANDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HoldSetupTime &lt;&lt; 16)|</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                       (FSMC_NANDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HiZSetupTime &lt;&lt; 24); </div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordflow">if</span>(FSMC_NANDInitStruct-&gt;FSMC_Bank == FSMC_Bank2_NAND)</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="comment">/* Get the NAND bank 2 register value */</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    tmppatt = FSMC_Bank2-&gt;PATT2;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  }</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  {</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="comment">/* Get the NAND bank 3 register value */</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    tmppatt = FSMC_Bank2-&gt;PATT2;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  } </div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  </div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="comment">/* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  tmppatt &amp;= ((uint32_t)~(FSMC_PATT2_ATTSET2  | FSMC_PATT2_ATTWAIT2 | FSMC_PATT2_ATTHOLD2 | \</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;                          FSMC_PATT2_ATTHIZ2));</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  </div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="comment">/* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  tmppatt |= (uint32_t)FSMC_NANDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_SetupTime |</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                       (FSMC_NANDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_WaitSetupTime &lt;&lt; 8) |</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                       (FSMC_NANDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HoldSetupTime &lt;&lt; 16)|</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                       (FSMC_NANDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HiZSetupTime &lt;&lt; 24);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  </div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordflow">if</span>(FSMC_NANDInitStruct-&gt;FSMC_Bank == FSMC_Bank2_NAND)</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  {</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="comment">/* FSMC_Bank2_NAND registers configuration */</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    FSMC_Bank2-&gt;PCR2 = tmppcr;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    FSMC_Bank2-&gt;PMEM2 = tmppmem;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    FSMC_Bank2-&gt;PATT2 = tmppatt;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  }</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  {</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="comment">/* FSMC_Bank3_NAND registers configuration */</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    FSMC_Bank3-&gt;PCR3 = tmppcr;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    FSMC_Bank3-&gt;PMEM3 = tmppmem;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    FSMC_Bank3-&gt;PATT3 = tmppatt;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  }</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;}</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="keywordtype">void</span> FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;{ </div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="comment">/* Reset NAND Init structure parameters values */</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  FSMC_NANDInitStruct-&gt;FSMC_Bank = FSMC_Bank2_NAND;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  FSMC_NANDInitStruct-&gt;FSMC_Waitfeature = FSMC_Waitfeature_Disable;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  FSMC_NANDInitStruct-&gt;FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  FSMC_NANDInitStruct-&gt;FSMC_ECC = FSMC_ECC_Disable;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  FSMC_NANDInitStruct-&gt;FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  FSMC_NANDInitStruct-&gt;FSMC_TCLRSetupTime = 0x0;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  FSMC_NANDInitStruct-&gt;FSMC_TARSetupTime = 0x0;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  FSMC_NANDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_SetupTime = 0xFC;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  FSMC_NANDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_WaitSetupTime = 0xFC;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  FSMC_NANDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HoldSetupTime = 0xFC;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  FSMC_NANDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HiZSetupTime = 0xFC;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  FSMC_NANDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_SetupTime = 0xFC;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  FSMC_NANDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_WaitSetupTime = 0xFC;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  FSMC_NANDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HoldSetupTime = 0xFC;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  FSMC_NANDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HiZSetupTime = 0xFC;     </div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;}</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="keywordtype">void</span> FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;{</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  </div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE)</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  {</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="comment">/* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank2_NAND)</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    {</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;      FSMC_Bank2-&gt;PCR2 |= PCR_PBKEN_SET;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    }</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;      FSMC_Bank3-&gt;PCR3 |= PCR_PBKEN_SET;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    }</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  }</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  {</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="comment">/* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank2_NAND)</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    {</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;      FSMC_Bank2-&gt;PCR2 &amp;= PCR_PBKEN_RESET;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    }</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    {</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;      FSMC_Bank3-&gt;PCR3 &amp;= PCR_PBKEN_RESET;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    }</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  }</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;}</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="keywordtype">void</span> FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;{</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  </div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE)</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  {</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="comment">/* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank2_NAND)</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    {</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;      FSMC_Bank2-&gt;PCR2 |= PCR_ECCEN_SET;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    }</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    {</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;      FSMC_Bank3-&gt;PCR3 |= PCR_ECCEN_SET;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    }</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  }</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  {</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="comment">/* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank2_NAND)</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    {</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;      FSMC_Bank2-&gt;PCR2 &amp;= PCR_ECCEN_RESET;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    }</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    {</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      FSMC_Bank3-&gt;PCR3 &amp;= PCR_ECCEN_RESET;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    }</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  }</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;}</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;uint32_t FSMC_GetECC(uint32_t FSMC_Bank)</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;{</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  uint32_t eccval = 0x00000000;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  </div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank2_NAND)</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  {</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="comment">/* Get the ECCR2 register value */</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    eccval = FSMC_Bank2-&gt;ECCR2;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  }</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  {</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="comment">/* Get the ECCR3 register value */</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    eccval = FSMC_Bank3-&gt;ECCR3;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  }</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="comment">/* Return the error correction code value */</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keywordflow">return</span>(eccval);</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;}</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="keywordtype">void</span> FSMC_PCCARDDeInit(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;{</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="comment">/* Set the FSMC_Bank4 registers to their reset values */</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  FSMC_Bank4-&gt;PCR4 = 0x00000018; </div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  FSMC_Bank4-&gt;SR4 = 0x00000000; </div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  FSMC_Bank4-&gt;PMEM4 = 0xFCFCFCFC;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  FSMC_Bank4-&gt;PATT4 = 0xFCFCFCFC;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  FSMC_Bank4-&gt;PIO4 = 0xFCFCFCFC;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;}</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="keywordtype">void</span> FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;{</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;   uint32_t tmppcr4 = 0, tmppmem4 = 0, tmppatt4 = 0, tmppio4 = 0;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  assert_param(IS_FSMC_WAIT_FEATURE(FSMC_PCCARDInitStruct-&gt;FSMC_Waitfeature));</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  assert_param(IS_FSMC_TCLR_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_TCLRSetupTime));</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  assert_param(IS_FSMC_TAR_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_TARSetupTime));</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160; </div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_SetupTime));</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_WaitSetupTime));</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HoldSetupTime));</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HiZSetupTime));</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  </div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_SetupTime));</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_WaitSetupTime));</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HoldSetupTime));</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HiZSetupTime));</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_SetupTime));</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_WaitSetupTime));</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_HoldSetupTime));</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_HiZSetupTime));</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  </div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="comment">/* Get PCCARD control register value */</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  tmppcr4 = FSMC_Bank4-&gt;PCR4;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  </div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="comment">/* Clear TAR, TCLR, PWAITEN and PWID bits */</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  tmppcr4 &amp;= ((uint32_t)~(FSMC_PCR4_TAR  | FSMC_PCR4_TCLR | FSMC_PCR4_PWAITEN | \</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                          FSMC_PCR4_PWID));</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;                       </div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="comment">/* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  tmppcr4 |= (uint32_t)FSMC_PCCARDInitStruct-&gt;FSMC_Waitfeature |</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;                       FSMC_MemoryDataWidth_16b |  </div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                       (FSMC_PCCARDInitStruct-&gt;FSMC_TCLRSetupTime &lt;&lt; 9) |</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                       (FSMC_PCCARDInitStruct-&gt;FSMC_TARSetupTime &lt;&lt; 13);</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  </div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  FSMC_Bank4-&gt;PCR4 = tmppcr4;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  </div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="comment">/* Get PCCARD common space timing register value */</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  tmppmem4 = FSMC_Bank4-&gt;PMEM4;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  </div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="comment">/* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  tmppmem4 &amp;= ((uint32_t)~(FSMC_PMEM4_MEMSET4  | FSMC_PMEM4_MEMWAIT4 | FSMC_PMEM4_MEMHOLD4 | \</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;                           FSMC_PMEM4_MEMHIZ4));</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;                       </div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="comment">/* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  tmppmem4 |= (uint32_t)FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_SetupTime |</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;                        (FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_WaitSetupTime &lt;&lt; 8) |</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                        (FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HoldSetupTime &lt;&lt; 16)|</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;                        (FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HiZSetupTime &lt;&lt; 24); </div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;   </div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  FSMC_Bank4-&gt;PMEM4 = tmppmem4;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  </div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="comment">/* Get PCCARD timing parameters */</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  tmppatt4 = FSMC_Bank4-&gt;PATT4;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="comment">/* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  tmppatt4 &amp;= ((uint32_t)~(FSMC_PATT4_ATTSET4  | FSMC_PATT4_ATTWAIT4 | FSMC_PATT4_ATTHOLD4 | \</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;                           FSMC_PATT4_ATTHIZ4));</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;                       </div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="comment">/* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  tmppatt4 |= (uint32_t)FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_SetupTime |</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;                        (FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_WaitSetupTime &lt;&lt; 8) |</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                        (FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HoldSetupTime &lt;&lt; 16)|</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                        (FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HiZSetupTime &lt;&lt; 24);  </div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;   </div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  FSMC_Bank4-&gt;PATT4 = tmppatt4;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="comment">/* Get FSMC_PCCARD device timing parameters */</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  tmppio4 = FSMC_Bank4-&gt;PIO4;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="comment">/* Clear IOSET4, IOWAIT4, IOHOLD4 and IOHIZ4 bits */</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  tmppio4 &amp;= ((uint32_t)~(FSMC_PIO4_IOSET4  | FSMC_PIO4_IOWAIT4 | FSMC_PIO4_IOHOLD4 | \</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;                          FSMC_PIO4_IOHIZ4));</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                       </div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="comment">/* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  tmppio4 |= (uint32_t)FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_SetupTime |</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;                       (FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_WaitSetupTime &lt;&lt; 8) |</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                       (FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_HoldSetupTime &lt;&lt; 16)|</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                       (FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_HiZSetupTime &lt;&lt; 24); </div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  </div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  FSMC_Bank4-&gt;PIO4 = tmppio4;                    </div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;}</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="keywordtype">void</span> FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;{</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <span class="comment">/* Reset PCCARD Init structure parameters values */</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  FSMC_PCCARDInitStruct-&gt;FSMC_Waitfeature = FSMC_Waitfeature_Disable;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  FSMC_PCCARDInitStruct-&gt;FSMC_TCLRSetupTime = 0x0;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  FSMC_PCCARDInitStruct-&gt;FSMC_TARSetupTime = 0x0;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_SetupTime = 0xFC;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_WaitSetupTime = 0xFC;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HoldSetupTime = 0xFC;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  FSMC_PCCARDInitStruct-&gt;FSMC_CommonSpaceTimingStruct-&gt;FSMC_HiZSetupTime = 0xFC;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_SetupTime = 0xFC;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_WaitSetupTime = 0xFC;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HoldSetupTime = 0xFC;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  FSMC_PCCARDInitStruct-&gt;FSMC_AttributeSpaceTimingStruct-&gt;FSMC_HiZSetupTime = 0xFC; </div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_SetupTime = 0xFC;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_WaitSetupTime = 0xFC;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_HoldSetupTime = 0xFC;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  FSMC_PCCARDInitStruct-&gt;FSMC_IOSpaceTimingStruct-&gt;FSMC_HiZSetupTime = 0xFC;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;}</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="keywordtype">void</span> FSMC_PCCARDCmd(FunctionalState NewState)</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;{</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  </div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE)</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  {</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="comment">/* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    FSMC_Bank4-&gt;PCR4 |= PCR_PBKEN_SET;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  }</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  {</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    <span class="comment">/* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    FSMC_Bank4-&gt;PCR4 &amp;= PCR_PBKEN_RESET;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  }</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;}</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="keywordtype">void</span> FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;{</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  assert_param(IS_FSMC_IT(FSMC_IT));    </div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  </div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE)</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  {</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="comment">/* Enable the selected FSMC_Bank2 interrupts */</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank2_NAND)</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    {</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;      FSMC_Bank2-&gt;SR2 |= FSMC_IT;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    }</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="comment">/* Enable the selected FSMC_Bank3 interrupts */</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FSMC_Bank == FSMC_Bank3_NAND)</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    {</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      FSMC_Bank3-&gt;SR3 |= FSMC_IT;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    }</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    <span class="comment">/* Enable the selected FSMC_Bank4 interrupts */</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    {</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;      FSMC_Bank4-&gt;SR4 |= FSMC_IT;    </div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    }</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  }</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  {</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <span class="comment">/* Disable the selected FSMC_Bank2 interrupts */</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank2_NAND)</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    {</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;      </div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;      FSMC_Bank2-&gt;SR2 &amp;= (uint32_t)~FSMC_IT;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    }</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="comment">/* Disable the selected FSMC_Bank3 interrupts */</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FSMC_Bank == FSMC_Bank3_NAND)</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    {</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;      FSMC_Bank3-&gt;SR3 &amp;= (uint32_t)~FSMC_IT;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    }</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <span class="comment">/* Disable the selected FSMC_Bank4 interrupts */</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    {</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;      FSMC_Bank4-&gt;SR4 &amp;= (uint32_t)~FSMC_IT;    </div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    }</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  }</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;}</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;{</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  FlagStatus bitstatus = RESET;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  uint32_t tmpsr = 0x00000000;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  </div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  </div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank2_NAND)</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  {</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    tmpsr = FSMC_Bank2-&gt;SR2;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  }  </div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank3_NAND)</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  {</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    tmpsr = FSMC_Bank3-&gt;SR3;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  }</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  {</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    tmpsr = FSMC_Bank4-&gt;SR4;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  } </div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  </div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="comment">/* Get the flag status */</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <span class="keywordflow">if</span> ((tmpsr &amp; FSMC_FLAG) != (uint16_t)RESET )</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  {</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    bitstatus = SET;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  }</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  {</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    bitstatus = RESET;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  }</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="comment">/* Return the flag status */</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;}</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="keywordtype">void</span> FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;{</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160; <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    </div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank2_NAND)</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  {</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    FSMC_Bank2-&gt;SR2 &amp;= ~FSMC_FLAG; </div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  }  </div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank3_NAND)</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  {</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    FSMC_Bank3-&gt;SR3 &amp;= ~FSMC_FLAG;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  }</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  {</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    FSMC_Bank4-&gt;SR4 &amp;= ~FSMC_FLAG;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  }</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;}</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;{</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  ITStatus bitstatus = RESET;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; </div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  </div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  assert_param(IS_FSMC_GET_IT(FSMC_IT));</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  </div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank2_NAND)</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  {</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    tmpsr = FSMC_Bank2-&gt;SR2;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  }  </div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank3_NAND)</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  {</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    tmpsr = FSMC_Bank3-&gt;SR3;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  }</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  {</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    tmpsr = FSMC_Bank4-&gt;SR4;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  } </div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  </div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  itstatus = tmpsr &amp; FSMC_IT;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  </div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  itenable = tmpsr &amp; (FSMC_IT &gt;&gt; 3);</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="keywordflow">if</span> ((itstatus != (uint32_t)RESET)  &amp;&amp; (itenable != (uint32_t)RESET))</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  {</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    bitstatus = SET;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  }</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  {</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    bitstatus = RESET;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  }</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="keywordflow">return</span> bitstatus; </div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;}</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="keywordtype">void</span> FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;{</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  assert_param(IS_FSMC_IT(FSMC_IT));</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    </div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank2_NAND)</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  {</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    FSMC_Bank2-&gt;SR2 &amp;= ~(FSMC_IT &gt;&gt; 3); </div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  }  </div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == FSMC_Bank3_NAND)</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  {</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    FSMC_Bank3-&gt;SR3 &amp;= ~(FSMC_IT &gt;&gt; 3);</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  }</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  {</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    FSMC_Bank4-&gt;SR4 &amp;= ~(FSMC_IT &gt;&gt; 3);</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  }</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;}</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="a00522_html"><div class="ttname"><a href="a00522.html">stm32f4xx_fsmc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the FSMC firmware library. </div></div>
<div class="ttc" id="a00544_html"><div class="ttname"><a href="a00544.html">stm32f4xx_rcc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the RCC firmware library. </div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_8a15977b2d9dc57cb351421694cd4a5d.html">StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="dir_e20de90c3220761f1a578897bad51448.html">src</a></li><li class="navelem"><a class="el" href="a00521.html">stm32f4xx_fsmc.c</a></li>
    <li class="footer">Generated on Fri Feb 10 2017 02:37:42 for XY-GalvoScanner by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
