$date
	Mon Oct 27 14:11:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_PC $end
$var wire 4 ! alu_control [3:0] $end
$var reg 2 " ALUOp [1:0] $end
$var reg 6 # funct [5:0] $end
$scope module dut $end
$var wire 2 $ ALUOp [1:0] $end
$var wire 6 % funct [5:0] $end
$var reg 4 & alu_control [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b10 !
b10 &
b100000 #
b100000 %
b10 "
b10 $
#20
b110 !
b110 &
b100100 #
b100100 %
#30
b1000 !
b1000 &
b100001 #
b100001 %
#40
b1001 !
b1001 &
b100010 #
b100010 %
#50
b1 !
b1 &
b100011 #
b100011 %
#60
b0 !
b0 &
b111111 #
b111111 %
#70
