<div id="pf1eb" class="pf w0 h0" data-page-no="1eb"><div class="pc pc1eb w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1eb.png"/><div class="t m0 xaa h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 28-75.<span class="_ _1a"> </span>Typical conversion time (continued)</div><div class="t m0 x2e h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws3a1">Variable Time</div><div class="t m0 x2 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws3a2">AverageNum 1</div><div class="t m0 xfb h7 y2f5 ff2 fs4 fc0 sc0 ls0 ws0">BCT<span class="_ _218"> </span>20 ADCK cycles</div><div class="t m0 x8e h7 y2f6 ff2 fs4 fc0 sc0 ls0 ws3a3">LSTAdder 0</div><div class="t m0 x8e h7 y2f7 ff2 fs4 fc0 sc0 ls0 ws3a4">HSCAdder 0</div><div class="t m0 x9 hf y20e9 ff3 fs5 fc0 sc0 ls0 ws0">The resulting conversion time is generated using the parameters listed in the preceding</div><div class="t m0 x9 hf y2b55 ff3 fs5 fc0 sc0 ls0 ws0">table. Therefore, for a bus clock and an ADCK frequency equal to 8 MHz, the resulting</div><div class="t m0 x9 hf y2b56 ff3 fs5 fc0 sc0 ls0 ws0">conversion time is 3.75 µs.</div><div class="t m0 x9 h8 y2b57 ff1 fs5 fc0 sc0 ls0 ws0">28.4.4.6.2<span class="_ _b"> </span>Long conversion time configuration</div><div class="t m0 x9 hf y2b58 ff3 fs5 fc0 sc0 ls0 ws0">A configuration for long ADC conversion is:</div><div class="t m0 x33 hf y2b59 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>16-bit differential mode with the bus clock selected as the input clock source</div><div class="t m0 x33 hf y2b5a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The input clock divide-by-8 ratio selected</div><div class="t m0 x33 hf y2b5b ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Bus frequency of 8 MHz</div><div class="t m0 x33 hf y2807 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Long sample time enabled</div><div class="t m0 x33 hf y2808 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Configured for longest adder</div><div class="t m0 x33 hf y2809 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>High-speed conversion disabled</div><div class="t m0 x33 hf y280a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Average enabled for 32 conversions</div><div class="t m0 x9 hf y2b5c ff3 fs5 fc0 sc0 ls0 ws0">The conversion time for this conversion is calculated by using the <span class="fc1">Figure 28-62</span>, and the</div><div class="t m0 x9 hf y2b5d ff3 fs5 fc0 sc0 ls0 ws0">information provided in <span class="fc1">Table 28-70</span> through <span class="fc1">Table 28-74</span>. The following table lists the</div><div class="t m0 x9 hf y2b5e ff3 fs5 fc0 sc0 ls0 ws0">variables of the <span class="fc1">Figure 28-62</span>.</div><div class="t m0 x13f h9 y2b5f ff1 fs2 fc0 sc0 ls0 ws0">Table 28-76.<span class="_ _1a"> </span>Typical conversion time</div><div class="t m0 x2e h10 y2b60 ff1 fs4 fc0 sc0 ls0 ws3a1">Variable Time</div><div class="t m0 x8e h7 y2b61 ff2 fs4 fc0 sc0 ls0 ws0">SFCAdder<span class="_ _193"> </span>3 ADCK cycles + 5 bus clock cycles</div><div class="t m0 x2 h7 y2b62 ff2 fs4 fc0 sc0 ls0 ws3a5">AverageNum 32</div><div class="t m0 xfb h7 y2b63 ff2 fs4 fc0 sc0 ls0 ws0">BCT<span class="_ _218"> </span>34 ADCK cycles</div><div class="t m0 x8e h7 y2b64 ff2 fs4 fc0 sc0 ls0 ws0">LSTAdder<span class="_ _127"> </span>20 ADCK cycles</div><div class="t m0 x8e h7 y17f0 ff2 fs4 fc0 sc0 ls0 ws3a4">HSCAdder 0</div><div class="t m0 x9 hf y2b65 ff3 fs5 fc0 sc0 ls0 ws0">The resulting conversion time is generated using the parameters listed in the preceding</div><div class="t m0 x9 hf y2b66 ff3 fs5 fc0 sc0 ls0 ws0">table. Therefore, for bus clock equal to 8 MHz and ADCK equal to 1 MHz, the resulting</div><div class="t m0 x9 hf y2b67 ff3 fs5 fc0 sc0 ls0 ws0">conversion time is 57.625 µs, that is, AverageNum. This results in a total conversion time</div><div class="t m0 x9 hf y2b68 ff3 fs5 fc0 sc0 ls0 ws0">of 1.844 ms.</div><div class="t m0 x9 h8 y2b69 ff1 fs5 fc0 sc0 ls0 ws0">28.4.4.6.3<span class="_ _b"> </span>Short conversion time configuration</div><div class="t m0 x9 hf y2b6a ff3 fs5 fc0 sc0 ls0 ws0">A configuration for short ADC conversion is:</div><div class="t m0 x61 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 28 Analog-to-Digital Converter (ADC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>491</div><a class="l" href="#pf1e9" data-dest-detail='[489,"XYZ",null,680.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:426.120000px;bottom:359.200000px;width:72.716000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1e9" data-dest-detail='[489,"XYZ",null,627.101,null]'><div class="d m1" style="border-style:none;position:absolute;left:191.270000px;bottom:343.200000px;width:68.040000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1ea" data-dest-detail='[490,"XYZ",null,572.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:309.864000px;bottom:343.200000px;width:68.040000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1e9" data-dest-detail='[489,"XYZ",null,680.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:143.810000px;bottom:327.200000px;width:72.716000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
