#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Mar 26 21:17:11 2022
# Process ID: 20916
# Current directory: C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/hls_xfft2real/xsim_script.tcl}
# Log file: C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/xsim.log
# Journal file: C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog\xsim.jou
# Running On: DESKTOP-JELOSF8, OS: Windows, CPU Frequency: 3610 MHz, CPU Physical cores: 12, Host memory: 34088 MB
#-----------------------------------------------------------
source xsim.dir/hls_xfft2real/xsim_script.tcl
# xsim {hls_xfft2real} -view {{hls_xfft2real_dataflow_ana.wcfg}} -tclbatch {hls_xfft2real.tcl} -protoinst {hls_xfft2real.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file hls_xfft2real.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real//AESL_inst_hls_xfft2real_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/Loop_realfft_be_buffer_proc1_U0/Loop_realfft_be_buffer_proc1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/Loop_realfft_be_descramble_proc2_U0/Loop_realfft_be_descramble_proc2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/Loop_realfft_be_rev_real_hi_proc3_U0/Loop_realfft_be_rev_real_hi_proc3_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/Loop_realfft_be_stream_output_proc4_U0/Loop_realfft_be_stream_output_proc4_U0_activity
Time resolution is 1 ps
open_wave_config hls_xfft2real_dataflow_ana.wcfg
source hls_xfft2real.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/dout_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/dout_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/dout_TDATA -into $return_group -radix hex
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/din_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/din_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/din_TDATA -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_start -into $blocksiggroup
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_done -into $blocksiggroup
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_ready -into $blocksiggroup
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_hls_xfft2real_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_xfft2real_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_xfft2real_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_xfft2real_top/LENGTH_din -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_xfft2real_top/LENGTH_dout -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_hls_xfft2real_top/dout_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/dout_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/dout_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_hls_xfft2real_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_hls_xfft2real_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_hls_xfft2real_top/din_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/din_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/din_TDATA -into $tb_return_group -radix hex
## save_wave_config hls_xfft2real.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 32 [0.00%] @ "110000"
// RTL Simulation : 1 / 32 [41.02%] @ "4318000"
// RTL Simulation : 2 / 32 [41.02%] @ "6366000"
// RTL Simulation : 3 / 32 [41.02%] @ "8414000"
// RTL Simulation : 4 / 32 [41.02%] @ "10462000"
// RTL Simulation : 5 / 32 [41.02%] @ "12510000"
// RTL Simulation : 6 / 32 [41.02%] @ "14558000"
// RTL Simulation : 7 / 32 [41.02%] @ "16606000"
// RTL Simulation : 8 / 32 [41.02%] @ "18654000"
// RTL Simulation : 9 / 32 [41.02%] @ "20702000"
// RTL Simulation : 10 / 32 [41.02%] @ "22750000"
// RTL Simulation : 11 / 32 [41.02%] @ "24798000"
// RTL Simulation : 12 / 32 [41.02%] @ "26846000"
// RTL Simulation : 13 / 32 [41.02%] @ "28894000"
// RTL Simulation : 14 / 32 [41.02%] @ "30942000"
// RTL Simulation : 15 / 32 [41.02%] @ "32990000"
// RTL Simulation : 16 / 32 [41.02%] @ "35038000"
// RTL Simulation : 17 / 32 [41.02%] @ "37086000"
// RTL Simulation : 18 / 32 [41.02%] @ "39134000"
// RTL Simulation : 19 / 32 [41.02%] @ "41182000"
// RTL Simulation : 20 / 32 [41.02%] @ "43230000"
// RTL Simulation : 21 / 32 [41.02%] @ "45278000"
// RTL Simulation : 22 / 32 [41.02%] @ "47326000"
// RTL Simulation : 23 / 32 [41.02%] @ "49374000"
// RTL Simulation : 24 / 32 [41.02%] @ "51422000"
// RTL Simulation : 25 / 32 [41.02%] @ "53470000"
// RTL Simulation : 26 / 32 [41.02%] @ "55518000"
// RTL Simulation : 27 / 32 [41.02%] @ "57566000"
// RTL Simulation : 28 / 32 [41.02%] @ "59614000"
// RTL Simulation : 29 / 32 [41.02%] @ "61662000"
// RTL Simulation : 30 / 32 [41.02%] @ "63710000"
// RTL Simulation : 31 / 32 [41.02%] @ "65758000"
// RTL Simulation : 32 / 32 [100.00%] @ "67806000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 67830 ns : File "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real.autotb.v" Line 250
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1217.148 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Sat Mar 26 21:17:19 2022...
