Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/JARVIS/Dropbox/ORGANWSH/Lab1/A/ALU/ALUTestBravo_isim_beh.exe -prj C:/Users/JARVIS/Dropbox/ORGANWSH/Lab1/A/ALU/ALUTestBravo_beh.prj work.ALUTestBravo 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/JARVIS/Dropbox/ORGANWSH/Lab1/A/ALU/SUB32BIT.vhd" into library work
Parsing VHDL file "C:/Users/JARVIS/Dropbox/ORGANWSH/Lab1/A/ALU/SRLO.vhd" into library work
Parsing VHDL file "C:/Users/JARVIS/Dropbox/ORGANWSH/Lab1/A/ALU/SRAO.vhd" into library work
Parsing VHDL file "C:/Users/JARVIS/Dropbox/ORGANWSH/Lab1/A/ALU/SLLO.vhd" into library work
Parsing VHDL file "C:/Users/JARVIS/Dropbox/ORGANWSH/Lab1/A/ALU/ROTR.vhd" into library work
Parsing VHDL file "C:/Users/JARVIS/Dropbox/ORGANWSH/Lab1/A/ALU/ROTL.vhd" into library work
Parsing VHDL file "C:/Users/JARVIS/Dropbox/ORGANWSH/Lab1/A/ALU/ADD32BIT.vhd" into library work
Parsing VHDL file "C:/Users/JARVIS/Dropbox/ORGANWSH/Lab1/A/ALU/ALU.vhd" into library work
Parsing VHDL file "C:/Users/JARVIS/Dropbox/ORGANWSH/Lab1/A/ALU/ALUTestBravo.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package attributes
Compiling package std_logic_misc
Compiling package numeric_std
Compiling architecture behavioral of entity ADD32BIT [add32bit_default]
Compiling architecture behavioral of entity SUB32BIT [sub32bit_default]
Compiling architecture behavioral of entity ROTL [rotl_default]
Compiling architecture behavioral of entity ROTR [rotr_default]
Compiling architecture behavioral of entity SLLO [sllo_default]
Compiling architecture behavioral of entity SRAO [srao_default]
Compiling architecture behavioral of entity SRLO [srlo_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity alutestbravo
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 24 VHDL Units
Built simulation executable C:/Users/JARVIS/Dropbox/ORGANWSH/Lab1/A/ALU/ALUTestBravo_isim_beh.exe
Fuse Memory Usage: 38280 KB
Fuse CPU Usage: 749 ms
