// Seed: 2016359560
module module_0 ();
  assign id_1[1] = id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output tri0 id_2
);
  uwire id_4 = (id_1);
  wire  id_5;
  specify
    (id_6 => id_7) = (1, id_7);
    (posedge id_8 => (id_9 +: 1)) = (1'b0, 1);
  endspecify module_0();
endmodule
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wire id_5,
    input tri id_6,
    output wire id_7,
    input tri id_8
    , id_16,
    input uwire id_9,
    input wire id_10,
    input wor id_11,
    input uwire id_12
    , id_17,
    output wor id_13,
    output uwire id_14,
    id_18 id_19
);
  always @(1'd0) begin
    wait (id_3);
  end
  tri0 module_2 = 1 || 1 || "";
  wire id_20 = id_17;
  module_0();
  assign id_18 = {1'd0{-id_9}};
endmodule
