rc file Version 1.0

[Design]
COMPILE_PATH=/home/vlsi/VLSI_Projects/RISC-V_Single_cycle/Front_end
VCS_HOME=/home/vlsi/Synopsys/Synopsys_install/Vcs/vcs/W-2024.09-SP2
VERDI_HOME=/home/vlsi/Synopsys/Synopsys_install/Verdi/verdi/X-2025.06-1
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=uvm_custom_install_recording uvm_custom_install_verdi_recording top_tb 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a

[CompInfo]
FLOW_OPTS=-ssv -ssy 
