/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module EdgeCaptureRegister(clk, reset, in, out);
  input clk;
  wire clk;
  input reset;
  wire reset;
  input [31:0] in;
  wire [31:0] in;
  output [31:0] out;
  reg [31:0] out;
  wire [31:0] _000_;
  wire [31:0] _001_;
  wire [31:0] _002_;
  reg [31:0] previous_state;
  always @(posedge clk)
    if (reset) out[14] <= 1'h0;
    else out[14] <= _002_[14];
  always @(posedge clk)
    if (reset) out[15] <= 1'h0;
    else out[15] <= _002_[15];
  always @(posedge clk)
    if (reset) out[16] <= 1'h0;
    else out[16] <= _002_[16];
  always @(posedge clk)
    if (reset) out[17] <= 1'h0;
    else out[17] <= _002_[17];
  always @(posedge clk)
    if (reset) out[18] <= 1'h0;
    else out[18] <= _002_[18];
  always @(posedge clk)
    if (reset) out[19] <= 1'h0;
    else out[19] <= _002_[19];
  always @(posedge clk)
    if (reset) out[20] <= 1'h0;
    else out[20] <= _002_[20];
  always @(posedge clk)
    if (reset) out[21] <= 1'h0;
    else out[21] <= _002_[21];
  always @(posedge clk)
    if (reset) out[22] <= 1'h0;
    else out[22] <= _002_[22];
  always @(posedge clk)
    if (reset) out[23] <= 1'h0;
    else out[23] <= _002_[23];
  always @(posedge clk)
    if (reset) out[24] <= 1'h0;
    else out[24] <= _002_[24];
  always @(posedge clk)
    if (reset) out[25] <= 1'h0;
    else out[25] <= _002_[25];
  always @(posedge clk)
    if (reset) out[26] <= 1'h0;
    else out[26] <= _002_[26];
  always @(posedge clk)
    if (reset) out[27] <= 1'h0;
    else out[27] <= _002_[27];
  always @(posedge clk)
    if (reset) out[28] <= 1'h0;
    else out[28] <= _002_[28];
  always @(posedge clk)
    if (reset) out[29] <= 1'h0;
    else out[29] <= _002_[29];
  always @(posedge clk)
    if (reset) out[30] <= 1'h0;
    else out[30] <= _002_[30];
  always @(posedge clk)
    if (reset) out[31] <= 1'h0;
    else out[31] <= _002_[31];
  always @(posedge clk)
    previous_state[0] <= in[0];
  always @(posedge clk)
    previous_state[1] <= in[1];
  always @(posedge clk)
    previous_state[2] <= in[2];
  always @(posedge clk)
    previous_state[3] <= in[3];
  always @(posedge clk)
    previous_state[4] <= in[4];
  always @(posedge clk)
    previous_state[5] <= in[5];
  always @(posedge clk)
    previous_state[6] <= in[6];
  always @(posedge clk)
    previous_state[7] <= in[7];
  always @(posedge clk)
    previous_state[8] <= in[8];
  always @(posedge clk)
    previous_state[9] <= in[9];
  always @(posedge clk)
    previous_state[10] <= in[10];
  always @(posedge clk)
    previous_state[11] <= in[11];
  always @(posedge clk)
    previous_state[12] <= in[12];
  always @(posedge clk)
    previous_state[13] <= in[13];
  always @(posedge clk)
    previous_state[14] <= in[14];
  always @(posedge clk)
    previous_state[15] <= in[15];
  always @(posedge clk)
    previous_state[16] <= in[16];
  always @(posedge clk)
    previous_state[17] <= in[17];
  always @(posedge clk)
    previous_state[18] <= in[18];
  always @(posedge clk)
    previous_state[19] <= in[19];
  always @(posedge clk)
    previous_state[20] <= in[20];
  always @(posedge clk)
    previous_state[21] <= in[21];
  always @(posedge clk)
    previous_state[22] <= in[22];
  always @(posedge clk)
    previous_state[23] <= in[23];
  always @(posedge clk)
    previous_state[24] <= in[24];
  always @(posedge clk)
    previous_state[25] <= in[25];
  always @(posedge clk)
    previous_state[26] <= in[26];
  always @(posedge clk)
    previous_state[27] <= in[27];
  always @(posedge clk)
    previous_state[28] <= in[28];
  always @(posedge clk)
    previous_state[29] <= in[29];
  always @(posedge clk)
    previous_state[30] <= in[30];
  always @(posedge clk)
    previous_state[31] <= in[31];
  always @(posedge clk)
    if (reset) out[0] <= 1'h0;
    else out[0] <= _002_[0];
  always @(posedge clk)
    if (reset) out[1] <= 1'h0;
    else out[1] <= _002_[1];
  always @(posedge clk)
    if (reset) out[2] <= 1'h0;
    else out[2] <= _002_[2];
  always @(posedge clk)
    if (reset) out[3] <= 1'h0;
    else out[3] <= _002_[3];
  always @(posedge clk)
    if (reset) out[4] <= 1'h0;
    else out[4] <= _002_[4];
  always @(posedge clk)
    if (reset) out[5] <= 1'h0;
    else out[5] <= _002_[5];
  always @(posedge clk)
    if (reset) out[6] <= 1'h0;
    else out[6] <= _002_[6];
  always @(posedge clk)
    if (reset) out[7] <= 1'h0;
    else out[7] <= _002_[7];
  always @(posedge clk)
    if (reset) out[8] <= 1'h0;
    else out[8] <= _002_[8];
  always @(posedge clk)
    if (reset) out[9] <= 1'h0;
    else out[9] <= _002_[9];
  always @(posedge clk)
    if (reset) out[10] <= 1'h0;
    else out[10] <= _002_[10];
  always @(posedge clk)
    if (reset) out[11] <= 1'h0;
    else out[11] <= _002_[11];
  always @(posedge clk)
    if (reset) out[12] <= 1'h0;
    else out[12] <= _002_[12];
  always @(posedge clk)
    if (reset) out[13] <= 1'h0;
    else out[13] <= _002_[13];
  assign _000_[0] = _001_[0] & previous_state[0];
  assign _000_[1] = _001_[1] & previous_state[1];
  assign _000_[2] = _001_[2] & previous_state[2];
  assign _000_[3] = _001_[3] & previous_state[3];
  assign _000_[4] = _001_[4] & previous_state[4];
  assign _000_[5] = _001_[5] & previous_state[5];
  assign _000_[6] = _001_[6] & previous_state[6];
  assign _000_[7] = _001_[7] & previous_state[7];
  assign _000_[8] = _001_[8] & previous_state[8];
  assign _000_[9] = _001_[9] & previous_state[9];
  assign _000_[10] = _001_[10] & previous_state[10];
  assign _000_[11] = _001_[11] & previous_state[11];
  assign _000_[12] = _001_[12] & previous_state[12];
  assign _000_[13] = _001_[13] & previous_state[13];
  assign _000_[14] = _001_[14] & previous_state[14];
  assign _000_[15] = _001_[15] & previous_state[15];
  assign _000_[16] = _001_[16] & previous_state[16];
  assign _000_[17] = _001_[17] & previous_state[17];
  assign _000_[18] = _001_[18] & previous_state[18];
  assign _000_[19] = _001_[19] & previous_state[19];
  assign _000_[20] = _001_[20] & previous_state[20];
  assign _000_[21] = _001_[21] & previous_state[21];
  assign _000_[22] = _001_[22] & previous_state[22];
  assign _000_[23] = _001_[23] & previous_state[23];
  assign _000_[24] = _001_[24] & previous_state[24];
  assign _000_[25] = _001_[25] & previous_state[25];
  assign _000_[26] = _001_[26] & previous_state[26];
  assign _000_[27] = _001_[27] & previous_state[27];
  assign _000_[28] = _001_[28] & previous_state[28];
  assign _000_[29] = _001_[29] & previous_state[29];
  assign _000_[30] = _001_[30] & previous_state[30];
  assign _000_[31] = _001_[31] & previous_state[31];
  assign _002_[0] = out[0] | _000_[0];
  assign _002_[1] = out[1] | _000_[1];
  assign _002_[2] = out[2] | _000_[2];
  assign _002_[3] = out[3] | _000_[3];
  assign _002_[4] = out[4] | _000_[4];
  assign _002_[5] = out[5] | _000_[5];
  assign _002_[6] = out[6] | _000_[6];
  assign _002_[7] = out[7] | _000_[7];
  assign _002_[8] = out[8] | _000_[8];
  assign _002_[9] = out[9] | _000_[9];
  assign _002_[10] = out[10] | _000_[10];
  assign _002_[11] = out[11] | _000_[11];
  assign _002_[12] = out[12] | _000_[12];
  assign _002_[13] = out[13] | _000_[13];
  assign _002_[14] = out[14] | _000_[14];
  assign _002_[15] = out[15] | _000_[15];
  assign _002_[16] = out[16] | _000_[16];
  assign _002_[17] = out[17] | _000_[17];
  assign _002_[18] = out[18] | _000_[18];
  assign _002_[19] = out[19] | _000_[19];
  assign _002_[20] = out[20] | _000_[20];
  assign _002_[21] = out[21] | _000_[21];
  assign _002_[22] = out[22] | _000_[22];
  assign _002_[23] = out[23] | _000_[23];
  assign _002_[24] = out[24] | _000_[24];
  assign _002_[25] = out[25] | _000_[25];
  assign _002_[26] = out[26] | _000_[26];
  assign _002_[27] = out[27] | _000_[27];
  assign _002_[28] = out[28] | _000_[28];
  assign _002_[29] = out[29] | _000_[29];
  assign _002_[30] = out[30] | _000_[30];
  assign _002_[31] = out[31] | _000_[31];
  assign _001_[0] = ~in[0];
  assign _001_[1] = ~in[1];
  assign _001_[2] = ~in[2];
  assign _001_[3] = ~in[3];
  assign _001_[4] = ~in[4];
  assign _001_[5] = ~in[5];
  assign _001_[6] = ~in[6];
  assign _001_[7] = ~in[7];
  assign _001_[8] = ~in[8];
  assign _001_[9] = ~in[9];
  assign _001_[10] = ~in[10];
  assign _001_[11] = ~in[11];
  assign _001_[12] = ~in[12];
  assign _001_[13] = ~in[13];
  assign _001_[14] = ~in[14];
  assign _001_[15] = ~in[15];
  assign _001_[16] = ~in[16];
  assign _001_[17] = ~in[17];
  assign _001_[18] = ~in[18];
  assign _001_[19] = ~in[19];
  assign _001_[20] = ~in[20];
  assign _001_[21] = ~in[21];
  assign _001_[22] = ~in[22];
  assign _001_[23] = ~in[23];
  assign _001_[24] = ~in[24];
  assign _001_[25] = ~in[25];
  assign _001_[26] = ~in[26];
  assign _001_[27] = ~in[27];
  assign _001_[28] = ~in[28];
  assign _001_[29] = ~in[29];
  assign _001_[30] = ~in[30];
  assign _001_[31] = ~in[31];
endmodule
