
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126782                       # Number of seconds simulated
sim_ticks                                126782472551                       # Number of ticks simulated
final_tick                               1268417808182                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121300                       # Simulator instruction rate (inst/s)
host_op_rate                                   155238                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3288136                       # Simulator tick rate (ticks/s)
host_mem_usage                               16933396                       # Number of bytes of host memory used
host_seconds                                 38557.55                       # Real time elapsed on the host
sim_insts                                  4677036406                       # Number of instructions simulated
sim_ops                                    5985597490                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1847680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2744320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       602496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1254528                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6456576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1980416                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1980416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14435                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        21440                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4707                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9801                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 50442                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15472                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15472                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14134                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14573623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13125                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21645894                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        20192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4752203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        12115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9895122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                50926409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14134                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13125                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        20192                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        12115                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              59567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15620582                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15620582                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15620582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14134                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14573623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13125                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21645894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        20192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4752203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        12115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9895122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               66546991                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               152199848                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22313652                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19555298                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741870                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11058043                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10778064                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1554372                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54440                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117703949                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124019941                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22313652                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12332436                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25239450                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5699290                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2137894                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13415331                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095543                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149028521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.946738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.315865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123789071     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271265      0.85%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2329676      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946563      1.31%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3566726      2.39%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3864728      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          845363      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663040      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10752089      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149028521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146608                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.814849                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116762636                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3271532                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25026858                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25439                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3942048                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398620                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139997402                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3942048                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117233941                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1625373                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       795511                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24569314                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       862327                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139011807                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90061                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       525819                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184613487                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630748332                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630748332                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35717276                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19866                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9945                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2712061                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23145283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4491557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81665                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001927                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137394516                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19867                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129061653                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103643                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22840955                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49015704                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149028521                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866020                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477494                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95295596     63.94%     63.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21900828     14.70%     78.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10985016      7.37%     86.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7197903      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7509281      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3879200      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1743339      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       434938      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82420      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149028521                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323561     59.69%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137888     25.44%     85.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80610     14.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101891146     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082114      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21620003     16.75%     96.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4458469      3.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129061653                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.847975                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             542059                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004200                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407797525                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160255648                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126139404                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129603712                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241344                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4215212                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       138202                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3942048                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1114201                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52262                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137414383                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50396                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23145283                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4491557                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9945                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34226                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          197                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          310                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       839872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037320                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1877192                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127674249                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21285972                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1387400                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25744247                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19664587                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4458275                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.838859                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126252348                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126139404                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72855195                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173008107                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.828775                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421109                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23803742                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746644                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145086473                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783061                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659234                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102879541     70.91%     70.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16387316     11.29%     82.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11835976      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648697      1.83%     92.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013930      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1068932      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4454616      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901566      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1895899      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145086473                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1895899                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280605905                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278772801                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3171327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.521998                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.521998                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.657031                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.657031                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590620182                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165725205                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146798319                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               152199848                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24888087                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20167442                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2153291                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10111068                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9562045                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2659909                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95941                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108526771                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             136997138                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24888087                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12221954                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29926095                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6991593                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3700180                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12663764                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1736309                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    146943261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.552362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117017166     79.63%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2805213      1.91%     81.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2150527      1.46%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5275094      3.59%     86.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1191505      0.81%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1699142      1.16%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1292448      0.88%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          808706      0.55%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14703460     10.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    146943261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.163522                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.900114                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107247892                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5367243                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29463728                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       118576                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4745817                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4296783                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44411                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     165223417                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84147                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4745817                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108159098                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1467590                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2338852                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28661394                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1570505                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     163513526                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        23767                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        289023                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       642189                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       180025                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    229731291                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    761576892                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    761576892                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181445479                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48285803                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39981                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22408                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5316023                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15762103                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7704919                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       129460                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1712285                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         160655409                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39961                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149261392                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201793                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29271607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63359086                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4813                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    146943261                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015776                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.563940                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84420487     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26276516     17.88%     75.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12284750      8.36%     83.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8993913      6.12%     89.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7998858      5.44%     95.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3178682      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3143826      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       487993      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       158236      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    146943261                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         598143     68.84%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        119707     13.78%     82.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       151008     17.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125275066     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2244320      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17572      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14095253      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7629181      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149261392                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.980693                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             868858                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005821                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    446536696                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    189967421                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145511187                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150130250                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       367776                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3822134                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1018                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          444                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238047                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4745817                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         908523                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98034                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    160695370                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        48336                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15762103                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7704919                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22387                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         85320                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          444                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1170694                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1226752                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2397446                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146580937                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13548295                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2680455                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21175693                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20822079                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7627398                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.963082                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145702149                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145511187                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87281275                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241737179                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.956053                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361059                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106294034                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130537216                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30160187                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2156700                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142197444                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.918000                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.691734                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88655020     62.35%     62.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25049392     17.62%     79.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11037544      7.76%     87.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5793297      4.07%     91.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4606640      3.24%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1660639      1.17%     96.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1402280      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1051646      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2940986      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142197444                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106294034                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130537216                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19406841                       # Number of memory references committed
system.switch_cpus1.commit.loads             11939969                       # Number of loads committed
system.switch_cpus1.commit.membars              17574                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18755256                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117618765                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2657248                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2940986                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           299953861                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          326140897                       # The number of ROB writes
system.switch_cpus1.timesIdled                  75312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5256587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106294034                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130537216                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106294034                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.431876                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.431876                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.698385                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.698385                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       660966014                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202686462                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      154609896                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35148                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               152199848                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25530564                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20915910                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2168828                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10481311                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10106635                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2615406                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99975                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    113466174                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             137098123                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25530564                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12722041                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29703567                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6469903                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4199917                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13271889                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1693414                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    151651983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.105924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.530677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       121948416     80.41%     80.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2395865      1.58%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4079279      2.69%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2365122      1.56%     86.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1854576      1.22%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1634622      1.08%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1002350      0.66%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2513698      1.66%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13858055      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    151651983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167744                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.900777                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       112750776                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5466992                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29074232                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        78071                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4281900                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4182501                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          428                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     165206858                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2410                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4281900                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       113320953                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         651854                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3839794                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28563523                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       993948                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164083466                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        101580                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       574772                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    231639716                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    763375091                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    763375091                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    185673594                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45966093                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36904                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18480                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2889894                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15231336                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7801768                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82025                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1821210                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         158706310                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36904                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149088808                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        94556                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23454257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51880429                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    151651983                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.983098                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.545389                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     90794072     59.87%     59.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23348754     15.40%     75.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12628523      8.33%     83.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9327918      6.15%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9088362      5.99%     95.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3370563      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2556782      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       343773      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       193236      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    151651983                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         133561     28.13%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            10      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        177363     37.36%     65.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       163835     34.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125819004     84.39%     84.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2021853      1.36%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18424      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13456949      9.03%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7772578      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149088808                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.979560                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             474769                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003184                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    450398921                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182197861                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145915794                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149563577                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       307000                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3150816                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          392                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       125487                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4281900                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         435397                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        58724                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    158743214                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       828520                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15231336                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7801768                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18480                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         47578                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          392                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1251765                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1146269                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2398034                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146770201                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13122290                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2318604                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20894562                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20765290                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7772272                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.964326                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145915905                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145915794                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86273967                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        238880992                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.958712                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361159                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107982266                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133099892                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25643606                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36848                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2186883                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    147370083                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.903168                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.712815                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     93557968     63.49%     63.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25921365     17.59%     81.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10144225      6.88%     87.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5342426      3.63%     91.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4538680      3.08%     94.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2191858      1.49%     96.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1024326      0.70%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1591047      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3058188      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    147370083                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107982266                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133099892                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19756796                       # Number of memory references committed
system.switch_cpus2.commit.loads             12080518                       # Number of loads committed
system.switch_cpus2.commit.membars              18424                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19305190                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        119824778                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2750475                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3058188                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           303055393                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          321770675                       # The number of ROB writes
system.switch_cpus2.timesIdled                  25474                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 547865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107982266                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133099892                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107982266                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.409489                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.409489                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709477                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709477                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       660104415                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203686285                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      154314358                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36848                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               152199848                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23404102                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19293937                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2085701                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9614969                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8981054                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2454682                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92020                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    113978182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             128546465                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23404102                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11435736                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26874128                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6176738                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3872590                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13223859                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1726261                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    148781073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.060856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.481129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       121906945     81.94%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1402830      0.94%     82.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1985116      1.33%     84.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2593776      1.74%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2910941      1.96%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2164195      1.45%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1247159      0.84%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1827695      1.23%     91.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12742416      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    148781073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.153772                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.844590                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       112720654                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5549341                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26393343                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        61792                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4055942                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3737849                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     155111039                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1277                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4055942                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       113505080                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1124138                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3024395                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25673729                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1397788                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     154075093                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1001                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        282122                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       577747                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          849                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    214857797                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    719814059                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    719814059                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175552878                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39304869                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40702                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23565                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4226118                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14638071                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7606020                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       125737                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1654225                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         149737433                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40673                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        140126371                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27395                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21549730                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50839808                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6397                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    148781073                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.941829                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.503784                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89480358     60.14%     60.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23887289     16.06%     76.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13235991      8.90%     85.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8527965      5.73%     90.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7829148      5.26%     96.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3119470      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1898243      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       541067      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       261542      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    148781073                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67034     22.66%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         98813     33.41%     56.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129922     43.93%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    117642442     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2138603      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17137      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12780101      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7548088      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     140126371                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.920674                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             295769                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002111                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    429356979                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    171328182                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    137453107                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     140422140                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       342530                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3053375                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       181223                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          151                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4055942                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         854886                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       114231                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    149778106                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1442769                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14638071                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7606020                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23535                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         87219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          346                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1226536                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1176709                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2403245                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    138234473                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12606941                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1891898                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20153621                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19373680                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7546680                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.908243                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             137453381                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            137453107                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80517609                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        218714834                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.903109                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368140                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102815087                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126363296                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23424492                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34276                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2119908                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144725131                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.873126                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.681143                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93502365     64.61%     64.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24628335     17.02%     81.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9674407      6.68%     88.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4975384      3.44%     91.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4343731      3.00%     94.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2086433      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1805809      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       851284      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2857383      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144725131                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102815087                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126363296                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19009485                       # Number of memory references committed
system.switch_cpus3.commit.loads             11584691                       # Number of loads committed
system.switch_cpus3.commit.membars              17138                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18124130                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113898601                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2578348                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2857383                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           291655536                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          303631598                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3418775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102815087                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126363296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102815087                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.480326                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.480326                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.675527                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.675527                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       622892734                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      190700797                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      145301625                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34276                       # number of misc regfile writes
system.l20.replacements                         14449                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          213236                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22641                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.418135                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          185.256884                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.400644                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5144.684658                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2855.657814                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022614                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000781                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.628013                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.348591                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35129                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35129                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9349                       # number of Writeback hits
system.l20.Writeback_hits::total                 9349                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35129                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35129                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35129                       # number of overall hits
system.l20.overall_hits::total                  35129                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14435                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14449                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14435                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14449                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14435                       # number of overall misses
system.l20.overall_misses::total                14449                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4419958                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4312264549                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4316684507                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4419958                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4312264549                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4316684507                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4419958                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4312264549                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4316684507                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49564                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49578                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9349                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9349                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49564                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49578                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49564                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49578                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.291240                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.291440                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.291240                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.291440                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.291240                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.291440                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 315711.285714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 298736.719709                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 298753.166794                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 315711.285714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 298736.719709                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 298753.166794                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 315711.285714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 298736.719709                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 298753.166794                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2276                       # number of writebacks
system.l20.writebacks::total                     2276                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14435                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14449                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14435                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14449                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14435                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14449                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3526002                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3390006191                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3393532193                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3526002                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3390006191                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3393532193                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3526002                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3390006191                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3393532193                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.291240                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.291440                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.291240                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.291440                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.291240                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.291440                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 251857.285714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 234846.289643                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 234862.772026                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 251857.285714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 234846.289643                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 234862.772026                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 251857.285714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 234846.289643                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 234862.772026                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         21453                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          770413                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29645                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.987957                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          201.379990                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.576066                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3581.558291                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4401.485653                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024583                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000925                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.437202                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.537291                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        56264                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  56264                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20857                       # number of Writeback hits
system.l21.Writeback_hits::total                20857                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        56264                       # number of demand (read+write) hits
system.l21.demand_hits::total                   56264                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        56264                       # number of overall hits
system.l21.overall_hits::total                  56264                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        21440                       # number of ReadReq misses
system.l21.ReadReq_misses::total                21453                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        21440                       # number of demand (read+write) misses
system.l21.demand_misses::total                 21453                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        21440                       # number of overall misses
system.l21.overall_misses::total                21453                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4736203                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7311349614                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7316085817                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4736203                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7311349614                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7316085817                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4736203                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7311349614                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7316085817                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77704                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77717                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20857                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20857                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77704                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77717                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77704                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77717                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275919                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.276040                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.275919                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.276040                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.275919                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.276040                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 364323.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 341014.440951                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 341028.565562                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 364323.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 341014.440951                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 341028.565562                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 364323.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 341014.440951                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 341028.565562                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3667                       # number of writebacks
system.l21.writebacks::total                     3667                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        21440                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           21453                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        21440                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            21453                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        21440                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           21453                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3903973                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5940374569                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5944278542                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3903973                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5940374569                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5944278542                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3903973                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5940374569                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5944278542                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275919                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.276040                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.275919                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.276040                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.275919                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.276040                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 300305.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 277069.709375                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 277083.789773                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 300305.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 277069.709375                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 277083.789773                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 300305.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 277069.709375                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 277083.789773                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4727                       # number of replacements
system.l22.tagsinuse                      8191.898165                       # Cycle average of tags in use
system.l22.total_refs                          344201                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12919                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.643006                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          380.839157                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.740141                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2218.432874                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5576.885993                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046489                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001921                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.270805                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.680772                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999988                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31088                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31088                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10205                       # number of Writeback hits
system.l22.Writeback_hits::total                10205                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31088                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31088                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31088                       # number of overall hits
system.l22.overall_hits::total                  31088                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4687                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4707                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           20                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 20                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4707                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4727                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4707                       # number of overall misses
system.l22.overall_misses::total                 4727                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6274741                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1448635463                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1454910204                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      6290509                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      6290509                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6274741                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1454925972                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1461200713                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6274741                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1454925972                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1461200713                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        35775                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              35795                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10205                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10205                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           20                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        35795                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               35815                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        35795                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              35815                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.131013                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.131499                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.131499                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.131984                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.131499                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.131984                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 313737.050000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 309075.200128                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 309095.008286                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 314525.450000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 314525.450000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 313737.050000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 309098.358190                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 309117.984557                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 313737.050000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 309098.358190                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 309117.984557                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3024                       # number of writebacks
system.l22.writebacks::total                     3024                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4687                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4707                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           20                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            20                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4707                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4727                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4707                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4727                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4995912                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1149148229                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1154144141                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      5013510                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      5013510                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4995912                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1154161739                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1159157651                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4995912                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1154161739                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1159157651                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.131013                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.131499                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.131499                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.131984                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.131499                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.131984                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 249795.600000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 245177.774483                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 245197.395581                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 250675.500000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 250675.500000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 249795.600000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 245201.134268                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 245220.573514                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 249795.600000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 245201.134268                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 245220.573514                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9815                       # number of replacements
system.l23.tagsinuse                      8191.993324                       # Cycle average of tags in use
system.l23.total_refs                          601687                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18007                       # Sample count of references to valid blocks.
system.l23.avg_refs                         33.414061                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          337.446145                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.821995                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  4021.085724                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3825.639461                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.041192                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000955                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.490855                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.466997                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        43907                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  43907                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           26102                       # number of Writeback hits
system.l23.Writeback_hits::total                26102                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        43907                       # number of demand (read+write) hits
system.l23.demand_hits::total                   43907                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        43907                       # number of overall hits
system.l23.overall_hits::total                  43907                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           12                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9799                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9811                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           12                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9801                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9813                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           12                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9801                       # number of overall misses
system.l23.overall_misses::total                 9813                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4019884                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3229267862                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3233287746                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       445052                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       445052                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4019884                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3229712914                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3233732798                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4019884                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3229712914                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3233732798                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           12                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53706                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53718                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        26102                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            26102                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           12                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53708                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53720                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           12                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53708                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53720                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.182456                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.182639                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.182487                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.182669                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.182487                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.182669                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 334990.333333                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 329550.756404                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 329557.409642                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       222526                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       222526                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 334990.333333                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 329528.916845                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 329535.595435                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 334990.333333                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 329528.916845                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 329535.595435                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6505                       # number of writebacks
system.l23.writebacks::total                     6505                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9799                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9811                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9801                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9813                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9801                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9813                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3253165                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2602955948                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2606209113                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       317452                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       317452                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3253165                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2603273400                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2606526565                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3253165                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2603273400                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2606526565                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.182456                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.182639                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.182487                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.182669                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.182487                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.182669                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 271097.083333                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 265634.855393                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 265641.536337                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       158726                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       158726                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 271097.083333                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 265613.039486                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 265619.745745                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 271097.083333                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 265613.039486                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 265619.745745                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.955461                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013447428                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873285.449168                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.955461                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022365                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866916                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13415314                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13415314                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13415314                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13415314                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13415314                       # number of overall hits
system.cpu0.icache.overall_hits::total       13415314                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5602181                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5602181                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5602181                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5602181                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5602181                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5602181                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13415331                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13415331                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13415331                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13415331                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13415331                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13415331                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 329540.058824                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 329540.058824                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 329540.058824                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 329540.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 329540.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 329540.058824                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4536158                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4536158                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4536158                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4536158                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4536158                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4536158                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 324011.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 324011.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 324011.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 324011.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 324011.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 324011.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49564                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245037346                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49820                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4918.453352                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.319534                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.680466                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825467                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174533                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19254570                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19254570                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9946                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9946                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23588062                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23588062                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23588062                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23588062                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       186562                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       186562                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       186562                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        186562                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       186562                       # number of overall misses
system.cpu0.dcache.overall_misses::total       186562                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  30835682715                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30835682715                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  30835682715                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30835682715                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  30835682715                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30835682715                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19441132                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19441132                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23774624                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23774624                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23774624                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23774624                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009596                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009596                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007847                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007847                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007847                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007847                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 165283.834409                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 165283.834409                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 165283.834409                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 165283.834409                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 165283.834409                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 165283.834409                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9349                       # number of writebacks
system.cpu0.dcache.writebacks::total             9349                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       136998                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       136998                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       136998                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       136998                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       136998                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       136998                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49564                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49564                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49564                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49564                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49564                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49564                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6720365309                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6720365309                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6720365309                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6720365309                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6720365309                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6720365309                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002085                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002085                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002085                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002085                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 135589.647910                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 135589.647910                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 135589.647910                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 135589.647910                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 135589.647910                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 135589.647910                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996954                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099637159                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217010.401210                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996954                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12663745                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12663745                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12663745                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12663745                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12663745                       # number of overall hits
system.cpu1.icache.overall_hits::total       12663745                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6316569                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6316569                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6316569                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6316569                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6316569                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6316569                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12663764                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12663764                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12663764                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12663764                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12663764                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12663764                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       332451                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       332451                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       332451                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       332451                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       332451                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       332451                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4844103                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4844103                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4844103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4844103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4844103                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4844103                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 372623.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 372623.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 372623.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 372623.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 372623.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 372623.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77704                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193868025                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 77960                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2486.762763                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.242913                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.757087                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899386                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100614                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10195934                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10195934                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7431726                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7431726                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22107                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22107                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17574                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17574                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17627660                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17627660                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17627660                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17627660                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       191029                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       191029                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       191029                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        191029                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       191029                       # number of overall misses
system.cpu1.dcache.overall_misses::total       191029                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  29400967421                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  29400967421                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  29400967421                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  29400967421                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  29400967421                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  29400967421                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10386963                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10386963                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7431726                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7431726                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17818689                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17818689                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17818689                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17818689                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018391                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018391                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010721                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010721                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010721                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010721                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 153908.398311                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 153908.398311                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 153908.398311                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 153908.398311                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 153908.398311                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 153908.398311                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20857                       # number of writebacks
system.cpu1.dcache.writebacks::total            20857                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       113325                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       113325                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       113325                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       113325                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       113325                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       113325                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77704                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77704                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77704                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77704                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11168798094                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11168798094                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11168798094                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11168798094                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11168798094                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11168798094                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004361                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004361                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004361                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004361                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143735.175718                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 143735.175718                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 143735.175718                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 143735.175718                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 143735.175718                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 143735.175718                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.485639                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1101213155                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2363118.358369                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.485639                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028022                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742765                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13271868                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13271868                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13271868                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13271868                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13271868                       # number of overall hits
system.cpu2.icache.overall_hits::total       13271868                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6899457                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6899457                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6899457                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6899457                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6899457                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6899457                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13271889                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13271889                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13271889                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13271889                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13271889                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13271889                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 328545.571429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 328545.571429                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 328545.571429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 328545.571429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 328545.571429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 328545.571429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6440741                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6440741                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6440741                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6440741                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6440741                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6440741                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 322037.050000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 322037.050000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 322037.050000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 322037.050000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 322037.050000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 322037.050000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35795                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               177050608                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36051                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4911.115031                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.179733                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.820267                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903046                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096954                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9789062                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9789062                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7638998                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7638998                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18455                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18455                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18424                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18424                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17428060                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17428060                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17428060                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17428060                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        91599                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        91599                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          162                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          162                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        91761                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         91761                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        91761                       # number of overall misses
system.cpu2.dcache.overall_misses::total        91761                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9521829414                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9521829414                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     55039793                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     55039793                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9576869207                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9576869207                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9576869207                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9576869207                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9880661                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9880661                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7639160                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7639160                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17519821                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17519821                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17519821                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17519821                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009271                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009271                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005238                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005238                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005238                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005238                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 103951.237612                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103951.237612                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 339751.808642                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 339751.808642                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 104367.533124                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 104367.533124                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 104367.533124                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 104367.533124                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       512862                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       512862                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10205                       # number of writebacks
system.cpu2.dcache.writebacks::total            10205                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        55824                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        55824                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          142                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        55966                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        55966                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        55966                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        55966                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35775                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35775                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35795                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35795                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35795                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35795                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3515522056                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3515522056                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      6459896                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      6459896                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3521981952                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3521981952                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3521981952                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3521981952                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003621                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003621                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 98267.562711                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98267.562711                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 322994.800000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 322994.800000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 98393.126191                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98393.126191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 98393.126191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98393.126191                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.997311                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098277039                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218741.492929                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.997311                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019226                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13223844                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13223844                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13223844                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13223844                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13223844                       # number of overall hits
system.cpu3.icache.overall_hits::total       13223844                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5072433                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5072433                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5072433                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5072433                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5072433                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5072433                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13223859                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13223859                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13223859                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13223859                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13223859                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13223859                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 338162.200000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 338162.200000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 338162.200000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 338162.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 338162.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 338162.200000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4119484                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4119484                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4119484                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4119484                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4119484                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4119484                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 343290.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 343290.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 343290.333333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 343290.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 343290.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 343290.333333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53708                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185889962                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53964                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3444.703172                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.716845                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.283155                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912956                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087044                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9387290                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9387290                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7386196                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7386196                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18159                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18159                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17138                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17138                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16773486                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16773486                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16773486                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16773486                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       156293                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       156293                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3338                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3338                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       159631                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        159631                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       159631                       # number of overall misses
system.cpu3.dcache.overall_misses::total       159631                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  21786019263                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  21786019263                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    848722372                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    848722372                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  22634741635                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22634741635                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  22634741635                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22634741635                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9543583                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9543583                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7389534                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7389534                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17138                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17138                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16933117                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16933117                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16933117                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16933117                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016377                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016377                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000452                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000452                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009427                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009427                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009427                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009427                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 139392.162560                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 139392.162560                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 254260.746555                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 254260.746555                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 141794.147973                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 141794.147973                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 141794.147973                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 141794.147973                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2266443                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       251827                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26102                       # number of writebacks
system.cpu3.dcache.writebacks::total            26102                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       102587                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       102587                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3336                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3336                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       105923                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       105923                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       105923                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       105923                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53706                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53706                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53708                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53708                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53708                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53708                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6185096178                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6185096178                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       461652                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       461652                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6185557830                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6185557830                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6185557830                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6185557830                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005627                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005627                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003172                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003172                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003172                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003172                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 115165.832086                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115165.832086                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       230826                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       230826                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 115170.139085                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115170.139085                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 115170.139085                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115170.139085                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
