# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/UART/test/UARTTestbench/UARTTestbench.mdo}
# Loading project UARTTestbench
# Compile of UART.v was successful.
# vsim -L work -L pmi_work -L ovi_machxo3l UARTTests 
# Start time: 18:58:34 on Nov 09,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.UARTTests
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# .main_pane.wave.interior.cs.body.pw.wf
run 1ms
run 10ms
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 100us
# End time: 19:00:34 on Nov 09,2023, Elapsed time: 0:02:00
# Errors: 0, Warnings: 1
