Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Mar 14 15:47:24 2018
| Host         : LAPTOP-D9BRC6O1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mips_cpu_control_sets_placed.rpt
| Design       : mips_cpu
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    14 |
| Minimum Number of register sites lost to control set restrictions |    15 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           57 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------+------------------+------------------+----------------+
|  clk_run_BUFG  |                           |                  |                1 |              1 |
|  clk_run_BUFG  | halt_d/I2                 | rst_IBUF         |                4 |             16 |
|  clk_run_BUFG  | next_pc/condisucces_count | rst_IBUF         |                7 |             16 |
|  clk_run_BUFG  | next_pc/uncondi_count     | rst_IBUF         |                5 |             16 |
|  clk_run_BUFG  | next_pc/E[0]              | rst_IBUF         |                4 |             16 |
|  dvm/out[0]    |                           |                  |               11 |             17 |
|  clk_IBUF_BUFG |                           |                  |                6 |             23 |
|  clk_run_BUFG  | rgfile/E[0]               | rst_IBUF         |               22 |             32 |
|  clk_run_BUFG  | rgfile/counter_reg[0][0]  | rst_IBUF         |               15 |             32 |
|  clk_run_BUFG  | next_pc/p_0_in_0          |                  |               12 |             96 |
|  clk_run_BUFG  | next_pc/Result0_27        |                  |               32 |            128 |
|  clk_run_BUFG  | next_pc/Result0_26        |                  |               32 |            128 |
|  clk_run_BUFG  | next_pc/Result0_25        |                  |               32 |            128 |
|  clk_run_BUFG  | next_pc/Result0_24        |                  |               32 |            128 |
+----------------+---------------------------+------------------+------------------+----------------+


