m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/VLSI Design/verilog_practice/6_memory_16bit
vtwo_dimensional_memory
!s110 1720414172
!i10b 1
!s100 ;g8]CmUEOUiaZFVA`1aQ81
IVn:8[^8XmYK2B6jXS;U6F1
VDg1SIo80bB@j0V0VzS_@n1
dD:/VLSI Design/verilog_practice/7_two_dimensional_memory
w1720413994
8D:/VLSI Design/verilog_practice/7_two_dimensional_memory/two_dimensional_memory.v
FD:/VLSI Design/verilog_practice/7_two_dimensional_memory/two_dimensional_memory.v
L0 1
OV;L;10.5b;63
r1
!s85 0
31
!s108 1720414172.000000
!s107 D:/VLSI Design/verilog_practice/7_two_dimensional_memory/two_dimensional_memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/VLSI Design/verilog_practice/7_two_dimensional_memory/two_dimensional_memory.v|
!i113 1
o-work work
tCvgOpt 0
