ANSI-C/cC++ Compiler for HC08 V-5.0.15, Apr 11 2002

    1:  /*
    2:  ** ###################################################################
    3:  **
    4:  **     THIS BEAN MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT.
    5:  **
    6:  **     Filename  : IO_Map.H
    7:  **
    8:  **     Project   : vph1
    9:  ** 
   10:  **     Processor : MC68HC908GP32CFB
   11:  **
   12:  **     Beantype  : IO_Map
   13:  **
   14:  **     Version   : Driver 01.02
   15:  **
   16:  **     Compiler  : Metrowerks HC08 C Compiler V-5.0.13
   17:  **
   18:  **     Date/Time : 4/19/lunes, 9:58
   19:  **
   20:  **     Abstract  :
   21:  **
   22:  **         This bean "IO_Map" implements an IO devices mapping.
   23:  **
   24:  **     Settings  :
   25:  **
   26:  **
   27:  **
   28:  **     Contents  :
   29:  **
   30:  **         No public methods
   31:  **
   32:  **
   33:  **     (c) Copyright UNIS, spol. s r.o. 1997-2002
   34:  **
   35:  **     UNIS, spol. s r.o.
   36:  **     Jundrovska 33
   37:  **     624 00 Brno
   38:  **     Czech Republic
   39:  **
   40:  **     http      : www.processorexpert.com
   41:  **     mail      : info@processorexpert.com
   42:  **
   43:  ** ###################################################################
   44:  */
   45:  /* Based on CPU DB MC68HC908GP32_44, version 2.82.031 */
   46:  #include "PE_types.h"
   47:  #include "IO_Map.h"
   48:  
   49:  volatile ADCLKSTR _ADCLK; 
   50:  volatile ADRSTR _ADR;          /* ADC Data Register */
   51:  volatile ADSCRSTR _ADSCR;      /* ADC Status and Control Register */
   52:  volatile BRKHSTR _BRKH;        /* Break Address Register */
   53:  volatile BRKLSTR _BRKL;        /* Break Address Register */
   54:  volatile BRKSCRSTR _BRKSCR;    /* Break Status and Control Register */
   55:  volatile CONFIG1STR _CONFIG1;  /* Configuration Register 2 */
   56:  volatile CONFIG2STR _CONFIG2;  /* Configuration Register 2 */
   57:  volatile COPCTLSTR _COPCTL;    /* COP Control Register */
   58:  volatile DDRASTR _DDRA;        /* Data Direction Register A */
   59:  volatile DDRBSTR _DDRB;        /* Data Direction Register B */
   60:  volatile DDRCSTR _DDRC;        /* Data Direction Register C */
   61:  volatile DDRDSTR _DDRD;        /* Data Direction Register D */
   62:  volatile DDRESTR _DDRE;        /* Data Direction Register E */
   63:  volatile FLBPRSTR _FLBPR;      /* FLASH1 Block Protect Register */
   64:  volatile FLCR1STR _FLCR1;      /* FLASH1 Control Register */
   65:  volatile INT1STR _INT1;        /* Interrupt Status Register 1 */
   66:  volatile INT2STR _INT2;        /* Interrupt Status Register 2 */
   67:  volatile INT3STR _INT3;        /* Interrupt Status Register 3 */
   68:  volatile INTKBIERSTR _INTKBIER; /* Keyobard Interrupt Enable Register */
   69:  volatile INTKBSCRSTR _INTKBSCR; /* Keyboard Status and Control Register */
   70:  volatile INTSCRSTR _INTSCR;    /* IRQ Status and Control Register */
   71:  volatile LVISRSTR _LVISR;      /* LVI Status Register */
   72:  volatile PBWCSTR _PBWC;        /* PLL Bandwidth Control Register */
   73:  volatile PCTLSTR _PCTL;        /* PLL Bandwidth Control Register */
   74:  volatile PMDSSTR _PMDS;        /* PLL Reference Divider Select Register */
   75:  volatile PMRSSTR _PMRS;        /* PLL VCO Range Select */
   76:  volatile PMSHSTR _PMSH;        /* PLL Multiplier Select Register High */
   77:  volatile PMSLSTR _PMSL;        /* PLL Multiplier Select Register Low */
   78:  volatile PTASTR _PTA;          /* Port A Data Register */
   79:  volatile PTAPUESTR _PTAPUE;    /* Port A Input Pullup Enable */
   80:  volatile PTBSTR _PTB;          /* Port B Data Register */
   81:  volatile PTCSTR _PTC;          /* Port C Data Register */
   82:  volatile PTCPUESTR _PTCPUE;    /* Port C Input Pullup Enable */
   83:  volatile PTDSTR _PTD;          /* Port D Data Register */
   84:  volatile PTDPUESTR _PTDPUE;    /* Port D Input Pullup Enable */
   85:  volatile PTESTR _PTE;          /* Port E Data Register */
   86:  volatile SBFCRSTR _SBFCR;      /* SIM Break Flag Control Register */
   87:  volatile SBSRSTR _SBSR;        /* SIM Break Status Register */
   88:  volatile SCBRSTR _SCBR;        /* SCI Baud Rate Register */
   89:  volatile SCC1STR _SCC1;        /* SCI Control Register 1 */
   90:  volatile SCC2STR _SCC2;        /* SCI Control Register 2 */
   91:  volatile SCC3STR _SCC3;        /* SCI Control Register 3 */
   92:  volatile SCDRSTR _SCDR;        /* SCI Data Register */
   93:  volatile SCS1STR _SCS1;        /* SCI Status Register 1 */
   94:  volatile SCS2STR _SCS2;        /* SCI Status Register 2 */
   95:  volatile SPCRSTR _SPCR;        /* SPI Control Register */
   96:  volatile SPDRSTR _SPDR;        /* SPI Data Register */
   97:  volatile SPSCRSTR _SPSCR;      /* SPI Status and Control Register */
   98:  volatile SRSRSTR _SRSR;        /* SIM Reset Status Register */
   99:  volatile T1CNTHSTR _T1CNTH;    /* TIM1 Counter Register */
  100:  volatile T1CNTLSTR _T1CNTL;    /* TIM1 Counter Register */
  101:  volatile T1CH0HSTR _T1CH0H;    /* TIM1 Channel Register */
  102:  volatile T1CH0LSTR _T1CH0L;    /* TIM1 Channel Register */
  103:  volatile T1CH1HSTR _T1CH1H;    /* TIM1 Channel Register */
  104:  volatile T1CH1LSTR _T1CH1L;    /* TIM1 Channel Register */
  105:  volatile T1MODHSTR _T1MODH;    /* TIM1 Counter Modulo Register */
  106:  volatile T1MODLSTR _T1MODL;    /* TIM1 Counter Modulo Register */
  107:  volatile T1SCSTR _T1SC;        /* TIM1 Status and Control Register */
  108:  volatile T1SC0STR _T1SC0;      /* TIM1 Channel Status and Control Register */
  109:  volatile T1SC1STR _T1SC1;      /* TIM1 Channel Status and Control Register */
  110:  volatile T2CNTHSTR _T2CNTH;    /* TIM2 Counter Register */
  111:  volatile T2CNTLSTR _T2CNTL;    /* TIM2 Counter Register */
  112:  volatile T2CH0HSTR _T2CH0H;    /* TIM2 Channel Register */
  113:  volatile T2CH0LSTR _T2CH0L;    /* TIM2 Channel Register */
  114:  volatile T2CH1HSTR _T2CH1H;    /* TIM2 Channel Register */
  115:  volatile T2CH1LSTR _T2CH1L;    /* TIM2 Channel Register */
  116:  volatile T2MODHSTR _T2MODH;    /* TIM2 Counter Modulo Register */
  117:  volatile T2MODLSTR _T2MODL;    /* TIM2 Counter Modulo Register */
  118:  volatile T2SCSTR _T2SC;        /* TIM2 Status and Control Register */
  119:  volatile T2SC0STR _T2SC0;      /* TIM2 Channel Status and Control Register */
  120:  volatile T2SC1STR _T2SC1;      /* TIM2 Channel Status and Control Register */
  121:  volatile TBCRSTR _TBCR;        /* Timebase Control Register */
  122:  volatile BRKSTR _BRK;          /* Break Address Register */
  123:  volatile PMSSTR _PMS;          /* PLL Multiplier Select Register */
  124:  volatile T1CNTSTR _T1CNT;      /* TIM1 Counter Register */
  125:  volatile T1CH0STR _T1CH0;      /* TIM1 Channel Register */
  126:  volatile T1CH1STR _T1CH1;      /* TIM1 Channel Register */
  127:  volatile T1MODSTR _T1MOD;      /* TIM1 Counter Modulo Register */
  128:  volatile T2CNTSTR _T2CNT;      /* TIM2 Counter Register */
  129:  volatile T2CH0STR _T2CH0;      /* TIM2 Channel Register */
  130:  volatile T2CH1STR _T2CH1;      /* TIM2 Channel Register */
  131:  volatile T2MODSTR _T2MOD;      /* TIM2 Counter Modulo Register */
  132:  /*
  133:  ** ###################################################################
  134:  **
  135:  **     This file was created by UNIS Processor Expert 02.89 for 
  136:  **     the Motorola HC08 series of microcontrollers.
  137:  **
  138:  ** ###################################################################
  139:  */
  140:  
