
meteost_cubeide_tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001dc0  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08001ef0  08001ef0  00011ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001f60  08001f60  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08001f60  08001f60  00011f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001f68  08001f68  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001f68  08001f68  00011f68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001f6c  08001f6c  00011f6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08001f70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e4  20000068  08001fd8  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  08001fd8  0002014c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_line   0000319b  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   0000331c  00000000  00000000  0002322c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000c46  00000000  00000000  00026548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001b0  00000000  00000000  00027190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0005914f  00000000  00000000  00027340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000128  00000000  00000000  00080490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000115af  00000000  00000000  000805b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00091b67  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000008f8  00000000  00000000  00091bbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000068 	.word	0x20000068
 800014c:	00000000 	.word	0x00000000
 8000150:	08001ed8 	.word	0x08001ed8

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	2000006c 	.word	0x2000006c
 800016c:	08001ed8 	.word	0x08001ed8

08000170 <__aeabi_ldivmod>:
 8000170:	b97b      	cbnz	r3, 8000192 <__aeabi_ldivmod+0x22>
 8000172:	b972      	cbnz	r2, 8000192 <__aeabi_ldivmod+0x22>
 8000174:	2900      	cmp	r1, #0
 8000176:	bfbe      	ittt	lt
 8000178:	2000      	movlt	r0, #0
 800017a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800017e:	e006      	blt.n	800018e <__aeabi_ldivmod+0x1e>
 8000180:	bf08      	it	eq
 8000182:	2800      	cmpeq	r0, #0
 8000184:	bf1c      	itt	ne
 8000186:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800018a:	f04f 30ff 	movne.w	r0, #4294967295
 800018e:	f000 b9a1 	b.w	80004d4 <__aeabi_idiv0>
 8000192:	f1ad 0c08 	sub.w	ip, sp, #8
 8000196:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019a:	2900      	cmp	r1, #0
 800019c:	db09      	blt.n	80001b2 <__aeabi_ldivmod+0x42>
 800019e:	2b00      	cmp	r3, #0
 80001a0:	db1a      	blt.n	80001d8 <__aeabi_ldivmod+0x68>
 80001a2:	f000 f835 	bl	8000210 <__udivmoddi4>
 80001a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001ae:	b004      	add	sp, #16
 80001b0:	4770      	bx	lr
 80001b2:	4240      	negs	r0, r0
 80001b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	db1b      	blt.n	80001f4 <__aeabi_ldivmod+0x84>
 80001bc:	f000 f828 	bl	8000210 <__udivmoddi4>
 80001c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001c8:	b004      	add	sp, #16
 80001ca:	4240      	negs	r0, r0
 80001cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001d0:	4252      	negs	r2, r2
 80001d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001d6:	4770      	bx	lr
 80001d8:	4252      	negs	r2, r2
 80001da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001de:	f000 f817 	bl	8000210 <__udivmoddi4>
 80001e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001ea:	b004      	add	sp, #16
 80001ec:	4240      	negs	r0, r0
 80001ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f2:	4770      	bx	lr
 80001f4:	4252      	negs	r2, r2
 80001f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001fa:	f000 f809 	bl	8000210 <__udivmoddi4>
 80001fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000202:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000206:	b004      	add	sp, #16
 8000208:	4252      	negs	r2, r2
 800020a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	460d      	mov	r5, r1
 8000218:	4604      	mov	r4, r0
 800021a:	468e      	mov	lr, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	f040 8083 	bne.w	8000328 <__udivmoddi4+0x118>
 8000222:	428a      	cmp	r2, r1
 8000224:	4617      	mov	r7, r2
 8000226:	d947      	bls.n	80002b8 <__udivmoddi4+0xa8>
 8000228:	fab2 f382 	clz	r3, r2
 800022c:	b14b      	cbz	r3, 8000242 <__udivmoddi4+0x32>
 800022e:	f1c3 0120 	rsb	r1, r3, #32
 8000232:	fa05 fe03 	lsl.w	lr, r5, r3
 8000236:	fa20 f101 	lsr.w	r1, r0, r1
 800023a:	409f      	lsls	r7, r3
 800023c:	ea41 0e0e 	orr.w	lr, r1, lr
 8000240:	409c      	lsls	r4, r3
 8000242:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000246:	fbbe fcf8 	udiv	ip, lr, r8
 800024a:	fa1f f987 	uxth.w	r9, r7
 800024e:	fb08 e21c 	mls	r2, r8, ip, lr
 8000252:	fb0c f009 	mul.w	r0, ip, r9
 8000256:	0c21      	lsrs	r1, r4, #16
 8000258:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800025c:	4290      	cmp	r0, r2
 800025e:	d90a      	bls.n	8000276 <__udivmoddi4+0x66>
 8000260:	18ba      	adds	r2, r7, r2
 8000262:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000266:	f080 8118 	bcs.w	800049a <__udivmoddi4+0x28a>
 800026a:	4290      	cmp	r0, r2
 800026c:	f240 8115 	bls.w	800049a <__udivmoddi4+0x28a>
 8000270:	f1ac 0c02 	sub.w	ip, ip, #2
 8000274:	443a      	add	r2, r7
 8000276:	1a12      	subs	r2, r2, r0
 8000278:	fbb2 f0f8 	udiv	r0, r2, r8
 800027c:	fb08 2210 	mls	r2, r8, r0, r2
 8000280:	fb00 f109 	mul.w	r1, r0, r9
 8000284:	b2a4      	uxth	r4, r4
 8000286:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800028a:	42a1      	cmp	r1, r4
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x92>
 800028e:	193c      	adds	r4, r7, r4
 8000290:	f100 32ff 	add.w	r2, r0, #4294967295
 8000294:	f080 8103 	bcs.w	800049e <__udivmoddi4+0x28e>
 8000298:	42a1      	cmp	r1, r4
 800029a:	f240 8100 	bls.w	800049e <__udivmoddi4+0x28e>
 800029e:	3802      	subs	r0, #2
 80002a0:	443c      	add	r4, r7
 80002a2:	1a64      	subs	r4, r4, r1
 80002a4:	2100      	movs	r1, #0
 80002a6:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002aa:	b11e      	cbz	r6, 80002b4 <__udivmoddi4+0xa4>
 80002ac:	2200      	movs	r2, #0
 80002ae:	40dc      	lsrs	r4, r3
 80002b0:	e9c6 4200 	strd	r4, r2, [r6]
 80002b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b8:	b902      	cbnz	r2, 80002bc <__udivmoddi4+0xac>
 80002ba:	deff      	udf	#255	; 0xff
 80002bc:	fab2 f382 	clz	r3, r2
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d14f      	bne.n	8000364 <__udivmoddi4+0x154>
 80002c4:	1a8d      	subs	r5, r1, r2
 80002c6:	2101      	movs	r1, #1
 80002c8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80002cc:	fa1f f882 	uxth.w	r8, r2
 80002d0:	fbb5 fcfe 	udiv	ip, r5, lr
 80002d4:	fb0e 551c 	mls	r5, lr, ip, r5
 80002d8:	fb08 f00c 	mul.w	r0, r8, ip
 80002dc:	0c22      	lsrs	r2, r4, #16
 80002de:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 80002e2:	42a8      	cmp	r0, r5
 80002e4:	d907      	bls.n	80002f6 <__udivmoddi4+0xe6>
 80002e6:	197d      	adds	r5, r7, r5
 80002e8:	f10c 32ff 	add.w	r2, ip, #4294967295
 80002ec:	d202      	bcs.n	80002f4 <__udivmoddi4+0xe4>
 80002ee:	42a8      	cmp	r0, r5
 80002f0:	f200 80e9 	bhi.w	80004c6 <__udivmoddi4+0x2b6>
 80002f4:	4694      	mov	ip, r2
 80002f6:	1a2d      	subs	r5, r5, r0
 80002f8:	fbb5 f0fe 	udiv	r0, r5, lr
 80002fc:	fb0e 5510 	mls	r5, lr, r0, r5
 8000300:	fb08 f800 	mul.w	r8, r8, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800030a:	45a0      	cmp	r8, r4
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x10e>
 800030e:	193c      	adds	r4, r7, r4
 8000310:	f100 32ff 	add.w	r2, r0, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x10c>
 8000316:	45a0      	cmp	r8, r4
 8000318:	f200 80d9 	bhi.w	80004ce <__udivmoddi4+0x2be>
 800031c:	4610      	mov	r0, r2
 800031e:	eba4 0408 	sub.w	r4, r4, r8
 8000322:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000326:	e7c0      	b.n	80002aa <__udivmoddi4+0x9a>
 8000328:	428b      	cmp	r3, r1
 800032a:	d908      	bls.n	800033e <__udivmoddi4+0x12e>
 800032c:	2e00      	cmp	r6, #0
 800032e:	f000 80b1 	beq.w	8000494 <__udivmoddi4+0x284>
 8000332:	2100      	movs	r1, #0
 8000334:	e9c6 0500 	strd	r0, r5, [r6]
 8000338:	4608      	mov	r0, r1
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	fab3 f183 	clz	r1, r3
 8000342:	2900      	cmp	r1, #0
 8000344:	d14b      	bne.n	80003de <__udivmoddi4+0x1ce>
 8000346:	42ab      	cmp	r3, r5
 8000348:	d302      	bcc.n	8000350 <__udivmoddi4+0x140>
 800034a:	4282      	cmp	r2, r0
 800034c:	f200 80b9 	bhi.w	80004c2 <__udivmoddi4+0x2b2>
 8000350:	1a84      	subs	r4, r0, r2
 8000352:	eb65 0303 	sbc.w	r3, r5, r3
 8000356:	2001      	movs	r0, #1
 8000358:	469e      	mov	lr, r3
 800035a:	2e00      	cmp	r6, #0
 800035c:	d0aa      	beq.n	80002b4 <__udivmoddi4+0xa4>
 800035e:	e9c6 4e00 	strd	r4, lr, [r6]
 8000362:	e7a7      	b.n	80002b4 <__udivmoddi4+0xa4>
 8000364:	409f      	lsls	r7, r3
 8000366:	f1c3 0220 	rsb	r2, r3, #32
 800036a:	40d1      	lsrs	r1, r2
 800036c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000370:	fbb1 f0fe 	udiv	r0, r1, lr
 8000374:	fa1f f887 	uxth.w	r8, r7
 8000378:	fb0e 1110 	mls	r1, lr, r0, r1
 800037c:	fa24 f202 	lsr.w	r2, r4, r2
 8000380:	409d      	lsls	r5, r3
 8000382:	fb00 fc08 	mul.w	ip, r0, r8
 8000386:	432a      	orrs	r2, r5
 8000388:	0c15      	lsrs	r5, r2, #16
 800038a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800038e:	45ac      	cmp	ip, r5
 8000390:	fa04 f403 	lsl.w	r4, r4, r3
 8000394:	d909      	bls.n	80003aa <__udivmoddi4+0x19a>
 8000396:	197d      	adds	r5, r7, r5
 8000398:	f100 31ff 	add.w	r1, r0, #4294967295
 800039c:	f080 808f 	bcs.w	80004be <__udivmoddi4+0x2ae>
 80003a0:	45ac      	cmp	ip, r5
 80003a2:	f240 808c 	bls.w	80004be <__udivmoddi4+0x2ae>
 80003a6:	3802      	subs	r0, #2
 80003a8:	443d      	add	r5, r7
 80003aa:	eba5 050c 	sub.w	r5, r5, ip
 80003ae:	fbb5 f1fe 	udiv	r1, r5, lr
 80003b2:	fb0e 5c11 	mls	ip, lr, r1, r5
 80003b6:	fb01 f908 	mul.w	r9, r1, r8
 80003ba:	b295      	uxth	r5, r2
 80003bc:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80003c0:	45a9      	cmp	r9, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x1c4>
 80003c4:	197d      	adds	r5, r7, r5
 80003c6:	f101 32ff 	add.w	r2, r1, #4294967295
 80003ca:	d274      	bcs.n	80004b6 <__udivmoddi4+0x2a6>
 80003cc:	45a9      	cmp	r9, r5
 80003ce:	d972      	bls.n	80004b6 <__udivmoddi4+0x2a6>
 80003d0:	3902      	subs	r1, #2
 80003d2:	443d      	add	r5, r7
 80003d4:	eba5 0509 	sub.w	r5, r5, r9
 80003d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80003dc:	e778      	b.n	80002d0 <__udivmoddi4+0xc0>
 80003de:	f1c1 0720 	rsb	r7, r1, #32
 80003e2:	408b      	lsls	r3, r1
 80003e4:	fa22 fc07 	lsr.w	ip, r2, r7
 80003e8:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ec:	fa25 f407 	lsr.w	r4, r5, r7
 80003f0:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80003f4:	fbb4 f9fe 	udiv	r9, r4, lr
 80003f8:	fa1f f88c 	uxth.w	r8, ip
 80003fc:	fb0e 4419 	mls	r4, lr, r9, r4
 8000400:	fa20 f307 	lsr.w	r3, r0, r7
 8000404:	fb09 fa08 	mul.w	sl, r9, r8
 8000408:	408d      	lsls	r5, r1
 800040a:	431d      	orrs	r5, r3
 800040c:	0c2b      	lsrs	r3, r5, #16
 800040e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000412:	45a2      	cmp	sl, r4
 8000414:	fa02 f201 	lsl.w	r2, r2, r1
 8000418:	fa00 f301 	lsl.w	r3, r0, r1
 800041c:	d909      	bls.n	8000432 <__udivmoddi4+0x222>
 800041e:	eb1c 0404 	adds.w	r4, ip, r4
 8000422:	f109 30ff 	add.w	r0, r9, #4294967295
 8000426:	d248      	bcs.n	80004ba <__udivmoddi4+0x2aa>
 8000428:	45a2      	cmp	sl, r4
 800042a:	d946      	bls.n	80004ba <__udivmoddi4+0x2aa>
 800042c:	f1a9 0902 	sub.w	r9, r9, #2
 8000430:	4464      	add	r4, ip
 8000432:	eba4 040a 	sub.w	r4, r4, sl
 8000436:	fbb4 f0fe 	udiv	r0, r4, lr
 800043a:	fb0e 4410 	mls	r4, lr, r0, r4
 800043e:	fb00 fa08 	mul.w	sl, r0, r8
 8000442:	b2ad      	uxth	r5, r5
 8000444:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000448:	45a2      	cmp	sl, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x24e>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 35ff 	add.w	r5, r0, #4294967295
 8000454:	d22d      	bcs.n	80004b2 <__udivmoddi4+0x2a2>
 8000456:	45a2      	cmp	sl, r4
 8000458:	d92b      	bls.n	80004b2 <__udivmoddi4+0x2a2>
 800045a:	3802      	subs	r0, #2
 800045c:	4464      	add	r4, ip
 800045e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000462:	fba0 8902 	umull	r8, r9, r0, r2
 8000466:	eba4 040a 	sub.w	r4, r4, sl
 800046a:	454c      	cmp	r4, r9
 800046c:	46c6      	mov	lr, r8
 800046e:	464d      	mov	r5, r9
 8000470:	d319      	bcc.n	80004a6 <__udivmoddi4+0x296>
 8000472:	d016      	beq.n	80004a2 <__udivmoddi4+0x292>
 8000474:	b15e      	cbz	r6, 800048e <__udivmoddi4+0x27e>
 8000476:	ebb3 020e 	subs.w	r2, r3, lr
 800047a:	eb64 0405 	sbc.w	r4, r4, r5
 800047e:	fa04 f707 	lsl.w	r7, r4, r7
 8000482:	fa22 f301 	lsr.w	r3, r2, r1
 8000486:	431f      	orrs	r7, r3
 8000488:	40cc      	lsrs	r4, r1
 800048a:	e9c6 7400 	strd	r7, r4, [r6]
 800048e:	2100      	movs	r1, #0
 8000490:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000494:	4631      	mov	r1, r6
 8000496:	4630      	mov	r0, r6
 8000498:	e70c      	b.n	80002b4 <__udivmoddi4+0xa4>
 800049a:	468c      	mov	ip, r1
 800049c:	e6eb      	b.n	8000276 <__udivmoddi4+0x66>
 800049e:	4610      	mov	r0, r2
 80004a0:	e6ff      	b.n	80002a2 <__udivmoddi4+0x92>
 80004a2:	4543      	cmp	r3, r8
 80004a4:	d2e6      	bcs.n	8000474 <__udivmoddi4+0x264>
 80004a6:	ebb8 0e02 	subs.w	lr, r8, r2
 80004aa:	eb69 050c 	sbc.w	r5, r9, ip
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7e0      	b.n	8000474 <__udivmoddi4+0x264>
 80004b2:	4628      	mov	r0, r5
 80004b4:	e7d3      	b.n	800045e <__udivmoddi4+0x24e>
 80004b6:	4611      	mov	r1, r2
 80004b8:	e78c      	b.n	80003d4 <__udivmoddi4+0x1c4>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e7b9      	b.n	8000432 <__udivmoddi4+0x222>
 80004be:	4608      	mov	r0, r1
 80004c0:	e773      	b.n	80003aa <__udivmoddi4+0x19a>
 80004c2:	4608      	mov	r0, r1
 80004c4:	e749      	b.n	800035a <__udivmoddi4+0x14a>
 80004c6:	f1ac 0c02 	sub.w	ip, ip, #2
 80004ca:	443d      	add	r5, r7
 80004cc:	e713      	b.n	80002f6 <__udivmoddi4+0xe6>
 80004ce:	3802      	subs	r0, #2
 80004d0:	443c      	add	r4, r7
 80004d2:	e724      	b.n	800031e <__udivmoddi4+0x10e>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004d8:	480d      	ldr	r0, [pc, #52]	; (8000510 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004da:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80004dc:	f000 f826 	bl	800052c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004e0:	480c      	ldr	r0, [pc, #48]	; (8000514 <LoopForever+0x6>)
  ldr r1, =_edata
 80004e2:	490d      	ldr	r1, [pc, #52]	; (8000518 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004e4:	4a0d      	ldr	r2, [pc, #52]	; (800051c <LoopForever+0xe>)
  movs r3, #0
 80004e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004e8:	e002      	b.n	80004f0 <LoopCopyDataInit>

080004ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004ee:	3304      	adds	r3, #4

080004f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004f4:	d3f9      	bcc.n	80004ea <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004f6:	4a0a      	ldr	r2, [pc, #40]	; (8000520 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004f8:	4c0a      	ldr	r4, [pc, #40]	; (8000524 <LoopForever+0x16>)
  movs r3, #0
 80004fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004fc:	e001      	b.n	8000502 <LoopFillZerobss>

080004fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000500:	3204      	adds	r2, #4

08000502 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000502:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000504:	d3fb      	bcc.n	80004fe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000506:	f001 f889 	bl	800161c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800050a:	f000 ff5d 	bl	80013c8 <main>

0800050e <LoopForever>:

LoopForever:
    b LoopForever
 800050e:	e7fe      	b.n	800050e <LoopForever>
  ldr   r0, =_estack
 8000510:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000514:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000518:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800051c:	08001f70 	.word	0x08001f70
  ldr r2, =_sbss
 8000520:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000524:	2000014c 	.word	0x2000014c

08000528 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000528:	e7fe      	b.n	8000528 <ADC1_2_IRQHandler>
	...

0800052c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000530:	4b15      	ldr	r3, [pc, #84]	; (8000588 <SystemInit+0x5c>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	4a14      	ldr	r2, [pc, #80]	; (8000588 <SystemInit+0x5c>)
 8000536:	f043 0301 	orr.w	r3, r3, #1
 800053a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800053c:	4b12      	ldr	r3, [pc, #72]	; (8000588 <SystemInit+0x5c>)
 800053e:	685a      	ldr	r2, [r3, #4]
 8000540:	4911      	ldr	r1, [pc, #68]	; (8000588 <SystemInit+0x5c>)
 8000542:	4b12      	ldr	r3, [pc, #72]	; (800058c <SystemInit+0x60>)
 8000544:	4013      	ands	r3, r2
 8000546:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000548:	4b0f      	ldr	r3, [pc, #60]	; (8000588 <SystemInit+0x5c>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a0e      	ldr	r2, [pc, #56]	; (8000588 <SystemInit+0x5c>)
 800054e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000552:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000556:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000558:	4b0b      	ldr	r3, [pc, #44]	; (8000588 <SystemInit+0x5c>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	4a0a      	ldr	r2, [pc, #40]	; (8000588 <SystemInit+0x5c>)
 800055e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000562:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000564:	4b08      	ldr	r3, [pc, #32]	; (8000588 <SystemInit+0x5c>)
 8000566:	685b      	ldr	r3, [r3, #4]
 8000568:	4a07      	ldr	r2, [pc, #28]	; (8000588 <SystemInit+0x5c>)
 800056a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800056e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000570:	4b05      	ldr	r3, [pc, #20]	; (8000588 <SystemInit+0x5c>)
 8000572:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000576:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000578:	4b05      	ldr	r3, [pc, #20]	; (8000590 <SystemInit+0x64>)
 800057a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800057e:	609a      	str	r2, [r3, #8]
#endif 
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	bc80      	pop	{r7}
 8000586:	4770      	bx	lr
 8000588:	40021000 	.word	0x40021000
 800058c:	f8ff0000 	.word	0xf8ff0000
 8000590:	e000ed00 	.word	0xe000ed00

08000594 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8000594:	b480      	push	{r7}
 8000596:	b085      	sub	sp, #20
 8000598:	af00      	add	r7, sp, #0
  uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
 800059a:	2300      	movs	r3, #0
 800059c:	60fb      	str	r3, [r7, #12]
 800059e:	2300      	movs	r3, #0
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	2300      	movs	r3, #0
 80005a4:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0U;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80005a6:	4b2f      	ldr	r3, [pc, #188]	; (8000664 <SystemCoreClockUpdate+0xd0>)
 80005a8:	685b      	ldr	r3, [r3, #4]
 80005aa:	f003 030c 	and.w	r3, r3, #12
 80005ae:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	2b08      	cmp	r3, #8
 80005b4:	d011      	beq.n	80005da <SystemCoreClockUpdate+0x46>
 80005b6:	68fb      	ldr	r3, [r7, #12]
 80005b8:	2b08      	cmp	r3, #8
 80005ba:	d83a      	bhi.n	8000632 <SystemCoreClockUpdate+0x9e>
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d003      	beq.n	80005ca <SystemCoreClockUpdate+0x36>
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	2b04      	cmp	r3, #4
 80005c6:	d004      	beq.n	80005d2 <SystemCoreClockUpdate+0x3e>
 80005c8:	e033      	b.n	8000632 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00U:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80005ca:	4b27      	ldr	r3, [pc, #156]	; (8000668 <SystemCoreClockUpdate+0xd4>)
 80005cc:	4a27      	ldr	r2, [pc, #156]	; (800066c <SystemCoreClockUpdate+0xd8>)
 80005ce:	601a      	str	r2, [r3, #0]
      break;
 80005d0:	e033      	b.n	800063a <SystemCoreClockUpdate+0xa6>
    case 0x04U:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80005d2:	4b25      	ldr	r3, [pc, #148]	; (8000668 <SystemCoreClockUpdate+0xd4>)
 80005d4:	4a25      	ldr	r2, [pc, #148]	; (800066c <SystemCoreClockUpdate+0xd8>)
 80005d6:	601a      	str	r2, [r3, #0]
      break;
 80005d8:	e02f      	b.n	800063a <SystemCoreClockUpdate+0xa6>
    case 0x08U:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80005da:	4b22      	ldr	r3, [pc, #136]	; (8000664 <SystemCoreClockUpdate+0xd0>)
 80005dc:	685b      	ldr	r3, [r3, #4]
 80005de:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80005e2:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80005e4:	4b1f      	ldr	r3, [pc, #124]	; (8000664 <SystemCoreClockUpdate+0xd0>)
 80005e6:	685b      	ldr	r3, [r3, #4]
 80005e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005ec:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18U) + 2U;
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	0c9b      	lsrs	r3, r3, #18
 80005f2:	3302      	adds	r3, #2
 80005f4:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00U)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d106      	bne.n	800060a <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	4a1c      	ldr	r2, [pc, #112]	; (8000670 <SystemCoreClockUpdate+0xdc>)
 8000600:	fb02 f303 	mul.w	r3, r2, r3
 8000604:	4a18      	ldr	r2, [pc, #96]	; (8000668 <SystemCoreClockUpdate+0xd4>)
 8000606:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8000608:	e017      	b.n	800063a <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800060a:	4b16      	ldr	r3, [pc, #88]	; (8000664 <SystemCoreClockUpdate+0xd0>)
 800060c:	685b      	ldr	r3, [r3, #4]
 800060e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000612:	2b00      	cmp	r3, #0
 8000614:	d006      	beq.n	8000624 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
 8000616:	68bb      	ldr	r3, [r7, #8]
 8000618:	4a15      	ldr	r2, [pc, #84]	; (8000670 <SystemCoreClockUpdate+0xdc>)
 800061a:	fb02 f303 	mul.w	r3, r2, r3
 800061e:	4a12      	ldr	r2, [pc, #72]	; (8000668 <SystemCoreClockUpdate+0xd4>)
 8000620:	6013      	str	r3, [r2, #0]
      break;
 8000622:	e00a      	b.n	800063a <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	4a11      	ldr	r2, [pc, #68]	; (800066c <SystemCoreClockUpdate+0xd8>)
 8000628:	fb02 f303 	mul.w	r3, r2, r3
 800062c:	4a0e      	ldr	r2, [pc, #56]	; (8000668 <SystemCoreClockUpdate+0xd4>)
 800062e:	6013      	str	r3, [r2, #0]
      break;
 8000630:	e003      	b.n	800063a <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8000632:	4b0d      	ldr	r3, [pc, #52]	; (8000668 <SystemCoreClockUpdate+0xd4>)
 8000634:	4a0d      	ldr	r2, [pc, #52]	; (800066c <SystemCoreClockUpdate+0xd8>)
 8000636:	601a      	str	r2, [r3, #0]
      break;
 8000638:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 800063a:	4b0a      	ldr	r3, [pc, #40]	; (8000664 <SystemCoreClockUpdate+0xd0>)
 800063c:	685b      	ldr	r3, [r3, #4]
 800063e:	091b      	lsrs	r3, r3, #4
 8000640:	f003 030f 	and.w	r3, r3, #15
 8000644:	4a0b      	ldr	r2, [pc, #44]	; (8000674 <SystemCoreClockUpdate+0xe0>)
 8000646:	5cd3      	ldrb	r3, [r2, r3]
 8000648:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 800064a:	4b07      	ldr	r3, [pc, #28]	; (8000668 <SystemCoreClockUpdate+0xd4>)
 800064c:	681a      	ldr	r2, [r3, #0]
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	fa22 f303 	lsr.w	r3, r2, r3
 8000654:	4a04      	ldr	r2, [pc, #16]	; (8000668 <SystemCoreClockUpdate+0xd4>)
 8000656:	6013      	str	r3, [r2, #0]
}
 8000658:	bf00      	nop
 800065a:	3714      	adds	r7, #20
 800065c:	46bd      	mov	sp, r7
 800065e:	bc80      	pop	{r7}
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	40021000 	.word	0x40021000
 8000668:	20000000 	.word	0x20000000
 800066c:	007a1200 	.word	0x007a1200
 8000670:	003d0900 	.word	0x003d0900
 8000674:	08001f1c 	.word	0x08001f1c

08000678 <BME280_tmpr>:
 */



int32_t BME280_tmpr(void)
{
 8000678:	b480      	push	{r7}
 800067a:	b087      	sub	sp, #28
 800067c:	af00      	add	r7, sp, #0

	int32_t adc_T, var1, var2, T;
	uint16_t dig_T1;
	int16_t dig_T2, dig_T3;

	adc_T = (((int32_t)buf_adc[3])<<16) + (((int32_t)buf_adc[4])<<8) + (int32_t)buf_adc[5];
 800067e:	4b30      	ldr	r3, [pc, #192]	; (8000740 <BME280_tmpr+0xc8>)
 8000680:	78db      	ldrb	r3, [r3, #3]
 8000682:	041a      	lsls	r2, r3, #16
 8000684:	4b2e      	ldr	r3, [pc, #184]	; (8000740 <BME280_tmpr+0xc8>)
 8000686:	791b      	ldrb	r3, [r3, #4]
 8000688:	021b      	lsls	r3, r3, #8
 800068a:	4413      	add	r3, r2
 800068c:	4a2c      	ldr	r2, [pc, #176]	; (8000740 <BME280_tmpr+0xc8>)
 800068e:	7952      	ldrb	r2, [r2, #5]
 8000690:	4413      	add	r3, r2
 8000692:	617b      	str	r3, [r7, #20]
	adc_T &= 0x00FFFFFF;
 8000694:	697b      	ldr	r3, [r7, #20]
 8000696:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800069a:	617b      	str	r3, [r7, #20]
	adc_T >>= 4;
 800069c:	697b      	ldr	r3, [r7, #20]
 800069e:	111b      	asrs	r3, r3, #4
 80006a0:	617b      	str	r3, [r7, #20]

	dig_T1 = (uint16_t)buf_calib01_25[0] + (((uint16_t)buf_calib01_25[1])<<8);
 80006a2:	4b28      	ldr	r3, [pc, #160]	; (8000744 <BME280_tmpr+0xcc>)
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	b29a      	uxth	r2, r3
 80006a8:	4b26      	ldr	r3, [pc, #152]	; (8000744 <BME280_tmpr+0xcc>)
 80006aa:	785b      	ldrb	r3, [r3, #1]
 80006ac:	b29b      	uxth	r3, r3
 80006ae:	021b      	lsls	r3, r3, #8
 80006b0:	b29b      	uxth	r3, r3
 80006b2:	4413      	add	r3, r2
 80006b4:	827b      	strh	r3, [r7, #18]
	dig_T2 = (uint16_t)buf_calib01_25[2] + (((uint16_t)buf_calib01_25[3])<<8);
 80006b6:	4b23      	ldr	r3, [pc, #140]	; (8000744 <BME280_tmpr+0xcc>)
 80006b8:	789b      	ldrb	r3, [r3, #2]
 80006ba:	b29a      	uxth	r2, r3
 80006bc:	4b21      	ldr	r3, [pc, #132]	; (8000744 <BME280_tmpr+0xcc>)
 80006be:	78db      	ldrb	r3, [r3, #3]
 80006c0:	b29b      	uxth	r3, r3
 80006c2:	021b      	lsls	r3, r3, #8
 80006c4:	b29b      	uxth	r3, r3
 80006c6:	4413      	add	r3, r2
 80006c8:	b29b      	uxth	r3, r3
 80006ca:	823b      	strh	r3, [r7, #16]
	dig_T3 = (uint16_t)buf_calib01_25[4] + (((uint16_t)buf_calib01_25[5])<<8);
 80006cc:	4b1d      	ldr	r3, [pc, #116]	; (8000744 <BME280_tmpr+0xcc>)
 80006ce:	791b      	ldrb	r3, [r3, #4]
 80006d0:	b29a      	uxth	r2, r3
 80006d2:	4b1c      	ldr	r3, [pc, #112]	; (8000744 <BME280_tmpr+0xcc>)
 80006d4:	795b      	ldrb	r3, [r3, #5]
 80006d6:	b29b      	uxth	r3, r3
 80006d8:	021b      	lsls	r3, r3, #8
 80006da:	b29b      	uxth	r3, r3
 80006dc:	4413      	add	r3, r2
 80006de:	b29b      	uxth	r3, r3
 80006e0:	81fb      	strh	r3, [r7, #14]

	var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
 80006e2:	697b      	ldr	r3, [r7, #20]
 80006e4:	10da      	asrs	r2, r3, #3
 80006e6:	8a7b      	ldrh	r3, [r7, #18]
 80006e8:	005b      	lsls	r3, r3, #1
 80006ea:	1ad3      	subs	r3, r2, r3
 80006ec:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80006f0:	fb02 f303 	mul.w	r3, r2, r3
 80006f4:	12db      	asrs	r3, r3, #11
 80006f6:	60bb      	str	r3, [r7, #8]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1))) >> 12) *
 80006f8:	697b      	ldr	r3, [r7, #20]
 80006fa:	111a      	asrs	r2, r3, #4
 80006fc:	8a7b      	ldrh	r3, [r7, #18]
 80006fe:	1ad3      	subs	r3, r2, r3
 8000700:	697a      	ldr	r2, [r7, #20]
 8000702:	1111      	asrs	r1, r2, #4
 8000704:	8a7a      	ldrh	r2, [r7, #18]
 8000706:	1a8a      	subs	r2, r1, r2
 8000708:	fb02 f303 	mul.w	r3, r2, r3
 800070c:	131b      	asrs	r3, r3, #12
			((int32_t)dig_T3)) >> 14;
 800070e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1))) >> 12) *
 8000712:	fb02 f303 	mul.w	r3, r2, r3
 8000716:	139b      	asrs	r3, r3, #14
 8000718:	607b      	str	r3, [r7, #4]
	t_fine = var1 + var2;
 800071a:	68ba      	ldr	r2, [r7, #8]
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	4413      	add	r3, r2
 8000720:	4a09      	ldr	r2, [pc, #36]	; (8000748 <BME280_tmpr+0xd0>)
 8000722:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 8000724:	4b08      	ldr	r3, [pc, #32]	; (8000748 <BME280_tmpr+0xd0>)
 8000726:	681a      	ldr	r2, [r3, #0]
 8000728:	4613      	mov	r3, r2
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	4413      	add	r3, r2
 800072e:	3380      	adds	r3, #128	; 0x80
 8000730:	121b      	asrs	r3, r3, #8
 8000732:	603b      	str	r3, [r7, #0]
	return T;
 8000734:	683b      	ldr	r3, [r7, #0]

}
 8000736:	4618      	mov	r0, r3
 8000738:	371c      	adds	r7, #28
 800073a:	46bd      	mov	sp, r7
 800073c:	bc80      	pop	{r7}
 800073e:	4770      	bx	lr
 8000740:	200000b0 	.word	0x200000b0
 8000744:	20000094 	.word	0x20000094
 8000748:	200000c0 	.word	0x200000c0

0800074c <BME280_hum>:

int32_t BME280_hum(void)
{
 800074c:	b480      	push	{r7}
 800074e:	b087      	sub	sp, #28
 8000750:	af00      	add	r7, sp, #0
	int32_t v_x1_u32r, adc_H;
	uint8_t dig_H1, dig_H3;
	int16_t dig_H2, dig_H4, dig_H5;
	int8_t dig_H6;

	adc_H = ((int32_t)buf_adc[6]<<8) + (int32_t)buf_adc[7];
 8000752:	4b43      	ldr	r3, [pc, #268]	; (8000860 <BME280_hum+0x114>)
 8000754:	799b      	ldrb	r3, [r3, #6]
 8000756:	021b      	lsls	r3, r3, #8
 8000758:	4a41      	ldr	r2, [pc, #260]	; (8000860 <BME280_hum+0x114>)
 800075a:	79d2      	ldrb	r2, [r2, #7]
 800075c:	4413      	add	r3, r2
 800075e:	617b      	str	r3, [r7, #20]

	dig_H1 = buf_calib01_25[24];
 8000760:	4b40      	ldr	r3, [pc, #256]	; (8000864 <BME280_hum+0x118>)
 8000762:	7e1b      	ldrb	r3, [r3, #24]
 8000764:	74fb      	strb	r3, [r7, #19]
	dig_H2 = (int16_t)buf_calib26_32[0] + (((int16_t)buf_calib26_32[1])<<8);
 8000766:	4b40      	ldr	r3, [pc, #256]	; (8000868 <BME280_hum+0x11c>)
 8000768:	781b      	ldrb	r3, [r3, #0]
 800076a:	b29a      	uxth	r2, r3
 800076c:	4b3e      	ldr	r3, [pc, #248]	; (8000868 <BME280_hum+0x11c>)
 800076e:	785b      	ldrb	r3, [r3, #1]
 8000770:	b29b      	uxth	r3, r3
 8000772:	021b      	lsls	r3, r3, #8
 8000774:	b29b      	uxth	r3, r3
 8000776:	4413      	add	r3, r2
 8000778:	b29b      	uxth	r3, r3
 800077a:	823b      	strh	r3, [r7, #16]
	dig_H3 = buf_calib26_32[2];
 800077c:	4b3a      	ldr	r3, [pc, #232]	; (8000868 <BME280_hum+0x11c>)
 800077e:	789b      	ldrb	r3, [r3, #2]
 8000780:	73fb      	strb	r3, [r7, #15]
	dig_H4 = (((int16_t)buf_calib26_32[3])<<4) + (((int16_t)buf_calib26_32[4])&0x0F);
 8000782:	4b39      	ldr	r3, [pc, #228]	; (8000868 <BME280_hum+0x11c>)
 8000784:	78db      	ldrb	r3, [r3, #3]
 8000786:	b29b      	uxth	r3, r3
 8000788:	011b      	lsls	r3, r3, #4
 800078a:	b29a      	uxth	r2, r3
 800078c:	4b36      	ldr	r3, [pc, #216]	; (8000868 <BME280_hum+0x11c>)
 800078e:	791b      	ldrb	r3, [r3, #4]
 8000790:	b29b      	uxth	r3, r3
 8000792:	f003 030f 	and.w	r3, r3, #15
 8000796:	b29b      	uxth	r3, r3
 8000798:	4413      	add	r3, r2
 800079a:	b29b      	uxth	r3, r3
 800079c:	81bb      	strh	r3, [r7, #12]
	dig_H5 = (((int16_t)buf_calib26_32[4])>>4) + (((int16_t)buf_calib26_32[5])<<4);
 800079e:	4b32      	ldr	r3, [pc, #200]	; (8000868 <BME280_hum+0x11c>)
 80007a0:	791b      	ldrb	r3, [r3, #4]
 80007a2:	091b      	lsrs	r3, r3, #4
 80007a4:	b2db      	uxtb	r3, r3
 80007a6:	b29a      	uxth	r2, r3
 80007a8:	4b2f      	ldr	r3, [pc, #188]	; (8000868 <BME280_hum+0x11c>)
 80007aa:	795b      	ldrb	r3, [r3, #5]
 80007ac:	b29b      	uxth	r3, r3
 80007ae:	011b      	lsls	r3, r3, #4
 80007b0:	b29b      	uxth	r3, r3
 80007b2:	4413      	add	r3, r2
 80007b4:	b29b      	uxth	r3, r3
 80007b6:	817b      	strh	r3, [r7, #10]
	dig_H6 = buf_calib26_32[6];
 80007b8:	4b2b      	ldr	r3, [pc, #172]	; (8000868 <BME280_hum+0x11c>)
 80007ba:	799b      	ldrb	r3, [r3, #6]
 80007bc:	727b      	strb	r3, [r7, #9]

	v_x1_u32r = (t_fine - ((int32_t)76800));
 80007be:	4b2b      	ldr	r3, [pc, #172]	; (800086c <BME280_hum+0x120>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 80007c6:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) * v_x1_u32r)) +
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	039a      	lsls	r2, r3, #14
 80007cc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80007d0:	051b      	lsls	r3, r3, #20
 80007d2:	1ad2      	subs	r2, r2, r3
 80007d4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80007d8:	6879      	ldr	r1, [r7, #4]
 80007da:	fb01 f303 	mul.w	r3, r1, r3
 80007de:	1ad3      	subs	r3, r2, r3
 80007e0:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
			((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)dig_H6)) >> 10) * (((v_x1_u32r *
 80007e4:	13db      	asrs	r3, r3, #15
 80007e6:	f997 2009 	ldrsb.w	r2, [r7, #9]
 80007ea:	6879      	ldr	r1, [r7, #4]
 80007ec:	fb01 f202 	mul.w	r2, r1, r2
 80007f0:	1292      	asrs	r2, r2, #10
			((int32_t)dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 80007f2:	7bf9      	ldrb	r1, [r7, #15]
			((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)dig_H6)) >> 10) * (((v_x1_u32r *
 80007f4:	6878      	ldr	r0, [r7, #4]
 80007f6:	fb00 f101 	mul.w	r1, r0, r1
			((int32_t)dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 80007fa:	12c9      	asrs	r1, r1, #11
 80007fc:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
			((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)dig_H6)) >> 10) * (((v_x1_u32r *
 8000800:	fb01 f202 	mul.w	r2, r1, r2
			((int32_t)dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 8000804:	1292      	asrs	r2, r2, #10
 8000806:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
			((int32_t)dig_H2) + 8192) >> 14));
 800080a:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
			((int32_t)dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 800080e:	fb01 f202 	mul.w	r2, r1, r2
			((int32_t)dig_H2) + 8192) >> 14));
 8000812:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8000816:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) * v_x1_u32r)) +
 8000818:	fb02 f303 	mul.w	r3, r2, r3
 800081c:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) * ((int32_t)dig_H1)) >> 4));
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	13db      	asrs	r3, r3, #15
 8000822:	687a      	ldr	r2, [r7, #4]
 8000824:	13d2      	asrs	r2, r2, #15
 8000826:	fb02 f303 	mul.w	r3, r2, r3
 800082a:	11db      	asrs	r3, r3, #7
 800082c:	7cfa      	ldrb	r2, [r7, #19]
 800082e:	fb02 f303 	mul.w	r3, r2, r3
 8000832:	111b      	asrs	r3, r3, #4
 8000834:	687a      	ldr	r2, [r7, #4]
 8000836:	1ad3      	subs	r3, r2, r3
 8000838:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8000840:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8000848:	bfa8      	it	ge
 800084a:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 800084e:	607b      	str	r3, [r7, #4]
	return (uint32_t)(v_x1_u32r>>12);
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	131b      	asrs	r3, r3, #12

}
 8000854:	4618      	mov	r0, r3
 8000856:	371c      	adds	r7, #28
 8000858:	46bd      	mov	sp, r7
 800085a:	bc80      	pop	{r7}
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	200000b0 	.word	0x200000b0
 8000864:	20000094 	.word	0x20000094
 8000868:	200000b8 	.word	0x200000b8
 800086c:	200000c0 	.word	0x200000c0

08000870 <BME280_press>:

uint32_t BME280_press(void)
{
 8000870:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000874:	b09e      	sub	sp, #120	; 0x78
 8000876:	af00      	add	r7, sp, #0

	int32_t adc_P;
	uint16_t dig_P1;
	int16_t dig_P2, dig_P3, dig_P4, dig_P5, dig_P6, dig_P7, dig_P8, dig_P9;

	adc_P = (((int32_t)buf_adc[0])<<16) + (((int32_t)buf_adc[1])<<8) + (int32_t)buf_adc[2];
 8000878:	4ba4      	ldr	r3, [pc, #656]	; (8000b0c <BME280_press+0x29c>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	041a      	lsls	r2, r3, #16
 800087e:	4ba3      	ldr	r3, [pc, #652]	; (8000b0c <BME280_press+0x29c>)
 8000880:	785b      	ldrb	r3, [r3, #1]
 8000882:	021b      	lsls	r3, r3, #8
 8000884:	441a      	add	r2, r3
 8000886:	4ba1      	ldr	r3, [pc, #644]	; (8000b0c <BME280_press+0x29c>)
 8000888:	789b      	ldrb	r3, [r3, #2]
 800088a:	4413      	add	r3, r2
 800088c:	677b      	str	r3, [r7, #116]	; 0x74
	adc_P &= 0x00FFFFFF;
 800088e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000890:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000894:	677b      	str	r3, [r7, #116]	; 0x74
	adc_P >>= 4;
 8000896:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000898:	111b      	asrs	r3, r3, #4
 800089a:	677b      	str	r3, [r7, #116]	; 0x74

	dig_P1 = (uint16_t)buf_calib01_25[6] + (((uint16_t)buf_calib01_25[7])<<8);
 800089c:	4b9c      	ldr	r3, [pc, #624]	; (8000b10 <BME280_press+0x2a0>)
 800089e:	799b      	ldrb	r3, [r3, #6]
 80008a0:	b29a      	uxth	r2, r3
 80008a2:	4b9b      	ldr	r3, [pc, #620]	; (8000b10 <BME280_press+0x2a0>)
 80008a4:	79db      	ldrb	r3, [r3, #7]
 80008a6:	b29b      	uxth	r3, r3
 80008a8:	021b      	lsls	r3, r3, #8
 80008aa:	b29b      	uxth	r3, r3
 80008ac:	4413      	add	r3, r2
 80008ae:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	dig_P2 = (uint16_t)buf_calib01_25[8] + (((uint16_t)buf_calib01_25[9])<<8);
 80008b2:	4b97      	ldr	r3, [pc, #604]	; (8000b10 <BME280_press+0x2a0>)
 80008b4:	7a1b      	ldrb	r3, [r3, #8]
 80008b6:	b29a      	uxth	r2, r3
 80008b8:	4b95      	ldr	r3, [pc, #596]	; (8000b10 <BME280_press+0x2a0>)
 80008ba:	7a5b      	ldrb	r3, [r3, #9]
 80008bc:	b29b      	uxth	r3, r3
 80008be:	021b      	lsls	r3, r3, #8
 80008c0:	b29b      	uxth	r3, r3
 80008c2:	4413      	add	r3, r2
 80008c4:	b29b      	uxth	r3, r3
 80008c6:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	dig_P3 = (uint16_t)buf_calib01_25[10] + (((uint16_t)buf_calib01_25[11])<<8);
 80008ca:	4b91      	ldr	r3, [pc, #580]	; (8000b10 <BME280_press+0x2a0>)
 80008cc:	7a9b      	ldrb	r3, [r3, #10]
 80008ce:	b29a      	uxth	r2, r3
 80008d0:	4b8f      	ldr	r3, [pc, #572]	; (8000b10 <BME280_press+0x2a0>)
 80008d2:	7adb      	ldrb	r3, [r3, #11]
 80008d4:	b29b      	uxth	r3, r3
 80008d6:	021b      	lsls	r3, r3, #8
 80008d8:	b29b      	uxth	r3, r3
 80008da:	4413      	add	r3, r2
 80008dc:	b29b      	uxth	r3, r3
 80008de:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	dig_P4 = (uint16_t)buf_calib01_25[12] + (((uint16_t)buf_calib01_25[13])<<8);
 80008e2:	4b8b      	ldr	r3, [pc, #556]	; (8000b10 <BME280_press+0x2a0>)
 80008e4:	7b1b      	ldrb	r3, [r3, #12]
 80008e6:	b29a      	uxth	r2, r3
 80008e8:	4b89      	ldr	r3, [pc, #548]	; (8000b10 <BME280_press+0x2a0>)
 80008ea:	7b5b      	ldrb	r3, [r3, #13]
 80008ec:	b29b      	uxth	r3, r3
 80008ee:	021b      	lsls	r3, r3, #8
 80008f0:	b29b      	uxth	r3, r3
 80008f2:	4413      	add	r3, r2
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
	dig_P5 = (uint16_t)buf_calib01_25[14] + (((uint16_t)buf_calib01_25[15])<<8);
 80008fa:	4b85      	ldr	r3, [pc, #532]	; (8000b10 <BME280_press+0x2a0>)
 80008fc:	7b9b      	ldrb	r3, [r3, #14]
 80008fe:	b29a      	uxth	r2, r3
 8000900:	4b83      	ldr	r3, [pc, #524]	; (8000b10 <BME280_press+0x2a0>)
 8000902:	7bdb      	ldrb	r3, [r3, #15]
 8000904:	b29b      	uxth	r3, r3
 8000906:	021b      	lsls	r3, r3, #8
 8000908:	b29b      	uxth	r3, r3
 800090a:	4413      	add	r3, r2
 800090c:	b29b      	uxth	r3, r3
 800090e:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
	dig_P6 = (uint16_t)buf_calib01_25[16] + (((uint16_t)buf_calib01_25[17])<<8);
 8000912:	4b7f      	ldr	r3, [pc, #508]	; (8000b10 <BME280_press+0x2a0>)
 8000914:	7c1b      	ldrb	r3, [r3, #16]
 8000916:	b29a      	uxth	r2, r3
 8000918:	4b7d      	ldr	r3, [pc, #500]	; (8000b10 <BME280_press+0x2a0>)
 800091a:	7c5b      	ldrb	r3, [r3, #17]
 800091c:	b29b      	uxth	r3, r3
 800091e:	021b      	lsls	r3, r3, #8
 8000920:	b29b      	uxth	r3, r3
 8000922:	4413      	add	r3, r2
 8000924:	b29b      	uxth	r3, r3
 8000926:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
	dig_P7 = (uint16_t)buf_calib01_25[18] + (((uint16_t)buf_calib01_25[19])<<8);
 800092a:	4b79      	ldr	r3, [pc, #484]	; (8000b10 <BME280_press+0x2a0>)
 800092c:	7c9b      	ldrb	r3, [r3, #18]
 800092e:	b29a      	uxth	r2, r3
 8000930:	4b77      	ldr	r3, [pc, #476]	; (8000b10 <BME280_press+0x2a0>)
 8000932:	7cdb      	ldrb	r3, [r3, #19]
 8000934:	b29b      	uxth	r3, r3
 8000936:	021b      	lsls	r3, r3, #8
 8000938:	b29b      	uxth	r3, r3
 800093a:	4413      	add	r3, r2
 800093c:	b29b      	uxth	r3, r3
 800093e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	dig_P8 = (uint16_t)buf_calib01_25[20] + (((uint16_t)buf_calib01_25[21])<<8);
 8000942:	4b73      	ldr	r3, [pc, #460]	; (8000b10 <BME280_press+0x2a0>)
 8000944:	7d1b      	ldrb	r3, [r3, #20]
 8000946:	b29a      	uxth	r2, r3
 8000948:	4b71      	ldr	r3, [pc, #452]	; (8000b10 <BME280_press+0x2a0>)
 800094a:	7d5b      	ldrb	r3, [r3, #21]
 800094c:	b29b      	uxth	r3, r3
 800094e:	021b      	lsls	r3, r3, #8
 8000950:	b29b      	uxth	r3, r3
 8000952:	4413      	add	r3, r2
 8000954:	b29b      	uxth	r3, r3
 8000956:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	dig_P9 = (uint16_t)buf_calib01_25[22] + (((uint16_t)buf_calib01_25[23])<<8);
 800095a:	4b6d      	ldr	r3, [pc, #436]	; (8000b10 <BME280_press+0x2a0>)
 800095c:	7d9b      	ldrb	r3, [r3, #22]
 800095e:	b29a      	uxth	r2, r3
 8000960:	4b6b      	ldr	r3, [pc, #428]	; (8000b10 <BME280_press+0x2a0>)
 8000962:	7ddb      	ldrb	r3, [r3, #23]
 8000964:	b29b      	uxth	r3, r3
 8000966:	021b      	lsls	r3, r3, #8
 8000968:	b29b      	uxth	r3, r3
 800096a:	4413      	add	r3, r2
 800096c:	b29b      	uxth	r3, r3
 800096e:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62

	int64_t var1, var2, p;
	var1 = ((int64_t)t_fine) - 128000;
 8000972:	4b68      	ldr	r3, [pc, #416]	; (8000b14 <BME280_press+0x2a4>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	461a      	mov	r2, r3
 8000978:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800097c:	f5b2 30fa 	subs.w	r0, r2, #128000	; 0x1f400
 8000980:	f143 31ff 	adc.w	r1, r3, #4294967295
 8000984:	e9c7 0116 	strd	r0, r1, [r7, #88]	; 0x58
	var2 = var1 * var1 * (int64_t)dig_P6;
 8000988:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800098a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800098c:	fb03 f102 	mul.w	r1, r3, r2
 8000990:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000992:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000994:	fb03 f302 	mul.w	r3, r3, r2
 8000998:	18ca      	adds	r2, r1, r3
 800099a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800099c:	fba3 0103 	umull	r0, r1, r3, r3
 80009a0:	1853      	adds	r3, r2, r1
 80009a2:	4619      	mov	r1, r3
 80009a4:	f9b7 2068 	ldrsh.w	r2, [r7, #104]	; 0x68
 80009a8:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80009ac:	fb02 f501 	mul.w	r5, r2, r1
 80009b0:	fb00 f403 	mul.w	r4, r0, r3
 80009b4:	442c      	add	r4, r5
 80009b6:	fba0 2302 	umull	r2, r3, r0, r2
 80009ba:	18e1      	adds	r1, r4, r3
 80009bc:	460b      	mov	r3, r1
 80009be:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 80009c2:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 80009c6:	f9b7 206a 	ldrsh.w	r2, [r7, #106]	; 0x6a
 80009ca:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80009ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80009d0:	fb03 f001 	mul.w	r0, r3, r1
 80009d4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80009d6:	fb02 f101 	mul.w	r1, r2, r1
 80009da:	4408      	add	r0, r1
 80009dc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80009de:	fba1 2302 	umull	r2, r3, r1, r2
 80009e2:	18c1      	adds	r1, r0, r3
 80009e4:	460b      	mov	r3, r1
 80009e6:	f04f 0000 	mov.w	r0, #0
 80009ea:	f04f 0100 	mov.w	r1, #0
 80009ee:	0459      	lsls	r1, r3, #17
 80009f0:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 80009f4:	0450      	lsls	r0, r2, #17
 80009f6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80009fa:	eb12 0800 	adds.w	r8, r2, r0
 80009fe:	eb43 0901 	adc.w	r9, r3, r1
 8000a02:	e9c7 8914 	strd	r8, r9, [r7, #80]	; 0x50
	var2 = var2 + (((int64_t)dig_P4)<<35);
 8000a06:	f9b7 206c 	ldrsh.w	r2, [r7, #108]	; 0x6c
 8000a0a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000a0e:	f04f 0000 	mov.w	r0, #0
 8000a12:	f04f 0100 	mov.w	r1, #0
 8000a16:	00d1      	lsls	r1, r2, #3
 8000a18:	2000      	movs	r0, #0
 8000a1a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8000a1e:	1814      	adds	r4, r2, r0
 8000a20:	61bc      	str	r4, [r7, #24]
 8000a22:	414b      	adcs	r3, r1
 8000a24:	61fb      	str	r3, [r7, #28]
 8000a26:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8000a2a:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 8000a2e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000a30:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000a32:	fb03 f102 	mul.w	r1, r3, r2
 8000a36:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000a38:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000a3a:	fb03 f302 	mul.w	r3, r3, r2
 8000a3e:	18ca      	adds	r2, r1, r3
 8000a40:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000a42:	fba3 0103 	umull	r0, r1, r3, r3
 8000a46:	1853      	adds	r3, r2, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	f9b7 206e 	ldrsh.w	r2, [r7, #110]	; 0x6e
 8000a4e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000a52:	fb02 f501 	mul.w	r5, r2, r1
 8000a56:	fb00 f403 	mul.w	r4, r0, r3
 8000a5a:	442c      	add	r4, r5
 8000a5c:	fba0 2302 	umull	r2, r3, r0, r2
 8000a60:	18e1      	adds	r1, r4, r3
 8000a62:	460b      	mov	r3, r1
 8000a64:	f04f 0800 	mov.w	r8, #0
 8000a68:	f04f 0900 	mov.w	r9, #0
 8000a6c:	ea4f 2812 	mov.w	r8, r2, lsr #8
 8000a70:	ea48 6803 	orr.w	r8, r8, r3, lsl #24
 8000a74:	ea4f 2923 	mov.w	r9, r3, asr #8
 8000a78:	f9b7 2070 	ldrsh.w	r2, [r7, #112]	; 0x70
 8000a7c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000a80:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8000a82:	fb03 f001 	mul.w	r0, r3, r1
 8000a86:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8000a88:	fb02 f101 	mul.w	r1, r2, r1
 8000a8c:	1844      	adds	r4, r0, r1
 8000a8e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8000a90:	fba1 0102 	umull	r0, r1, r1, r2
 8000a94:	1863      	adds	r3, r4, r1
 8000a96:	4619      	mov	r1, r3
 8000a98:	f04f 0200 	mov.w	r2, #0
 8000a9c:	f04f 0300 	mov.w	r3, #0
 8000aa0:	030b      	lsls	r3, r1, #12
 8000aa2:	ea43 5310 	orr.w	r3, r3, r0, lsr #20
 8000aa6:	0302      	lsls	r2, r0, #12
 8000aa8:	eb18 0102 	adds.w	r1, r8, r2
 8000aac:	6139      	str	r1, [r7, #16]
 8000aae:	eb49 0303 	adc.w	r3, r9, r3
 8000ab2:	617b      	str	r3, [r7, #20]
 8000ab4:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8000ab8:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 8000abc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8000ac0:	1c11      	adds	r1, r2, #0
 8000ac2:	6439      	str	r1, [r7, #64]	; 0x40
 8000ac4:	f543 4300 	adc.w	r3, r3, #32768	; 0x8000
 8000ac8:	647b      	str	r3, [r7, #68]	; 0x44
 8000aca:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 8000ace:	f04f 0300 	mov.w	r3, #0
 8000ad2:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8000ad6:	4629      	mov	r1, r5
 8000ad8:	fb02 f001 	mul.w	r0, r2, r1
 8000adc:	4621      	mov	r1, r4
 8000ade:	fb01 f103 	mul.w	r1, r1, r3
 8000ae2:	4401      	add	r1, r0
 8000ae4:	4620      	mov	r0, r4
 8000ae6:	fba0 2302 	umull	r2, r3, r0, r2
 8000aea:	4419      	add	r1, r3
 8000aec:	460b      	mov	r3, r1
 8000aee:	f04f 0000 	mov.w	r0, #0
 8000af2:	f04f 0100 	mov.w	r1, #0
 8000af6:	1058      	asrs	r0, r3, #1
 8000af8:	17d9      	asrs	r1, r3, #31
 8000afa:	e9c7 0116 	strd	r0, r1, [r7, #88]	; 0x58
	if (var1 == 0)
 8000afe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8000b02:	4313      	orrs	r3, r2
 8000b04:	d108      	bne.n	8000b18 <BME280_press+0x2a8>
	{
	return 0; // avoid exception caused by division by zero
 8000b06:	2300      	movs	r3, #0
 8000b08:	e0e2      	b.n	8000cd0 <BME280_press+0x460>
 8000b0a:	bf00      	nop
 8000b0c:	200000b0 	.word	0x200000b0
 8000b10:	20000094 	.word	0x20000094
 8000b14:	200000c0 	.word	0x200000c0
	}
	p = 1048576-adc_P;
 8000b18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000b1a:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8000b1e:	461a      	mov	r2, r3
 8000b20:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000b24:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	p = (((p<<31)-var2)*3125)/var1;
 8000b28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000b2a:	105b      	asrs	r3, r3, #1
 8000b2c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000b2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000b30:	07db      	lsls	r3, r3, #31
 8000b32:	63bb      	str	r3, [r7, #56]	; 0x38
 8000b34:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8000b38:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 8000b3c:	4621      	mov	r1, r4
 8000b3e:	ebb1 0a02 	subs.w	sl, r1, r2
 8000b42:	4629      	mov	r1, r5
 8000b44:	eb61 0b03 	sbc.w	fp, r1, r3
 8000b48:	4652      	mov	r2, sl
 8000b4a:	465b      	mov	r3, fp
 8000b4c:	1891      	adds	r1, r2, r2
 8000b4e:	60b9      	str	r1, [r7, #8]
 8000b50:	415b      	adcs	r3, r3
 8000b52:	60fb      	str	r3, [r7, #12]
 8000b54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000b58:	eb12 020a 	adds.w	r2, r2, sl
 8000b5c:	eb43 030b 	adc.w	r3, r3, fp
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	f04f 0100 	mov.w	r1, #0
 8000b68:	0199      	lsls	r1, r3, #6
 8000b6a:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8000b6e:	0190      	lsls	r0, r2, #6
 8000b70:	1812      	adds	r2, r2, r0
 8000b72:	eb41 0303 	adc.w	r3, r1, r3
 8000b76:	f04f 0000 	mov.w	r0, #0
 8000b7a:	f04f 0100 	mov.w	r1, #0
 8000b7e:	0099      	lsls	r1, r3, #2
 8000b80:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000b84:	0090      	lsls	r0, r2, #2
 8000b86:	4602      	mov	r2, r0
 8000b88:	460b      	mov	r3, r1
 8000b8a:	eb12 020a 	adds.w	r2, r2, sl
 8000b8e:	eb43 030b 	adc.w	r3, r3, fp
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	f04f 0100 	mov.w	r1, #0
 8000b9a:	0099      	lsls	r1, r3, #2
 8000b9c:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000ba0:	0090      	lsls	r0, r2, #2
 8000ba2:	4602      	mov	r2, r0
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	eb12 010a 	adds.w	r1, r2, sl
 8000baa:	6339      	str	r1, [r7, #48]	; 0x30
 8000bac:	eb43 030b 	adc.w	r3, r3, fp
 8000bb0:	637b      	str	r3, [r7, #52]	; 0x34
 8000bb2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8000bb6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8000bba:	f7ff fad9 	bl	8000170 <__aeabi_ldivmod>
 8000bbe:	4602      	mov	r2, r0
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 8000bc6:	f9b7 0062 	ldrsh.w	r0, [r7, #98]	; 0x62
 8000bca:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8000bce:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8000bd2:	f04f 0200 	mov.w	r2, #0
 8000bd6:	f04f 0300 	mov.w	r3, #0
 8000bda:	0b62      	lsrs	r2, r4, #13
 8000bdc:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 8000be0:	136b      	asrs	r3, r5, #13
 8000be2:	fb02 f501 	mul.w	r5, r2, r1
 8000be6:	fb00 f403 	mul.w	r4, r0, r3
 8000bea:	442c      	add	r4, r5
 8000bec:	fba0 0102 	umull	r0, r1, r0, r2
 8000bf0:	1863      	adds	r3, r4, r1
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8000bf8:	f04f 0200 	mov.w	r2, #0
 8000bfc:	f04f 0300 	mov.w	r3, #0
 8000c00:	0b62      	lsrs	r2, r4, #13
 8000c02:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 8000c06:	136b      	asrs	r3, r5, #13
 8000c08:	fb02 f501 	mul.w	r5, r2, r1
 8000c0c:	fb00 f403 	mul.w	r4, r0, r3
 8000c10:	442c      	add	r4, r5
 8000c12:	fba0 0102 	umull	r0, r1, r0, r2
 8000c16:	1863      	adds	r3, r4, r1
 8000c18:	4619      	mov	r1, r3
 8000c1a:	f04f 0200 	mov.w	r2, #0
 8000c1e:	f04f 0300 	mov.w	r3, #0
 8000c22:	0e42      	lsrs	r2, r0, #25
 8000c24:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8000c28:	164b      	asrs	r3, r1, #25
 8000c2a:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	var2 = (((int64_t)dig_P8) * p) >> 19;
 8000c2e:	f9b7 2064 	ldrsh.w	r2, [r7, #100]	; 0x64
 8000c32:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000c36:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8000c38:	fb03 f001 	mul.w	r0, r3, r1
 8000c3c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8000c3e:	fb02 f101 	mul.w	r1, r2, r1
 8000c42:	1844      	adds	r4, r0, r1
 8000c44:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8000c46:	fba1 0102 	umull	r0, r1, r1, r2
 8000c4a:	1863      	adds	r3, r4, r1
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	f04f 0200 	mov.w	r2, #0
 8000c52:	f04f 0300 	mov.w	r3, #0
 8000c56:	0cc2      	lsrs	r2, r0, #19
 8000c58:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8000c5c:	14cb      	asrs	r3, r1, #19
 8000c5e:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 8000c62:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8000c66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8000c6a:	1884      	adds	r4, r0, r2
 8000c6c:	62bc      	str	r4, [r7, #40]	; 0x28
 8000c6e:	eb41 0303 	adc.w	r3, r1, r3
 8000c72:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000c74:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8000c78:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8000c7c:	4621      	mov	r1, r4
 8000c7e:	1889      	adds	r1, r1, r2
 8000c80:	6239      	str	r1, [r7, #32]
 8000c82:	4629      	mov	r1, r5
 8000c84:	eb43 0101 	adc.w	r1, r3, r1
 8000c88:	6279      	str	r1, [r7, #36]	; 0x24
 8000c8a:	f04f 0000 	mov.w	r0, #0
 8000c8e:	f04f 0100 	mov.w	r1, #0
 8000c92:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8000c96:	4623      	mov	r3, r4
 8000c98:	0a18      	lsrs	r0, r3, #8
 8000c9a:	462b      	mov	r3, r5
 8000c9c:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000ca0:	462b      	mov	r3, r5
 8000ca2:	1219      	asrs	r1, r3, #8
 8000ca4:	f9b7 4066 	ldrsh.w	r4, [r7, #102]	; 0x66
 8000ca8:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8000cac:	f04f 0200 	mov.w	r2, #0
 8000cb0:	f04f 0300 	mov.w	r3, #0
 8000cb4:	012b      	lsls	r3, r5, #4
 8000cb6:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8000cba:	0122      	lsls	r2, r4, #4
 8000cbc:	1884      	adds	r4, r0, r2
 8000cbe:	603c      	str	r4, [r7, #0]
 8000cc0:	eb41 0303 	adc.w	r3, r1, r3
 8000cc4:	607b      	str	r3, [r7, #4]
 8000cc6:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000cca:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	return (uint32_t)p;
 8000cce:	6cbb      	ldr	r3, [r7, #72]	; 0x48

}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3778      	adds	r7, #120	; 0x78
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000cda:	bf00      	nop

08000cdc <BME280_init>:

void BME280_init(I2C_TypeDef* I2C)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b084      	sub	sp, #16
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
	uint8_t data;

	//set filter and stby duration
	data = 0b10000000;	//set  stby duration 500ms
 8000ce4:	2380      	movs	r3, #128	; 0x80
 8000ce6:	73fb      	strb	r3, [r7, #15]
	I2C_write_1b(I2C, BME280_ADDRESS, CONFIG_BME, data);
 8000ce8:	7bfb      	ldrb	r3, [r7, #15]
 8000cea:	22f5      	movs	r2, #245	; 0xf5
 8000cec:	21ec      	movs	r1, #236	; 0xec
 8000cee:	6878      	ldr	r0, [r7, #4]
 8000cf0:	f000 f9ac 	bl	800104c <I2C_write_1b>

	//normal mode launch
	data = 0b00000001;	//set humidity oversampling *1
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	73fb      	strb	r3, [r7, #15]
	I2C_write_1b(I2C, BME280_ADDRESS, CTRL_HUM, data);
 8000cf8:	7bfb      	ldrb	r3, [r7, #15]
 8000cfa:	22f2      	movs	r2, #242	; 0xf2
 8000cfc:	21ec      	movs	r1, #236	; 0xec
 8000cfe:	6878      	ldr	r0, [r7, #4]
 8000d00:	f000 f9a4 	bl	800104c <I2C_write_1b>
	data = 0b00100111;	//set temperature and pressure oversampling both *1 and turn on normal mode
 8000d04:	2327      	movs	r3, #39	; 0x27
 8000d06:	73fb      	strb	r3, [r7, #15]
	I2C_write_1b(I2C, BME280_ADDRESS, CTRL_MEAS, data);
 8000d08:	7bfb      	ldrb	r3, [r7, #15]
 8000d0a:	22f4      	movs	r2, #244	; 0xf4
 8000d0c:	21ec      	movs	r1, #236	; 0xec
 8000d0e:	6878      	ldr	r0, [r7, #4]
 8000d10:	f000 f99c 	bl	800104c <I2C_write_1b>

}
 8000d14:	bf00      	nop
 8000d16:	3710      	adds	r7, #16
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <BME280_read>:
	//delay?

}

void BME280_read(I2C_TypeDef* I2C, int32_t* ptmpr, int32_t* phum, uint32_t* ppress)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af02      	add	r7, sp, #8
 8000d22:	60f8      	str	r0, [r7, #12]
 8000d24:	60b9      	str	r1, [r7, #8]
 8000d26:	607a      	str	r2, [r7, #4]
 8000d28:	603b      	str	r3, [r7, #0]
	delay_ms(1); //without delays not working
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	f000 f89e 	bl	8000e6c <delay_ms>
	I2C_read_n_b(I2C, BME280_ADDRESS, PRESS_MSB, 8, buf_adc);
 8000d30:	4b18      	ldr	r3, [pc, #96]	; (8000d94 <BME280_read+0x78>)
 8000d32:	9300      	str	r3, [sp, #0]
 8000d34:	2308      	movs	r3, #8
 8000d36:	22f7      	movs	r2, #247	; 0xf7
 8000d38:	21ec      	movs	r1, #236	; 0xec
 8000d3a:	68f8      	ldr	r0, [r7, #12]
 8000d3c:	f000 f9ea 	bl	8001114 <I2C_read_n_b>
	delay_ms(1);
 8000d40:	2001      	movs	r0, #1
 8000d42:	f000 f893 	bl	8000e6c <delay_ms>
	I2C_read_n_b(I2C, BME280_ADDRESS, CALIB_01, 25, buf_calib01_25);
 8000d46:	4b14      	ldr	r3, [pc, #80]	; (8000d98 <BME280_read+0x7c>)
 8000d48:	9300      	str	r3, [sp, #0]
 8000d4a:	2319      	movs	r3, #25
 8000d4c:	2288      	movs	r2, #136	; 0x88
 8000d4e:	21ec      	movs	r1, #236	; 0xec
 8000d50:	68f8      	ldr	r0, [r7, #12]
 8000d52:	f000 f9df 	bl	8001114 <I2C_read_n_b>
	delay_ms(1);
 8000d56:	2001      	movs	r0, #1
 8000d58:	f000 f888 	bl	8000e6c <delay_ms>
	I2C_read_n_b(I2C, BME280_ADDRESS, CALIB_26, 8, buf_calib26_32);
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	; (8000d9c <BME280_read+0x80>)
 8000d5e:	9300      	str	r3, [sp, #0]
 8000d60:	2308      	movs	r3, #8
 8000d62:	22e1      	movs	r2, #225	; 0xe1
 8000d64:	21ec      	movs	r1, #236	; 0xec
 8000d66:	68f8      	ldr	r0, [r7, #12]
 8000d68:	f000 f9d4 	bl	8001114 <I2C_read_n_b>
	xfprintf(Debug_out, " %ld.%ld hPa      ", press / 25600, press % 25600);
	//USART_Tx(USART_2, (uint8_t*)buf_usb);
	
#endif // DEBUG_MODE
	
	*ptmpr = BME280_tmpr();
 8000d6c:	f7ff fc84 	bl	8000678 <BME280_tmpr>
 8000d70:	4602      	mov	r2, r0
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	601a      	str	r2, [r3, #0]
	*phum = BME280_hum();
 8000d76:	f7ff fce9 	bl	800074c <BME280_hum>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	601a      	str	r2, [r3, #0]
	*ppress = BME280_press();
 8000d80:	f7ff fd76 	bl	8000870 <BME280_press>
 8000d84:	4602      	mov	r2, r0
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	601a      	str	r2, [r3, #0]
}
 8000d8a:	bf00      	nop
 8000d8c:	3710      	adds	r7, #16
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	200000b0 	.word	0x200000b0
 8000d98:	20000094 	.word	0x20000094
 8000d9c:	200000b8 	.word	0x200000b8

08000da0 <delay_init>:
uint16_t	psc_ms, psc_us;
TIM_TypeDef	*timx;


void	delay_init(TIM_TypeDef * tim)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
	timx = tim;
 8000da8:	4a29      	ldr	r2, [pc, #164]	; (8000e50 <delay_init+0xb0>)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	6013      	str	r3, [r2, #0]
	if(timx==TIM2)
 8000dae:	4b28      	ldr	r3, [pc, #160]	; (8000e50 <delay_init+0xb0>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000db6:	d105      	bne.n	8000dc4 <delay_init+0x24>
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000db8:	4b26      	ldr	r3, [pc, #152]	; (8000e54 <delay_init+0xb4>)
 8000dba:	69db      	ldr	r3, [r3, #28]
 8000dbc:	4a25      	ldr	r2, [pc, #148]	; (8000e54 <delay_init+0xb4>)
 8000dbe:	f043 0301 	orr.w	r3, r3, #1
 8000dc2:	61d3      	str	r3, [r2, #28]

	timx->CR1 |= TIM_CR1_OPM;
 8000dc4:	4b22      	ldr	r3, [pc, #136]	; (8000e50 <delay_init+0xb0>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	4b21      	ldr	r3, [pc, #132]	; (8000e50 <delay_init+0xb0>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f042 0208 	orr.w	r2, r2, #8
 8000dd2:	601a      	str	r2, [r3, #0]
	SystemCoreClockUpdate();
 8000dd4:	f7ff fbde 	bl	8000594 <SystemCoreClockUpdate>
	psc_ms = SystemCoreClock/10/1000 - 1;			//system clock must be < 650MHz
 8000dd8:	4b1f      	ldr	r3, [pc, #124]	; (8000e58 <delay_init+0xb8>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a1f      	ldr	r2, [pc, #124]	; (8000e5c <delay_init+0xbc>)
 8000dde:	fba2 2303 	umull	r2, r3, r2, r3
 8000de2:	0b5b      	lsrs	r3, r3, #13
 8000de4:	b29b      	uxth	r3, r3
 8000de6:	3b01      	subs	r3, #1
 8000de8:	b29a      	uxth	r2, r3
 8000dea:	4b1d      	ldr	r3, [pc, #116]	; (8000e60 <delay_init+0xc0>)
 8000dec:	801a      	strh	r2, [r3, #0]
	psc_us = SystemCoreClock/1000000 - 1;
 8000dee:	4b1a      	ldr	r3, [pc, #104]	; (8000e58 <delay_init+0xb8>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a1c      	ldr	r2, [pc, #112]	; (8000e64 <delay_init+0xc4>)
 8000df4:	fba2 2303 	umull	r2, r3, r2, r3
 8000df8:	0c9b      	lsrs	r3, r3, #18
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	3b01      	subs	r3, #1
 8000dfe:	b29a      	uxth	r2, r3
 8000e00:	4b19      	ldr	r3, [pc, #100]	; (8000e68 <delay_init+0xc8>)
 8000e02:	801a      	strh	r2, [r3, #0]
	timx->EGR |= TIM_EGR_UG;
 8000e04:	4b12      	ldr	r3, [pc, #72]	; (8000e50 <delay_init+0xb0>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	695a      	ldr	r2, [r3, #20]
 8000e0a:	4b11      	ldr	r3, [pc, #68]	; (8000e50 <delay_init+0xb0>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f042 0201 	orr.w	r2, r2, #1
 8000e12:	615a      	str	r2, [r3, #20]
	while( !(timx->SR & TIM_SR_UIF) )
 8000e14:	bf00      	nop
 8000e16:	4b0e      	ldr	r3, [pc, #56]	; (8000e50 <delay_init+0xb0>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	691b      	ldr	r3, [r3, #16]
 8000e1c:	f003 0301 	and.w	r3, r3, #1
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d0f8      	beq.n	8000e16 <delay_init+0x76>
		;
	timx->SR &= ~TIM_SR_UIF;
 8000e24:	4b0a      	ldr	r3, [pc, #40]	; (8000e50 <delay_init+0xb0>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	691a      	ldr	r2, [r3, #16]
 8000e2a:	4b09      	ldr	r3, [pc, #36]	; (8000e50 <delay_init+0xb0>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f022 0201 	bic.w	r2, r2, #1
 8000e32:	611a      	str	r2, [r3, #16]
	while( timx->SR & TIM_SR_UIF )
 8000e34:	bf00      	nop
 8000e36:	4b06      	ldr	r3, [pc, #24]	; (8000e50 <delay_init+0xb0>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	691b      	ldr	r3, [r3, #16]
 8000e3c:	f003 0301 	and.w	r3, r3, #1
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d1f8      	bne.n	8000e36 <delay_init+0x96>
		;
}
 8000e44:	bf00      	nop
 8000e46:	bf00      	nop
 8000e48:	3708      	adds	r7, #8
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	200000c8 	.word	0x200000c8
 8000e54:	40021000 	.word	0x40021000
 8000e58:	20000000 	.word	0x20000000
 8000e5c:	d1b71759 	.word	0xd1b71759
 8000e60:	200000c6 	.word	0x200000c6
 8000e64:	431bde83 	.word	0x431bde83
 8000e68:	200000c4 	.word	0x200000c4

08000e6c <delay_ms>:

void	delay_ms(uint16_t ms)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b083      	sub	sp, #12
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	4603      	mov	r3, r0
 8000e74:	80fb      	strh	r3, [r7, #6]
	timx->PSC = psc_ms;
 8000e76:	4b25      	ldr	r3, [pc, #148]	; (8000f0c <delay_ms+0xa0>)
 8000e78:	881a      	ldrh	r2, [r3, #0]
 8000e7a:	4b25      	ldr	r3, [pc, #148]	; (8000f10 <delay_ms+0xa4>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	629a      	str	r2, [r3, #40]	; 0x28
	timx->EGR |= TIM_EGR_UG;
 8000e80:	4b23      	ldr	r3, [pc, #140]	; (8000f10 <delay_ms+0xa4>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	695a      	ldr	r2, [r3, #20]
 8000e86:	4b22      	ldr	r3, [pc, #136]	; (8000f10 <delay_ms+0xa4>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f042 0201 	orr.w	r2, r2, #1
 8000e8e:	615a      	str	r2, [r3, #20]
	while( !(timx->SR & TIM_SR_UIF) )
 8000e90:	bf00      	nop
 8000e92:	4b1f      	ldr	r3, [pc, #124]	; (8000f10 <delay_ms+0xa4>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	691b      	ldr	r3, [r3, #16]
 8000e98:	f003 0301 	and.w	r3, r3, #1
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d0f8      	beq.n	8000e92 <delay_ms+0x26>
		;
	timx->SR &= ~TIM_SR_UIF;
 8000ea0:	4b1b      	ldr	r3, [pc, #108]	; (8000f10 <delay_ms+0xa4>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	691a      	ldr	r2, [r3, #16]
 8000ea6:	4b1a      	ldr	r3, [pc, #104]	; (8000f10 <delay_ms+0xa4>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f022 0201 	bic.w	r2, r2, #1
 8000eae:	611a      	str	r2, [r3, #16]
	while( timx->SR & TIM_SR_UIF )
 8000eb0:	bf00      	nop
 8000eb2:	4b17      	ldr	r3, [pc, #92]	; (8000f10 <delay_ms+0xa4>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	691b      	ldr	r3, [r3, #16]
 8000eb8:	f003 0301 	and.w	r3, r3, #1
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d1f8      	bne.n	8000eb2 <delay_ms+0x46>
		;
	timx->ARR = ms*10;
 8000ec0:	88fa      	ldrh	r2, [r7, #6]
 8000ec2:	4613      	mov	r3, r2
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	4413      	add	r3, r2
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	461a      	mov	r2, r3
 8000ecc:	4b10      	ldr	r3, [pc, #64]	; (8000f10 <delay_ms+0xa4>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	62da      	str	r2, [r3, #44]	; 0x2c
	timx->CR1 |= TIM_CR1_CEN;
 8000ed2:	4b0f      	ldr	r3, [pc, #60]	; (8000f10 <delay_ms+0xa4>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	4b0d      	ldr	r3, [pc, #52]	; (8000f10 <delay_ms+0xa4>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f042 0201 	orr.w	r2, r2, #1
 8000ee0:	601a      	str	r2, [r3, #0]
	while( !(timx->SR & TIM_SR_UIF) )
 8000ee2:	bf00      	nop
 8000ee4:	4b0a      	ldr	r3, [pc, #40]	; (8000f10 <delay_ms+0xa4>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	691b      	ldr	r3, [r3, #16]
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d0f8      	beq.n	8000ee4 <delay_ms+0x78>
		;
	timx->SR &= ~TIM_SR_UIF;
 8000ef2:	4b07      	ldr	r3, [pc, #28]	; (8000f10 <delay_ms+0xa4>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	691a      	ldr	r2, [r3, #16]
 8000ef8:	4b05      	ldr	r3, [pc, #20]	; (8000f10 <delay_ms+0xa4>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f022 0201 	bic.w	r2, r2, #1
 8000f00:	611a      	str	r2, [r3, #16]
}
 8000f02:	bf00      	nop
 8000f04:	370c      	adds	r7, #12
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bc80      	pop	{r7}
 8000f0a:	4770      	bx	lr
 8000f0c:	200000c6 	.word	0x200000c6
 8000f10:	200000c8 	.word	0x200000c8

08000f14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	db0b      	blt.n	8000f3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	f003 021f 	and.w	r2, r3, #31
 8000f2c:	4906      	ldr	r1, [pc, #24]	; (8000f48 <__NVIC_EnableIRQ+0x34>)
 8000f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f32:	095b      	lsrs	r3, r3, #5
 8000f34:	2001      	movs	r0, #1
 8000f36:	fa00 f202 	lsl.w	r2, r0, r2
 8000f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f3e:	bf00      	nop
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bc80      	pop	{r7}
 8000f46:	4770      	bx	lr
 8000f48:	e000e100 	.word	0xe000e100

08000f4c <hc12_init>:
#include "delay.h"



void	hc12_init(USART_TypeDef* USART)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
	//PA11 - output push-pull 10MHz (SET_pin) for HC-12
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8000f54:	4b10      	ldr	r3, [pc, #64]	; (8000f98 <hc12_init+0x4c>)
 8000f56:	699b      	ldr	r3, [r3, #24]
 8000f58:	4a0f      	ldr	r2, [pc, #60]	; (8000f98 <hc12_init+0x4c>)
 8000f5a:	f043 0304 	orr.w	r3, r3, #4
 8000f5e:	6193      	str	r3, [r2, #24]
	GPIOA->CRH &= ~GPIO_CRH_CNF11_0;
 8000f60:	4b0e      	ldr	r3, [pc, #56]	; (8000f9c <hc12_init+0x50>)
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	4a0d      	ldr	r2, [pc, #52]	; (8000f9c <hc12_init+0x50>)
 8000f66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000f6a:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= GPIO_CRH_MODE11_0;
 8000f6c:	4b0b      	ldr	r3, [pc, #44]	; (8000f9c <hc12_init+0x50>)
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	4a0a      	ldr	r2, [pc, #40]	; (8000f9c <hc12_init+0x50>)
 8000f72:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f76:	6053      	str	r3, [r2, #4]
	GPIOA->BSRR |= SET_pin_set;
 8000f78:	4b08      	ldr	r3, [pc, #32]	; (8000f9c <hc12_init+0x50>)
 8000f7a:	691b      	ldr	r3, [r3, #16]
 8000f7c:	4a07      	ldr	r2, [pc, #28]	; (8000f9c <hc12_init+0x50>)
 8000f7e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f82:	6113      	str	r3, [r2, #16]

	USART_init(USART);
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f000 f993 	bl	80012b0 <USART_init>

	NVIC_EnableIRQ(USART1_IRQn);
 8000f8a:	2025      	movs	r0, #37	; 0x25
 8000f8c:	f7ff ffc2 	bl	8000f14 <__NVIC_EnableIRQ>
}
 8000f90:	bf00      	nop
 8000f92:	3708      	adds	r7, #8
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40021000 	.word	0x40021000
 8000f9c:	40010800 	.word	0x40010800

08000fa0 <I2C_init>:


#ifdef STM32F103C8T6

void	I2C_init(I2C_TypeDef* I2C)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
	RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;
 8000fa8:	4b24      	ldr	r3, [pc, #144]	; (800103c <I2C_init+0x9c>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	4a23      	ldr	r2, [pc, #140]	; (800103c <I2C_init+0x9c>)
 8000fae:	f043 0308 	orr.w	r3, r3, #8
 8000fb2:	6193      	str	r3, [r2, #24]
	
	if(I2C==I2C1)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	4a22      	ldr	r2, [pc, #136]	; (8001040 <I2C_init+0xa0>)
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	d10c      	bne.n	8000fd6 <I2C_init+0x36>
	{
		RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8000fbc:	4b1f      	ldr	r3, [pc, #124]	; (800103c <I2C_init+0x9c>)
 8000fbe:	69db      	ldr	r3, [r3, #28]
 8000fc0:	4a1e      	ldr	r2, [pc, #120]	; (800103c <I2C_init+0x9c>)
 8000fc2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000fc6:	61d3      	str	r3, [r2, #28]
		//I2C1 GPIO config: PB6 - SCL, PB7 - SDA (alternate func open drain  50MHz)
		GPIOB->CRL |= GPIO_CRL_MODE6 | GPIO_CRL_CNF6_1 | GPIO_CRL_MODE7 | GPIO_CRL_CNF7_1;
 8000fc8:	4b1e      	ldr	r3, [pc, #120]	; (8001044 <I2C_init+0xa4>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a1d      	ldr	r2, [pc, #116]	; (8001044 <I2C_init+0xa4>)
 8000fce:	f043 433b 	orr.w	r3, r3, #3137339392	; 0xbb000000
 8000fd2:	6013      	str	r3, [r2, #0]
 8000fd4:	e00f      	b.n	8000ff6 <I2C_init+0x56>
	}
	else if(I2C==I2C2)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a1b      	ldr	r2, [pc, #108]	; (8001048 <I2C_init+0xa8>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d10b      	bne.n	8000ff6 <I2C_init+0x56>
	{
		RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 8000fde:	4b17      	ldr	r3, [pc, #92]	; (800103c <I2C_init+0x9c>)
 8000fe0:	69db      	ldr	r3, [r3, #28]
 8000fe2:	4a16      	ldr	r2, [pc, #88]	; (800103c <I2C_init+0x9c>)
 8000fe4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000fe8:	61d3      	str	r3, [r2, #28]
		//I2C1 GPIO config: PB10 - SCL, PB11 - SDA (alternate func open drain  50MHz)
		GPIOB->CRH |= GPIO_CRH_MODE10 | GPIO_CRH_CNF10_1 | GPIO_CRH_MODE11 | GPIO_CRH_CNF11_1;
 8000fea:	4b16      	ldr	r3, [pc, #88]	; (8001044 <I2C_init+0xa4>)
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	4a15      	ldr	r2, [pc, #84]	; (8001044 <I2C_init+0xa4>)
 8000ff0:	f443 433b 	orr.w	r3, r3, #47872	; 0xbb00
 8000ff4:	6053      	str	r3, [r2, #4]
	}

	I2C->CR1 |= I2C_CR1_ACK;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	601a      	str	r2, [r3, #0]
	I2C->CR2 |= I2C_CR2_FREQ_3;		//8MHz periph clk frequency
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	f043 0208 	orr.w	r2, r3, #8
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	605a      	str	r2, [r3, #4]
	I2C->CCR |= 0x0028;			//for I2C speed 100kHz on 8MHz periph clock
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	69db      	ldr	r3, [r3, #28]
 8001012:	f043 0228 	orr.w	r2, r3, #40	; 0x28
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	61da      	str	r2, [r3, #28]
	I2C->TRISE |= 0x0009;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6a1b      	ldr	r3, [r3, #32]
 800101e:	f043 0209 	orr.w	r2, r3, #9
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	621a      	str	r2, [r3, #32]
	I2C->CR1 |= I2C_CR1_PE;			//periph enable
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f043 0201 	orr.w	r2, r3, #1
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	601a      	str	r2, [r3, #0]
}
 8001032:	bf00      	nop
 8001034:	370c      	adds	r7, #12
 8001036:	46bd      	mov	sp, r7
 8001038:	bc80      	pop	{r7}
 800103a:	4770      	bx	lr
 800103c:	40021000 	.word	0x40021000
 8001040:	40005400 	.word	0x40005400
 8001044:	40010c00 	.word	0x40010c00
 8001048:	40005800 	.word	0x40005800

0800104c <I2C_write_1b>:

void	I2C_write_1b(I2C_TypeDef* I2C, uint8_t address_slv, uint8_t address_reg, uint8_t data)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	4608      	mov	r0, r1
 8001056:	4611      	mov	r1, r2
 8001058:	461a      	mov	r2, r3
 800105a:	4603      	mov	r3, r0
 800105c:	70fb      	strb	r3, [r7, #3]
 800105e:	460b      	mov	r3, r1
 8001060:	70bb      	strb	r3, [r7, #2]
 8001062:	4613      	mov	r3, r2
 8001064:	707b      	strb	r3, [r7, #1]
	uint32_t tmp32;
	
		//check BUSY
	while(I2C->SR2 & I2C_SR2_BUSY)
 8001066:	e014      	b.n	8001092 <I2C_write_1b+0x46>
	{
		I2C->CR1 |= I2C_CR1_SWRST;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	601a      	str	r2, [r3, #0]
		delay_ms(10);
 8001074:	200a      	movs	r0, #10
 8001076:	f7ff fef9 	bl	8000e6c <delay_ms>
	#ifdef	DEBUG_I2C
		USART_Tx(USART_2, (uint8_t*)" I2C (write_1b) busy ");
		//delay here
	#endif	//DEBUG_I2C
		I2C->CR1 &= ~I2C_CR1_SWRST;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	601a      	str	r2, [r3, #0]
		//delay
		I2C_init(I2C);
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f7ff ff8a 	bl	8000fa0 <I2C_init>
		delay_ms(10);
 800108c:	200a      	movs	r0, #10
 800108e:	f7ff feed 	bl	8000e6c <delay_ms>
	while(I2C->SR2 & I2C_SR2_BUSY)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	699b      	ldr	r3, [r3, #24]
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	2b00      	cmp	r3, #0
 800109c:	d1e4      	bne.n	8001068 <I2C_write_1b+0x1c>
	}

	I2C->CR1 |= I2C_CR1_START;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	601a      	str	r2, [r3, #0]
	while (!(I2C->SR1 & I2C_SR1_SB)) ;
 80010aa:	bf00      	nop
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	695b      	ldr	r3, [r3, #20]
 80010b0:	f003 0301 	and.w	r3, r3, #1
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d0f9      	beq.n	80010ac <I2C_write_1b+0x60>
	I2C->DR = address_slv;
 80010b8:	78fa      	ldrb	r2, [r7, #3]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	611a      	str	r2, [r3, #16]

	while (!(I2C->SR1 & I2C_SR1_ADDR)) ;
 80010be:	bf00      	nop
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	695b      	ldr	r3, [r3, #20]
 80010c4:	f003 0302 	and.w	r3, r3, #2
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d0f9      	beq.n	80010c0 <I2C_write_1b+0x74>
	tmp32 = I2C->SR1;	//clear
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	695b      	ldr	r3, [r3, #20]
 80010d0:	60fb      	str	r3, [r7, #12]
	(void)	tmp32;		//ADDR
	tmp32 = I2C->SR2;	//flag
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	699b      	ldr	r3, [r3, #24]
 80010d6:	60fb      	str	r3, [r7, #12]
	(void)	tmp32;		//

	I2C->DR = address_reg;
 80010d8:	78ba      	ldrb	r2, [r7, #2]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	611a      	str	r2, [r3, #16]
	while (!(I2C->SR1 & I2C_SR1_BTF)) ;
 80010de:	bf00      	nop
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	695b      	ldr	r3, [r3, #20]
 80010e4:	f003 0304 	and.w	r3, r3, #4
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d0f9      	beq.n	80010e0 <I2C_write_1b+0x94>
	I2C->DR = data;
 80010ec:	787a      	ldrb	r2, [r7, #1]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	611a      	str	r2, [r3, #16]
	while (!(I2C->SR1 & I2C_SR1_BTF)) ;
 80010f2:	bf00      	nop
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	695b      	ldr	r3, [r3, #20]
 80010f8:	f003 0304 	and.w	r3, r3, #4
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d0f9      	beq.n	80010f4 <I2C_write_1b+0xa8>

	I2C->CR1 |= I2C_CR1_STOP;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	601a      	str	r2, [r3, #0]
}
 800110c:	bf00      	nop
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <I2C_read_n_b>:

void	I2C_read_n_b(I2C_TypeDef* I2C, uint8_t address_slv, uint8_t address_1st_reg, uint8_t num_of_bytes, uint8_t* buf_Rx)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	4608      	mov	r0, r1
 800111e:	4611      	mov	r1, r2
 8001120:	461a      	mov	r2, r3
 8001122:	4603      	mov	r3, r0
 8001124:	70fb      	strb	r3, [r7, #3]
 8001126:	460b      	mov	r3, r1
 8001128:	70bb      	strb	r3, [r7, #2]
 800112a:	4613      	mov	r3, r2
 800112c:	707b      	strb	r3, [r7, #1]
	uint8_t adr, j=0;
 800112e:	2300      	movs	r3, #0
 8001130:	75fb      	strb	r3, [r7, #23]
	uint32_t tmp32;
	
	//check BUSY
	while(I2C->SR2 & I2C_SR2_BUSY)
 8001132:	e00e      	b.n	8001152 <I2C_read_n_b+0x3e>
#ifdef	DEBUG_I2C
		USART_Tx(USART_2, (uint8_t*)" I2Cx (read_n_b) is busy ");
		//delay here
#endif	//DEBUG_I2C

		I2C->CR1 |= I2C_CR1_SWRST;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	601a      	str	r2, [r3, #0]
		//delay
		I2C->CR1 &= ~I2C_CR1_SWRST;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	601a      	str	r2, [r3, #0]
		//delay
		I2C_init(I2C);
 800114c:	6878      	ldr	r0, [r7, #4]
 800114e:	f7ff ff27 	bl	8000fa0 <I2C_init>
	while(I2C->SR2 & I2C_SR2_BUSY)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	699b      	ldr	r3, [r3, #24]
 8001156:	f003 0302 	and.w	r3, r3, #2
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1ea      	bne.n	8001134 <I2C_read_n_b+0x20>
	}

	I2C->CR1 |= I2C_CR1_START;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	601a      	str	r2, [r3, #0]
	while (!(I2C->SR1 & I2C_SR1_SB)) ;
 800116a:	bf00      	nop
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	695b      	ldr	r3, [r3, #20]
 8001170:	f003 0301 	and.w	r3, r3, #1
 8001174:	2b00      	cmp	r3, #0
 8001176:	d0f9      	beq.n	800116c <I2C_read_n_b+0x58>
	I2C->DR = address_slv;
 8001178:	78fa      	ldrb	r2, [r7, #3]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	611a      	str	r2, [r3, #16]

	while (!(I2C->SR1 & I2C_SR1_ADDR)) ;	//need timeout?
 800117e:	bf00      	nop
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	695b      	ldr	r3, [r3, #20]
 8001184:	f003 0302 	and.w	r3, r3, #2
 8001188:	2b00      	cmp	r3, #0
 800118a:	d0f9      	beq.n	8001180 <I2C_read_n_b+0x6c>
	tmp32 = I2C->SR1;  	//clear
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	695b      	ldr	r3, [r3, #20]
 8001190:	613b      	str	r3, [r7, #16]
	(void)	tmp32;  		//ADDR
	tmp32 = I2C->SR2;  	//flag
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	699b      	ldr	r3, [r3, #24]
 8001196:	613b      	str	r3, [r7, #16]
	(void)	tmp32;  		//

	I2C->DR = address_1st_reg;
 8001198:	78ba      	ldrb	r2, [r7, #2]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	611a      	str	r2, [r3, #16]
	while (!(I2C->SR1 & I2C_SR1_BTF)) ;
 800119e:	bf00      	nop
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	695b      	ldr	r3, [r3, #20]
 80011a4:	f003 0304 	and.w	r3, r3, #4
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d0f9      	beq.n	80011a0 <I2C_read_n_b+0x8c>
	I2C->CR1 |= I2C_CR1_START;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	601a      	str	r2, [r3, #0]
	while (!(I2C->SR1 & I2C_SR1_SB)) ;
 80011b8:	bf00      	nop
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	695b      	ldr	r3, [r3, #20]
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d0f9      	beq.n	80011ba <I2C_read_n_b+0xa6>

	adr = address_slv | 0b00000001; 			//address | receive bit = 1
 80011c6:	78fb      	ldrb	r3, [r7, #3]
 80011c8:	f043 0301 	orr.w	r3, r3, #1
 80011cc:	73fb      	strb	r3, [r7, #15]
	I2C->DR = adr;
 80011ce:	7bfa      	ldrb	r2, [r7, #15]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	611a      	str	r2, [r3, #16]

	while (!(I2C->SR1 & I2C_SR1_ADDR)) ;	//need timeout?
 80011d4:	bf00      	nop
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	695b      	ldr	r3, [r3, #20]
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d0f9      	beq.n	80011d6 <I2C_read_n_b+0xc2>
	tmp32 = I2C->SR1;   	//clear
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	695b      	ldr	r3, [r3, #20]
 80011e6:	613b      	str	r3, [r7, #16]
	(void)	tmp32;   		//ADDR
	tmp32 = I2C->SR2;   	//flag
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	699b      	ldr	r3, [r3, #24]
 80011ec:	613b      	str	r3, [r7, #16]
	(void)	tmp32;   		//

	for(uint8_t i = num_of_bytes ; i > 3 ; i--, j++)
 80011ee:	787b      	ldrb	r3, [r7, #1]
 80011f0:	75bb      	strb	r3, [r7, #22]
 80011f2:	e013      	b.n	800121c <I2C_read_n_b+0x108>
	{
		while (!(I2C->SR1 & I2C_SR1_RXNE)) ;
 80011f4:	bf00      	nop
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	695b      	ldr	r3, [r3, #20]
 80011fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d0f9      	beq.n	80011f6 <I2C_read_n_b+0xe2>
		buf_Rx[j] = I2C->DR;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6919      	ldr	r1, [r3, #16]
 8001206:	7dfb      	ldrb	r3, [r7, #23]
 8001208:	6a3a      	ldr	r2, [r7, #32]
 800120a:	4413      	add	r3, r2
 800120c:	b2ca      	uxtb	r2, r1
 800120e:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = num_of_bytes ; i > 3 ; i--, j++)
 8001210:	7dbb      	ldrb	r3, [r7, #22]
 8001212:	3b01      	subs	r3, #1
 8001214:	75bb      	strb	r3, [r7, #22]
 8001216:	7dfb      	ldrb	r3, [r7, #23]
 8001218:	3301      	adds	r3, #1
 800121a:	75fb      	strb	r3, [r7, #23]
 800121c:	7dbb      	ldrb	r3, [r7, #22]
 800121e:	2b03      	cmp	r3, #3
 8001220:	d8e8      	bhi.n	80011f4 <I2C_read_n_b+0xe0>
	}

	while (!(I2C->SR1 & I2C_SR1_RXNE)) ;
 8001222:	bf00      	nop
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	695b      	ldr	r3, [r3, #20]
 8001228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800122c:	2b00      	cmp	r3, #0
 800122e:	d0f9      	beq.n	8001224 <I2C_read_n_b+0x110>
	while (!(I2C->SR1 & I2C_SR1_BTF)) ;
 8001230:	bf00      	nop
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	f003 0304 	and.w	r3, r3, #4
 800123a:	2b00      	cmp	r3, #0
 800123c:	d0f9      	beq.n	8001232 <I2C_read_n_b+0x11e>
	I2C->CR1 &= ~I2C_CR1_ACK;		//no acknowledge
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	601a      	str	r2, [r3, #0]
	buf_Rx[j++] = I2C->DR;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	691a      	ldr	r2, [r3, #16]
 800124e:	7dfb      	ldrb	r3, [r7, #23]
 8001250:	1c59      	adds	r1, r3, #1
 8001252:	75f9      	strb	r1, [r7, #23]
 8001254:	4619      	mov	r1, r3
 8001256:	6a3b      	ldr	r3, [r7, #32]
 8001258:	440b      	add	r3, r1
 800125a:	b2d2      	uxtb	r2, r2
 800125c:	701a      	strb	r2, [r3, #0]
	I2C->CR1 |= I2C_CR1_STOP;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	601a      	str	r2, [r3, #0]
	buf_Rx[j++] = I2C->DR;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	691a      	ldr	r2, [r3, #16]
 800126e:	7dfb      	ldrb	r3, [r7, #23]
 8001270:	1c59      	adds	r1, r3, #1
 8001272:	75f9      	strb	r1, [r7, #23]
 8001274:	4619      	mov	r1, r3
 8001276:	6a3b      	ldr	r3, [r7, #32]
 8001278:	440b      	add	r3, r1
 800127a:	b2d2      	uxtb	r2, r2
 800127c:	701a      	strb	r2, [r3, #0]
	while (!(I2C->SR1 & I2C_SR1_RXNE)) ;
 800127e:	bf00      	nop
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	695b      	ldr	r3, [r3, #20]
 8001284:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001288:	2b00      	cmp	r3, #0
 800128a:	d0f9      	beq.n	8001280 <I2C_read_n_b+0x16c>
	buf_Rx[j] = I2C->DR;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6919      	ldr	r1, [r3, #16]
 8001290:	7dfb      	ldrb	r3, [r7, #23]
 8001292:	6a3a      	ldr	r2, [r7, #32]
 8001294:	4413      	add	r3, r2
 8001296:	b2ca      	uxtb	r2, r1
 8001298:	701a      	strb	r2, [r3, #0]

	I2C->CR1 |= I2C_CR1_ACK;		//acknowledge
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	601a      	str	r2, [r3, #0]
}
 80012a6:	bf00      	nop
 80012a8:	3718      	adds	r7, #24
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <USART_init>:
#include "stm32_usart.h"



void	USART_init(USART_TypeDef* USART)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
#ifdef STM32F103C8T6
	
	RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;    			//??
 80012b8:	4b25      	ldr	r3, [pc, #148]	; (8001350 <USART_init+0xa0>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	4a24      	ldr	r2, [pc, #144]	; (8001350 <USART_init+0xa0>)
 80012be:	f043 0301 	orr.w	r3, r3, #1
 80012c2:	6193      	str	r3, [r2, #24]
	
	if(USART==USART1)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	4a23      	ldr	r2, [pc, #140]	; (8001354 <USART_init+0xa4>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d114      	bne.n	80012f6 <USART_init+0x46>
	{
		RCC->APB2ENR |= RCC_APB2ENR_USART1EN | RCC_APB2ENR_IOPAEN;
 80012cc:	4b20      	ldr	r3, [pc, #128]	; (8001350 <USART_init+0xa0>)
 80012ce:	699b      	ldr	r3, [r3, #24]
 80012d0:	4a1f      	ldr	r2, [pc, #124]	; (8001350 <USART_init+0xa0>)
 80012d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012d6:	f043 0304 	orr.w	r3, r3, #4
 80012da:	6193      	str	r3, [r2, #24]
		
		//GPIO config: USART1_TX (PA10) - alternate function output push-pull 50MHz
		GPIOA->CRH |= GPIO_CRH_MODE9_0 | GPIO_CRH_MODE9_1 | GPIO_CRH_CNF9_1;
 80012dc:	4b1e      	ldr	r3, [pc, #120]	; (8001358 <USART_init+0xa8>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	4a1d      	ldr	r2, [pc, #116]	; (8001358 <USART_init+0xa8>)
 80012e2:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80012e6:	6053      	str	r3, [r2, #4]
		GPIOA->CRH &= ~GPIO_CRH_CNF9_0;
 80012e8:	4b1b      	ldr	r3, [pc, #108]	; (8001358 <USART_init+0xa8>)
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	4a1a      	ldr	r2, [pc, #104]	; (8001358 <USART_init+0xa8>)
 80012ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80012f2:	6053      	str	r3, [r2, #4]
 80012f4:	e01b      	b.n	800132e <USART_init+0x7e>
		//USART1_RX (PA10) - floating input (reset state)
	}
	else if(USART==USART2)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4a18      	ldr	r2, [pc, #96]	; (800135c <USART_init+0xac>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d117      	bne.n	800132e <USART_init+0x7e>
	{
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 80012fe:	4b14      	ldr	r3, [pc, #80]	; (8001350 <USART_init+0xa0>)
 8001300:	69db      	ldr	r3, [r3, #28]
 8001302:	4a13      	ldr	r2, [pc, #76]	; (8001350 <USART_init+0xa0>)
 8001304:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001308:	61d3      	str	r3, [r2, #28]
		RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 800130a:	4b11      	ldr	r3, [pc, #68]	; (8001350 <USART_init+0xa0>)
 800130c:	699b      	ldr	r3, [r3, #24]
 800130e:	4a10      	ldr	r2, [pc, #64]	; (8001350 <USART_init+0xa0>)
 8001310:	f043 0304 	orr.w	r3, r3, #4
 8001314:	6193      	str	r3, [r2, #24]
		
		//GPIO config: USART1_TX (PA2) - alternate function output push-pull 50MHz
		GPIOA->CRL |= GPIO_CRL_MODE2_0 | GPIO_CRL_MODE2_1 | GPIO_CRL_CNF2_1;
 8001316:	4b10      	ldr	r3, [pc, #64]	; (8001358 <USART_init+0xa8>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a0f      	ldr	r2, [pc, #60]	; (8001358 <USART_init+0xa8>)
 800131c:	f443 6330 	orr.w	r3, r3, #2816	; 0xb00
 8001320:	6013      	str	r3, [r2, #0]
		GPIOA->CRL &= ~GPIO_CRL_CNF2_0;
 8001322:	4b0d      	ldr	r3, [pc, #52]	; (8001358 <USART_init+0xa8>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a0c      	ldr	r2, [pc, #48]	; (8001358 <USART_init+0xa8>)
 8001328:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800132c:	6013      	str	r3, [r2, #0]
		//USART1_RX - (PA3) floating input (reset state)
	}

	#ifdef UART_BAUDRATE_9600
			USART->BRR = 0x0341;       	//baud rate 9600 (if PCLK2=8MHz)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	f240 3241 	movw	r2, #833	; 0x341
 8001334:	609a      	str	r2, [r3, #8]
	#ifdef UART_BAUDRATE_256000
			USART->BRR = 0x001F;        	//baud rate 256000 (if PCLK2=8MHz)
	#endif // UART_BAUDRATE_256000

	//enable interrupt for RX mode
	USART->CR1 |= USART_CR1_UE | USART_CR1_TE | USART_CR1_RE | USART_CR1_RXNEIE;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	68db      	ldr	r3, [r3, #12]
 800133a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800133e:	f043 032c 	orr.w	r3, r3, #44	; 0x2c
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	60d3      	str	r3, [r2, #12]
	
#endif // STM32F103C8T6
}
 8001346:	bf00      	nop
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr
 8001350:	40021000 	.word	0x40021000
 8001354:	40013800 	.word	0x40013800
 8001358:	40010800 	.word	0x40010800
 800135c:	40004400 	.word	0x40004400

08001360 <USART_Tx_byte>:

void	USART_Tx_byte(USART_TypeDef* USART, uint8_t byte)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	460b      	mov	r3, r1
 800136a:	70fb      	strb	r3, [r7, #3]
	//need to wait TXE=1??
	USART->DR = byte;
 800136c:	78fa      	ldrb	r2, [r7, #3]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	605a      	str	r2, [r3, #4]
	while (!(USART->SR & USART_SR_TXE)) ;
 8001372:	bf00      	nop
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800137c:	2b00      	cmp	r3, #0
 800137e:	d0f9      	beq.n	8001374 <USART_Tx_byte+0x14>
}
 8001380:	bf00      	nop
 8001382:	bf00      	nop
 8001384:	370c      	adds	r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	bc80      	pop	{r7}
 800138a:	4770      	bx	lr

0800138c <USART_Tx>:

void	USART_Tx(USART_TypeDef* USART, uint8_t* buf)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 8001396:	2300      	movs	r3, #0
 8001398:	73fb      	strb	r3, [r7, #15]
	
	while (buf[i]) 
 800139a:	e00a      	b.n	80013b2 <USART_Tx+0x26>
		USART_Tx_byte(USART, buf[i++]);
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	1c5a      	adds	r2, r3, #1
 80013a0:	73fa      	strb	r2, [r7, #15]
 80013a2:	461a      	mov	r2, r3
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	4413      	add	r3, r2
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	4619      	mov	r1, r3
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f7ff ffd7 	bl	8001360 <USART_Tx_byte>
	while (buf[i]) 
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
 80013b4:	683a      	ldr	r2, [r7, #0]
 80013b6:	4413      	add	r3, r2
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d1ee      	bne.n	800139c <USART_Tx+0x10>
}
 80013be:	bf00      	nop
 80013c0:	bf00      	nop
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <main>:
 *
 */


int main(void)
{
 80013c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013ca:	b097      	sub	sp, #92	; 0x5c
 80013cc:	af04      	add	r7, sp, #16
	LED_init();
 80013ce:	f000 f8a1 	bl	8001514 <LED_init>
	I2C_init(I2C2);
 80013d2:	4846      	ldr	r0, [pc, #280]	; (80014ec <main+0x124>)
 80013d4:	f7ff fde4 	bl	8000fa0 <I2C_init>
	delay_init(TIM2);
 80013d8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80013dc:	f7ff fce0 	bl	8000da0 <delay_init>
	delay_ms(100);
 80013e0:	2064      	movs	r0, #100	; 0x64
 80013e2:	f7ff fd43 	bl	8000e6c <delay_ms>
	BME280_init(I2C2);
 80013e6:	4841      	ldr	r0, [pc, #260]	; (80014ec <main+0x124>)
 80013e8:	f7ff fc78 	bl	8000cdc <BME280_init>
	hc12_init(USART1);
 80013ec:	4840      	ldr	r0, [pc, #256]	; (80014f0 <main+0x128>)
 80013ee:	f7ff fdad 	bl	8000f4c <hc12_init>


	for(;;)
	{
		GPIOC->BSRR |= LED_green_set;
 80013f2:	4b40      	ldr	r3, [pc, #256]	; (80014f4 <main+0x12c>)
 80013f4:	691b      	ldr	r3, [r3, #16]
 80013f6:	4a3f      	ldr	r2, [pc, #252]	; (80014f4 <main+0x12c>)
 80013f8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80013fc:	6113      	str	r3, [r2, #16]
		delay_ms(500);
 80013fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001402:	f7ff fd33 	bl	8000e6c <delay_ms>
		GPIOC->BSRR |= LED_green_reset;
 8001406:	4b3b      	ldr	r3, [pc, #236]	; (80014f4 <main+0x12c>)
 8001408:	691b      	ldr	r3, [r3, #16]
 800140a:	4a3a      	ldr	r2, [pc, #232]	; (80014f4 <main+0x12c>)
 800140c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001410:	6113      	str	r3, [r2, #16]
		delay_ms(500);
 8001412:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001416:	f7ff fd29 	bl	8000e6c <delay_ms>

		T = 0; H = 0; P = 0;
 800141a:	4b37      	ldr	r3, [pc, #220]	; (80014f8 <main+0x130>)
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	4b36      	ldr	r3, [pc, #216]	; (80014fc <main+0x134>)
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	4b36      	ldr	r3, [pc, #216]	; (8001500 <main+0x138>)
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
		BME280_read(I2C2, &T, &H, &P);
 800142c:	4b34      	ldr	r3, [pc, #208]	; (8001500 <main+0x138>)
 800142e:	4a33      	ldr	r2, [pc, #204]	; (80014fc <main+0x134>)
 8001430:	4931      	ldr	r1, [pc, #196]	; (80014f8 <main+0x130>)
 8001432:	482e      	ldr	r0, [pc, #184]	; (80014ec <main+0x124>)
 8001434:	f7ff fc72 	bl	8000d1c <BME280_read>
		char buffer[60];
		sprintf(buffer, "s%ld.%ld C \n%ld.%ld %% \n%d.%d     \ne", T / 100, (uint32_t)T % 100, \
 8001438:	4b2f      	ldr	r3, [pc, #188]	; (80014f8 <main+0x130>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a31      	ldr	r2, [pc, #196]	; (8001504 <main+0x13c>)
 800143e:	fb82 1203 	smull	r1, r2, r2, r3
 8001442:	1152      	asrs	r2, r2, #5
 8001444:	17db      	asrs	r3, r3, #31
 8001446:	1ad5      	subs	r5, r2, r3
 8001448:	4b2b      	ldr	r3, [pc, #172]	; (80014f8 <main+0x130>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a2d      	ldr	r2, [pc, #180]	; (8001504 <main+0x13c>)
 800144e:	fba2 1203 	umull	r1, r2, r2, r3
 8001452:	0952      	lsrs	r2, r2, #5
 8001454:	2164      	movs	r1, #100	; 0x64
 8001456:	fb01 f202 	mul.w	r2, r1, r2
 800145a:	1a9a      	subs	r2, r3, r2
 800145c:	4b27      	ldr	r3, [pc, #156]	; (80014fc <main+0x134>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	da01      	bge.n	8001468 <main+0xa0>
 8001464:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8001468:	129b      	asrs	r3, r3, #10
 800146a:	461e      	mov	r6, r3
						H / 1024, H % 1024 / 10, (int)(P * 3 / 102400), (int)(P * 3 % 102400 / 1000));
 800146c:	4b23      	ldr	r3, [pc, #140]	; (80014fc <main+0x134>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4259      	negs	r1, r3
 8001472:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001476:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800147a:	bf58      	it	pl
 800147c:	424b      	negpl	r3, r1
		sprintf(buffer, "s%ld.%ld C \n%ld.%ld %% \n%d.%d     \ne", T / 100, (uint32_t)T % 100, \
 800147e:	4922      	ldr	r1, [pc, #136]	; (8001508 <main+0x140>)
 8001480:	fb81 0103 	smull	r0, r1, r1, r3
 8001484:	1089      	asrs	r1, r1, #2
 8001486:	17db      	asrs	r3, r3, #31
 8001488:	1ac8      	subs	r0, r1, r3
						H / 1024, H % 1024 / 10, (int)(P * 3 / 102400), (int)(P * 3 % 102400 / 1000));
 800148a:	4b1d      	ldr	r3, [pc, #116]	; (8001500 <main+0x138>)
 800148c:	6819      	ldr	r1, [r3, #0]
 800148e:	460b      	mov	r3, r1
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	440b      	add	r3, r1
 8001494:	491b      	ldr	r1, [pc, #108]	; (8001504 <main+0x13c>)
 8001496:	fba1 1303 	umull	r1, r3, r1, r3
 800149a:	0bdb      	lsrs	r3, r3, #15
		sprintf(buffer, "s%ld.%ld C \n%ld.%ld %% \n%d.%d     \ne", T / 100, (uint32_t)T % 100, \
 800149c:	607b      	str	r3, [r7, #4]
						H / 1024, H % 1024 / 10, (int)(P * 3 / 102400), (int)(P * 3 % 102400 / 1000));
 800149e:	4b18      	ldr	r3, [pc, #96]	; (8001500 <main+0x138>)
 80014a0:	6819      	ldr	r1, [r3, #0]
 80014a2:	460b      	mov	r3, r1
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	4419      	add	r1, r3
 80014a8:	4b16      	ldr	r3, [pc, #88]	; (8001504 <main+0x13c>)
 80014aa:	fba3 4301 	umull	r4, r3, r3, r1
 80014ae:	0bdb      	lsrs	r3, r3, #15
 80014b0:	f44f 34c8 	mov.w	r4, #102400	; 0x19000
 80014b4:	fb04 f303 	mul.w	r3, r4, r3
 80014b8:	1acb      	subs	r3, r1, r3
 80014ba:	4914      	ldr	r1, [pc, #80]	; (800150c <main+0x144>)
 80014bc:	fba1 1303 	umull	r1, r3, r1, r3
 80014c0:	099b      	lsrs	r3, r3, #6
		sprintf(buffer, "s%ld.%ld C \n%ld.%ld %% \n%d.%d     \ne", T / 100, (uint32_t)T % 100, \
 80014c2:	f107 040c 	add.w	r4, r7, #12
 80014c6:	9303      	str	r3, [sp, #12]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	9302      	str	r3, [sp, #8]
 80014cc:	9001      	str	r0, [sp, #4]
 80014ce:	9600      	str	r6, [sp, #0]
 80014d0:	4613      	mov	r3, r2
 80014d2:	462a      	mov	r2, r5
 80014d4:	490e      	ldr	r1, [pc, #56]	; (8001510 <main+0x148>)
 80014d6:	4620      	mov	r0, r4
 80014d8:	f000 f8c4 	bl	8001664 <siprintf>

//		hc12_info(USART_1);
//		sprintf(buffer, "%ld.%ld C \n", T / 100, (uint32_t)T % 100);
//		USART_Tx(USART1, (uint8_t*)"hello");
		USART_Tx(USART1, (uint8_t*)buffer);
 80014dc:	f107 030c 	add.w	r3, r7, #12
 80014e0:	4619      	mov	r1, r3
 80014e2:	4803      	ldr	r0, [pc, #12]	; (80014f0 <main+0x128>)
 80014e4:	f7ff ff52 	bl	800138c <USART_Tx>
	{
 80014e8:	e783      	b.n	80013f2 <main+0x2a>
 80014ea:	bf00      	nop
 80014ec:	40005800 	.word	0x40005800
 80014f0:	40013800 	.word	0x40013800
 80014f4:	40011000 	.word	0x40011000
 80014f8:	200000cc 	.word	0x200000cc
 80014fc:	200000d0 	.word	0x200000d0
 8001500:	200000d4 	.word	0x200000d4
 8001504:	51eb851f 	.word	0x51eb851f
 8001508:	66666667 	.word	0x66666667
 800150c:	10624dd3 	.word	0x10624dd3
 8001510:	08001ef0 	.word	0x08001ef0

08001514 <LED_init>:
	}
}


void LED_init(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
	//configure PC13 on output push-pull 2MHz (blinking LED)
	RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;
 8001518:	4b0a      	ldr	r3, [pc, #40]	; (8001544 <LED_init+0x30>)
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	4a09      	ldr	r2, [pc, #36]	; (8001544 <LED_init+0x30>)
 800151e:	f043 0310 	orr.w	r3, r3, #16
 8001522:	6193      	str	r3, [r2, #24]
	GPIOC->CRH |= GPIO_CRH_MODE13_1;
 8001524:	4b08      	ldr	r3, [pc, #32]	; (8001548 <LED_init+0x34>)
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	4a07      	ldr	r2, [pc, #28]	; (8001548 <LED_init+0x34>)
 800152a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800152e:	6053      	str	r3, [r2, #4]
	GPIOC->CRH &= ~GPIO_CRH_CNF13_0;
 8001530:	4b05      	ldr	r3, [pc, #20]	; (8001548 <LED_init+0x34>)
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	4a04      	ldr	r2, [pc, #16]	; (8001548 <LED_init+0x34>)
 8001536:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800153a:	6053      	str	r3, [r2, #4]
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr
 8001544:	40021000 	.word	0x40021000
 8001548:	40011000 	.word	0x40011000

0800154c <USART1_IRQHandler>:


void USART1_IRQHandler()
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
	uint8_t t;

	//need to check receive flag in status register

	t = USART1->DR;
 8001552:	4b11      	ldr	r3, [pc, #68]	; (8001598 <USART1_IRQHandler+0x4c>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	71fb      	strb	r3, [r7, #7]

	#ifdef	DEBUG_ON
	USART_Tx_byte(USART_2, t);
	#endif //DEBUG_ON

	if(t)			//received symbol not null
 8001558:	79fb      	ldrb	r3, [r7, #7]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d00b      	beq.n	8001576 <USART1_IRQHandler+0x2a>
		buf_info[cnt_info++] = t;
 800155e:	4b0f      	ldr	r3, [pc, #60]	; (800159c <USART1_IRQHandler+0x50>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	b2db      	uxtb	r3, r3
 8001564:	1c5a      	adds	r2, r3, #1
 8001566:	b2d1      	uxtb	r1, r2
 8001568:	4a0c      	ldr	r2, [pc, #48]	; (800159c <USART1_IRQHandler+0x50>)
 800156a:	7011      	strb	r1, [r2, #0]
 800156c:	4619      	mov	r1, r3
 800156e:	4a0c      	ldr	r2, [pc, #48]	; (80015a0 <USART1_IRQHandler+0x54>)
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	5453      	strb	r3, [r2, r1]
 8001574:	e002      	b.n	800157c <USART1_IRQHandler+0x30>
	else
		cnt_info = 0;
 8001576:	4b09      	ldr	r3, [pc, #36]	; (800159c <USART1_IRQHandler+0x50>)
 8001578:	2200      	movs	r2, #0
 800157a:	701a      	strb	r2, [r3, #0]

	if(cnt_info > 100)
 800157c:	4b07      	ldr	r3, [pc, #28]	; (800159c <USART1_IRQHandler+0x50>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	b2db      	uxtb	r3, r3
 8001582:	2b64      	cmp	r3, #100	; 0x64
 8001584:	d902      	bls.n	800158c <USART1_IRQHandler+0x40>
		cnt_info = 0;
 8001586:	4b05      	ldr	r3, [pc, #20]	; (800159c <USART1_IRQHandler+0x50>)
 8001588:	2200      	movs	r2, #0
 800158a:	701a      	strb	r2, [r3, #0]

}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	bc80      	pop	{r7}
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	40013800 	.word	0x40013800
 800159c:	20000084 	.word	0x20000084
 80015a0:	200000d8 	.word	0x200000d8

080015a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015ac:	4a14      	ldr	r2, [pc, #80]	; (8001600 <_sbrk+0x5c>)
 80015ae:	4b15      	ldr	r3, [pc, #84]	; (8001604 <_sbrk+0x60>)
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015b8:	4b13      	ldr	r3, [pc, #76]	; (8001608 <_sbrk+0x64>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d102      	bne.n	80015c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015c0:	4b11      	ldr	r3, [pc, #68]	; (8001608 <_sbrk+0x64>)
 80015c2:	4a12      	ldr	r2, [pc, #72]	; (800160c <_sbrk+0x68>)
 80015c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015c6:	4b10      	ldr	r3, [pc, #64]	; (8001608 <_sbrk+0x64>)
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4413      	add	r3, r2
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d207      	bcs.n	80015e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015d4:	f000 f81c 	bl	8001610 <__errno>
 80015d8:	4603      	mov	r3, r0
 80015da:	220c      	movs	r2, #12
 80015dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015de:	f04f 33ff 	mov.w	r3, #4294967295
 80015e2:	e009      	b.n	80015f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015e4:	4b08      	ldr	r3, [pc, #32]	; (8001608 <_sbrk+0x64>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015ea:	4b07      	ldr	r3, [pc, #28]	; (8001608 <_sbrk+0x64>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4413      	add	r3, r2
 80015f2:	4a05      	ldr	r2, [pc, #20]	; (8001608 <_sbrk+0x64>)
 80015f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015f6:	68fb      	ldr	r3, [r7, #12]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3718      	adds	r7, #24
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20005000 	.word	0x20005000
 8001604:	00000400 	.word	0x00000400
 8001608:	20000088 	.word	0x20000088
 800160c:	20000150 	.word	0x20000150

08001610 <__errno>:
 8001610:	4b01      	ldr	r3, [pc, #4]	; (8001618 <__errno+0x8>)
 8001612:	6818      	ldr	r0, [r3, #0]
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	20000004 	.word	0x20000004

0800161c <__libc_init_array>:
 800161c:	b570      	push	{r4, r5, r6, lr}
 800161e:	2600      	movs	r6, #0
 8001620:	4d0c      	ldr	r5, [pc, #48]	; (8001654 <__libc_init_array+0x38>)
 8001622:	4c0d      	ldr	r4, [pc, #52]	; (8001658 <__libc_init_array+0x3c>)
 8001624:	1b64      	subs	r4, r4, r5
 8001626:	10a4      	asrs	r4, r4, #2
 8001628:	42a6      	cmp	r6, r4
 800162a:	d109      	bne.n	8001640 <__libc_init_array+0x24>
 800162c:	f000 fc54 	bl	8001ed8 <_init>
 8001630:	2600      	movs	r6, #0
 8001632:	4d0a      	ldr	r5, [pc, #40]	; (800165c <__libc_init_array+0x40>)
 8001634:	4c0a      	ldr	r4, [pc, #40]	; (8001660 <__libc_init_array+0x44>)
 8001636:	1b64      	subs	r4, r4, r5
 8001638:	10a4      	asrs	r4, r4, #2
 800163a:	42a6      	cmp	r6, r4
 800163c:	d105      	bne.n	800164a <__libc_init_array+0x2e>
 800163e:	bd70      	pop	{r4, r5, r6, pc}
 8001640:	f855 3b04 	ldr.w	r3, [r5], #4
 8001644:	4798      	blx	r3
 8001646:	3601      	adds	r6, #1
 8001648:	e7ee      	b.n	8001628 <__libc_init_array+0xc>
 800164a:	f855 3b04 	ldr.w	r3, [r5], #4
 800164e:	4798      	blx	r3
 8001650:	3601      	adds	r6, #1
 8001652:	e7f2      	b.n	800163a <__libc_init_array+0x1e>
 8001654:	08001f68 	.word	0x08001f68
 8001658:	08001f68 	.word	0x08001f68
 800165c:	08001f68 	.word	0x08001f68
 8001660:	08001f6c 	.word	0x08001f6c

08001664 <siprintf>:
 8001664:	b40e      	push	{r1, r2, r3}
 8001666:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800166a:	b500      	push	{lr}
 800166c:	b09c      	sub	sp, #112	; 0x70
 800166e:	ab1d      	add	r3, sp, #116	; 0x74
 8001670:	9002      	str	r0, [sp, #8]
 8001672:	9006      	str	r0, [sp, #24]
 8001674:	9107      	str	r1, [sp, #28]
 8001676:	9104      	str	r1, [sp, #16]
 8001678:	4808      	ldr	r0, [pc, #32]	; (800169c <siprintf+0x38>)
 800167a:	4909      	ldr	r1, [pc, #36]	; (80016a0 <siprintf+0x3c>)
 800167c:	f853 2b04 	ldr.w	r2, [r3], #4
 8001680:	9105      	str	r1, [sp, #20]
 8001682:	6800      	ldr	r0, [r0, #0]
 8001684:	a902      	add	r1, sp, #8
 8001686:	9301      	str	r3, [sp, #4]
 8001688:	f000 f868 	bl	800175c <_svfiprintf_r>
 800168c:	2200      	movs	r2, #0
 800168e:	9b02      	ldr	r3, [sp, #8]
 8001690:	701a      	strb	r2, [r3, #0]
 8001692:	b01c      	add	sp, #112	; 0x70
 8001694:	f85d eb04 	ldr.w	lr, [sp], #4
 8001698:	b003      	add	sp, #12
 800169a:	4770      	bx	lr
 800169c:	20000004 	.word	0x20000004
 80016a0:	ffff0208 	.word	0xffff0208

080016a4 <__ssputs_r>:
 80016a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80016a8:	688e      	ldr	r6, [r1, #8]
 80016aa:	4682      	mov	sl, r0
 80016ac:	429e      	cmp	r6, r3
 80016ae:	460c      	mov	r4, r1
 80016b0:	4690      	mov	r8, r2
 80016b2:	461f      	mov	r7, r3
 80016b4:	d838      	bhi.n	8001728 <__ssputs_r+0x84>
 80016b6:	898a      	ldrh	r2, [r1, #12]
 80016b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80016bc:	d032      	beq.n	8001724 <__ssputs_r+0x80>
 80016be:	6825      	ldr	r5, [r4, #0]
 80016c0:	6909      	ldr	r1, [r1, #16]
 80016c2:	3301      	adds	r3, #1
 80016c4:	eba5 0901 	sub.w	r9, r5, r1
 80016c8:	6965      	ldr	r5, [r4, #20]
 80016ca:	444b      	add	r3, r9
 80016cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80016d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80016d4:	106d      	asrs	r5, r5, #1
 80016d6:	429d      	cmp	r5, r3
 80016d8:	bf38      	it	cc
 80016da:	461d      	movcc	r5, r3
 80016dc:	0553      	lsls	r3, r2, #21
 80016de:	d531      	bpl.n	8001744 <__ssputs_r+0xa0>
 80016e0:	4629      	mov	r1, r5
 80016e2:	f000 fb53 	bl	8001d8c <_malloc_r>
 80016e6:	4606      	mov	r6, r0
 80016e8:	b950      	cbnz	r0, 8001700 <__ssputs_r+0x5c>
 80016ea:	230c      	movs	r3, #12
 80016ec:	f04f 30ff 	mov.w	r0, #4294967295
 80016f0:	f8ca 3000 	str.w	r3, [sl]
 80016f4:	89a3      	ldrh	r3, [r4, #12]
 80016f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016fa:	81a3      	strh	r3, [r4, #12]
 80016fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001700:	464a      	mov	r2, r9
 8001702:	6921      	ldr	r1, [r4, #16]
 8001704:	f000 face 	bl	8001ca4 <memcpy>
 8001708:	89a3      	ldrh	r3, [r4, #12]
 800170a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800170e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001712:	81a3      	strh	r3, [r4, #12]
 8001714:	6126      	str	r6, [r4, #16]
 8001716:	444e      	add	r6, r9
 8001718:	6026      	str	r6, [r4, #0]
 800171a:	463e      	mov	r6, r7
 800171c:	6165      	str	r5, [r4, #20]
 800171e:	eba5 0509 	sub.w	r5, r5, r9
 8001722:	60a5      	str	r5, [r4, #8]
 8001724:	42be      	cmp	r6, r7
 8001726:	d900      	bls.n	800172a <__ssputs_r+0x86>
 8001728:	463e      	mov	r6, r7
 800172a:	4632      	mov	r2, r6
 800172c:	4641      	mov	r1, r8
 800172e:	6820      	ldr	r0, [r4, #0]
 8001730:	f000 fac6 	bl	8001cc0 <memmove>
 8001734:	68a3      	ldr	r3, [r4, #8]
 8001736:	6822      	ldr	r2, [r4, #0]
 8001738:	1b9b      	subs	r3, r3, r6
 800173a:	4432      	add	r2, r6
 800173c:	2000      	movs	r0, #0
 800173e:	60a3      	str	r3, [r4, #8]
 8001740:	6022      	str	r2, [r4, #0]
 8001742:	e7db      	b.n	80016fc <__ssputs_r+0x58>
 8001744:	462a      	mov	r2, r5
 8001746:	f000 fb7b 	bl	8001e40 <_realloc_r>
 800174a:	4606      	mov	r6, r0
 800174c:	2800      	cmp	r0, #0
 800174e:	d1e1      	bne.n	8001714 <__ssputs_r+0x70>
 8001750:	4650      	mov	r0, sl
 8001752:	6921      	ldr	r1, [r4, #16]
 8001754:	f000 face 	bl	8001cf4 <_free_r>
 8001758:	e7c7      	b.n	80016ea <__ssputs_r+0x46>
	...

0800175c <_svfiprintf_r>:
 800175c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001760:	4698      	mov	r8, r3
 8001762:	898b      	ldrh	r3, [r1, #12]
 8001764:	4607      	mov	r7, r0
 8001766:	061b      	lsls	r3, r3, #24
 8001768:	460d      	mov	r5, r1
 800176a:	4614      	mov	r4, r2
 800176c:	b09d      	sub	sp, #116	; 0x74
 800176e:	d50e      	bpl.n	800178e <_svfiprintf_r+0x32>
 8001770:	690b      	ldr	r3, [r1, #16]
 8001772:	b963      	cbnz	r3, 800178e <_svfiprintf_r+0x32>
 8001774:	2140      	movs	r1, #64	; 0x40
 8001776:	f000 fb09 	bl	8001d8c <_malloc_r>
 800177a:	6028      	str	r0, [r5, #0]
 800177c:	6128      	str	r0, [r5, #16]
 800177e:	b920      	cbnz	r0, 800178a <_svfiprintf_r+0x2e>
 8001780:	230c      	movs	r3, #12
 8001782:	603b      	str	r3, [r7, #0]
 8001784:	f04f 30ff 	mov.w	r0, #4294967295
 8001788:	e0d1      	b.n	800192e <_svfiprintf_r+0x1d2>
 800178a:	2340      	movs	r3, #64	; 0x40
 800178c:	616b      	str	r3, [r5, #20]
 800178e:	2300      	movs	r3, #0
 8001790:	9309      	str	r3, [sp, #36]	; 0x24
 8001792:	2320      	movs	r3, #32
 8001794:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001798:	2330      	movs	r3, #48	; 0x30
 800179a:	f04f 0901 	mov.w	r9, #1
 800179e:	f8cd 800c 	str.w	r8, [sp, #12]
 80017a2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8001948 <_svfiprintf_r+0x1ec>
 80017a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80017aa:	4623      	mov	r3, r4
 80017ac:	469a      	mov	sl, r3
 80017ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80017b2:	b10a      	cbz	r2, 80017b8 <_svfiprintf_r+0x5c>
 80017b4:	2a25      	cmp	r2, #37	; 0x25
 80017b6:	d1f9      	bne.n	80017ac <_svfiprintf_r+0x50>
 80017b8:	ebba 0b04 	subs.w	fp, sl, r4
 80017bc:	d00b      	beq.n	80017d6 <_svfiprintf_r+0x7a>
 80017be:	465b      	mov	r3, fp
 80017c0:	4622      	mov	r2, r4
 80017c2:	4629      	mov	r1, r5
 80017c4:	4638      	mov	r0, r7
 80017c6:	f7ff ff6d 	bl	80016a4 <__ssputs_r>
 80017ca:	3001      	adds	r0, #1
 80017cc:	f000 80aa 	beq.w	8001924 <_svfiprintf_r+0x1c8>
 80017d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80017d2:	445a      	add	r2, fp
 80017d4:	9209      	str	r2, [sp, #36]	; 0x24
 80017d6:	f89a 3000 	ldrb.w	r3, [sl]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	f000 80a2 	beq.w	8001924 <_svfiprintf_r+0x1c8>
 80017e0:	2300      	movs	r3, #0
 80017e2:	f04f 32ff 	mov.w	r2, #4294967295
 80017e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80017ea:	f10a 0a01 	add.w	sl, sl, #1
 80017ee:	9304      	str	r3, [sp, #16]
 80017f0:	9307      	str	r3, [sp, #28]
 80017f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80017f6:	931a      	str	r3, [sp, #104]	; 0x68
 80017f8:	4654      	mov	r4, sl
 80017fa:	2205      	movs	r2, #5
 80017fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001800:	4851      	ldr	r0, [pc, #324]	; (8001948 <_svfiprintf_r+0x1ec>)
 8001802:	f000 fa41 	bl	8001c88 <memchr>
 8001806:	9a04      	ldr	r2, [sp, #16]
 8001808:	b9d8      	cbnz	r0, 8001842 <_svfiprintf_r+0xe6>
 800180a:	06d0      	lsls	r0, r2, #27
 800180c:	bf44      	itt	mi
 800180e:	2320      	movmi	r3, #32
 8001810:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001814:	0711      	lsls	r1, r2, #28
 8001816:	bf44      	itt	mi
 8001818:	232b      	movmi	r3, #43	; 0x2b
 800181a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800181e:	f89a 3000 	ldrb.w	r3, [sl]
 8001822:	2b2a      	cmp	r3, #42	; 0x2a
 8001824:	d015      	beq.n	8001852 <_svfiprintf_r+0xf6>
 8001826:	4654      	mov	r4, sl
 8001828:	2000      	movs	r0, #0
 800182a:	f04f 0c0a 	mov.w	ip, #10
 800182e:	9a07      	ldr	r2, [sp, #28]
 8001830:	4621      	mov	r1, r4
 8001832:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001836:	3b30      	subs	r3, #48	; 0x30
 8001838:	2b09      	cmp	r3, #9
 800183a:	d94e      	bls.n	80018da <_svfiprintf_r+0x17e>
 800183c:	b1b0      	cbz	r0, 800186c <_svfiprintf_r+0x110>
 800183e:	9207      	str	r2, [sp, #28]
 8001840:	e014      	b.n	800186c <_svfiprintf_r+0x110>
 8001842:	eba0 0308 	sub.w	r3, r0, r8
 8001846:	fa09 f303 	lsl.w	r3, r9, r3
 800184a:	4313      	orrs	r3, r2
 800184c:	46a2      	mov	sl, r4
 800184e:	9304      	str	r3, [sp, #16]
 8001850:	e7d2      	b.n	80017f8 <_svfiprintf_r+0x9c>
 8001852:	9b03      	ldr	r3, [sp, #12]
 8001854:	1d19      	adds	r1, r3, #4
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	9103      	str	r1, [sp, #12]
 800185a:	2b00      	cmp	r3, #0
 800185c:	bfbb      	ittet	lt
 800185e:	425b      	neglt	r3, r3
 8001860:	f042 0202 	orrlt.w	r2, r2, #2
 8001864:	9307      	strge	r3, [sp, #28]
 8001866:	9307      	strlt	r3, [sp, #28]
 8001868:	bfb8      	it	lt
 800186a:	9204      	strlt	r2, [sp, #16]
 800186c:	7823      	ldrb	r3, [r4, #0]
 800186e:	2b2e      	cmp	r3, #46	; 0x2e
 8001870:	d10c      	bne.n	800188c <_svfiprintf_r+0x130>
 8001872:	7863      	ldrb	r3, [r4, #1]
 8001874:	2b2a      	cmp	r3, #42	; 0x2a
 8001876:	d135      	bne.n	80018e4 <_svfiprintf_r+0x188>
 8001878:	9b03      	ldr	r3, [sp, #12]
 800187a:	3402      	adds	r4, #2
 800187c:	1d1a      	adds	r2, r3, #4
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	9203      	str	r2, [sp, #12]
 8001882:	2b00      	cmp	r3, #0
 8001884:	bfb8      	it	lt
 8001886:	f04f 33ff 	movlt.w	r3, #4294967295
 800188a:	9305      	str	r3, [sp, #20]
 800188c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8001958 <_svfiprintf_r+0x1fc>
 8001890:	2203      	movs	r2, #3
 8001892:	4650      	mov	r0, sl
 8001894:	7821      	ldrb	r1, [r4, #0]
 8001896:	f000 f9f7 	bl	8001c88 <memchr>
 800189a:	b140      	cbz	r0, 80018ae <_svfiprintf_r+0x152>
 800189c:	2340      	movs	r3, #64	; 0x40
 800189e:	eba0 000a 	sub.w	r0, r0, sl
 80018a2:	fa03 f000 	lsl.w	r0, r3, r0
 80018a6:	9b04      	ldr	r3, [sp, #16]
 80018a8:	3401      	adds	r4, #1
 80018aa:	4303      	orrs	r3, r0
 80018ac:	9304      	str	r3, [sp, #16]
 80018ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80018b2:	2206      	movs	r2, #6
 80018b4:	4825      	ldr	r0, [pc, #148]	; (800194c <_svfiprintf_r+0x1f0>)
 80018b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80018ba:	f000 f9e5 	bl	8001c88 <memchr>
 80018be:	2800      	cmp	r0, #0
 80018c0:	d038      	beq.n	8001934 <_svfiprintf_r+0x1d8>
 80018c2:	4b23      	ldr	r3, [pc, #140]	; (8001950 <_svfiprintf_r+0x1f4>)
 80018c4:	bb1b      	cbnz	r3, 800190e <_svfiprintf_r+0x1b2>
 80018c6:	9b03      	ldr	r3, [sp, #12]
 80018c8:	3307      	adds	r3, #7
 80018ca:	f023 0307 	bic.w	r3, r3, #7
 80018ce:	3308      	adds	r3, #8
 80018d0:	9303      	str	r3, [sp, #12]
 80018d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80018d4:	4433      	add	r3, r6
 80018d6:	9309      	str	r3, [sp, #36]	; 0x24
 80018d8:	e767      	b.n	80017aa <_svfiprintf_r+0x4e>
 80018da:	460c      	mov	r4, r1
 80018dc:	2001      	movs	r0, #1
 80018de:	fb0c 3202 	mla	r2, ip, r2, r3
 80018e2:	e7a5      	b.n	8001830 <_svfiprintf_r+0xd4>
 80018e4:	2300      	movs	r3, #0
 80018e6:	f04f 0c0a 	mov.w	ip, #10
 80018ea:	4619      	mov	r1, r3
 80018ec:	3401      	adds	r4, #1
 80018ee:	9305      	str	r3, [sp, #20]
 80018f0:	4620      	mov	r0, r4
 80018f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80018f6:	3a30      	subs	r2, #48	; 0x30
 80018f8:	2a09      	cmp	r2, #9
 80018fa:	d903      	bls.n	8001904 <_svfiprintf_r+0x1a8>
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d0c5      	beq.n	800188c <_svfiprintf_r+0x130>
 8001900:	9105      	str	r1, [sp, #20]
 8001902:	e7c3      	b.n	800188c <_svfiprintf_r+0x130>
 8001904:	4604      	mov	r4, r0
 8001906:	2301      	movs	r3, #1
 8001908:	fb0c 2101 	mla	r1, ip, r1, r2
 800190c:	e7f0      	b.n	80018f0 <_svfiprintf_r+0x194>
 800190e:	ab03      	add	r3, sp, #12
 8001910:	9300      	str	r3, [sp, #0]
 8001912:	462a      	mov	r2, r5
 8001914:	4638      	mov	r0, r7
 8001916:	4b0f      	ldr	r3, [pc, #60]	; (8001954 <_svfiprintf_r+0x1f8>)
 8001918:	a904      	add	r1, sp, #16
 800191a:	f3af 8000 	nop.w
 800191e:	1c42      	adds	r2, r0, #1
 8001920:	4606      	mov	r6, r0
 8001922:	d1d6      	bne.n	80018d2 <_svfiprintf_r+0x176>
 8001924:	89ab      	ldrh	r3, [r5, #12]
 8001926:	065b      	lsls	r3, r3, #25
 8001928:	f53f af2c 	bmi.w	8001784 <_svfiprintf_r+0x28>
 800192c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800192e:	b01d      	add	sp, #116	; 0x74
 8001930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001934:	ab03      	add	r3, sp, #12
 8001936:	9300      	str	r3, [sp, #0]
 8001938:	462a      	mov	r2, r5
 800193a:	4638      	mov	r0, r7
 800193c:	4b05      	ldr	r3, [pc, #20]	; (8001954 <_svfiprintf_r+0x1f8>)
 800193e:	a904      	add	r1, sp, #16
 8001940:	f000 f87c 	bl	8001a3c <_printf_i>
 8001944:	e7eb      	b.n	800191e <_svfiprintf_r+0x1c2>
 8001946:	bf00      	nop
 8001948:	08001f2c 	.word	0x08001f2c
 800194c:	08001f36 	.word	0x08001f36
 8001950:	00000000 	.word	0x00000000
 8001954:	080016a5 	.word	0x080016a5
 8001958:	08001f32 	.word	0x08001f32

0800195c <_printf_common>:
 800195c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001960:	4616      	mov	r6, r2
 8001962:	4699      	mov	r9, r3
 8001964:	688a      	ldr	r2, [r1, #8]
 8001966:	690b      	ldr	r3, [r1, #16]
 8001968:	4607      	mov	r7, r0
 800196a:	4293      	cmp	r3, r2
 800196c:	bfb8      	it	lt
 800196e:	4613      	movlt	r3, r2
 8001970:	6033      	str	r3, [r6, #0]
 8001972:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001976:	460c      	mov	r4, r1
 8001978:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800197c:	b10a      	cbz	r2, 8001982 <_printf_common+0x26>
 800197e:	3301      	adds	r3, #1
 8001980:	6033      	str	r3, [r6, #0]
 8001982:	6823      	ldr	r3, [r4, #0]
 8001984:	0699      	lsls	r1, r3, #26
 8001986:	bf42      	ittt	mi
 8001988:	6833      	ldrmi	r3, [r6, #0]
 800198a:	3302      	addmi	r3, #2
 800198c:	6033      	strmi	r3, [r6, #0]
 800198e:	6825      	ldr	r5, [r4, #0]
 8001990:	f015 0506 	ands.w	r5, r5, #6
 8001994:	d106      	bne.n	80019a4 <_printf_common+0x48>
 8001996:	f104 0a19 	add.w	sl, r4, #25
 800199a:	68e3      	ldr	r3, [r4, #12]
 800199c:	6832      	ldr	r2, [r6, #0]
 800199e:	1a9b      	subs	r3, r3, r2
 80019a0:	42ab      	cmp	r3, r5
 80019a2:	dc28      	bgt.n	80019f6 <_printf_common+0x9a>
 80019a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80019a8:	1e13      	subs	r3, r2, #0
 80019aa:	6822      	ldr	r2, [r4, #0]
 80019ac:	bf18      	it	ne
 80019ae:	2301      	movne	r3, #1
 80019b0:	0692      	lsls	r2, r2, #26
 80019b2:	d42d      	bmi.n	8001a10 <_printf_common+0xb4>
 80019b4:	4649      	mov	r1, r9
 80019b6:	4638      	mov	r0, r7
 80019b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80019bc:	47c0      	blx	r8
 80019be:	3001      	adds	r0, #1
 80019c0:	d020      	beq.n	8001a04 <_printf_common+0xa8>
 80019c2:	6823      	ldr	r3, [r4, #0]
 80019c4:	68e5      	ldr	r5, [r4, #12]
 80019c6:	f003 0306 	and.w	r3, r3, #6
 80019ca:	2b04      	cmp	r3, #4
 80019cc:	bf18      	it	ne
 80019ce:	2500      	movne	r5, #0
 80019d0:	6832      	ldr	r2, [r6, #0]
 80019d2:	f04f 0600 	mov.w	r6, #0
 80019d6:	68a3      	ldr	r3, [r4, #8]
 80019d8:	bf08      	it	eq
 80019da:	1aad      	subeq	r5, r5, r2
 80019dc:	6922      	ldr	r2, [r4, #16]
 80019de:	bf08      	it	eq
 80019e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80019e4:	4293      	cmp	r3, r2
 80019e6:	bfc4      	itt	gt
 80019e8:	1a9b      	subgt	r3, r3, r2
 80019ea:	18ed      	addgt	r5, r5, r3
 80019ec:	341a      	adds	r4, #26
 80019ee:	42b5      	cmp	r5, r6
 80019f0:	d11a      	bne.n	8001a28 <_printf_common+0xcc>
 80019f2:	2000      	movs	r0, #0
 80019f4:	e008      	b.n	8001a08 <_printf_common+0xac>
 80019f6:	2301      	movs	r3, #1
 80019f8:	4652      	mov	r2, sl
 80019fa:	4649      	mov	r1, r9
 80019fc:	4638      	mov	r0, r7
 80019fe:	47c0      	blx	r8
 8001a00:	3001      	adds	r0, #1
 8001a02:	d103      	bne.n	8001a0c <_printf_common+0xb0>
 8001a04:	f04f 30ff 	mov.w	r0, #4294967295
 8001a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a0c:	3501      	adds	r5, #1
 8001a0e:	e7c4      	b.n	800199a <_printf_common+0x3e>
 8001a10:	2030      	movs	r0, #48	; 0x30
 8001a12:	18e1      	adds	r1, r4, r3
 8001a14:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001a18:	1c5a      	adds	r2, r3, #1
 8001a1a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001a1e:	4422      	add	r2, r4
 8001a20:	3302      	adds	r3, #2
 8001a22:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001a26:	e7c5      	b.n	80019b4 <_printf_common+0x58>
 8001a28:	2301      	movs	r3, #1
 8001a2a:	4622      	mov	r2, r4
 8001a2c:	4649      	mov	r1, r9
 8001a2e:	4638      	mov	r0, r7
 8001a30:	47c0      	blx	r8
 8001a32:	3001      	adds	r0, #1
 8001a34:	d0e6      	beq.n	8001a04 <_printf_common+0xa8>
 8001a36:	3601      	adds	r6, #1
 8001a38:	e7d9      	b.n	80019ee <_printf_common+0x92>
	...

08001a3c <_printf_i>:
 8001a3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001a40:	460c      	mov	r4, r1
 8001a42:	7e27      	ldrb	r7, [r4, #24]
 8001a44:	4691      	mov	r9, r2
 8001a46:	2f78      	cmp	r7, #120	; 0x78
 8001a48:	4680      	mov	r8, r0
 8001a4a:	469a      	mov	sl, r3
 8001a4c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001a4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001a52:	d807      	bhi.n	8001a64 <_printf_i+0x28>
 8001a54:	2f62      	cmp	r7, #98	; 0x62
 8001a56:	d80a      	bhi.n	8001a6e <_printf_i+0x32>
 8001a58:	2f00      	cmp	r7, #0
 8001a5a:	f000 80d9 	beq.w	8001c10 <_printf_i+0x1d4>
 8001a5e:	2f58      	cmp	r7, #88	; 0x58
 8001a60:	f000 80a4 	beq.w	8001bac <_printf_i+0x170>
 8001a64:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001a68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001a6c:	e03a      	b.n	8001ae4 <_printf_i+0xa8>
 8001a6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001a72:	2b15      	cmp	r3, #21
 8001a74:	d8f6      	bhi.n	8001a64 <_printf_i+0x28>
 8001a76:	a001      	add	r0, pc, #4	; (adr r0, 8001a7c <_printf_i+0x40>)
 8001a78:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8001a7c:	08001ad5 	.word	0x08001ad5
 8001a80:	08001ae9 	.word	0x08001ae9
 8001a84:	08001a65 	.word	0x08001a65
 8001a88:	08001a65 	.word	0x08001a65
 8001a8c:	08001a65 	.word	0x08001a65
 8001a90:	08001a65 	.word	0x08001a65
 8001a94:	08001ae9 	.word	0x08001ae9
 8001a98:	08001a65 	.word	0x08001a65
 8001a9c:	08001a65 	.word	0x08001a65
 8001aa0:	08001a65 	.word	0x08001a65
 8001aa4:	08001a65 	.word	0x08001a65
 8001aa8:	08001bf7 	.word	0x08001bf7
 8001aac:	08001b19 	.word	0x08001b19
 8001ab0:	08001bd9 	.word	0x08001bd9
 8001ab4:	08001a65 	.word	0x08001a65
 8001ab8:	08001a65 	.word	0x08001a65
 8001abc:	08001c19 	.word	0x08001c19
 8001ac0:	08001a65 	.word	0x08001a65
 8001ac4:	08001b19 	.word	0x08001b19
 8001ac8:	08001a65 	.word	0x08001a65
 8001acc:	08001a65 	.word	0x08001a65
 8001ad0:	08001be1 	.word	0x08001be1
 8001ad4:	680b      	ldr	r3, [r1, #0]
 8001ad6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001ada:	1d1a      	adds	r2, r3, #4
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	600a      	str	r2, [r1, #0]
 8001ae0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e0a4      	b.n	8001c32 <_printf_i+0x1f6>
 8001ae8:	6825      	ldr	r5, [r4, #0]
 8001aea:	6808      	ldr	r0, [r1, #0]
 8001aec:	062e      	lsls	r6, r5, #24
 8001aee:	f100 0304 	add.w	r3, r0, #4
 8001af2:	d50a      	bpl.n	8001b0a <_printf_i+0xce>
 8001af4:	6805      	ldr	r5, [r0, #0]
 8001af6:	600b      	str	r3, [r1, #0]
 8001af8:	2d00      	cmp	r5, #0
 8001afa:	da03      	bge.n	8001b04 <_printf_i+0xc8>
 8001afc:	232d      	movs	r3, #45	; 0x2d
 8001afe:	426d      	negs	r5, r5
 8001b00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001b04:	230a      	movs	r3, #10
 8001b06:	485e      	ldr	r0, [pc, #376]	; (8001c80 <_printf_i+0x244>)
 8001b08:	e019      	b.n	8001b3e <_printf_i+0x102>
 8001b0a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8001b0e:	6805      	ldr	r5, [r0, #0]
 8001b10:	600b      	str	r3, [r1, #0]
 8001b12:	bf18      	it	ne
 8001b14:	b22d      	sxthne	r5, r5
 8001b16:	e7ef      	b.n	8001af8 <_printf_i+0xbc>
 8001b18:	680b      	ldr	r3, [r1, #0]
 8001b1a:	6825      	ldr	r5, [r4, #0]
 8001b1c:	1d18      	adds	r0, r3, #4
 8001b1e:	6008      	str	r0, [r1, #0]
 8001b20:	0628      	lsls	r0, r5, #24
 8001b22:	d501      	bpl.n	8001b28 <_printf_i+0xec>
 8001b24:	681d      	ldr	r5, [r3, #0]
 8001b26:	e002      	b.n	8001b2e <_printf_i+0xf2>
 8001b28:	0669      	lsls	r1, r5, #25
 8001b2a:	d5fb      	bpl.n	8001b24 <_printf_i+0xe8>
 8001b2c:	881d      	ldrh	r5, [r3, #0]
 8001b2e:	2f6f      	cmp	r7, #111	; 0x6f
 8001b30:	bf0c      	ite	eq
 8001b32:	2308      	moveq	r3, #8
 8001b34:	230a      	movne	r3, #10
 8001b36:	4852      	ldr	r0, [pc, #328]	; (8001c80 <_printf_i+0x244>)
 8001b38:	2100      	movs	r1, #0
 8001b3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001b3e:	6866      	ldr	r6, [r4, #4]
 8001b40:	2e00      	cmp	r6, #0
 8001b42:	bfa8      	it	ge
 8001b44:	6821      	ldrge	r1, [r4, #0]
 8001b46:	60a6      	str	r6, [r4, #8]
 8001b48:	bfa4      	itt	ge
 8001b4a:	f021 0104 	bicge.w	r1, r1, #4
 8001b4e:	6021      	strge	r1, [r4, #0]
 8001b50:	b90d      	cbnz	r5, 8001b56 <_printf_i+0x11a>
 8001b52:	2e00      	cmp	r6, #0
 8001b54:	d04d      	beq.n	8001bf2 <_printf_i+0x1b6>
 8001b56:	4616      	mov	r6, r2
 8001b58:	fbb5 f1f3 	udiv	r1, r5, r3
 8001b5c:	fb03 5711 	mls	r7, r3, r1, r5
 8001b60:	5dc7      	ldrb	r7, [r0, r7]
 8001b62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001b66:	462f      	mov	r7, r5
 8001b68:	42bb      	cmp	r3, r7
 8001b6a:	460d      	mov	r5, r1
 8001b6c:	d9f4      	bls.n	8001b58 <_printf_i+0x11c>
 8001b6e:	2b08      	cmp	r3, #8
 8001b70:	d10b      	bne.n	8001b8a <_printf_i+0x14e>
 8001b72:	6823      	ldr	r3, [r4, #0]
 8001b74:	07df      	lsls	r7, r3, #31
 8001b76:	d508      	bpl.n	8001b8a <_printf_i+0x14e>
 8001b78:	6923      	ldr	r3, [r4, #16]
 8001b7a:	6861      	ldr	r1, [r4, #4]
 8001b7c:	4299      	cmp	r1, r3
 8001b7e:	bfde      	ittt	le
 8001b80:	2330      	movle	r3, #48	; 0x30
 8001b82:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001b86:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001b8a:	1b92      	subs	r2, r2, r6
 8001b8c:	6122      	str	r2, [r4, #16]
 8001b8e:	464b      	mov	r3, r9
 8001b90:	4621      	mov	r1, r4
 8001b92:	4640      	mov	r0, r8
 8001b94:	f8cd a000 	str.w	sl, [sp]
 8001b98:	aa03      	add	r2, sp, #12
 8001b9a:	f7ff fedf 	bl	800195c <_printf_common>
 8001b9e:	3001      	adds	r0, #1
 8001ba0:	d14c      	bne.n	8001c3c <_printf_i+0x200>
 8001ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8001ba6:	b004      	add	sp, #16
 8001ba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001bac:	4834      	ldr	r0, [pc, #208]	; (8001c80 <_printf_i+0x244>)
 8001bae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8001bb2:	680e      	ldr	r6, [r1, #0]
 8001bb4:	6823      	ldr	r3, [r4, #0]
 8001bb6:	f856 5b04 	ldr.w	r5, [r6], #4
 8001bba:	061f      	lsls	r7, r3, #24
 8001bbc:	600e      	str	r6, [r1, #0]
 8001bbe:	d514      	bpl.n	8001bea <_printf_i+0x1ae>
 8001bc0:	07d9      	lsls	r1, r3, #31
 8001bc2:	bf44      	itt	mi
 8001bc4:	f043 0320 	orrmi.w	r3, r3, #32
 8001bc8:	6023      	strmi	r3, [r4, #0]
 8001bca:	b91d      	cbnz	r5, 8001bd4 <_printf_i+0x198>
 8001bcc:	6823      	ldr	r3, [r4, #0]
 8001bce:	f023 0320 	bic.w	r3, r3, #32
 8001bd2:	6023      	str	r3, [r4, #0]
 8001bd4:	2310      	movs	r3, #16
 8001bd6:	e7af      	b.n	8001b38 <_printf_i+0xfc>
 8001bd8:	6823      	ldr	r3, [r4, #0]
 8001bda:	f043 0320 	orr.w	r3, r3, #32
 8001bde:	6023      	str	r3, [r4, #0]
 8001be0:	2378      	movs	r3, #120	; 0x78
 8001be2:	4828      	ldr	r0, [pc, #160]	; (8001c84 <_printf_i+0x248>)
 8001be4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001be8:	e7e3      	b.n	8001bb2 <_printf_i+0x176>
 8001bea:	065e      	lsls	r6, r3, #25
 8001bec:	bf48      	it	mi
 8001bee:	b2ad      	uxthmi	r5, r5
 8001bf0:	e7e6      	b.n	8001bc0 <_printf_i+0x184>
 8001bf2:	4616      	mov	r6, r2
 8001bf4:	e7bb      	b.n	8001b6e <_printf_i+0x132>
 8001bf6:	680b      	ldr	r3, [r1, #0]
 8001bf8:	6826      	ldr	r6, [r4, #0]
 8001bfa:	1d1d      	adds	r5, r3, #4
 8001bfc:	6960      	ldr	r0, [r4, #20]
 8001bfe:	600d      	str	r5, [r1, #0]
 8001c00:	0635      	lsls	r5, r6, #24
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	d501      	bpl.n	8001c0a <_printf_i+0x1ce>
 8001c06:	6018      	str	r0, [r3, #0]
 8001c08:	e002      	b.n	8001c10 <_printf_i+0x1d4>
 8001c0a:	0671      	lsls	r1, r6, #25
 8001c0c:	d5fb      	bpl.n	8001c06 <_printf_i+0x1ca>
 8001c0e:	8018      	strh	r0, [r3, #0]
 8001c10:	2300      	movs	r3, #0
 8001c12:	4616      	mov	r6, r2
 8001c14:	6123      	str	r3, [r4, #16]
 8001c16:	e7ba      	b.n	8001b8e <_printf_i+0x152>
 8001c18:	680b      	ldr	r3, [r1, #0]
 8001c1a:	1d1a      	adds	r2, r3, #4
 8001c1c:	600a      	str	r2, [r1, #0]
 8001c1e:	681e      	ldr	r6, [r3, #0]
 8001c20:	2100      	movs	r1, #0
 8001c22:	4630      	mov	r0, r6
 8001c24:	6862      	ldr	r2, [r4, #4]
 8001c26:	f000 f82f 	bl	8001c88 <memchr>
 8001c2a:	b108      	cbz	r0, 8001c30 <_printf_i+0x1f4>
 8001c2c:	1b80      	subs	r0, r0, r6
 8001c2e:	6060      	str	r0, [r4, #4]
 8001c30:	6863      	ldr	r3, [r4, #4]
 8001c32:	6123      	str	r3, [r4, #16]
 8001c34:	2300      	movs	r3, #0
 8001c36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001c3a:	e7a8      	b.n	8001b8e <_printf_i+0x152>
 8001c3c:	4632      	mov	r2, r6
 8001c3e:	4649      	mov	r1, r9
 8001c40:	4640      	mov	r0, r8
 8001c42:	6923      	ldr	r3, [r4, #16]
 8001c44:	47d0      	blx	sl
 8001c46:	3001      	adds	r0, #1
 8001c48:	d0ab      	beq.n	8001ba2 <_printf_i+0x166>
 8001c4a:	6823      	ldr	r3, [r4, #0]
 8001c4c:	079b      	lsls	r3, r3, #30
 8001c4e:	d413      	bmi.n	8001c78 <_printf_i+0x23c>
 8001c50:	68e0      	ldr	r0, [r4, #12]
 8001c52:	9b03      	ldr	r3, [sp, #12]
 8001c54:	4298      	cmp	r0, r3
 8001c56:	bfb8      	it	lt
 8001c58:	4618      	movlt	r0, r3
 8001c5a:	e7a4      	b.n	8001ba6 <_printf_i+0x16a>
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	4632      	mov	r2, r6
 8001c60:	4649      	mov	r1, r9
 8001c62:	4640      	mov	r0, r8
 8001c64:	47d0      	blx	sl
 8001c66:	3001      	adds	r0, #1
 8001c68:	d09b      	beq.n	8001ba2 <_printf_i+0x166>
 8001c6a:	3501      	adds	r5, #1
 8001c6c:	68e3      	ldr	r3, [r4, #12]
 8001c6e:	9903      	ldr	r1, [sp, #12]
 8001c70:	1a5b      	subs	r3, r3, r1
 8001c72:	42ab      	cmp	r3, r5
 8001c74:	dcf2      	bgt.n	8001c5c <_printf_i+0x220>
 8001c76:	e7eb      	b.n	8001c50 <_printf_i+0x214>
 8001c78:	2500      	movs	r5, #0
 8001c7a:	f104 0619 	add.w	r6, r4, #25
 8001c7e:	e7f5      	b.n	8001c6c <_printf_i+0x230>
 8001c80:	08001f3d 	.word	0x08001f3d
 8001c84:	08001f4e 	.word	0x08001f4e

08001c88 <memchr>:
 8001c88:	4603      	mov	r3, r0
 8001c8a:	b510      	push	{r4, lr}
 8001c8c:	b2c9      	uxtb	r1, r1
 8001c8e:	4402      	add	r2, r0
 8001c90:	4293      	cmp	r3, r2
 8001c92:	4618      	mov	r0, r3
 8001c94:	d101      	bne.n	8001c9a <memchr+0x12>
 8001c96:	2000      	movs	r0, #0
 8001c98:	e003      	b.n	8001ca2 <memchr+0x1a>
 8001c9a:	7804      	ldrb	r4, [r0, #0]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	428c      	cmp	r4, r1
 8001ca0:	d1f6      	bne.n	8001c90 <memchr+0x8>
 8001ca2:	bd10      	pop	{r4, pc}

08001ca4 <memcpy>:
 8001ca4:	440a      	add	r2, r1
 8001ca6:	4291      	cmp	r1, r2
 8001ca8:	f100 33ff 	add.w	r3, r0, #4294967295
 8001cac:	d100      	bne.n	8001cb0 <memcpy+0xc>
 8001cae:	4770      	bx	lr
 8001cb0:	b510      	push	{r4, lr}
 8001cb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001cb6:	4291      	cmp	r1, r2
 8001cb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001cbc:	d1f9      	bne.n	8001cb2 <memcpy+0xe>
 8001cbe:	bd10      	pop	{r4, pc}

08001cc0 <memmove>:
 8001cc0:	4288      	cmp	r0, r1
 8001cc2:	b510      	push	{r4, lr}
 8001cc4:	eb01 0402 	add.w	r4, r1, r2
 8001cc8:	d902      	bls.n	8001cd0 <memmove+0x10>
 8001cca:	4284      	cmp	r4, r0
 8001ccc:	4623      	mov	r3, r4
 8001cce:	d807      	bhi.n	8001ce0 <memmove+0x20>
 8001cd0:	1e43      	subs	r3, r0, #1
 8001cd2:	42a1      	cmp	r1, r4
 8001cd4:	d008      	beq.n	8001ce8 <memmove+0x28>
 8001cd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001cda:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001cde:	e7f8      	b.n	8001cd2 <memmove+0x12>
 8001ce0:	4601      	mov	r1, r0
 8001ce2:	4402      	add	r2, r0
 8001ce4:	428a      	cmp	r2, r1
 8001ce6:	d100      	bne.n	8001cea <memmove+0x2a>
 8001ce8:	bd10      	pop	{r4, pc}
 8001cea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001cee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001cf2:	e7f7      	b.n	8001ce4 <memmove+0x24>

08001cf4 <_free_r>:
 8001cf4:	b538      	push	{r3, r4, r5, lr}
 8001cf6:	4605      	mov	r5, r0
 8001cf8:	2900      	cmp	r1, #0
 8001cfa:	d043      	beq.n	8001d84 <_free_r+0x90>
 8001cfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001d00:	1f0c      	subs	r4, r1, #4
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	bfb8      	it	lt
 8001d06:	18e4      	addlt	r4, r4, r3
 8001d08:	f000 f8d0 	bl	8001eac <__malloc_lock>
 8001d0c:	4a1e      	ldr	r2, [pc, #120]	; (8001d88 <_free_r+0x94>)
 8001d0e:	6813      	ldr	r3, [r2, #0]
 8001d10:	4610      	mov	r0, r2
 8001d12:	b933      	cbnz	r3, 8001d22 <_free_r+0x2e>
 8001d14:	6063      	str	r3, [r4, #4]
 8001d16:	6014      	str	r4, [r2, #0]
 8001d18:	4628      	mov	r0, r5
 8001d1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001d1e:	f000 b8cb 	b.w	8001eb8 <__malloc_unlock>
 8001d22:	42a3      	cmp	r3, r4
 8001d24:	d90a      	bls.n	8001d3c <_free_r+0x48>
 8001d26:	6821      	ldr	r1, [r4, #0]
 8001d28:	1862      	adds	r2, r4, r1
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	bf01      	itttt	eq
 8001d2e:	681a      	ldreq	r2, [r3, #0]
 8001d30:	685b      	ldreq	r3, [r3, #4]
 8001d32:	1852      	addeq	r2, r2, r1
 8001d34:	6022      	streq	r2, [r4, #0]
 8001d36:	6063      	str	r3, [r4, #4]
 8001d38:	6004      	str	r4, [r0, #0]
 8001d3a:	e7ed      	b.n	8001d18 <_free_r+0x24>
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	b10b      	cbz	r3, 8001d46 <_free_r+0x52>
 8001d42:	42a3      	cmp	r3, r4
 8001d44:	d9fa      	bls.n	8001d3c <_free_r+0x48>
 8001d46:	6811      	ldr	r1, [r2, #0]
 8001d48:	1850      	adds	r0, r2, r1
 8001d4a:	42a0      	cmp	r0, r4
 8001d4c:	d10b      	bne.n	8001d66 <_free_r+0x72>
 8001d4e:	6820      	ldr	r0, [r4, #0]
 8001d50:	4401      	add	r1, r0
 8001d52:	1850      	adds	r0, r2, r1
 8001d54:	4283      	cmp	r3, r0
 8001d56:	6011      	str	r1, [r2, #0]
 8001d58:	d1de      	bne.n	8001d18 <_free_r+0x24>
 8001d5a:	6818      	ldr	r0, [r3, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	4401      	add	r1, r0
 8001d60:	6011      	str	r1, [r2, #0]
 8001d62:	6053      	str	r3, [r2, #4]
 8001d64:	e7d8      	b.n	8001d18 <_free_r+0x24>
 8001d66:	d902      	bls.n	8001d6e <_free_r+0x7a>
 8001d68:	230c      	movs	r3, #12
 8001d6a:	602b      	str	r3, [r5, #0]
 8001d6c:	e7d4      	b.n	8001d18 <_free_r+0x24>
 8001d6e:	6820      	ldr	r0, [r4, #0]
 8001d70:	1821      	adds	r1, r4, r0
 8001d72:	428b      	cmp	r3, r1
 8001d74:	bf01      	itttt	eq
 8001d76:	6819      	ldreq	r1, [r3, #0]
 8001d78:	685b      	ldreq	r3, [r3, #4]
 8001d7a:	1809      	addeq	r1, r1, r0
 8001d7c:	6021      	streq	r1, [r4, #0]
 8001d7e:	6063      	str	r3, [r4, #4]
 8001d80:	6054      	str	r4, [r2, #4]
 8001d82:	e7c9      	b.n	8001d18 <_free_r+0x24>
 8001d84:	bd38      	pop	{r3, r4, r5, pc}
 8001d86:	bf00      	nop
 8001d88:	2000008c 	.word	0x2000008c

08001d8c <_malloc_r>:
 8001d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d8e:	1ccd      	adds	r5, r1, #3
 8001d90:	f025 0503 	bic.w	r5, r5, #3
 8001d94:	3508      	adds	r5, #8
 8001d96:	2d0c      	cmp	r5, #12
 8001d98:	bf38      	it	cc
 8001d9a:	250c      	movcc	r5, #12
 8001d9c:	2d00      	cmp	r5, #0
 8001d9e:	4606      	mov	r6, r0
 8001da0:	db01      	blt.n	8001da6 <_malloc_r+0x1a>
 8001da2:	42a9      	cmp	r1, r5
 8001da4:	d903      	bls.n	8001dae <_malloc_r+0x22>
 8001da6:	230c      	movs	r3, #12
 8001da8:	6033      	str	r3, [r6, #0]
 8001daa:	2000      	movs	r0, #0
 8001dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001dae:	f000 f87d 	bl	8001eac <__malloc_lock>
 8001db2:	4921      	ldr	r1, [pc, #132]	; (8001e38 <_malloc_r+0xac>)
 8001db4:	680a      	ldr	r2, [r1, #0]
 8001db6:	4614      	mov	r4, r2
 8001db8:	b99c      	cbnz	r4, 8001de2 <_malloc_r+0x56>
 8001dba:	4f20      	ldr	r7, [pc, #128]	; (8001e3c <_malloc_r+0xb0>)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	b923      	cbnz	r3, 8001dca <_malloc_r+0x3e>
 8001dc0:	4621      	mov	r1, r4
 8001dc2:	4630      	mov	r0, r6
 8001dc4:	f000 f862 	bl	8001e8c <_sbrk_r>
 8001dc8:	6038      	str	r0, [r7, #0]
 8001dca:	4629      	mov	r1, r5
 8001dcc:	4630      	mov	r0, r6
 8001dce:	f000 f85d 	bl	8001e8c <_sbrk_r>
 8001dd2:	1c43      	adds	r3, r0, #1
 8001dd4:	d123      	bne.n	8001e1e <_malloc_r+0x92>
 8001dd6:	230c      	movs	r3, #12
 8001dd8:	4630      	mov	r0, r6
 8001dda:	6033      	str	r3, [r6, #0]
 8001ddc:	f000 f86c 	bl	8001eb8 <__malloc_unlock>
 8001de0:	e7e3      	b.n	8001daa <_malloc_r+0x1e>
 8001de2:	6823      	ldr	r3, [r4, #0]
 8001de4:	1b5b      	subs	r3, r3, r5
 8001de6:	d417      	bmi.n	8001e18 <_malloc_r+0x8c>
 8001de8:	2b0b      	cmp	r3, #11
 8001dea:	d903      	bls.n	8001df4 <_malloc_r+0x68>
 8001dec:	6023      	str	r3, [r4, #0]
 8001dee:	441c      	add	r4, r3
 8001df0:	6025      	str	r5, [r4, #0]
 8001df2:	e004      	b.n	8001dfe <_malloc_r+0x72>
 8001df4:	6863      	ldr	r3, [r4, #4]
 8001df6:	42a2      	cmp	r2, r4
 8001df8:	bf0c      	ite	eq
 8001dfa:	600b      	streq	r3, [r1, #0]
 8001dfc:	6053      	strne	r3, [r2, #4]
 8001dfe:	4630      	mov	r0, r6
 8001e00:	f000 f85a 	bl	8001eb8 <__malloc_unlock>
 8001e04:	f104 000b 	add.w	r0, r4, #11
 8001e08:	1d23      	adds	r3, r4, #4
 8001e0a:	f020 0007 	bic.w	r0, r0, #7
 8001e0e:	1ac2      	subs	r2, r0, r3
 8001e10:	d0cc      	beq.n	8001dac <_malloc_r+0x20>
 8001e12:	1a1b      	subs	r3, r3, r0
 8001e14:	50a3      	str	r3, [r4, r2]
 8001e16:	e7c9      	b.n	8001dac <_malloc_r+0x20>
 8001e18:	4622      	mov	r2, r4
 8001e1a:	6864      	ldr	r4, [r4, #4]
 8001e1c:	e7cc      	b.n	8001db8 <_malloc_r+0x2c>
 8001e1e:	1cc4      	adds	r4, r0, #3
 8001e20:	f024 0403 	bic.w	r4, r4, #3
 8001e24:	42a0      	cmp	r0, r4
 8001e26:	d0e3      	beq.n	8001df0 <_malloc_r+0x64>
 8001e28:	1a21      	subs	r1, r4, r0
 8001e2a:	4630      	mov	r0, r6
 8001e2c:	f000 f82e 	bl	8001e8c <_sbrk_r>
 8001e30:	3001      	adds	r0, #1
 8001e32:	d1dd      	bne.n	8001df0 <_malloc_r+0x64>
 8001e34:	e7cf      	b.n	8001dd6 <_malloc_r+0x4a>
 8001e36:	bf00      	nop
 8001e38:	2000008c 	.word	0x2000008c
 8001e3c:	20000090 	.word	0x20000090

08001e40 <_realloc_r>:
 8001e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e42:	4607      	mov	r7, r0
 8001e44:	4614      	mov	r4, r2
 8001e46:	460e      	mov	r6, r1
 8001e48:	b921      	cbnz	r1, 8001e54 <_realloc_r+0x14>
 8001e4a:	4611      	mov	r1, r2
 8001e4c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001e50:	f7ff bf9c 	b.w	8001d8c <_malloc_r>
 8001e54:	b922      	cbnz	r2, 8001e60 <_realloc_r+0x20>
 8001e56:	f7ff ff4d 	bl	8001cf4 <_free_r>
 8001e5a:	4625      	mov	r5, r4
 8001e5c:	4628      	mov	r0, r5
 8001e5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e60:	f000 f830 	bl	8001ec4 <_malloc_usable_size_r>
 8001e64:	42a0      	cmp	r0, r4
 8001e66:	d20f      	bcs.n	8001e88 <_realloc_r+0x48>
 8001e68:	4621      	mov	r1, r4
 8001e6a:	4638      	mov	r0, r7
 8001e6c:	f7ff ff8e 	bl	8001d8c <_malloc_r>
 8001e70:	4605      	mov	r5, r0
 8001e72:	2800      	cmp	r0, #0
 8001e74:	d0f2      	beq.n	8001e5c <_realloc_r+0x1c>
 8001e76:	4631      	mov	r1, r6
 8001e78:	4622      	mov	r2, r4
 8001e7a:	f7ff ff13 	bl	8001ca4 <memcpy>
 8001e7e:	4631      	mov	r1, r6
 8001e80:	4638      	mov	r0, r7
 8001e82:	f7ff ff37 	bl	8001cf4 <_free_r>
 8001e86:	e7e9      	b.n	8001e5c <_realloc_r+0x1c>
 8001e88:	4635      	mov	r5, r6
 8001e8a:	e7e7      	b.n	8001e5c <_realloc_r+0x1c>

08001e8c <_sbrk_r>:
 8001e8c:	b538      	push	{r3, r4, r5, lr}
 8001e8e:	2300      	movs	r3, #0
 8001e90:	4d05      	ldr	r5, [pc, #20]	; (8001ea8 <_sbrk_r+0x1c>)
 8001e92:	4604      	mov	r4, r0
 8001e94:	4608      	mov	r0, r1
 8001e96:	602b      	str	r3, [r5, #0]
 8001e98:	f7ff fb84 	bl	80015a4 <_sbrk>
 8001e9c:	1c43      	adds	r3, r0, #1
 8001e9e:	d102      	bne.n	8001ea6 <_sbrk_r+0x1a>
 8001ea0:	682b      	ldr	r3, [r5, #0]
 8001ea2:	b103      	cbz	r3, 8001ea6 <_sbrk_r+0x1a>
 8001ea4:	6023      	str	r3, [r4, #0]
 8001ea6:	bd38      	pop	{r3, r4, r5, pc}
 8001ea8:	2000013c 	.word	0x2000013c

08001eac <__malloc_lock>:
 8001eac:	4801      	ldr	r0, [pc, #4]	; (8001eb4 <__malloc_lock+0x8>)
 8001eae:	f000 b811 	b.w	8001ed4 <__retarget_lock_acquire_recursive>
 8001eb2:	bf00      	nop
 8001eb4:	20000144 	.word	0x20000144

08001eb8 <__malloc_unlock>:
 8001eb8:	4801      	ldr	r0, [pc, #4]	; (8001ec0 <__malloc_unlock+0x8>)
 8001eba:	f000 b80c 	b.w	8001ed6 <__retarget_lock_release_recursive>
 8001ebe:	bf00      	nop
 8001ec0:	20000144 	.word	0x20000144

08001ec4 <_malloc_usable_size_r>:
 8001ec4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001ec8:	1f18      	subs	r0, r3, #4
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	bfbc      	itt	lt
 8001ece:	580b      	ldrlt	r3, [r1, r0]
 8001ed0:	18c0      	addlt	r0, r0, r3
 8001ed2:	4770      	bx	lr

08001ed4 <__retarget_lock_acquire_recursive>:
 8001ed4:	4770      	bx	lr

08001ed6 <__retarget_lock_release_recursive>:
 8001ed6:	4770      	bx	lr

08001ed8 <_init>:
 8001ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001eda:	bf00      	nop
 8001edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ede:	bc08      	pop	{r3}
 8001ee0:	469e      	mov	lr, r3
 8001ee2:	4770      	bx	lr

08001ee4 <_fini>:
 8001ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ee6:	bf00      	nop
 8001ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001eea:	bc08      	pop	{r3}
 8001eec:	469e      	mov	lr, r3
 8001eee:	4770      	bx	lr
