#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 20 21:49:57 2023
# Process ID: 57868
# Current directory: C:/Users/86138/Documents/GitHub/Piano
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent54420 C:\Users\86138\Documents\GitHub\Piano\piano.xpr
# Log file: C:/Users/86138/Documents/GitHub/Piano/vivado.log
# Journal file: C:/Users/86138/Documents/GitHub/Piano\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86138/Documents/GitHub/Piano/piano.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Documents/GitHub/Piano' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/86138/Desktop/light_7seg_ego1.v', nor could it be found using path 'C:/Users/Administrator/Desktop/light_7seg_ego1.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/86138/Desktop/scan_seg.v', nor could it be found using path 'C:/Users/Administrator/Desktop/scan_seg.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 881.633 ; gain = 115.777
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/86138/Desktop/scan_seg.v] -no_script -reset -force -quiet
remove_files  C:/Users/86138/Desktop/scan_seg.v
close [ open C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/scan_seg.v w ]
add_files C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/scan_seg.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/86138/Desktop/light_7seg_ego1.v] -no_script -reset -force -quiet
remove_files  C:/Users/86138/Desktop/light_7seg_ego1.v
close [ open C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/light_7seg_ego1.v w ]
add_files C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/light_7seg_ego1.v
update_compile_order -fileset sources_1
set_property top auto_play [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'auto_play_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj auto_play_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/autoplay_led_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoplay_led_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_melody
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/music_to_frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_to_frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song2
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song3
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/auto_play_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot auto_play_tb_behav xil_defaultlib.auto_play_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 12 for port frequency [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v:138]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.autoplay_led_for_test
Compiling module xil_defaultlib.clock1
Compiling module xil_defaultlib.song1
Compiling module xil_defaultlib.song2
Compiling module xil_defaultlib.song3
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.music_to_frequency
Compiling module xil_defaultlib.generate_melody
Compiling module xil_defaultlib.auto_play
Compiling module xil_defaultlib.auto_play_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot auto_play_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim/xsim.dir/auto_play_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 20 21:53:24 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "auto_play_tb_behav -key {Behavioral:sim_1:Functional:auto_play_tb} -tclbatch {auto_play_tb.tcl} -view {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
source auto_play_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'auto_play_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 982.551 ; gain = 25.078
run all
run: Time (s): cpu = 00:02:36 ; elapsed = 00:01:32 . Memory (MB): peak = 985.219 ; gain = 2.668
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86138/Documents/GitHub/Piano/piano.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec 20 21:59:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Wed Dec 20 21:59:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86138/Documents/GitHub/Piano/piano.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Dec 20 22:01:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
close [ open C:/Users/86138/Documents/GitHub/Piano/piano.srcs/constrs_1/new/ff.xdc w ]
add_files -fileset constrs_1 C:/Users/86138/Documents/GitHub/Piano/piano.srcs/constrs_1/new/ff.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86138/Documents/GitHub/Piano/piano.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Dec 20 22:02:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Wed Dec 20 22:02:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property target_constrs_file C:/Users/86138/Documents/GitHub/Piano/piano.srcs/constrs_1/new/ff.xdc [current_fileset -constrset]
reset_run impl_1
launch_runs impl_1 -jobs 8
[Wed Dec 20 22:03:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'auto_play_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj auto_play_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/autoplay_led_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoplay_led_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_melody
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/music_to_frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_to_frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song2
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song3
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/auto_play_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot auto_play_tb_behav xil_defaultlib.auto_play_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 12 for port frequency [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.autoplay_led_for_test
Compiling module xil_defaultlib.clock1
Compiling module xil_defaultlib.song1
Compiling module xil_defaultlib.song2
Compiling module xil_defaultlib.song3
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.music_to_frequency
Compiling module xil_defaultlib.generate_melody
Compiling module xil_defaultlib.auto_play
Compiling module xil_defaultlib.auto_play_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot auto_play_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "auto_play_tb_behav -key {Behavioral:sim_1:Functional:auto_play_tb} -tclbatch {auto_play_tb.tcl} -view {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
source auto_play_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'auto_play_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1011.746 ; gain = 0.906
run all
run: Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 1013.047 ; gain = 1.188
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86138/Documents/GitHub/Piano/piano.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Dec 20 22:09:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Wed Dec 20 22:09:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'auto_play_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj auto_play_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/autoplay_led_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoplay_led_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_melody
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/music_to_frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_to_frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song2
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song3
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/auto_play_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot auto_play_tb_behav xil_defaultlib.auto_play_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 12 for port frequency [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.autoplay_led_for_test
Compiling module xil_defaultlib.clock1
Compiling module xil_defaultlib.song1
Compiling module xil_defaultlib.song2
Compiling module xil_defaultlib.song3
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.music_to_frequency
Compiling module xil_defaultlib.generate_melody
Compiling module xil_defaultlib.auto_play
Compiling module xil_defaultlib.auto_play_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot auto_play_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "auto_play_tb_behav -key {Behavioral:sim_1:Functional:auto_play_tb} -tclbatch {auto_play_tb.tcl} -view {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
source auto_play_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'auto_play_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.613 ; gain = 0.000
run all
run: Time (s): cpu = 00:09:05 ; elapsed = 00:05:23 . Memory (MB): peak = 1019.605 ; gain = 1.992
set_property top debounce2_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/debounce2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce2_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce2_tb_behav xil_defaultlib.debounce2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce2
Compiling module xil_defaultlib.debounce2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce2_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim/xsim.dir/debounce2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 20 22:40:47 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debounce2_tb_behav -key {Behavioral:sim_1:Functional:debounce2_tb} -tclbatch {debounce2_tb.tcl} -view {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
WARNING: Simulation object /auto_play_tb/clk was not found in the design.
WARNING: Simulation object /auto_play_tb/reset was not found in the design.
WARNING: Simulation object /auto_play_tb/ssbtn was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/select was not found in the design.
WARNING: Simulation object /auto_play_tb/pausebtn was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/pause was not found in the design.
WARNING: Simulation object /auto_play_tb/stopbtn was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/stop was not found in the design.
WARNING: Simulation object /auto_play_tb/playbtn was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/play was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/counter was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/music_flag was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/music was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/music1 was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/music2 was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/music3 was not found in the design.
WARNING: Simulation object /auto_play_tb/melody was not found in the design.
source debounce2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debounce2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.344 ; gain = 7.738
add_wave {{/debounce2_tb/dut}} 
save_wave_config {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce2_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce2_tb_behav xil_defaultlib.debounce2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debounce2_tb_behav -key {Behavioral:sim_1:Functional:debounce2_tb} -tclbatch {debounce2_tb.tcl} -view {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
source debounce2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debounce2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:01:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1030.961 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/debounce2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce2_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce2_tb_behav xil_defaultlib.debounce2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce2
Compiling module xil_defaultlib.debounce2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debounce2_tb_behav -key {Behavioral:sim_1:Functional:debounce2_tb} -tclbatch {debounce2_tb.tcl} -view {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
source debounce2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debounce2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1031.492 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top auto_play_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'auto_play_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj auto_play_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/autoplay_led_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoplay_led_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_melody
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/music_to_frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_to_frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song2
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song3
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/auto_play_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot auto_play_tb_behav xil_defaultlib.auto_play_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 12 for port frequency [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.autoplay_led_for_test
Compiling module xil_defaultlib.clock1
Compiling module xil_defaultlib.song1
Compiling module xil_defaultlib.song2
Compiling module xil_defaultlib.song3
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.debounce2
Compiling module xil_defaultlib.music_to_frequency
Compiling module xil_defaultlib.generate_melody
Compiling module xil_defaultlib.auto_play
Compiling module xil_defaultlib.auto_play_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot auto_play_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "auto_play_tb_behav -key {Behavioral:sim_1:Functional:auto_play_tb} -tclbatch {auto_play_tb.tcl} -view {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
WARNING: Simulation object /debounce2_tb/dut/clk was not found in the design.
WARNING: Simulation object /debounce2_tb/dut/rst was not found in the design.
WARNING: Simulation object /debounce2_tb/dut/key was not found in the design.
WARNING: Simulation object /debounce2_tb/dut/key_flag was not found in the design.
WARNING: Simulation object /debounce2_tb/dut/key_state was not found in the design.
WARNING: Simulation object /debounce2_tb/dut/key_pflag was not found in the design.
WARNING: Simulation object /debounce2_tb/dut/key_rflag was not found in the design.
WARNING: Simulation object /debounce2_tb/dut/r_key was not found in the design.
WARNING: Simulation object /debounce2_tb/dut/pos_key was not found in the design.
WARNING: Simulation object /debounce2_tb/dut/neg_key was not found in the design.
WARNING: Simulation object /debounce2_tb/dut/cnt was not found in the design.
WARNING: Simulation object /debounce2_tb/dut/state was not found in the design.
WARNING: Simulation object /debounce2_tb/dut/idle was not found in the design.
WARNING: Simulation object /debounce2_tb/dut/p_filter was not found in the design.
WARNING: Simulation object /debounce2_tb/dut/wait_r was not found in the design.
WARNING: Simulation object /debounce2_tb/dut/n_filter was not found in the design.
WARNING: Simulation object /debounce2_tb/dut/TIME was not found in the design.
source auto_play_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'auto_play_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1031.492 ; gain = 0.000
add_wave {{/auto_play_tb/ap}} 
save_wave_config {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'auto_play_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj auto_play_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/autoplay_led_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoplay_led_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_melody
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/music_to_frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_to_frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song2
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song3
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/auto_play_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot auto_play_tb_behav xil_defaultlib.auto_play_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 12 for port frequency [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.autoplay_led_for_test
Compiling module xil_defaultlib.clock1
Compiling module xil_defaultlib.song1
Compiling module xil_defaultlib.song2
Compiling module xil_defaultlib.song3
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.debounce2
Compiling module xil_defaultlib.music_to_frequency
Compiling module xil_defaultlib.generate_melody
Compiling module xil_defaultlib.auto_play
Compiling module xil_defaultlib.auto_play_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot auto_play_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "auto_play_tb_behav -key {Behavioral:sim_1:Functional:auto_play_tb} -tclbatch {auto_play_tb.tcl} -view {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
source auto_play_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'auto_play_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:01:22 ; elapsed = 00:00:43 . Memory (MB): peak = 1031.492 ; gain = 0.000
save_wave_config {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'auto_play_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj auto_play_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/autoplay_led_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoplay_led_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_melody
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/music_to_frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_to_frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song2
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song3
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/auto_play_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot auto_play_tb_behav xil_defaultlib.auto_play_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 12 for port frequency [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.autoplay_led_for_test
Compiling module xil_defaultlib.clock1
Compiling module xil_defaultlib.song1
Compiling module xil_defaultlib.song2
Compiling module xil_defaultlib.song3
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.debounce2
Compiling module xil_defaultlib.music_to_frequency
Compiling module xil_defaultlib.generate_melody
Compiling module xil_defaultlib.auto_play
Compiling module xil_defaultlib.auto_play_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot auto_play_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "auto_play_tb_behav -key {Behavioral:sim_1:Functional:auto_play_tb} -tclbatch {auto_play_tb.tcl} -view {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
source auto_play_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'auto_play_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.758 ; gain = 0.000
run all
run: Time (s): cpu = 00:06:24 ; elapsed = 00:03:51 . Memory (MB): peak = 1040.559 ; gain = 4.141
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'auto_play_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj auto_play_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/autoplay_led_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoplay_led_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_melody
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/music_to_frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_to_frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song2
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song3
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/auto_play_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot auto_play_tb_behav xil_defaultlib.auto_play_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 12 for port frequency [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.autoplay_led_for_test
Compiling module xil_defaultlib.clock1
Compiling module xil_defaultlib.song1
Compiling module xil_defaultlib.song2
Compiling module xil_defaultlib.song3
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.debounce2
Compiling module xil_defaultlib.music_to_frequency
Compiling module xil_defaultlib.generate_melody
Compiling module xil_defaultlib.auto_play
Compiling module xil_defaultlib.auto_play_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot auto_play_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "auto_play_tb_behav -key {Behavioral:sim_1:Functional:auto_play_tb} -tclbatch {auto_play_tb.tcl} -view {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
source auto_play_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'auto_play_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:04:30 ; elapsed = 00:02:39 . Memory (MB): peak = 1041.816 ; gain = 1.258
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'auto_play_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj auto_play_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/autoplay_led_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoplay_led_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_melody
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/music_to_frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_to_frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song2
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song3
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/auto_play_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot auto_play_tb_behav xil_defaultlib.auto_play_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 12 for port frequency [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.autoplay_led_for_test
Compiling module xil_defaultlib.clock1
Compiling module xil_defaultlib.song1
Compiling module xil_defaultlib.song2
Compiling module xil_defaultlib.song3
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.debounce2
Compiling module xil_defaultlib.music_to_frequency
Compiling module xil_defaultlib.generate_melody
Compiling module xil_defaultlib.auto_play
Compiling module xil_defaultlib.auto_play_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot auto_play_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "auto_play_tb_behav -key {Behavioral:sim_1:Functional:auto_play_tb} -tclbatch {auto_play_tb.tcl} -view {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
source auto_play_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'auto_play_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:02:18 ; elapsed = 00:01:17 . Memory (MB): peak = 1043.391 ; gain = 1.004
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'auto_play_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj auto_play_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/autoplay_led_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoplay_led_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_melody
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/music_to_frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_to_frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song2
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song3
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/auto_play_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot auto_play_tb_behav xil_defaultlib.auto_play_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 12 for port frequency [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.autoplay_led_for_test
Compiling module xil_defaultlib.clock1
Compiling module xil_defaultlib.song1
Compiling module xil_defaultlib.song2
Compiling module xil_defaultlib.song3
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.debounce2
Compiling module xil_defaultlib.music_to_frequency
Compiling module xil_defaultlib.generate_melody
Compiling module xil_defaultlib.auto_play
Compiling module xil_defaultlib.auto_play_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot auto_play_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "auto_play_tb_behav -key {Behavioral:sim_1:Functional:auto_play_tb} -tclbatch {auto_play_tb.tcl} -view {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
source auto_play_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'auto_play_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1044.289 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:38 ; elapsed = 00:00:57 . Memory (MB): peak = 1045.656 ; gain = 1.367
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'auto_play_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj auto_play_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/autoplay_led_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoplay_led_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_melody
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/music_to_frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_to_frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song2
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song3
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/auto_play_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot auto_play_tb_behav xil_defaultlib.auto_play_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 12 for port frequency [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.autoplay_led_for_test
Compiling module xil_defaultlib.clock1
Compiling module xil_defaultlib.song1
Compiling module xil_defaultlib.song2
Compiling module xil_defaultlib.song3
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.debounce2
Compiling module xil_defaultlib.music_to_frequency
Compiling module xil_defaultlib.generate_melody
Compiling module xil_defaultlib.auto_play
Compiling module xil_defaultlib.auto_play_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot auto_play_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "auto_play_tb_behav -key {Behavioral:sim_1:Functional:auto_play_tb} -tclbatch {auto_play_tb.tcl} -view {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
source auto_play_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'auto_play_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1047.156 ; gain = 0.383
run all
run: Time (s): cpu = 00:02:01 ; elapsed = 00:01:08 . Memory (MB): peak = 1047.309 ; gain = 0.152
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'auto_play_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj auto_play_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/autoplay_led_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoplay_led_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_melody
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/music_to_frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_to_frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song2
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song3
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/auto_play_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot auto_play_tb_behav xil_defaultlib.auto_play_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 12 for port frequency [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.autoplay_led_for_test
Compiling module xil_defaultlib.clock1
Compiling module xil_defaultlib.song1
Compiling module xil_defaultlib.song2
Compiling module xil_defaultlib.song3
Compiling module xil_defaultlib.debounce2
Compiling module xil_defaultlib.music_to_frequency
Compiling module xil_defaultlib.generate_melody
Compiling module xil_defaultlib.auto_play
Compiling module xil_defaultlib.auto_play_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot auto_play_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "auto_play_tb_behav -key {Behavioral:sim_1:Functional:auto_play_tb} -tclbatch {auto_play_tb.tcl} -view {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
source auto_play_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'auto_play_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1047.777 ; gain = 0.469
update_compile_order -fileset sources_1
run all
run: Time (s): cpu = 00:05:00 ; elapsed = 00:02:51 . Memory (MB): peak = 1049.375 ; gain = 1.598
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86138/Documents/GitHub/Piano/piano.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec 20 23:17:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Wed Dec 20 23:17:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86138/Documents/GitHub/Piano/piano.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec 20 23:20:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Wed Dec 20 23:20:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86138/Documents/GitHub/Piano/piano.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Dec 20 23:21:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Wed Dec 20 23:21:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/86138/Documents/GitHub/Piano/.Xil/Vivado-57868-Alaina/dcp2/auto_play.xdc]
Finished Parsing XDC File [C:/Users/86138/Documents/GitHub/Piano/.Xil/Vivado-57868-Alaina/dcp2/auto_play.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1357.715 ; gain = 0.344
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1357.715 ; gain = 0.344
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.180 ; gain = 382.707
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {led_state[2]} {led_state[1]} {led_state[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {select_song[2]} {select_song[1]} {select_song[0]}]]
set_property IOSTANDARD 3 [get_ports [list {led_state[2]}]]
ERROR: [Common 17-69] Command failed: Invalid I/O Standard '3'
place_ports {led_state[2]} J3
place_ports {led_state[1]} K3
place_ports {led_state[1]} J2
place_ports {led_state[0]} K3
place_ports {led_state[0]} K2
place_ports {select_song[2]} L1
place_ports {select_song[1]} M17
place_ports {select_song[0]} K3
place_ports {select_song[1]} M1
place_ports reset P15
place_ports reset R15
startgroup
set_property package_pin "" [get_ports [list  reset]]
place_ports pausebtn R15
endgroup
place_ports playbtn U4
set_property IOSTANDARD LVCMOS33 [get_ports [list pausebtn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list playbtn]]
place_ports reset P15
set_property IOSTANDARD LVCMOS33 [get_ports [list selectsongbtn]]
set_property IOSTANDARD LVCMOS25 [get_ports [list stopbtn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list stopbtn]]
place_ports selectsongbtn V1
place_ports stopbtn R17
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec 20 23:25:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/86138/Documents/GitHub/Piano/piano.runs/impl_1/auto_play.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/86138/Documents/GitHub/Piano/piano.runs/impl_1/auto_play.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Dec 20 23:31:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/86138/Documents/GitHub/Piano/piano.runs/impl_1/auto_play.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86138/Documents/GitHub/Piano/piano.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec 20 23:39:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Wed Dec 20 23:39:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/86138/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/86138/Documents/GitHub/Piano/piano.runs/impl_1/auto_play.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property is_enabled false [get_files  C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/auto_play_tb.v]
update_compile_order -fileset sim_1
set_property is_enabled true [get_files  C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/auto_play_tb.v]
update_compile_order -fileset sim_1
save_wave_config {C:/Users/86138/Documents/GitHub/Piano/freeplay_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'auto_play_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj auto_play_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/autoplay_led_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoplay_led_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
ERROR: [VRFC 10-91] TIME_03S is not declared [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:42]
ERROR: [VRFC 10-91] TIME_03S is not declared [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:51]
ERROR: [VRFC 10-91] TIME_03S is not declared [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:53]
ERROR: [VRFC 10-1040] module clock1 ignored due to previous errors [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'auto_play_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj auto_play_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/autoplay_led_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoplay_led_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
ERROR: [VRFC 10-91] TIME_03S is not declared [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:42]
ERROR: [VRFC 10-91] TIME_03S is not declared [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:51]
ERROR: [VRFC 10-91] TIME_03S is not declared [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:53]
ERROR: [VRFC 10-1040] module clock1 ignored due to previous errors [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2501.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2501.941 ; gain = 0.000
set_property top songonTOOB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top auto_play_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'auto_play_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj auto_play_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/autoplay_led_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoplay_led_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
ERROR: [VRFC 10-91] TIME_03S is not declared [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:42]
ERROR: [VRFC 10-91] TIME_03S is not declared [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:51]
ERROR: [VRFC 10-91] TIME_03S is not declared [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:53]
ERROR: [VRFC 10-1040] module clock1 ignored due to previous errors [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/auto_play_tb2.v w ]
add_files -fileset sim_1 C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/auto_play_tb2.v
update_compile_order -fileset sim_1
set_property top auto_play_tb2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'auto_play_tb2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj auto_play_tb2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/autoplay_led_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoplay_led_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
ERROR: [VRFC 10-91] TIME_03S is not declared [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:42]
ERROR: [VRFC 10-91] TIME_03S is not declared [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:51]
ERROR: [VRFC 10-91] TIME_03S is not declared [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:53]
ERROR: [VRFC 10-1040] module clock1 ignored due to previous errors [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'auto_play_tb2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj auto_play_tb2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/autoplay_led_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoplay_led_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
ERROR: [VRFC 10-91] TIME_03S is not declared [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:42]
ERROR: [VRFC 10-91] TIME_03S is not declared [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:51]
ERROR: [VRFC 10-91] TIME_03S is not declared [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:53]
ERROR: [VRFC 10-1040] module clock1 ignored due to previous errors [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/86138/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 23:57:25 2023...
