vsim -gui work.CLA8_TB
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui 
# Start time: 18:15:52 on Feb 23,2017
# Loading work.CLA8_TB
# Loading work.CLU
# ** Error: (vsim-3389) D:/Stuff/ComputerDesign/VerilogDesign/CLA8_TB.v(8): Port 'a' not found in the connected module (1st connection).
#    Time: 0 ns  Iteration: 0  Instance: /CLA8_TB/clu File: D:/Stuff/ComputerDesign/VerilogDesign/CLU.v
# ** Error: (vsim-3389) D:/Stuff/ComputerDesign/VerilogDesign/CLA8_TB.v(8): Port 'b' not found in the connected module (2nd connection).
#    Time: 0 ns  Iteration: 0  Instance: /CLA8_TB/clu File: D:/Stuff/ComputerDesign/VerilogDesign/CLU.v
# ** Error: (vsim-3389) D:/Stuff/ComputerDesign/VerilogDesign/CLA8_TB.v(8): Port 's' not found in the connected module (4th connection).
#    Time: 0 ns  Iteration: 0  Instance: /CLA8_TB/clu File: D:/Stuff/ComputerDesign/VerilogDesign/CLU.v
# ** Error: (vsim-3389) D:/Stuff/ComputerDesign/VerilogDesign/CLA8_TB.v(8): Port 'c_out' not found in the connected module (5th connection).
#    Time: 0 ns  Iteration: 0  Instance: /CLA8_TB/clu File: D:/Stuff/ComputerDesign/VerilogDesign/CLU.v
# ** Fatal: (vsim-3365) D:/Stuff/ComputerDesign/VerilogDesign/CLA8_TB.v(8): Too many port connections. Expected 4, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /CLA8_TB/clu File: D:/Stuff/ComputerDesign/VerilogDesign/CLU.v
# FATAL ERROR while loading design
# Error loading design
vsim -gui work.CLA8_TB
# vsim 
# Start time: 18:16:28 on Feb 23,2017
# Loading work.CLA8_TB
# Loading work.CLU
# ** Error: (vsim-3389) D:/Stuff/ComputerDesign/VerilogDesign/CLA8_TB.v(8): Port 'a' not found in the connected module (1st connection).
#    Time: 0 ns  Iteration: 0  Instance: /CLA8_TB/clu File: D:/Stuff/ComputerDesign/VerilogDesign/CLU.v
# ** Error: (vsim-3389) D:/Stuff/ComputerDesign/VerilogDesign/CLA8_TB.v(8): Port 'b' not found in the connected module (2nd connection).
#    Time: 0 ns  Iteration: 0  Instance: /CLA8_TB/clu File: D:/Stuff/ComputerDesign/VerilogDesign/CLU.v
# ** Error: (vsim-3389) D:/Stuff/ComputerDesign/VerilogDesign/CLA8_TB.v(8): Port 's' not found in the connected module (4th connection).
#    Time: 0 ns  Iteration: 0  Instance: /CLA8_TB/clu File: D:/Stuff/ComputerDesign/VerilogDesign/CLU.v
# ** Error: (vsim-3389) D:/Stuff/ComputerDesign/VerilogDesign/CLA8_TB.v(8): Port 'c_out' not found in the connected module (5th connection).
#    Time: 0 ns  Iteration: 0  Instance: /CLA8_TB/clu File: D:/Stuff/ComputerDesign/VerilogDesign/CLU.v
# ** Fatal: (vsim-3365) D:/Stuff/ComputerDesign/VerilogDesign/CLA8_TB.v(8): Too many port connections. Expected 4, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /CLA8_TB/clu File: D:/Stuff/ComputerDesign/VerilogDesign/CLU.v
# FATAL ERROR while loading design
# Error loading design
# Compile of CLA8_TB.v was successful.
vsim -gui work.CLA8_TB
# vsim 
# Start time: 18:16:48 on Feb 23,2017
# Loading work.CLA8_TB
# Loading work.CLA
# Loading work.CLU
# Loading work.PFA
add wave -position end  sim:/CLA8_TB/c0
add wave -position end  sim:/CLA8_TB/a
add wave -position end  sim:/CLA8_TB/b
add wave -position end  sim:/CLA8_TB/c_out
add wave -position end  sim:/CLA8_TB/s
force -drive sim:/CLA8_TB/a 8'hF0 0
force -drive sim:/CLA8_TB/b 8'h1F 0
force -drive sim:/CLA8_TB/a 8'hE0 0
force -drive sim:/CLA8_TB/c0 1'h0 0
run
add wave -position end {sim:/CLA8_TB/cla/genblk1[0]/pfa/*}
restart
run
restart
force -drive sim:/CLA8_TB/a 8'he0 0
force -freeze sim:/CLA8_TB/b 8'h1f 0
force -drive sim:/CLA8_TB/b 8'h1f 0
force -drive sim:/CLA8_TB/c0 1'h0 0
run
restart
run
force -freeze sim:/CLA8_TB/a 8'he0 0
restart
force -freeze sim:/CLA8_TB/a 8'he0 0
force -freeze sim:/CLA8_TB/b 8'h1f 0
force -freeze sim:/CLA8_TB/c0 1'h0 0
run
restart
quit -sim
vsim -gui work.CLA8_TB
# vsim 
# Start time: 18:24:47 on Feb 23,2017
# Loading work.CLA8_TB
# Loading work.CLA
# Loading work.CLU
# Loading work.PFA
add wave -position end sim:/CLA8_TB/*
force -freeze sim:/CLA8_TB/a 8'he0 0
# Compile of PFA.v was successful.
vsim -gui work.CLA8_TB
# vsim 
# Start time: 18:25:17 on Feb 23,2017
# Loading work.CLA8_TB
# Loading work.CLA
# Loading work.CLU
# Loading work.PFA
add wave -position end sim:/CLA8_TB/*
force -freeze sim:/CLA8_TB/c0 1'h0 0
force -freeze sim:/CLA8_TB/a 8'he0 0
force -freeze sim:/CLA8_TB/b 8'h1f 0
force -freeze sim:/CLA8_TB/a 8'h70 0
run
add wave -position end {sim:/CLA8_TB/cla/genblk1[0]/pfa/*}
run
# Compile of PFA.v was successful.
vsim -gui work.CLA8_TB
# vsim 
# Start time: 18:27:39 on Feb 23,2017
# Loading work.CLA8_TB
# Loading work.CLA
# Loading work.CLU
# Loading work.PFA
add wave -position end sim:/CLA8_TB/*
add wave -position end {sim:/CLA8_TB/cla/genblk1[0]/pfa/*}
force -freeze sim:/CLA8_TB/c0 1'h0 0
force -freeze sim:/CLA8_TB/a 8'h70 0
force -freeze sim:/CLA8_TB/b 8'h1f 0
run
add wave -position end sim:/CLA8_TB/cla/*
# checkArgs: WlfValueId has no logfile info.
restart
force -freeze sim:/CLA8_TB/c0 1'h0 0
force -freeze sim:/CLA8_TB/a 8'h70 0
force -freeze sim:/CLA8_TB/b 8'h1f 0
run
restart
# Compile of CLU.v was successful.
force -freeze sim:/CLA8_TB/c0 1'h0 0
force -freeze sim:/CLA8_TB/a 8'h70 0
force -freeze sim:/CLA8_TB/b 8'h1f 0
run
vsim -gui work.CLA8_TB
# vsim 
# Start time: 18:32:39 on Feb 23,2017
# Loading work.CLA8_TB
# Loading work.CLA
# Loading work.CLU
# Loading work.PFA
add wave -position end sim:/CLA8_TB/cla/clu/*
add wave -position end sim:/CLA8_TB/*
force -freeze sim:/CLA8_TB/c0 1'h0 0
force -freeze sim:/CLA8_TB/a 8'h70 0
force -freeze sim:/CLA8_TB/b 8'h1f 0
run
add wave -position end sim:/CLA8_TB/cla/*
restart
force -freeze sim:/CLA8_TB/a 8'h1f 0
force -freeze sim:/CLA8_TB/b 8'h70 0
force -freeze sim:/CLA8_TB/c0 1'h0 0
force -freeze sim:/CLA8_TB/a 8'h1f 0
force -freeze sim:/CLA8_TB/b 8'h70 0
run
vsim -gui work.CLA8_TB
# vsim 
# Start time: 20:56:48 on Feb 23,2017
# Loading work.CLA8_TB
# Loading work.CLA
# Loading work.CLU
# Loading work.PFA
# Compile of PFA.v was successful.
# Compile of CLA8_TB.v was successful.
# Compile of CLU.v was successful.
# Compile of CLA.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.CLA8_TB
# vsim 
# Start time: 20:57:03 on Feb 23,2017
# Loading work.CLA8_TB
# Loading work.CLA
# Loading work.CLU
# Loading work.PFA
add wave -position end sim:/CLA8_TB/*
add wave -position end {sim:/CLA8_TB/cla/genblk1[0]/pfa/*}
force -freeze sim:/CLA8_TB/c0 1'h0 0
force -freeze sim:/CLA8_TB/a 8'h1F 0
force -freeze sim:/CLA8_TB/b 8'h70 0
run
force -freeze sim:/CLA8_TB/b 8'hf0 0
run
run
restart
# Compile of PFA.v was successful.
force -freeze sim:/CLA8_TB/c0 1'h0 0
force -freeze sim:/CLA8_TB/a 8'h1f 0
force -freeze sim:/CLA8_TB/b 8'h70 0
run
add wave -position end {sim:/CLA8_TB/cla/genblk1[7]/pfa/*}
run
# Compile of PFA.v was successful.
vsim -gui work.CLA8_TB
# vsim 
# Start time: 21:10:06 on Feb 23,2017
# Loading work.CLA8_TB
# Loading work.CLA
# Loading work.CLU
# Loading work.PFA
add wave -position end sim:/CLA8_TB/*
add wave -position end {sim:/CLA8_TB/cla/genblk1[3]/pfa/*}
force -freeze sim:/CLA8_TB/c0 1'h0 0
force -freeze sim:/CLA8_TB/a 8'h1F 0
force -freeze sim:/CLA8_TB/b 8'h70 0
run
force -freeze sim:/CLA8_TB/b 8'hf0 0
run
# End time: 00:21:14 on Feb 24,2017, Elapsed time: 3:11:08
# Errors: 0, Warnings: 0
