module shift_register_left(
    input clk,
    input areset_n,  // async active-low reset to zero
    input load,
    input ena,
    input [3:0] data,
    output reg [3:0] q);

    always @(posedge clk or negedge areset_n) begin
        if (~areset_n) begin
            q <= 4'b0000;
        end else if (load) begin
            q <= data;
        end else if (ena) begin
            q <= {q[2:0], 1'b0};
        end
    end

endmodule