{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621789254371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621789254404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 18:00:54 2021 " "Processing started: Sun May 23 18:00:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621789254404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789254404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789254405 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1621789254570 ""} { "Info" "IQCU_OPT_MODE_OVERRIDE" "Placement Effort Multiplier 4.0 " "Mode behavior is affected by advanced setting Placement Effort Multiplier (default for this mode is 4.0)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1621789254570 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789254570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621789254604 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Qsys.qsys " "Elaborating Platform Designer system entity \"Qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621789259553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:01 Progress: Loading DE10_LITE_D8M_VIP_16/Qsys.qsys " "2021.05.23.18:01:01 Progress: Loading DE10_LITE_D8M_VIP_16/Qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789261543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:01 Progress: Reading input file " "2021.05.23.18:01:01 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789261705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:01 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\] " "2021.05.23.18:01:01 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789261759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:02 Progress: Parameterizing module EEE_IMGPROC_0 " "2021.05.23.18:01:02 Progress: Parameterizing module EEE_IMGPROC_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789262467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:02 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\] " "2021.05.23.18:01:02 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789262468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:02 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0 " "2021.05.23.18:01:02 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789262488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:02 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\] " "2021.05.23.18:01:02 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789262488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:03 Progress: Parameterizing module TERASIC_CAMERA_0 " "2021.05.23.18:01:03 Progress: Parameterizing module TERASIC_CAMERA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789263383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:03 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\] " "2021.05.23.18:01:03 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789263384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:03 Progress: Parameterizing module alt_vip_itc_0 " "2021.05.23.18:01:03 Progress: Parameterizing module alt_vip_itc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789263415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:03 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\] " "2021.05.23.18:01:03 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789263416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing module alt_vip_vfb_0 " "2021.05.23.18:01:04 Progress: Parameterizing module alt_vip_vfb_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Adding altpll_0 \[altpll 17.1\] " "2021.05.23.18:01:04 Progress: Adding altpll_0 \[altpll 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing module altpll_0 " "2021.05.23.18:01:04 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Adding clk_50 \[clock_source 17.1\] " "2021.05.23.18:01:04 Progress: Adding clk_50 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing module clk_50 " "2021.05.23.18:01:04 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\] " "2021.05.23.18:01:04 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing module i2c_opencores_camera " "2021.05.23.18:01:04 Progress: Parameterizing module i2c_opencores_camera" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\] " "2021.05.23.18:01:04 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing module i2c_opencores_mipi " "2021.05.23.18:01:04 Progress: Parameterizing module i2c_opencores_mipi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\] " "2021.05.23.18:01:04 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing module jtag_uart " "2021.05.23.18:01:04 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Adding key \[altera_avalon_pio 17.1\] " "2021.05.23.18:01:04 Progress: Adding key \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing module key " "2021.05.23.18:01:04 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Adding led \[altera_avalon_pio 17.1\] " "2021.05.23.18:01:04 Progress: Adding led \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing module led " "2021.05.23.18:01:04 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 17.1\] " "2021.05.23.18:01:04 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing module mipi_pwdn_n " "2021.05.23.18:01:04 Progress: Parameterizing module mipi_pwdn_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Adding mipi_reset_n \[altera_avalon_pio 17.1\] " "2021.05.23.18:01:04 Progress: Adding mipi_reset_n \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing module mipi_reset_n " "2021.05.23.18:01:04 Progress: Parameterizing module mipi_reset_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Adding nios2_gen2 \[altera_nios2_gen2 17.1\] " "2021.05.23.18:01:04 Progress: Adding nios2_gen2 \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing module nios2_gen2 " "2021.05.23.18:01:04 Progress: Parameterizing module nios2_gen2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\] " "2021.05.23.18:01:04 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing module onchip_memory2_0 " "2021.05.23.18:01:04 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\] " "2021.05.23.18:01:04 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing module sdram " "2021.05.23.18:01:04 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Adding sw \[altera_avalon_pio 17.1\] " "2021.05.23.18:01:04 Progress: Adding sw \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing module sw " "2021.05.23.18:01:04 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\] " "2021.05.23.18:01:04 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing module sysid_qsys " "2021.05.23.18:01:04 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Adding timer \[altera_avalon_timer 17.1\] " "2021.05.23.18:01:04 Progress: Adding timer \[altera_avalon_timer 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing module timer " "2021.05.23.18:01:04 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Building connections " "2021.05.23.18:01:04 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Parameterizing connections " "2021.05.23.18:01:04 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Validating " "2021.05.23.18:01:04 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.23.18:01:04 Progress: Done reading input file " "2021.05.23.18:01:04 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789264771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II. " "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789265019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789265019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789265019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789265020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789265020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789265020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789265020 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys.TERASIC_CAMERA_0.avalon_streaming_source: TERASIC_CAMERA_0.avalon_streaming_source must be connected to an Avalon-ST sink " "Qsys.TERASIC_CAMERA_0.avalon_streaming_source: TERASIC_CAMERA_0.avalon_streaming_source must be connected to an Avalon-ST sink" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789265021 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys.alt_vip_vfb_0.din: alt_vip_vfb_0.din must be connected to an Avalon-ST source " "Qsys.alt_vip_vfb_0.din: alt_vip_vfb_0.din must be connected to an Avalon-ST source" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789265021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH " "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789265473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789266187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0 " "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789266193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789266195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14 " "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789266197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EEE_IMGPROC_0: \"Qsys\" instantiated EEE_IMGPROC \"EEE_IMGPROC_0\" " "EEE_IMGPROC_0: \"Qsys\" instantiated EEE_IMGPROC \"EEE_IMGPROC_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789267876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_AUTO_FOCUS_0: \"Qsys\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\" " "TERASIC_AUTO_FOCUS_0: \"Qsys\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789267876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_CAMERA_0: \"Qsys\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\" " "TERASIC_CAMERA_0: \"Qsys\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789268728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_itc_0: \"Qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\" " "Alt_vip_itc_0: \"Qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789270452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_vfb_0: \"Qsys\" instantiated alt_vip_vfb \"alt_vip_vfb_0\" " "Alt_vip_vfb_0: \"Qsys\" instantiated alt_vip_vfb \"alt_vip_vfb_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789273341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"Qsys\" instantiated altpll \"altpll_0\" " "Altpll_0: \"Qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789273923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_opencores_camera: \"Qsys\" instantiated i2c_opencores \"i2c_opencores_camera\" " "I2c_opencores_camera: \"Qsys\" instantiated i2c_opencores \"i2c_opencores_camera\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789273924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789273925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/tm/.quartus/quartus/linux64/perl/bin/perl -I /home/tm/.quartus/quartus/linux64/perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=/tmp/alt8770_7028472791102266774.dir/0011_jtag_uart_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8770_7028472791102266774.dir/0011_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/tm/.quartus/quartus/linux64/perl/bin/perl -I /home/tm/.quartus/quartus/linux64/perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=/tmp/alt8770_7028472791102266774.dir/0011_jtag_uart_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8770_7028472791102266774.dir/0011_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789273925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'Qsys_key' " "Key: Starting RTL generation for module 'Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec /home/tm/.quartus/quartus/linux64/perl/bin/perl -I /home/tm/.quartus/quartus/linux64/perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=/tmp/alt8770_7028472791102266774.dir/0012_key_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8770_7028472791102266774.dir/0012_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec /home/tm/.quartus/quartus/linux64/perl/bin/perl -I /home/tm/.quartus/quartus/linux64/perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=/tmp/alt8770_7028472791102266774.dir/0012_key_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8770_7028472791102266774.dir/0012_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'Qsys_key' " "Key: Done RTL generation for module 'Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"Qsys\" instantiated altera_avalon_pio \"key\" " "Key: \"Qsys\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'Qsys_led' " "Led: Starting RTL generation for module 'Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec /home/tm/.quartus/quartus/linux64/perl/bin/perl -I /home/tm/.quartus/quartus/linux64/perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=/tmp/alt8770_7028472791102266774.dir/0013_led_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8770_7028472791102266774.dir/0013_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec /home/tm/.quartus/quartus/linux64/perl/bin/perl -I /home/tm/.quartus/quartus/linux64/perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=/tmp/alt8770_7028472791102266774.dir/0013_led_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8770_7028472791102266774.dir/0013_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'Qsys_led' " "Led: Done RTL generation for module 'Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"Qsys\" instantiated altera_avalon_pio \"led\" " "Led: \"Qsys\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n' " "Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n:   Generation command is \[exec /home/tm/.quartus/quartus/linux64/perl/bin/perl -I /home/tm/.quartus/quartus/linux64/perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=/tmp/alt8770_7028472791102266774.dir/0014_mipi_pwdn_n_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8770_7028472791102266774.dir/0014_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \] " "Mipi_pwdn_n:   Generation command is \[exec /home/tm/.quartus/quartus/linux64/perl/bin/perl -I /home/tm/.quartus/quartus/linux64/perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=/tmp/alt8770_7028472791102266774.dir/0014_mipi_pwdn_n_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8770_7028472791102266774.dir/0014_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n' " "Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: \"Qsys\" instantiated altera_avalon_pio \"mipi_pwdn_n\" " "Mipi_pwdn_n: \"Qsys\" instantiated altera_avalon_pio \"mipi_pwdn_n\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2: \"Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2\" " "Nios2_gen2: \"Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/tm/.quartus/quartus/linux64/perl/bin/perl -I /home/tm/.quartus/quartus/linux64/perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=/tmp/alt8770_7028472791102266774.dir/0015_onchip_memory2_0_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8770_7028472791102266774.dir/0015_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/tm/.quartus/quartus/linux64/perl/bin/perl -I /home/tm/.quartus/quartus/linux64/perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=/tmp/alt8770_7028472791102266774.dir/0015_onchip_memory2_0_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8770_7028472791102266774.dir/0015_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'Qsys_sdram' " "Sdram: Starting RTL generation for module 'Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec /home/tm/.quartus/quartus/linux64/perl/bin/perl -I /home/tm/.quartus/quartus/linux64/perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=/tmp/alt8770_7028472791102266774.dir/0016_sdram_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8770_7028472791102266774.dir/0016_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec /home/tm/.quartus/quartus/linux64/perl/bin/perl -I /home/tm/.quartus/quartus/linux64/perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=/tmp/alt8770_7028472791102266774.dir/0016_sdram_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8770_7028472791102266774.dir/0016_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'Qsys_sdram' " "Sdram: Done RTL generation for module 'Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'Qsys_sw' " "Sw: Starting RTL generation for module 'Qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec /home/tm/.quartus/quartus/linux64/perl/bin/perl -I /home/tm/.quartus/quartus/linux64/perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=/tmp/alt8770_7028472791102266774.dir/0017_sw_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8770_7028472791102266774.dir/0017_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec /home/tm/.quartus/quartus/linux64/perl/bin/perl -I /home/tm/.quartus/quartus/linux64/perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=/tmp/alt8770_7028472791102266774.dir/0017_sw_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8770_7028472791102266774.dir/0017_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'Qsys_sw' " "Sw: Done RTL generation for module 'Qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"Qsys\" instantiated altera_avalon_pio \"sw\" " "Sw: \"Qsys\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'Qsys_timer' " "Timer: Starting RTL generation for module 'Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec /home/tm/.quartus/quartus/linux64//perl/bin/perl -I /home/tm/.quartus/quartus/linux64//perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=/tmp/alt8770_7028472791102266774.dir/0019_timer_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8770_7028472791102266774.dir/0019_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec /home/tm/.quartus/quartus/linux64//perl/bin/perl -I /home/tm/.quartus/quartus/linux64//perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=/tmp/alt8770_7028472791102266774.dir/0019_timer_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8770_7028472791102266774.dir/0019_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'Qsys_timer' " "Timer: Done RTL generation for module 'Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"Qsys\" instantiated altera_avalon_timer \"timer\" " "Timer: \"Qsys\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621789274638 ""}
