Loading plugins phase: Elapsed time ==> 0s.149ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.744ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.057ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  TASBot.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -dcpsoc3 TASBot.v -verilog
======================================================================

======================================================================
Compiling:  TASBot.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -dcpsoc3 TASBot.v -verilog
======================================================================

======================================================================
Compiling:  TASBot.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -dcpsoc3 -verilog TASBot.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Oct 13 17:14:53 2016


======================================================================
Compiling:  TASBot.v
Program  :   vpp
Options  :    -yv2 -q10 TASBot.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Oct 13 17:14:53 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'TASBot.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  TASBot.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -dcpsoc3 -verilog TASBot.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Oct 13 17:14:53 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\codegentemp\TASBot.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\codegentemp\TASBot.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  TASBot.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -dcpsoc3 -verilog TASBot.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Oct 13 17:14:54 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\codegentemp\TASBot.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\codegentemp\TASBot.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_2214
	Net_2215
	Net_2216
	Net_2218
	Net_2219
	Net_2220
	Net_2221
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\ConsolePort_2:RegD0:Net_2\
	\ConsolePort_2:RegD0:bSR:ctrl_f0_full\
	\ConsolePort_2:WinTimer:Net_260\
	\ConsolePort_2:Net_319\
	\ConsolePort_2:WinTimer:Net_53\
	\ConsolePort_2:WinTimer:TimerUDB:ctrl_ten\
	\ConsolePort_2:WinTimer:TimerUDB:ctrl_cmode_0\
	\ConsolePort_2:WinTimer:TimerUDB:ctrl_tmode_1\
	\ConsolePort_2:WinTimer:TimerUDB:ctrl_tmode_0\
	\ConsolePort_2:WinTimer:TimerUDB:ctrl_ic_1\
	\ConsolePort_2:WinTimer:TimerUDB:ctrl_ic_0\
	\ConsolePort_2:Net_318\
	\ConsolePort_2:WinTimer:TimerUDB:zeros_3\
	\ConsolePort_2:WinTimer:TimerUDB:zeros_2\
	\ConsolePort_2:WinTimer:Net_102\
	\ConsolePort_2:WinTimer:Net_266\
	\ConsolePort_2:RegD1:Net_2\
	\ConsolePort_2:RegD1:bSR:ctrl_f0_full\
	\ConsolePort_2:RegD2:Net_2\
	\ConsolePort_2:RegD2:bSR:ctrl_f0_full\
	\ConsolePort_1:RegD0:Net_2\
	\ConsolePort_1:RegD0:bSR:ctrl_f0_full\
	\ConsolePort_1:WinTimer:Net_260\
	\ConsolePort_1:Net_319\
	\ConsolePort_1:WinTimer:Net_53\
	\ConsolePort_1:WinTimer:TimerUDB:ctrl_ten\
	\ConsolePort_1:WinTimer:TimerUDB:ctrl_cmode_0\
	\ConsolePort_1:WinTimer:TimerUDB:ctrl_tmode_1\
	\ConsolePort_1:WinTimer:TimerUDB:ctrl_tmode_0\
	\ConsolePort_1:WinTimer:TimerUDB:ctrl_ic_1\
	\ConsolePort_1:WinTimer:TimerUDB:ctrl_ic_0\
	\ConsolePort_1:Net_318\
	\ConsolePort_1:WinTimer:TimerUDB:zeros_3\
	\ConsolePort_1:WinTimer:TimerUDB:zeros_2\
	\ConsolePort_1:WinTimer:Net_102\
	\ConsolePort_1:WinTimer:Net_266\
	\ConsolePort_1:RegD1:Net_2\
	\ConsolePort_1:RegD1:bSR:ctrl_f0_full\
	\ConsolePort_1:RegD2:Net_2\
	\ConsolePort_1:RegD2:bSR:ctrl_f0_full\
	Net_2224
	Net_2225
	Net_2226
	Net_2228
	Net_2229
	Net_2230
	Net_2231


Deleted 70 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__P1_D1_net_0
Aliasing tmpOE__P1_D0_net_0 to tmpOE__P1_D1_net_0
Aliasing tmpOE__P2_Latch_net_0 to tmpOE__P1_D1_net_0
Aliasing tmpOE__P1_D2_net_0 to tmpOE__P1_D1_net_0
Aliasing tmpOE__P2_Clock_net_0 to tmpOE__P1_D1_net_0
Aliasing \Timer_1:clk\ to zero
Aliasing \Timer_1:rst\ to zero
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__P1_D1_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__P1_D1_net_0
Aliasing tmpOE__P1_Clock_net_0 to tmpOE__P1_D1_net_0
Aliasing \ConsolePort_2:RegD0:Net_1\ to zero
Aliasing \ConsolePort_2:RegD0:bSR:status_2\ to zero
Aliasing \ConsolePort_2:RegD0:bSR:final_load\ to zero
Aliasing \ConsolePort_2:RegD0:bSR:status_1\ to zero
Aliasing \ConsolePort_2:RegD0:bSR:reset\ to zero
Aliasing \ConsolePort_2:RegD0:bSR:store\ to zero
Aliasing \ConsolePort_2:WinTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \ConsolePort_2:WinTimer:TimerUDB:trigger_enable\ to tmpOE__P1_D1_net_0
Aliasing \ConsolePort_2:WinTimer:TimerUDB:status_6\ to zero
Aliasing \ConsolePort_2:WinTimer:TimerUDB:status_5\ to zero
Aliasing \ConsolePort_2:WinTimer:TimerUDB:status_4\ to zero
Aliasing \ConsolePort_2:WinTimer:TimerUDB:status_0\ to \ConsolePort_2:WinTimer:TimerUDB:tc_i\
Aliasing \ConsolePort_2:RegD1:Net_1\ to zero
Aliasing \ConsolePort_2:RegD1:bSR:status_2\ to zero
Aliasing \ConsolePort_2:RegD1:bSR:final_load\ to zero
Aliasing \ConsolePort_2:RegD1:bSR:status_1\ to zero
Aliasing \ConsolePort_2:RegD1:bSR:reset\ to zero
Aliasing \ConsolePort_2:RegD1:bSR:store\ to zero
Aliasing \ConsolePort_2:RegD2:Net_1\ to zero
Aliasing \ConsolePort_2:RegD2:bSR:status_2\ to zero
Aliasing \ConsolePort_2:RegD2:bSR:final_load\ to zero
Aliasing \ConsolePort_2:RegD2:bSR:status_1\ to zero
Aliasing \ConsolePort_2:RegD2:bSR:reset\ to zero
Aliasing \ConsolePort_2:RegD2:bSR:store\ to zero
Aliasing tmpOE__P2_D0_net_0 to tmpOE__P1_D1_net_0
Aliasing tmpOE__P1_Latch_net_0 to tmpOE__P1_D1_net_0
Aliasing \ConsolePort_1:RegD0:Net_1\ to zero
Aliasing \ConsolePort_1:RegD0:bSR:status_2\ to zero
Aliasing \ConsolePort_1:RegD0:bSR:final_load\ to zero
Aliasing \ConsolePort_1:RegD0:bSR:status_1\ to zero
Aliasing \ConsolePort_1:RegD0:bSR:reset\ to zero
Aliasing \ConsolePort_1:RegD0:bSR:store\ to zero
Aliasing \ConsolePort_1:WinTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \ConsolePort_1:WinTimer:TimerUDB:trigger_enable\ to tmpOE__P1_D1_net_0
Aliasing \ConsolePort_1:WinTimer:TimerUDB:status_6\ to zero
Aliasing \ConsolePort_1:WinTimer:TimerUDB:status_5\ to zero
Aliasing \ConsolePort_1:WinTimer:TimerUDB:status_4\ to zero
Aliasing \ConsolePort_1:WinTimer:TimerUDB:status_0\ to \ConsolePort_1:WinTimer:TimerUDB:tc_i\
Aliasing \ConsolePort_1:RegD1:Net_1\ to zero
Aliasing \ConsolePort_1:RegD1:bSR:status_2\ to zero
Aliasing \ConsolePort_1:RegD1:bSR:final_load\ to zero
Aliasing \ConsolePort_1:RegD1:bSR:status_1\ to zero
Aliasing \ConsolePort_1:RegD1:bSR:reset\ to zero
Aliasing \ConsolePort_1:RegD1:bSR:store\ to zero
Aliasing \ConsolePort_1:RegD2:Net_1\ to zero
Aliasing \ConsolePort_1:RegD2:bSR:status_2\ to zero
Aliasing \ConsolePort_1:RegD2:bSR:final_load\ to zero
Aliasing \ConsolePort_1:RegD2:bSR:status_1\ to zero
Aliasing \ConsolePort_1:RegD2:bSR:reset\ to zero
Aliasing \ConsolePort_1:RegD2:bSR:store\ to zero
Aliasing \Timer_2:clk\ to zero
Aliasing \Timer_2:rst\ to zero
Aliasing tmpOE__P2_D2_net_0 to tmpOE__P1_D1_net_0
Aliasing tmpOE__P2_D1_net_0 to tmpOE__P1_D1_net_0
Aliasing \ConsolePort_2:RegD0:bSR:load_reg\\D\ to zero
Aliasing \ConsolePort_2:WinTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \ConsolePort_2:WinTimer:TimerUDB:capture_out_reg_i\\D\ to \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load_int\
Aliasing \ConsolePort_2:RegD1:bSR:load_reg\\D\ to zero
Aliasing \ConsolePort_2:RegD2:bSR:load_reg\\D\ to zero
Aliasing \ConsolePort_1:RegD0:bSR:load_reg\\D\ to zero
Aliasing \ConsolePort_1:WinTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \ConsolePort_1:WinTimer:TimerUDB:capture_out_reg_i\\D\ to \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load_int\
Aliasing \ConsolePort_1:RegD1:bSR:load_reg\\D\ to zero
Aliasing \ConsolePort_1:RegD2:bSR:load_reg\\D\ to zero
Removing Lhs of wire one[7] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire tmpOE__P1_D0_net_0[10] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire tmpOE__P2_Latch_net_0[17] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire tmpOE__P1_D2_net_0[23] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire tmpOE__P2_Clock_net_0[30] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire \Timer_1:clk\[35] = zero[6]
Removing Lhs of wire \Timer_1:rst\[36] = zero[6]
Removing Rhs of wire Net_2180[37] = \Timer_1:control_out_0\[38]
Removing Rhs of wire Net_2180[37] = \Timer_1:control_0\[61]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[65] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[72] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire tmpOE__P1_Clock_net_0[124] = tmpOE__P1_D1_net_0[1]
Removing Rhs of wire Net_2165[130] = \ConsolePort_2:mux_1:tmp__mux_1_reg\[247]
Removing Lhs of wire \ConsolePort_2:RegD0:Net_350\[131] = zero[6]
Removing Lhs of wire \ConsolePort_2:RegD0:Net_1\[132] = zero[6]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\[134] = \ConsolePort_2:RegD0:bSR:control_0\[135]
Removing Rhs of wire \ConsolePort_2:Net_1926\[139] = \ConsolePort_2:ClockFilter:genblk1[0]:last_state\[639]
Removing Lhs of wire \ConsolePort_2:RegD0:bSR:status_2\[148] = zero[6]
Removing Lhs of wire \ConsolePort_2:RegD0:bSR:status_0\[149] = zero[6]
Removing Lhs of wire \ConsolePort_2:RegD0:bSR:final_load\[150] = zero[6]
Removing Lhs of wire \ConsolePort_2:RegD0:bSR:status_1\[151] = zero[6]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:status_3\[152] = \ConsolePort_2:RegD0:bSR:f0_blk_stat_final\[153]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:status_3\[152] = \ConsolePort_2:RegD0:bSR:f0_blk_stat_16_1\[163]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:status_4\[154] = \ConsolePort_2:RegD0:bSR:f0_bus_stat_final\[155]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:status_4\[154] = \ConsolePort_2:RegD0:bSR:f0_bus_stat_16_1\[164]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:status_5\[156] = \ConsolePort_2:RegD0:bSR:f1_blk_stat_final\[157]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:status_5\[156] = \ConsolePort_2:RegD0:bSR:f1_blk_stat_16_1\[165]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:status_6\[158] = \ConsolePort_2:RegD0:bSR:f1_bus_stat_final\[159]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:status_6\[158] = \ConsolePort_2:RegD0:bSR:f1_bus_stat_16_1\[166]
Removing Lhs of wire \ConsolePort_2:RegD0:bSR:reset\[168] = zero[6]
Removing Lhs of wire \ConsolePort_2:RegD0:bSR:store\[169] = zero[6]
Removing Rhs of wire \ConsolePort_2:Net_289\[246] = \ConsolePort_2:RegD0:bSR:so_16_0\[181]
Removing Rhs of wire Net_2193[248] = \Timer_2:control_out_0\[1161]
Removing Rhs of wire Net_2193[248] = \Timer_2:control_0\[1184]
Removing Rhs of wire \ConsolePort_2:Net_1672\[249] = \ConsolePort_2:LatchFilter:genblk1[0]:last_state\[516]
Removing Rhs of wire \ConsolePort_2:Net_119\[250] = \ConsolePort_2:WinTimer:Net_55\[255]
Removing Rhs of wire \ConsolePort_2:Net_279\[253] = \ConsolePort_2:RegD1:bSR:so_16_0\[442]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:ctrl_enable\[272] = \ConsolePort_2:WinTimer:TimerUDB:control_7\[264]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:ctrl_cmode_1\[274] = zero[6]
Removing Rhs of wire \ConsolePort_2:WinTimer:TimerUDB:timer_enable\[283] = \ConsolePort_2:WinTimer:TimerUDB:runmode_enable\[295]
Removing Rhs of wire \ConsolePort_2:WinTimer:TimerUDB:run_mode\[284] = \ConsolePort_2:WinTimer:TimerUDB:hwEnable_reg\[285]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:trigger_enable\[287] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:tc_i\[289] = \ConsolePort_2:WinTimer:TimerUDB:status_tc\[286]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:hwEnable\[291] = \ConsolePort_2:WinTimer:TimerUDB:control_7\[264]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load_int\[294] = \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load\[282]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:status_6\[298] = zero[6]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:status_5\[299] = zero[6]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:status_4\[300] = zero[6]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:status_0\[301] = \ConsolePort_2:WinTimer:TimerUDB:status_tc\[286]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:status_1\[302] = \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load\[282]
Removing Rhs of wire \ConsolePort_2:WinTimer:TimerUDB:status_2\[303] = \ConsolePort_2:WinTimer:TimerUDB:fifo_full\[304]
Removing Rhs of wire \ConsolePort_2:WinTimer:TimerUDB:status_3\[305] = \ConsolePort_2:WinTimer:TimerUDB:fifo_nempty\[306]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:cs_addr_2\[308] = \ConsolePort_2:Net_1672\[249]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:cs_addr_1\[309] = \ConsolePort_2:WinTimer:TimerUDB:trig_reg\[297]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:cs_addr_0\[310] = \ConsolePort_2:WinTimer:TimerUDB:per_zero\[288]
Removing Lhs of wire \ConsolePort_2:RegD1:Net_350\[393] = zero[6]
Removing Lhs of wire \ConsolePort_2:RegD1:Net_1\[394] = zero[6]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\[396] = \ConsolePort_2:RegD1:bSR:control_0\[397]
Removing Lhs of wire \ConsolePort_2:RegD1:bSR:status_2\[409] = zero[6]
Removing Lhs of wire \ConsolePort_2:RegD1:bSR:status_0\[410] = zero[6]
Removing Lhs of wire \ConsolePort_2:RegD1:bSR:final_load\[411] = zero[6]
Removing Lhs of wire \ConsolePort_2:RegD1:bSR:status_1\[412] = zero[6]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:status_3\[413] = \ConsolePort_2:RegD1:bSR:f0_blk_stat_final\[414]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:status_3\[413] = \ConsolePort_2:RegD1:bSR:f0_blk_stat_16_1\[424]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:status_4\[415] = \ConsolePort_2:RegD1:bSR:f0_bus_stat_final\[416]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:status_4\[415] = \ConsolePort_2:RegD1:bSR:f0_bus_stat_16_1\[425]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:status_5\[417] = \ConsolePort_2:RegD1:bSR:f1_blk_stat_final\[418]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:status_5\[417] = \ConsolePort_2:RegD1:bSR:f1_blk_stat_16_1\[426]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:status_6\[419] = \ConsolePort_2:RegD1:bSR:f1_bus_stat_final\[420]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:status_6\[419] = \ConsolePort_2:RegD1:bSR:f1_bus_stat_16_1\[427]
Removing Lhs of wire \ConsolePort_2:RegD1:bSR:reset\[429] = zero[6]
Removing Lhs of wire \ConsolePort_2:RegD1:bSR:store\[430] = zero[6]
Removing Lhs of wire \ConsolePort_2:RegD2:Net_350\[518] = zero[6]
Removing Lhs of wire \ConsolePort_2:RegD2:Net_1\[519] = zero[6]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:ctrl_clk_enable\[521] = \ConsolePort_2:RegD2:bSR:control_0\[522]
Removing Lhs of wire \ConsolePort_2:RegD2:bSR:status_2\[534] = zero[6]
Removing Lhs of wire \ConsolePort_2:RegD2:bSR:status_0\[535] = zero[6]
Removing Lhs of wire \ConsolePort_2:RegD2:bSR:final_load\[536] = zero[6]
Removing Lhs of wire \ConsolePort_2:RegD2:bSR:status_1\[537] = zero[6]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:status_3\[538] = \ConsolePort_2:RegD2:bSR:f0_blk_stat_final\[539]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:status_3\[538] = \ConsolePort_2:RegD2:bSR:f0_blk_stat_16_1\[549]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:status_4\[540] = \ConsolePort_2:RegD2:bSR:f0_bus_stat_final\[541]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:status_4\[540] = \ConsolePort_2:RegD2:bSR:f0_bus_stat_16_1\[550]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:status_5\[542] = \ConsolePort_2:RegD2:bSR:f1_blk_stat_final\[543]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:status_5\[542] = \ConsolePort_2:RegD2:bSR:f1_blk_stat_16_1\[551]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:status_6\[544] = \ConsolePort_2:RegD2:bSR:f1_bus_stat_final\[545]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:status_6\[544] = \ConsolePort_2:RegD2:bSR:f1_bus_stat_16_1\[552]
Removing Lhs of wire \ConsolePort_2:RegD2:bSR:reset\[554] = zero[6]
Removing Lhs of wire \ConsolePort_2:RegD2:bSR:store\[555] = zero[6]
Removing Rhs of wire \ConsolePort_2:Net_441\[632] = \ConsolePort_2:RegD2:bSR:so_16_0\[567]
Removing Lhs of wire tmpOE__P2_D0_net_0[641] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire tmpOE__P1_Latch_net_0[647] = tmpOE__P1_D1_net_0[1]
Removing Rhs of wire Net_2254[653] = \ConsolePort_1:mux_1:tmp__mux_1_reg\[770]
Removing Lhs of wire \ConsolePort_1:RegD0:Net_350\[654] = zero[6]
Removing Lhs of wire \ConsolePort_1:RegD0:Net_1\[655] = zero[6]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\[657] = \ConsolePort_1:RegD0:bSR:control_0\[658]
Removing Rhs of wire \ConsolePort_1:Net_1926\[662] = \ConsolePort_1:ClockFilter:genblk1[0]:last_state\[1158]
Removing Lhs of wire \ConsolePort_1:RegD0:bSR:status_2\[671] = zero[6]
Removing Lhs of wire \ConsolePort_1:RegD0:bSR:status_0\[672] = zero[6]
Removing Lhs of wire \ConsolePort_1:RegD0:bSR:final_load\[673] = zero[6]
Removing Lhs of wire \ConsolePort_1:RegD0:bSR:status_1\[674] = zero[6]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:status_3\[675] = \ConsolePort_1:RegD0:bSR:f0_blk_stat_final\[676]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:status_3\[675] = \ConsolePort_1:RegD0:bSR:f0_blk_stat_16_1\[686]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:status_4\[677] = \ConsolePort_1:RegD0:bSR:f0_bus_stat_final\[678]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:status_4\[677] = \ConsolePort_1:RegD0:bSR:f0_bus_stat_16_1\[687]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:status_5\[679] = \ConsolePort_1:RegD0:bSR:f1_blk_stat_final\[680]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:status_5\[679] = \ConsolePort_1:RegD0:bSR:f1_blk_stat_16_1\[688]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:status_6\[681] = \ConsolePort_1:RegD0:bSR:f1_bus_stat_final\[682]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:status_6\[681] = \ConsolePort_1:RegD0:bSR:f1_bus_stat_16_1\[689]
Removing Lhs of wire \ConsolePort_1:RegD0:bSR:reset\[691] = zero[6]
Removing Lhs of wire \ConsolePort_1:RegD0:bSR:store\[692] = zero[6]
Removing Rhs of wire \ConsolePort_1:Net_289\[769] = \ConsolePort_1:RegD0:bSR:so_16_0\[704]
Removing Rhs of wire \ConsolePort_1:Net_1672\[771] = \ConsolePort_1:LatchFilter:genblk1[0]:last_state\[1036]
Removing Rhs of wire \ConsolePort_1:Net_119\[772] = \ConsolePort_1:WinTimer:Net_55\[775]
Removing Rhs of wire \ConsolePort_1:Net_279\[773] = \ConsolePort_1:RegD1:bSR:so_16_0\[962]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:ctrl_enable\[792] = \ConsolePort_1:WinTimer:TimerUDB:control_7\[784]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:ctrl_cmode_1\[794] = zero[6]
Removing Rhs of wire \ConsolePort_1:WinTimer:TimerUDB:timer_enable\[803] = \ConsolePort_1:WinTimer:TimerUDB:runmode_enable\[815]
Removing Rhs of wire \ConsolePort_1:WinTimer:TimerUDB:run_mode\[804] = \ConsolePort_1:WinTimer:TimerUDB:hwEnable_reg\[805]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:trigger_enable\[807] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:tc_i\[809] = \ConsolePort_1:WinTimer:TimerUDB:status_tc\[806]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:hwEnable\[811] = \ConsolePort_1:WinTimer:TimerUDB:control_7\[784]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load_int\[814] = \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load\[802]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:status_6\[818] = zero[6]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:status_5\[819] = zero[6]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:status_4\[820] = zero[6]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:status_0\[821] = \ConsolePort_1:WinTimer:TimerUDB:status_tc\[806]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:status_1\[822] = \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load\[802]
Removing Rhs of wire \ConsolePort_1:WinTimer:TimerUDB:status_2\[823] = \ConsolePort_1:WinTimer:TimerUDB:fifo_full\[824]
Removing Rhs of wire \ConsolePort_1:WinTimer:TimerUDB:status_3\[825] = \ConsolePort_1:WinTimer:TimerUDB:fifo_nempty\[826]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:cs_addr_2\[828] = \ConsolePort_1:Net_1672\[771]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:cs_addr_1\[829] = \ConsolePort_1:WinTimer:TimerUDB:trig_reg\[817]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:cs_addr_0\[830] = \ConsolePort_1:WinTimer:TimerUDB:per_zero\[808]
Removing Lhs of wire \ConsolePort_1:RegD1:Net_350\[913] = zero[6]
Removing Lhs of wire \ConsolePort_1:RegD1:Net_1\[914] = zero[6]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\[916] = \ConsolePort_1:RegD1:bSR:control_0\[917]
Removing Lhs of wire \ConsolePort_1:RegD1:bSR:status_2\[929] = zero[6]
Removing Lhs of wire \ConsolePort_1:RegD1:bSR:status_0\[930] = zero[6]
Removing Lhs of wire \ConsolePort_1:RegD1:bSR:final_load\[931] = zero[6]
Removing Lhs of wire \ConsolePort_1:RegD1:bSR:status_1\[932] = zero[6]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:status_3\[933] = \ConsolePort_1:RegD1:bSR:f0_blk_stat_final\[934]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:status_3\[933] = \ConsolePort_1:RegD1:bSR:f0_blk_stat_16_1\[944]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:status_4\[935] = \ConsolePort_1:RegD1:bSR:f0_bus_stat_final\[936]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:status_4\[935] = \ConsolePort_1:RegD1:bSR:f0_bus_stat_16_1\[945]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:status_5\[937] = \ConsolePort_1:RegD1:bSR:f1_blk_stat_final\[938]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:status_5\[937] = \ConsolePort_1:RegD1:bSR:f1_blk_stat_16_1\[946]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:status_6\[939] = \ConsolePort_1:RegD1:bSR:f1_bus_stat_final\[940]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:status_6\[939] = \ConsolePort_1:RegD1:bSR:f1_bus_stat_16_1\[947]
Removing Lhs of wire \ConsolePort_1:RegD1:bSR:reset\[949] = zero[6]
Removing Lhs of wire \ConsolePort_1:RegD1:bSR:store\[950] = zero[6]
Removing Lhs of wire \ConsolePort_1:RegD2:Net_350\[1038] = zero[6]
Removing Lhs of wire \ConsolePort_1:RegD2:Net_1\[1039] = zero[6]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:ctrl_clk_enable\[1041] = \ConsolePort_1:RegD2:bSR:control_0\[1042]
Removing Lhs of wire \ConsolePort_1:RegD2:bSR:status_2\[1054] = zero[6]
Removing Lhs of wire \ConsolePort_1:RegD2:bSR:status_0\[1055] = zero[6]
Removing Lhs of wire \ConsolePort_1:RegD2:bSR:final_load\[1056] = zero[6]
Removing Lhs of wire \ConsolePort_1:RegD2:bSR:status_1\[1057] = zero[6]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:status_3\[1058] = \ConsolePort_1:RegD2:bSR:f0_blk_stat_final\[1059]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:status_3\[1058] = \ConsolePort_1:RegD2:bSR:f0_blk_stat_16_1\[1069]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:status_4\[1060] = \ConsolePort_1:RegD2:bSR:f0_bus_stat_final\[1061]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:status_4\[1060] = \ConsolePort_1:RegD2:bSR:f0_bus_stat_16_1\[1070]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:status_5\[1062] = \ConsolePort_1:RegD2:bSR:f1_blk_stat_final\[1063]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:status_5\[1062] = \ConsolePort_1:RegD2:bSR:f1_blk_stat_16_1\[1071]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:status_6\[1064] = \ConsolePort_1:RegD2:bSR:f1_bus_stat_final\[1065]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:status_6\[1064] = \ConsolePort_1:RegD2:bSR:f1_bus_stat_16_1\[1072]
Removing Lhs of wire \ConsolePort_1:RegD2:bSR:reset\[1074] = zero[6]
Removing Lhs of wire \ConsolePort_1:RegD2:bSR:store\[1075] = zero[6]
Removing Rhs of wire \ConsolePort_1:Net_441\[1152] = \ConsolePort_1:RegD2:bSR:so_16_0\[1087]
Removing Lhs of wire \Timer_2:clk\[1159] = zero[6]
Removing Lhs of wire \Timer_2:rst\[1160] = zero[6]
Removing Lhs of wire tmpOE__P2_D2_net_0[1186] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire tmpOE__P2_D1_net_0[1192] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire \ConsolePort_2:RegD0:bSR:load_reg\\D\[1197] = zero[6]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:capture_last\\D\[1198] = zero[6]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:hwEnable_reg\\D\[1199] = \ConsolePort_2:WinTimer:TimerUDB:control_7\[264]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:tc_reg_i\\D\[1200] = \ConsolePort_2:WinTimer:TimerUDB:status_tc\[286]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:capture_out_reg_i\\D\[1201] = \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load\[282]
Removing Lhs of wire \ConsolePort_2:RegD1:bSR:load_reg\\D\[1204] = zero[6]
Removing Lhs of wire \ConsolePort_2:LatchFilter:genblk1[0]:samples_2\\D\[1205] = \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\[513]
Removing Lhs of wire \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\\D\[1206] = \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\[514]
Removing Lhs of wire \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\\D\[1207] = Net_2162[31]
Removing Lhs of wire \ConsolePort_2:RegD2:bSR:load_reg\\D\[1209] = zero[6]
Removing Lhs of wire \ConsolePort_2:ClockFilter:genblk1[0]:sample\\D\[1210] = Net_2163[18]
Removing Lhs of wire \ConsolePort_1:RegD0:bSR:load_reg\\D\[1212] = zero[6]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:capture_last\\D\[1213] = zero[6]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:hwEnable_reg\\D\[1214] = \ConsolePort_1:WinTimer:TimerUDB:control_7\[784]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:tc_reg_i\\D\[1215] = \ConsolePort_1:WinTimer:TimerUDB:status_tc\[806]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:capture_out_reg_i\\D\[1216] = \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load\[802]
Removing Lhs of wire \ConsolePort_1:RegD1:bSR:load_reg\\D\[1219] = zero[6]
Removing Lhs of wire \ConsolePort_1:LatchFilter:genblk1[0]:samples_2\\D\[1220] = \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\[1033]
Removing Lhs of wire \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\\D\[1221] = \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\[1034]
Removing Lhs of wire \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\\D\[1222] = Net_2161[125]
Removing Lhs of wire \ConsolePort_1:RegD2:bSR:load_reg\\D\[1224] = zero[6]
Removing Lhs of wire \ConsolePort_1:ClockFilter:genblk1[0]:sample\\D\[1225] = Net_2130[648]

------------------------------------------------------
Aliased 0 equations, 194 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__P1_D1_net_0' (cost = 0):
tmpOE__P1_D1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\ConsolePort_2:WinTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\ConsolePort_2:WinTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\ConsolePort_2:WinTimer:TimerUDB:status_tc\' (cost = 3):
\ConsolePort_2:WinTimer:TimerUDB:status_tc\ <= ((\ConsolePort_2:WinTimer:TimerUDB:run_mode\ and \ConsolePort_2:WinTimer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\ConsolePort_2:LatchFilter:genblk1[0]:or_term\' (cost = 4):
\ConsolePort_2:LatchFilter:genblk1[0]:or_term\ <= (\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\
	OR \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\
	OR \ConsolePort_2:LatchFilter:genblk1[0]:samples_2\
	OR Net_2162);

Note:  Expanding virtual equation for '\ConsolePort_2:LatchFilter:genblk1[0]:and_term\' (cost = 1):
\ConsolePort_2:LatchFilter:genblk1[0]:and_term\ <= ((Net_2162 and \ConsolePort_2:LatchFilter:genblk1[0]:samples_2\ and \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ and \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for '\ConsolePort_2:ClockFilter:genblk1[0]:or_term\' (cost = 2):
\ConsolePort_2:ClockFilter:genblk1[0]:or_term\ <= (\ConsolePort_2:ClockFilter:genblk1[0]:sample\
	OR Net_2163);

Note:  Expanding virtual equation for '\ConsolePort_2:ClockFilter:genblk1[0]:and_term\' (cost = 1):
\ConsolePort_2:ClockFilter:genblk1[0]:and_term\ <= ((Net_2163 and \ConsolePort_2:ClockFilter:genblk1[0]:sample\));

Note:  Expanding virtual equation for '\ConsolePort_1:WinTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\ConsolePort_1:WinTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\ConsolePort_1:WinTimer:TimerUDB:status_tc\' (cost = 3):
\ConsolePort_1:WinTimer:TimerUDB:status_tc\ <= ((\ConsolePort_1:WinTimer:TimerUDB:run_mode\ and \ConsolePort_1:WinTimer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\ConsolePort_1:LatchFilter:genblk1[0]:or_term\' (cost = 4):
\ConsolePort_1:LatchFilter:genblk1[0]:or_term\ <= (\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\
	OR \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\
	OR \ConsolePort_1:LatchFilter:genblk1[0]:samples_2\
	OR Net_2161);

Note:  Expanding virtual equation for '\ConsolePort_1:LatchFilter:genblk1[0]:and_term\' (cost = 1):
\ConsolePort_1:LatchFilter:genblk1[0]:and_term\ <= ((Net_2161 and \ConsolePort_1:LatchFilter:genblk1[0]:samples_2\ and \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ and \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for '\ConsolePort_1:ClockFilter:genblk1[0]:or_term\' (cost = 2):
\ConsolePort_1:ClockFilter:genblk1[0]:or_term\ <= (\ConsolePort_1:ClockFilter:genblk1[0]:sample\
	OR Net_2130);

Note:  Expanding virtual equation for '\ConsolePort_1:ClockFilter:genblk1[0]:and_term\' (cost = 1):
\ConsolePort_1:ClockFilter:genblk1[0]:and_term\ <= ((Net_2130 and \ConsolePort_1:ClockFilter:genblk1[0]:sample\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 14 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load\[282] = zero[6]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:trig_reg\[297] = \ConsolePort_2:WinTimer:TimerUDB:timer_enable\[283]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load\[802] = zero[6]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:trig_reg\[817] = \ConsolePort_1:WinTimer:TimerUDB:timer_enable\[803]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj" -dcpsoc3 TASBot.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.988ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Thursday, 13 October 2016 17:14:54
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -d CY8C5888LTI-LP097 TASBot.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \ConsolePort_2:RegD0:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_2:WinTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_2:WinTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_2:RegD1:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_2:RegD2:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_1:RegD0:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_1:WinTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_1:WinTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_1:RegD1:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_1:RegD2:bSR:load_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ConsolePort_1_Clock_1'. Fanout=2, Signal=\ConsolePort_1:Net_831\
    Digital Clock 1: Automatic-assigning  clock 'ConsolePort_2_Clock_1'. Fanout=2, Signal=\ConsolePort_2:Net_831\
    Digital Clock 2: Automatic-assigning  clock 'ConsolePort_1_Clock_2'. Fanout=2, Signal=\ConsolePort_1:Net_327\
    Digital Clock 3: Automatic-assigning  clock 'ConsolePort_2_Clock_2'. Fanout=2, Signal=\ConsolePort_2:Net_327\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ConsolePort_2:RegD0:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \ConsolePort_2:Net_1926\:macrocell.q was determined to be a routed clock that is synchronous to ConsolePort_2_Clock_2
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_2_Clock_2, EnableOut: \ConsolePort_2:Net_1926\:macrocell.q
    UDB Clk/Enable \ConsolePort_2:WinTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ConsolePort_2_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_2_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ConsolePort_2_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_2_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_2:RegD1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \ConsolePort_2:Net_1926\:macrocell.q was determined to be a routed clock that is synchronous to ConsolePort_2_Clock_2
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_2_Clock_2, EnableOut: \ConsolePort_2:Net_1926\:macrocell.q
    UDB Clk/Enable \ConsolePort_2:LatchFilter:ClkSync\: with output requested to be synchronous
        ClockIn: ConsolePort_2_Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_2_Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_2:RegD2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \ConsolePort_2:Net_1926\:macrocell.q was determined to be a routed clock that is synchronous to ConsolePort_2_Clock_2
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_2_Clock_2, EnableOut: \ConsolePort_2:Net_1926\:macrocell.q
    UDB Clk/Enable \ConsolePort_2:ClockFilter:ClkSync\: with output requested to be synchronous
        ClockIn: ConsolePort_2_Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_2_Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_1:RegD0:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \ConsolePort_1:Net_1926\:macrocell.q was determined to be a routed clock that is synchronous to ConsolePort_1_Clock_2
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_1_Clock_2, EnableOut: \ConsolePort_1:Net_1926\:macrocell.q
    UDB Clk/Enable \ConsolePort_1:WinTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ConsolePort_1_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_1_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ConsolePort_1_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_1_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_1:RegD1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \ConsolePort_1:Net_1926\:macrocell.q was determined to be a routed clock that is synchronous to ConsolePort_1_Clock_2
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_1_Clock_2, EnableOut: \ConsolePort_1:Net_1926\:macrocell.q
    UDB Clk/Enable \ConsolePort_1:LatchFilter:ClkSync\: with output requested to be synchronous
        ClockIn: ConsolePort_1_Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_1_Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_1:RegD2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \ConsolePort_1:Net_1926\:macrocell.q was determined to be a routed clock that is synchronous to ConsolePort_1_Clock_2
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_1_Clock_2, EnableOut: \ConsolePort_1:Net_1926\:macrocell.q
    UDB Clk/Enable \ConsolePort_1:ClockFilter:ClkSync\: with output requested to be synchronous
        ClockIn: ConsolePort_1_Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_1_Clock_2, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 5 pin(s) will be assigned a location by the fitter: P1_D1(0), P1_D2(0), P2_D0(0), P2_D1(0), P2_D2(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = P1_D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_D1(0)__PA ,
            input => Net_1999 ,
            pad => P1_D1(0)_PAD );

    Pin : Name = P1_D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_D0(0)__PA ,
            input => Net_2128 ,
            pad => P1_D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_Latch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_Latch(0)__PA ,
            fb => Net_2163 ,
            pad => P2_Latch(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_D2(0)__PA ,
            input => Net_2315 ,
            pad => P1_D2(0)_PAD );

    Pin : Name = P2_Clock(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_Clock(0)__PA ,
            fb => Net_2162 ,
            pad => P2_Clock(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = P1_Clock(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_Clock(0)__PA ,
            fb => Net_2161 ,
            pad => P1_Clock(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_D0(0)__PA ,
            input => Net_2167 ,
            pad => P2_D0(0)_PAD );

    Pin : Name = P1_Latch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_Latch(0)__PA ,
            fb => Net_2130 ,
            pad => P1_Latch(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_D2(0)__PA ,
            input => Net_2307 ,
            pad => P2_D2(0)_PAD );

    Pin : Name = P2_D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_D1(0)__PA ,
            input => Net_2316 ,
            pad => P2_D1(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2165, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2193 * \ConsolePort_2:Net_1672\
            + Net_2193 * \ConsolePort_2:Net_119\
        );
        Output = Net_2165 (fanout=1)

    MacroCell: Name=Net_2167, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_2:Net_289\
        );
        Output = Net_2167 (fanout=1)

    MacroCell: Name=Net_2316, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_2:Net_279\
        );
        Output = Net_2316 (fanout=1)

    MacroCell: Name=\ConsolePort_2:WinTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:WinTimer:TimerUDB:run_mode\ * 
              \ConsolePort_2:WinTimer:TimerUDB:per_zero\
        );
        Output = \ConsolePort_2:WinTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_2307, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_2:Net_441\
        );
        Output = Net_2307 (fanout=1)

    MacroCell: Name=Net_2254, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2180 * \ConsolePort_1:Net_1672\
            + Net_2180 * \ConsolePort_1:Net_119\
        );
        Output = Net_2254 (fanout=1)

    MacroCell: Name=Net_2128, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_1:Net_289\
        );
        Output = Net_2128 (fanout=1)

    MacroCell: Name=Net_1999, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_1:Net_279\
        );
        Output = Net_1999 (fanout=1)

    MacroCell: Name=\ConsolePort_1:WinTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:WinTimer:TimerUDB:run_mode\ * 
              \ConsolePort_1:WinTimer:TimerUDB:per_zero\
        );
        Output = \ConsolePort_1:WinTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_2315, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_1:Net_441\
        );
        Output = Net_2315 (fanout=1)

    MacroCell: Name=\ConsolePort_2:WinTimer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_831\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:WinTimer:TimerUDB:control_7\
        );
        Output = \ConsolePort_2:WinTimer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\ConsolePort_2:WinTimer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_831\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ConsolePort_2:Net_1672\ * 
              \ConsolePort_2:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:timer_enable\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:trig_disable\
            + !\ConsolePort_2:Net_1672\ * 
              \ConsolePort_2:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:run_mode\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:trig_disable\
            + !\ConsolePort_2:Net_1672\ * 
              \ConsolePort_2:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:per_zero\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ (fanout=4)

    MacroCell: Name=\ConsolePort_2:WinTimer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_831\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ConsolePort_2:Net_1672\ * 
              \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ * 
              \ConsolePort_2:WinTimer:TimerUDB:run_mode\ * 
              \ConsolePort_2:WinTimer:TimerUDB:per_zero\
            + !\ConsolePort_2:Net_1672\ * 
              \ConsolePort_2:WinTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_2:WinTimer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\ConsolePort_2:LatchFilter:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\
        );
        Output = \ConsolePort_2:LatchFilter:genblk1[0]:samples_2\ (fanout=1)

    MacroCell: Name=\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2162
        );
        Output = \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=\ConsolePort_2:Net_1672\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2162 * \ConsolePort_2:Net_1672\ * 
              !\ConsolePort_2:LatchFilter:genblk1[0]:samples_2\ * 
              !\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ * 
              !\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\
            + Net_2162 * !\ConsolePort_2:Net_1672\ * 
              \ConsolePort_2:LatchFilter:genblk1[0]:samples_2\ * 
              \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ * 
              \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_2:Net_1672\ (fanout=7)

    MacroCell: Name=\ConsolePort_2:ClockFilter:genblk1[0]:sample\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2163
        );
        Output = \ConsolePort_2:ClockFilter:genblk1[0]:sample\ (fanout=1)

    MacroCell: Name=\ConsolePort_2:Net_1926\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2163 * \ConsolePort_2:Net_1926\ * 
              !\ConsolePort_2:ClockFilter:genblk1[0]:sample\
            + Net_2163 * !\ConsolePort_2:Net_1926\ * 
              \ConsolePort_2:ClockFilter:genblk1[0]:sample\
        );
        Output = \ConsolePort_2:Net_1926\ (fanout=13)

    MacroCell: Name=\ConsolePort_1:WinTimer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_831\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:WinTimer:TimerUDB:control_7\
        );
        Output = \ConsolePort_1:WinTimer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\ConsolePort_1:WinTimer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_831\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ConsolePort_1:Net_1672\ * 
              \ConsolePort_1:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:timer_enable\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:trig_disable\
            + !\ConsolePort_1:Net_1672\ * 
              \ConsolePort_1:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:run_mode\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:trig_disable\
            + !\ConsolePort_1:Net_1672\ * 
              \ConsolePort_1:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:per_zero\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ (fanout=4)

    MacroCell: Name=\ConsolePort_1:WinTimer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_831\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ConsolePort_1:Net_1672\ * 
              \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ * 
              \ConsolePort_1:WinTimer:TimerUDB:run_mode\ * 
              \ConsolePort_1:WinTimer:TimerUDB:per_zero\
            + !\ConsolePort_1:Net_1672\ * 
              \ConsolePort_1:WinTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_1:WinTimer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\ConsolePort_1:LatchFilter:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\
        );
        Output = \ConsolePort_1:LatchFilter:genblk1[0]:samples_2\ (fanout=1)

    MacroCell: Name=\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2161
        );
        Output = \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=\ConsolePort_1:Net_1672\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2161 * \ConsolePort_1:Net_1672\ * 
              !\ConsolePort_1:LatchFilter:genblk1[0]:samples_2\ * 
              !\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ * 
              !\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\
            + Net_2161 * !\ConsolePort_1:Net_1672\ * 
              \ConsolePort_1:LatchFilter:genblk1[0]:samples_2\ * 
              \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ * 
              \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_1:Net_1672\ (fanout=7)

    MacroCell: Name=\ConsolePort_1:ClockFilter:genblk1[0]:sample\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2130
        );
        Output = \ConsolePort_1:ClockFilter:genblk1[0]:sample\ (fanout=1)

    MacroCell: Name=\ConsolePort_1:Net_1926\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2130 * \ConsolePort_1:Net_1926\ * 
              !\ConsolePort_1:ClockFilter:genblk1[0]:sample\
            + Net_2130 * !\ConsolePort_1:Net_1926\ * 
              \ConsolePort_1:ClockFilter:genblk1[0]:sample\
        );
        Output = \ConsolePort_1:Net_1926\ (fanout=13)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => \ConsolePort_2:Net_327\ ,
            cs_addr_2 => \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\ ,
            so_comb => \ConsolePort_2:Net_289\ ,
            chain_out => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_2:Net_1926\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)
        Next in chain : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => \ConsolePort_2:Net_327\ ,
            cs_addr_2 => \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\ ,
            f0_bus_stat_comb => \ConsolePort_2:RegD0:bSR:status_4\ ,
            f0_blk_stat_comb => \ConsolePort_2:RegD0:bSR:status_3\ ,
            f1_bus_stat_comb => \ConsolePort_2:RegD0:bSR:status_6\ ,
            f1_blk_stat_comb => \ConsolePort_2:RegD0:bSR:status_5\ ,
            chain_in => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_2:Net_1926\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)
        Previous in chain : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => \ConsolePort_2:Net_831\ ,
            cs_addr_2 => \ConsolePort_2:Net_1672\ ,
            cs_addr_1 => \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \ConsolePort_2:WinTimer:TimerUDB:per_zero\ ,
            chain_out => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => \ConsolePort_2:Net_831\ ,
            cs_addr_2 => \ConsolePort_2:Net_1672\ ,
            cs_addr_1 => \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \ConsolePort_2:WinTimer:TimerUDB:per_zero\ ,
            z0_comb => \ConsolePort_2:WinTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \ConsolePort_2:WinTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \ConsolePort_2:WinTimer:TimerUDB:status_2\ ,
            chain_in => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => \ConsolePort_2:Net_327\ ,
            cs_addr_2 => \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\ ,
            so_comb => \ConsolePort_2:Net_279\ ,
            chain_out => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_2:Net_1926\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)
        Next in chain : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => \ConsolePort_2:Net_327\ ,
            cs_addr_2 => \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\ ,
            f0_bus_stat_comb => \ConsolePort_2:RegD1:bSR:status_4\ ,
            f0_blk_stat_comb => \ConsolePort_2:RegD1:bSR:status_3\ ,
            f1_bus_stat_comb => \ConsolePort_2:RegD1:bSR:status_6\ ,
            f1_blk_stat_comb => \ConsolePort_2:RegD1:bSR:status_5\ ,
            chain_in => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_2:Net_1926\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)
        Previous in chain : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => \ConsolePort_2:Net_327\ ,
            cs_addr_2 => \ConsolePort_2:RegD2:bSR:ctrl_clk_enable\ ,
            so_comb => \ConsolePort_2:Net_441\ ,
            chain_out => \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_2:Net_1926\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)
        Next in chain : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => \ConsolePort_2:Net_327\ ,
            cs_addr_2 => \ConsolePort_2:RegD2:bSR:ctrl_clk_enable\ ,
            f0_bus_stat_comb => \ConsolePort_2:RegD2:bSR:status_4\ ,
            f0_blk_stat_comb => \ConsolePort_2:RegD2:bSR:status_3\ ,
            f1_bus_stat_comb => \ConsolePort_2:RegD2:bSR:status_6\ ,
            f1_blk_stat_comb => \ConsolePort_2:RegD2:bSR:status_5\ ,
            chain_in => \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_2:Net_1926\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)
        Previous in chain : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => \ConsolePort_1:Net_327\ ,
            cs_addr_2 => \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\ ,
            so_comb => \ConsolePort_1:Net_289\ ,
            chain_out => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_1:Net_1926\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)
        Next in chain : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => \ConsolePort_1:Net_327\ ,
            cs_addr_2 => \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\ ,
            f0_bus_stat_comb => \ConsolePort_1:RegD0:bSR:status_4\ ,
            f0_blk_stat_comb => \ConsolePort_1:RegD0:bSR:status_3\ ,
            f1_bus_stat_comb => \ConsolePort_1:RegD0:bSR:status_6\ ,
            f1_blk_stat_comb => \ConsolePort_1:RegD0:bSR:status_5\ ,
            chain_in => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_1:Net_1926\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)
        Previous in chain : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => \ConsolePort_1:Net_831\ ,
            cs_addr_2 => \ConsolePort_1:Net_1672\ ,
            cs_addr_1 => \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \ConsolePort_1:WinTimer:TimerUDB:per_zero\ ,
            chain_out => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => \ConsolePort_1:Net_831\ ,
            cs_addr_2 => \ConsolePort_1:Net_1672\ ,
            cs_addr_1 => \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \ConsolePort_1:WinTimer:TimerUDB:per_zero\ ,
            z0_comb => \ConsolePort_1:WinTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \ConsolePort_1:WinTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \ConsolePort_1:WinTimer:TimerUDB:status_2\ ,
            chain_in => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => \ConsolePort_1:Net_327\ ,
            cs_addr_2 => \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\ ,
            so_comb => \ConsolePort_1:Net_279\ ,
            chain_out => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_1:Net_1926\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)
        Next in chain : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => \ConsolePort_1:Net_327\ ,
            cs_addr_2 => \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\ ,
            f0_bus_stat_comb => \ConsolePort_1:RegD1:bSR:status_4\ ,
            f0_blk_stat_comb => \ConsolePort_1:RegD1:bSR:status_3\ ,
            f1_bus_stat_comb => \ConsolePort_1:RegD1:bSR:status_6\ ,
            f1_blk_stat_comb => \ConsolePort_1:RegD1:bSR:status_5\ ,
            chain_in => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_1:Net_1926\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)
        Previous in chain : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => \ConsolePort_1:Net_327\ ,
            cs_addr_2 => \ConsolePort_1:RegD2:bSR:ctrl_clk_enable\ ,
            so_comb => \ConsolePort_1:Net_441\ ,
            chain_out => \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_1:Net_1926\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)
        Next in chain : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => \ConsolePort_1:Net_327\ ,
            cs_addr_2 => \ConsolePort_1:RegD2:bSR:ctrl_clk_enable\ ,
            f0_bus_stat_comb => \ConsolePort_1:RegD2:bSR:status_4\ ,
            f0_blk_stat_comb => \ConsolePort_1:RegD2:bSR:status_3\ ,
            f1_bus_stat_comb => \ConsolePort_1:RegD2:bSR:status_6\ ,
            f1_blk_stat_comb => \ConsolePort_1:RegD2:bSR:status_5\ ,
            chain_in => \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_1:Net_1926\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)
        Previous in chain : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\ConsolePort_2:RegD0:bSR:StsReg\
        PORT MAP (
            clock => \ConsolePort_2:Net_327\ ,
            status_6 => \ConsolePort_2:RegD0:bSR:status_6\ ,
            status_5 => \ConsolePort_2:RegD0:bSR:status_5\ ,
            status_4 => \ConsolePort_2:RegD0:bSR:status_4\ ,
            status_3 => \ConsolePort_2:RegD0:bSR:status_3\ ,
            clk_en => \ConsolePort_2:Net_1926\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)

    statusicell: Name =\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => \ConsolePort_2:Net_1672\ ,
            clock => \ConsolePort_2:Net_831\ ,
            status_3 => \ConsolePort_2:WinTimer:TimerUDB:status_3\ ,
            status_2 => \ConsolePort_2:WinTimer:TimerUDB:status_2\ ,
            status_0 => \ConsolePort_2:WinTimer:TimerUDB:status_tc\ ,
            interrupt => \ConsolePort_2:Net_119\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ConsolePort_2:RegD1:bSR:StsReg\
        PORT MAP (
            clock => \ConsolePort_2:Net_327\ ,
            status_6 => \ConsolePort_2:RegD1:bSR:status_6\ ,
            status_5 => \ConsolePort_2:RegD1:bSR:status_5\ ,
            status_4 => \ConsolePort_2:RegD1:bSR:status_4\ ,
            status_3 => \ConsolePort_2:RegD1:bSR:status_3\ ,
            clk_en => \ConsolePort_2:Net_1926\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)

    statusicell: Name =\ConsolePort_2:RegD2:bSR:StsReg\
        PORT MAP (
            clock => \ConsolePort_2:Net_327\ ,
            status_6 => \ConsolePort_2:RegD2:bSR:status_6\ ,
            status_5 => \ConsolePort_2:RegD2:bSR:status_5\ ,
            status_4 => \ConsolePort_2:RegD2:bSR:status_4\ ,
            status_3 => \ConsolePort_2:RegD2:bSR:status_3\ ,
            clk_en => \ConsolePort_2:Net_1926\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)

    statusicell: Name =\ConsolePort_1:RegD0:bSR:StsReg\
        PORT MAP (
            clock => \ConsolePort_1:Net_327\ ,
            status_6 => \ConsolePort_1:RegD0:bSR:status_6\ ,
            status_5 => \ConsolePort_1:RegD0:bSR:status_5\ ,
            status_4 => \ConsolePort_1:RegD0:bSR:status_4\ ,
            status_3 => \ConsolePort_1:RegD0:bSR:status_3\ ,
            clk_en => \ConsolePort_1:Net_1926\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)

    statusicell: Name =\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => \ConsolePort_1:Net_1672\ ,
            clock => \ConsolePort_1:Net_831\ ,
            status_3 => \ConsolePort_1:WinTimer:TimerUDB:status_3\ ,
            status_2 => \ConsolePort_1:WinTimer:TimerUDB:status_2\ ,
            status_0 => \ConsolePort_1:WinTimer:TimerUDB:status_tc\ ,
            interrupt => \ConsolePort_1:Net_119\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ConsolePort_1:RegD1:bSR:StsReg\
        PORT MAP (
            clock => \ConsolePort_1:Net_327\ ,
            status_6 => \ConsolePort_1:RegD1:bSR:status_6\ ,
            status_5 => \ConsolePort_1:RegD1:bSR:status_5\ ,
            status_4 => \ConsolePort_1:RegD1:bSR:status_4\ ,
            status_3 => \ConsolePort_1:RegD1:bSR:status_3\ ,
            clk_en => \ConsolePort_1:Net_1926\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)

    statusicell: Name =\ConsolePort_1:RegD2:bSR:StsReg\
        PORT MAP (
            clock => \ConsolePort_1:Net_327\ ,
            status_6 => \ConsolePort_1:RegD2:bSR:status_6\ ,
            status_5 => \ConsolePort_1:RegD2:bSR:status_5\ ,
            status_4 => \ConsolePort_1:RegD2:bSR:status_4\ ,
            status_3 => \ConsolePort_1:RegD2:bSR:status_3\ ,
            clk_en => \ConsolePort_1:Net_1926\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Timer_1:control_7\ ,
            control_6 => \Timer_1:control_6\ ,
            control_5 => \Timer_1:control_5\ ,
            control_4 => \Timer_1:control_4\ ,
            control_3 => \Timer_1:control_3\ ,
            control_2 => \Timer_1:control_2\ ,
            control_1 => \Timer_1:control_1\ ,
            control_0 => Net_2180 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \ConsolePort_2:Net_327\ ,
            control_7 => \ConsolePort_2:RegD0:bSR:control_7\ ,
            control_6 => \ConsolePort_2:RegD0:bSR:control_6\ ,
            control_5 => \ConsolePort_2:RegD0:bSR:control_5\ ,
            control_4 => \ConsolePort_2:RegD0:bSR:control_4\ ,
            control_3 => \ConsolePort_2:RegD0:bSR:control_3\ ,
            control_2 => \ConsolePort_2:RegD0:bSR:control_2\ ,
            control_1 => \ConsolePort_2:RegD0:bSR:control_1\ ,
            control_0 => \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\ ,
            clk_en => \ConsolePort_2:Net_1926\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)

    controlcell: Name =\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => \ConsolePort_2:Net_831\ ,
            control_7 => \ConsolePort_2:WinTimer:TimerUDB:control_7\ ,
            control_6 => \ConsolePort_2:WinTimer:TimerUDB:control_6\ ,
            control_5 => \ConsolePort_2:WinTimer:TimerUDB:control_5\ ,
            control_4 => \ConsolePort_2:WinTimer:TimerUDB:control_4\ ,
            control_3 => \ConsolePort_2:WinTimer:TimerUDB:control_3\ ,
            control_2 => \ConsolePort_2:WinTimer:TimerUDB:control_2\ ,
            control_1 => \ConsolePort_2:WinTimer:TimerUDB:control_1\ ,
            control_0 => \ConsolePort_2:WinTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \ConsolePort_2:Net_327\ ,
            control_7 => \ConsolePort_2:RegD1:bSR:control_7\ ,
            control_6 => \ConsolePort_2:RegD1:bSR:control_6\ ,
            control_5 => \ConsolePort_2:RegD1:bSR:control_5\ ,
            control_4 => \ConsolePort_2:RegD1:bSR:control_4\ ,
            control_3 => \ConsolePort_2:RegD1:bSR:control_3\ ,
            control_2 => \ConsolePort_2:RegD1:bSR:control_2\ ,
            control_1 => \ConsolePort_2:RegD1:bSR:control_1\ ,
            control_0 => \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\ ,
            clk_en => \ConsolePort_2:Net_1926\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)

    controlcell: Name =\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \ConsolePort_2:Net_327\ ,
            control_7 => \ConsolePort_2:RegD2:bSR:control_7\ ,
            control_6 => \ConsolePort_2:RegD2:bSR:control_6\ ,
            control_5 => \ConsolePort_2:RegD2:bSR:control_5\ ,
            control_4 => \ConsolePort_2:RegD2:bSR:control_4\ ,
            control_3 => \ConsolePort_2:RegD2:bSR:control_3\ ,
            control_2 => \ConsolePort_2:RegD2:bSR:control_2\ ,
            control_1 => \ConsolePort_2:RegD2:bSR:control_1\ ,
            control_0 => \ConsolePort_2:RegD2:bSR:ctrl_clk_enable\ ,
            clk_en => \ConsolePort_2:Net_1926\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)

    controlcell: Name =\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \ConsolePort_1:Net_327\ ,
            control_7 => \ConsolePort_1:RegD0:bSR:control_7\ ,
            control_6 => \ConsolePort_1:RegD0:bSR:control_6\ ,
            control_5 => \ConsolePort_1:RegD0:bSR:control_5\ ,
            control_4 => \ConsolePort_1:RegD0:bSR:control_4\ ,
            control_3 => \ConsolePort_1:RegD0:bSR:control_3\ ,
            control_2 => \ConsolePort_1:RegD0:bSR:control_2\ ,
            control_1 => \ConsolePort_1:RegD0:bSR:control_1\ ,
            control_0 => \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\ ,
            clk_en => \ConsolePort_1:Net_1926\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)

    controlcell: Name =\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => \ConsolePort_1:Net_831\ ,
            control_7 => \ConsolePort_1:WinTimer:TimerUDB:control_7\ ,
            control_6 => \ConsolePort_1:WinTimer:TimerUDB:control_6\ ,
            control_5 => \ConsolePort_1:WinTimer:TimerUDB:control_5\ ,
            control_4 => \ConsolePort_1:WinTimer:TimerUDB:control_4\ ,
            control_3 => \ConsolePort_1:WinTimer:TimerUDB:control_3\ ,
            control_2 => \ConsolePort_1:WinTimer:TimerUDB:control_2\ ,
            control_1 => \ConsolePort_1:WinTimer:TimerUDB:control_1\ ,
            control_0 => \ConsolePort_1:WinTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \ConsolePort_1:Net_327\ ,
            control_7 => \ConsolePort_1:RegD1:bSR:control_7\ ,
            control_6 => \ConsolePort_1:RegD1:bSR:control_6\ ,
            control_5 => \ConsolePort_1:RegD1:bSR:control_5\ ,
            control_4 => \ConsolePort_1:RegD1:bSR:control_4\ ,
            control_3 => \ConsolePort_1:RegD1:bSR:control_3\ ,
            control_2 => \ConsolePort_1:RegD1:bSR:control_2\ ,
            control_1 => \ConsolePort_1:RegD1:bSR:control_1\ ,
            control_0 => \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\ ,
            clk_en => \ConsolePort_1:Net_1926\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)

    controlcell: Name =\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \ConsolePort_1:Net_327\ ,
            control_7 => \ConsolePort_1:RegD2:bSR:control_7\ ,
            control_6 => \ConsolePort_1:RegD2:bSR:control_6\ ,
            control_5 => \ConsolePort_1:RegD2:bSR:control_5\ ,
            control_4 => \ConsolePort_1:RegD2:bSR:control_4\ ,
            control_3 => \ConsolePort_1:RegD2:bSR:control_3\ ,
            control_2 => \ConsolePort_1:RegD2:bSR:control_2\ ,
            control_1 => \ConsolePort_1:RegD2:bSR:control_1\ ,
            control_0 => \ConsolePort_1:RegD2:bSR:ctrl_clk_enable\ ,
            clk_en => \ConsolePort_1:Net_1926\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)

    controlcell: Name =\Timer_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Timer_2:control_7\ ,
            control_6 => \Timer_2:control_6\ ,
            control_5 => \Timer_2:control_5\ ,
            control_4 => \Timer_2:control_4\ ,
            control_3 => \Timer_2:control_3\ ,
            control_2 => \Timer_2:control_2\ ,
            control_1 => \Timer_2:control_1\ ,
            control_0 => Net_2193 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_99 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =P2_IRQ
        PORT MAP (
            interrupt => Net_2165 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =P1_IRQ
        PORT MAP (
            interrupt => Net_2254 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   10 :   22 :   32 : 31.25 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   28 :  164 :  192 : 14.58 %
  Unique P-terms              :   40 :  344 :  384 : 10.42 %
  Total P-terms               :   40 :      :      :        
  Datapath Cells              :   16 :    8 :   24 : 66.67 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    8 :      :      :        
  Control Cells               :   10 :   14 :   24 : 41.67 %
    Control Registers         :   10 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.053ms
Tech mapping phase: Elapsed time ==> 0s.111ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : P1_Clock(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : P1_D0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : P1_Latch(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : P2_Clock(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : P2_Latch(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.301ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   13 :   35 :   48 :  27.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.31
                   Pterms :            3.08
               Macrocells :            2.15
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.055ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 374, final cost is 374 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :       2.38 :       1.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
datapathcell: Name =\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => \ConsolePort_1:Net_327\ ,
        cs_addr_2 => \ConsolePort_1:RegD2:bSR:ctrl_clk_enable\ ,
        f0_bus_stat_comb => \ConsolePort_1:RegD2:bSR:status_4\ ,
        f0_blk_stat_comb => \ConsolePort_1:RegD2:bSR:status_3\ ,
        f1_bus_stat_comb => \ConsolePort_1:RegD2:bSR:status_6\ ,
        f1_blk_stat_comb => \ConsolePort_1:RegD2:bSR:status_5\ ,
        chain_in => \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_1:Net_1926\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)
    Previous in chain : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\ConsolePort_1:RegD2:bSR:StsReg\
    PORT MAP (
        clock => \ConsolePort_1:Net_327\ ,
        status_6 => \ConsolePort_1:RegD2:bSR:status_6\ ,
        status_5 => \ConsolePort_1:RegD2:bSR:status_5\ ,
        status_4 => \ConsolePort_1:RegD2:bSR:status_4\ ,
        status_3 => \ConsolePort_1:RegD2:bSR:status_3\ ,
        clk_en => \ConsolePort_1:Net_1926\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_2315, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_1:Net_441\
        );
        Output = Net_2315 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => \ConsolePort_2:Net_327\ ,
        cs_addr_2 => \ConsolePort_2:RegD2:bSR:ctrl_clk_enable\ ,
        f0_bus_stat_comb => \ConsolePort_2:RegD2:bSR:status_4\ ,
        f0_blk_stat_comb => \ConsolePort_2:RegD2:bSR:status_3\ ,
        f1_bus_stat_comb => \ConsolePort_2:RegD2:bSR:status_6\ ,
        f1_blk_stat_comb => \ConsolePort_2:RegD2:bSR:status_5\ ,
        chain_in => \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_2:Net_1926\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)
    Previous in chain : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\ConsolePort_2:RegD2:bSR:StsReg\
    PORT MAP (
        clock => \ConsolePort_2:Net_327\ ,
        status_6 => \ConsolePort_2:RegD2:bSR:status_6\ ,
        status_5 => \ConsolePort_2:RegD2:bSR:status_5\ ,
        status_4 => \ConsolePort_2:RegD2:bSR:status_4\ ,
        status_3 => \ConsolePort_2:RegD2:bSR:status_3\ ,
        clk_en => \ConsolePort_2:Net_1926\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)

controlcell: Name =\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \ConsolePort_2:Net_327\ ,
        control_7 => \ConsolePort_2:RegD2:bSR:control_7\ ,
        control_6 => \ConsolePort_2:RegD2:bSR:control_6\ ,
        control_5 => \ConsolePort_2:RegD2:bSR:control_5\ ,
        control_4 => \ConsolePort_2:RegD2:bSR:control_4\ ,
        control_3 => \ConsolePort_2:RegD2:bSR:control_3\ ,
        control_2 => \ConsolePort_2:RegD2:bSR:control_2\ ,
        control_1 => \ConsolePort_2:RegD2:bSR:control_1\ ,
        control_0 => \ConsolePort_2:RegD2:bSR:ctrl_clk_enable\ ,
        clk_en => \ConsolePort_2:Net_1926\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_2316, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_2:Net_279\
        );
        Output = Net_2316 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => \ConsolePort_2:Net_327\ ,
        cs_addr_2 => \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\ ,
        so_comb => \ConsolePort_2:Net_279\ ,
        chain_out => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_2:Net_1926\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)
    Next in chain : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1999, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_1:Net_279\
        );
        Output = Net_1999 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => \ConsolePort_1:Net_327\ ,
        cs_addr_2 => \ConsolePort_1:RegD2:bSR:ctrl_clk_enable\ ,
        so_comb => \ConsolePort_1:Net_441\ ,
        chain_out => \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_1:Net_1926\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)
    Next in chain : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \ConsolePort_1:Net_327\ ,
        control_7 => \ConsolePort_1:RegD2:bSR:control_7\ ,
        control_6 => \ConsolePort_1:RegD2:bSR:control_6\ ,
        control_5 => \ConsolePort_1:RegD2:bSR:control_5\ ,
        control_4 => \ConsolePort_1:RegD2:bSR:control_4\ ,
        control_3 => \ConsolePort_1:RegD2:bSR:control_3\ ,
        control_2 => \ConsolePort_1:RegD2:bSR:control_2\ ,
        control_1 => \ConsolePort_1:RegD2:bSR:control_1\ ,
        control_0 => \ConsolePort_1:RegD2:bSR:ctrl_clk_enable\ ,
        clk_en => \ConsolePort_1:Net_1926\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)

UDB [UDB=(1,2)] contents:
datapathcell: Name =\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => \ConsolePort_2:Net_327\ ,
        cs_addr_2 => \ConsolePort_2:RegD2:bSR:ctrl_clk_enable\ ,
        so_comb => \ConsolePort_2:Net_441\ ,
        chain_out => \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_2:Net_1926\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)
    Next in chain : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\

UDB [UDB=(1,3)] contents:
datapathcell: Name =\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => \ConsolePort_2:Net_327\ ,
        cs_addr_2 => \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\ ,
        f0_bus_stat_comb => \ConsolePort_2:RegD1:bSR:status_4\ ,
        f0_blk_stat_comb => \ConsolePort_2:RegD1:bSR:status_3\ ,
        f1_bus_stat_comb => \ConsolePort_2:RegD1:bSR:status_6\ ,
        f1_blk_stat_comb => \ConsolePort_2:RegD1:bSR:status_5\ ,
        chain_in => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_2:Net_1926\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)
    Previous in chain : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\ConsolePort_2:RegD1:bSR:StsReg\
    PORT MAP (
        clock => \ConsolePort_2:Net_327\ ,
        status_6 => \ConsolePort_2:RegD1:bSR:status_6\ ,
        status_5 => \ConsolePort_2:RegD1:bSR:status_5\ ,
        status_4 => \ConsolePort_2:RegD1:bSR:status_4\ ,
        status_3 => \ConsolePort_2:RegD1:bSR:status_3\ ,
        clk_en => \ConsolePort_2:Net_1926\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)

controlcell: Name =\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \ConsolePort_2:Net_327\ ,
        control_7 => \ConsolePort_2:RegD1:bSR:control_7\ ,
        control_6 => \ConsolePort_2:RegD1:bSR:control_6\ ,
        control_5 => \ConsolePort_2:RegD1:bSR:control_5\ ,
        control_4 => \ConsolePort_2:RegD1:bSR:control_4\ ,
        control_3 => \ConsolePort_2:RegD1:bSR:control_3\ ,
        control_2 => \ConsolePort_2:RegD1:bSR:control_2\ ,
        control_1 => \ConsolePort_2:RegD1:bSR:control_1\ ,
        control_0 => \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\ ,
        clk_en => \ConsolePort_2:Net_1926\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_2128, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_1:Net_289\
        );
        Output = Net_2128 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => \ConsolePort_1:Net_327\ ,
        cs_addr_2 => \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\ ,
        so_comb => \ConsolePort_1:Net_289\ ,
        chain_out => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_1:Net_1926\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)
    Next in chain : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \ConsolePort_1:Net_327\ ,
        control_7 => \ConsolePort_1:RegD0:bSR:control_7\ ,
        control_6 => \ConsolePort_1:RegD0:bSR:control_6\ ,
        control_5 => \ConsolePort_1:RegD0:bSR:control_5\ ,
        control_4 => \ConsolePort_1:RegD0:bSR:control_4\ ,
        control_3 => \ConsolePort_1:RegD0:bSR:control_3\ ,
        control_2 => \ConsolePort_1:RegD0:bSR:control_2\ ,
        control_1 => \ConsolePort_1:RegD0:bSR:control_1\ ,
        control_0 => \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\ ,
        clk_en => \ConsolePort_1:Net_1926\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)

UDB [UDB=(2,1)] contents:
datapathcell: Name =\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => \ConsolePort_1:Net_327\ ,
        cs_addr_2 => \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\ ,
        f0_bus_stat_comb => \ConsolePort_1:RegD1:bSR:status_4\ ,
        f0_blk_stat_comb => \ConsolePort_1:RegD1:bSR:status_3\ ,
        f1_bus_stat_comb => \ConsolePort_1:RegD1:bSR:status_6\ ,
        f1_blk_stat_comb => \ConsolePort_1:RegD1:bSR:status_5\ ,
        chain_in => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_1:Net_1926\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)
    Previous in chain : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\ConsolePort_1:RegD1:bSR:StsReg\
    PORT MAP (
        clock => \ConsolePort_1:Net_327\ ,
        status_6 => \ConsolePort_1:RegD1:bSR:status_6\ ,
        status_5 => \ConsolePort_1:RegD1:bSR:status_5\ ,
        status_4 => \ConsolePort_1:RegD1:bSR:status_4\ ,
        status_3 => \ConsolePort_1:RegD1:bSR:status_3\ ,
        clk_en => \ConsolePort_1:Net_1926\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)

controlcell: Name =\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \ConsolePort_1:Net_327\ ,
        control_7 => \ConsolePort_1:RegD1:bSR:control_7\ ,
        control_6 => \ConsolePort_1:RegD1:bSR:control_6\ ,
        control_5 => \ConsolePort_1:RegD1:bSR:control_5\ ,
        control_4 => \ConsolePort_1:RegD1:bSR:control_4\ ,
        control_3 => \ConsolePort_1:RegD1:bSR:control_3\ ,
        control_2 => \ConsolePort_1:RegD1:bSR:control_2\ ,
        control_1 => \ConsolePort_1:RegD1:bSR:control_1\ ,
        control_0 => \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\ ,
        clk_en => \ConsolePort_1:Net_1926\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)

UDB [UDB=(2,2)] contents:
datapathcell: Name =\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => \ConsolePort_2:Net_327\ ,
        cs_addr_2 => \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\ ,
        f0_bus_stat_comb => \ConsolePort_2:RegD0:bSR:status_4\ ,
        f0_blk_stat_comb => \ConsolePort_2:RegD0:bSR:status_3\ ,
        f1_bus_stat_comb => \ConsolePort_2:RegD0:bSR:status_6\ ,
        f1_blk_stat_comb => \ConsolePort_2:RegD0:bSR:status_5\ ,
        chain_in => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_2:Net_1926\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)
    Previous in chain : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\ConsolePort_2:RegD0:bSR:StsReg\
    PORT MAP (
        clock => \ConsolePort_2:Net_327\ ,
        status_6 => \ConsolePort_2:RegD0:bSR:status_6\ ,
        status_5 => \ConsolePort_2:RegD0:bSR:status_5\ ,
        status_4 => \ConsolePort_2:RegD0:bSR:status_4\ ,
        status_3 => \ConsolePort_2:RegD0:bSR:status_3\ ,
        clk_en => \ConsolePort_2:Net_1926\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)

controlcell: Name =\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \ConsolePort_2:Net_327\ ,
        control_7 => \ConsolePort_2:RegD0:bSR:control_7\ ,
        control_6 => \ConsolePort_2:RegD0:bSR:control_6\ ,
        control_5 => \ConsolePort_2:RegD0:bSR:control_5\ ,
        control_4 => \ConsolePort_2:RegD0:bSR:control_4\ ,
        control_3 => \ConsolePort_2:RegD0:bSR:control_3\ ,
        control_2 => \ConsolePort_2:RegD0:bSR:control_2\ ,
        control_1 => \ConsolePort_2:RegD0:bSR:control_1\ ,
        control_0 => \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\ ,
        clk_en => \ConsolePort_2:Net_1926\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)

UDB [UDB=(2,3)] contents:
datapathcell: Name =\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => \ConsolePort_1:Net_831\ ,
        cs_addr_2 => \ConsolePort_1:Net_1672\ ,
        cs_addr_1 => \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \ConsolePort_1:WinTimer:TimerUDB:per_zero\ ,
        chain_out => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Timer_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Timer_2:control_7\ ,
        control_6 => \Timer_2:control_6\ ,
        control_5 => \Timer_2:control_5\ ,
        control_4 => \Timer_2:control_4\ ,
        control_3 => \Timer_2:control_3\ ,
        control_2 => \Timer_2:control_2\ ,
        control_1 => \Timer_2:control_1\ ,
        control_0 => Net_2193 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\ConsolePort_2:WinTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:WinTimer:TimerUDB:run_mode\ * 
              \ConsolePort_2:WinTimer:TimerUDB:per_zero\
        );
        Output = \ConsolePort_2:WinTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_2165, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2193 * \ConsolePort_2:Net_1672\
            + Net_2193 * \ConsolePort_2:Net_119\
        );
        Output = Net_2165 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ConsolePort_2:WinTimer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_831\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ConsolePort_2:Net_1672\ * 
              \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ * 
              \ConsolePort_2:WinTimer:TimerUDB:run_mode\ * 
              \ConsolePort_2:WinTimer:TimerUDB:per_zero\
            + !\ConsolePort_2:Net_1672\ * 
              \ConsolePort_2:WinTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_2:WinTimer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ConsolePort_2:WinTimer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_831\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ConsolePort_2:Net_1672\ * 
              \ConsolePort_2:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:timer_enable\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:trig_disable\
            + !\ConsolePort_2:Net_1672\ * 
              \ConsolePort_2:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:run_mode\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:trig_disable\
            + !\ConsolePort_2:Net_1672\ * 
              \ConsolePort_2:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:per_zero\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ConsolePort_2:WinTimer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_831\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:WinTimer:TimerUDB:control_7\
        );
        Output = \ConsolePort_2:WinTimer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => \ConsolePort_2:Net_831\ ,
        cs_addr_2 => \ConsolePort_2:Net_1672\ ,
        cs_addr_1 => \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \ConsolePort_2:WinTimer:TimerUDB:per_zero\ ,
        z0_comb => \ConsolePort_2:WinTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \ConsolePort_2:WinTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \ConsolePort_2:WinTimer:TimerUDB:status_2\ ,
        chain_in => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => \ConsolePort_2:Net_1672\ ,
        clock => \ConsolePort_2:Net_831\ ,
        status_3 => \ConsolePort_2:WinTimer:TimerUDB:status_3\ ,
        status_2 => \ConsolePort_2:WinTimer:TimerUDB:status_2\ ,
        status_0 => \ConsolePort_2:WinTimer:TimerUDB:status_tc\ ,
        interrupt => \ConsolePort_2:Net_119\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => \ConsolePort_2:Net_831\ ,
        control_7 => \ConsolePort_2:WinTimer:TimerUDB:control_7\ ,
        control_6 => \ConsolePort_2:WinTimer:TimerUDB:control_6\ ,
        control_5 => \ConsolePort_2:WinTimer:TimerUDB:control_5\ ,
        control_4 => \ConsolePort_2:WinTimer:TimerUDB:control_4\ ,
        control_3 => \ConsolePort_2:WinTimer:TimerUDB:control_3\ ,
        control_2 => \ConsolePort_2:WinTimer:TimerUDB:control_2\ ,
        control_1 => \ConsolePort_2:WinTimer:TimerUDB:control_1\ ,
        control_0 => \ConsolePort_2:WinTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
datapathcell: Name =\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => \ConsolePort_1:Net_327\ ,
        cs_addr_2 => \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\ ,
        f0_bus_stat_comb => \ConsolePort_1:RegD0:bSR:status_4\ ,
        f0_blk_stat_comb => \ConsolePort_1:RegD0:bSR:status_3\ ,
        f1_bus_stat_comb => \ConsolePort_1:RegD0:bSR:status_6\ ,
        f1_blk_stat_comb => \ConsolePort_1:RegD0:bSR:status_5\ ,
        chain_in => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_1:Net_1926\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)
    Previous in chain : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\ConsolePort_1:RegD0:bSR:StsReg\
    PORT MAP (
        clock => \ConsolePort_1:Net_327\ ,
        status_6 => \ConsolePort_1:RegD0:bSR:status_6\ ,
        status_5 => \ConsolePort_1:RegD0:bSR:status_5\ ,
        status_4 => \ConsolePort_1:RegD0:bSR:status_4\ ,
        status_3 => \ConsolePort_1:RegD0:bSR:status_3\ ,
        clk_en => \ConsolePort_1:Net_1926\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_2307, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_2:Net_441\
        );
        Output = Net_2307 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ConsolePort_1:Net_1926\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2130 * \ConsolePort_1:Net_1926\ * 
              !\ConsolePort_1:ClockFilter:genblk1[0]:sample\
            + Net_2130 * !\ConsolePort_1:Net_1926\ * 
              \ConsolePort_1:ClockFilter:genblk1[0]:sample\
        );
        Output = \ConsolePort_1:Net_1926\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ConsolePort_1:ClockFilter:genblk1[0]:sample\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2130
        );
        Output = \ConsolePort_1:ClockFilter:genblk1[0]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => \ConsolePort_1:Net_327\ ,
        cs_addr_2 => \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\ ,
        so_comb => \ConsolePort_1:Net_279\ ,
        chain_out => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_1:Net_1926\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_1926\)
    Next in chain : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\ConsolePort_1:LatchFilter:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\
        );
        Output = \ConsolePort_1:LatchFilter:genblk1[0]:samples_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2167, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_2:Net_289\
        );
        Output = Net_2167 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ConsolePort_2:Net_1926\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2163 * \ConsolePort_2:Net_1926\ * 
              !\ConsolePort_2:ClockFilter:genblk1[0]:sample\
            + Net_2163 * !\ConsolePort_2:Net_1926\ * 
              \ConsolePort_2:ClockFilter:genblk1[0]:sample\
        );
        Output = \ConsolePort_2:Net_1926\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ConsolePort_2:ClockFilter:genblk1[0]:sample\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2163
        );
        Output = \ConsolePort_2:ClockFilter:genblk1[0]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => \ConsolePort_2:Net_327\ ,
        cs_addr_2 => \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\ ,
        so_comb => \ConsolePort_2:Net_289\ ,
        chain_out => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_2:Net_1926\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_1926\)
    Next in chain : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => \ConsolePort_1:Net_831\ ,
        control_7 => \ConsolePort_1:WinTimer:TimerUDB:control_7\ ,
        control_6 => \ConsolePort_1:WinTimer:TimerUDB:control_6\ ,
        control_5 => \ConsolePort_1:WinTimer:TimerUDB:control_5\ ,
        control_4 => \ConsolePort_1:WinTimer:TimerUDB:control_4\ ,
        control_3 => \ConsolePort_1:WinTimer:TimerUDB:control_3\ ,
        control_2 => \ConsolePort_1:WinTimer:TimerUDB:control_2\ ,
        control_1 => \ConsolePort_1:WinTimer:TimerUDB:control_1\ ,
        control_0 => \ConsolePort_1:WinTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\ConsolePort_1:Net_1672\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2161 * \ConsolePort_1:Net_1672\ * 
              !\ConsolePort_1:LatchFilter:genblk1[0]:samples_2\ * 
              !\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ * 
              !\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\
            + Net_2161 * !\ConsolePort_1:Net_1672\ * 
              \ConsolePort_1:LatchFilter:genblk1[0]:samples_2\ * 
              \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ * 
              \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_1:Net_1672\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2161
        );
        Output = \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ConsolePort_1:WinTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:WinTimer:TimerUDB:run_mode\ * 
              \ConsolePort_1:WinTimer:TimerUDB:per_zero\
        );
        Output = \ConsolePort_1:WinTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_2254, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2180 * \ConsolePort_1:Net_1672\
            + Net_2180 * \ConsolePort_1:Net_119\
        );
        Output = Net_2254 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ConsolePort_1:WinTimer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_831\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ConsolePort_1:Net_1672\ * 
              \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ * 
              \ConsolePort_1:WinTimer:TimerUDB:run_mode\ * 
              \ConsolePort_1:WinTimer:TimerUDB:per_zero\
            + !\ConsolePort_1:Net_1672\ * 
              \ConsolePort_1:WinTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_1:WinTimer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ConsolePort_1:WinTimer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_831\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ConsolePort_1:Net_1672\ * 
              \ConsolePort_1:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:timer_enable\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:trig_disable\
            + !\ConsolePort_1:Net_1672\ * 
              \ConsolePort_1:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:run_mode\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:trig_disable\
            + !\ConsolePort_1:Net_1672\ * 
              \ConsolePort_1:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:per_zero\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ConsolePort_1:WinTimer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_831\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:WinTimer:TimerUDB:control_7\
        );
        Output = \ConsolePort_1:WinTimer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => \ConsolePort_1:Net_831\ ,
        cs_addr_2 => \ConsolePort_1:Net_1672\ ,
        cs_addr_1 => \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \ConsolePort_1:WinTimer:TimerUDB:per_zero\ ,
        z0_comb => \ConsolePort_1:WinTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \ConsolePort_1:WinTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \ConsolePort_1:WinTimer:TimerUDB:status_2\ ,
        chain_in => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => \ConsolePort_1:Net_1672\ ,
        clock => \ConsolePort_1:Net_831\ ,
        status_3 => \ConsolePort_1:WinTimer:TimerUDB:status_3\ ,
        status_2 => \ConsolePort_1:WinTimer:TimerUDB:status_2\ ,
        status_0 => \ConsolePort_1:WinTimer:TimerUDB:status_tc\ ,
        interrupt => \ConsolePort_1:Net_119\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Timer_1:control_7\ ,
        control_6 => \Timer_1:control_6\ ,
        control_5 => \Timer_1:control_5\ ,
        control_4 => \Timer_1:control_4\ ,
        control_3 => \Timer_1:control_3\ ,
        control_2 => \Timer_1:control_2\ ,
        control_1 => \Timer_1:control_1\ ,
        control_0 => Net_2180 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\ConsolePort_2:Net_1672\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2162 * \ConsolePort_2:Net_1672\ * 
              !\ConsolePort_2:LatchFilter:genblk1[0]:samples_2\ * 
              !\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ * 
              !\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\
            + Net_2162 * !\ConsolePort_2:Net_1672\ * 
              \ConsolePort_2:LatchFilter:genblk1[0]:samples_2\ * 
              \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ * 
              \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_2:Net_1672\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ConsolePort_2:LatchFilter:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\
        );
        Output = \ConsolePort_2:LatchFilter:genblk1[0]:samples_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_327\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2162
        );
        Output = \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => \ConsolePort_2:Net_831\ ,
        cs_addr_2 => \ConsolePort_2:Net_1672\ ,
        cs_addr_1 => \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \ConsolePort_2:WinTimer:TimerUDB:per_zero\ ,
        chain_out => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =P1_IRQ
        PORT MAP (
            interrupt => Net_2254 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =P2_IRQ
        PORT MAP (
            interrupt => Net_2165 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_99 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_Clock(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_Clock(0)__PA ,
        fb => Net_2161 ,
        pad => P1_Clock(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_Latch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_Latch(0)__PA ,
        fb => Net_2130 ,
        pad => P1_Latch(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P2_Clock(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_Clock(0)__PA ,
        fb => Net_2162 ,
        pad => P2_Clock(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P2_Latch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_Latch(0)__PA ,
        fb => Net_2163 ,
        pad => P2_Latch(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P2_D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_D0(0)__PA ,
        input => Net_2167 ,
        pad => P2_D0(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = P1_D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_D1(0)__PA ,
        input => Net_1999 ,
        pad => P1_D1(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 is empty
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_D0(0)__PA ,
        input => Net_2128 ,
        pad => P1_D0(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P2_D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_D2(0)__PA ,
        input => Net_2307 ,
        pad => P2_D2(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__P1_D1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__P1_D1_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = P2_D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_D1(0)__PA ,
        input => Net_2316 ,
        pad => P2_D1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P1_D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_D2(0)__PA ,
        input => Net_2315 ,
        pad => P1_D2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ConsolePort_1:Net_831\ ,
            dclk_0 => \ConsolePort_1:Net_831_local\ ,
            dclk_glb_1 => \ConsolePort_2:Net_831\ ,
            dclk_1 => \ConsolePort_2:Net_831_local\ ,
            dclk_glb_2 => \ConsolePort_1:Net_327\ ,
            dclk_2 => \ConsolePort_1:Net_327_local\ ,
            dclk_glb_3 => \ConsolePort_2:Net_327\ ,
            dclk_3 => \ConsolePort_2:Net_327_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_99 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |     P1_Clock(0) | FB(Net_2161)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     P1_Latch(0) | FB(Net_2130)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |     P2_Clock(0) | FB(Net_2162)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |     P2_Latch(0) | FB(Net_2163)
     |   6 |       |      NONE |         CMOS_OUT |        P2_D0(0) | In(Net_2167)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   1 |   5 |       |      NONE |         CMOS_OUT |        P1_D1(0) | In(Net_1999)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |        P1_D0(0) | In(Net_2128)
     |   2 |       |      NONE |         CMOS_OUT |        P2_D2(0) | In(Net_2307)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  15 |   4 |       |      NONE |         CMOS_OUT |        P2_D1(0) | In(Net_2316)
     |   5 |       |      NONE |         CMOS_OUT |        P1_D2(0) | In(Net_2315)
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 1s.482ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.413ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.179ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in TASBot_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.372ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.162ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.094ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.131ms
API generation phase: Elapsed time ==> 1s.551ms
Dependency generation phase: Elapsed time ==> 0s.016ms
Cleanup phase: Elapsed time ==> 0s.000ms
