<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'Conv_sysarr' (Loop: VITIS_LOOP_233_12): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_1_write_ln237', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:237) of variable 'add_ln237', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:237 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:237) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:20.754+0900" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_LOOP_S.entry18' to 'dataflow_in_loop_LOOP_S_entry18'." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.479+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.462+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-1449] Process dataflow_in_loop_LOOP_S has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.458+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-1449] Process runL2toL1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.454+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-1449] Process runWeight2Reg has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.451+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92:7)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.102+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.035+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.033+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.031+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.030+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.028+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.026+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.025+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.023+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.021+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.020+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.018+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.016+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92:7)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.015+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92:7)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.013+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92:7)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-18T02:37:19.011+0900" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
