<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › infiniband › hw › ehca › ehca_classes_pSeries.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ehca_classes_pSeries.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  IBM eServer eHCA Infiniband device driver for Linux on POWER</span>
<span class="cm"> *</span>
<span class="cm"> *  pSeries interface definitions</span>
<span class="cm"> *</span>
<span class="cm"> *  Authors: Waleri Fomin &lt;fomin@de.ibm.com&gt;</span>
<span class="cm"> *           Christoph Raisch &lt;raisch@de.ibm.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (c) 2005 IBM Corporation</span>
<span class="cm"> *</span>
<span class="cm"> *  All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> *  This source code is distributed under a dual license of GPL v2.0 and OpenIB</span>
<span class="cm"> *  BSD.</span>
<span class="cm"> *</span>
<span class="cm"> * OpenIB BSD License</span>
<span class="cm"> *</span>
<span class="cm"> * Redistribution and use in source and binary forms, with or without</span>
<span class="cm"> * modification, are permitted provided that the following conditions are met:</span>
<span class="cm"> *</span>
<span class="cm"> * Redistributions of source code must retain the above copyright notice, this</span>
<span class="cm"> * list of conditions and the following disclaimer.</span>
<span class="cm"> *</span>
<span class="cm"> * Redistributions in binary form must reproduce the above copyright notice,</span>
<span class="cm"> * this list of conditions and the following disclaimer in the documentation</span>
<span class="cm"> * and/or other materials</span>
<span class="cm"> * provided with the distribution.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span>
<span class="cm"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<span class="cm"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<span class="cm"> * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</span>
<span class="cm"> * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<span class="cm"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<span class="cm"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR</span>
<span class="cm"> * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER</span>
<span class="cm"> * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span>
<span class="cm"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span>
<span class="cm"> * POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __EHCA_CLASSES_PSERIES_H__</span>
<span class="cp">#define __EHCA_CLASSES_PSERIES_H__</span>

<span class="cp">#include &quot;hcp_phyp.h&quot;</span>
<span class="cp">#include &quot;ipz_pt_fn.h&quot;</span>


<span class="k">struct</span> <span class="n">ehca_pfqp</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipz_qpt</span> <span class="n">sqpt</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipz_qpt</span> <span class="n">rqpt</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_pfcq</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipz_qpt</span> <span class="n">qpt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cqnr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_pfeq</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipz_qpt</span> <span class="n">qpt</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">h_galpa</span> <span class="n">galpa</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eqnr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ipz_adapter_handle</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">handle</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ipz_cq_handle</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">handle</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ipz_eq_handle</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">handle</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ipz_qp_handle</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">handle</span><span class="p">;</span>
<span class="p">};</span>
<span class="k">struct</span> <span class="n">ipz_mrmw_handle</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">handle</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ipz_pd</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">hcp_modify_qp_control_block</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">qkey</span><span class="p">;</span>                      <span class="cm">/* 00 */</span>
	<span class="n">u32</span> <span class="n">rdd</span><span class="p">;</span>                       <span class="cm">/* reliable datagram domain */</span>
	<span class="n">u32</span> <span class="n">send_psn</span><span class="p">;</span>                  <span class="cm">/* 02 */</span>
	<span class="n">u32</span> <span class="n">receive_psn</span><span class="p">;</span>               <span class="cm">/* 03 */</span>
	<span class="n">u32</span> <span class="n">prim_phys_port</span><span class="p">;</span>            <span class="cm">/* 04 */</span>
	<span class="n">u32</span> <span class="n">alt_phys_port</span><span class="p">;</span>             <span class="cm">/* 05 */</span>
	<span class="n">u32</span> <span class="n">prim_p_key_idx</span><span class="p">;</span>            <span class="cm">/* 06 */</span>
	<span class="n">u32</span> <span class="n">alt_p_key_idx</span><span class="p">;</span>             <span class="cm">/* 07 */</span>
	<span class="n">u32</span> <span class="n">rdma_atomic_ctrl</span><span class="p">;</span>          <span class="cm">/* 08 */</span>
	<span class="n">u32</span> <span class="n">qp_state</span><span class="p">;</span>                  <span class="cm">/* 09 */</span>
	<span class="n">u32</span> <span class="n">reserved_10</span><span class="p">;</span>               <span class="cm">/* 10 */</span>
	<span class="n">u32</span> <span class="n">rdma_nr_atomic_resp_res</span><span class="p">;</span>   <span class="cm">/* 11 */</span>
	<span class="n">u32</span> <span class="n">path_migration_state</span><span class="p">;</span>      <span class="cm">/* 12 */</span>
	<span class="n">u32</span> <span class="n">rdma_atomic_outst_dest_qp</span><span class="p">;</span> <span class="cm">/* 13 */</span>
	<span class="n">u32</span> <span class="n">dest_qp_nr</span><span class="p">;</span>                <span class="cm">/* 14 */</span>
	<span class="n">u32</span> <span class="n">min_rnr_nak_timer_field</span><span class="p">;</span>   <span class="cm">/* 15 */</span>
	<span class="n">u32</span> <span class="n">service_level</span><span class="p">;</span>             <span class="cm">/* 16 */</span>
	<span class="n">u32</span> <span class="n">send_grh_flag</span><span class="p">;</span>             <span class="cm">/* 17 */</span>
	<span class="n">u32</span> <span class="n">retry_count</span><span class="p">;</span>               <span class="cm">/* 18 */</span>
	<span class="n">u32</span> <span class="n">timeout</span><span class="p">;</span>                   <span class="cm">/* 19 */</span>
	<span class="n">u32</span> <span class="n">path_mtu</span><span class="p">;</span>                  <span class="cm">/* 20 */</span>
	<span class="n">u32</span> <span class="n">max_static_rate</span><span class="p">;</span>           <span class="cm">/* 21 */</span>
	<span class="n">u32</span> <span class="n">dlid</span><span class="p">;</span>                      <span class="cm">/* 22 */</span>
	<span class="n">u32</span> <span class="n">rnr_retry_count</span><span class="p">;</span>           <span class="cm">/* 23 */</span>
	<span class="n">u32</span> <span class="n">source_path_bits</span><span class="p">;</span>          <span class="cm">/* 24 */</span>
	<span class="n">u32</span> <span class="n">traffic_class</span><span class="p">;</span>             <span class="cm">/* 25 */</span>
	<span class="n">u32</span> <span class="n">hop_limit</span><span class="p">;</span>                 <span class="cm">/* 26 */</span>
	<span class="n">u32</span> <span class="n">source_gid_idx</span><span class="p">;</span>            <span class="cm">/* 27 */</span>
	<span class="n">u32</span> <span class="n">flow_label</span><span class="p">;</span>                <span class="cm">/* 28 */</span>
	<span class="n">u32</span> <span class="n">reserved_29</span><span class="p">;</span>               <span class="cm">/* 29 */</span>
	<span class="k">union</span> <span class="p">{</span>                        <span class="cm">/* 30 */</span>
		<span class="n">u64</span> <span class="n">dw</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
		<span class="n">u8</span> <span class="n">byte</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="p">}</span> <span class="n">dest_gid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">service_level_al</span><span class="p">;</span>          <span class="cm">/* 34 */</span>
	<span class="n">u32</span> <span class="n">send_grh_flag_al</span><span class="p">;</span>          <span class="cm">/* 35 */</span>
	<span class="n">u32</span> <span class="n">retry_count_al</span><span class="p">;</span>            <span class="cm">/* 36 */</span>
	<span class="n">u32</span> <span class="n">timeout_al</span><span class="p">;</span>                <span class="cm">/* 37 */</span>
	<span class="n">u32</span> <span class="n">max_static_rate_al</span><span class="p">;</span>        <span class="cm">/* 38 */</span>
	<span class="n">u32</span> <span class="n">dlid_al</span><span class="p">;</span>                   <span class="cm">/* 39 */</span>
	<span class="n">u32</span> <span class="n">rnr_retry_count_al</span><span class="p">;</span>        <span class="cm">/* 40 */</span>
	<span class="n">u32</span> <span class="n">source_path_bits_al</span><span class="p">;</span>       <span class="cm">/* 41 */</span>
	<span class="n">u32</span> <span class="n">traffic_class_al</span><span class="p">;</span>          <span class="cm">/* 42 */</span>
	<span class="n">u32</span> <span class="n">hop_limit_al</span><span class="p">;</span>              <span class="cm">/* 43 */</span>
	<span class="n">u32</span> <span class="n">source_gid_idx_al</span><span class="p">;</span>         <span class="cm">/* 44 */</span>
	<span class="n">u32</span> <span class="n">flow_label_al</span><span class="p">;</span>             <span class="cm">/* 45 */</span>
	<span class="n">u32</span> <span class="n">reserved_46</span><span class="p">;</span>               <span class="cm">/* 46 */</span>
	<span class="n">u32</span> <span class="n">reserved_47</span><span class="p">;</span>               <span class="cm">/* 47 */</span>
	<span class="k">union</span> <span class="p">{</span>                        <span class="cm">/* 48 */</span>
		<span class="n">u64</span> <span class="n">dw</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
		<span class="n">u8</span> <span class="n">byte</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="p">}</span> <span class="n">dest_gid_al</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_nr_outst_send_wr</span><span class="p">;</span>      <span class="cm">/* 52 */</span>
	<span class="n">u32</span> <span class="n">max_nr_outst_recv_wr</span><span class="p">;</span>      <span class="cm">/* 53 */</span>
	<span class="n">u32</span> <span class="n">disable_ete_credit_check</span><span class="p">;</span>  <span class="cm">/* 54 */</span>
	<span class="n">u32</span> <span class="n">qp_number</span><span class="p">;</span>                 <span class="cm">/* 55 */</span>
	<span class="n">u64</span> <span class="n">send_queue_handle</span><span class="p">;</span>         <span class="cm">/* 56 */</span>
	<span class="n">u64</span> <span class="n">recv_queue_handle</span><span class="p">;</span>         <span class="cm">/* 58 */</span>
	<span class="n">u32</span> <span class="n">actual_nr_sges_in_sq_wqe</span><span class="p">;</span>  <span class="cm">/* 60 */</span>
	<span class="n">u32</span> <span class="n">actual_nr_sges_in_rq_wqe</span><span class="p">;</span>  <span class="cm">/* 61 */</span>
	<span class="n">u32</span> <span class="n">qp_enable</span><span class="p">;</span>                 <span class="cm">/* 62 */</span>
	<span class="n">u32</span> <span class="n">curr_srq_limit</span><span class="p">;</span>            <span class="cm">/* 63 */</span>
	<span class="n">u64</span> <span class="n">qp_aff_asyn_ev_log_reg</span><span class="p">;</span>    <span class="cm">/* 64 */</span>
	<span class="n">u64</span> <span class="n">shared_rq_hndl</span><span class="p">;</span>            <span class="cm">/* 66 */</span>
	<span class="n">u64</span> <span class="n">trigg_doorbell_qp_hndl</span><span class="p">;</span>    <span class="cm">/* 68 */</span>
	<span class="n">u32</span> <span class="n">reserved_70_127</span><span class="p">[</span><span class="mi">58</span><span class="p">];</span>       <span class="cm">/* 70 */</span>
<span class="p">};</span>

<span class="cp">#define MQPCB_MASK_QKEY                         EHCA_BMASK_IBM( 0,  0)</span>
<span class="cp">#define MQPCB_MASK_SEND_PSN                     EHCA_BMASK_IBM( 2,  2)</span>
<span class="cp">#define MQPCB_MASK_RECEIVE_PSN                  EHCA_BMASK_IBM( 3,  3)</span>
<span class="cp">#define MQPCB_MASK_PRIM_PHYS_PORT               EHCA_BMASK_IBM( 4,  4)</span>
<span class="cp">#define MQPCB_PRIM_PHYS_PORT                    EHCA_BMASK_IBM(24, 31)</span>
<span class="cp">#define MQPCB_MASK_ALT_PHYS_PORT                EHCA_BMASK_IBM( 5,  5)</span>
<span class="cp">#define MQPCB_MASK_PRIM_P_KEY_IDX               EHCA_BMASK_IBM( 6,  6)</span>
<span class="cp">#define MQPCB_PRIM_P_KEY_IDX                    EHCA_BMASK_IBM(24, 31)</span>
<span class="cp">#define MQPCB_MASK_ALT_P_KEY_IDX                EHCA_BMASK_IBM( 7,  7)</span>
<span class="cp">#define MQPCB_MASK_RDMA_ATOMIC_CTRL             EHCA_BMASK_IBM( 8,  8)</span>
<span class="cp">#define MQPCB_MASK_QP_STATE                     EHCA_BMASK_IBM( 9,  9)</span>
<span class="cp">#define MQPCB_MASK_RDMA_NR_ATOMIC_RESP_RES      EHCA_BMASK_IBM(11, 11)</span>
<span class="cp">#define MQPCB_MASK_PATH_MIGRATION_STATE         EHCA_BMASK_IBM(12, 12)</span>
<span class="cp">#define MQPCB_MASK_RDMA_ATOMIC_OUTST_DEST_QP    EHCA_BMASK_IBM(13, 13)</span>
<span class="cp">#define MQPCB_MASK_DEST_QP_NR                   EHCA_BMASK_IBM(14, 14)</span>
<span class="cp">#define MQPCB_MASK_MIN_RNR_NAK_TIMER_FIELD      EHCA_BMASK_IBM(15, 15)</span>
<span class="cp">#define MQPCB_MASK_SERVICE_LEVEL                EHCA_BMASK_IBM(16, 16)</span>
<span class="cp">#define MQPCB_MASK_SEND_GRH_FLAG                EHCA_BMASK_IBM(17, 17)</span>
<span class="cp">#define MQPCB_MASK_RETRY_COUNT                  EHCA_BMASK_IBM(18, 18)</span>
<span class="cp">#define MQPCB_MASK_TIMEOUT                      EHCA_BMASK_IBM(19, 19)</span>
<span class="cp">#define MQPCB_MASK_PATH_MTU                     EHCA_BMASK_IBM(20, 20)</span>
<span class="cp">#define MQPCB_MASK_MAX_STATIC_RATE              EHCA_BMASK_IBM(21, 21)</span>
<span class="cp">#define MQPCB_MASK_DLID                         EHCA_BMASK_IBM(22, 22)</span>
<span class="cp">#define MQPCB_MASK_RNR_RETRY_COUNT              EHCA_BMASK_IBM(23, 23)</span>
<span class="cp">#define MQPCB_MASK_SOURCE_PATH_BITS             EHCA_BMASK_IBM(24, 24)</span>
<span class="cp">#define MQPCB_MASK_TRAFFIC_CLASS                EHCA_BMASK_IBM(25, 25)</span>
<span class="cp">#define MQPCB_MASK_HOP_LIMIT                    EHCA_BMASK_IBM(26, 26)</span>
<span class="cp">#define MQPCB_MASK_SOURCE_GID_IDX               EHCA_BMASK_IBM(27, 27)</span>
<span class="cp">#define MQPCB_MASK_FLOW_LABEL                   EHCA_BMASK_IBM(28, 28)</span>
<span class="cp">#define MQPCB_MASK_DEST_GID                     EHCA_BMASK_IBM(30, 30)</span>
<span class="cp">#define MQPCB_MASK_SERVICE_LEVEL_AL             EHCA_BMASK_IBM(31, 31)</span>
<span class="cp">#define MQPCB_MASK_SEND_GRH_FLAG_AL             EHCA_BMASK_IBM(32, 32)</span>
<span class="cp">#define MQPCB_MASK_RETRY_COUNT_AL               EHCA_BMASK_IBM(33, 33)</span>
<span class="cp">#define MQPCB_MASK_TIMEOUT_AL                   EHCA_BMASK_IBM(34, 34)</span>
<span class="cp">#define MQPCB_MASK_MAX_STATIC_RATE_AL           EHCA_BMASK_IBM(35, 35)</span>
<span class="cp">#define MQPCB_MASK_DLID_AL                      EHCA_BMASK_IBM(36, 36)</span>
<span class="cp">#define MQPCB_MASK_RNR_RETRY_COUNT_AL           EHCA_BMASK_IBM(37, 37)</span>
<span class="cp">#define MQPCB_MASK_SOURCE_PATH_BITS_AL          EHCA_BMASK_IBM(38, 38)</span>
<span class="cp">#define MQPCB_MASK_TRAFFIC_CLASS_AL             EHCA_BMASK_IBM(39, 39)</span>
<span class="cp">#define MQPCB_MASK_HOP_LIMIT_AL                 EHCA_BMASK_IBM(40, 40)</span>
<span class="cp">#define MQPCB_MASK_SOURCE_GID_IDX_AL            EHCA_BMASK_IBM(41, 41)</span>
<span class="cp">#define MQPCB_MASK_FLOW_LABEL_AL                EHCA_BMASK_IBM(42, 42)</span>
<span class="cp">#define MQPCB_MASK_DEST_GID_AL                  EHCA_BMASK_IBM(44, 44)</span>
<span class="cp">#define MQPCB_MASK_MAX_NR_OUTST_SEND_WR         EHCA_BMASK_IBM(45, 45)</span>
<span class="cp">#define MQPCB_MASK_MAX_NR_OUTST_RECV_WR         EHCA_BMASK_IBM(46, 46)</span>
<span class="cp">#define MQPCB_MASK_DISABLE_ETE_CREDIT_CHECK     EHCA_BMASK_IBM(47, 47)</span>
<span class="cp">#define MQPCB_MASK_QP_ENABLE                    EHCA_BMASK_IBM(48, 48)</span>
<span class="cp">#define MQPCB_MASK_CURR_SRQ_LIMIT               EHCA_BMASK_IBM(49, 49)</span>
<span class="cp">#define MQPCB_MASK_QP_AFF_ASYN_EV_LOG_REG       EHCA_BMASK_IBM(50, 50)</span>
<span class="cp">#define MQPCB_MASK_SHARED_RQ_HNDL               EHCA_BMASK_IBM(51, 51)</span>

<span class="cp">#endif </span><span class="cm">/* __EHCA_CLASSES_PSERIES_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
