$date
	Sun Oct 23 01:34:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#515458
b11 &
b11 %
1$
b11 !
1"
#515459
0"
#515462
b1010 &
b1010 %
#515466
b101 &
b101 %
#515470
b10000 &
b10000 %
#515474
b1000 &
b1000 %
#515478
b100 &
b100 %
#515482
b10 &
b10 %
#515486
b1 &
1#
b1 %
#515490
b0 &
b0 %
0#
0$
#1567642
b110 &
b110 %
1$
b110 !
1"
#1567643
0"
#1567646
b11 &
b11 %
#1567650
b1010 &
b1010 %
#1567654
b101 &
b101 %
#1567658
b10000 &
b10000 %
#1567662
b1000 &
b1000 %
#1567666
b100 &
b100 %
#1567670
b10 &
b10 %
#1567674
b1 &
b1 %
1#
#1567678
b0 &
0#
b0 %
0$
#2560739
b10010 !
1"
#2560742
b10010 &
b10010 %
1$
#2560743
0"
#2560746
b1001 &
b1001 %
#2560750
b11100 &
b11100 %
#2560754
b1110 &
b1110 %
#2560758
b111 &
b111 %
#2560762
b10110 &
b10110 %
#2560766
b1011 &
b1011 %
#2560770
b100010 &
b100010 %
#2560774
b10001 &
b10001 %
#2560778
b110100 &
b110100 %
#2560782
b11010 &
b11010 %
#2560786
b1101 &
b1101 %
#2560790
b101000 &
b101000 %
#2560794
b10100 &
b10100 %
#2560798
b1010 &
b1010 %
#2560802
b101 &
b101 %
#2560806
b10000 &
b10000 %
#2560810
b1000 &
b1000 %
#2560814
b100 &
b100 %
#2560818
b10 &
b10 %
#2560822
b1 &
1#
b1 %
#2560826
b0 &
b0 %
0#
0$
#4500012
