// Seed: 2179292028
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output logic id_3
);
  defparam id_4.id_5 = id_2;
  logic   id_6 = 1;
  supply0 id_7;
  assign id_4 = id_6;
  assign id_3 = 1;
  logic id_8;
  type_16(
      id_7[1 : 1]
  );
  logic id_9;
  logic id_10;
  logic id_11;
endmodule
