

================================================================
== Synthesis Summary Report of 'dct'
================================================================
+ General Information: 
    * Date:           Tue Mar  7 18:09:18 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        dct_prj
    * Solution:       solution6 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+------------+-----------+-----+
    |                    Modules                    | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |         |            |           |     |
    |                    & Loops                    | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF     |    LUT    | URAM|
    +-----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+------------+-----------+-----+
    |+ dct*                                         |     -|  0.79|      416|  4.160e+03|         -|       73|     -|  dataflow|  3 (1%)|  16 (7%)|  1051 (~0%)|  1532 (2%)|    -|
    | + read_data                                   |     -|  1.29|       66|    660.000|         -|       66|     -|        no|       -|        -|    25 (~0%)|  146 (~0%)|    -|
    |  o RD_Loop_Row_RD_Loop_Col                    |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|       -|        -|           -|          -|    -|
    | + Loop_Row_DCT_Loop_proc                      |     -|  0.92|       72|    720.000|         -|       72|     -|        no|       -|   8 (3%)|   319 (~0%)|  305 (~0%)|    -|
    |  o Row_DCT_Loop_DCT_Outer_Loop                |     -|  7.30|       70|    700.000|         8|        1|    64|       yes|       -|        -|           -|          -|    -|
    | + Loop_Xpose_Row_Outer_Loop_proc              |     -|  1.65|       67|    670.000|         -|       67|     -|        no|       -|        -|    40 (~0%)|  160 (~0%)|    -|
    |  o Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|       -|        -|           -|          -|    -|
    | + Loop_Col_DCT_Loop_proc                      |     -|  0.92|       72|    720.000|         -|       72|     -|        no|       -|   8 (3%)|   319 (~0%)|  305 (~0%)|    -|
    |  o Col_DCT_Loop_DCT_Outer_Loop                |     -|  7.30|       70|    700.000|         8|        1|    64|       yes|       -|        -|           -|          -|    -|
    | + Loop_Xpose_Col_Outer_Loop_proc              |     -|  0.79|       67|    670.000|         -|       67|     -|        no|       -|        -|    40 (~0%)|  174 (~0%)|    -|
    |  o Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|       -|        -|           -|          -|    -|
    | + write_data                                  |     -|  0.79|       67|    670.000|         -|       67|     -|        no|       -|        -|    36 (~0%)|  160 (~0%)|    -|
    |  o WR_Loop_Row_WR_Loop_Col                    |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|       -|        -|           -|          -|    -|
    +-----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| input_r_address0  | 6        |
| input_r_address1  | 6        |
| input_r_d0        | 16       |
| input_r_d1        | 16       |
| input_r_q0        | 16       |
| input_r_q1        | 16       |
| output_r_address0 | 6        |
| output_r_address1 | 6        |
| output_r_d0       | 16       |
| output_r_d1       | 16       |
| output_r_q0       | 16       |
| output_r_q1       | 16       |
+-------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | short*   |
| output   | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| input    | input_r_address0  | port    | offset   |
| input    | input_r_ce0       | port    |          |
| input    | input_r_d0        | port    |          |
| input    | input_r_q0        | port    |          |
| input    | input_r_we0       | port    |          |
| input    | input_r_address1  | port    | offset   |
| input    | input_r_ce1       | port    |          |
| input    | input_r_d1        | port    |          |
| input    | input_r_q1        | port    |          |
| input    | input_r_we1       | port    |          |
| output   | output_r_address0 | port    | offset   |
| output   | output_r_ce0      | port    |          |
| output   | output_r_d0       | port    |          |
| output   | output_r_q0       | port    |          |
| output   | output_r_we0      | port    |          |
| output   | output_r_address1 | port    | offset   |
| output   | output_r_ce1      | port    |          |
| output   | output_r_d1       | port    |          |
| output   | output_r_q1       | port    |          |
| output   | output_r_we1      | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                  | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------------------+-----+--------+-------------+-----+--------+---------+
| + dct                                 | 16  |        |             |     |        |         |
|  + read_data                          | 0   |        |             |     |        |         |
|    add_ln87_1_fu_233_p2               | -   |        | add_ln87_1  | add | fabric | 0       |
|    add_ln87_fu_245_p2                 | -   |        | add_ln87    | add | fabric | 0       |
|    add_ln89_fu_294_p2                 | -   |        | add_ln89    | add | fabric | 0       |
|  + Loop_Row_DCT_Loop_proc             | 8   |        |             |     |        |         |
|    add_ln47_1_fu_337_p2               | -   |        | add_ln47_1  | add | fabric | 0       |
|    add_ln47_fu_349_p2                 | -   |        | add_ln47    | add | fabric | 0       |
|    add_ln29_8_fu_472_p2               | -   |        | add_ln29_8  | add | fabric | 0       |
|    mul_mul_16s_14ns_29_4_1_U12        | 1   |        | mul_ln15    | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U16  | 1   |        | mul_ln15_1  | mul | dsp48  | 3       |
|    mul_mul_16s_15s_29_4_1_U13         | 1   |        | mul_ln15_2  | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U17  | 1   |        | mul_ln15_3  | mul | dsp48  | 3       |
|    mul_mul_16s_15s_29_4_1_U10         | 1   |        | mul_ln15_4  | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U14  | 1   |        | mul_ln15_5  | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29ns_29_4_1_U15 | 1   |        | mul_ln15_6  | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_13ns_29_4_1_U11 | 1   |        | mul_ln15_7  | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U16  | 1   |        | add_ln29    | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U17  | 1   |        | add_ln29_1  | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U14  | 1   |        | add_ln29_3  | add | dsp48  | 3       |
|    mac_muladd_16s_15s_13ns_29_4_1_U11 | 1   |        | add_ln29_4  | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29ns_29_4_1_U15 | 1   |        | add_ln29_5  | add | dsp48  | 3       |
|    add_ln29_6_fu_508_p2               | -   |        | add_ln29_6  | add | fabric | 0       |
|    add_ln23_fu_409_p2                 | -   |        | add_ln23    | add | fabric | 0       |
|  + Loop_Xpose_Row_Outer_Loop_proc     | 0   |        |             |     |        |         |
|    add_ln54_1_fu_229_p2               | -   |        | add_ln54_1  | add | fabric | 0       |
|    add_ln54_fu_241_p2                 | -   |        | add_ln54    | add | fabric | 0       |
|    add_ln57_fu_285_p2                 | -   |        | add_ln57    | add | fabric | 0       |
|    add_ln56_fu_291_p2                 | -   |        | add_ln56    | add | fabric | 0       |
|  + Loop_Col_DCT_Loop_proc             | 8   |        |             |     |        |         |
|    add_ln62_1_fu_337_p2               | -   |        | add_ln62_1  | add | fabric | 0       |
|    add_ln62_fu_349_p2                 | -   |        | add_ln62    | add | fabric | 0       |
|    add_ln29_15_fu_472_p2              | -   |        | add_ln29_15 | add | fabric | 0       |
|    mul_mul_16s_14ns_29_4_1_U51        | 1   |        | mul_ln15    | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U55  | 1   |        | mul_ln15_8  | mul | dsp48  | 3       |
|    mul_mul_16s_15s_29_4_1_U52         | 1   |        | mul_ln15_9  | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U56  | 1   |        | mul_ln15_10 | mul | dsp48  | 3       |
|    mul_mul_16s_15s_29_4_1_U49         | 1   |        | mul_ln15_11 | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U53  | 1   |        | mul_ln15_12 | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29ns_29_4_1_U54 | 1   |        | mul_ln15_13 | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_13ns_29_4_1_U50 | 1   |        | mul_ln15_14 | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U55  | 1   |        | add_ln29    | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U56  | 1   |        | add_ln29_8  | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U53  | 1   |        | add_ln29_10 | add | dsp48  | 3       |
|    mac_muladd_16s_15s_13ns_29_4_1_U50 | 1   |        | add_ln29_11 | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29ns_29_4_1_U54 | 1   |        | add_ln29_12 | add | dsp48  | 3       |
|    add_ln29_13_fu_508_p2              | -   |        | add_ln29_13 | add | fabric | 0       |
|    add_ln23_fu_409_p2                 | -   |        | add_ln23    | add | fabric | 0       |
|  + Loop_Xpose_Col_Outer_Loop_proc     | 0   |        |             |     |        |         |
|    add_ln69_1_fu_105_p2               | -   |        | add_ln69_1  | add | fabric | 0       |
|    add_ln69_fu_117_p2                 | -   |        | add_ln69    | add | fabric | 0       |
|    add_ln72_fu_194_p2                 | -   |        | add_ln72    | add | fabric | 0       |
|    add_ln72_1_fu_205_p2               | -   |        | add_ln72_1  | add | fabric | 0       |
|    add_ln71_fu_153_p2                 | -   |        | add_ln71    | add | fabric | 0       |
|  + write_data                         | 0   |        |             |     |        |         |
|    add_ln102_1_fu_109_p2              | -   |        | add_ln102_1 | add | fabric | 0       |
|    add_ln102_fu_121_p2                | -   |        | add_ln102   | add | fabric | 0       |
|    add_ln105_fu_188_p2                | -   |        | add_ln105   | add | fabric | 0       |
|    add_ln104_fu_157_p2                | -   |        | add_ln104   | add | fabric | 0       |
+---------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------------------+------+------+--------+--------------------------------------+---------+------+---------+
| Name                                      | BRAM | URAM | Pragma | Variable                             | Storage | Impl | Latency |
+-------------------------------------------+------+------+--------+--------------------------------------+---------+------+---------+
| + dct                                     | 3    | 0    |        |                                      |         |      |         |
|   row_outbuf_U                            | 1    | -    |        | row_outbuf                           | ram_1p  | auto | 1       |
|   col_outbuf_U                            | 1    | -    |        | col_outbuf                           | ram_1p  | auto | 1       |
|   col_inbuf_U                             | -    | -    |        | col_inbuf                            | ram_1p  | auto | 1       |
|   col_inbuf_1_U                           | -    | -    |        | col_inbuf_1                          | ram_1p  | auto | 1       |
|   col_inbuf_2_U                           | -    | -    |        | col_inbuf_2                          | ram_1p  | auto | 1       |
|   col_inbuf_3_U                           | -    | -    |        | col_inbuf_3                          | ram_1p  | auto | 1       |
|   col_inbuf_4_U                           | -    | -    |        | col_inbuf_4                          | ram_1p  | auto | 1       |
|   col_inbuf_5_U                           | -    | -    |        | col_inbuf_5                          | ram_1p  | auto | 1       |
|   col_inbuf_6_U                           | -    | -    |        | col_inbuf_6                          | ram_1p  | auto | 1       |
|   col_inbuf_7_U                           | -    | -    |        | col_inbuf_7                          | ram_1p  | auto | 1       |
|   buf_2d_in_U                             | -    | -    |        | buf_2d_in                            | ram_1p  | auto | 1       |
|   buf_2d_in_1_U                           | -    | -    |        | buf_2d_in_1                          | ram_1p  | auto | 1       |
|   buf_2d_in_2_U                           | -    | -    |        | buf_2d_in_2                          | ram_1p  | auto | 1       |
|   buf_2d_in_3_U                           | -    | -    |        | buf_2d_in_3                          | ram_1p  | auto | 1       |
|   buf_2d_in_4_U                           | -    | -    |        | buf_2d_in_4                          | ram_1p  | auto | 1       |
|   buf_2d_in_5_U                           | -    | -    |        | buf_2d_in_5                          | ram_1p  | auto | 1       |
|   buf_2d_in_6_U                           | -    | -    |        | buf_2d_in_6                          | ram_1p  | auto | 1       |
|   buf_2d_in_7_U                           | -    | -    |        | buf_2d_in_7                          | ram_1p  | auto | 1       |
|   buf_2d_out_U                            | 1    | -    |        | buf_2d_out                           | ram_1p  | auto | 1       |
|  + Loop_Row_DCT_Loop_proc                 | 0    | 0    |        |                                      |         |      |         |
|    dct_1d_short_short_dct_coeff_table_U   | -    | -    |        | dct_1d_short_short_dct_coeff_table   | rom_1p  | auto | 1       |
|    dct_1d_short_short_dct_coeff_table_1_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_1 | rom_1p  | auto | 1       |
|    dct_1d_short_short_dct_coeff_table_2_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_2 | rom_1p  | auto | 1       |
|    dct_1d_short_short_dct_coeff_table_3_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_3 | rom_1p  | auto | 1       |
|    dct_1d_short_short_dct_coeff_table_4_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_4 | rom_1p  | auto | 1       |
|    dct_1d_short_short_dct_coeff_table_5_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_5 | rom_1p  | auto | 1       |
|    dct_1d_short_short_dct_coeff_table_6_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_6 | rom_1p  | auto | 1       |
|    dct_1d_short_short_dct_coeff_table_7_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_7 | rom_1p  | auto | 1       |
|  + Loop_Col_DCT_Loop_proc                 | 0    | 0    |        |                                      |         |      |         |
|    dct_1d_short_short_dct_coeff_table_U   | -    | -    |        | dct_1d_short_short_dct_coeff_table   | rom_1p  | auto | 1       |
|    dct_1d_short_short_dct_coeff_table_1_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_1 | rom_1p  | auto | 1       |
|    dct_1d_short_short_dct_coeff_table_2_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_2 | rom_1p  | auto | 1       |
|    dct_1d_short_short_dct_coeff_table_3_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_3 | rom_1p  | auto | 1       |
|    dct_1d_short_short_dct_coeff_table_4_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_4 | rom_1p  | auto | 1       |
|    dct_1d_short_short_dct_coeff_table_5_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_5 | rom_1p  | auto | 1       |
|    dct_1d_short_short_dct_coeff_table_6_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_6 | rom_1p  | auto | 1       |
|    dct_1d_short_short_dct_coeff_table_7_U | -    | -    |        | dct_1d_short_short_dct_coeff_table_7 | rom_1p  | auto | 1       |
+-------------------------------------------+------+------+--------+--------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                                   | Messages                                                                                                                                                                           |
+----------+---------+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | dct_prj/solution6/directives.tcl:14 in dct | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+-----------------------------------+----------------------------------------------------------+
| Type            | Options                           | Location                                                 |
+-----------------+-----------------------------------+----------------------------------------------------------+
| array_partition | variable=buf_2d_in complete dim=2 | dct_prj/solution6/directives.tcl:12 in dct, buf_2d_in    |
| pipeline        |                                   | dct_prj/solution6/directives.tcl:11 in dct_1d            |
| array_partition | variable=col_inbuf complete dim=2 | dct_prj/solution6/directives.tcl:13 in dct_2d, col_inbuf |
| inline          |                                   | dct_prj/solution6/directives.tcl:15 in dct_2d            |
| pipeline        |                                   | dct_prj/solution6/directives.tcl:8 in dct_2d             |
| pipeline        |                                   | dct_prj/solution6/directives.tcl:9 in read_data          |
| pipeline        |                                   | dct_prj/solution6/directives.tcl:10 in write_data        |
+-----------------+-----------------------------------+----------------------------------------------------------+


