Drill report for /home/khazakar/Programowanie/espws/hw/motherboard/motherboard.kicad_pcb
Created on sob, 23 lut 2019, 22:10:16

Copper Layer Stackup:
    =============================================================
    L1 :  SIG1                      front
    L2 :  GND                       in1
    L3 :  PWR                       in2
    L4 :  SIG2                      back


Drill file 'motherboard-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0,20mm  0,008"  (9 holes)
    T2  0,40mm  0,016"  (212 holes)
    T3  0,46mm  0,018"  (2 holes)
    T4  0,50mm  0,020"  (2 holes)
    T5  0,65mm  0,026"  (10 holes)
    T6  1,00mm  0,039"  (8 holes)  (with 4 slots)
    T7  1,30mm  0,051"  (4 holes)

    Total plated holes count 247


Drill file 'motherboard-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  1,60mm  0,063"  (1 hole)
    T2  2,50mm  0,098"  (2 holes)

    Total unplated holes count 3
