{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740575864597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740575864597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 10:17:44 2025 " "Processing started: Wed Feb 26 10:17:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740575864597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575864597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cofre -c cofre " "Command: quartus_map --read_settings_files=on --write_settings_files=off cofre -c cofre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575864597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740575864825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740575864826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/display_controller.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/display_controller.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 display_controller " "Found entity 1: display_controller" {  } { { "modules/display_controller.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_controller.tdf" 13 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575875462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575875462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/up_down.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/up_down.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 up_down " "Found entity 1: up_down" {  } { { "modules/up_down.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/up_down.tdf" 7 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575875476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575875476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/digit_selector.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/digit_selector.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 digit_selector " "Found entity 1: digit_selector" {  } { { "modules/digit_selector.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/digit_selector.tdf" 15 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575875508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575875508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/debouncer.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/debouncer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "modules/debouncer.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/debouncer.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575875520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575875520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cnt_modn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/cnt_modn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_modn " "Found entity 1: cnt_modn" {  } { { "modules/cnt_modn.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/cnt_modn.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575875535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575875535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/clk_500m_1s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/clk_500m_1s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_500m_1s " "Found entity 1: clk_500m_1s" {  } { { "modules/clk_500m_1s.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/clk_500m_1s.tdf" 7 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575875546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575875546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/bcd2ss.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/bcd2ss.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2ss " "Found entity 1: bcd2ss" {  } { { "modules/bcd2ss.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/bcd2ss.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575875558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575875558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cofre.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/cofre.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cofre " "Found entity 1: cofre" {  } { { "output_files/cofre.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575875558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575875558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/display_selector.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/display_selector.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 display_selector " "Found entity 1: display_selector" {  } { { "modules/display_selector.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_selector.tdf" 8 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575875576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575875576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/lucid_ram.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/lucid_ram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lucid_ram " "Found entity 1: lucid_ram" {  } { { "modules/lucid_ram.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/lucid_ram.tdf" 9 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575875593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575875593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/reset.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/reset.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "modules/reset.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/reset.tdf" 12 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575875596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575875596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/test_up_down.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tests/test_up_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_up_down " "Found entity 1: test_up_down" {  } { { "tests/test_up_down.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/tests/test_up_down.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575875606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575875606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ram_io.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/ram_io.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram_io " "Found entity 1: ram_io" {  } { { "modules/ram_io.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/ram_io.tdf" 11 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575875629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575875629 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cofre " "Elaborating entity \"cofre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740575875883 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND g1 " "Primitive \"GND\" of instance \"g1\" not used" {  } { { "output_files/cofre.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 392 176 208 424 "g1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1740575875887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_controller display_controller:inst8 " "Elaborating entity \"display_controller\" for hierarchy \"display_controller:inst8\"" {  } { { "output_files/cofre.bdf" "inst8" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 0 336 504 80 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575875891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode display_controller:inst8\|lpm_decode:decode " "Elaborating entity \"lpm_decode\" for hierarchy \"display_controller:inst8\|lpm_decode:decode\"" {  } { { "modules/display_controller.tdf" "decode" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_controller.tdf" 19 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575875955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_controller:inst8\|lpm_decode:decode " "Elaborated megafunction instantiation \"display_controller:inst8\|lpm_decode:decode\"" {  } { { "modules/display_controller.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_controller.tdf" 19 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575875970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_controller:inst8\|lpm_decode:decode " "Instantiated megafunction \"display_controller:inst8\|lpm_decode:decode\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740575875972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 4 " "Parameter \"LPM_DECODES\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740575875972 ""}  } { { "modules/display_controller.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_controller.tdf" 19 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740575875972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_gpe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_gpe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_gpe " "Found entity 1: decode_gpe" {  } { { "db/decode_gpe.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/db/decode_gpe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575876021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575876021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_gpe display_controller:inst8\|lpm_decode:decode\|decode_gpe:auto_generated " "Elaborating entity \"decode_gpe\" for hierarchy \"display_controller:inst8\|lpm_decode:decode\|decode_gpe:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_selector display_controller:inst8\|display_selector:dspl_sel " "Elaborating entity \"display_selector\" for hierarchy \"display_controller:inst8\|display_selector:dspl_sel\"" {  } { { "modules/display_controller.tdf" "dspl_sel" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_controller.tdf" 24 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst " "Elaborating entity \"lpm_counter\" for hierarchy \"display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\"" {  } { { "modules/display_selector.tdf" "cnt_inst" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_selector.tdf" 14 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst " "Elaborated megafunction instantiation \"display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\"" {  } { { "modules/display_selector.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_selector.tdf" 14 5 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst " "Instantiated megafunction \"display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740575876052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740575876052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 5000 " "Parameter \"LPM_AVALUE\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740575876052 ""}  } { { "modules/display_selector.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_selector.tdf" 14 5 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740575876052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jti " "Found entity 1: cntr_jti" {  } { { "db/cntr_jti.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/db/cntr_jti.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575876098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575876098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jti display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated " "Elaborating entity \"cntr_jti\" for hierarchy \"display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_modn display_controller:inst8\|display_selector:dspl_sel\|cnt_modn:cnt_mod4 " "Elaborating entity \"cnt_modn\" for hierarchy \"display_controller:inst8\|display_selector:dspl_sel\|cnt_modn:cnt_mod4\"" {  } { { "modules/display_selector.tdf" "cnt_mod4" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_selector.tdf" 20 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_io ram_io:ram_pass " "Elaborating entity \"ram_io\" for hierarchy \"ram_io:ram_pass\"" {  } { { "output_files/cofre.bdf" "ram_pass" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 472 1528 1712 616 "ram_pass" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lucid_ram ram_io:ram_pass\|lucid_ram:ram " "Elaborating entity \"lucid_ram\" for hierarchy \"ram_io:ram_pass\|lucid_ram:ram\"" {  } { { "modules/ram_io.tdf" "ram" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/ram_io.tdf" 18 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ram_io:ram_pass\|lpm_mux:mux\[2\] " "Elaborating entity \"lpm_mux\" for hierarchy \"ram_io:ram_pass\|lpm_mux:mux\[2\]\"" {  } { { "modules/ram_io.tdf" "mux\[2\]" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/ram_io.tdf" 19 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_io:ram_pass\|lpm_mux:mux\[2\] " "Elaborated megafunction instantiation \"ram_io:ram_pass\|lpm_mux:mux\[2\]\"" {  } { { "modules/ram_io.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/ram_io.tdf" 19 5 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_io:ram_pass\|lpm_mux:mux\[2\] " "Instantiated megafunction \"ram_io:ram_pass\|lpm_mux:mux\[2\]\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740575876146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740575876146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740575876146 ""}  } { { "modules/ram_io.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/ram_io.tdf" 19 5 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740575876146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k9c " "Found entity 1: mux_k9c" {  } { { "db/mux_k9c.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/db/mux_k9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575876195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575876195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k9c ram_io:ram_pass\|lpm_mux:mux\[2\]\|mux_k9c:auto_generated " "Elaborating entity \"mux_k9c\" for hierarchy \"ram_io:ram_pass\|lpm_mux:mux\[2\]\|mux_k9c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset reset:inst10 " "Elaborating entity \"reset\" for hierarchy \"reset:inst10\"" {  } { { "output_files/cofre.bdf" "inst10" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 864 1160 1352 976 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_modn cnt_modn:cnt_dig " "Elaborating entity \"cnt_modn\" for hierarchy \"cnt_modn:cnt_dig\"" {  } { { "output_files/cofre.bdf" "cnt_dig" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 496 992 1216 608 "cnt_dig" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:db3 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:db3\"" {  } { { "output_files/cofre.bdf" "db3" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 504 712 832 616 "db3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_500m_1s clk_500m_1s:cl1 " "Elaborating entity \"clk_500m_1s\" for hierarchy \"clk_500m_1s:cl1\"" {  } { { "output_files/cofre.bdf" "cl1" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 136 208 392 248 "cl1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876219 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ena_500m " "Variable or input pin \"ena_500m\" is defined but never used." {  } { { "modules/clk_500m_1s.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/clk_500m_1s.tdf" 8 11 0 } } { "output_files/cofre.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 136 208 392 248 "cl1" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1740575876224 "|cofre|clk_500m_1s:cl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter clk_500m_1s:cl1\|lpm_counter:cnt_inst " "Elaborating entity \"lpm_counter\" for hierarchy \"clk_500m_1s:cl1\|lpm_counter:cnt_inst\"" {  } { { "modules/clk_500m_1s.tdf" "cnt_inst" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/clk_500m_1s.tdf" 12 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_500m_1s:cl1\|lpm_counter:cnt_inst " "Elaborated megafunction instantiation \"clk_500m_1s:cl1\|lpm_counter:cnt_inst\"" {  } { { "modules/clk_500m_1s.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/clk_500m_1s.tdf" 12 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_500m_1s:cl1\|lpm_counter:cnt_inst " "Instantiated megafunction \"clk_500m_1s:cl1\|lpm_counter:cnt_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 22 " "Parameter \"LPM_WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740575876237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740575876237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 3125000 " "Parameter \"LPM_AVALUE\" = \"3125000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740575876237 ""}  } { { "modules/clk_500m_1s.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/clk_500m_1s.tdf" 12 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740575876237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_92j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_92j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_92j " "Found entity 1: cntr_92j" {  } { { "db/cntr_92j.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/db/cntr_92j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740575876288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575876288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_92j clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated " "Elaborating entity \"cntr_92j\" for hierarchy \"clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down up_down:ud1 " "Elaborating entity \"up_down\" for hierarchy \"up_down:ud1\"" {  } { { "output_files/cofre.bdf" "ud1" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 248 984 1128 360 "ud1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2ss bcd2ss:inst11 " "Elaborating entity \"bcd2ss\" for hierarchy \"bcd2ss:inst11\"" {  } { { "output_files/cofre.bdf" "inst11" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 248 1944 2112 360 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_io ram_io:ram_show " "Elaborating entity \"ram_io\" for hierarchy \"ram_io:ram_show\"" {  } { { "output_files/cofre.bdf" "ram_show" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 240 1528 1712 384 "ram_show" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740575876319 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lc1 " "Logic cell \"lc1\"" {  } { { "output_files/cofre.bdf" "lc1" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 152 464 512 184 "lc1" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1740575876891 ""} { "Info" "ISCL_SCL_CELL_NAME" "reset:inst10\|\$00002 " "Logic cell \"reset:inst10\|\$00002\"" {  } { { "modules/reset.tdf" "\$00002" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/reset.tdf" 19 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1740575876891 ""} { "Info" "ISCL_SCL_CELL_NAME" "reset:inst10\|\$00003 " "Logic cell \"reset:inst10\|\$00003\"" {  } { { "modules/reset.tdf" "\$00003" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/reset.tdf" 19 33 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1740575876891 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1740575876891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740575876900 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740575876900 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740575876900 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740575876900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740575877089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 10:17:57 2025 " "Processing ended: Wed Feb 26 10:17:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740575877089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740575877089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740575877089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740575877089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1740575878334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740575878334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 10:17:57 2025 " "Processing started: Wed Feb 26 10:17:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740575878334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1740575878334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cofre -c cofre " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cofre -c cofre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1740575878335 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1740575879020 ""}
{ "Info" "0" "" "Project  = cofre" {  } {  } 0 0 "Project  = cofre" 0 0 "Fitter" 0 0 1740575879022 ""}
{ "Info" "0" "" "Revision = cofre" {  } {  } 0 0 "Revision = cofre" 0 0 "Fitter" 0 0 1740575879022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1740575879107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1740575879107 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cofre EPM240T100I5 " "Selected device EPM240T100I5 for design \"cofre\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1740575879110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1740575879195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1740575879195 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1740575879255 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1740575879265 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740575879416 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740575879416 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740575879416 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740575879416 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740575879416 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1740575879416 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cofre.sdc " "Synopsys Design Constraints File file not found: 'cofre.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1740575879494 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1740575879496 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst10\|_~0\|combout " "Node \"inst10\|_~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740575879505 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|srst\|datad " "Node \"inst10\|srst\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740575879505 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|srst\|combout " "Node \"inst10\|srst\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740575879505 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|_~0\|dataa " "Node \"inst10\|_~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740575879505 ""}  } { { "output_files/cofre.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 864 1160 1352 976 "inst10" "" } } } } { "modules/reset.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/reset.tdf" 18 2 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1740575879505 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1740575879511 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1740575879511 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740575879511 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740575879511 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740575879511 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated\|safe_q\[0\] " "   1.000 clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated\|safe_q\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740575879511 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clk_500m_1s:cl1\|tffc\[1\] " "   1.000 clk_500m_1s:cl1\|tffc\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740575879511 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:db1\|d1 " "   1.000 debouncer:db1\|d1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740575879511 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:db3\|d1 " "   1.000 debouncer:db3\|d1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740575879511 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:db4\|d1 " "   1.000 debouncer:db4\|d1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740575879511 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated\|safe_q\[0\] " "   1.000 display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated\|safe_q\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740575879511 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 display_controller:inst8\|display_selector:dspl_sel\|tff1 " "   1.000 display_controller:inst8\|display_selector:dspl_sel\|tff1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740575879511 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1740575879511 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1740575879521 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1740575879521 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1740575879524 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "output_files/cofre.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 24 40 208 40 "clk" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1740575879534 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "lc1 Global clock " "Automatically promoted signal \"lc1\" to use Global clock" {  } { { "output_files/cofre.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 152 464 512 184 "lc1" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1740575879534 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "up_down:ud1\|cnt\[4\]~0 Global clock " "Automatically promoted signal \"up_down:ud1\|cnt\[4\]~0\" to use Global clock" {  } { { "modules/up_down.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/up_down.tdf" 13 5 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1740575879534 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "debouncer:db3\|d1 Global clock " "Automatically promoted some destinations of signal \"debouncer:db3\|d1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "reset:inst10\|\$00002 " "Destination \"reset:inst10\|\$00002\" may be non-global or may not use global clock" {  } { { "modules/reset.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/reset.tdf" 19 16 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1740575879534 ""}  } { { "modules/debouncer.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/debouncer.tdf" 9 2 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1740575879534 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1740575879534 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1740575879538 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1740575879557 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1740575879598 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1740575879598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1740575879599 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1740575879599 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS18B20 " "Node \"DS18B20\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DS18B20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IIC_SCL " "Node \"IIC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IIC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IIC_SDA " "Node \"IIC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IIC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor\[1\] " "Node \"Motor\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor\[2\] " "Node \"Motor\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor\[3\] " "Node \"Motor\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor\[4\] " "Node \"Motor\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SCL " "Node \"RTC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SDA " "Node \"RTC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B " "Node \"VGA_B\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G " "Node \"VGA_G\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HSYNC " "Node \"VGA_HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R " "Node \"VGA_R\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VSYNC " "Node \"VGA_VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad_clk " "Node \"ad_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad_data " "Node \"ad_data\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad_data" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad_ncs " "Node \"ad_ncs\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad_ncs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buzz " "Node \"buzz\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "buzz" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey\[1\] " "Node \"ckey\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey\[2\] " "Node \"ckey\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey\[3\] " "Node \"ckey\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey\[4\] " "Node \"ckey\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "da_clk " "Node \"da_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "da_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "da_cs " "Node \"da_cs\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "da_cs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "da_din " "Node \"da_din\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "da_din" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[5\] " "Node \"dig\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[6\] " "Node \"dig\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[7\] " "Node \"dig\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[8\] " "Node \"dig\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[6\] " "Node \"key\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[10\] " "Node \"lcd\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[11\] " "Node \"lcd\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[1\] " "Node \"lcd\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[2\] " "Node \"lcd\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[3\] " "Node \"lcd\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[4\] " "Node \"lcd\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[5\] " "Node \"lcd\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[6\] " "Node \"lcd\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[7\] " "Node \"lcd\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[8\] " "Node \"lcd\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[9\] " "Node \"lcd\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[6\] " "Node \"led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[7\] " "Node \"led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[8\] " "Node \"led\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2_clk " "Node \"ps2_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2_dat " "Node \"ps2_dat\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst_n " "Node \"rst_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740575879612 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1740575879612 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740575879613 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1740575879635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1740575879772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740575879875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1740575879878 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1740575880345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740575880345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1740575880371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1740575880496 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1740575880496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1740575880704 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1740575880704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740575880705 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1740575880717 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740575880725 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1740575880736 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.fit.smsg " "Generated suppressed messages file /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1740575880775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 59 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "532 " "Peak virtual memory: 532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740575880797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 10:18:00 2025 " "Processing ended: Wed Feb 26 10:18:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740575880797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740575880797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740575880797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1740575880797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1740575882061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740575882062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 10:18:01 2025 " "Processing started: Wed Feb 26 10:18:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740575882062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1740575882062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cofre -c cofre " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cofre -c cofre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1740575882062 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1740575882258 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1740575882291 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1740575882294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740575882394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 10:18:02 2025 " "Processing ended: Wed Feb 26 10:18:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740575882394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740575882394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740575882394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1740575882394 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1740575882660 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1740575883493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740575883493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 10:18:03 2025 " "Processing started: Wed Feb 26 10:18:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740575883493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1740575883493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cofre -c cofre " "Command: quartus_sta cofre -c cofre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1740575883493 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1740575883560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1740575883646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1740575883646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740575883726 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740575883727 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1740575883823 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1740575883965 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cofre.sdc " "Synopsys Design Constraints File file not found: 'cofre.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1740575883998 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1740575883998 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:db4\|d1 debouncer:db4\|d1 " "create_clock -period 1.000 -name debouncer:db4\|d1 debouncer:db4\|d1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1740575884001 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_controller:inst8\|display_selector:dspl_sel\|tff1 display_controller:inst8\|display_selector:dspl_sel\|tff1 " "create_clock -period 1.000 -name display_controller:inst8\|display_selector:dspl_sel\|tff1 display_controller:inst8\|display_selector:dspl_sel\|tff1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1740575884001 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated\|safe_q\[0\] display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated\|safe_q\[0\] display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1740575884001 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_500m_1s:cl1\|tffc\[1\] clk_500m_1s:cl1\|tffc\[1\] " "create_clock -period 1.000 -name clk_500m_1s:cl1\|tffc\[1\] clk_500m_1s:cl1\|tffc\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1740575884001 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:db3\|d1 debouncer:db3\|d1 " "create_clock -period 1.000 -name debouncer:db3\|d1 debouncer:db3\|d1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1740575884001 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated\|safe_q\[0\] clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated\|safe_q\[0\] clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1740575884001 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1740575884001 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:db1\|d1 debouncer:db1\|d1 " "create_clock -period 1.000 -name debouncer:db1\|d1 debouncer:db1\|d1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1740575884001 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1740575884001 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst10\|_~0\|combout " "Node \"inst10\|_~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740575884002 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|srst\|datab " "Node \"inst10\|srst\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740575884002 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|srst\|combout " "Node \"inst10\|srst\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740575884002 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|_~0\|dataa " "Node \"inst10\|_~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740575884002 ""}  } { { "output_files/cofre.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 864 1160 1352 976 "inst10" "" } } } } { "modules/reset.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/reset.tdf" 18 2 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1740575884002 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1740575884005 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1740575884012 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1740575884015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.917 " "Worst-case setup slack is -8.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.917             -34.459 debouncer:db1\|d1  " "   -8.917             -34.459 debouncer:db1\|d1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.891             -20.662 debouncer:db3\|d1  " "   -6.891             -20.662 debouncer:db3\|d1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.304            -280.358 clk  " "   -5.304            -280.358 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.723              -5.151 display_controller:inst8\|display_selector:dspl_sel\|tff1  " "   -1.723              -5.151 display_controller:inst8\|display_selector:dspl_sel\|tff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470              -1.470 debouncer:db4\|d1  " "   -1.470              -1.470 debouncer:db4\|d1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.076               0.000 display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated\|safe_q\[0\]  " "    5.076               0.000 display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.645               0.000 clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated\|safe_q\[0\]  " "    5.645               0.000 clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740575884016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.699 " "Worst-case hold slack is -5.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.699              -5.699 clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated\|safe_q\[0\]  " "   -5.699              -5.699 clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.144              -5.144 display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated\|safe_q\[0\]  " "   -5.144              -5.144 display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.218              -8.607 debouncer:db1\|d1  " "   -3.218              -8.607 debouncer:db1\|d1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.503              -5.189 clk  " "   -1.503              -5.189 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483              -1.436 debouncer:db3\|d1  " "   -0.483              -1.436 debouncer:db3\|d1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.684               0.000 display_controller:inst8\|display_selector:dspl_sel\|tff1  " "    1.684               0.000 display_controller:inst8\|display_selector:dspl_sel\|tff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.916               0.000 debouncer:db4\|d1  " "    1.916               0.000 debouncer:db4\|d1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740575884018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.553 " "Worst-case recovery slack is -9.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.553            -252.018 clk  " "   -9.553            -252.018 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.232             -36.928 debouncer:db1\|d1  " "   -9.232             -36.928 debouncer:db1\|d1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.207             -24.621 debouncer:db3\|d1  " "   -8.207             -24.621 debouncer:db3\|d1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.276              -7.276 debouncer:db4\|d1  " "   -7.276              -7.276 debouncer:db4\|d1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740575884020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.309 " "Worst-case removal slack is -0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309              -1.236 debouncer:db1\|d1  " "   -0.309              -1.236 debouncer:db1\|d1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841               0.000 debouncer:db3\|d1  " "    0.841               0.000 debouncer:db3\|d1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.212               0.000 clk  " "    1.212               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.383               0.000 debouncer:db4\|d1  " "    4.383               0.000 debouncer:db4\|d1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740575884022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated\|safe_q\[0\]  " "    0.220               0.000 display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated\|safe_q\[0\]  " "    0.234               0.000 clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clk_500m_1s:cl1\|tffc\[1\]  " "    0.234               0.000 clk_500m_1s:cl1\|tffc\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 debouncer:db1\|d1  " "    0.234               0.000 debouncer:db1\|d1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 debouncer:db3\|d1  " "    0.234               0.000 debouncer:db3\|d1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 debouncer:db4\|d1  " "    0.234               0.000 debouncer:db4\|d1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 display_controller:inst8\|display_selector:dspl_sel\|tff1  " "    0.234               0.000 display_controller:inst8\|display_selector:dspl_sel\|tff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740575884023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740575884023 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1740575884083 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1740575884094 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1740575884095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740575884126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 10:18:04 2025 " "Processing ended: Wed Feb 26 10:18:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740575884126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740575884126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740575884126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1740575884126 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1740575885172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740575885173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 10:18:05 2025 " "Processing started: Wed Feb 26 10:18:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740575885173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1740575885173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cofre -c cofre " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cofre -c cofre" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1740575885173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1740575885442 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cofre.vo /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/simulation/modelsim/ simulation " "Generated file cofre.vo in folder \"/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1740575885543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740575885556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 10:18:05 2025 " "Processing ended: Wed Feb 26 10:18:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740575885556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740575885556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740575885556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1740575885556 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1740575885677 ""}
