41 2 0
38 1
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
22 64 272 264 252 0 \NUL
Part A Output                            
8 216 184 265 135 1 0
8 280 184 329 135 1 0
8 352 184 401 135 1 0
11 168 424 195 326 0 1
20 264 208 323 189 0
in_3
20 336 208 395 189 0
in_2
20 408 208 467 189 0
in_1
8 424 184 473 135 1 0
20 480 208 539 189 0
in_0
19 80 312 139 293 0
a_3
19 64 336 123 317 0
a_2
19 48 360 107 341 0
a_1
19 32 384 91 365 0
a_0
22 64 472 208 452 0 \NUL
Place comments here
22 64 496 204 476 0 \NUL
describing the output
22 448 472 592 452 0 \NUL
Place comments here
7 360 664 409 615 0 1
7 360 704 409 655 0 1
19 272 592 331 573 0
c_2
19 272 632 331 613 0
c_1
19 272 672 331 653 0
c_0
22 416 688 480 668 0 \NUL
SOP/POS
22 416 648 492 628 0 \NUL
NAND Only
22 416 608 484 588 0 \NUL
NOR Only
22 448 496 588 476 0 \NUL
describing the output
22 272 744 416 724 0 \NUL
Place comments here
22 272 768 412 748 0 \NUL
describing the output
22 280 32 653 12 0 \NUL
You are only permitted to modify or add text to this page.
22 280 56 605 36 0 \NUL
Your circuit must use senders and/or receivers to
22 280 80 538 60 0 \NUL
interface with these inputs and outputs.
7 472 360 521 311 0 1
7 544 360 593 311 0 1
7 616 360 665 311 0 1
19 416 392 475 373 0
b_2
19 488 392 547 373 0
b_1
19 560 392 619 373 0
b_0
7 360 624 409 575 0 1
22 64 136 616 116 0 \NUL
Input                                                                                                                                 
22 448 272 650 252 0 \NUL
Part B Output                            
22 272 552 473 532 0 \NUL
Part C Output                            
1 470 159 481 198
1 409 198 398 159
1 337 198 326 159
1 265 198 262 159
1 169 390 136 302
1 169 396 120 326
1 169 402 104 350
1 169 408 88 374
1 328 622 361 639
1 328 662 361 679
1 472 382 473 335
1 544 382 545 335
1 616 382 617 335
1 328 582 361 599
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
19 32 216 91 197 0
in_3
19 32 240 91 221 0
in_2
19 32 264 91 245 0
in_1
19 32 288 91 269 0
in_0
20 32 328 91 309 0
a_3
20 32 352 91 333 0
a_2
20 32 376 91 357 0
a_1
20 32 400 91 381 0
a_0
20 32 512 91 493 0
c_2
20 32 456 91 437 0
b_1
20 32 480 91 461 0
b_0
20 32 536 91 517 0
c_1
22 24 600 390 580 0 \NUL
these are only present so circuit simulates without error
22 24 624 291 604 0 \NUL
remove these once logic is implemented
22 32 184 262 164 0 \NUL
placeholder senders and receivers
20 32 560 91 541 0
c_0
20 32 432 91 413 0
b_2
22 209 350 645 330 0 \NUL
We suggest building each part on a new page using the -/+ buttons
38 3
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
38 4
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
38 5
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
38 6
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
