Vivado Simulator v2023.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AES_Testbench_behav xil_defaultlib.AES_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DIVIDER' [C:/Users/manth/Github/ASICDesign2/AES_TestandEmulation_FPGA/AES_TestandEmulation_FPGA.srcs/sim_1/imports/AES_TestBench/AES_Testbench.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AES_Comp_GFinvComp
Compiling module xil_defaultlib.AES_Comp_SboxComp
Compiling module xil_defaultlib.AES_Comp_SubBytesComp
Compiling module xil_defaultlib.AES_Comp_MixColumns
Compiling module xil_defaultlib.AES_Comp_EncCore
Compiling module xil_defaultlib.AES_Comp_ENC
Compiling module xil_defaultlib.AES_Comp
Compiling module xil_defaultlib.SCAN_IN_CELL
Compiling module xil_defaultlib.SCAN_OUT_CELL
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.AES_Core
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.12...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AES_Testbenchsp
Compiling module xil_defaultlib.AES_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot AES_Testbench_behav
