

================================================================
== Vitis HLS Report for 'load_matrix_from_dram'
================================================================
* Date:           Tue Feb 24 22:01:51 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.000 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                                           |                                                                |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                                  Instance                                 |                             Module                             |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_106  |load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2  |   102402|   102402|  1.024 ms|  1.024 ms|  102401|  102401|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_118  |load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4  |        ?|        ?|         ?|         ?|       0|       0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%t_capacity_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %t_capacity"   --->   Operation 14 'read' 't_capacity_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 15 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 16 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = trunc i32 %cols_read"   --->   Operation 17 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %rows_read"   --->   Operation 18 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %rows_read, i32 %M_rows" [gp.cpp:42]   --->   Operation 19 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %cols_read, i32 %M_cols" [gp.cpp:43]   --->   Operation 20 'store' 'store_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.70ns)   --->   "%icmp_ln45 = icmp_sgt  i32 %t_capacity_read, i32 64" [gp.cpp:45]   --->   Operation 21 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%select_ln45 = select i1 %icmp_ln45, i32 64, i32 %t_capacity_read" [gp.cpp:45]   --->   Operation 22 'select' 'select_ln45' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln45 = store i32 %select_ln45, i32 %M_t_capacity" [gp.cpp:45]   --->   Operation 23 'store' 'store_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 25 [1/1] (2.70ns)   --->   "%icmp_ln56 = icmp_sgt  i32 %rows_read, i32 0" [gp.cpp:56]   --->   Operation 25 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.70ns)   --->   "%cmp223 = icmp_sgt  i32 %cols_read, i32 0"   --->   Operation 26 'icmp' 'cmp223' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.47>
ST_2 : Operation 27 [1/2] (3.79ns)   --->   "%call_ln0 = call void @load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 3.79> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%cols_cast = zext i32 %cols_read"   --->   Operation 28 'zext' 'cols_cast' <Predicate = (cmp223 & icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i32 %rows_read" [gp.cpp:56]   --->   Operation 29 'zext' 'zext_ln56' <Predicate = (cmp223 & icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (8.47ns)   --->   "%mul_ln56 = mul i63 %cols_cast, i63 %zext_ln56" [gp.cpp:56]   --->   Operation 30 'mul' 'mul_ln56' <Predicate = (cmp223 & icmp_ln56)> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%select_ln56 = select i1 %cmp223, i63 %mul_ln56, i63 0" [gp.cpp:56]   --->   Operation 31 'select' 'select_ln56' <Predicate = (icmp_ln56)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.05ns) (out node of the LUT)   --->   "%empty_39 = select i1 %icmp_ln56, i63 %select_ln56, i63 0" [gp.cpp:56]   --->   Operation 32 'select' 'empty_39' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.94ns)   --->   "%smax = select i1 %icmp_ln56, i31 %empty_38, i31 0" [gp.cpp:56]   --->   Operation 33 'select' 'smax' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.94ns)   --->   "%smax2 = select i1 %cmp223, i31 %empty, i31 0"   --->   Operation 34 'select' 'smax2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%A_dram_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A_dram"   --->   Operation 35 'read' 'A_dram_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_dram_read, i32 2, i32 63" [gp.cpp:56]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i62 %trunc_ln" [gp.cpp:56]   --->   Operation 37 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln56" [gp.cpp:56]   --->   Operation 38 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i63 %empty_39" [gp.cpp:56]   --->   Operation 39 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [8/8] (9.00ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln56_1" [gp.cpp:56]   --->   Operation 40 'readreq' 'empty_40' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 9.00>
ST_5 : Operation 41 [7/8] (9.00ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln56_1" [gp.cpp:56]   --->   Operation 41 'readreq' 'empty_40' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 9.00>
ST_6 : Operation 42 [6/8] (9.00ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln56_1" [gp.cpp:56]   --->   Operation 42 'readreq' 'empty_40' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 9.00>
ST_7 : Operation 43 [5/8] (9.00ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln56_1" [gp.cpp:56]   --->   Operation 43 'readreq' 'empty_40' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 9.00>
ST_8 : Operation 44 [4/8] (9.00ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln56_1" [gp.cpp:56]   --->   Operation 44 'readreq' 'empty_40' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 9.00>
ST_9 : Operation 45 [3/8] (9.00ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln56_1" [gp.cpp:56]   --->   Operation 45 'readreq' 'empty_40' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 9.00>
ST_10 : Operation 46 [2/8] (9.00ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln56_1" [gp.cpp:56]   --->   Operation 46 'readreq' 'empty_40' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 9.00>
ST_11 : Operation 47 [1/8] (9.00ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln56_1" [gp.cpp:56]   --->   Operation 47 'readreq' 'empty_40' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.22>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i31 %smax" [gp.cpp:56]   --->   Operation 48 'zext' 'zext_ln56_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i31 %smax2" [gp.cpp:56]   --->   Operation 49 'zext' 'zext_ln56_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (8.22ns)   --->   "%mul_ln56_1 = mul i62 %zext_ln56_2, i62 %zext_ln56_3" [gp.cpp:56]   --->   Operation 50 'mul' 'mul_ln56_1' <Predicate = true> <Delay = 8.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln56 = call void @load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4, i32 %cols_read, i62 %mul_ln56_1, i32 %gmem, i62 %trunc_ln, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:56]   --->   Operation 51 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_11, void @empty_17, void @empty_13, i32 16, i32 16, i32 256, i32 256, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln44 = store i32 0, i32 %M_t" [gp.cpp:44]   --->   Operation 57 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln56 = call void @load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4, i32 %cols_read, i62 %mul_ln56_1, i32 %gmem, i62 %trunc_ln, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:56]   --->   Operation 58 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [gp.cpp:62]   --->   Operation 59 'ret' 'ret_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_dram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_capacity]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ M_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ M_t]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ M_t_capacity]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ M_e_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ M_e_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ M_e_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ M_e_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_capacity_read   (read         ) [ 00000000000000]
cols_read         (read         ) [ 00111111111111]
rows_read         (read         ) [ 00100000000000]
empty             (trunc        ) [ 00110000000000]
empty_38          (trunc        ) [ 00110000000000]
store_ln42        (store        ) [ 00000000000000]
store_ln43        (store        ) [ 00000000000000]
icmp_ln45         (icmp         ) [ 00000000000000]
select_ln45       (select       ) [ 00000000000000]
store_ln45        (store        ) [ 00000000000000]
icmp_ln56         (icmp         ) [ 00110000000000]
cmp223            (icmp         ) [ 00110000000000]
call_ln0          (call         ) [ 00000000000000]
cols_cast         (zext         ) [ 00000000000000]
zext_ln56         (zext         ) [ 00000000000000]
mul_ln56          (mul          ) [ 00010000000000]
select_ln56       (select       ) [ 00000000000000]
empty_39          (select       ) [ 00001000000000]
smax              (select       ) [ 00001111111110]
smax2             (select       ) [ 00001111111110]
A_dram_read       (read         ) [ 00000000000000]
trunc_ln          (partselect   ) [ 00000111111111]
sext_ln56         (sext         ) [ 00000000000000]
gmem_addr         (getelementptr) [ 00000111111100]
zext_ln56_1       (zext         ) [ 00000111111100]
empty_40          (readreq      ) [ 00000000000000]
zext_ln56_2       (zext         ) [ 00000000000000]
zext_ln56_3       (zext         ) [ 00000000000000]
mul_ln56_1        (mul          ) [ 00000000000001]
specmemcore_ln0   (specmemcore  ) [ 00000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000]
specinterface_ln0 (specinterface) [ 00000000000000]
store_ln44        (store        ) [ 00000000000000]
call_ln56         (call         ) [ 00000000000000]
ret_ln62          (ret          ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_dram">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_dram"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="t_capacity">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_capacity"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_rows">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_rows"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_cols">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_cols"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_t">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_t"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="M_t_capacity">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_t_capacity"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="M_e_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="M_e_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="M_e_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="M_e_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="t_capacity_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_capacity_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="cols_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="rows_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="A_dram_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_dram_read/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_readreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="63" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_40/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="0" index="3" bw="32" slack="0"/>
<pin id="111" dir="0" index="4" bw="32" slack="0"/>
<pin id="112" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="11"/>
<pin id="121" dir="0" index="2" bw="62" slack="0"/>
<pin id="122" dir="0" index="3" bw="32" slack="0"/>
<pin id="123" dir="0" index="4" bw="62" slack="8"/>
<pin id="124" dir="0" index="5" bw="32" slack="0"/>
<pin id="125" dir="0" index="6" bw="32" slack="0"/>
<pin id="126" dir="0" index="7" bw="32" slack="0"/>
<pin id="127" dir="0" index="8" bw="32" slack="0"/>
<pin id="128" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/12 "/>
</bind>
</comp>

<comp id="135" class="1004" name="mul_ln56_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="31" slack="0"/>
<pin id="137" dir="0" index="1" bw="31" slack="0"/>
<pin id="138" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln56_1/12 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mul_ln56_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln56/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="empty_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="empty_38_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_38/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln42_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln43_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln45_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln45_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln45_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln56_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="cmp223_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp223/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="cols_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cols_cast/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln56_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="select_ln56_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="2"/>
<pin id="206" dir="0" index="1" bw="63" slack="1"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="empty_39_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="2"/>
<pin id="212" dir="0" index="1" bw="63" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_39/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="smax_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="2"/>
<pin id="219" dir="0" index="1" bw="31" slack="2"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="31" slack="9"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="smax2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="2"/>
<pin id="225" dir="0" index="1" bw="31" slack="2"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="31" slack="9"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax2/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="62" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="0" index="3" bw="7" slack="0"/>
<pin id="234" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln56_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="62" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="gmem_addr_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="62" slack="0"/>
<pin id="246" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln56_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="63" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln56_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="9"/>
<pin id="256" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_2/12 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln56_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="9"/>
<pin id="260" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_3/12 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln44_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/13 "/>
</bind>
</comp>

<comp id="268" class="1005" name="cols_read_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="274" class="1005" name="rows_read_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="279" class="1005" name="empty_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="2"/>
<pin id="281" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="284" class="1005" name="empty_38_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="2"/>
<pin id="286" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="289" class="1005" name="icmp_ln56_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="295" class="1005" name="cmp223_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp223 "/>
</bind>
</comp>

<comp id="301" class="1005" name="mul_ln56_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="63" slack="1"/>
<pin id="303" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln56 "/>
</bind>
</comp>

<comp id="306" class="1005" name="empty_39_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="63" slack="1"/>
<pin id="308" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="311" class="1005" name="smax_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="31" slack="9"/>
<pin id="313" dir="1" index="1" bw="31" slack="9"/>
</pin_list>
<bind>
<opset="smax "/>
</bind>
</comp>

<comp id="316" class="1005" name="smax2_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="31" slack="9"/>
<pin id="318" dir="1" index="1" bw="31" slack="9"/>
</pin_list>
<bind>
<opset="smax2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="trunc_ln_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="62" slack="8"/>
<pin id="323" dir="1" index="1" bw="62" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="326" class="1005" name="gmem_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="331" class="1005" name="zext_ln56_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln56_1 "/>
</bind>
</comp>

<comp id="336" class="1005" name="mul_ln56_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="62" slack="1"/>
<pin id="338" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln56_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="106" pin=4"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="118" pin=6"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="118" pin=7"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="118" pin=8"/></net>

<net id="139"><net_src comp="135" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="147"><net_src comp="82" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="88" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="88" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="82" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="76" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="76" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="88" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="82" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="94" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="242"><net_src comp="229" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="243" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="82" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="277"><net_src comp="88" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="282"><net_src comp="144" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="287"><net_src comp="148" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="292"><net_src comp="184" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="298"><net_src comp="190" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="304"><net_src comp="140" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="309"><net_src comp="210" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="314"><net_src comp="217" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="319"><net_src comp="223" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="324"><net_src comp="229" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="118" pin=4"/></net>

<net id="329"><net_src comp="243" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="334"><net_src comp="250" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="339"><net_src comp="135" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_rows | {1 }
	Port: M_cols | {1 }
	Port: M_t | {13 }
	Port: M_t_capacity | {1 }
	Port: M_e_0 | {1 2 12 13 }
	Port: M_e_1 | {1 2 12 13 }
	Port: M_e_2 | {1 2 12 13 }
	Port: M_e_3 | {1 2 12 13 }
 - Input state : 
	Port: load_matrix_from_dram : gmem | {4 5 6 7 8 9 10 11 12 13 }
	Port: load_matrix_from_dram : A_dram | {4 }
	Port: load_matrix_from_dram : rows | {1 }
	Port: load_matrix_from_dram : cols | {1 }
	Port: load_matrix_from_dram : t_capacity | {1 }
  - Chain level:
	State 1
		select_ln45 : 1
		store_ln45 : 2
	State 2
		mul_ln56 : 1
	State 3
		empty_39 : 1
	State 4
		sext_ln56 : 1
		gmem_addr : 2
		empty_40 : 3
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		mul_ln56_1 : 1
		call_ln56 : 2
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------|---------|---------|---------|
| Operation|                              Functional Unit                              |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_106 |    0    |    52   |   144   |
|          | grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_118 |    0    |   332   |   375   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|          |                             select_ln45_fu_170                            |    0    |    0    |    32   |
|          |                             select_ln56_fu_204                            |    0    |    0    |    63   |
|  select  |                              empty_39_fu_210                              |    0    |    0    |    63   |
|          |                                smax_fu_217                                |    0    |    0    |    31   |
|          |                                smax2_fu_223                               |    0    |    0    |    31   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|          |                              icmp_ln45_fu_164                             |    0    |    0    |    39   |
|   icmp   |                              icmp_ln56_fu_184                             |    0    |    0    |    39   |
|          |                               cmp223_fu_190                               |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|    mul   |                             mul_ln56_1_fu_135                             |    4    |    0    |    24   |
|          |                              mul_ln56_fu_140                              |    4    |    0    |    21   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|          |                         t_capacity_read_read_fu_76                        |    0    |    0    |    0    |
|   read   |                            cols_read_read_fu_82                           |    0    |    0    |    0    |
|          |                            rows_read_read_fu_88                           |    0    |    0    |    0    |
|          |                           A_dram_read_read_fu_94                          |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|  readreq |                             grp_readreq_fu_100                            |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                                empty_fu_144                               |    0    |    0    |    0    |
|          |                              empty_38_fu_148                              |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|          |                              cols_cast_fu_196                             |    0    |    0    |    0    |
|          |                              zext_ln56_fu_200                             |    0    |    0    |    0    |
|   zext   |                             zext_ln56_1_fu_250                            |    0    |    0    |    0    |
|          |                             zext_ln56_2_fu_254                            |    0    |    0    |    0    |
|          |                             zext_ln56_3_fu_258                            |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|partselect|                              trunc_ln_fu_229                              |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|   sext   |                              sext_ln56_fu_239                             |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                           |    8    |   384   |   901   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   cmp223_reg_295  |    1   |
| cols_read_reg_268 |   32   |
|  empty_38_reg_284 |   31   |
|  empty_39_reg_306 |   63   |
|   empty_reg_279   |   31   |
| gmem_addr_reg_326 |   32   |
| icmp_ln56_reg_289 |    1   |
| mul_ln56_1_reg_336|   62   |
|  mul_ln56_reg_301 |   63   |
| rows_read_reg_274 |   32   |
|   smax2_reg_316   |   31   |
|    smax_reg_311   |   31   |
|  trunc_ln_reg_321 |   62   |
|zext_ln56_1_reg_331|   64   |
+-------------------+--------+
|       Total       |   536  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                    Comp                                   |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                             grp_readreq_fu_100                            |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|                             grp_readreq_fu_100                            |  p2  |   2  |  63  |   126  ||    0    ||    9    |
| grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_118 |  p2  |   2  |  62  |   124  ||    0    ||    9    |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                   Total                                   |      |      |      |   314  ||   4.83  ||    0    ||    27   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   384  |   901  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   27   |
|  Register |    -   |    -   |   536  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    4   |   920  |   928  |
+-----------+--------+--------+--------+--------+
