Classic Timing Analyzer report for Proj_Hardware
Fri May 17 20:26:47 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+-------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                            ; To                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+-------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.890 ns                         ; reset                           ; UnidadeControle:CtrlUnit|ALUSrcB[1] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.990 ns                        ; mux_srcB:ALUSrcB|out[1]         ; LessThan                            ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.073 ns                        ; reset                           ; UnidadeControle:CtrlUnit|state[3]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 37.59 MHz ( period = 26.602 ns ) ; mux_srcB:ALUSrcB|out[1]         ; UnidadeControle:CtrlUnit|state[2]   ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:RegisterA|Saida[14] ; mux_srcA:ALUSrcA|out[14]            ; clock      ; clock    ; 593          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                 ;                                     ;            ;          ; 593          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+-------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                     ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 37.59 MHz ( period = 26.602 ns )                    ; mux_srcB:ALUSrcB|out[1]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 37.78 MHz ( period = 26.468 ns )                    ; mux_srcB:ALUSrcB|out[1]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.517 ns                ;
; N/A                                     ; 37.95 MHz ( period = 26.352 ns )                    ; mux_srcB:ALUSrcB|out[1]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 9.454 ns                ;
; N/A                                     ; 38.03 MHz ( period = 26.296 ns )                    ; mux_srcB:ALUSrcB|out[1]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 9.423 ns                ;
; N/A                                     ; 38.28 MHz ( period = 26.124 ns )                    ; mux_srcB:ALUSrcB|out[2]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.340 ns                ;
; N/A                                     ; 38.43 MHz ( period = 26.024 ns )                    ; mux_srcA:ALUSrcA|out[0]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.439 ns                ;
; N/A                                     ; 38.46 MHz ( period = 26.000 ns )                    ; mux_srcB:ALUSrcB|out[5]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.277 ns                ;
; N/A                                     ; 38.48 MHz ( period = 25.990 ns )                    ; mux_srcB:ALUSrcB|out[2]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.278 ns                ;
; N/A                                     ; 38.58 MHz ( period = 25.918 ns )                    ; mux_srcB:ALUSrcB|out[7]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.252 ns                ;
; N/A                                     ; 38.62 MHz ( period = 25.890 ns )                    ; mux_srcA:ALUSrcA|out[0]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.377 ns                ;
; N/A                                     ; 38.65 MHz ( period = 25.874 ns )                    ; mux_srcB:ALUSrcB|out[2]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 9.215 ns                ;
; N/A                                     ; 38.66 MHz ( period = 25.866 ns )                    ; mux_srcB:ALUSrcB|out[5]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.215 ns                ;
; N/A                                     ; 38.73 MHz ( period = 25.818 ns )                    ; mux_srcB:ALUSrcB|out[2]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 9.184 ns                ;
; N/A                                     ; 38.75 MHz ( period = 25.804 ns )                    ; mux_srcB:ALUSrcB|out[1]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 9.175 ns                ;
; N/A                                     ; 38.77 MHz ( period = 25.794 ns )                    ; mux_srcB:ALUSrcB|out[6]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.191 ns                ;
; N/A                                     ; 38.78 MHz ( period = 25.784 ns )                    ; mux_srcB:ALUSrcB|out[7]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.190 ns                ;
; N/A                                     ; 38.79 MHz ( period = 25.778 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.191 ns                ;
; N/A                                     ; 38.80 MHz ( period = 25.774 ns )                    ; mux_srcA:ALUSrcA|out[0]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 9.314 ns                ;
; N/A                                     ; 38.83 MHz ( period = 25.750 ns )                    ; mux_srcB:ALUSrcB|out[5]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 9.152 ns                ;
; N/A                                     ; 38.87 MHz ( period = 25.724 ns )                    ; mux_srcA:ALUSrcA|out[1]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.285 ns                ;
; N/A                                     ; 38.88 MHz ( period = 25.718 ns )                    ; mux_srcA:ALUSrcA|out[0]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 9.283 ns                ;
; N/A                                     ; 38.89 MHz ( period = 25.712 ns )                    ; mux_srcB:ALUSrcB|out[3]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.156 ns                ;
; N/A                                     ; 38.92 MHz ( period = 25.694 ns )                    ; mux_srcB:ALUSrcB|out[5]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 9.121 ns                ;
; N/A                                     ; 38.96 MHz ( period = 25.670 ns )                    ; mux_srcB:ALUSrcB|out[4]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 38.96 MHz ( period = 25.668 ns )                    ; mux_srcB:ALUSrcB|out[7]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 9.127 ns                ;
; N/A                                     ; 38.96 MHz ( period = 25.668 ns )                    ; mux_srcA:ALUSrcA|out[3]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.273 ns                ;
; N/A                                     ; 38.97 MHz ( period = 25.660 ns )                    ; mux_srcB:ALUSrcB|out[6]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.129 ns                ;
; N/A                                     ; 39.00 MHz ( period = 25.644 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.129 ns                ;
; N/A                                     ; 39.04 MHz ( period = 25.612 ns )                    ; mux_srcB:ALUSrcB|out[7]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 9.096 ns                ;
; N/A                                     ; 39.05 MHz ( period = 25.608 ns )                    ; mux_srcA:ALUSrcA|out[5]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.225 ns                ;
; N/A                                     ; 39.08 MHz ( period = 25.590 ns )                    ; mux_srcA:ALUSrcA|out[1]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.223 ns                ;
; N/A                                     ; 39.10 MHz ( period = 25.578 ns )                    ; mux_srcB:ALUSrcB|out[3]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.094 ns                ;
; N/A                                     ; 39.15 MHz ( period = 25.544 ns )                    ; mux_srcB:ALUSrcB|out[6]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 9.066 ns                ;
; N/A                                     ; 39.16 MHz ( period = 25.536 ns )                    ; mux_srcB:ALUSrcB|out[4]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.051 ns                ;
; N/A                                     ; 39.16 MHz ( period = 25.534 ns )                    ; mux_srcA:ALUSrcA|out[3]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.211 ns                ;
; N/A                                     ; 39.17 MHz ( period = 25.528 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 9.066 ns                ;
; N/A                                     ; 39.23 MHz ( period = 25.488 ns )                    ; mux_srcB:ALUSrcB|out[6]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 9.035 ns                ;
; N/A                                     ; 39.25 MHz ( period = 25.478 ns )                    ; mux_srcB:ALUSrcB|out[9]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 39.26 MHz ( period = 25.474 ns )                    ; mux_srcA:ALUSrcA|out[1]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 9.160 ns                ;
; N/A                                     ; 39.26 MHz ( period = 25.474 ns )                    ; mux_srcA:ALUSrcA|out[5]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.163 ns                ;
; N/A                                     ; 39.26 MHz ( period = 25.472 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 9.035 ns                ;
; N/A                                     ; 39.27 MHz ( period = 25.462 ns )                    ; mux_srcB:ALUSrcB|out[3]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 9.031 ns                ;
; N/A                                     ; 39.33 MHz ( period = 25.424 ns )                    ; mux_srcA:ALUSrcA|out[7]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.131 ns                ;
; N/A                                     ; 39.34 MHz ( period = 25.420 ns )                    ; mux_srcB:ALUSrcB|out[4]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.988 ns                ;
; N/A                                     ; 39.34 MHz ( period = 25.418 ns )                    ; mux_srcB:ALUSrcB|out[1]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.987 ns                ;
; N/A                                     ; 39.34 MHz ( period = 25.418 ns )                    ; mux_srcA:ALUSrcA|out[3]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 9.148 ns                ;
; N/A                                     ; 39.34 MHz ( period = 25.418 ns )                    ; mux_srcA:ALUSrcA|out[1]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 9.129 ns                ;
; N/A                                     ; 39.36 MHz ( period = 25.406 ns )                    ; mux_srcB:ALUSrcB|out[3]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 39.39 MHz ( period = 25.386 ns )                    ; mux_srcA:ALUSrcA|out[4]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.125 ns                ;
; N/A                                     ; 39.40 MHz ( period = 25.382 ns )                    ; mux_srcA:ALUSrcA|out[2]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.117 ns                ;
; N/A                                     ; 39.43 MHz ( period = 25.364 ns )                    ; mux_srcB:ALUSrcB|out[4]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.957 ns                ;
; N/A                                     ; 39.43 MHz ( period = 25.362 ns )                    ; mux_srcA:ALUSrcA|out[3]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 9.117 ns                ;
; N/A                                     ; 39.44 MHz ( period = 25.358 ns )                    ; mux_srcA:ALUSrcA|out[5]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 39.46 MHz ( period = 25.344 ns )                    ; mux_srcB:ALUSrcB|out[9]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.957 ns                ;
; N/A                                     ; 39.46 MHz ( period = 25.342 ns )                    ; mux_srcA:ALUSrcA|out[6]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.092 ns                ;
; N/A                                     ; 39.49 MHz ( period = 25.326 ns )                    ; mux_srcB:ALUSrcB|out[2]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 39.52 MHz ( period = 25.302 ns )                    ; mux_srcA:ALUSrcA|out[5]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 9.069 ns                ;
; N/A                                     ; 39.54 MHz ( period = 25.290 ns )                    ; mux_srcA:ALUSrcA|out[7]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.069 ns                ;
; N/A                                     ; 39.60 MHz ( period = 25.252 ns )                    ; mux_srcA:ALUSrcA|out[4]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.063 ns                ;
; N/A                                     ; 39.61 MHz ( period = 25.248 ns )                    ; mux_srcA:ALUSrcA|out[2]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.055 ns                ;
; N/A                                     ; 39.64 MHz ( period = 25.228 ns )                    ; mux_srcB:ALUSrcB|out[9]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.894 ns                ;
; N/A                                     ; 39.64 MHz ( period = 25.226 ns )                    ; mux_srcA:ALUSrcA|out[0]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 9.035 ns                ;
; N/A                                     ; 39.67 MHz ( period = 25.208 ns )                    ; mux_srcA:ALUSrcA|out[6]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 9.030 ns                ;
; N/A                                     ; 39.68 MHz ( period = 25.202 ns )                    ; mux_srcB:ALUSrcB|out[5]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.873 ns                ;
; N/A                                     ; 39.72 MHz ( period = 25.174 ns )                    ; mux_srcA:ALUSrcA|out[7]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 9.006 ns                ;
; N/A                                     ; 39.73 MHz ( period = 25.172 ns )                    ; mux_srcB:ALUSrcB|out[9]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.863 ns                ;
; N/A                                     ; 39.78 MHz ( period = 25.136 ns )                    ; mux_srcA:ALUSrcA|out[4]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 39.79 MHz ( period = 25.132 ns )                    ; mux_srcA:ALUSrcA|out[2]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.992 ns                ;
; N/A                                     ; 39.81 MHz ( period = 25.120 ns )                    ; mux_srcB:ALUSrcB|out[7]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.848 ns                ;
; N/A                                     ; 39.81 MHz ( period = 25.118 ns )                    ; mux_srcA:ALUSrcA|out[7]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.975 ns                ;
; N/A                                     ; 39.85 MHz ( period = 25.092 ns )                    ; mux_srcA:ALUSrcA|out[6]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.967 ns                ;
; N/A                                     ; 39.87 MHz ( period = 25.080 ns )                    ; mux_srcA:ALUSrcA|out[4]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.969 ns                ;
; N/A                                     ; 39.88 MHz ( period = 25.076 ns )                    ; mux_srcA:ALUSrcA|out[2]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.961 ns                ;
; N/A                                     ; 39.94 MHz ( period = 25.036 ns )                    ; mux_srcA:ALUSrcA|out[6]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 40.01 MHz ( period = 24.996 ns )                    ; mux_srcB:ALUSrcB|out[6]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.787 ns                ;
; N/A                                     ; 40.03 MHz ( period = 24.980 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.787 ns                ;
; N/A                                     ; 40.10 MHz ( period = 24.940 ns )                    ; mux_srcB:ALUSrcB|out[2]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.748 ns                ;
; N/A                                     ; 40.12 MHz ( period = 24.926 ns )                    ; mux_srcA:ALUSrcA|out[1]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.881 ns                ;
; N/A                                     ; 40.14 MHz ( period = 24.914 ns )                    ; mux_srcB:ALUSrcB|out[3]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.752 ns                ;
; N/A                                     ; 40.21 MHz ( period = 24.872 ns )                    ; mux_srcB:ALUSrcB|out[4]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.709 ns                ;
; N/A                                     ; 40.21 MHz ( period = 24.870 ns )                    ; mux_srcA:ALUSrcA|out[3]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.869 ns                ;
; N/A                                     ; 40.26 MHz ( period = 24.840 ns )                    ; mux_srcA:ALUSrcA|out[0]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.847 ns                ;
; N/A                                     ; 40.26 MHz ( period = 24.838 ns )                    ; mux_srcB:ALUSrcB|out[8]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.701 ns                ;
; N/A                                     ; 40.29 MHz ( period = 24.822 ns )                    ; mux_srcA:ALUSrcA|out[9]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.839 ns                ;
; N/A                                     ; 40.30 MHz ( period = 24.816 ns )                    ; mux_srcB:ALUSrcB|out[5]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.685 ns                ;
; N/A                                     ; 40.31 MHz ( period = 24.810 ns )                    ; mux_srcA:ALUSrcA|out[5]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.821 ns                ;
; N/A                                     ; 40.37 MHz ( period = 24.770 ns )                    ; mux_srcA:ALUSrcA|out[10] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.826 ns                ;
; N/A                                     ; 40.43 MHz ( period = 24.734 ns )                    ; mux_srcB:ALUSrcB|out[7]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.660 ns                ;
; N/A                                     ; 40.48 MHz ( period = 24.704 ns )                    ; mux_srcB:ALUSrcB|out[8]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.639 ns                ;
; N/A                                     ; 40.51 MHz ( period = 24.688 ns )                    ; mux_srcA:ALUSrcA|out[9]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.777 ns                ;
; N/A                                     ; 40.52 MHz ( period = 24.680 ns )                    ; mux_srcB:ALUSrcB|out[9]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.615 ns                ;
; N/A                                     ; 40.59 MHz ( period = 24.636 ns )                    ; mux_srcA:ALUSrcA|out[10] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.764 ns                ;
; N/A                                     ; 40.61 MHz ( period = 24.626 ns )                    ; mux_srcA:ALUSrcA|out[7]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.727 ns                ;
; N/A                                     ; 40.63 MHz ( period = 24.610 ns )                    ; mux_srcB:ALUSrcB|out[6]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.599 ns                ;
; N/A                                     ; 40.65 MHz ( period = 24.598 ns )                    ; mux_srcA:ALUSrcA|out[8]  ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.726 ns                ;
; N/A                                     ; 40.66 MHz ( period = 24.594 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.599 ns                ;
; N/A                                     ; 40.67 MHz ( period = 24.588 ns )                    ; mux_srcA:ALUSrcA|out[4]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.721 ns                ;
; N/A                                     ; 40.67 MHz ( period = 24.588 ns )                    ; mux_srcB:ALUSrcB|out[8]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.576 ns                ;
; N/A                                     ; 40.68 MHz ( period = 24.584 ns )                    ; mux_srcA:ALUSrcA|out[2]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.713 ns                ;
; N/A                                     ; 40.70 MHz ( period = 24.572 ns )                    ; mux_srcA:ALUSrcA|out[9]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.714 ns                ;
; N/A                                     ; 40.74 MHz ( period = 24.544 ns )                    ; mux_srcA:ALUSrcA|out[6]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.688 ns                ;
; N/A                                     ; 40.75 MHz ( period = 24.540 ns )                    ; mux_srcA:ALUSrcA|out[1]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.693 ns                ;
; N/A                                     ; 40.76 MHz ( period = 24.532 ns )                    ; mux_srcB:ALUSrcB|out[8]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 40.77 MHz ( period = 24.528 ns )                    ; mux_srcB:ALUSrcB|out[3]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.564 ns                ;
; N/A                                     ; 40.78 MHz ( period = 24.520 ns )                    ; mux_srcA:ALUSrcA|out[10] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.701 ns                ;
; N/A                                     ; 40.79 MHz ( period = 24.516 ns )                    ; mux_srcA:ALUSrcA|out[9]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.683 ns                ;
; N/A                                     ; 40.79 MHz ( period = 24.514 ns )                    ; mux_srcB:ALUSrcB|out[10] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.559 ns                ;
; N/A                                     ; 40.84 MHz ( period = 24.486 ns )                    ; mux_srcB:ALUSrcB|out[4]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.521 ns                ;
; N/A                                     ; 40.84 MHz ( period = 24.484 ns )                    ; mux_srcA:ALUSrcA|out[3]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.681 ns                ;
; N/A                                     ; 40.88 MHz ( period = 24.464 ns )                    ; mux_srcA:ALUSrcA|out[8]  ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.664 ns                ;
; N/A                                     ; 40.88 MHz ( period = 24.464 ns )                    ; mux_srcA:ALUSrcA|out[10] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.670 ns                ;
; N/A                                     ; 40.94 MHz ( period = 24.424 ns )                    ; mux_srcA:ALUSrcA|out[5]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.633 ns                ;
; N/A                                     ; 41.02 MHz ( period = 24.380 ns )                    ; mux_srcB:ALUSrcB|out[10] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.497 ns                ;
; N/A                                     ; 41.04 MHz ( period = 24.364 ns )                    ; mux_srcB:ALUSrcB|out[16] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.481 ns                ;
; N/A                                     ; 41.07 MHz ( period = 24.348 ns )                    ; mux_srcA:ALUSrcA|out[8]  ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.601 ns                ;
; N/A                                     ; 41.16 MHz ( period = 24.294 ns )                    ; mux_srcB:ALUSrcB|out[9]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.427 ns                ;
; N/A                                     ; 41.17 MHz ( period = 24.292 ns )                    ; mux_srcA:ALUSrcA|out[8]  ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.570 ns                ;
; N/A                                     ; 41.21 MHz ( period = 24.264 ns )                    ; mux_srcB:ALUSrcB|out[10] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.434 ns                ;
; N/A                                     ; 41.25 MHz ( period = 24.244 ns )                    ; mux_srcB:ALUSrcB|out[13] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.415 ns                ;
; N/A                                     ; 41.25 MHz ( period = 24.242 ns )                    ; mux_srcB:ALUSrcB|out[11] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 41.25 MHz ( period = 24.240 ns )                    ; mux_srcA:ALUSrcA|out[7]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.539 ns                ;
; N/A                                     ; 41.27 MHz ( period = 24.230 ns )                    ; mux_srcB:ALUSrcB|out[16] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.419 ns                ;
; N/A                                     ; 41.31 MHz ( period = 24.208 ns )                    ; mux_srcB:ALUSrcB|out[10] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.403 ns                ;
; N/A                                     ; 41.32 MHz ( period = 24.202 ns )                    ; mux_srcA:ALUSrcA|out[4]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.533 ns                ;
; N/A                                     ; 41.33 MHz ( period = 24.198 ns )                    ; mux_srcA:ALUSrcA|out[2]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.525 ns                ;
; N/A                                     ; 41.35 MHz ( period = 24.184 ns )                    ; mux_srcA:ALUSrcA|out[13] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.526 ns                ;
; N/A                                     ; 41.39 MHz ( period = 24.158 ns )                    ; mux_srcA:ALUSrcA|out[6]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.500 ns                ;
; N/A                                     ; 41.47 MHz ( period = 24.114 ns )                    ; mux_srcB:ALUSrcB|out[16] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.356 ns                ;
; N/A                                     ; 41.48 MHz ( period = 24.110 ns )                    ; mux_srcB:ALUSrcB|out[13] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.353 ns                ;
; N/A                                     ; 41.48 MHz ( period = 24.108 ns )                    ; mux_srcB:ALUSrcB|out[11] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.346 ns                ;
; N/A                                     ; 41.57 MHz ( period = 24.058 ns )                    ; mux_srcB:ALUSrcB|out[16] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.325 ns                ;
; N/A                                     ; 41.58 MHz ( period = 24.050 ns )                    ; mux_srcB:ALUSrcB|out[1]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 41.58 MHz ( period = 24.050 ns )                    ; mux_srcA:ALUSrcA|out[13] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.464 ns                ;
; N/A                                     ; 41.60 MHz ( period = 24.040 ns )                    ; mux_srcB:ALUSrcB|out[8]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.297 ns                ;
; N/A                                     ; 41.63 MHz ( period = 24.024 ns )                    ; mux_srcA:ALUSrcA|out[9]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.435 ns                ;
; N/A                                     ; 41.68 MHz ( period = 23.994 ns )                    ; mux_srcB:ALUSrcB|out[13] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.290 ns                ;
; N/A                                     ; 41.68 MHz ( period = 23.992 ns )                    ; mux_srcB:ALUSrcB|out[11] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.283 ns                ;
; N/A                                     ; 41.72 MHz ( period = 23.972 ns )                    ; mux_srcA:ALUSrcA|out[10] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.422 ns                ;
; N/A                                     ; 41.77 MHz ( period = 23.938 ns )                    ; mux_srcB:ALUSrcB|out[13] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.259 ns                ;
; N/A                                     ; 41.78 MHz ( period = 23.936 ns )                    ; mux_srcB:ALUSrcB|out[11] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.252 ns                ;
; N/A                                     ; 41.78 MHz ( period = 23.934 ns )                    ; mux_srcA:ALUSrcA|out[13] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 41.82 MHz ( period = 23.914 ns )                    ; mux_srcB:ALUSrcB|out[12] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.248 ns                ;
; N/A                                     ; 41.88 MHz ( period = 23.878 ns )                    ; mux_srcA:ALUSrcA|out[13] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.370 ns                ;
; N/A                                     ; 41.90 MHz ( period = 23.864 ns )                    ; mux_srcA:ALUSrcA|out[11] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.353 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.800 ns )                    ; mux_srcA:ALUSrcA|out[8]  ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.322 ns                ;
; N/A                                     ; 42.05 MHz ( period = 23.780 ns )                    ; mux_srcB:ALUSrcB|out[12] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.186 ns                ;
; N/A                                     ; 42.14 MHz ( period = 23.730 ns )                    ; mux_srcA:ALUSrcA|out[11] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.291 ns                ;
; N/A                                     ; 42.17 MHz ( period = 23.716 ns )                    ; mux_srcB:ALUSrcB|out[10] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.155 ns                ;
; N/A                                     ; 42.26 MHz ( period = 23.664 ns )                    ; mux_srcB:ALUSrcB|out[12] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.123 ns                ;
; N/A                                     ; 42.28 MHz ( period = 23.654 ns )                    ; mux_srcB:ALUSrcB|out[8]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 42.30 MHz ( period = 23.638 ns )                    ; mux_srcA:ALUSrcA|out[9]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.247 ns                ;
; N/A                                     ; 42.35 MHz ( period = 23.614 ns )                    ; mux_srcA:ALUSrcA|out[11] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.228 ns                ;
; N/A                                     ; 42.36 MHz ( period = 23.608 ns )                    ; mux_srcB:ALUSrcB|out[12] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.092 ns                ;
; N/A                                     ; 42.39 MHz ( period = 23.592 ns )                    ; mux_srcA:ALUSrcA|out[12] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.233 ns                ;
; N/A                                     ; 42.40 MHz ( period = 23.586 ns )                    ; mux_srcA:ALUSrcA|out[10] ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 42.42 MHz ( period = 23.572 ns )                    ; mux_srcB:ALUSrcB|out[2]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.071 ns                ;
; N/A                                     ; 42.43 MHz ( period = 23.566 ns )                    ; mux_srcB:ALUSrcB|out[16] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.077 ns                ;
; N/A                                     ; 42.45 MHz ( period = 23.558 ns )                    ; mux_srcA:ALUSrcA|out[11] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.197 ns                ;
; N/A                                     ; 42.60 MHz ( period = 23.472 ns )                    ; mux_srcA:ALUSrcA|out[0]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.170 ns                ;
; N/A                                     ; 42.63 MHz ( period = 23.458 ns )                    ; mux_srcA:ALUSrcA|out[12] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.171 ns                ;
; N/A                                     ; 42.65 MHz ( period = 23.448 ns )                    ; mux_srcB:ALUSrcB|out[5]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.008 ns                ;
; N/A                                     ; 42.65 MHz ( period = 23.446 ns )                    ; mux_srcB:ALUSrcB|out[13] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.011 ns                ;
; N/A                                     ; 42.65 MHz ( period = 23.444 ns )                    ; mux_srcB:ALUSrcB|out[11] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.004 ns                ;
; N/A                                     ; 42.71 MHz ( period = 23.414 ns )                    ; mux_srcA:ALUSrcA|out[8]  ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 8.134 ns                ;
; N/A                                     ; 42.76 MHz ( period = 23.386 ns )                    ; mux_srcA:ALUSrcA|out[13] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.122 ns                ;
; N/A                                     ; 42.80 MHz ( period = 23.366 ns )                    ; mux_srcB:ALUSrcB|out[7]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.983 ns                ;
; N/A                                     ; 42.84 MHz ( period = 23.342 ns )                    ; mux_srcA:ALUSrcA|out[12] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.108 ns                ;
; N/A                                     ; 42.86 MHz ( period = 23.330 ns )                    ; mux_srcB:ALUSrcB|out[10] ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 7.967 ns                ;
; N/A                                     ; 42.94 MHz ( period = 23.286 ns )                    ; mux_srcA:ALUSrcA|out[12] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.077 ns                ;
; N/A                                     ; 43.03 MHz ( period = 23.242 ns )                    ; mux_srcB:ALUSrcB|out[6]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.922 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.226 ns )                    ; mux_srcB:ALUSrcB|out[0]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.922 ns                ;
; N/A                                     ; 43.12 MHz ( period = 23.192 ns )                    ; mux_srcB:ALUSrcB|out[14] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 43.14 MHz ( period = 23.180 ns )                    ; mux_srcB:ALUSrcB|out[16] ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 7.889 ns                ;
; N/A                                     ; 43.16 MHz ( period = 23.172 ns )                    ; mux_srcA:ALUSrcA|out[1]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.016 ns                ;
; N/A                                     ; 43.18 MHz ( period = 23.160 ns )                    ; mux_srcB:ALUSrcB|out[3]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 43.26 MHz ( period = 23.118 ns )                    ; mux_srcB:ALUSrcB|out[4]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.844 ns                ;
; N/A                                     ; 43.26 MHz ( period = 23.116 ns )                    ; mux_srcB:ALUSrcB|out[12] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 7.844 ns                ;
; N/A                                     ; 43.26 MHz ( period = 23.116 ns )                    ; mux_srcA:ALUSrcA|out[3]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.004 ns                ;
; N/A                                     ; 43.35 MHz ( period = 23.066 ns )                    ; mux_srcA:ALUSrcA|out[11] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 7.949 ns                ;
; N/A                                     ; 43.37 MHz ( period = 23.060 ns )                    ; mux_srcB:ALUSrcB|out[13] ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 7.823 ns                ;
; N/A                                     ; 43.37 MHz ( period = 23.058 ns )                    ; mux_srcB:ALUSrcB|out[11] ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 7.816 ns                ;
; N/A                                     ; 43.37 MHz ( period = 23.058 ns )                    ; mux_srcB:ALUSrcB|out[14] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.817 ns                ;
; N/A                                     ; 43.37 MHz ( period = 23.056 ns )                    ; mux_srcA:ALUSrcA|out[5]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.956 ns                ;
; N/A                                     ; 43.48 MHz ( period = 23.000 ns )                    ; mux_srcA:ALUSrcA|out[13] ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 7.934 ns                ;
; N/A                                     ; 43.59 MHz ( period = 22.942 ns )                    ; mux_srcB:ALUSrcB|out[14] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 7.754 ns                ;
; N/A                                     ; 43.62 MHz ( period = 22.926 ns )                    ; mux_srcB:ALUSrcB|out[9]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.750 ns                ;
; N/A                                     ; 43.69 MHz ( period = 22.886 ns )                    ; mux_srcB:ALUSrcB|out[14] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 7.723 ns                ;
; N/A                                     ; 43.72 MHz ( period = 22.872 ns )                    ; mux_srcA:ALUSrcA|out[7]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.862 ns                ;
; N/A                                     ; 43.79 MHz ( period = 22.834 ns )                    ; mux_srcA:ALUSrcA|out[4]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.856 ns                ;
; N/A                                     ; 43.80 MHz ( period = 22.830 ns )                    ; mux_srcA:ALUSrcA|out[2]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.848 ns                ;
; N/A                                     ; 43.87 MHz ( period = 22.794 ns )                    ; mux_srcA:ALUSrcA|out[12] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 7.829 ns                ;
; N/A                                     ; 43.88 MHz ( period = 22.790 ns )                    ; mux_srcA:ALUSrcA|out[6]  ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 7.823 ns                ;
; N/A                                     ; 43.89 MHz ( period = 22.782 ns )                    ; mux_srcB:ALUSrcB|out[15] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 7.675 ns                ;
; N/A                                     ; 43.99 MHz ( period = 22.730 ns )                    ; mux_srcB:ALUSrcB|out[12] ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 7.656 ns                ;
; N/A                                     ; 44.09 MHz ( period = 22.680 ns )                    ; mux_srcA:ALUSrcA|out[11] ; UnidadeControle:CtrlUnit|state[4] ; clock      ; clock    ; None                        ; None                      ; 7.761 ns                ;
; N/A                                     ; 44.09 MHz ( period = 22.680 ns )                    ; mux_srcB:ALUSrcB|out[15] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 7.624 ns                ;
; N/A                                     ; 44.15 MHz ( period = 22.648 ns )                    ; mux_srcB:ALUSrcB|out[15] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.613 ns                ;
; N/A                                     ; 44.40 MHz ( period = 22.520 ns )                    ; mux_srcA:ALUSrcA|out[16] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 7.682 ns                ;
; N/A                                     ; 44.49 MHz ( period = 22.476 ns )                    ; mux_srcB:ALUSrcB|out[15] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 7.519 ns                ;
; N/A                                     ; 44.60 MHz ( period = 22.424 ns )                    ; mux_srcB:ALUSrcB|out[19] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 7.533 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                          ;                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[14]                     ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 0.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[28]                     ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 0.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[9]                      ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 0.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[28]                     ; mux_srcB:ALUSrcB|out[28]     ; clock      ; clock    ; None                       ; None                       ; 0.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[19]                     ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 0.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 0.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 0.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 0.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; mux_srcA:ALUSrcA|out[24]     ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[15]                     ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 0.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; mux_srcA:ALUSrcA|out[20]     ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                           ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 0.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 0.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; mux_srcA:ALUSrcA|out[4]      ; clock      ; clock    ; None                       ; None                       ; 0.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; mux_srcA:ALUSrcA|out[3]      ; clock      ; clock    ; None                       ; None                       ; 0.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 0.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[10]                     ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 0.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[29]                     ; mux_srcB:ALUSrcB|out[29]     ; clock      ; clock    ; None                       ; None                       ; 1.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[24]                     ; mux_srcB:ALUSrcB|out[24]     ; clock      ; clock    ; None                       ; None                       ; 1.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[20]                     ; mux_srcB:ALUSrcB|out[20]     ; clock      ; clock    ; None                       ; None                       ; 1.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[12]                          ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[23]                     ; mux_srcB:ALUSrcB|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[31]                     ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 0.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[16]                     ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; mega_mux:MemToRegMux|out[26] ; clock      ; clock    ; None                       ; None                       ; 0.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 0.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[21]                     ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 0.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[11]                     ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[29]                     ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 0.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[18]                     ; mux_srcB:ALUSrcB|out[18]     ; clock      ; clock    ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; mega_mux:MemToRegMux|out[30] ; clock      ; clock    ; None                       ; None                       ; 1.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[21]                     ; mux_srcB:ALUSrcB|out[21]     ; clock      ; clock    ; None                       ; None                       ; 1.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; mega_mux:MemToRegMux|out[27] ; clock      ; clock    ; None                       ; None                       ; 0.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; mega_mux:MemToRegMux|out[0]  ; clock      ; clock    ; None                       ; None                       ; 0.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; mega_mux:MemToRegMux|out[20] ; clock      ; clock    ; None                       ; None                       ; 0.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 0.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[14]                          ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[16]                     ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[20]                     ; mux_srcA:ALUSrcA|out[20]     ; clock      ; clock    ; None                       ; None                       ; 1.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[24]                     ; mux_srcA:ALUSrcA|out[24]     ; clock      ; clock    ; None                       ; None                       ; 1.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[11]                     ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[12]                     ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[4]                      ; mux_srcA:ALUSrcA|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[3]                      ; mux_srcA:ALUSrcA|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[23]                     ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[31]                     ; mux_srcB:ALUSrcB|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[12]                          ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[12]                     ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[5]                      ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[8]                           ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[15]                     ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[9]                           ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[6]                      ; mux_srcB:ALUSrcB|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[14]                     ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[0]                      ; mux_srcA:ALUSrcA|out[0]      ; clock      ; clock    ; None                       ; None                       ; 1.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[17]                     ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[6]                           ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[7]                      ; mux_srcA:ALUSrcA|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[1]                      ; mux_srcB:ALUSrcB|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 1.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[26]                     ; mux_srcB:ALUSrcB|out[26]     ; clock      ; clock    ; None                       ; None                       ; 1.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[1]                           ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[0]                            ; mux_srcA:ALUSrcA|out[0]      ; clock      ; clock    ; None                       ; None                       ; 1.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; mux_srcA:ALUSrcA|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; mux_srcA:ALUSrcA|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[30]                     ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; mux_srcA:ALUSrcA|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[8]                      ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[30]                     ; mega_mux:MemToRegMux|out[30] ; clock      ; clock    ; None                       ; None                       ; 1.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[22]                     ; mux_srcB:ALUSrcB|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[27]                     ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 1.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; mega_mux:MemToRegMux|out[14] ; clock      ; clock    ; None                       ; None                       ; 1.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[17]                     ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; mux_srcA:ALUSrcA|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[5]                      ; mux_srcB:ALUSrcB|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[1]                ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 1.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[3]                      ; mux_srcB:ALUSrcB|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[6]                      ; mux_srcA:ALUSrcA|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; mega_mux:MemToRegMux|out[29] ; clock      ; clock    ; None                       ; None                       ; 1.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[0]                      ; mega_mux:MemToRegMux|out[0]  ; clock      ; clock    ; None                       ; None                       ; 1.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[27]                     ; mux_srcB:ALUSrcB|out[27]     ; clock      ; clock    ; None                       ; None                       ; 1.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; mux_srcA:ALUSrcA|out[18]     ; clock      ; clock    ; None                       ; None                       ; 1.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[13]                     ; mux_srcB:ALUSrcB|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[7]                           ; mux_srcB:ALUSrcB|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[8]                           ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[2]                ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[6]                           ; mux_srcB:ALUSrcB|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; mega_mux:MemToRegMux|out[28] ; clock      ; clock    ; None                       ; None                       ; 1.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[26]                     ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 1.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[2]                ; mega_mux:MemToRegMux|out[14] ; clock      ; clock    ; None                       ; None                       ; 1.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[25]                     ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[1]                ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 1.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 1.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[1]                ; mega_mux:MemToRegMux|out[14] ; clock      ; clock    ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; mega_mux:MemToRegMux|out[18] ; clock      ; clock    ; None                       ; None                       ; 1.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; mux_srcA:ALUSrcA|out[2]      ; clock      ; clock    ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[2]                           ; mega_mux:MemToRegMux|out[18] ; clock      ; clock    ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[0]                ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[2]                           ; mux_srcB:ALUSrcB|out[2]      ; clock      ; clock    ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[4]                      ; mux_srcB:ALUSrcB|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[22]                     ; mega_mux:MemToRegMux|out[22] ; clock      ; clock    ; None                       ; None                       ; 1.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[14]                          ; mega_mux:MemToRegMux|out[30] ; clock      ; clock    ; None                       ; None                       ; 1.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[22]                     ; mux_srcA:ALUSrcA|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[0]                      ; mux_srcB:ALUSrcB|out[0]      ; clock      ; clock    ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[1]                           ; mux_srcB:ALUSrcB|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[4]                           ; mux_srcB:ALUSrcB|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; mega_mux:MemToRegMux|out[26] ; clock      ; clock    ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[7]                      ; mux_srcB:ALUSrcB|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|USExt                      ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[28]                     ; mega_mux:MemToRegMux|out[28] ; clock      ; clock    ; None                       ; None                       ; 1.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|USExt                      ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[1]                ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[3]                ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 1.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[2]                ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 1.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[12]                          ; mega_mux:MemToRegMux|out[28] ; clock      ; clock    ; None                       ; None                       ; 1.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[9]                           ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 1.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[2]                ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[1]                ; mega_mux:MemToRegMux|out[0]  ; clock      ; clock    ; None                       ; None                       ; 2.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[9]                      ; mux_srcB:ALUSrcB|out[9]      ; clock      ; clock    ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; mux_srcA:ALUSrcA|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 2.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[1]                ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 2.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; mux_srcA:ALUSrcA|out[20]     ; clock      ; clock    ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[19]                     ; mux_srcB:ALUSrcB|out[19]     ; clock      ; clock    ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[10]                     ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; mega_mux:MemToRegMux|out[30] ; clock      ; clock    ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[9]                           ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[31]                     ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[1]                      ; mux_srcA:ALUSrcA|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[26]                     ; mega_mux:MemToRegMux|out[26] ; clock      ; clock    ; None                       ; None                       ; 1.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[6]                           ; mega_mux:MemToRegMux|out[22] ; clock      ; clock    ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[22]     ; clock      ; clock    ; None                       ; None                       ; 2.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[30]                     ; mux_srcB:ALUSrcB|out[30]     ; clock      ; clock    ; None                       ; None                       ; 2.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[28]     ; clock      ; clock    ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 1.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[2]                           ; mux_srcB:ALUSrcB|out[4]      ; clock      ; clock    ; None                       ; None                       ; 2.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[0]                ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[1]                           ; mux_srcB:ALUSrcB|out[1]      ; clock      ; clock    ; None                       ; None                       ; 2.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[9]                           ; mux_srcB:ALUSrcB|out[9]      ; clock      ; clock    ; None                       ; None                       ; 2.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[0]                ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[2]                ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 1.979 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                              ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------+
; tsu                                                                                         ;
+-------+--------------+------------+-------+--------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                   ; To Clock ;
+-------+--------------+------------+-------+--------------------------------------+----------+
; N/A   ; None         ; 6.890 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[1]  ; clock    ;
; N/A   ; None         ; 6.563 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[2]  ; clock    ;
; N/A   ; None         ; 6.495 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[2]    ; clock    ;
; N/A   ; None         ; 6.411 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[1]  ; clock    ;
; N/A   ; None         ; 6.265 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[1]    ; clock    ;
; N/A   ; None         ; 6.118 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[0]  ; clock    ;
; N/A   ; None         ; 5.761 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[0]    ; clock    ;
; N/A   ; None         ; 5.396 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[0]  ; clock    ;
; N/A   ; None         ; 5.377 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[1]     ; clock    ;
; N/A   ; None         ; 5.082 ns   ; reset ; UnidadeControle:CtrlUnit|RegDst[1]   ; clock    ;
; N/A   ; None         ; 5.032 ns   ; reset ; UnidadeControle:CtrlUnit|MemWR       ; clock    ;
; N/A   ; None         ; 5.012 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[3] ; clock    ;
; N/A   ; None         ; 5.012 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[1] ; clock    ;
; N/A   ; None         ; 4.850 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[0]     ; clock    ;
; N/A   ; None         ; 4.603 ns   ; reset ; UnidadeControle:CtrlUnit|RegDst[0]   ; clock    ;
; N/A   ; None         ; 4.512 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[0] ; clock    ;
; N/A   ; None         ; 4.512 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[2] ; clock    ;
; N/A   ; None         ; 4.502 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[0] ; clock    ;
; N/A   ; None         ; 4.300 ns   ; reset ; UnidadeControle:CtrlUnit|IRWrite     ; clock    ;
; N/A   ; None         ; 4.250 ns   ; reset ; UnidadeControle:CtrlUnit|AWrite      ; clock    ;
; N/A   ; None         ; 4.209 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[1] ; clock    ;
; N/A   ; None         ; 4.196 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[2]     ; clock    ;
; N/A   ; None         ; 3.667 ns   ; reset ; UnidadeControle:CtrlUnit|state[1]    ; clock    ;
; N/A   ; None         ; 3.659 ns   ; reset ; UnidadeControle:CtrlUnit|state[6]    ; clock    ;
; N/A   ; None         ; 3.659 ns   ; reset ; UnidadeControle:CtrlUnit|state[2]    ; clock    ;
; N/A   ; None         ; 3.481 ns   ; reset ; UnidadeControle:CtrlUnit|state[4]    ; clock    ;
; N/A   ; None         ; 3.432 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite ; clock    ;
; N/A   ; None         ; 3.086 ns   ; reset ; UnidadeControle:CtrlUnit|MDRWrite    ; clock    ;
; N/A   ; None         ; 3.083 ns   ; reset ; UnidadeControle:CtrlUnit|USExt       ; clock    ;
; N/A   ; None         ; 3.058 ns   ; reset ; UnidadeControle:CtrlUnit|ALUorMem    ; clock    ;
; N/A   ; None         ; 3.058 ns   ; reset ; UnidadeControle:CtrlUnit|PCWrite     ; clock    ;
; N/A   ; None         ; 3.058 ns   ; reset ; UnidadeControle:CtrlUnit|RegWrite    ; clock    ;
; N/A   ; None         ; 3.041 ns   ; reset ; UnidadeControle:CtrlUnit|state[5]    ; clock    ;
; N/A   ; None         ; 3.033 ns   ; reset ; UnidadeControle:CtrlUnit|state[0]    ; clock    ;
; N/A   ; None         ; 2.011 ns   ; reset ; UnidadeControle:CtrlUnit|MemWD[1]    ; clock    ;
; N/A   ; None         ; 1.978 ns   ; reset ; UnidadeControle:CtrlUnit|MemWD[0]    ; clock    ;
; N/A   ; None         ; 0.312 ns   ; reset ; UnidadeControle:CtrlUnit|state[3]    ; clock    ;
+-------+--------------+------------+-------+--------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                              ; To             ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+----------------+------------+
; N/A                                     ; None                                                ; 16.990 ns  ; mux_srcB:ALUSrcB|out[1]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.751 ns  ; mux_srcB:ALUSrcB|out[2]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.701 ns  ; mux_srcA:ALUSrcA|out[0]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.689 ns  ; mux_srcB:ALUSrcB|out[5]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.648 ns  ; mux_srcB:ALUSrcB|out[7]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.586 ns  ; mux_srcB:ALUSrcB|out[6]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.578 ns  ; mux_srcB:ALUSrcB|out[0]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.551 ns  ; mux_srcA:ALUSrcA|out[1]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.545 ns  ; mux_srcB:ALUSrcB|out[3]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.524 ns  ; mux_srcB:ALUSrcB|out[4]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.523 ns  ; mux_srcA:ALUSrcA|out[3]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.493 ns  ; mux_srcA:ALUSrcA|out[5]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.428 ns  ; mux_srcB:ALUSrcB|out[9]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.401 ns  ; mux_srcA:ALUSrcA|out[7]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.382 ns  ; mux_srcA:ALUSrcA|out[4]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.380 ns  ; mux_srcA:ALUSrcA|out[2]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.360 ns  ; mux_srcA:ALUSrcA|out[6]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.108 ns  ; mux_srcB:ALUSrcB|out[8]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.100 ns  ; mux_srcA:ALUSrcA|out[9]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 16.074 ns  ; mux_srcA:ALUSrcA|out[10]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 15.988 ns  ; mux_srcA:ALUSrcA|out[8]           ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 15.946 ns  ; mux_srcB:ALUSrcB|out[10]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 15.871 ns  ; mux_srcB:ALUSrcB|out[16]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 15.811 ns  ; mux_srcB:ALUSrcB|out[13]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 15.810 ns  ; mux_srcB:ALUSrcB|out[11]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 15.781 ns  ; mux_srcA:ALUSrcA|out[13]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 15.646 ns  ; mux_srcB:ALUSrcB|out[12]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 15.621 ns  ; mux_srcA:ALUSrcA|out[11]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 15.485 ns  ; mux_srcA:ALUSrcA|out[12]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 15.285 ns  ; mux_srcB:ALUSrcB|out[14]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 15.080 ns  ; mux_srcB:ALUSrcB|out[15]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 14.949 ns  ; mux_srcA:ALUSrcA|out[16]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 14.901 ns  ; mux_srcB:ALUSrcB|out[19]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 14.805 ns  ; mux_srcB:ALUSrcB|out[18]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 14.707 ns  ; mux_srcA:ALUSrcA|out[15]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 14.604 ns  ; mux_srcA:ALUSrcA|out[17]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 14.552 ns  ; mux_srcA:ALUSrcA|out[14]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 14.412 ns  ; mux_srcA:ALUSrcA|out[20]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 14.373 ns  ; mux_srcB:ALUSrcB|out[17]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 14.360 ns  ; mux_srcA:ALUSrcA|out[18]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 14.333 ns  ; UnidadeControle:CtrlUnit|ALUOp[1] ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 14.236 ns  ; mux_srcB:ALUSrcB|out[20]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 14.203 ns  ; UnidadeControle:CtrlUnit|ALUOp[2] ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 14.079 ns  ; UnidadeControle:CtrlUnit|ALUOp[0] ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 13.850 ns  ; mux_srcB:ALUSrcB|out[21]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 13.823 ns  ; mux_srcA:ALUSrcA|out[19]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 13.606 ns  ; mux_srcB:ALUSrcB|out[23]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 13.597 ns  ; mux_srcA:ALUSrcA|out[21]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 13.214 ns  ; mux_srcB:ALUSrcB|out[24]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 13.099 ns  ; mux_srcB:ALUSrcB|out[22]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 13.083 ns  ; mux_srcB:ALUSrcB|out[25]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 13.059 ns  ; mux_srcB:ALUSrcB|out[26]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 13.015 ns  ; mux_srcA:ALUSrcA|out[23]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 12.912 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[4]      ; clock      ;
; N/A                                     ; None                                                ; 12.902 ns  ; mux_srcB:ALUSrcB|out[29]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 12.837 ns  ; Banco_reg:registers|Reg1[4]       ; RegBIn[4]      ; clock      ;
; N/A                                     ; None                                                ; 12.769 ns  ; mux_srcA:ALUSrcA|out[24]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 12.756 ns  ; mux_srcB:ALUSrcB|out[28]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 12.662 ns  ; mux_srcA:ALUSrcA|out[22]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 12.593 ns  ; mux_srcA:ALUSrcA|out[25]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 12.577 ns  ; mux_srcB:ALUSrcB|out[31]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 12.539 ns  ; Banco_reg:registers|Reg27[8]      ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 12.431 ns  ; mux_srcB:ALUSrcB|out[27]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 12.390 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[0]      ; clock      ;
; N/A                                     ; None                                                ; 12.372 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[0]      ; clock      ;
; N/A                                     ; None                                                ; 12.353 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[7]      ; clock      ;
; N/A                                     ; None                                                ; 12.351 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[30]     ; clock      ;
; N/A                                     ; None                                                ; 12.289 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 12.233 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.201 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[0]      ; clock      ;
; N/A                                     ; None                                                ; 12.173 ns  ; mux_srcA:ALUSrcA|out[28]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 12.151 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[4]      ; clock      ;
; N/A                                     ; None                                                ; 12.135 ns  ; Banco_reg:registers|Reg5[4]       ; RegBIn[4]      ; clock      ;
; N/A                                     ; None                                                ; 12.116 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[17]     ; clock      ;
; N/A                                     ; None                                                ; 12.081 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[29]     ; clock      ;
; N/A                                     ; None                                                ; 12.079 ns  ; Banco_reg:registers|Reg7[4]       ; RegBIn[4]      ; clock      ;
; N/A                                     ; None                                                ; 12.055 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[27]     ; clock      ;
; N/A                                     ; None                                                ; 12.051 ns  ; mux_srcA:ALUSrcA|out[26]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 12.034 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.996 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[3]      ; clock      ;
; N/A                                     ; None                                                ; 11.975 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[27]     ; clock      ;
; N/A                                     ; None                                                ; 11.966 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.929 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[0]      ; clock      ;
; N/A                                     ; None                                                ; 11.880 ns  ; Banco_reg:registers|Reg10[0]      ; RegAIn[0]      ; clock      ;
; N/A                                     ; None                                                ; 11.869 ns  ; Banco_reg:registers|Reg26[27]     ; RegBIn[27]     ; clock      ;
; N/A                                     ; None                                                ; 11.868 ns  ; Banco_reg:registers|Reg27[8]      ; RegAIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.853 ns  ; mux_srcA:ALUSrcA|out[27]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 11.755 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.718 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[13]     ; clock      ;
; N/A                                     ; None                                                ; 11.716 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[17]     ; clock      ;
; N/A                                     ; None                                                ; 11.688 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[3]      ; clock      ;
; N/A                                     ; None                                                ; 11.687 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[27]     ; clock      ;
; N/A                                     ; None                                                ; 11.661 ns  ; Banco_reg:registers|Reg26[27]     ; RegAIn[27]     ; clock      ;
; N/A                                     ; None                                                ; 11.614 ns  ; mux_srcA:ALUSrcA|out[29]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 11.603 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[29]     ; clock      ;
; N/A                                     ; None                                                ; 11.602 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[26]     ; clock      ;
; N/A                                     ; None                                                ; 11.594 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[16]     ; clock      ;
; N/A                                     ; None                                                ; 11.590 ns  ; Banco_reg:registers|Reg26[5]      ; RegAIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.581 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.570 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[27]     ; clock      ;
; N/A                                     ; None                                                ; 11.567 ns  ; Banco_reg:registers|Reg1[17]      ; RegBIn[17]     ; clock      ;
; N/A                                     ; None                                                ; 11.552 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[22]     ; clock      ;
; N/A                                     ; None                                                ; 11.550 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[27]     ; clock      ;
; N/A                                     ; None                                                ; 11.544 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[16]     ; clock      ;
; N/A                                     ; None                                                ; 11.541 ns  ; mux_srcA:ALUSrcA|out[31]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 11.537 ns  ; Banco_reg:registers|Reg24[0]      ; RegAIn[0]      ; clock      ;
; N/A                                     ; None                                                ; 11.536 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[22]     ; clock      ;
; N/A                                     ; None                                                ; 11.529 ns  ; mux_srcA:ALUSrcA|out[30]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 11.522 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.510 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[14]     ; clock      ;
; N/A                                     ; None                                                ; 11.482 ns  ; Banco_reg:registers|Reg7[17]      ; RegBIn[17]     ; clock      ;
; N/A                                     ; None                                                ; 11.470 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.452 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[2]      ; clock      ;
; N/A                                     ; None                                                ; 11.448 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[17]     ; clock      ;
; N/A                                     ; None                                                ; 11.442 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[3]      ; clock      ;
; N/A                                     ; None                                                ; 11.397 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[21]     ; clock      ;
; N/A                                     ; None                                                ; 11.388 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[3]      ; clock      ;
; N/A                                     ; None                                                ; 11.377 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 11.362 ns  ; Banco_reg:registers|Reg27[25]     ; RegBIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 11.345 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.343 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.333 ns  ; Banco_reg:registers|Reg11[8]      ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.332 ns  ; mux_srcB:ALUSrcB|out[30]          ; LessThan       ; clock      ;
; N/A                                     ; None                                                ; 11.325 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[29]     ; clock      ;
; N/A                                     ; None                                                ; 11.316 ns  ; Banco_reg:registers|Reg15[13]     ; RegBIn[13]     ; clock      ;
; N/A                                     ; None                                                ; 11.311 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[3]      ; clock      ;
; N/A                                     ; None                                                ; 11.309 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[6]      ; clock      ;
; N/A                                     ; None                                                ; 11.301 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[13]     ; clock      ;
; N/A                                     ; None                                                ; 11.288 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[15]     ; clock      ;
; N/A                                     ; None                                                ; 11.284 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[21]     ; clock      ;
; N/A                                     ; None                                                ; 11.277 ns  ; Banco_reg:registers|Reg3[29]      ; RegBIn[29]     ; clock      ;
; N/A                                     ; None                                                ; 11.275 ns  ; Banco_reg:registers|Reg7[3]       ; RegAIn[3]      ; clock      ;
; N/A                                     ; None                                                ; 11.265 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[30]     ; clock      ;
; N/A                                     ; None                                                ; 11.264 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[17]     ; clock      ;
; N/A                                     ; None                                                ; 11.261 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.261 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.255 ns  ; mux_srcA:ALUSrcA|out[15]          ; AluSrcAOut[15] ; clock      ;
; N/A                                     ; None                                                ; 11.250 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[27]     ; clock      ;
; N/A                                     ; None                                                ; 11.240 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.237 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 11.234 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[16]     ; clock      ;
; N/A                                     ; None                                                ; 11.229 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[15]     ; clock      ;
; N/A                                     ; None                                                ; 11.217 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[26]     ; clock      ;
; N/A                                     ; None                                                ; 11.214 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.209 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[16]     ; clock      ;
; N/A                                     ; None                                                ; 11.209 ns  ; Banco_reg:registers|Reg9[13]      ; RegBIn[13]     ; clock      ;
; N/A                                     ; None                                                ; 11.187 ns  ; Banco_reg:registers|Reg21[8]      ; RegAIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.176 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.174 ns  ; mux_srcB:ALUSrcB|out[30]          ; AluSrcBOut[30] ; clock      ;
; N/A                                     ; None                                                ; 11.173 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[18]     ; clock      ;
; N/A                                     ; None                                                ; 11.160 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[6]      ; clock      ;
; N/A                                     ; None                                                ; 11.158 ns  ; mux_srcA:ALUSrcA|out[8]           ; AluSrcAOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 11.157 ns  ; Banco_reg:registers|Reg10[30]     ; RegBIn[30]     ; clock      ;
; N/A                                     ; None                                                ; 11.157 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[2]      ; clock      ;
; N/A                                     ; None                                                ; 11.153 ns  ; Banco_reg:registers|Reg16[0]      ; RegAIn[0]      ; clock      ;
; N/A                                     ; None                                                ; 11.150 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[14]     ; clock      ;
; N/A                                     ; None                                                ; 11.148 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[22]     ; clock      ;
; N/A                                     ; None                                                ; 11.118 ns  ; Banco_reg:registers|Reg27[0]      ; RegAIn[0]      ; clock      ;
; N/A                                     ; None                                                ; 11.116 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[27]     ; clock      ;
; N/A                                     ; None                                                ; 11.115 ns  ; Banco_reg:registers|Reg28[5]      ; RegAIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.096 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[14]     ; clock      ;
; N/A                                     ; None                                                ; 11.084 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[10]     ; clock      ;
; N/A                                     ; None                                                ; 11.084 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[2]      ; clock      ;
; N/A                                     ; None                                                ; 11.078 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[7]      ; clock      ;
; N/A                                     ; None                                                ; 11.075 ns  ; Banco_reg:registers|Reg19[8]      ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.070 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.055 ns  ; Banco_reg:registers|Reg23[8]      ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.055 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[10]     ; clock      ;
; N/A                                     ; None                                                ; 11.042 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[23]     ; clock      ;
; N/A                                     ; None                                                ; 11.033 ns  ; Instr_Reg:IR|Instr20_16[1]        ; RegBIn[19]     ; clock      ;
; N/A                                     ; None                                                ; 11.030 ns  ; Banco_reg:registers|Reg24[5]      ; RegAIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.024 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[31]     ; clock      ;
; N/A                                     ; None                                                ; 11.011 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[22]     ; clock      ;
; N/A                                     ; None                                                ; 11.010 ns  ; mux_srcA:ALUSrcA|out[27]          ; AluSrcAOut[27] ; clock      ;
; N/A                                     ; None                                                ; 11.009 ns  ; Banco_reg:registers|Reg2[3]       ; RegBIn[3]      ; clock      ;
; N/A                                     ; None                                                ; 11.008 ns  ; Banco_reg:registers|Reg14[27]     ; RegBIn[27]     ; clock      ;
; N/A                                     ; None                                                ; 10.992 ns  ; Banco_reg:registers|Reg15[17]     ; RegBIn[17]     ; clock      ;
; N/A                                     ; None                                                ; 10.989 ns  ; Banco_reg:registers|Reg27[6]      ; RegBIn[6]      ; clock      ;
; N/A                                     ; None                                                ; 10.989 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[18]     ; clock      ;
; N/A                                     ; None                                                ; 10.985 ns  ; mux_srcB:ALUSrcB|out[4]           ; AluSrcBOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 10.982 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 10.981 ns  ; Instr_Reg:IR|Instr25_21[1]        ; RegAIn[24]     ; clock      ;
; N/A                                     ; None                                                ; 10.976 ns  ; Banco_reg:registers|Reg31[0]      ; RegAIn[0]      ; clock      ;
; N/A                                     ; None                                                ; 10.975 ns  ; Instr_Reg:IR|Instr25_21[2]        ; RegAIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 10.966 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[23]     ; clock      ;
; N/A                                     ; None                                                ; 10.965 ns  ; Banco_reg:registers|Reg8[17]      ; RegBIn[17]     ; clock      ;
; N/A                                     ; None                                                ; 10.945 ns  ; Instr_Reg:IR|Instr20_16[3]        ; RegBIn[16]     ; clock      ;
; N/A                                     ; None                                                ; 10.942 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[11]     ; clock      ;
; N/A                                     ; None                                                ; 10.937 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[18]     ; clock      ;
; N/A                                     ; None                                                ; 10.934 ns  ; Instr_Reg:IR|Instr20_16[4]        ; RegBIn[13]     ; clock      ;
; N/A                                     ; None                                                ; 10.932 ns  ; Banco_reg:registers|Reg8[0]       ; RegAIn[0]      ; clock      ;
; N/A                                     ; None                                                ; 10.930 ns  ; mux_srcB:ALUSrcB|out[13]          ; AluSrcBOut[13] ; clock      ;
; N/A                                     ; None                                                ; 10.924 ns  ; Instr_Reg:IR|Instr25_21[3]        ; RegAIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 10.923 ns  ; Instr_Reg:IR|Instr20_16[2]        ; RegBIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 10.921 ns  ; Banco_reg:registers|Reg25[16]     ; RegBIn[16]     ; clock      ;
; N/A                                     ; None                                                ; 10.913 ns  ; Banco_reg:registers|Reg24[5]      ; RegBIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 10.909 ns  ; Banco_reg:registers|Reg3[4]       ; RegBIn[4]      ; clock      ;
; N/A                                     ; None                                                ; 10.907 ns  ; Instr_Reg:IR|Instr25_21[4]        ; RegAIn[11]     ; clock      ;
; N/A                                     ; None                                                ; 10.900 ns  ; Banco_reg:registers|Reg20[0]      ; RegAIn[0]      ; clock      ;
; N/A                                     ; None                                                ; 10.899 ns  ; Banco_reg:registers|Reg11[17]     ; RegBIn[17]     ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                   ;                ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+----------------+------------+


+---------------------------------------------------------------------------------------------------+
; th                                                                                                ;
+---------------+-------------+-----------+-------+--------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                   ; To Clock ;
+---------------+-------------+-----------+-------+--------------------------------------+----------+
; N/A           ; None        ; -0.073 ns ; reset ; UnidadeControle:CtrlUnit|state[3]    ; clock    ;
; N/A           ; None        ; -1.739 ns ; reset ; UnidadeControle:CtrlUnit|MemWD[0]    ; clock    ;
; N/A           ; None        ; -1.772 ns ; reset ; UnidadeControle:CtrlUnit|MemWD[1]    ; clock    ;
; N/A           ; None        ; -2.794 ns ; reset ; UnidadeControle:CtrlUnit|state[0]    ; clock    ;
; N/A           ; None        ; -2.802 ns ; reset ; UnidadeControle:CtrlUnit|state[5]    ; clock    ;
; N/A           ; None        ; -2.819 ns ; reset ; UnidadeControle:CtrlUnit|ALUorMem    ; clock    ;
; N/A           ; None        ; -2.819 ns ; reset ; UnidadeControle:CtrlUnit|PCWrite     ; clock    ;
; N/A           ; None        ; -2.819 ns ; reset ; UnidadeControle:CtrlUnit|RegWrite    ; clock    ;
; N/A           ; None        ; -2.844 ns ; reset ; UnidadeControle:CtrlUnit|USExt       ; clock    ;
; N/A           ; None        ; -2.847 ns ; reset ; UnidadeControle:CtrlUnit|MDRWrite    ; clock    ;
; N/A           ; None        ; -3.193 ns ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite ; clock    ;
; N/A           ; None        ; -3.242 ns ; reset ; UnidadeControle:CtrlUnit|state[4]    ; clock    ;
; N/A           ; None        ; -3.420 ns ; reset ; UnidadeControle:CtrlUnit|state[6]    ; clock    ;
; N/A           ; None        ; -3.420 ns ; reset ; UnidadeControle:CtrlUnit|state[2]    ; clock    ;
; N/A           ; None        ; -3.428 ns ; reset ; UnidadeControle:CtrlUnit|state[1]    ; clock    ;
; N/A           ; None        ; -3.957 ns ; reset ; UnidadeControle:CtrlUnit|IorD[2]     ; clock    ;
; N/A           ; None        ; -3.970 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[1] ; clock    ;
; N/A           ; None        ; -4.011 ns ; reset ; UnidadeControle:CtrlUnit|AWrite      ; clock    ;
; N/A           ; None        ; -4.061 ns ; reset ; UnidadeControle:CtrlUnit|IRWrite     ; clock    ;
; N/A           ; None        ; -4.263 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[0] ; clock    ;
; N/A           ; None        ; -4.273 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[0] ; clock    ;
; N/A           ; None        ; -4.273 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[2] ; clock    ;
; N/A           ; None        ; -4.364 ns ; reset ; UnidadeControle:CtrlUnit|RegDst[0]   ; clock    ;
; N/A           ; None        ; -4.611 ns ; reset ; UnidadeControle:CtrlUnit|IorD[0]     ; clock    ;
; N/A           ; None        ; -4.773 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[3] ; clock    ;
; N/A           ; None        ; -4.773 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[1] ; clock    ;
; N/A           ; None        ; -4.793 ns ; reset ; UnidadeControle:CtrlUnit|MemWR       ; clock    ;
; N/A           ; None        ; -4.843 ns ; reset ; UnidadeControle:CtrlUnit|RegDst[1]   ; clock    ;
; N/A           ; None        ; -5.138 ns ; reset ; UnidadeControle:CtrlUnit|IorD[1]     ; clock    ;
; N/A           ; None        ; -5.157 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[0]  ; clock    ;
; N/A           ; None        ; -5.522 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[0]    ; clock    ;
; N/A           ; None        ; -5.879 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[0]  ; clock    ;
; N/A           ; None        ; -6.026 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[1]    ; clock    ;
; N/A           ; None        ; -6.172 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[1]  ; clock    ;
; N/A           ; None        ; -6.256 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[2]    ; clock    ;
; N/A           ; None        ; -6.324 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[2]  ; clock    ;
; N/A           ; None        ; -6.651 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[1]  ; clock    ;
+---------------+-------------+-----------+-------+--------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 20:26:46 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "mux_srcA:ALUSrcA|out[0]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[0]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[1]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[1]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[2]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[2]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[3]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[3]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[4]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[4]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[5]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[5]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[6]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[6]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[31]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[7]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[7]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[30]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[30]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[31]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[29]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[28]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[28]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[29]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[26]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[27]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[0]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[26]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[27]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[24]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[25]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[16]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[18]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[20]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[22]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[24]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[25]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[23]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[16]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[14]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[15]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[17]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[17]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[18]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[19]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[19]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[20]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[21]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[21]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[22]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[23]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[1]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[2]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[3]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[4]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[5]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[6]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[14]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[15]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[12]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[13]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[31]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[7]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[13]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[12]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[11]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[10]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[30]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[8]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[8]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[11]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[10]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[9]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[29]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[28]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[9]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[26]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[27]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[24]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[25]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[16]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[18]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[20]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[22]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[23]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[14]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[15]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[17]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[19]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[21]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[12]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[13]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[11]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[10]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[8]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[1]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[2]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[3]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[0]" as buffer
    Info: Detected gated clock "mega_mux:MemToRegMux|Mux32~0" as buffer
    Info: Detected gated clock "mux_srcB:ALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[1]" as buffer
    Info: Detected gated clock "mux_srcA:ALUSrcA|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcA[1]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcA[0]" as buffer
Info: Clock "clock" has Internal fmax of 37.59 MHz between source register "mux_srcB:ALUSrcB|out[1]" and destination register "UnidadeControle:CtrlUnit|state[2]" (period= 26.602 ns)
    Info: + Longest register to register delay is 9.579 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y15_N28; Fanout = 5; REG Node = 'mux_srcB:ALUSrcB|out[1]'
        Info: 2: + IC(0.278 ns) + CELL(0.228 ns) = 0.506 ns; Loc. = LCCOMB_X9_Y15_N18; Fanout = 3; COMB Node = 'Ula32:ALU|Mux62~0'
        Info: 3: + IC(0.348 ns) + CELL(0.228 ns) = 1.082 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 2; COMB Node = 'Ula32:ALU|carry_temp[2]~3'
        Info: 4: + IC(0.279 ns) + CELL(0.378 ns) = 1.739 ns; Loc. = LCCOMB_X10_Y15_N14; Fanout = 4; COMB Node = 'Ula32:ALU|carry_temp[7]~7'
        Info: 5: + IC(0.235 ns) + CELL(0.053 ns) = 2.027 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[9]~8'
        Info: 6: + IC(0.216 ns) + CELL(0.053 ns) = 2.296 ns; Loc. = LCCOMB_X10_Y15_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[11]~9'
        Info: 7: + IC(0.214 ns) + CELL(0.053 ns) = 2.563 ns; Loc. = LCCOMB_X10_Y15_N24; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[13]~10'
        Info: 8: + IC(0.572 ns) + CELL(0.053 ns) = 3.188 ns; Loc. = LCCOMB_X10_Y14_N16; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[15]~11'
        Info: 9: + IC(0.220 ns) + CELL(0.053 ns) = 3.461 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[17]~12'
        Info: 10: + IC(0.229 ns) + CELL(0.053 ns) = 3.743 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[19]~13'
        Info: 11: + IC(0.807 ns) + CELL(0.053 ns) = 4.603 ns; Loc. = LCCOMB_X14_Y16_N16; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[21]~14'
        Info: 12: + IC(0.215 ns) + CELL(0.053 ns) = 4.871 ns; Loc. = LCCOMB_X14_Y16_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[23]~15'
        Info: 13: + IC(0.576 ns) + CELL(0.053 ns) = 5.500 ns; Loc. = LCCOMB_X14_Y17_N10; Fanout = 7; COMB Node = 'Ula32:ALU|carry_temp[25]~16'
        Info: 14: + IC(0.963 ns) + CELL(0.228 ns) = 6.691 ns; Loc. = LCCOMB_X14_Y17_N12; Fanout = 1; COMB Node = 'Ula32:ALU|Igual~10'
        Info: 15: + IC(0.361 ns) + CELL(0.053 ns) = 7.105 ns; Loc. = LCCOMB_X14_Y17_N2; Fanout = 1; COMB Node = 'Ula32:ALU|Igual~11'
        Info: 16: + IC(0.362 ns) + CELL(0.053 ns) = 7.520 ns; Loc. = LCCOMB_X14_Y17_N6; Fanout = 3; COMB Node = 'Ula32:ALU|Igual~12'
        Info: 17: + IC(0.217 ns) + CELL(0.154 ns) = 7.891 ns; Loc. = LCCOMB_X14_Y17_N26; Fanout = 6; COMB Node = 'Ula32:ALU|Maior~0'
        Info: 18: + IC(0.509 ns) + CELL(0.154 ns) = 8.554 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|Mux18~29'
        Info: 19: + IC(0.243 ns) + CELL(0.272 ns) = 9.069 ns; Loc. = LCCOMB_X18_Y17_N24; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|Mux16~0'
        Info: 20: + IC(0.302 ns) + CELL(0.053 ns) = 9.424 ns; Loc. = LCCOMB_X18_Y17_N0; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|Mux16~4'
        Info: 21: + IC(0.000 ns) + CELL(0.155 ns) = 9.579 ns; Loc. = LCFF_X18_Y17_N1; Fanout = 61; REG Node = 'UnidadeControle:CtrlUnit|state[2]'
        Info: Total cell delay = 2.433 ns ( 25.40 % )
        Info: Total interconnect delay = 7.146 ns ( 74.60 % )
    Info: - Smallest clock skew is -3.632 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.456 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1378; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.641 ns) + CELL(0.618 ns) = 2.456 ns; Loc. = LCFF_X18_Y17_N1; Fanout = 61; REG Node = 'UnidadeControle:CtrlUnit|state[2]'
            Info: Total cell delay = 1.472 ns ( 59.93 % )
            Info: Total interconnect delay = 0.984 ns ( 40.07 % )
        Info: - Longest clock path from clock "clock" to source register is 6.088 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(0.999 ns) + CELL(0.712 ns) = 2.565 ns; Loc. = LCFF_X3_Y12_N25; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
            Info: 3: + IC(0.968 ns) + CELL(0.225 ns) = 3.758 ns; Loc. = LCCOMB_X9_Y13_N20; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0'
            Info: 4: + IC(1.350 ns) + CELL(0.000 ns) = 5.108 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.927 ns) + CELL(0.053 ns) = 6.088 ns; Loc. = LCCOMB_X9_Y15_N28; Fanout = 5; REG Node = 'mux_srcB:ALUSrcB|out[1]'
            Info: Total cell delay = 1.844 ns ( 30.29 % )
            Info: Total interconnect delay = 4.244 ns ( 69.71 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:RegisterA|Saida[14]" and destination pin or register "mux_srcA:ALUSrcA|out[14]" for clock "clock" (Hold time is 2.669 ns)
    Info: + Largest clock skew is 3.447 ns
        Info: + Longest clock path from clock "clock" to destination register is 5.930 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(1.094 ns) + CELL(0.712 ns) = 2.660 ns; Loc. = LCFF_X5_Y13_N5; Fanout = 34; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcA[1]'
            Info: 3: + IC(0.860 ns) + CELL(0.053 ns) = 3.573 ns; Loc. = LCCOMB_X9_Y17_N24; Fanout = 1; COMB Node = 'mux_srcA:ALUSrcA|Mux32~0'
            Info: 4: + IC(1.400 ns) + CELL(0.000 ns) = 4.973 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'mux_srcA:ALUSrcA|Mux32~0clkctrl'
            Info: 5: + IC(0.904 ns) + CELL(0.053 ns) = 5.930 ns; Loc. = LCCOMB_X10_Y16_N4; Fanout = 8; REG Node = 'mux_srcA:ALUSrcA|out[14]'
            Info: Total cell delay = 1.672 ns ( 28.20 % )
            Info: Total interconnect delay = 4.258 ns ( 71.80 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.483 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1378; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X10_Y16_N1; Fanout = 1; REG Node = 'Registrador:RegisterA|Saida[14]'
            Info: Total cell delay = 1.472 ns ( 59.28 % )
            Info: Total interconnect delay = 1.011 ns ( 40.72 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.684 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y16_N1; Fanout = 1; REG Node = 'Registrador:RegisterA|Saida[14]'
        Info: 2: + IC(0.206 ns) + CELL(0.053 ns) = 0.259 ns; Loc. = LCCOMB_X10_Y16_N6; Fanout = 1; COMB Node = 'mux_srcA:ALUSrcA|Mux14~0'
        Info: 3: + IC(0.200 ns) + CELL(0.225 ns) = 0.684 ns; Loc. = LCCOMB_X10_Y16_N4; Fanout = 8; REG Node = 'mux_srcA:ALUSrcA|out[14]'
        Info: Total cell delay = 0.278 ns ( 40.64 % )
        Info: Total interconnect delay = 0.406 ns ( 59.36 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "UnidadeControle:CtrlUnit|ALUSrcB[1]" (data pin = "reset", clock pin = "clock") is 6.890 ns
    Info: + Longest pin to register delay is 9.271 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 21; PIN Node = 'reset'
        Info: 2: + IC(4.820 ns) + CELL(0.378 ns) = 6.062 ns; Loc. = LCCOMB_X17_Y17_N30; Fanout = 2; COMB Node = 'UnidadeControle:CtrlUnit|ALUSrcB[0]~1'
        Info: 3: + IC(0.263 ns) + CELL(0.366 ns) = 6.691 ns; Loc. = LCCOMB_X17_Y17_N16; Fanout = 3; COMB Node = 'UnidadeControle:CtrlUnit|ALUSrcB[0]~3'
        Info: 4: + IC(1.834 ns) + CELL(0.746 ns) = 9.271 ns; Loc. = LCFF_X3_Y12_N25; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
        Info: Total cell delay = 2.354 ns ( 25.39 % )
        Info: Total interconnect delay = 6.917 ns ( 74.61 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.471 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
        Info: 2: + IC(0.999 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X3_Y12_N25; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
        Info: Total cell delay = 1.472 ns ( 59.57 % )
        Info: Total interconnect delay = 0.999 ns ( 40.43 % )
Info: tco from clock "clock" to destination pin "LessThan" through register "mux_srcB:ALUSrcB|out[1]" is 16.990 ns
    Info: + Longest clock path from clock "clock" to source register is 6.088 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
        Info: 2: + IC(0.999 ns) + CELL(0.712 ns) = 2.565 ns; Loc. = LCFF_X3_Y12_N25; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
        Info: 3: + IC(0.968 ns) + CELL(0.225 ns) = 3.758 ns; Loc. = LCCOMB_X9_Y13_N20; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0'
        Info: 4: + IC(1.350 ns) + CELL(0.000 ns) = 5.108 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.927 ns) + CELL(0.053 ns) = 6.088 ns; Loc. = LCCOMB_X9_Y15_N28; Fanout = 5; REG Node = 'mux_srcB:ALUSrcB|out[1]'
        Info: Total cell delay = 1.844 ns ( 30.29 % )
        Info: Total interconnect delay = 4.244 ns ( 69.71 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 10.902 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y15_N28; Fanout = 5; REG Node = 'mux_srcB:ALUSrcB|out[1]'
        Info: 2: + IC(0.278 ns) + CELL(0.228 ns) = 0.506 ns; Loc. = LCCOMB_X9_Y15_N18; Fanout = 3; COMB Node = 'Ula32:ALU|Mux62~0'
        Info: 3: + IC(0.348 ns) + CELL(0.228 ns) = 1.082 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 2; COMB Node = 'Ula32:ALU|carry_temp[2]~3'
        Info: 4: + IC(0.279 ns) + CELL(0.378 ns) = 1.739 ns; Loc. = LCCOMB_X10_Y15_N14; Fanout = 4; COMB Node = 'Ula32:ALU|carry_temp[7]~7'
        Info: 5: + IC(0.235 ns) + CELL(0.053 ns) = 2.027 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[9]~8'
        Info: 6: + IC(0.216 ns) + CELL(0.053 ns) = 2.296 ns; Loc. = LCCOMB_X10_Y15_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[11]~9'
        Info: 7: + IC(0.214 ns) + CELL(0.053 ns) = 2.563 ns; Loc. = LCCOMB_X10_Y15_N24; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[13]~10'
        Info: 8: + IC(0.572 ns) + CELL(0.053 ns) = 3.188 ns; Loc. = LCCOMB_X10_Y14_N16; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[15]~11'
        Info: 9: + IC(0.220 ns) + CELL(0.053 ns) = 3.461 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[17]~12'
        Info: 10: + IC(0.229 ns) + CELL(0.053 ns) = 3.743 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[19]~13'
        Info: 11: + IC(0.807 ns) + CELL(0.053 ns) = 4.603 ns; Loc. = LCCOMB_X14_Y16_N16; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[21]~14'
        Info: 12: + IC(0.215 ns) + CELL(0.053 ns) = 4.871 ns; Loc. = LCCOMB_X14_Y16_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[23]~15'
        Info: 13: + IC(0.576 ns) + CELL(0.053 ns) = 5.500 ns; Loc. = LCCOMB_X14_Y17_N10; Fanout = 7; COMB Node = 'Ula32:ALU|carry_temp[25]~16'
        Info: 14: + IC(0.222 ns) + CELL(0.053 ns) = 5.775 ns; Loc. = LCCOMB_X14_Y17_N14; Fanout = 8; COMB Node = 'Ula32:ALU|carry_temp[27]~17'
        Info: 15: + IC(0.225 ns) + CELL(0.053 ns) = 6.053 ns; Loc. = LCCOMB_X14_Y17_N0; Fanout = 11; COMB Node = 'Ula32:ALU|carry_temp[29]~18'
        Info: 16: + IC(0.614 ns) + CELL(0.053 ns) = 6.720 ns; Loc. = LCCOMB_X14_Y15_N14; Fanout = 21; COMB Node = 'Ula32:ALU|carry_temp[30]~22'
        Info: 17: + IC(0.818 ns) + CELL(0.053 ns) = 7.591 ns; Loc. = LCCOMB_X15_Y17_N0; Fanout = 2; COMB Node = 'Ula32:ALU|Menor'
        Info: 18: + IC(1.339 ns) + CELL(1.972 ns) = 10.902 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'LessThan'
        Info: Total cell delay = 3.495 ns ( 32.06 % )
        Info: Total interconnect delay = 7.407 ns ( 67.94 % )
Info: th for register "UnidadeControle:CtrlUnit|state[3]" (data pin = "reset", clock pin = "clock") is -0.073 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.461 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1378; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X15_Y15_N1; Fanout = 84; REG Node = 'UnidadeControle:CtrlUnit|state[3]'
        Info: Total cell delay = 1.472 ns ( 59.81 % )
        Info: Total interconnect delay = 0.989 ns ( 40.19 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.683 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 21; PIN Node = 'reset'
        Info: 2: + IC(1.316 ns) + CELL(0.503 ns) = 2.683 ns; Loc. = LCFF_X15_Y15_N1; Fanout = 84; REG Node = 'UnidadeControle:CtrlUnit|state[3]'
        Info: Total cell delay = 1.367 ns ( 50.95 % )
        Info: Total interconnect delay = 1.316 ns ( 49.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 251 megabytes
    Info: Processing ended: Fri May 17 20:26:47 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


