

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Tue Oct  1 18:18:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmtree_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.506 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4119|     4119|  14.441 us|  14.441 us|  4119|  4119|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop10_loop11_loop12  |     4117|     4117|        23|          1|          1|  4096|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      510|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   112|    12952|    12192|    -|
|Memory               |       12|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      504|    -|
|Register             |        -|     -|     5457|      928|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       12|   112|    18409|    14134|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     3|        2|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U1140    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1141    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1142    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1143    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1144    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1145    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1146    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1147    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1156    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1157    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1158    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1159    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1160    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1161    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1162    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1163    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1164    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1165    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1166    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1167    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1168    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1169    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1170    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1171    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1148  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1149  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1150  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1151  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1152  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1153  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1154  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1155  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1172   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1173   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1174   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1175   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1176   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1177   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1178   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1179   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1180   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1181   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1182   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1183   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1184   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1185   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1186   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1187   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1188   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1189   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1190   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1191   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1192   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1193   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1194   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1195   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1196   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1197   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1198   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1199   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1200   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1201   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1202   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1203   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0| 112|12952|12192|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v32_U    |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_1_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_2_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_3_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_4_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_5_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_6_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_7_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_U    |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_1_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_2_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_3_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +---------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                          |       12|  0|   0|    0|  3072|  384|    12|        98304|
    +---------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln108_1_fu_1107_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln108_fu_1122_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln109_1_fu_1216_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln109_fu_1172_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln110_fu_1210_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln123_fu_1288_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln129_fu_1282_p2                |         +|   0|  0|  15|           8|           8|
    |and_ln108_fu_1154_p2                |       and|   0|  0|   2|           1|           1|
    |ap_condition_1889                   |       and|   0|  0|   2|           1|           1|
    |cmp41_fu_1204_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp65_fu_1269_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp93_3_fu_1274_p2                  |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln108_fu_1101_p2               |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln109_fu_1128_p2               |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln110_fu_1148_p2               |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln116_fu_1302_p2               |      icmp|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage0_iter22  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3    |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter6    |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8    |        or|   0|  0|   2|           1|           1|
    |or_ln109_fu_1178_p2                 |        or|   0|  0|   2|           1|           1|
    |grp_fu_806_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_810_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_814_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_818_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_822_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_826_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_830_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_834_p0                       |    select|   0|  0|  32|           1|           1|
    |select_ln108_1_fu_1160_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln108_fu_1134_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln109_1_fu_1192_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln109_2_fu_1222_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln109_fu_1184_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln108_fu_1142_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 510|         125|          89|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten44_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v35_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v36_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v37_load               |   9|          2|    5|         10|
    |indvar_flatten44_fu_162                 |   9|          2|   13|         26|
    |indvar_flatten_fu_154                   |   9|          2|   10|         20|
    |v148_0_blk_n                            |   9|          2|    1|          2|
    |v148_1_blk_n                            |   9|          2|    1|          2|
    |v148_2_blk_n                            |   9|          2|    1|          2|
    |v148_3_blk_n                            |   9|          2|    1|          2|
    |v148_4_blk_n                            |   9|          2|    1|          2|
    |v148_5_blk_n                            |   9|          2|    1|          2|
    |v148_6_blk_n                            |   9|          2|    1|          2|
    |v148_7_blk_n                            |   9|          2|    1|          2|
    |v150_0_blk_n                            |   9|          2|    1|          2|
    |v150_1_blk_n                            |   9|          2|    1|          2|
    |v150_2_blk_n                            |   9|          2|    1|          2|
    |v150_3_blk_n                            |   9|          2|    1|          2|
    |v151_0_0_blk_n                          |   9|          2|    1|          2|
    |v151_0_1_blk_n                          |   9|          2|    1|          2|
    |v151_0_2_blk_n                          |   9|          2|    1|          2|
    |v151_0_3_blk_n                          |   9|          2|    1|          2|
    |v151_1_0_blk_n                          |   9|          2|    1|          2|
    |v151_1_1_blk_n                          |   9|          2|    1|          2|
    |v151_1_2_blk_n                          |   9|          2|    1|          2|
    |v151_1_3_blk_n                          |   9|          2|    1|          2|
    |v151_2_0_blk_n                          |   9|          2|    1|          2|
    |v151_2_1_blk_n                          |   9|          2|    1|          2|
    |v151_2_2_blk_n                          |   9|          2|    1|          2|
    |v151_2_3_blk_n                          |   9|          2|    1|          2|
    |v151_3_0_blk_n                          |   9|          2|    1|          2|
    |v151_3_1_blk_n                          |   9|          2|    1|          2|
    |v151_3_2_blk_n                          |   9|          2|    1|          2|
    |v151_3_3_blk_n                          |   9|          2|    1|          2|
    |v151_4_0_blk_n                          |   9|          2|    1|          2|
    |v151_4_1_blk_n                          |   9|          2|    1|          2|
    |v151_4_2_blk_n                          |   9|          2|    1|          2|
    |v151_4_3_blk_n                          |   9|          2|    1|          2|
    |v151_5_0_blk_n                          |   9|          2|    1|          2|
    |v151_5_1_blk_n                          |   9|          2|    1|          2|
    |v151_5_2_blk_n                          |   9|          2|    1|          2|
    |v151_5_3_blk_n                          |   9|          2|    1|          2|
    |v151_6_0_blk_n                          |   9|          2|    1|          2|
    |v151_6_1_blk_n                          |   9|          2|    1|          2|
    |v151_6_2_blk_n                          |   9|          2|    1|          2|
    |v151_6_3_blk_n                          |   9|          2|    1|          2|
    |v151_7_0_blk_n                          |   9|          2|    1|          2|
    |v151_7_1_blk_n                          |   9|          2|    1|          2|
    |v151_7_2_blk_n                          |   9|          2|    1|          2|
    |v151_7_3_blk_n                          |   9|          2|    1|          2|
    |v35_fu_158                              |   9|          2|    5|         10|
    |v36_fu_150                              |   9|          2|    5|         10|
    |v37_fu_146                              |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 504|        112|  122|        244|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln129_reg_2117                 |   8|   0|    8|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |cmp41_reg_2097                     |   1|   0|    1|          0|
    |cmp65_reg_2101                     |   1|   0|    1|          0|
    |cmp93_3_reg_2113                   |   1|   0|    1|          0|
    |icmp_ln116_reg_2142                |   1|   0|    1|          0|
    |indvar_flatten44_fu_162            |  13|   0|   13|          0|
    |indvar_flatten_fu_154              |  10|   0|   10|          0|
    |mux_case_010341_fu_246             |  32|   0|   32|          0|
    |mux_case_011349_fu_262             |  32|   0|   32|          0|
    |mux_case_012357_fu_278             |  32|   0|   32|          0|
    |mux_case_01_fu_166                 |  32|   0|   32|          0|
    |mux_case_0609_fu_182               |  32|   0|   32|          0|
    |mux_case_07117_fu_198              |  32|   0|   32|          0|
    |mux_case_08225_fu_214              |  32|   0|   32|          0|
    |mux_case_09333_fu_230              |  32|   0|   32|          0|
    |mux_case_110543_fu_250             |  32|   0|   32|          0|
    |mux_case_111551_fu_266             |  32|   0|   32|          0|
    |mux_case_118759_fu_282             |  32|   0|   32|          0|
    |mux_case_13_fu_170                 |  32|   0|   32|          0|
    |mux_case_16311_fu_186              |  32|   0|   32|          0|
    |mux_case_17419_fu_202              |  32|   0|   32|          0|
    |mux_case_18527_fu_218              |  32|   0|   32|          0|
    |mux_case_19535_fu_234              |  32|   0|   32|          0|
    |mux_case_210745_fu_254             |  32|   0|   32|          0|
    |mux_case_211753_fu_270             |  32|   0|   32|          0|
    |mux_case_219161_fu_286             |  32|   0|   32|          0|
    |mux_case_25_fu_174                 |  32|   0|   32|          0|
    |mux_case_26513_fu_190              |  32|   0|   32|          0|
    |mux_case_27621_fu_206              |  32|   0|   32|          0|
    |mux_case_28729_fu_222              |  32|   0|   32|          0|
    |mux_case_29737_fu_238              |  32|   0|   32|          0|
    |mux_case_310947_fu_258             |  32|   0|   32|          0|
    |mux_case_311955_fu_274             |  32|   0|   32|          0|
    |mux_case_319563_fu_290             |  32|   0|   32|          0|
    |mux_case_36715_fu_194              |  32|   0|   32|          0|
    |mux_case_37823_fu_210              |  32|   0|   32|          0|
    |mux_case_37_fu_178                 |  32|   0|   32|          0|
    |mux_case_38931_fu_226              |  32|   0|   32|          0|
    |mux_case_39939_fu_242              |  32|   0|   32|          0|
    |select_ln109_1_reg_2086            |   5|   0|    5|          0|
    |select_ln109_reg_2080              |   5|   0|    5|          0|
    |tmp12_reg_2692                     |  32|   0|   32|          0|
    |tmp13_reg_2697                     |  32|   0|   32|          0|
    |tmp14_reg_2617                     |  32|   0|   32|          0|
    |tmp17_reg_2682                     |  32|   0|   32|          0|
    |tmp18_reg_2687                     |  32|   0|   32|          0|
    |tmp19_reg_2607                     |  32|   0|   32|          0|
    |tmp22_reg_2672                     |  32|   0|   32|          0|
    |tmp23_reg_2677                     |  32|   0|   32|          0|
    |tmp24_reg_2597                     |  32|   0|   32|          0|
    |tmp27_reg_2662                     |  32|   0|   32|          0|
    |tmp28_reg_2667                     |  32|   0|   32|          0|
    |tmp29_reg_2587                     |  32|   0|   32|          0|
    |tmp2_reg_2712                      |  32|   0|   32|          0|
    |tmp32_reg_2652                     |  32|   0|   32|          0|
    |tmp33_reg_2657                     |  32|   0|   32|          0|
    |tmp34_reg_2577                     |  32|   0|   32|          0|
    |tmp37_reg_2642                     |  32|   0|   32|          0|
    |tmp38_reg_2647                     |  32|   0|   32|          0|
    |tmp39_reg_2567                     |  32|   0|   32|          0|
    |tmp3_reg_2717                      |  32|   0|   32|          0|
    |tmp4_reg_2637                      |  32|   0|   32|          0|
    |tmp7_reg_2702                      |  32|   0|   32|          0|
    |tmp8_reg_2707                      |  32|   0|   32|          0|
    |tmp9_reg_2627                      |  32|   0|   32|          0|
    |trunc_ln109_reg_2075               |   4|   0|    4|          0|
    |trunc_ln129_reg_2091               |   4|   0|    4|          0|
    |v32_1_addr_reg_2298                |   8|   0|    8|          0|
    |v32_2_addr_reg_2304                |   8|   0|    8|          0|
    |v32_3_addr_reg_2310                |   8|   0|    8|          0|
    |v32_4_addr_reg_2316                |   8|   0|    8|          0|
    |v32_5_addr_reg_2322                |   8|   0|    8|          0|
    |v32_6_addr_reg_2328                |   8|   0|    8|          0|
    |v32_7_addr_reg_2334                |   8|   0|    8|          0|
    |v32_addr_reg_2292                  |   8|   0|    8|          0|
    |v33_1_addr_reg_2127                |   8|   0|    8|          0|
    |v33_2_addr_reg_2132                |   8|   0|    8|          0|
    |v33_3_addr_reg_2137                |   8|   0|    8|          0|
    |v33_addr_reg_2122                  |   8|   0|    8|          0|
    |v35_fu_158                         |   5|   0|    5|          0|
    |v36_fu_150                         |   5|   0|    5|          0|
    |v37_fu_146                         |   5|   0|    5|          0|
    |v42_28_reg_2253                    |  32|   0|   32|          0|
    |v42_29_reg_2258                    |  32|   0|   32|          0|
    |v42_30_reg_2238                    |  32|   0|   32|          0|
    |v42_31_reg_2243                    |  32|   0|   32|          0|
    |v42_32_reg_2223                    |  32|   0|   32|          0|
    |v42_33_reg_2228                    |  32|   0|   32|          0|
    |v42_34_reg_2208                    |  32|   0|   32|          0|
    |v42_35_reg_2213                    |  32|   0|   32|          0|
    |v42_36_reg_2193                    |  32|   0|   32|          0|
    |v42_37_reg_2198                    |  32|   0|   32|          0|
    |v42_38_reg_2178                    |  32|   0|   32|          0|
    |v42_39_reg_2183                    |  32|   0|   32|          0|
    |v42_40_reg_2163                    |  32|   0|   32|          0|
    |v42_41_reg_2168                    |  32|   0|   32|          0|
    |v44_1_reg_2268                     |  32|   0|   32|          0|
    |v44_2_reg_2280                     |  32|   0|   32|          0|
    |v44_3_reg_2146                     |  32|   0|   32|          0|
    |v44_reg_2390                       |  32|   0|   32|          0|
    |v46_10_reg_2512                    |  32|   0|   32|          0|
    |v46_11_reg_2360                    |  32|   0|   32|          0|
    |v46_12_reg_2592                    |  32|   0|   32|          0|
    |v46_13_reg_2517                    |  32|   0|   32|          0|
    |v46_14_reg_2522                    |  32|   0|   32|          0|
    |v46_15_reg_2365                    |  32|   0|   32|          0|
    |v46_16_reg_2602                    |  32|   0|   32|          0|
    |v46_17_reg_2527                    |  32|   0|   32|          0|
    |v46_18_reg_2532                    |  32|   0|   32|          0|
    |v46_19_reg_2370                    |  32|   0|   32|          0|
    |v46_1_reg_2482                     |  32|   0|   32|          0|
    |v46_20_reg_2612                    |  32|   0|   32|          0|
    |v46_21_reg_2537                    |  32|   0|   32|          0|
    |v46_22_reg_2542                    |  32|   0|   32|          0|
    |v46_23_reg_2375                    |  32|   0|   32|          0|
    |v46_24_reg_2622                    |  32|   0|   32|          0|
    |v46_25_reg_2547                    |  32|   0|   32|          0|
    |v46_26_reg_2552                    |  32|   0|   32|          0|
    |v46_27_reg_2380                    |  32|   0|   32|          0|
    |v46_28_reg_2632                    |  32|   0|   32|          0|
    |v46_29_reg_2557                    |  32|   0|   32|          0|
    |v46_2_reg_2487                     |  32|   0|   32|          0|
    |v46_30_reg_2385                    |  32|   0|   32|          0|
    |v46_32_reg_2507                    |  32|   0|   32|          0|
    |v46_3_reg_2350                     |  32|   0|   32|          0|
    |v46_4_reg_2572                     |  32|   0|   32|          0|
    |v46_5_reg_2492                     |  32|   0|   32|          0|
    |v46_6_reg_2497                     |  32|   0|   32|          0|
    |v46_7_reg_2355                     |  32|   0|   32|          0|
    |v46_8_reg_2582                     |  32|   0|   32|          0|
    |v46_9_reg_2502                     |  32|   0|   32|          0|
    |v46_reg_2562                       |  32|   0|   32|          0|
    |add_ln129_reg_2117                 |  64|  32|    8|          0|
    |cmp65_reg_2101                     |  64|  32|    1|          0|
    |cmp93_3_reg_2113                   |  64|  32|    1|          0|
    |icmp_ln116_reg_2142                |  64|  32|    1|          0|
    |v32_1_addr_reg_2298                |  64|  32|    8|          0|
    |v32_2_addr_reg_2304                |  64|  32|    8|          0|
    |v32_3_addr_reg_2310                |  64|  32|    8|          0|
    |v32_4_addr_reg_2316                |  64|  32|    8|          0|
    |v32_5_addr_reg_2322                |  64|  32|    8|          0|
    |v32_6_addr_reg_2328                |  64|  32|    8|          0|
    |v32_7_addr_reg_2334                |  64|  32|    8|          0|
    |v32_addr_reg_2292                  |  64|  32|    8|          0|
    |v33_1_addr_reg_2127                |  64|  32|    8|          0|
    |v33_2_addr_reg_2132                |  64|  32|    8|          0|
    |v33_addr_reg_2122                  |  64|  32|    8|          0|
    |v42_28_reg_2253                    |  64|  32|   32|          0|
    |v42_29_reg_2258                    |  64|  32|   32|          0|
    |v42_30_reg_2238                    |  64|  32|   32|          0|
    |v42_31_reg_2243                    |  64|  32|   32|          0|
    |v42_32_reg_2223                    |  64|  32|   32|          0|
    |v42_33_reg_2228                    |  64|  32|   32|          0|
    |v42_34_reg_2208                    |  64|  32|   32|          0|
    |v42_35_reg_2213                    |  64|  32|   32|          0|
    |v42_36_reg_2193                    |  64|  32|   32|          0|
    |v42_37_reg_2198                    |  64|  32|   32|          0|
    |v42_38_reg_2178                    |  64|  32|   32|          0|
    |v42_39_reg_2183                    |  64|  32|   32|          0|
    |v42_40_reg_2163                    |  64|  32|   32|          0|
    |v42_41_reg_2168                    |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |5457| 928| 4148|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v150_0_dout              |   in|   32|     ap_fifo|        v150_0|       pointer|
|v150_0_num_data_valid    |   in|    9|     ap_fifo|        v150_0|       pointer|
|v150_0_fifo_cap          |   in|    9|     ap_fifo|        v150_0|       pointer|
|v150_0_empty_n           |   in|    1|     ap_fifo|        v150_0|       pointer|
|v150_0_read              |  out|    1|     ap_fifo|        v150_0|       pointer|
|v150_1_dout              |   in|   32|     ap_fifo|        v150_1|       pointer|
|v150_1_num_data_valid    |   in|    9|     ap_fifo|        v150_1|       pointer|
|v150_1_fifo_cap          |   in|    9|     ap_fifo|        v150_1|       pointer|
|v150_1_empty_n           |   in|    1|     ap_fifo|        v150_1|       pointer|
|v150_1_read              |  out|    1|     ap_fifo|        v150_1|       pointer|
|v150_2_dout              |   in|   32|     ap_fifo|        v150_2|       pointer|
|v150_2_num_data_valid    |   in|    9|     ap_fifo|        v150_2|       pointer|
|v150_2_fifo_cap          |   in|    9|     ap_fifo|        v150_2|       pointer|
|v150_2_empty_n           |   in|    1|     ap_fifo|        v150_2|       pointer|
|v150_2_read              |  out|    1|     ap_fifo|        v150_2|       pointer|
|v150_3_dout              |   in|   32|     ap_fifo|        v150_3|       pointer|
|v150_3_num_data_valid    |   in|    9|     ap_fifo|        v150_3|       pointer|
|v150_3_fifo_cap          |   in|    9|     ap_fifo|        v150_3|       pointer|
|v150_3_empty_n           |   in|    1|     ap_fifo|        v150_3|       pointer|
|v150_3_read              |  out|    1|     ap_fifo|        v150_3|       pointer|
|v151_0_3_dout            |   in|   32|     ap_fifo|      v151_0_3|       pointer|
|v151_0_3_num_data_valid  |   in|    9|     ap_fifo|      v151_0_3|       pointer|
|v151_0_3_fifo_cap        |   in|    9|     ap_fifo|      v151_0_3|       pointer|
|v151_0_3_empty_n         |   in|    1|     ap_fifo|      v151_0_3|       pointer|
|v151_0_3_read            |  out|    1|     ap_fifo|      v151_0_3|       pointer|
|v151_1_1_dout            |   in|   32|     ap_fifo|      v151_1_1|       pointer|
|v151_1_1_num_data_valid  |   in|    9|     ap_fifo|      v151_1_1|       pointer|
|v151_1_1_fifo_cap        |   in|    9|     ap_fifo|      v151_1_1|       pointer|
|v151_1_1_empty_n         |   in|    1|     ap_fifo|      v151_1_1|       pointer|
|v151_1_1_read            |  out|    1|     ap_fifo|      v151_1_1|       pointer|
|v151_1_2_dout            |   in|   32|     ap_fifo|      v151_1_2|       pointer|
|v151_1_2_num_data_valid  |   in|    9|     ap_fifo|      v151_1_2|       pointer|
|v151_1_2_fifo_cap        |   in|    9|     ap_fifo|      v151_1_2|       pointer|
|v151_1_2_empty_n         |   in|    1|     ap_fifo|      v151_1_2|       pointer|
|v151_1_2_read            |  out|    1|     ap_fifo|      v151_1_2|       pointer|
|v151_1_3_dout            |   in|   32|     ap_fifo|      v151_1_3|       pointer|
|v151_1_3_num_data_valid  |   in|    9|     ap_fifo|      v151_1_3|       pointer|
|v151_1_3_fifo_cap        |   in|    9|     ap_fifo|      v151_1_3|       pointer|
|v151_1_3_empty_n         |   in|    1|     ap_fifo|      v151_1_3|       pointer|
|v151_1_3_read            |  out|    1|     ap_fifo|      v151_1_3|       pointer|
|v151_2_1_dout            |   in|   32|     ap_fifo|      v151_2_1|       pointer|
|v151_2_1_num_data_valid  |   in|    9|     ap_fifo|      v151_2_1|       pointer|
|v151_2_1_fifo_cap        |   in|    9|     ap_fifo|      v151_2_1|       pointer|
|v151_2_1_empty_n         |   in|    1|     ap_fifo|      v151_2_1|       pointer|
|v151_2_1_read            |  out|    1|     ap_fifo|      v151_2_1|       pointer|
|v151_2_2_dout            |   in|   32|     ap_fifo|      v151_2_2|       pointer|
|v151_2_2_num_data_valid  |   in|    9|     ap_fifo|      v151_2_2|       pointer|
|v151_2_2_fifo_cap        |   in|    9|     ap_fifo|      v151_2_2|       pointer|
|v151_2_2_empty_n         |   in|    1|     ap_fifo|      v151_2_2|       pointer|
|v151_2_2_read            |  out|    1|     ap_fifo|      v151_2_2|       pointer|
|v151_2_3_dout            |   in|   32|     ap_fifo|      v151_2_3|       pointer|
|v151_2_3_num_data_valid  |   in|    9|     ap_fifo|      v151_2_3|       pointer|
|v151_2_3_fifo_cap        |   in|    9|     ap_fifo|      v151_2_3|       pointer|
|v151_2_3_empty_n         |   in|    1|     ap_fifo|      v151_2_3|       pointer|
|v151_2_3_read            |  out|    1|     ap_fifo|      v151_2_3|       pointer|
|v151_3_1_dout            |   in|   32|     ap_fifo|      v151_3_1|       pointer|
|v151_3_1_num_data_valid  |   in|    9|     ap_fifo|      v151_3_1|       pointer|
|v151_3_1_fifo_cap        |   in|    9|     ap_fifo|      v151_3_1|       pointer|
|v151_3_1_empty_n         |   in|    1|     ap_fifo|      v151_3_1|       pointer|
|v151_3_1_read            |  out|    1|     ap_fifo|      v151_3_1|       pointer|
|v151_3_2_dout            |   in|   32|     ap_fifo|      v151_3_2|       pointer|
|v151_3_2_num_data_valid  |   in|    9|     ap_fifo|      v151_3_2|       pointer|
|v151_3_2_fifo_cap        |   in|    9|     ap_fifo|      v151_3_2|       pointer|
|v151_3_2_empty_n         |   in|    1|     ap_fifo|      v151_3_2|       pointer|
|v151_3_2_read            |  out|    1|     ap_fifo|      v151_3_2|       pointer|
|v151_3_3_dout            |   in|   32|     ap_fifo|      v151_3_3|       pointer|
|v151_3_3_num_data_valid  |   in|    9|     ap_fifo|      v151_3_3|       pointer|
|v151_3_3_fifo_cap        |   in|    9|     ap_fifo|      v151_3_3|       pointer|
|v151_3_3_empty_n         |   in|    1|     ap_fifo|      v151_3_3|       pointer|
|v151_3_3_read            |  out|    1|     ap_fifo|      v151_3_3|       pointer|
|v151_4_1_dout            |   in|   32|     ap_fifo|      v151_4_1|       pointer|
|v151_4_1_num_data_valid  |   in|    9|     ap_fifo|      v151_4_1|       pointer|
|v151_4_1_fifo_cap        |   in|    9|     ap_fifo|      v151_4_1|       pointer|
|v151_4_1_empty_n         |   in|    1|     ap_fifo|      v151_4_1|       pointer|
|v151_4_1_read            |  out|    1|     ap_fifo|      v151_4_1|       pointer|
|v151_4_2_dout            |   in|   32|     ap_fifo|      v151_4_2|       pointer|
|v151_4_2_num_data_valid  |   in|    9|     ap_fifo|      v151_4_2|       pointer|
|v151_4_2_fifo_cap        |   in|    9|     ap_fifo|      v151_4_2|       pointer|
|v151_4_2_empty_n         |   in|    1|     ap_fifo|      v151_4_2|       pointer|
|v151_4_2_read            |  out|    1|     ap_fifo|      v151_4_2|       pointer|
|v151_4_3_dout            |   in|   32|     ap_fifo|      v151_4_3|       pointer|
|v151_4_3_num_data_valid  |   in|    9|     ap_fifo|      v151_4_3|       pointer|
|v151_4_3_fifo_cap        |   in|    9|     ap_fifo|      v151_4_3|       pointer|
|v151_4_3_empty_n         |   in|    1|     ap_fifo|      v151_4_3|       pointer|
|v151_4_3_read            |  out|    1|     ap_fifo|      v151_4_3|       pointer|
|v151_5_1_dout            |   in|   32|     ap_fifo|      v151_5_1|       pointer|
|v151_5_1_num_data_valid  |   in|    9|     ap_fifo|      v151_5_1|       pointer|
|v151_5_1_fifo_cap        |   in|    9|     ap_fifo|      v151_5_1|       pointer|
|v151_5_1_empty_n         |   in|    1|     ap_fifo|      v151_5_1|       pointer|
|v151_5_1_read            |  out|    1|     ap_fifo|      v151_5_1|       pointer|
|v151_5_2_dout            |   in|   32|     ap_fifo|      v151_5_2|       pointer|
|v151_5_2_num_data_valid  |   in|    9|     ap_fifo|      v151_5_2|       pointer|
|v151_5_2_fifo_cap        |   in|    9|     ap_fifo|      v151_5_2|       pointer|
|v151_5_2_empty_n         |   in|    1|     ap_fifo|      v151_5_2|       pointer|
|v151_5_2_read            |  out|    1|     ap_fifo|      v151_5_2|       pointer|
|v151_5_3_dout            |   in|   32|     ap_fifo|      v151_5_3|       pointer|
|v151_5_3_num_data_valid  |   in|    9|     ap_fifo|      v151_5_3|       pointer|
|v151_5_3_fifo_cap        |   in|    9|     ap_fifo|      v151_5_3|       pointer|
|v151_5_3_empty_n         |   in|    1|     ap_fifo|      v151_5_3|       pointer|
|v151_5_3_read            |  out|    1|     ap_fifo|      v151_5_3|       pointer|
|v151_6_1_dout            |   in|   32|     ap_fifo|      v151_6_1|       pointer|
|v151_6_1_num_data_valid  |   in|    9|     ap_fifo|      v151_6_1|       pointer|
|v151_6_1_fifo_cap        |   in|    9|     ap_fifo|      v151_6_1|       pointer|
|v151_6_1_empty_n         |   in|    1|     ap_fifo|      v151_6_1|       pointer|
|v151_6_1_read            |  out|    1|     ap_fifo|      v151_6_1|       pointer|
|v151_6_2_dout            |   in|   32|     ap_fifo|      v151_6_2|       pointer|
|v151_6_2_num_data_valid  |   in|    9|     ap_fifo|      v151_6_2|       pointer|
|v151_6_2_fifo_cap        |   in|    9|     ap_fifo|      v151_6_2|       pointer|
|v151_6_2_empty_n         |   in|    1|     ap_fifo|      v151_6_2|       pointer|
|v151_6_2_read            |  out|    1|     ap_fifo|      v151_6_2|       pointer|
|v151_6_3_dout            |   in|   32|     ap_fifo|      v151_6_3|       pointer|
|v151_6_3_num_data_valid  |   in|    9|     ap_fifo|      v151_6_3|       pointer|
|v151_6_3_fifo_cap        |   in|    9|     ap_fifo|      v151_6_3|       pointer|
|v151_6_3_empty_n         |   in|    1|     ap_fifo|      v151_6_3|       pointer|
|v151_6_3_read            |  out|    1|     ap_fifo|      v151_6_3|       pointer|
|v151_7_1_dout            |   in|   32|     ap_fifo|      v151_7_1|       pointer|
|v151_7_1_num_data_valid  |   in|    9|     ap_fifo|      v151_7_1|       pointer|
|v151_7_1_fifo_cap        |   in|    9|     ap_fifo|      v151_7_1|       pointer|
|v151_7_1_empty_n         |   in|    1|     ap_fifo|      v151_7_1|       pointer|
|v151_7_1_read            |  out|    1|     ap_fifo|      v151_7_1|       pointer|
|v151_7_2_dout            |   in|   32|     ap_fifo|      v151_7_2|       pointer|
|v151_7_2_num_data_valid  |   in|    9|     ap_fifo|      v151_7_2|       pointer|
|v151_7_2_fifo_cap        |   in|    9|     ap_fifo|      v151_7_2|       pointer|
|v151_7_2_empty_n         |   in|    1|     ap_fifo|      v151_7_2|       pointer|
|v151_7_2_read            |  out|    1|     ap_fifo|      v151_7_2|       pointer|
|v151_7_3_dout            |   in|   32|     ap_fifo|      v151_7_3|       pointer|
|v151_7_3_num_data_valid  |   in|    9|     ap_fifo|      v151_7_3|       pointer|
|v151_7_3_fifo_cap        |   in|    9|     ap_fifo|      v151_7_3|       pointer|
|v151_7_3_empty_n         |   in|    1|     ap_fifo|      v151_7_3|       pointer|
|v151_7_3_read            |  out|    1|     ap_fifo|      v151_7_3|       pointer|
|v151_0_1_dout            |   in|   32|     ap_fifo|      v151_0_1|       pointer|
|v151_0_1_num_data_valid  |   in|    9|     ap_fifo|      v151_0_1|       pointer|
|v151_0_1_fifo_cap        |   in|    9|     ap_fifo|      v151_0_1|       pointer|
|v151_0_1_empty_n         |   in|    1|     ap_fifo|      v151_0_1|       pointer|
|v151_0_1_read            |  out|    1|     ap_fifo|      v151_0_1|       pointer|
|v151_0_2_dout            |   in|   32|     ap_fifo|      v151_0_2|       pointer|
|v151_0_2_num_data_valid  |   in|    9|     ap_fifo|      v151_0_2|       pointer|
|v151_0_2_fifo_cap        |   in|    9|     ap_fifo|      v151_0_2|       pointer|
|v151_0_2_empty_n         |   in|    1|     ap_fifo|      v151_0_2|       pointer|
|v151_0_2_read            |  out|    1|     ap_fifo|      v151_0_2|       pointer|
|v151_0_0_dout            |   in|   32|     ap_fifo|      v151_0_0|       pointer|
|v151_0_0_num_data_valid  |   in|    9|     ap_fifo|      v151_0_0|       pointer|
|v151_0_0_fifo_cap        |   in|    9|     ap_fifo|      v151_0_0|       pointer|
|v151_0_0_empty_n         |   in|    1|     ap_fifo|      v151_0_0|       pointer|
|v151_0_0_read            |  out|    1|     ap_fifo|      v151_0_0|       pointer|
|v151_1_0_dout            |   in|   32|     ap_fifo|      v151_1_0|       pointer|
|v151_1_0_num_data_valid  |   in|    9|     ap_fifo|      v151_1_0|       pointer|
|v151_1_0_fifo_cap        |   in|    9|     ap_fifo|      v151_1_0|       pointer|
|v151_1_0_empty_n         |   in|    1|     ap_fifo|      v151_1_0|       pointer|
|v151_1_0_read            |  out|    1|     ap_fifo|      v151_1_0|       pointer|
|v151_2_0_dout            |   in|   32|     ap_fifo|      v151_2_0|       pointer|
|v151_2_0_num_data_valid  |   in|    9|     ap_fifo|      v151_2_0|       pointer|
|v151_2_0_fifo_cap        |   in|    9|     ap_fifo|      v151_2_0|       pointer|
|v151_2_0_empty_n         |   in|    1|     ap_fifo|      v151_2_0|       pointer|
|v151_2_0_read            |  out|    1|     ap_fifo|      v151_2_0|       pointer|
|v151_3_0_dout            |   in|   32|     ap_fifo|      v151_3_0|       pointer|
|v151_3_0_num_data_valid  |   in|    9|     ap_fifo|      v151_3_0|       pointer|
|v151_3_0_fifo_cap        |   in|    9|     ap_fifo|      v151_3_0|       pointer|
|v151_3_0_empty_n         |   in|    1|     ap_fifo|      v151_3_0|       pointer|
|v151_3_0_read            |  out|    1|     ap_fifo|      v151_3_0|       pointer|
|v151_4_0_dout            |   in|   32|     ap_fifo|      v151_4_0|       pointer|
|v151_4_0_num_data_valid  |   in|    9|     ap_fifo|      v151_4_0|       pointer|
|v151_4_0_fifo_cap        |   in|    9|     ap_fifo|      v151_4_0|       pointer|
|v151_4_0_empty_n         |   in|    1|     ap_fifo|      v151_4_0|       pointer|
|v151_4_0_read            |  out|    1|     ap_fifo|      v151_4_0|       pointer|
|v151_5_0_dout            |   in|   32|     ap_fifo|      v151_5_0|       pointer|
|v151_5_0_num_data_valid  |   in|    9|     ap_fifo|      v151_5_0|       pointer|
|v151_5_0_fifo_cap        |   in|    9|     ap_fifo|      v151_5_0|       pointer|
|v151_5_0_empty_n         |   in|    1|     ap_fifo|      v151_5_0|       pointer|
|v151_5_0_read            |  out|    1|     ap_fifo|      v151_5_0|       pointer|
|v151_6_0_dout            |   in|   32|     ap_fifo|      v151_6_0|       pointer|
|v151_6_0_num_data_valid  |   in|    9|     ap_fifo|      v151_6_0|       pointer|
|v151_6_0_fifo_cap        |   in|    9|     ap_fifo|      v151_6_0|       pointer|
|v151_6_0_empty_n         |   in|    1|     ap_fifo|      v151_6_0|       pointer|
|v151_6_0_read            |  out|    1|     ap_fifo|      v151_6_0|       pointer|
|v151_7_0_dout            |   in|   32|     ap_fifo|      v151_7_0|       pointer|
|v151_7_0_num_data_valid  |   in|    9|     ap_fifo|      v151_7_0|       pointer|
|v151_7_0_fifo_cap        |   in|    9|     ap_fifo|      v151_7_0|       pointer|
|v151_7_0_empty_n         |   in|    1|     ap_fifo|      v151_7_0|       pointer|
|v151_7_0_read            |  out|    1|     ap_fifo|      v151_7_0|       pointer|
|v148_0_din               |  out|   32|     ap_fifo|        v148_0|       pointer|
|v148_0_num_data_valid    |   in|    9|     ap_fifo|        v148_0|       pointer|
|v148_0_fifo_cap          |   in|    9|     ap_fifo|        v148_0|       pointer|
|v148_0_full_n            |   in|    1|     ap_fifo|        v148_0|       pointer|
|v148_0_write             |  out|    1|     ap_fifo|        v148_0|       pointer|
|v148_1_din               |  out|   32|     ap_fifo|        v148_1|       pointer|
|v148_1_num_data_valid    |   in|    9|     ap_fifo|        v148_1|       pointer|
|v148_1_fifo_cap          |   in|    9|     ap_fifo|        v148_1|       pointer|
|v148_1_full_n            |   in|    1|     ap_fifo|        v148_1|       pointer|
|v148_1_write             |  out|    1|     ap_fifo|        v148_1|       pointer|
|v148_2_din               |  out|   32|     ap_fifo|        v148_2|       pointer|
|v148_2_num_data_valid    |   in|    9|     ap_fifo|        v148_2|       pointer|
|v148_2_fifo_cap          |   in|    9|     ap_fifo|        v148_2|       pointer|
|v148_2_full_n            |   in|    1|     ap_fifo|        v148_2|       pointer|
|v148_2_write             |  out|    1|     ap_fifo|        v148_2|       pointer|
|v148_3_din               |  out|   32|     ap_fifo|        v148_3|       pointer|
|v148_3_num_data_valid    |   in|    9|     ap_fifo|        v148_3|       pointer|
|v148_3_fifo_cap          |   in|    9|     ap_fifo|        v148_3|       pointer|
|v148_3_full_n            |   in|    1|     ap_fifo|        v148_3|       pointer|
|v148_3_write             |  out|    1|     ap_fifo|        v148_3|       pointer|
|v148_4_din               |  out|   32|     ap_fifo|        v148_4|       pointer|
|v148_4_num_data_valid    |   in|    9|     ap_fifo|        v148_4|       pointer|
|v148_4_fifo_cap          |   in|    9|     ap_fifo|        v148_4|       pointer|
|v148_4_full_n            |   in|    1|     ap_fifo|        v148_4|       pointer|
|v148_4_write             |  out|    1|     ap_fifo|        v148_4|       pointer|
|v148_5_din               |  out|   32|     ap_fifo|        v148_5|       pointer|
|v148_5_num_data_valid    |   in|    9|     ap_fifo|        v148_5|       pointer|
|v148_5_fifo_cap          |   in|    9|     ap_fifo|        v148_5|       pointer|
|v148_5_full_n            |   in|    1|     ap_fifo|        v148_5|       pointer|
|v148_5_write             |  out|    1|     ap_fifo|        v148_5|       pointer|
|v148_6_din               |  out|   32|     ap_fifo|        v148_6|       pointer|
|v148_6_num_data_valid    |   in|    9|     ap_fifo|        v148_6|       pointer|
|v148_6_fifo_cap          |   in|    9|     ap_fifo|        v148_6|       pointer|
|v148_6_full_n            |   in|    1|     ap_fifo|        v148_6|       pointer|
|v148_6_write             |  out|    1|     ap_fifo|        v148_6|       pointer|
|v148_7_din               |  out|   32|     ap_fifo|        v148_7|       pointer|
|v148_7_num_data_valid    |   in|    9|     ap_fifo|        v148_7|       pointer|
|v148_7_fifo_cap          |   in|    9|     ap_fifo|        v148_7|       pointer|
|v148_7_full_n            |   in|    1|     ap_fifo|        v148_7|       pointer|
|v148_7_write             |  out|    1|     ap_fifo|        v148_7|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

