m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/radiant_project/lab2_dw
T_opt
!s110 1757369437
V[2fmg@eSNaf;A^QGA7hd23
04 21 4 work display_controller_tb fast 0
=1-00be43eaec35-68bf545d-1be-3194
R1
!s12f OEM25U4 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vdisplay_controller
2C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_controller.sv
Z4 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
!s110 1757369241
!i10b 1
!s100 c?I`4adog4:D_e=KBWhW13
I?RHcd9Y2RVN1H9O9[BiJW3
S1
R2
w1757369224
8C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_controller.sv
FC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_controller.sv
!i122 0
L0 5 31
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1757369241.000000
!s107 C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_controller.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_controller.sv|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vdisplay_controller_tb
2C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_controller_tb.sv
R4
!s110 1757369425
!i10b 1
!s100 IA7SkO7k@iRTf>S82aoSF1
IGBoS>BIhfK=HGja_61_l23
S1
R2
w1757293241
8C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_controller_tb.sv
FC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_controller_tb.sv
!i122 9
L0 5 36
R5
R6
r1
!s85 0
31
!s108 1757369424.000000
!s107 C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_controller_tb.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_controller_tb.sv|
!i113 0
R8
R3
vdisplay_logic
2C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_logic.sv
R4
Z9 !s110 1757369242
!i10b 1
!s100 3zzaMmP]:NIGRj>Z1[18[1
IG2zTCKXoI^QleW:@OTaMN0
S1
R2
w1757288707
8C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_logic.sv
FC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_logic.sv
!i122 1
L0 5 32
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_logic.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_logic.sv|
!i113 0
R8
R3
vdisplay_logic_tb
2C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv
R4
!s110 1757369420
!i10b 1
!s100 hHlAIIK5]KYniFFOZBCgi0
IXX?N8dKBUYoLX3S;PLQBP2
S1
R2
w1757369405
8C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv
FC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv
!i122 8
Z10 L0 5 45
R5
R6
r1
!s85 0
31
!s108 1757369420.000000
!s107 C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv|
!i113 0
R8
R3
vlab2_dw
2C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/lab2_dw.sv
R4
R9
!i10b 1
!s100 g230eEDmRok;nAjI8RkK20
I:4gGQCc:15G_@AJ^?HkdG1
S1
R2
w1757292410
8C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/lab2_dw.sv
FC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/lab2_dw.sv
!i122 2
L0 5 23
R5
R6
r1
!s85 0
31
Z11 !s108 1757369242.000000
!s107 C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/lab2_dw.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/lab2_dw.sv|
!i113 0
R8
R3
vlab2_dw_tb
2C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/lab2_dw_tb.sv
R4
Z12 !s110 1757369248
!i10b 1
!s100 j4SmBV>agT]Cj010:3M2>0
IB>JiWjkQGA8N5>ZFMDY``1
S1
R2
w1757293006
8C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/lab2_dw_tb.sv
FC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/lab2_dw_tb.sv
!i122 6
L0 5 34
R5
R6
r1
!s85 0
31
Z13 !s108 1757369248.000000
!s107 C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/lab2_dw_tb.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/lab2_dw_tb.sv|
!i113 0
R8
R3
vled_controller
2C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/led_controller.sv
R4
R9
!i10b 1
!s100 mg69[hPB?[`NC74FB43251
I0<kB5D[6FfXCha0;YjH@h3
S1
R2
w1757292031
8C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/led_controller.sv
FC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/led_controller.sv
!i122 3
L0 5 7
R5
R6
r1
!s85 0
31
R11
!s107 C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/led_controller.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/led_controller.sv|
!i113 0
R8
R3
vled_controller_tb
2C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/led_controller_tb.sv
R4
R12
!i10b 1
!s100 jR53IWzTLToz0?H7bLCW<3
IgNB;cP=m[5zE:08fY2L401
S1
R2
w1757292568
8C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/led_controller_tb.sv
FC:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/led_controller_tb.sv
!i122 7
R10
R5
R6
r1
!s85 0
31
R13
!s107 C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/led_controller_tb.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/led_controller_tb.sv|
!i113 0
R8
R3
