
3X8E_UART_SerialConsole.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000005ec  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  000805ec  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000044  20000434  00080a20  00020434  2**2
                  ALLOC
  3 .stack        00000400  20000478  00080a64  00020434  2**0
                  ALLOC
  4 .heap         00000200  20000878  00080e64  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   000025a7  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000791  00000000  00000000  00022a5d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000024f  00000000  00000000  000231ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000100  00000000  00000000  0002343d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000a0  00000000  00000000  0002353d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000113ef  00000000  00000000  000235dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002729  00000000  00000000  000349cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005392b  00000000  00000000  000370f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000368  00000000  00000000  0008aa20  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	78 08 00 20 e9 01 08 00 e5 01 08 00 e5 01 08 00     x.. ............
   80010:	e5 01 08 00 e5 01 08 00 e5 01 08 00 00 00 00 00     ................
	...
   8002c:	e5 01 08 00 e5 01 08 00 00 00 00 00 e5 01 08 00     ................
   8003c:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
   8004c:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
   8005c:	e5 01 08 00 e5 01 08 00 e5 01 08 00 00 00 00 00     ................
   8006c:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
	...
   80084:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
   80094:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
   800a4:	00 00 00 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
   800b4:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
   800c4:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
   800d4:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
   800e4:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	000805ec 	.word	0x000805ec

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	000805ec 	.word	0x000805ec
   80154:	20000438 	.word	0x20000438
   80158:	000805ec 	.word	0x000805ec
   8015c:	00000000 	.word	0x00000000

00080160 <initDelay>:
unsigned long clockConstant;


void initDelay(unsigned long F_MCK){

PMC->PMC_PCER0 |= PMC_PCER0_PID27; //Enable TC0 Peripheral
   80160:	4a0c      	ldr	r2, [pc, #48]	; (80194 <initDelay+0x34>)
   80162:	6913      	ldr	r3, [r2, #16]
   80164:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
   80168:	6113      	str	r3, [r2, #16]

TC0->TC_CHANNEL[0].TC_CCR = TC_CCR_CLKEN; //Enable Counter Clock
   8016a:	4b0b      	ldr	r3, [pc, #44]	; (80198 <initDelay+0x38>)
   8016c:	2201      	movs	r2, #1
   8016e:	601a      	str	r2, [r3, #0]
//TC0->TC_CHANNEL[0].TC_CCR = 0x01;
TC0->TC_CHANNEL[0].TC_CMR = 0; //Clear Register
   80170:	2200      	movs	r2, #0
   80172:	605a      	str	r2, [r3, #4]
TC0->TC_CHANNEL[0].TC_CMR |= TC_CMR_WAVE; //Channel Mode Register, run on Waveform mode
   80174:	685a      	ldr	r2, [r3, #4]
   80176:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
   8017a:	605a      	str	r2, [r3, #4]
//TC0->TC_CHANNEL[0].TC_CMR |=  (1 << 15) ;

clockConstant = F_MCK/2/1000000UL; //Divide to fit for corresponding value in Counter Value Reg.
   8017c:	f103 7344 	add.w	r3, r3, #51380224	; 0x3100000
   80180:	f503 3377 	add.w	r3, r3, #252928	; 0x3dc00
   80184:	f203 2383 	addw	r3, r3, #643	; 0x283
   80188:	fba3 3000 	umull	r3, r0, r3, r0
   8018c:	0cc0      	lsrs	r0, r0, #19
   8018e:	4b03      	ldr	r3, [pc, #12]	; (8019c <initDelay+0x3c>)
   80190:	6018      	str	r0, [r3, #0]
   80192:	4770      	bx	lr
   80194:	400e0600 	.word	0x400e0600
   80198:	40080000 	.word	0x40080000
   8019c:	20000450 	.word	0x20000450

000801a0 <delay_us>:
*/

}

void delay_us(int us){
	TC0->TC_CHANNEL[0].TC_CCR |=TC_CCR_SWTRG; //Clear the Counter Value
   801a0:	4a06      	ldr	r2, [pc, #24]	; (801bc <delay_us+0x1c>)
   801a2:	6813      	ldr	r3, [r2, #0]
   801a4:	f043 0304 	orr.w	r3, r3, #4
   801a8:	6013      	str	r3, [r2, #0]
	//TC0->TC_CHANNEL[0].TC_CCR |=  (1 << 2) ;
	
	while( (TC0->TC_CHANNEL[0].TC_CV/clockConstant) < us );
   801aa:	4b05      	ldr	r3, [pc, #20]	; (801c0 <delay_us+0x20>)
   801ac:	6819      	ldr	r1, [r3, #0]
   801ae:	6913      	ldr	r3, [r2, #16]
   801b0:	fbb3 f3f1 	udiv	r3, r3, r1
   801b4:	4283      	cmp	r3, r0
   801b6:	d3fa      	bcc.n	801ae <delay_us+0xe>

}
   801b8:	4770      	bx	lr
   801ba:	bf00      	nop
   801bc:	40080000 	.word	0x40080000
   801c0:	20000450 	.word	0x20000450

000801c4 <delay_ms>:

void delay_ms(int ms){
   801c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for(int i=0; i < ms; i++){
   801c6:	1e05      	subs	r5, r0, #0
   801c8:	dd08      	ble.n	801dc <delay_ms+0x18>
   801ca:	2400      	movs	r4, #0
		delay_us(1000);
   801cc:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
   801d0:	4e03      	ldr	r6, [pc, #12]	; (801e0 <delay_ms+0x1c>)
   801d2:	4638      	mov	r0, r7
   801d4:	47b0      	blx	r6
	for(int i=0; i < ms; i++){
   801d6:	3401      	adds	r4, #1
   801d8:	42a5      	cmp	r5, r4
   801da:	d1fa      	bne.n	801d2 <delay_ms+0xe>
   801dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   801de:	bf00      	nop
   801e0:	000801a1 	.word	0x000801a1

000801e4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   801e4:	e7fe      	b.n	801e4 <Dummy_Handler>
	...

000801e8 <Reset_Handler>:
{
   801e8:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   801ea:	4b18      	ldr	r3, [pc, #96]	; (8024c <Reset_Handler+0x64>)
   801ec:	4a18      	ldr	r2, [pc, #96]	; (80250 <Reset_Handler+0x68>)
   801ee:	429a      	cmp	r2, r3
   801f0:	d010      	beq.n	80214 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
   801f2:	4b18      	ldr	r3, [pc, #96]	; (80254 <Reset_Handler+0x6c>)
   801f4:	4a15      	ldr	r2, [pc, #84]	; (8024c <Reset_Handler+0x64>)
   801f6:	429a      	cmp	r2, r3
   801f8:	d20c      	bcs.n	80214 <Reset_Handler+0x2c>
   801fa:	3b01      	subs	r3, #1
   801fc:	1a9b      	subs	r3, r3, r2
   801fe:	f023 0303 	bic.w	r3, r3, #3
   80202:	3304      	adds	r3, #4
   80204:	4413      	add	r3, r2
   80206:	4912      	ldr	r1, [pc, #72]	; (80250 <Reset_Handler+0x68>)
                        *pDest++ = *pSrc++;
   80208:	f851 0b04 	ldr.w	r0, [r1], #4
   8020c:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
   80210:	429a      	cmp	r2, r3
   80212:	d1f9      	bne.n	80208 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
   80214:	4b10      	ldr	r3, [pc, #64]	; (80258 <Reset_Handler+0x70>)
   80216:	4a11      	ldr	r2, [pc, #68]	; (8025c <Reset_Handler+0x74>)
   80218:	429a      	cmp	r2, r3
   8021a:	d20a      	bcs.n	80232 <Reset_Handler+0x4a>
   8021c:	3b01      	subs	r3, #1
   8021e:	1a9b      	subs	r3, r3, r2
   80220:	f023 0303 	bic.w	r3, r3, #3
   80224:	3304      	adds	r3, #4
   80226:	4413      	add	r3, r2
                *pDest++ = 0;
   80228:	2100      	movs	r1, #0
   8022a:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
   8022e:	4293      	cmp	r3, r2
   80230:	d1fb      	bne.n	8022a <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80232:	4b0b      	ldr	r3, [pc, #44]	; (80260 <Reset_Handler+0x78>)
   80234:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80238:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8023c:	4a09      	ldr	r2, [pc, #36]	; (80264 <Reset_Handler+0x7c>)
   8023e:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   80240:	4b09      	ldr	r3, [pc, #36]	; (80268 <Reset_Handler+0x80>)
   80242:	4798      	blx	r3
        main();
   80244:	4b09      	ldr	r3, [pc, #36]	; (8026c <Reset_Handler+0x84>)
   80246:	4798      	blx	r3
   80248:	e7fe      	b.n	80248 <Reset_Handler+0x60>
   8024a:	bf00      	nop
   8024c:	20000000 	.word	0x20000000
   80250:	000805ec 	.word	0x000805ec
   80254:	20000434 	.word	0x20000434
   80258:	20000478 	.word	0x20000478
   8025c:	20000434 	.word	0x20000434
   80260:	00080000 	.word	0x00080000
   80264:	e000ed00 	.word	0xe000ed00
   80268:	000803f5 	.word	0x000803f5
   8026c:	00080305 	.word	0x00080305

00080270 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   80270:	f44f 6380 	mov.w	r3, #1024	; 0x400
   80274:	4a1c      	ldr	r2, [pc, #112]	; (802e8 <SystemInit+0x78>)
   80276:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   80278:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8027c:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   8027e:	4b1b      	ldr	r3, [pc, #108]	; (802ec <SystemInit+0x7c>)
   80280:	6a1b      	ldr	r3, [r3, #32]
   80282:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80286:	d107      	bne.n	80298 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   80288:	4a19      	ldr	r2, [pc, #100]	; (802f0 <SystemInit+0x80>)
   8028a:	4b18      	ldr	r3, [pc, #96]	; (802ec <SystemInit+0x7c>)
   8028c:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   8028e:	461a      	mov	r2, r3
   80290:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80292:	f013 0f01 	tst.w	r3, #1
   80296:	d0fb      	beq.n	80290 <SystemInit+0x20>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   80298:	4a16      	ldr	r2, [pc, #88]	; (802f4 <SystemInit+0x84>)
   8029a:	4b14      	ldr	r3, [pc, #80]	; (802ec <SystemInit+0x7c>)
   8029c:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   8029e:	461a      	mov	r2, r3
   802a0:	6e93      	ldr	r3, [r2, #104]	; 0x68
   802a2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   802a6:	d0fb      	beq.n	802a0 <SystemInit+0x30>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   802a8:	4a10      	ldr	r2, [pc, #64]	; (802ec <SystemInit+0x7c>)
   802aa:	6b13      	ldr	r3, [r2, #48]	; 0x30
   802ac:	f023 0303 	bic.w	r3, r3, #3
   802b0:	f043 0301 	orr.w	r3, r3, #1
   802b4:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   802b6:	6e93      	ldr	r3, [r2, #104]	; 0x68
   802b8:	f013 0f08 	tst.w	r3, #8
   802bc:	d0fb      	beq.n	802b6 <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   802be:	4a0e      	ldr	r2, [pc, #56]	; (802f8 <SystemInit+0x88>)
   802c0:	4b0a      	ldr	r3, [pc, #40]	; (802ec <SystemInit+0x7c>)
   802c2:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   802c4:	461a      	mov	r2, r3
   802c6:	6e93      	ldr	r3, [r2, #104]	; 0x68
   802c8:	f013 0f02 	tst.w	r3, #2
   802cc:	d0fb      	beq.n	802c6 <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  //PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
  PMC->PMC_MCKR = 0x01;
   802ce:	2201      	movs	r2, #1
   802d0:	4b06      	ldr	r3, [pc, #24]	; (802ec <SystemInit+0x7c>)
   802d2:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   802d4:	461a      	mov	r2, r3
   802d6:	6e93      	ldr	r3, [r2, #104]	; 0x68
   802d8:	f013 0f08 	tst.w	r3, #8
   802dc:	d0fb      	beq.n	802d6 <SystemInit+0x66>
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
  {
  }*/

  //SystemCoreClock = CHIP_FREQ_CPU_MAX;
  SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
   802de:	4a07      	ldr	r2, [pc, #28]	; (802fc <SystemInit+0x8c>)
   802e0:	4b07      	ldr	r3, [pc, #28]	; (80300 <SystemInit+0x90>)
   802e2:	601a      	str	r2, [r3, #0]
   802e4:	4770      	bx	lr
   802e6:	bf00      	nop
   802e8:	400e0a00 	.word	0x400e0a00
   802ec:	400e0600 	.word	0x400e0600
   802f0:	00370809 	.word	0x00370809
   802f4:	01370809 	.word	0x01370809
   802f8:	200d3f01 	.word	0x200d3f01
   802fc:	00b71b00 	.word	0x00b71b00
   80300:	20000000 	.word	0x20000000

00080304 <main>:
#include "delay.h"
#include "serialConsole.h"


int main(void)
{
   80304:	b508      	push	{r3, lr}
	
	/*
	Run Main Clock (MAINCK) @ 12Mhz(from XTAL)
	Master Clock (MCK) divide by 2  -> MAINCK/2	
	*/
    SystemInit();
   80306:	4b08      	ldr	r3, [pc, #32]	; (80328 <main+0x24>)
   80308:	4798      	blx	r3
	
	initDelay(12000000UL);
   8030a:	4808      	ldr	r0, [pc, #32]	; (8032c <main+0x28>)
   8030c:	4b08      	ldr	r3, [pc, #32]	; (80330 <main+0x2c>)
   8030e:	4798      	blx	r3

	initSerialConsole(9600);
   80310:	f44f 5016 	mov.w	r0, #9600	; 0x2580
   80314:	4b07      	ldr	r3, [pc, #28]	; (80334 <main+0x30>)
   80316:	4798      	blx	r3

	/* Replace with your application code */
	while (1)
	{
		serialConsoleWriteln("ABC");
   80318:	4e07      	ldr	r6, [pc, #28]	; (80338 <main+0x34>)
   8031a:	4d08      	ldr	r5, [pc, #32]	; (8033c <main+0x38>)
		delay_ms(200);
   8031c:	4c08      	ldr	r4, [pc, #32]	; (80340 <main+0x3c>)
		serialConsoleWriteln("ABC");
   8031e:	4630      	mov	r0, r6
   80320:	47a8      	blx	r5
		delay_ms(200);
   80322:	20c8      	movs	r0, #200	; 0xc8
   80324:	47a0      	blx	r4
   80326:	e7fa      	b.n	8031e <main+0x1a>
   80328:	00080271 	.word	0x00080271
   8032c:	00b71b00 	.word	0x00b71b00
   80330:	00080161 	.word	0x00080161
   80334:	00080345 	.word	0x00080345
   80338:	000805c0 	.word	0x000805c0
   8033c:	00080351 	.word	0x00080351
   80340:	000801c5 	.word	0x000801c5

00080344 <initSerialConsole>:
#include "serialConsole.h"

#include "uart.h"
#include "string.h"

void initSerialConsole(unsigned long BAUD){
   80344:	b508      	push	{r3, lr}
	initUart(BAUD);
   80346:	4b01      	ldr	r3, [pc, #4]	; (8034c <initSerialConsole+0x8>)
   80348:	4798      	blx	r3
   8034a:	bd08      	pop	{r3, pc}
   8034c:	00080385 	.word	0x00080385

00080350 <serialConsoleWriteln>:
	for(int i = 0; i < strlen(s); i++){
		uartWriteByte(s[i]);
	}
}

void serialConsoleWriteln(char *s){
   80350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80354:	4606      	mov	r6, r0
   80356:	1e45      	subs	r5, r0, #1
	for(int i = 0; i < strlen(s); i++){
   80358:	2400      	movs	r4, #0
   8035a:	4f08      	ldr	r7, [pc, #32]	; (8037c <serialConsoleWriteln+0x2c>)
		uartWriteByte(s[i]);
   8035c:	f8df 8020 	ldr.w	r8, [pc, #32]	; 80380 <serialConsoleWriteln+0x30>
	for(int i = 0; i < strlen(s); i++){
   80360:	e003      	b.n	8036a <serialConsoleWriteln+0x1a>
		uartWriteByte(s[i]);
   80362:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   80366:	47c0      	blx	r8
	for(int i = 0; i < strlen(s); i++){
   80368:	3401      	adds	r4, #1
   8036a:	4630      	mov	r0, r6
   8036c:	47b8      	blx	r7
   8036e:	42a0      	cmp	r0, r4
   80370:	d8f7      	bhi.n	80362 <serialConsoleWriteln+0x12>
	}
	uartWriteByte('\n');
   80372:	200a      	movs	r0, #10
   80374:	4b02      	ldr	r3, [pc, #8]	; (80380 <serialConsoleWriteln+0x30>)
   80376:	4798      	blx	r3
   80378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8037c:	00080445 	.word	0x00080445
   80380:	000803e1 	.word	0x000803e1

00080384 <initUart>:
void initUart(unsigned long BAUD){
	/*
	This Initialization Config the UART in to 8 data bits, No Parity, 1 Stop bit.
	In Order to setup the UART, the corresponding PIO (PA8 -> RX, PA9- > TX) must be Disabled from the PIO peripheral, to release for UART
	*/
	PMC->PMC_PCER0 |= (1 << 11); //Enable Peripheral PIOA
   80384:	4b12      	ldr	r3, [pc, #72]	; (803d0 <initUart+0x4c>)
   80386:	691a      	ldr	r2, [r3, #16]
   80388:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   8038c:	611a      	str	r2, [r3, #16]

	PIOA->PIO_WPMR = (0x50494F << PIO_WPMR_WPKEY_Pos); //Disable Write Protect See with KEY,see Datasheet p. 674
   8038e:	4a11      	ldr	r2, [pc, #68]	; (803d4 <initUart+0x50>)
   80390:	4911      	ldr	r1, [pc, #68]	; (803d8 <initUart+0x54>)
   80392:	f8c2 10e4 	str.w	r1, [r2, #228]	; 0xe4
	PIOA->PIO_PDR = (1 << 9)|(1 << 8);	//PIO Disable Register
   80396:	f44f 7140 	mov.w	r1, #768	; 0x300
   8039a:	6051      	str	r1, [r2, #4]
	PIOA->PIO_PUER = (1 << 9)|(1 << 8); //Pull-Up Resistor Enable Register
   8039c:	6651      	str	r1, [r2, #100]	; 0x64
	
	PMC->PMC_PCER0 |= PMC_PCER0_PID8; //Enable Peripheral UART
   8039e:	691a      	ldr	r2, [r3, #16]
   803a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   803a4:	611a      	str	r2, [r3, #16]

	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX; //Reset Receiver (bit 2), and Transmitter (bit 3)
   803a6:	f503 7300 	add.w	r3, r3, #512	; 0x200
   803aa:	220c      	movs	r2, #12
   803ac:	601a      	str	r2, [r3, #0]
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN; // Receiver Enable (bit 4), Transmitter Enable (bit 6)
   803ae:	2250      	movs	r2, #80	; 0x50
   803b0:	601a      	str	r2, [r3, #0]

	UART->UART_MR = UART_MR_PAR_NO; //NO Parity (4 << 9)
   803b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
   803b6:	605a      	str	r2, [r3, #4]
	UART->UART_BRGR = 12000000UL/(BAUD*16); //Baudrate Register, BAUD=MCK/(CD*16)
   803b8:	0100      	lsls	r0, r0, #4
   803ba:	4a08      	ldr	r2, [pc, #32]	; (803dc <initUart+0x58>)
   803bc:	fbb2 f0f0 	udiv	r0, r2, r0
   803c0:	6218      	str	r0, [r3, #32]

	while( !(UART->UART_SR & UART_SR_TXRDY) ); //Wait until transmitter is ready.
   803c2:	461a      	mov	r2, r3
   803c4:	6953      	ldr	r3, [r2, #20]
   803c6:	f013 0f02 	tst.w	r3, #2
   803ca:	d0fb      	beq.n	803c4 <initUart+0x40>
	
}
   803cc:	4770      	bx	lr
   803ce:	bf00      	nop
   803d0:	400e0600 	.word	0x400e0600
   803d4:	400e0e00 	.word	0x400e0e00
   803d8:	50494f00 	.word	0x50494f00
   803dc:	00b71b00 	.word	0x00b71b00

000803e0 <uartWriteByte>:


void uartWriteByte(char c){
	UART->UART_THR = c; //Transmit Holding Register
   803e0:	4b03      	ldr	r3, [pc, #12]	; (803f0 <uartWriteByte+0x10>)
   803e2:	61d8      	str	r0, [r3, #28]
	while( !(UART->UART_SR & UART_SR_TXEMPTY) );// Wait until UART_THR is Empty.
   803e4:	461a      	mov	r2, r3
   803e6:	6953      	ldr	r3, [r2, #20]
   803e8:	f413 7f00 	tst.w	r3, #512	; 0x200
   803ec:	d0fb      	beq.n	803e6 <uartWriteByte+0x6>
   803ee:	4770      	bx	lr
   803f0:	400e0800 	.word	0x400e0800

000803f4 <__libc_init_array>:
   803f4:	b570      	push	{r4, r5, r6, lr}
   803f6:	4e0f      	ldr	r6, [pc, #60]	; (80434 <__libc_init_array+0x40>)
   803f8:	4d0f      	ldr	r5, [pc, #60]	; (80438 <__libc_init_array+0x44>)
   803fa:	1b76      	subs	r6, r6, r5
   803fc:	10b6      	asrs	r6, r6, #2
   803fe:	bf18      	it	ne
   80400:	2400      	movne	r4, #0
   80402:	d005      	beq.n	80410 <__libc_init_array+0x1c>
   80404:	3401      	adds	r4, #1
   80406:	f855 3b04 	ldr.w	r3, [r5], #4
   8040a:	4798      	blx	r3
   8040c:	42a6      	cmp	r6, r4
   8040e:	d1f9      	bne.n	80404 <__libc_init_array+0x10>
   80410:	4e0a      	ldr	r6, [pc, #40]	; (8043c <__libc_init_array+0x48>)
   80412:	4d0b      	ldr	r5, [pc, #44]	; (80440 <__libc_init_array+0x4c>)
   80414:	f000 f8d8 	bl	805c8 <_init>
   80418:	1b76      	subs	r6, r6, r5
   8041a:	10b6      	asrs	r6, r6, #2
   8041c:	bf18      	it	ne
   8041e:	2400      	movne	r4, #0
   80420:	d006      	beq.n	80430 <__libc_init_array+0x3c>
   80422:	3401      	adds	r4, #1
   80424:	f855 3b04 	ldr.w	r3, [r5], #4
   80428:	4798      	blx	r3
   8042a:	42a6      	cmp	r6, r4
   8042c:	d1f9      	bne.n	80422 <__libc_init_array+0x2e>
   8042e:	bd70      	pop	{r4, r5, r6, pc}
   80430:	bd70      	pop	{r4, r5, r6, pc}
   80432:	bf00      	nop
   80434:	000805d4 	.word	0x000805d4
   80438:	000805d4 	.word	0x000805d4
   8043c:	000805dc 	.word	0x000805dc
   80440:	000805d4 	.word	0x000805d4

00080444 <strlen>:
   80444:	f020 0103 	bic.w	r1, r0, #3
   80448:	f010 0003 	ands.w	r0, r0, #3
   8044c:	f1c0 0000 	rsb	r0, r0, #0
   80450:	f851 3b04 	ldr.w	r3, [r1], #4
   80454:	f100 0c04 	add.w	ip, r0, #4
   80458:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   8045c:	f06f 0200 	mvn.w	r2, #0
   80460:	bf1c      	itt	ne
   80462:	fa22 f20c 	lsrne.w	r2, r2, ip
   80466:	4313      	orrne	r3, r2
   80468:	f04f 0c01 	mov.w	ip, #1
   8046c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   80470:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   80474:	eba3 020c 	sub.w	r2, r3, ip
   80478:	ea22 0203 	bic.w	r2, r2, r3
   8047c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   80480:	bf04      	itt	eq
   80482:	f851 3b04 	ldreq.w	r3, [r1], #4
   80486:	3004      	addeq	r0, #4
   80488:	d0f4      	beq.n	80474 <strlen+0x30>
   8048a:	f1c2 0100 	rsb	r1, r2, #0
   8048e:	ea02 0201 	and.w	r2, r2, r1
   80492:	fab2 f282 	clz	r2, r2
   80496:	f1c2 021f 	rsb	r2, r2, #31
   8049a:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   8049e:	4770      	bx	lr

000804a0 <register_fini>:
   804a0:	4b02      	ldr	r3, [pc, #8]	; (804ac <register_fini+0xc>)
   804a2:	b113      	cbz	r3, 804aa <register_fini+0xa>
   804a4:	4802      	ldr	r0, [pc, #8]	; (804b0 <register_fini+0x10>)
   804a6:	f000 b805 	b.w	804b4 <atexit>
   804aa:	4770      	bx	lr
   804ac:	00000000 	.word	0x00000000
   804b0:	000804c1 	.word	0x000804c1

000804b4 <atexit>:
   804b4:	2300      	movs	r3, #0
   804b6:	4601      	mov	r1, r0
   804b8:	461a      	mov	r2, r3
   804ba:	4618      	mov	r0, r3
   804bc:	f000 b81e 	b.w	804fc <__register_exitproc>

000804c0 <__libc_fini_array>:
   804c0:	b538      	push	{r3, r4, r5, lr}
   804c2:	4c0a      	ldr	r4, [pc, #40]	; (804ec <__libc_fini_array+0x2c>)
   804c4:	4d0a      	ldr	r5, [pc, #40]	; (804f0 <__libc_fini_array+0x30>)
   804c6:	1b64      	subs	r4, r4, r5
   804c8:	10a4      	asrs	r4, r4, #2
   804ca:	d00a      	beq.n	804e2 <__libc_fini_array+0x22>
   804cc:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   804d0:	3b01      	subs	r3, #1
   804d2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   804d6:	3c01      	subs	r4, #1
   804d8:	f855 3904 	ldr.w	r3, [r5], #-4
   804dc:	4798      	blx	r3
   804de:	2c00      	cmp	r4, #0
   804e0:	d1f9      	bne.n	804d6 <__libc_fini_array+0x16>
   804e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   804e6:	f000 b879 	b.w	805dc <_fini>
   804ea:	bf00      	nop
   804ec:	000805ec 	.word	0x000805ec
   804f0:	000805e8 	.word	0x000805e8

000804f4 <__retarget_lock_acquire_recursive>:
   804f4:	4770      	bx	lr
   804f6:	bf00      	nop

000804f8 <__retarget_lock_release_recursive>:
   804f8:	4770      	bx	lr
   804fa:	bf00      	nop

000804fc <__register_exitproc>:
   804fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80500:	4d2c      	ldr	r5, [pc, #176]	; (805b4 <__register_exitproc+0xb8>)
   80502:	4606      	mov	r6, r0
   80504:	6828      	ldr	r0, [r5, #0]
   80506:	4698      	mov	r8, r3
   80508:	460f      	mov	r7, r1
   8050a:	4691      	mov	r9, r2
   8050c:	f7ff fff2 	bl	804f4 <__retarget_lock_acquire_recursive>
   80510:	4b29      	ldr	r3, [pc, #164]	; (805b8 <__register_exitproc+0xbc>)
   80512:	681c      	ldr	r4, [r3, #0]
   80514:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   80518:	2b00      	cmp	r3, #0
   8051a:	d03e      	beq.n	8059a <__register_exitproc+0x9e>
   8051c:	685a      	ldr	r2, [r3, #4]
   8051e:	2a1f      	cmp	r2, #31
   80520:	dc1c      	bgt.n	8055c <__register_exitproc+0x60>
   80522:	f102 0e01 	add.w	lr, r2, #1
   80526:	b176      	cbz	r6, 80546 <__register_exitproc+0x4a>
   80528:	2101      	movs	r1, #1
   8052a:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   8052e:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   80532:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   80536:	4091      	lsls	r1, r2
   80538:	4308      	orrs	r0, r1
   8053a:	2e02      	cmp	r6, #2
   8053c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80540:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   80544:	d023      	beq.n	8058e <__register_exitproc+0x92>
   80546:	3202      	adds	r2, #2
   80548:	f8c3 e004 	str.w	lr, [r3, #4]
   8054c:	6828      	ldr	r0, [r5, #0]
   8054e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80552:	f7ff ffd1 	bl	804f8 <__retarget_lock_release_recursive>
   80556:	2000      	movs	r0, #0
   80558:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8055c:	4b17      	ldr	r3, [pc, #92]	; (805bc <__register_exitproc+0xc0>)
   8055e:	b30b      	cbz	r3, 805a4 <__register_exitproc+0xa8>
   80560:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80564:	f3af 8000 	nop.w
   80568:	4603      	mov	r3, r0
   8056a:	b1d8      	cbz	r0, 805a4 <__register_exitproc+0xa8>
   8056c:	2000      	movs	r0, #0
   8056e:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80572:	f04f 0e01 	mov.w	lr, #1
   80576:	6058      	str	r0, [r3, #4]
   80578:	6019      	str	r1, [r3, #0]
   8057a:	4602      	mov	r2, r0
   8057c:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80580:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80584:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80588:	2e00      	cmp	r6, #0
   8058a:	d0dc      	beq.n	80546 <__register_exitproc+0x4a>
   8058c:	e7cc      	b.n	80528 <__register_exitproc+0x2c>
   8058e:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80592:	4301      	orrs	r1, r0
   80594:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80598:	e7d5      	b.n	80546 <__register_exitproc+0x4a>
   8059a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   8059e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   805a2:	e7bb      	b.n	8051c <__register_exitproc+0x20>
   805a4:	6828      	ldr	r0, [r5, #0]
   805a6:	f7ff ffa7 	bl	804f8 <__retarget_lock_release_recursive>
   805aa:	f04f 30ff 	mov.w	r0, #4294967295
   805ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   805b2:	bf00      	nop
   805b4:	20000430 	.word	0x20000430
   805b8:	000805c4 	.word	0x000805c4
   805bc:	00000000 	.word	0x00000000
   805c0:	00434241 	.word	0x00434241

000805c4 <_global_impure_ptr>:
   805c4:	20000008                                ... 

000805c8 <_init>:
   805c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   805ca:	bf00      	nop
   805cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   805ce:	bc08      	pop	{r3}
   805d0:	469e      	mov	lr, r3
   805d2:	4770      	bx	lr

000805d4 <__init_array_start>:
   805d4:	000804a1 	.word	0x000804a1

000805d8 <__frame_dummy_init_array_entry>:
   805d8:	00080119                                ....

000805dc <_fini>:
   805dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   805de:	bf00      	nop
   805e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   805e2:	bc08      	pop	{r3}
   805e4:	469e      	mov	lr, r3
   805e6:	4770      	bx	lr

000805e8 <__fini_array_start>:
   805e8:	000800f5 	.word	0x000800f5
