--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Controller.twx Controller.ncd -o Controller.twr
Controller.pcf -ucf Controller.ucf

Design file:              Controller.ncd
Physical constraint file: Controller.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock switches<5>
------------+------------+------------+------------------------+--------+
            |Max Setup to|Max Hold to |                        | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)       | Phase  |
------------+------------+------------+------------------------+--------+
switches<0> |    4.830(F)|    5.305(F)|LED_display_data_not0001|   0.000|
switches<1> |    6.386(F)|    5.148(F)|LED_display_data_not0001|   0.000|
switches<2> |    5.906(F)|    4.959(F)|LED_display_data_not0001|   0.000|
switches<3> |    6.460(F)|    4.675(F)|LED_display_data_not0001|   0.000|
switches<4> |   10.546(F)|    4.235(F)|LED_display_data_not0001|   0.000|
------------+------------+------------+------------------------+--------+

Setup/Hold to clock switches<6>
------------+------------+------------+------------------------+--------+
            |Max Setup to|Max Hold to |                        | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)       | Phase  |
------------+------------+------------+------------------------+--------+
switches<0> |    6.234(F)|    3.549(F)|LED_display_data_not0001|   0.000|
switches<1> |    7.790(F)|    3.392(F)|LED_display_data_not0001|   0.000|
switches<2> |    7.310(F)|    3.203(F)|LED_display_data_not0001|   0.000|
switches<3> |    7.864(F)|    2.919(F)|LED_display_data_not0001|   0.000|
switches<4> |   11.950(F)|    2.479(F)|LED_display_data_not0001|   0.000|
------------+------------+------------+------------------------+--------+

Setup/Hold to clock switches<14>
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
data_ready   |    0.308(R)|    7.522(R)|clk               |   0.000|
ram1_data<0> |    0.050(R)|    8.396(R)|clk               |   0.000|
ram1_data<1> |    4.266(R)|    9.380(R)|clk               |   0.000|
ram1_data<2> |   -3.710(R)|    8.239(R)|clk               |   0.000|
ram1_data<3> |   -3.592(R)|    8.218(R)|clk               |   0.000|
ram1_data<4> |   -1.705(R)|    8.887(R)|clk               |   0.000|
ram1_data<5> |   -3.004(R)|    8.514(R)|clk               |   0.000|
ram1_data<6> |   -3.534(R)|    8.794(R)|clk               |   0.000|
ram1_data<7> |   -3.131(R)|    8.190(R)|clk               |   0.000|
ram1_data<8> |   -3.205(R)|    7.733(R)|clk               |   0.000|
ram1_data<9> |   -3.818(R)|    8.494(R)|clk               |   0.000|
ram1_data<10>|   -4.292(R)|    7.907(R)|clk               |   0.000|
ram1_data<11>|   -3.641(R)|    8.940(R)|clk               |   0.000|
ram1_data<12>|   -2.941(R)|    8.472(R)|clk               |   0.000|
ram1_data<13>|   -3.458(R)|    9.053(R)|clk               |   0.000|
ram1_data<14>|   -4.073(R)|    7.895(R)|clk               |   0.000|
ram1_data<15>|   -3.982(R)|    8.014(R)|clk               |   0.000|
ram2_data<0> |   -0.639(R)|    4.880(R)|clk               |   0.000|
ram2_data<1> |    1.888(R)|    2.857(R)|clk               |   0.000|
ram2_data<2> |   -3.633(R)|    7.310(R)|clk               |   0.000|
ram2_data<3> |   -4.177(R)|    7.745(R)|clk               |   0.000|
ram2_data<4> |   -2.846(R)|    6.668(R)|clk               |   0.000|
ram2_data<5> |   -3.922(R)|    7.528(R)|clk               |   0.000|
ram2_data<6> |   -3.196(R)|    6.928(R)|clk               |   0.000|
ram2_data<7> |   -3.516(R)|    7.184(R)|clk               |   0.000|
ram2_data<8> |   -2.662(R)|    6.493(R)|clk               |   0.000|
ram2_data<9> |   -1.985(R)|    5.952(R)|clk               |   0.000|
ram2_data<10>|   -4.394(R)|    7.888(R)|clk               |   0.000|
ram2_data<11>|   -3.442(R)|    7.127(R)|clk               |   0.000|
ram2_data<12>|   -3.356(R)|    7.049(R)|clk               |   0.000|
ram2_data<13>|   -3.856(R)|    7.449(R)|clk               |   0.000|
ram2_data<14>|   -3.698(R)|    7.323(R)|clk               |   0.000|
ram2_data<15>|   -3.859(R)|    7.450(R)|clk               |   0.000|
reset        |    8.617(R)|    9.059(R)|clk               |   0.000|
rom_switch   |    5.257(R)|    5.293(R)|clk               |   0.000|
switches<13> |    3.389(R)|    6.541(R)|clk               |   0.000|
tbre         |    1.645(R)|    6.793(R)|clk               |   0.000|
tsre         |    2.575(R)|    6.002(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock switches<5> to Pad
------------+------------+------------------------+--------+
            | clk (edge) |                        | Clock  |
Destination |   to PAD   |Internal Clock(s)       | Phase  |
------------+------------+------------------------+--------+
LEDS<0>     |   19.069(F)|LED_display_data_not0001|   0.000|
LEDS<1>     |   18.088(F)|LED_display_data_not0001|   0.000|
LEDS<2>     |   18.711(F)|LED_display_data_not0001|   0.000|
LEDS<3>     |   19.164(F)|LED_display_data_not0001|   0.000|
LEDS<4>     |   19.462(F)|LED_display_data_not0001|   0.000|
LEDS<5>     |   18.909(F)|LED_display_data_not0001|   0.000|
LEDS<6>     |   17.713(F)|LED_display_data_not0001|   0.000|
LEDS<7>     |   17.697(F)|LED_display_data_not0001|   0.000|
LEDS<8>     |   17.446(F)|LED_display_data_not0001|   0.000|
LEDS<9>     |   17.652(F)|LED_display_data_not0001|   0.000|
LEDS<10>    |   19.043(F)|LED_display_data_not0001|   0.000|
LEDS<11>    |   18.839(F)|LED_display_data_not0001|   0.000|
LEDS<12>    |   18.605(F)|LED_display_data_not0001|   0.000|
LEDS<13>    |   18.929(F)|LED_display_data_not0001|   0.000|
LEDS<14>    |   19.120(F)|LED_display_data_not0001|   0.000|
LEDS<15>    |   18.850(F)|LED_display_data_not0001|   0.000|
------------+------------+------------------------+--------+

Clock switches<6> to Pad
------------+------------+------------------------+--------+
            | clk (edge) |                        | Clock  |
Destination |   to PAD   |Internal Clock(s)       | Phase  |
------------+------------+------------------------+--------+
LEDS<0>     |   17.313(F)|LED_display_data_not0001|   0.000|
LEDS<1>     |   16.332(F)|LED_display_data_not0001|   0.000|
LEDS<2>     |   16.955(F)|LED_display_data_not0001|   0.000|
LEDS<3>     |   17.408(F)|LED_display_data_not0001|   0.000|
LEDS<4>     |   17.706(F)|LED_display_data_not0001|   0.000|
LEDS<5>     |   17.153(F)|LED_display_data_not0001|   0.000|
LEDS<6>     |   15.957(F)|LED_display_data_not0001|   0.000|
LEDS<7>     |   15.941(F)|LED_display_data_not0001|   0.000|
LEDS<8>     |   15.690(F)|LED_display_data_not0001|   0.000|
LEDS<9>     |   15.896(F)|LED_display_data_not0001|   0.000|
LEDS<10>    |   17.287(F)|LED_display_data_not0001|   0.000|
LEDS<11>    |   17.083(F)|LED_display_data_not0001|   0.000|
LEDS<12>    |   16.849(F)|LED_display_data_not0001|   0.000|
LEDS<13>    |   17.173(F)|LED_display_data_not0001|   0.000|
LEDS<14>    |   17.364(F)|LED_display_data_not0001|   0.000|
LEDS<15>    |   17.094(F)|LED_display_data_not0001|   0.000|
------------+------------+------------------------+--------+

Clock switches<14> to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
ram1_addr<0> |   17.662(R)|clk               |   0.000|
ram1_addr<1> |   17.195(R)|clk               |   0.000|
ram1_addr<2> |   18.363(R)|clk               |   0.000|
ram1_addr<3> |   17.906(R)|clk               |   0.000|
ram1_addr<4> |   17.583(R)|clk               |   0.000|
ram1_addr<5> |   17.811(R)|clk               |   0.000|
ram1_addr<6> |   18.025(R)|clk               |   0.000|
ram1_addr<7> |   17.360(R)|clk               |   0.000|
ram1_addr<8> |   17.584(R)|clk               |   0.000|
ram1_addr<9> |   17.595(R)|clk               |   0.000|
ram1_addr<10>|   17.492(R)|clk               |   0.000|
ram1_addr<11>|   17.738(R)|clk               |   0.000|
ram1_addr<12>|   17.646(R)|clk               |   0.000|
ram1_addr<13>|   17.571(R)|clk               |   0.000|
ram1_addr<14>|   18.051(R)|clk               |   0.000|
ram1_addr<15>|   17.563(R)|clk               |   0.000|
ram1_addr<16>|   17.048(R)|clk               |   0.000|
ram1_addr<17>|   17.500(R)|clk               |   0.000|
ram1_data<0> |   17.965(R)|clk               |   0.000|
ram1_data<1> |   17.535(R)|clk               |   0.000|
ram1_data<2> |   17.699(R)|clk               |   0.000|
ram1_data<3> |   17.451(R)|clk               |   0.000|
ram1_data<4> |   17.442(R)|clk               |   0.000|
ram1_data<5> |   17.334(R)|clk               |   0.000|
ram1_data<6> |   17.201(R)|clk               |   0.000|
ram1_data<7> |   17.720(R)|clk               |   0.000|
ram1_data<8> |   17.587(R)|clk               |   0.000|
ram1_data<9> |   17.998(R)|clk               |   0.000|
ram1_data<10>|   18.206(R)|clk               |   0.000|
ram1_data<11>|   18.228(R)|clk               |   0.000|
ram1_data<12>|   17.959(R)|clk               |   0.000|
ram1_data<13>|   17.973(R)|clk               |   0.000|
ram1_data<14>|   18.243(R)|clk               |   0.000|
ram1_data<15>|   18.207(R)|clk               |   0.000|
ram1_en      |   18.131(R)|clk               |   0.000|
ram1_oe      |   17.983(R)|clk               |   0.000|
ram1_rw      |   17.356(R)|clk               |   0.000|
ram2_addr<0> |   18.032(R)|clk               |   0.000|
ram2_addr<1> |   17.709(R)|clk               |   0.000|
ram2_addr<2> |   16.994(R)|clk               |   0.000|
ram2_addr<3> |   17.536(R)|clk               |   0.000|
ram2_addr<4> |   17.670(R)|clk               |   0.000|
ram2_addr<5> |   17.623(R)|clk               |   0.000|
ram2_addr<6> |   17.707(R)|clk               |   0.000|
ram2_addr<7> |   17.706(R)|clk               |   0.000|
ram2_addr<8> |   18.292(R)|clk               |   0.000|
ram2_addr<9> |   17.820(R)|clk               |   0.000|
ram2_addr<10>|   18.515(R)|clk               |   0.000|
ram2_addr<11>|   18.302(R)|clk               |   0.000|
ram2_addr<12>|   18.993(R)|clk               |   0.000|
ram2_addr<13>|   19.295(R)|clk               |   0.000|
ram2_addr<14>|   17.943(R)|clk               |   0.000|
ram2_addr<15>|   18.094(R)|clk               |   0.000|
ram2_addr<16>|   19.397(R)|clk               |   0.000|
ram2_addr<17>|   19.001(R)|clk               |   0.000|
ram2_data<0> |   17.254(R)|clk               |   0.000|
ram2_data<1> |   18.449(R)|clk               |   0.000|
ram2_data<2> |   17.891(R)|clk               |   0.000|
ram2_data<3> |   17.320(R)|clk               |   0.000|
ram2_data<4> |   17.289(R)|clk               |   0.000|
ram2_data<5> |   16.718(R)|clk               |   0.000|
ram2_data<6> |   17.294(R)|clk               |   0.000|
ram2_data<7> |   17.010(R)|clk               |   0.000|
ram2_data<8> |   18.130(R)|clk               |   0.000|
ram2_data<9> |   18.396(R)|clk               |   0.000|
ram2_data<10>|   16.976(R)|clk               |   0.000|
ram2_data<11>|   16.686(R)|clk               |   0.000|
ram2_data<12>|   17.815(R)|clk               |   0.000|
ram2_data<13>|   18.610(R)|clk               |   0.000|
ram2_data<14>|   17.025(R)|clk               |   0.000|
ram2_data<15>|   17.822(R)|clk               |   0.000|
ram2_rw      |   17.319(R)|clk               |   0.000|
rdn          |   17.279(R)|clk               |   0.000|
seg7_out_1<0>|   18.110(R)|clk               |   0.000|
seg7_out_1<1>|   17.505(R)|clk               |   0.000|
seg7_out_1<2>|   17.784(R)|clk               |   0.000|
seg7_out_1<3>|   18.668(R)|clk               |   0.000|
seg7_out_1<4>|   21.519(R)|clk               |   0.000|
seg7_out_1<5>|   19.429(R)|clk               |   0.000|
seg7_out_2<0>|   16.908(R)|clk               |   0.000|
seg7_out_2<1>|   16.832(R)|clk               |   0.000|
seg7_out_2<2>|   16.793(R)|clk               |   0.000|
seg7_out_2<3>|   17.816(R)|clk               |   0.000|
seg7_out_2<4>|   16.326(R)|clk               |   0.000|
seg7_out_2<5>|   16.851(R)|clk               |   0.000|
seg7_out_2<6>|   17.453(R)|clk               |   0.000|
wrn          |   20.432(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock auto_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
auto_clk       |    4.181|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switches<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
switches<5>    |         |         |    0.419|    0.419|
switches<6>    |         |         |    2.240|    2.240|
switches<14>   |         |         |   13.521|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switches<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
switches<5>    |         |         |    1.823|    1.823|
switches<6>    |         |         |    3.644|    3.644|
switches<14>   |         |         |   13.521|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switches<14>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
switches<14>   |   24.648|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
data_ready     |seg7_out_1<6>  |    6.922|
switches<7>    |LEDS<0>        |   11.495|
switches<7>    |LEDS<1>        |   10.948|
switches<7>    |LEDS<2>        |   12.058|
switches<7>    |LEDS<3>        |   11.697|
switches<7>    |LEDS<4>        |   12.016|
switches<7>    |LEDS<5>        |   10.613|
switches<7>    |LEDS<6>        |   11.882|
switches<7>    |LEDS<7>        |   11.771|
switches<7>    |LEDS<8>        |   12.318|
switches<7>    |LEDS<9>        |   12.685|
switches<7>    |LEDS<10>       |   11.330|
switches<7>    |LEDS<11>       |   12.154|
switches<7>    |LEDS<12>       |   11.560|
switches<7>    |LEDS<13>       |   12.394|
switches<7>    |LEDS<14>       |   13.059|
switches<7>    |LEDS<15>       |   12.065|
---------------+---------------+---------+


Analysis completed Thu Nov 15 18:35:15 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



