--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml siete_seg.twx siete_seg.ncd -o siete_seg.twr siete_seg.pcf

Design file:              siete_seg.ncd
Physical constraint file: siete_seg.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+----------------+---------+
Source Pad     |Destination Pad |  Delay  |
---------------+----------------+---------+
Q<0>           |Siete_seg_out<1>|    7.674|
Q<0>           |Siete_seg_out<2>|    6.733|
Q<0>           |Siete_seg_out<3>|    7.199|
Q<0>           |Siete_seg_out<4>|    6.658|
Q<0>           |Siete_seg_out<5>|    7.755|
Q<0>           |Siete_seg_out<6>|    6.988|
Q<0>           |Siete_seg_out<7>|    7.348|
Q<1>           |Siete_seg_out<1>|    7.349|
Q<1>           |Siete_seg_out<2>|    6.918|
Q<1>           |Siete_seg_out<3>|    6.271|
Q<1>           |Siete_seg_out<4>|    6.464|
Q<1>           |Siete_seg_out<5>|    6.464|
Q<1>           |Siete_seg_out<6>|    7.133|
Q<1>           |Siete_seg_out<7>|    6.246|
Q<2>           |Siete_seg_out<1>|    6.561|
Q<2>           |Siete_seg_out<2>|    6.761|
Q<2>           |Siete_seg_out<3>|    6.358|
Q<2>           |Siete_seg_out<4>|    6.751|
Q<2>           |Siete_seg_out<5>|    6.660|
Q<2>           |Siete_seg_out<6>|    6.951|
Q<2>           |Siete_seg_out<7>|    6.373|
Q<3>           |Siete_seg_out<1>|    6.848|
Q<3>           |Siete_seg_out<2>|    6.460|
Q<3>           |Siete_seg_out<3>|    6.442|
Q<3>           |Siete_seg_out<4>|    6.281|
Q<3>           |Siete_seg_out<5>|    6.592|
Q<3>           |Siete_seg_out<6>|    6.710|
Q<3>           |Siete_seg_out<7>|    6.452|
---------------+----------------+---------+


Analysis completed Sun May 17 10:33:05 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 346 MB



