
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20421 
WARNING: [Synth 8-1935] empty port in module declaration [/home/op/fpga/UART_232/src/TOP.v:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1714.133 ; gain = 156.684 ; free physical = 9728 ; free virtual = 14734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [/home/op/fpga/UART_232/src/TOP.v:2]
INFO: [Synth 8-6157] synthesizing module 'UART_rs232_rx' [/home/op/fpga/UART_232/src/UART_rx.v:2]
	Parameter IDLE bound to: 1'b0 
	Parameter READ bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [/home/op/fpga/UART_232/src/UART_rx.v:70]
INFO: [Synth 8-6155] done synthesizing module 'UART_rs232_rx' (1#1) [/home/op/fpga/UART_232/src/UART_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'UART_rs232_tx' [/home/op/fpga/UART_232/src/UART_tx.v:2]
	Parameter IDLE bound to: 1'b0 
	Parameter WRITE bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/op/fpga/UART_232/src/UART_tx.v:52]
WARNING: [Synth 8-6090] variable 'TxDone' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/op/fpga/UART_232/src/UART_tx.v:144]
INFO: [Synth 8-6155] done synthesizing module 'UART_rs232_tx' (2#1) [/home/op/fpga/UART_232/src/UART_tx.v:2]
INFO: [Synth 8-6157] synthesizing module 'UART_BaudRate_generator' [/home/op/fpga/UART_232/src/UART_baudrate_generator.v:9]
INFO: [Synth 8-6155] done synthesizing module 'UART_BaudRate_generator' (3#1) [/home/op/fpga/UART_232/src/UART_baudrate_generator.v:9]
WARNING: [Synth 8-308] ignoring empty port [/home/op/fpga/UART_232/src/TOP.v:8]
WARNING: [Synth 8-3848] Net TxData in module/entity TOP does not have driver. [/home/op/fpga/UART_232/src/TOP.v:17]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (4#1) [/home/op/fpga/UART_232/src/TOP.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1744.039 ; gain = 186.590 ; free physical = 9758 ; free virtual = 14767
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.852 ; gain = 204.402 ; free physical = 9754 ; free virtual = 14762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.852 ; gain = 204.402 ; free physical = 9754 ; free virtual = 14762
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/op/fpga/xdcs/uartxdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/op/fpga/xdcs/uartxdc.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/op/fpga/xdcs/uartxdc.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/op/fpga/xdcs/uartxdc.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/op/fpga/xdcs/uartxdc.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/op/fpga/xdcs/uartxdc.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [/home/op/fpga/xdcs/uartxdc.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/op/fpga/xdcs/uartxdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/op/fpga/xdcs/uartxdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1938.570 ; gain = 0.000 ; free physical = 9645 ; free virtual = 14669
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1938.570 ; gain = 0.000 ; free physical = 9644 ; free virtual = 14669
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.570 ; gain = 381.121 ; free physical = 9712 ; free virtual = 14738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.570 ; gain = 381.121 ; free physical = 9712 ; free virtual = 14738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.570 ; gain = 381.121 ; free physical = 9712 ; free virtual = 14737
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'UART_rs232_rx'
WARNING: [Synth 8-327] inferring latch for variable 'read_enable_reg' [/home/op/fpga/UART_232/src/UART_rx.v:72]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                    READ |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'UART_rs232_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.570 ; gain = 381.121 ; free physical = 9703 ; free virtual = 14729
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_rs232_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module UART_rs232_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[7] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[7]' (FDE) to 'I_RS232TX/in_data_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[6] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[6]' (FDE) to 'I_RS232TX/in_data_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[5] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[5]' (FDE) to 'I_RS232TX/in_data_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[4] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[4]' (FDE) to 'I_RS232TX/in_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[3]' (FDE) to 'I_RS232TX/in_data_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[2] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[2]' (FDE) to 'I_RS232TX/in_data_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[1] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[1]' (FDE) to 'I_RS232TX/in_data_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[0] )
WARNING: [Synth 8-3332] Sequential element (I_RS232RX/read_enable_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.570 ; gain = 381.121 ; free physical = 9687 ; free virtual = 14716
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1938.570 ; gain = 381.121 ; free physical = 9563 ; free virtual = 14599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1938.570 ; gain = 381.121 ; free physical = 9563 ; free virtual = 14599
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1938.570 ; gain = 381.121 ; free physical = 9561 ; free virtual = 14598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1938.570 ; gain = 381.121 ; free physical = 9561 ; free virtual = 14597
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1938.570 ; gain = 381.121 ; free physical = 9561 ; free virtual = 14597
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1938.570 ; gain = 381.121 ; free physical = 9561 ; free virtual = 14597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1938.570 ; gain = 381.121 ; free physical = 9561 ; free virtual = 14597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1938.570 ; gain = 381.121 ; free physical = 9561 ; free virtual = 14597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1938.570 ; gain = 381.121 ; free physical = 9561 ; free virtual = 14597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |    15|
|4     |LUT2   |     5|
|5     |LUT3   |     6|
|6     |LUT4   |    19|
|7     |LUT5   |    11|
|8     |LUT6   |    10|
|9     |FDCE   |    19|
|10    |FDPE   |     1|
|11    |FDRE   |    38|
|12    |FDSE   |     1|
|13    |IBUF   |     3|
|14    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+------------+------------------------+------+
|      |Instance    |Module                  |Cells |
+------+------------+------------------------+------+
|1     |top         |                        |   143|
|2     |  I_BAUDGEN |UART_BaudRate_generator |    44|
|3     |  I_RS232RX |UART_rs232_rx           |    46|
|4     |  I_RS232TX |UART_rs232_tx           |    40|
+------+------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1938.570 ; gain = 381.121 ; free physical = 9561 ; free virtual = 14597
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1938.570 ; gain = 204.402 ; free physical = 9614 ; free virtual = 14651
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1938.570 ; gain = 381.121 ; free physical = 9614 ; free virtual = 14651
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1938.570 ; gain = 0.000 ; free physical = 9563 ; free virtual = 14600
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 9 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1938.570 ; gain = 514.539 ; free physical = 9661 ; free virtual = 14698
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1938.570 ; gain = 0.000 ; free physical = 9661 ; free virtual = 14698
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/op/fpga/one/uart/uart.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 16 09:16:48 2020...
