GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv'
Compiling module 'top'("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":3)
Compiling module 'timer'("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":137)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":151)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":50)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":66)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":68)
WARN  (EX1998) : Net 'dutyCounter[1]' does not have a driver("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":27)
WARN  (EX1998) : Net '_LR' does not have a driver("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":28)
WARN  (EX1998) : Net '_LS' does not have a driver("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":29)
WARN  (EX1998) : Net '_LT' does not have a driver("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":30)
WARN  (EX1998) : Net 'oldHS[2]' does not have a driver("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":34)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "HIN_R" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":11)
WARN  (EX0211) : The output port "HIN_S" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":12)
WARN  (EX0211) : The output port "HIN_T" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":13)
WARN  (EX0211) : The output port "anode[4]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":17)
WARN  (EX0211) : The output port "anode[3]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":17)
WARN  (EX0211) : The output port "anode[1]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":17)
WARN  (EX0211) : The output port "anode[0]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":17)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input sw1 is unused("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":6)
WARN  (CV0016) : Input sw2 is unused("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":7)
WARN  (CV0020) : Input tacSW[3:1] is unused("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":8)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "timer" instantiated to "inst_1" is swept in optimizing("C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":41)
[95%] Generate netlist file "C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\impl\gwsynthesis\tangnano9k_brushless.vg" completed
[100%] Generate report file "C:\Git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\impl\gwsynthesis\tangnano9k_brushless_syn.rpt.html" completed
GowinSynthesis finish
