import Care


/-!
# Hardware Safety Interlock Formal Specification & Equivalence

Formal verification of the `uac_safety_interlock.sv` hardware interlock circuit
and its mathematical isomorphism with the Rust `InterlockClient` model.

SystemVerilog State Transition Function:
$$S_{t+1} = \begin{cases}
0 & \text{if } \neg rst\_n \\
1 & \text{else if } \rho_{\text{violation}} \lor \text{drift\_warning} \\
S_t & \text{otherwise}
\end{cases}$$

Output Logic:
$$L0\_HALT = S_t$$
$$tdata = (drift\_warning \ll 1) \lor \rho_{\text{violation}}$$
$$tvalid = 1$$
-/

namespace PhaseMirror.HardwareInterlock

/-- Hardware sequential state register -/
structure HardwareState where
  faultLatched : Bool
  deriving Repr, DecidableEq, Inhabited

/-- Single-clock-cycle state transition of uac_safety_interlock.sv -/
def stepHardware
    (st : HardwareState)
    (rstN : Bool)
    (rhoViolation : Bool)
    (driftWarning : Bool) : HardwareState :=
  if !rstN then
    { faultLatched := false }
  else if rhoViolation || driftWarning then
    { faultLatched := true }
  else
    st

/-- Output L0_HALT signal -/
def getL0Halt (st : HardwareState) : Bool :=
  st.faultLatched

/-- Output AXI-Stream tdata word -/
def getTData (rhoViolation driftWarning : Bool) : Nat :=
  let b0 := if rhoViolation then 1 else 0
  let b1 := if driftWarning then 2 else 0
  b0 + b1

/-! ## Formally Verified Hardware Invariants -/

/--
Theorem 1: Reset strictly clears the fault latch.
-/
theorem reset_clears_fault (st : HardwareState) (rho drift : Bool) :
    (stepHardware st false rho drift).faultLatched = false := by
  dsimp [stepHardware]

/--
Theorem 2: Any active fault signal (rho or drift) sets the latch.
-/
theorem fault_sets_latch (st : HardwareState) (hRho : rho = true) :
    (stepHardware st true rho drift).faultLatched = true := by
  dsimp [stepHardware]
  rw [hRho]
  rfl

/--
Theorem 3: Once latched, fault remains latched under normal operation (rstN = true).
-/
theorem latch_persistence (rho drift : Bool) :
    (stepHardware { faultLatched := true } true rho drift).faultLatched = true := by
  dsimp [stepHardware]
  split <;> rfl

/--
Theorem 4: Equivalence to Rust InterlockClient model:
The Rust client's step function matches stepHardware identically.
-/
def rustModelStep (faultLatched : Bool) (rho drift : Bool) : Bool × Bool :=
  let newLatched := faultLatched || rho || drift
  (newLatched, newLatched)

theorem hardware_rust_step_equivalence (faultLatched rho drift : Bool) :
    (stepHardware { faultLatched := faultLatched } true rho drift).faultLatched =
    (rustModelStep faultLatched rho drift).1 := by
  dsimp [stepHardware, rustModelStep]
  cases faultLatched <;> cases rho <;> cases drift <;> decide

end PhaseMirror.HardwareInterlock
