Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar 15 21:58:46 2019
| Host         : DESKTOP-7GAUGUL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      6 |            1 |
|      8 |            3 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              25 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              47 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | L_Transmit/o_TX_Serial_i_1_n_0    |                                 |                1 |              1 |
|  clk_IBUF_BUFG | L_Transmit/r_Bit_Index            | L_Transmit/r_TX_Data[7]_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG |                                   |                                 |                3 |              6 |
|  clk_IBUF_BUFG | L_Transmit/r_Bit_Index            |                                 |                3 |              8 |
|  clk_IBUF_BUFG | L_Transmit/transmite_enable       |                                 |                2 |              8 |
|  clk_IBUF_BUFG | L_Transmit/r_TX_Data[7]_i_1_n_0   |                                 |                2 |              8 |
|  clk_IBUF_BUFG | L_Transmit/r_Clk_Count[0]_i_1_n_0 | L_Transmit/r_Bit_Index          |                4 |             14 |
|  clk_IBUF_BUFG | L_Transmit/vcompteur[0]_i_2_n_0   | L_Transmit/vcompteur[0]_i_1_n_0 |                8 |             32 |
+----------------+-----------------------------------+---------------------------------+------------------+----------------+


