module tb_rename();

logic [4:0] rd_a;
logic [4:0] rs1_a;
logic [4:0] rs2_a;

logic [4:0] rd_b;
logic [4:0] rs1_b;
logic [4:0] rs2_b;

logic [5:0] rd_a_out;
logic [5:0] rs1_a_out;
logic [5:0] rs2_a_out;

logic [5:0] rd_b_out;
logic [5:0] rs1_b_out;
logic [5:0] rs2_b_out;

initial begin
	rd_a = 1;
	rs1_a = 