#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Nov 17 10:43:45 2021
# Process ID: 2720
# Log file: C:/usr/FPGA3/JK_FF_NE/planAhead_run_3/planAhead.log
# Journal file: C:/usr/FPGA3/JK_FF_NE/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/usr/FPGA3/JK_FF_NE/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P79 [get_ports CLR]
endgroup
startgroup
set_property package_pin P75 [get_ports SET]
endgroup
save_constraints
