{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1500383720312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500383720312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 18 10:15:20 2017 " "Processing started: Tue Jul 18 10:15:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500383720312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1500383720312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verilogmerda -c verilogmerda " "Command: quartus_map --read_settings_files=on --write_settings_files=off verilogmerda -c verilogmerda" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1500383720312 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1500383720626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_2.v 1 1 " "Found 1 design units, including 1 entities, in source file moore_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore_2 " "Found entity 1: moore_2" {  } { { "moore_2.v" "" { Text "C:/altera/13.0sp1/Verimerda/moore_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500383720663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500383720663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmerda.bdf 1 1 " "Found 1 design units, including 1 entities, in source file verilogmerda.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 verilogmerda " "Found entity 1: verilogmerda" {  } { { "verilogmerda.bdf" "" { Schematic "C:/altera/13.0sp1/Verimerda/verilogmerda.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500383720674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500383720674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "verilogmerda " "Elaborating entity \"verilogmerda\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1500383720694 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "KEY\[3..0\] " "Not all bits in bus \"KEY\[3..0\]\" are used" {  } { { "verilogmerda.bdf" "" { Schematic "C:/altera/13.0sp1/Verimerda/verilogmerda.bdf" { { 312 416 584 328 "KEY\[3\]" "" } { 344 408 576 360 "KEY\[0\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1500383720715 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "KEY " "Converted elements in bus name \"KEY\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "KEY\[3\] KEY3 " "Converted element name(s) from \"KEY\[3\]\" to \"KEY3\"" {  } { { "verilogmerda.bdf" "" { Schematic "C:/altera/13.0sp1/Verimerda/verilogmerda.bdf" { { 312 416 584 328 "KEY\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500383720715 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "KEY\[0\] KEY0 " "Converted element name(s) from \"KEY\[0\]\" to \"KEY0\"" {  } { { "verilogmerda.bdf" "" { Schematic "C:/altera/13.0sp1/Verimerda/verilogmerda.bdf" { { 344 408 576 360 "KEY\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500383720715 ""}  } { { "verilogmerda.bdf" "" { Schematic "C:/altera/13.0sp1/Verimerda/verilogmerda.bdf" { { 312 416 584 328 "KEY\[3\]" "" } { 344 408 576 360 "KEY\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1500383720715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore_2 moore_2:inst " "Elaborating entity \"moore_2\" for hierarchy \"moore_2:inst\"" {  } { { "verilogmerda.bdf" "inst" { Schematic "C:/altera/13.0sp1/Verimerda/verilogmerda.bdf" { { 288 584 728 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500383720720 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1500383720946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1500383721019 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500383721019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1500383721039 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1500383721039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1500383721039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1500383721039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500383721052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 18 10:15:21 2017 " "Processing ended: Tue Jul 18 10:15:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500383721052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500383721052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500383721052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500383721052 ""}
