# do S4bits_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/jafeth/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB2/SUMA/COMPONENTES/SUM1BIT/CODIGO/s1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:38:34 on Oct 01,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB2/SUMA/COMPONENTES/SUM1BIT/CODIGO/s1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity s1bit
# -- Compiling architecture flujodatos of s1bit
# End time: 11:38:34 on Oct 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB2/SUMA/SUM4/CODIGO/S4bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:38:34 on Oct 01,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB2/SUMA/SUM4/CODIGO/S4bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity S4bits
# -- Compiling architecture estructural of S4bits
# End time: 11:38:34 on Oct 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.s4bits
# vsim rtl_work.s4bits 
# Start time: 11:38:50 on Oct 01,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.s4bits(estructural)
# Loading rtl_work.s1bit(flujodatos)
add wave  \
sim:/s4bits/A \
sim:/s4bits/B \
sim:/s4bits/cen \
sim:/s4bits/SUM \
sim:/s4bits/csal \
sim:/s4bits/c1 \
sim:/s4bits/c2 \
sim:/s4bits/c3 \
sim:/s4bits/c4
force -freeze sim:/s4bits/A 1001 0
force -freeze sim:/s4bits/B UUUU1100 0
# Value length (8) does not equal array index length (4).
# ** UI-Msg: (vsim-4011) Invalid force value: UUUU1100 0.
# 
force -freeze sim:/s4bits/B 1100 0
force -freeze sim:/s4bits/cen 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 12:13:51 on Oct 01,2022, Elapsed time: 0:35:01
# Errors: 0, Warnings: 0
