// Seed: 1469796974
module module_0 (
    input tri id_0,
    output tri id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wire id_4,
    input tri id_5,
    input supply1 id_6,
    input uwire id_7,
    input uwire id_8,
    output wor id_9,
    input wire id_10,
    input wire id_11,
    input supply1 id_12,
    input tri0 id_13,
    output uwire id_14,
    input wire id_15,
    input tri id_16,
    output supply1 id_17,
    input wor id_18,
    output wire id_19,
    input tri id_20,
    input uwire id_21,
    output tri0 id_22,
    output tri0 module_0,
    input tri id_24,
    output tri0 id_25
);
  wire id_27;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input supply1 id_3
);
  assign id_0 = 1;
  module_0(
      id_2,
      id_0,
      id_3,
      id_0,
      id_2,
      id_3,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3,
      id_0,
      id_2,
      id_3,
      id_0,
      id_2,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_2,
      id_0
  );
endmodule
