#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24bcdf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24bcf80 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x24d1490 .functor NOT 1, L_0x2502780, C4<0>, C4<0>, C4<0>;
L_0x2502510 .functor XOR 1, L_0x25023b0, L_0x2502470, C4<0>, C4<0>;
L_0x2502670 .functor XOR 1, L_0x2502510, L_0x25025d0, C4<0>, C4<0>;
v0x24fa9f0_0 .net *"_ivl_10", 0 0, L_0x25025d0;  1 drivers
v0x24faaf0_0 .net *"_ivl_12", 0 0, L_0x2502670;  1 drivers
v0x24fabd0_0 .net *"_ivl_2", 0 0, L_0x24fd680;  1 drivers
v0x24fac90_0 .net *"_ivl_4", 0 0, L_0x25023b0;  1 drivers
v0x24fad70_0 .net *"_ivl_6", 0 0, L_0x2502470;  1 drivers
v0x24faea0_0 .net *"_ivl_8", 0 0, L_0x2502510;  1 drivers
v0x24faf80_0 .net "a", 0 0, v0x24f5a00_0;  1 drivers
v0x24fb020_0 .net "b", 0 0, v0x24f5aa0_0;  1 drivers
v0x24fb0c0_0 .net "c", 0 0, v0x24f5b40_0;  1 drivers
v0x24fb160_0 .var "clk", 0 0;
v0x24fb200_0 .net "d", 0 0, v0x24f5cb0_0;  1 drivers
v0x24fb2a0_0 .net "out_dut", 0 0, L_0x2502030;  1 drivers
v0x24fb340_0 .net "out_ref", 0 0, L_0x24fc200;  1 drivers
v0x24fb3e0_0 .var/2u "stats1", 159 0;
v0x24fb480_0 .var/2u "strobe", 0 0;
v0x24fb520_0 .net "tb_match", 0 0, L_0x2502780;  1 drivers
v0x24fb5e0_0 .net "tb_mismatch", 0 0, L_0x24d1490;  1 drivers
v0x24fb6a0_0 .net "wavedrom_enable", 0 0, v0x24f5da0_0;  1 drivers
v0x24fb740_0 .net "wavedrom_title", 511 0, v0x24f5e40_0;  1 drivers
L_0x24fd680 .concat [ 1 0 0 0], L_0x24fc200;
L_0x25023b0 .concat [ 1 0 0 0], L_0x24fc200;
L_0x2502470 .concat [ 1 0 0 0], L_0x2502030;
L_0x25025d0 .concat [ 1 0 0 0], L_0x24fc200;
L_0x2502780 .cmp/eeq 1, L_0x24fd680, L_0x2502670;
S_0x24bd110 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x24bcf80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x24bd890 .functor NOT 1, v0x24f5b40_0, C4<0>, C4<0>, C4<0>;
L_0x24d1d50 .functor NOT 1, v0x24f5aa0_0, C4<0>, C4<0>, C4<0>;
L_0x24fb950 .functor AND 1, L_0x24bd890, L_0x24d1d50, C4<1>, C4<1>;
L_0x24fb9f0 .functor NOT 1, v0x24f5cb0_0, C4<0>, C4<0>, C4<0>;
L_0x24fbb20 .functor NOT 1, v0x24f5a00_0, C4<0>, C4<0>, C4<0>;
L_0x24fbc20 .functor AND 1, L_0x24fb9f0, L_0x24fbb20, C4<1>, C4<1>;
L_0x24fbd00 .functor OR 1, L_0x24fb950, L_0x24fbc20, C4<0>, C4<0>;
L_0x24fbdc0 .functor AND 1, v0x24f5a00_0, v0x24f5b40_0, C4<1>, C4<1>;
L_0x24fbe80 .functor AND 1, L_0x24fbdc0, v0x24f5cb0_0, C4<1>, C4<1>;
L_0x24fbf40 .functor OR 1, L_0x24fbd00, L_0x24fbe80, C4<0>, C4<0>;
L_0x24fc0b0 .functor AND 1, v0x24f5aa0_0, v0x24f5b40_0, C4<1>, C4<1>;
L_0x24fc120 .functor AND 1, L_0x24fc0b0, v0x24f5cb0_0, C4<1>, C4<1>;
L_0x24fc200 .functor OR 1, L_0x24fbf40, L_0x24fc120, C4<0>, C4<0>;
v0x24d1700_0 .net *"_ivl_0", 0 0, L_0x24bd890;  1 drivers
v0x24d17a0_0 .net *"_ivl_10", 0 0, L_0x24fbc20;  1 drivers
v0x24f41f0_0 .net *"_ivl_12", 0 0, L_0x24fbd00;  1 drivers
v0x24f42b0_0 .net *"_ivl_14", 0 0, L_0x24fbdc0;  1 drivers
v0x24f4390_0 .net *"_ivl_16", 0 0, L_0x24fbe80;  1 drivers
v0x24f44c0_0 .net *"_ivl_18", 0 0, L_0x24fbf40;  1 drivers
v0x24f45a0_0 .net *"_ivl_2", 0 0, L_0x24d1d50;  1 drivers
v0x24f4680_0 .net *"_ivl_20", 0 0, L_0x24fc0b0;  1 drivers
v0x24f4760_0 .net *"_ivl_22", 0 0, L_0x24fc120;  1 drivers
v0x24f4840_0 .net *"_ivl_4", 0 0, L_0x24fb950;  1 drivers
v0x24f4920_0 .net *"_ivl_6", 0 0, L_0x24fb9f0;  1 drivers
v0x24f4a00_0 .net *"_ivl_8", 0 0, L_0x24fbb20;  1 drivers
v0x24f4ae0_0 .net "a", 0 0, v0x24f5a00_0;  alias, 1 drivers
v0x24f4ba0_0 .net "b", 0 0, v0x24f5aa0_0;  alias, 1 drivers
v0x24f4c60_0 .net "c", 0 0, v0x24f5b40_0;  alias, 1 drivers
v0x24f4d20_0 .net "d", 0 0, v0x24f5cb0_0;  alias, 1 drivers
v0x24f4de0_0 .net "out", 0 0, L_0x24fc200;  alias, 1 drivers
S_0x24f4f40 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x24bcf80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x24f5a00_0 .var "a", 0 0;
v0x24f5aa0_0 .var "b", 0 0;
v0x24f5b40_0 .var "c", 0 0;
v0x24f5c10_0 .net "clk", 0 0, v0x24fb160_0;  1 drivers
v0x24f5cb0_0 .var "d", 0 0;
v0x24f5da0_0 .var "wavedrom_enable", 0 0;
v0x24f5e40_0 .var "wavedrom_title", 511 0;
S_0x24f51e0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x24f4f40;
 .timescale -12 -12;
v0x24f5440_0 .var/2s "count", 31 0;
E_0x24b7d40/0 .event negedge, v0x24f5c10_0;
E_0x24b7d40/1 .event posedge, v0x24f5c10_0;
E_0x24b7d40 .event/or E_0x24b7d40/0, E_0x24b7d40/1;
E_0x24b7f90 .event negedge, v0x24f5c10_0;
E_0x24a09f0 .event posedge, v0x24f5c10_0;
S_0x24f5540 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x24f4f40;
 .timescale -12 -12;
v0x24f5740_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24f5820 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x24f4f40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24f5fa0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x24bcf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x24fc360 .functor NOT 1, v0x24f5a00_0, C4<0>, C4<0>, C4<0>;
L_0x24fc3d0 .functor NOT 1, v0x24f5aa0_0, C4<0>, C4<0>, C4<0>;
L_0x24fc460 .functor AND 1, L_0x24fc360, L_0x24fc3d0, C4<1>, C4<1>;
L_0x24fc570 .functor NOT 1, v0x24f5b40_0, C4<0>, C4<0>, C4<0>;
L_0x24fc610 .functor AND 1, L_0x24fc460, L_0x24fc570, C4<1>, C4<1>;
L_0x24fc720 .functor NOT 1, v0x24f5cb0_0, C4<0>, C4<0>, C4<0>;
L_0x24fc7d0 .functor AND 1, L_0x24fc610, L_0x24fc720, C4<1>, C4<1>;
L_0x24fc8e0 .functor NOT 1, v0x24f5a00_0, C4<0>, C4<0>, C4<0>;
L_0x24fc9a0 .functor NOT 1, v0x24f5aa0_0, C4<0>, C4<0>, C4<0>;
L_0x24fca10 .functor AND 1, L_0x24fc8e0, L_0x24fc9a0, C4<1>, C4<1>;
L_0x24fcb80 .functor NOT 1, v0x24f5b40_0, C4<0>, C4<0>, C4<0>;
L_0x24fcd00 .functor AND 1, L_0x24fca10, L_0x24fcb80, C4<1>, C4<1>;
L_0x24fce30 .functor AND 1, L_0x24fcd00, v0x24f5cb0_0, C4<1>, C4<1>;
L_0x24fd000 .functor OR 1, L_0x24fc7d0, L_0x24fce30, C4<0>, C4<0>;
L_0x24fcdc0 .functor NOT 1, v0x24f5a00_0, C4<0>, C4<0>, C4<0>;
L_0x24fd2a0 .functor AND 1, L_0x24fcdc0, v0x24f5aa0_0, C4<1>, C4<1>;
L_0x24fd500 .functor NOT 1, v0x24f5b40_0, C4<0>, C4<0>, C4<0>;
L_0x24fd570 .functor AND 1, L_0x24fd2a0, L_0x24fd500, C4<1>, C4<1>;
L_0x24fd720 .functor NOT 1, v0x24f5cb0_0, C4<0>, C4<0>, C4<0>;
L_0x24fd790 .functor AND 1, L_0x24fd570, L_0x24fd720, C4<1>, C4<1>;
L_0x24fd950 .functor OR 1, L_0x24fd000, L_0x24fd790, C4<0>, C4<0>;
L_0x24fda60 .functor NOT 1, v0x24f5a00_0, C4<0>, C4<0>, C4<0>;
L_0x24fdb90 .functor AND 1, L_0x24fda60, v0x24f5aa0_0, C4<1>, C4<1>;
L_0x24fdc50 .functor NOT 1, v0x24f5b40_0, C4<0>, C4<0>, C4<0>;
L_0x24fdd90 .functor AND 1, L_0x24fdb90, L_0x24fdc50, C4<1>, C4<1>;
L_0x24fdea0 .functor AND 1, L_0x24fdd90, v0x24f5cb0_0, C4<1>, C4<1>;
L_0x24fe040 .functor OR 1, L_0x24fd950, L_0x24fdea0, C4<0>, C4<0>;
L_0x24fe150 .functor NOT 1, v0x24f5a00_0, C4<0>, C4<0>, C4<0>;
L_0x24fe2b0 .functor AND 1, L_0x24fe150, v0x24f5aa0_0, C4<1>, C4<1>;
L_0x24fe370 .functor AND 1, L_0x24fe2b0, v0x24f5b40_0, C4<1>, C4<1>;
L_0x24fe530 .functor NOT 1, v0x24f5cb0_0, C4<0>, C4<0>, C4<0>;
L_0x24fe5a0 .functor AND 1, L_0x24fe370, L_0x24fe530, C4<1>, C4<1>;
L_0x24fe7c0 .functor OR 1, L_0x24fe040, L_0x24fe5a0, C4<0>, C4<0>;
L_0x24fe8d0 .functor NOT 1, v0x24f5a00_0, C4<0>, C4<0>, C4<0>;
L_0x24fea60 .functor AND 1, L_0x24fe8d0, v0x24f5aa0_0, C4<1>, C4<1>;
L_0x24feb20 .functor AND 1, L_0x24fea60, v0x24f5b40_0, C4<1>, C4<1>;
L_0x24fed10 .functor AND 1, L_0x24feb20, v0x24f5cb0_0, C4<1>, C4<1>;
L_0x24fedd0 .functor OR 1, L_0x24fe7c0, L_0x24fed10, C4<0>, C4<0>;
L_0x24ff020 .functor NOT 1, v0x24f5aa0_0, C4<0>, C4<0>, C4<0>;
L_0x24ff090 .functor AND 1, v0x24f5a00_0, L_0x24ff020, C4<1>, C4<1>;
L_0x24ff2a0 .functor NOT 1, v0x24f5b40_0, C4<0>, C4<0>, C4<0>;
L_0x24ff310 .functor AND 1, L_0x24ff090, L_0x24ff2a0, C4<1>, C4<1>;
L_0x24ff580 .functor NOT 1, v0x24f5cb0_0, C4<0>, C4<0>, C4<0>;
L_0x24ff5f0 .functor AND 1, L_0x24ff310, L_0x24ff580, C4<1>, C4<1>;
L_0x24ff870 .functor OR 1, L_0x24fedd0, L_0x24ff5f0, C4<0>, C4<0>;
L_0x24ff980 .functor NOT 1, v0x24f5aa0_0, C4<0>, C4<0>, C4<0>;
L_0x24ffb70 .functor AND 1, v0x24f5a00_0, L_0x24ff980, C4<1>, C4<1>;
L_0x24ffc30 .functor NOT 1, v0x24f5b40_0, C4<0>, C4<0>, C4<0>;
L_0x24ffe30 .functor AND 1, L_0x24ffb70, L_0x24ffc30, C4<1>, C4<1>;
L_0x24fff40 .functor AND 1, L_0x24ffe30, v0x24f5cb0_0, C4<1>, C4<1>;
L_0x25001a0 .functor OR 1, L_0x24ff870, L_0x24fff40, C4<0>, C4<0>;
L_0x25002b0 .functor AND 1, v0x24f5a00_0, v0x24f5aa0_0, C4<1>, C4<1>;
L_0x25004d0 .functor AND 1, L_0x25002b0, v0x24f5b40_0, C4<1>, C4<1>;
L_0x2500590 .functor NOT 1, v0x24f5cb0_0, C4<0>, C4<0>, C4<0>;
L_0x25007c0 .functor AND 1, L_0x25004d0, L_0x2500590, C4<1>, C4<1>;
L_0x25008d0 .functor OR 1, L_0x25001a0, L_0x25007c0, C4<0>, C4<0>;
L_0x2500bb0 .functor AND 1, v0x24f5a00_0, v0x24f5aa0_0, C4<1>, C4<1>;
L_0x2500c20 .functor AND 1, L_0x2500bb0, v0x24f5b40_0, C4<1>, C4<1>;
L_0x2500ec0 .functor AND 1, L_0x2500c20, v0x24f5cb0_0, C4<1>, C4<1>;
L_0x2501190 .functor OR 1, L_0x25008d0, L_0x2500ec0, C4<0>, C4<0>;
L_0x2501490 .functor AND 1, v0x24f5a00_0, v0x24f5aa0_0, C4<1>, C4<1>;
L_0x2501920 .functor NOT 1, v0x24f5b40_0, C4<0>, C4<0>, C4<0>;
L_0x2501b90 .functor AND 1, L_0x2501490, L_0x2501920, C4<1>, C4<1>;
L_0x2501ca0 .functor NOT 1, v0x24f5cb0_0, C4<0>, C4<0>, C4<0>;
L_0x2501f20 .functor AND 1, L_0x2501b90, L_0x2501ca0, C4<1>, C4<1>;
L_0x2502030 .functor OR 1, L_0x2501190, L_0x2501f20, C4<0>, C4<0>;
v0x24f6290_0 .net *"_ivl_0", 0 0, L_0x24fc360;  1 drivers
v0x24f6370_0 .net *"_ivl_10", 0 0, L_0x24fc720;  1 drivers
v0x24f6450_0 .net *"_ivl_100", 0 0, L_0x25001a0;  1 drivers
v0x24f6540_0 .net *"_ivl_102", 0 0, L_0x25002b0;  1 drivers
v0x24f6620_0 .net *"_ivl_104", 0 0, L_0x25004d0;  1 drivers
v0x24f6750_0 .net *"_ivl_106", 0 0, L_0x2500590;  1 drivers
v0x24f6830_0 .net *"_ivl_108", 0 0, L_0x25007c0;  1 drivers
v0x24f6910_0 .net *"_ivl_110", 0 0, L_0x25008d0;  1 drivers
v0x24f69f0_0 .net *"_ivl_112", 0 0, L_0x2500bb0;  1 drivers
v0x24f6ad0_0 .net *"_ivl_114", 0 0, L_0x2500c20;  1 drivers
v0x24f6bb0_0 .net *"_ivl_116", 0 0, L_0x2500ec0;  1 drivers
v0x24f6c90_0 .net *"_ivl_118", 0 0, L_0x2501190;  1 drivers
v0x24f6d70_0 .net *"_ivl_12", 0 0, L_0x24fc7d0;  1 drivers
v0x24f6e50_0 .net *"_ivl_120", 0 0, L_0x2501490;  1 drivers
v0x24f6f30_0 .net *"_ivl_122", 0 0, L_0x2501920;  1 drivers
v0x24f7010_0 .net *"_ivl_124", 0 0, L_0x2501b90;  1 drivers
v0x24f70f0_0 .net *"_ivl_126", 0 0, L_0x2501ca0;  1 drivers
v0x24f72e0_0 .net *"_ivl_128", 0 0, L_0x2501f20;  1 drivers
v0x24f73c0_0 .net *"_ivl_14", 0 0, L_0x24fc8e0;  1 drivers
v0x24f74a0_0 .net *"_ivl_16", 0 0, L_0x24fc9a0;  1 drivers
v0x24f7580_0 .net *"_ivl_18", 0 0, L_0x24fca10;  1 drivers
v0x24f7660_0 .net *"_ivl_2", 0 0, L_0x24fc3d0;  1 drivers
v0x24f7740_0 .net *"_ivl_20", 0 0, L_0x24fcb80;  1 drivers
v0x24f7820_0 .net *"_ivl_22", 0 0, L_0x24fcd00;  1 drivers
v0x24f7900_0 .net *"_ivl_24", 0 0, L_0x24fce30;  1 drivers
v0x24f79e0_0 .net *"_ivl_26", 0 0, L_0x24fd000;  1 drivers
v0x24f7ac0_0 .net *"_ivl_28", 0 0, L_0x24fcdc0;  1 drivers
v0x24f7ba0_0 .net *"_ivl_30", 0 0, L_0x24fd2a0;  1 drivers
v0x24f7c80_0 .net *"_ivl_32", 0 0, L_0x24fd500;  1 drivers
v0x24f7d60_0 .net *"_ivl_34", 0 0, L_0x24fd570;  1 drivers
v0x24f7e40_0 .net *"_ivl_36", 0 0, L_0x24fd720;  1 drivers
v0x24f7f20_0 .net *"_ivl_38", 0 0, L_0x24fd790;  1 drivers
v0x24f8000_0 .net *"_ivl_4", 0 0, L_0x24fc460;  1 drivers
v0x24f82f0_0 .net *"_ivl_40", 0 0, L_0x24fd950;  1 drivers
v0x24f83d0_0 .net *"_ivl_42", 0 0, L_0x24fda60;  1 drivers
v0x24f84b0_0 .net *"_ivl_44", 0 0, L_0x24fdb90;  1 drivers
v0x24f8590_0 .net *"_ivl_46", 0 0, L_0x24fdc50;  1 drivers
v0x24f8670_0 .net *"_ivl_48", 0 0, L_0x24fdd90;  1 drivers
v0x24f8750_0 .net *"_ivl_50", 0 0, L_0x24fdea0;  1 drivers
v0x24f8830_0 .net *"_ivl_52", 0 0, L_0x24fe040;  1 drivers
v0x24f8910_0 .net *"_ivl_54", 0 0, L_0x24fe150;  1 drivers
v0x24f89f0_0 .net *"_ivl_56", 0 0, L_0x24fe2b0;  1 drivers
v0x24f8ad0_0 .net *"_ivl_58", 0 0, L_0x24fe370;  1 drivers
v0x24f8bb0_0 .net *"_ivl_6", 0 0, L_0x24fc570;  1 drivers
v0x24f8c90_0 .net *"_ivl_60", 0 0, L_0x24fe530;  1 drivers
v0x24f8d70_0 .net *"_ivl_62", 0 0, L_0x24fe5a0;  1 drivers
v0x24f8e50_0 .net *"_ivl_64", 0 0, L_0x24fe7c0;  1 drivers
v0x24f8f30_0 .net *"_ivl_66", 0 0, L_0x24fe8d0;  1 drivers
v0x24f9010_0 .net *"_ivl_68", 0 0, L_0x24fea60;  1 drivers
v0x24f90f0_0 .net *"_ivl_70", 0 0, L_0x24feb20;  1 drivers
v0x24f91d0_0 .net *"_ivl_72", 0 0, L_0x24fed10;  1 drivers
v0x24f92b0_0 .net *"_ivl_74", 0 0, L_0x24fedd0;  1 drivers
v0x24f9390_0 .net *"_ivl_76", 0 0, L_0x24ff020;  1 drivers
v0x24f9470_0 .net *"_ivl_78", 0 0, L_0x24ff090;  1 drivers
v0x24f9550_0 .net *"_ivl_8", 0 0, L_0x24fc610;  1 drivers
v0x24f9630_0 .net *"_ivl_80", 0 0, L_0x24ff2a0;  1 drivers
v0x24f9710_0 .net *"_ivl_82", 0 0, L_0x24ff310;  1 drivers
v0x24f97f0_0 .net *"_ivl_84", 0 0, L_0x24ff580;  1 drivers
v0x24f98d0_0 .net *"_ivl_86", 0 0, L_0x24ff5f0;  1 drivers
v0x24f99b0_0 .net *"_ivl_88", 0 0, L_0x24ff870;  1 drivers
v0x24f9a90_0 .net *"_ivl_90", 0 0, L_0x24ff980;  1 drivers
v0x24f9b70_0 .net *"_ivl_92", 0 0, L_0x24ffb70;  1 drivers
v0x24f9c50_0 .net *"_ivl_94", 0 0, L_0x24ffc30;  1 drivers
v0x24f9d30_0 .net *"_ivl_96", 0 0, L_0x24ffe30;  1 drivers
v0x24f9e10_0 .net *"_ivl_98", 0 0, L_0x24fff40;  1 drivers
v0x24fa300_0 .net "a", 0 0, v0x24f5a00_0;  alias, 1 drivers
v0x24fa3a0_0 .net "b", 0 0, v0x24f5aa0_0;  alias, 1 drivers
v0x24fa490_0 .net "c", 0 0, v0x24f5b40_0;  alias, 1 drivers
v0x24fa580_0 .net "d", 0 0, v0x24f5cb0_0;  alias, 1 drivers
v0x24fa670_0 .net "out", 0 0, L_0x2502030;  alias, 1 drivers
S_0x24fa7d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x24bcf80;
 .timescale -12 -12;
E_0x24b7ae0 .event anyedge, v0x24fb480_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24fb480_0;
    %nor/r;
    %assign/vec4 v0x24fb480_0, 0;
    %wait E_0x24b7ae0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24f4f40;
T_3 ;
    %fork t_1, S_0x24f51e0;
    %jmp t_0;
    .scope S_0x24f51e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24f5440_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24f5cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f5b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f5aa0_0, 0;
    %assign/vec4 v0x24f5a00_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24a09f0;
    %load/vec4 v0x24f5440_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x24f5440_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24f5cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f5b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f5aa0_0, 0;
    %assign/vec4 v0x24f5a00_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x24b7f90;
    %fork TD_tb.stim1.wavedrom_stop, S_0x24f5820;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24b7d40;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x24f5a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f5aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f5b40_0, 0;
    %assign/vec4 v0x24f5cb0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x24f4f40;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x24bcf80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24fb160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24fb480_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x24bcf80;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x24fb160_0;
    %inv;
    %store/vec4 v0x24fb160_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x24bcf80;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24f5c10_0, v0x24fb5e0_0, v0x24faf80_0, v0x24fb020_0, v0x24fb0c0_0, v0x24fb200_0, v0x24fb340_0, v0x24fb2a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x24bcf80;
T_7 ;
    %load/vec4 v0x24fb3e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x24fb3e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24fb3e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x24fb3e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24fb3e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24fb3e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24fb3e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x24bcf80;
T_8 ;
    %wait E_0x24b7d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24fb3e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fb3e0_0, 4, 32;
    %load/vec4 v0x24fb520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x24fb3e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fb3e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24fb3e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fb3e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x24fb340_0;
    %load/vec4 v0x24fb340_0;
    %load/vec4 v0x24fb2a0_0;
    %xor;
    %load/vec4 v0x24fb340_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x24fb3e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fb3e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x24fb3e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fb3e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/kmap2/iter0/response3/top_module.sv";
