
## Abstract:


## Team members:

```
Chong, Clarke 
Khanna, Partha
Ng, Joel
Aubeeluck,Kevin 
```

## Contribution Tables

### Single Cycle CPU
![RISC-V 32I single cycle CPU implementation](images/single-cycle.jpg)

### Pipelined CPU
![alt text](images/pipelined.png)
Fetch - Joel \
Data - Partha\
Execute - Clarke\
Memory - Kevin 

| File | Clarke | Partha | Joel | Kevin |
| ---- | ------ | ------ | ---- | ----- |

## Joint Statement of Contribution



Below we have tasks at a glance
#### Clarke: 

Tasks:
- Task 1 
	- Explanation
- Task 2 
	- Explanation

#### Partha: 

Tasks:
- Task 1 
	- Explanation
- Task 2 
	- Explanation

#### Joel: 

Tasks:
- Task 1 
	- Explanation
- Task 2 
	- Explanation

#### Kevin: 

Tasks:
- Task 1 
	- Explanation
- Task 2 
	- Explanation




## Project Goalposts 

### Goal 1: Single-Cycle RV321 implentation of F1 lights 
### Stretch Goal 1: Pipelined RV321 Design
