NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v3.sv","mvau_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[94,0,2,"Module","Module"],[95,0,4,"<span class=\"Qualifier\">mvau_tb_v3.</span>&#8203;sv (testbench)","mvau_tb_v3.sv"],[96,0,2,"Signals","Signals"],[97,0,5,"aresetn","aresetn"],[98,0,5,"rready","rready"],[99,0,5,"wready","wready"],[100,0,5,"out_v","out_v"],[101,0,5,"out","out"],[102,0,5,"out_packed","out_packed"],[103,0,5,"in_v","in_v"],[104,0,5,"in_mat","in_mat"],[105,0,5,"in","in"],[106,0,5,"mvau_beh","mvau_beh"],[107,0,5,"test_count","test_count"],[108,0,5,"latency","latency"],[109,0,5,"sim_start","sim_start"],[110,0,5,"do_comp","do_comp"],[111,0,2,"Initial blocks","Initial_blocks"],[112,0,3,"CLK_RST_GEN","CLK_RST_GEN"],[113,0,2,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[114,0,0,"CLK_GEN","CLK_GEN"],[115,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[116,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[117,0,2,"Sequential Always Blocks","Sequential_Always_Blocks"],[118,0,1,"CALC_LATENCY","CALC_LATENCY"]]);