============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:55:13 pm
  Module:                 ADC_SAR1
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (490 ps) Late External Delay Assertion at pin sample
          Group: VCLK
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) sample
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     490                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_11_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  sample          -       -     R     (port)         -    -     -     0     298    (-,-) 
#----------------------------------------------------------------------------------------

