

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 17:32:21 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MM_ArrayPartition
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       13|       13|         6|          1|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 5 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten1 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 13 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 14 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i8 %b_0, i64 0, i64 0"   --->   Operation 15 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.67ns)   --->   "%b_0_load = load i2 %b_0_addr"   --->   Operation 16 'load' 'b_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i8 %b_1, i64 0, i64 0"   --->   Operation 17 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.67ns)   --->   "%b_1_load = load i2 %b_1_addr"   --->   Operation 18 'load' 'b_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr i8 %b_2, i64 0, i64 0"   --->   Operation 19 'getelementptr' 'b_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.67ns)   --->   "%b_2_load = load i2 %b_2_addr"   --->   Operation 20 'load' 'b_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %j3"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i2"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten1"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 24 [1/2] (0.67ns)   --->   "%b_0_load = load i2 %b_0_addr"   --->   Operation 24 'load' 'b_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 25 [1/2] (0.67ns)   --->   "%b_1_load = load i2 %b_1_addr"   --->   Operation 25 'load' 'b_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 26 [1/2] (0.67ns)   --->   "%b_2_load = load i2 %b_2_addr"   --->   Operation 26 'load' 'b_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr i8 %b_0, i64 0, i64 1"   --->   Operation 27 'getelementptr' 'b_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.67ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1"   --->   Operation 28 'load' 'b_0_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr i8 %b_1, i64 0, i64 1"   --->   Operation 29 'getelementptr' 'b_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.67ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1"   --->   Operation 30 'load' 'b_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%b_2_addr_1 = getelementptr i8 %b_2, i64 0, i64 1"   --->   Operation 31 'getelementptr' 'b_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.67ns)   --->   "%b_2_load_1 = load i2 %b_2_addr_1"   --->   Operation 32 'load' 'b_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 33 [1/2] (0.67ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1"   --->   Operation 33 'load' 'b_0_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 34 [1/2] (0.67ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1"   --->   Operation 34 'load' 'b_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 35 [1/2] (0.67ns)   --->   "%b_2_load_1 = load i2 %b_2_addr_1"   --->   Operation 35 'load' 'b_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%b_0_addr_2 = getelementptr i8 %b_0, i64 0, i64 2"   --->   Operation 36 'getelementptr' 'b_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (0.67ns)   --->   "%b_0_load_2 = load i2 %b_0_addr_2"   --->   Operation 37 'load' 'b_0_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%b_1_addr_2 = getelementptr i8 %b_1, i64 0, i64 2"   --->   Operation 38 'getelementptr' 'b_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (0.67ns)   --->   "%b_1_load_2 = load i2 %b_1_addr_2"   --->   Operation 39 'load' 'b_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%b_2_addr_2 = getelementptr i8 %b_2, i64 0, i64 2"   --->   Operation 40 'getelementptr' 'b_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (0.67ns)   --->   "%b_2_load_2 = load i2 %b_2_addr_2"   --->   Operation 41 'load' 'b_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../files/matrixmul.cpp:4]   --->   Operation 42 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %a_0, i64 666, i64 207, i64 4294967295"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %a_1, i64 666, i64 207, i64 4294967295"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %a_2, i64 666, i64 207, i64 4294967295"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_2"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %b_0, i64 666, i64 207, i64 4294967295"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_0"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %b_1, i64 666, i64 207, i64 4294967295"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_1"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %b_2, i64 666, i64 207, i64 4294967295"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_2"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (0.67ns)   --->   "%b_0_load_2 = load i2 %b_0_addr_2"   --->   Operation 63 'load' 'b_0_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 64 [1/2] (0.67ns)   --->   "%b_1_load_2 = load i2 %b_1_addr_2"   --->   Operation 64 'load' 'b_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 65 [1/2] (0.67ns)   --->   "%b_2_load_2 = load i2 %b_2_addr_2"   --->   Operation 65 'load' 'b_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 66 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.40>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%icmp_ln214 = phi i1 0, void %entry, i1 %icmp_ln21, void %for.inc25" [../files/matrixmul.cpp:21]   --->   Operation 67 'phi' 'icmp_ln214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten1_load = load i4 %indvar_flatten1" [../files/matrixmul.cpp:19]   --->   Operation 68 'load' 'indvar_flatten1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%i2_load = load i2 %i2" [../files/matrixmul.cpp:19]   --->   Operation 69 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%j3_load = load i2 %j3" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_ArrayPartition/hls_config.cfg:16]   --->   Operation 70 'load' 'j3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.54ns)   --->   "%add_ln19 = add i2 %i2_load, i2 1" [../files/matrixmul.cpp:19]   --->   Operation 71 'add' 'add_ln19' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.17ns)   --->   "%select_ln16 = select i1 %icmp_ln214, i2 0, i2 %j3_load" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_ArrayPartition/hls_config.cfg:16]   --->   Operation 72 'select' 'select_ln16' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.17ns)   --->   "%i = select i1 %icmp_ln214, i2 %add_ln19, i2 %i2_load" [../files/matrixmul.cpp:19]   --->   Operation 73 'select' 'i' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %i" [../files/matrixmul.cpp:19]   --->   Operation 74 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr i8 %a_2, i64 0, i64 %zext_ln19" [../files/matrixmul.cpp:19]   --->   Operation 75 'getelementptr' 'a_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (0.67ns)   --->   "%a_2_load = load i2 %a_2_addr" [../files/matrixmul.cpp:19]   --->   Operation 76 'load' 'a_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_5 : Operation 77 [1/1] (0.54ns)   --->   "%j = add i2 %select_ln16, i2 1" [../files/matrixmul.cpp:21]   --->   Operation 77 'add' 'j' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.79ns)   --->   "%add_ln19_1 = add i4 %indvar_flatten1_load, i4 1" [../files/matrixmul.cpp:19]   --->   Operation 78 'add' 'add_ln19_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.54ns)   --->   "%icmp_ln21 = icmp_eq  i2 %j, i2 3" [../files/matrixmul.cpp:21]   --->   Operation 79 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.79ns)   --->   "%icmp_ln19 = icmp_eq  i4 %indvar_flatten1_load, i4 8" [../files/matrixmul.cpp:19]   --->   Operation 80 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 %j, i2 %j3" [../files/matrixmul.cpp:21]   --->   Operation 81 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln19 = store i2 %i, i2 %i2" [../files/matrixmul.cpp:19]   --->   Operation 82 'store' 'store_ln19' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln19 = store i4 %add_ln19_1, i4 %indvar_flatten1" [../files/matrixmul.cpp:19]   --->   Operation 83 'store' 'store_ln19' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc25, void %for.end27" [../files/matrixmul.cpp:19]   --->   Operation 84 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.67>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i8 %a_1, i64 0, i64 %zext_ln19" [../files/matrixmul.cpp:19]   --->   Operation 85 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (0.67ns)   --->   "%a_1_load = load i2 %a_1_addr" [../files/matrixmul.cpp:19]   --->   Operation 86 'load' 'a_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_6 : Operation 87 [1/2] (0.67ns)   --->   "%a_2_load = load i2 %a_2_addr" [../files/matrixmul.cpp:19]   --->   Operation 87 'load' 'a_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%conv_2 = sext i8 %a_2_load" [../files/matrixmul.cpp:19]   --->   Operation 88 'sext' 'conv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.42ns)   --->   "%tmp_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %b_0_load_2, i2 1, i8 %b_1_load_2, i2 2, i8 %b_2_load_2, i8 0, i2 %select_ln16" [../files/matrixmul.cpp:26]   --->   Operation 89 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i8 %tmp_2" [../files/matrixmul.cpp:26]   --->   Operation 90 'sext' 'sext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [3/3] (0.99ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_2 = mul i16 %sext_ln26_2, i16 %conv_2" [../files/matrixmul.cpp:26]   --->   Operation 91 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.67>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i8 %a_0, i64 0, i64 %zext_ln19" [../files/matrixmul.cpp:19]   --->   Operation 92 'getelementptr' 'a_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [2/2] (0.67ns)   --->   "%a_0_load = load i2 %a_0_addr" [../files/matrixmul.cpp:19]   --->   Operation 93 'load' 'a_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_7 : Operation 94 [1/2] (0.67ns)   --->   "%a_1_load = load i2 %a_1_addr" [../files/matrixmul.cpp:19]   --->   Operation 94 'load' 'a_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%conv_1 = sext i8 %a_1_load" [../files/matrixmul.cpp:19]   --->   Operation 95 'sext' 'conv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.42ns)   --->   "%tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %b_0_load_1, i2 1, i8 %b_1_load_1, i2 2, i8 %b_2_load_1, i8 0, i2 %select_ln16" [../files/matrixmul.cpp:26]   --->   Operation 96 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i8 %tmp_1" [../files/matrixmul.cpp:26]   --->   Operation 97 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [3/3] (0.99ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_1, i16 %conv_1" [../files/matrixmul.cpp:26]   --->   Operation 98 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 99 [2/3] (0.99ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_2 = mul i16 %sext_ln26_2, i16 %conv_2" [../files/matrixmul.cpp:26]   --->   Operation 99 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 100 [1/2] (0.67ns)   --->   "%a_0_load = load i2 %a_0_addr" [../files/matrixmul.cpp:19]   --->   Operation 100 'load' 'a_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%conv = sext i8 %a_0_load" [../files/matrixmul.cpp:19]   --->   Operation 101 'sext' 'conv' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.42ns)   --->   "%tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %b_0_load, i2 1, i8 %b_1_load, i2 2, i8 %b_2_load, i8 0, i2 %select_ln16" [../files/matrixmul.cpp:26]   --->   Operation 102 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i8 %tmp" [../files/matrixmul.cpp:26]   --->   Operation 103 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.65ns)   --->   "%mul_ln26 = mul i16 %sext_ln26, i16 %conv" [../files/matrixmul.cpp:26]   --->   Operation 104 'mul' 'mul_ln26' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [2/3] (0.99ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_1, i16 %conv_1" [../files/matrixmul.cpp:26]   --->   Operation 105 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 106 [1/3] (0.00ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_2 = mul i16 %sext_ln26_2, i16 %conv_2" [../files/matrixmul.cpp:26]   --->   Operation 106 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 107 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26 = add i16 %mul_ln26, i16 %mul_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 107 'add' 'add_ln26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 108 [1/3] (0.00ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_1, i16 %conv_1" [../files/matrixmul.cpp:26]   --->   Operation 108 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 109 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26 = add i16 %mul_ln26, i16 %mul_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 109 'add' 'add_ln26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 110 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_3 = add i16 %add_ln26, i16 %mul_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 110 'add' 'tmp_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.32>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_ArrayPartition/hls_config.cfg:16]   --->   Operation 111 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_ArrayPartition/hls_config.cfg:16]   --->   Operation 112 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 113 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_ArrayPartition/hls_config.cfg:16]   --->   Operation 115 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %i" [../files/matrixmul.cpp:28]   --->   Operation 116 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i, i2 0" [../files/matrixmul.cpp:28]   --->   Operation 117 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln28 = sub i4 %p_shl, i4 %zext_ln28" [../files/matrixmul.cpp:28]   --->   Operation 118 'sub' 'sub_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %select_ln16" [../files/matrixmul.cpp:28]   --->   Operation 119 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln28 = add i4 %sub_ln28, i4 %zext_ln28_1" [../files/matrixmul.cpp:28]   --->   Operation 120 'add' 'add_ln28' <Predicate = true> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i4 %add_ln28" [../files/matrixmul.cpp:28]   --->   Operation 121 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln28_2" [../files/matrixmul.cpp:28]   --->   Operation 122 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_ArrayPartition/hls_config.cfg:15]   --->   Operation 123 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_3 = add i16 %add_ln26, i16 %mul_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 124 'add' 'tmp_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 125 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_3, i4 %res_addr" [../files/matrixmul.cpp:28]   --->   Operation 125 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [../files/matrixmul.cpp:31]   --->   Operation 126 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ a_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ b_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten1       (alloca           ) [ 011111111110]
i2                    (alloca           ) [ 011111111110]
j3                    (alloca           ) [ 011111111110]
b_0_addr              (getelementptr    ) [ 001000000000]
b_1_addr              (getelementptr    ) [ 001000000000]
b_2_addr              (getelementptr    ) [ 001000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
b_0_load              (load             ) [ 000111111110]
b_1_load              (load             ) [ 000111111110]
b_2_load              (load             ) [ 000111111110]
b_0_addr_1            (getelementptr    ) [ 000100000000]
b_1_addr_1            (getelementptr    ) [ 000100000000]
b_2_addr_1            (getelementptr    ) [ 000100000000]
b_0_load_1            (load             ) [ 000011111110]
b_1_load_1            (load             ) [ 000011111110]
b_2_load_1            (load             ) [ 000011111110]
b_0_addr_2            (getelementptr    ) [ 000010000000]
b_1_addr_2            (getelementptr    ) [ 000010000000]
b_2_addr_2            (getelementptr    ) [ 000010000000]
spectopmodule_ln4     (spectopmodule    ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
b_0_load_2            (load             ) [ 000001111110]
b_1_load_2            (load             ) [ 000001111110]
b_2_load_2            (load             ) [ 000001111110]
br_ln0                (br               ) [ 000011111110]
icmp_ln214            (phi              ) [ 000001111110]
indvar_flatten1_load  (load             ) [ 000000000000]
i2_load               (load             ) [ 000000000000]
j3_load               (load             ) [ 000000000000]
add_ln19              (add              ) [ 000000000000]
select_ln16           (select           ) [ 000001111110]
i                     (select           ) [ 000001111110]
zext_ln19             (zext             ) [ 000001110000]
a_2_addr              (getelementptr    ) [ 000001100000]
j                     (add              ) [ 000000000000]
add_ln19_1            (add              ) [ 000000000000]
icmp_ln21             (icmp             ) [ 000011111110]
icmp_ln19             (icmp             ) [ 000001111110]
store_ln21            (store            ) [ 000000000000]
store_ln19            (store            ) [ 000000000000]
store_ln19            (store            ) [ 000000000000]
br_ln19               (br               ) [ 000011111110]
a_1_addr              (getelementptr    ) [ 000001010000]
a_2_load              (load             ) [ 000000000000]
conv_2                (sext             ) [ 000001011000]
tmp_2                 (sparsemux        ) [ 000000000000]
sext_ln26_2           (sext             ) [ 000001011000]
a_0_addr              (getelementptr    ) [ 000001001000]
a_1_load              (load             ) [ 000000000000]
conv_1                (sext             ) [ 000001001100]
tmp_1                 (sparsemux        ) [ 000000000000]
sext_ln26_1           (sext             ) [ 000001001100]
a_0_load              (load             ) [ 000000000000]
conv                  (sext             ) [ 000000000000]
tmp                   (sparsemux        ) [ 000000000000]
sext_ln26             (sext             ) [ 000000000000]
mul_ln26              (mul              ) [ 000001000100]
mul_ln26_2            (mul              ) [ 000001000100]
mul_ln26_1            (mul              ) [ 000001000010]
add_ln26              (add              ) [ 000001000010]
specpipeline_ln16     (specpipeline     ) [ 000000000000]
specpipeline_ln16     (specpipeline     ) [ 000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
specpipeline_ln16     (specpipeline     ) [ 000000000000]
zext_ln28             (zext             ) [ 000000000000]
p_shl                 (bitconcatenate   ) [ 000000000000]
sub_ln28              (sub              ) [ 000000000000]
zext_ln28_1           (zext             ) [ 000000000000]
add_ln28              (add              ) [ 000000000000]
zext_ln28_2           (zext             ) [ 000000000000]
res_addr              (getelementptr    ) [ 000000000000]
specpipeline_ln15     (specpipeline     ) [ 000000000000]
tmp_3                 (add              ) [ 000000000000]
store_ln28            (store            ) [ 000000000000]
ret_ln31              (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i8.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="j3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="b_0_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/1 b_0_load_1/2 b_0_load_2/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="b_1_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/1 b_1_load_1/2 b_1_load_2/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="b_2_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_2_load/1 b_2_load_1/2 b_2_load_2/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="b_0_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="b_1_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_1/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="b_2_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="b_0_addr_2_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr_2/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="b_1_addr_2_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_2/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="b_2_addr_2_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr_2/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="a_2_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="2" slack="0"/>
<pin id="192" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_2_load/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="a_1_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="2" slack="1"/>
<pin id="205" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="a_0_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="2" slack="2"/>
<pin id="218" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/7 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_0_load/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="res_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/10 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln28_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/10 "/>
</bind>
</comp>

<comp id="240" class="1005" name="icmp_ln214_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln214 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln214_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln214/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln0_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln0_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="2" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln0_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="indvar_flatten1_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="4"/>
<pin id="268" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten1_load/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="i2_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="4"/>
<pin id="271" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="j3_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="4"/>
<pin id="274" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j3_load/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln19_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln16_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="2" slack="0"/>
<pin id="285" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="i_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="2" slack="0"/>
<pin id="292" dir="0" index="2" bw="2" slack="0"/>
<pin id="293" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln19_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="j_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln19_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln21_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln19_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln21_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="2" slack="4"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln19_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="0" index="1" bw="2" slack="4"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln19_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="4"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="conv_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_2/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="2" slack="0"/>
<pin id="348" dir="0" index="2" bw="8" slack="2"/>
<pin id="349" dir="0" index="3" bw="2" slack="0"/>
<pin id="350" dir="0" index="4" bw="8" slack="2"/>
<pin id="351" dir="0" index="5" bw="2" slack="0"/>
<pin id="352" dir="0" index="6" bw="8" slack="2"/>
<pin id="353" dir="0" index="7" bw="8" slack="0"/>
<pin id="354" dir="0" index="8" bw="2" slack="1"/>
<pin id="355" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln26_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="conv_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_1/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="2" slack="0"/>
<pin id="372" dir="0" index="2" bw="8" slack="4"/>
<pin id="373" dir="0" index="3" bw="2" slack="0"/>
<pin id="374" dir="0" index="4" bw="8" slack="4"/>
<pin id="375" dir="0" index="5" bw="2" slack="0"/>
<pin id="376" dir="0" index="6" bw="8" slack="4"/>
<pin id="377" dir="0" index="7" bw="8" slack="0"/>
<pin id="378" dir="0" index="8" bw="2" slack="2"/>
<pin id="379" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln26_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="conv_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="2" slack="0"/>
<pin id="396" dir="0" index="2" bw="8" slack="6"/>
<pin id="397" dir="0" index="3" bw="2" slack="0"/>
<pin id="398" dir="0" index="4" bw="8" slack="6"/>
<pin id="399" dir="0" index="5" bw="2" slack="0"/>
<pin id="400" dir="0" index="6" bw="8" slack="6"/>
<pin id="401" dir="0" index="7" bw="8" slack="0"/>
<pin id="402" dir="0" index="8" bw="2" slack="3"/>
<pin id="403" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sext_ln26_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="mul_ln26_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln28_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="5"/>
<pin id="421" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/10 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_shl_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="5"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/10 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sub_ln28_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="0" index="1" bw="2" slack="0"/>
<pin id="432" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/10 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln28_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="5"/>
<pin id="437" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/10 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln28_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="0" index="1" bw="2" slack="0"/>
<pin id="441" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/10 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln28_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/10 "/>
</bind>
</comp>

<comp id="449" class="1007" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="0"/>
<pin id="452" dir="0" index="2" bw="16" slack="0"/>
<pin id="453" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_2/6 add_ln26/8 "/>
</bind>
</comp>

<comp id="457" class="1007" name="grp_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="8" slack="0"/>
<pin id="460" dir="0" index="2" bw="16" slack="0"/>
<pin id="461" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_1/7 tmp_3/9 "/>
</bind>
</comp>

<comp id="466" class="1005" name="indvar_flatten1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten1 "/>
</bind>
</comp>

<comp id="473" class="1005" name="i2_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="0"/>
<pin id="475" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="480" class="1005" name="j3_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j3 "/>
</bind>
</comp>

<comp id="487" class="1005" name="b_0_addr_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="1"/>
<pin id="489" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="492" class="1005" name="b_1_addr_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="1"/>
<pin id="494" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="497" class="1005" name="b_2_addr_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="1"/>
<pin id="499" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr "/>
</bind>
</comp>

<comp id="502" class="1005" name="b_0_load_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="6"/>
<pin id="504" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="b_0_load "/>
</bind>
</comp>

<comp id="507" class="1005" name="b_1_load_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="6"/>
<pin id="509" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="b_1_load "/>
</bind>
</comp>

<comp id="512" class="1005" name="b_2_load_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="6"/>
<pin id="514" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="b_2_load "/>
</bind>
</comp>

<comp id="517" class="1005" name="b_0_addr_1_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="2" slack="1"/>
<pin id="519" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr_1 "/>
</bind>
</comp>

<comp id="522" class="1005" name="b_1_addr_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="1"/>
<pin id="524" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_1 "/>
</bind>
</comp>

<comp id="527" class="1005" name="b_2_addr_1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="1"/>
<pin id="529" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr_1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="b_0_load_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="4"/>
<pin id="534" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="b_0_load_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="b_1_load_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="4"/>
<pin id="539" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="b_1_load_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="b_2_load_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="4"/>
<pin id="544" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="b_2_load_1 "/>
</bind>
</comp>

<comp id="547" class="1005" name="b_0_addr_2_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="1"/>
<pin id="549" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr_2 "/>
</bind>
</comp>

<comp id="552" class="1005" name="b_1_addr_2_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="1"/>
<pin id="554" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_2 "/>
</bind>
</comp>

<comp id="557" class="1005" name="b_2_addr_2_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="2" slack="1"/>
<pin id="559" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr_2 "/>
</bind>
</comp>

<comp id="562" class="1005" name="b_0_load_2_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="2"/>
<pin id="564" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_0_load_2 "/>
</bind>
</comp>

<comp id="567" class="1005" name="b_1_load_2_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="2"/>
<pin id="569" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_1_load_2 "/>
</bind>
</comp>

<comp id="572" class="1005" name="b_2_load_2_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="2"/>
<pin id="574" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_2_load_2 "/>
</bind>
</comp>

<comp id="577" class="1005" name="select_ln16_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="1"/>
<pin id="579" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16 "/>
</bind>
</comp>

<comp id="585" class="1005" name="i_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="2" slack="5"/>
<pin id="587" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="591" class="1005" name="zext_ln19_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="1"/>
<pin id="593" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19 "/>
</bind>
</comp>

<comp id="597" class="1005" name="a_2_addr_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="2" slack="1"/>
<pin id="599" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr "/>
</bind>
</comp>

<comp id="602" class="1005" name="icmp_ln21_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="607" class="1005" name="icmp_ln19_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="611" class="1005" name="a_1_addr_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2" slack="1"/>
<pin id="613" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="616" class="1005" name="conv_2_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="1"/>
<pin id="618" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_2 "/>
</bind>
</comp>

<comp id="621" class="1005" name="sext_ln26_2_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="1"/>
<pin id="623" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_2 "/>
</bind>
</comp>

<comp id="626" class="1005" name="a_0_addr_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="1"/>
<pin id="628" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="631" class="1005" name="conv_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="1"/>
<pin id="633" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="sext_ln26_1_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="1"/>
<pin id="638" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_1 "/>
</bind>
</comp>

<comp id="641" class="1005" name="mul_ln26_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="1"/>
<pin id="643" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

<comp id="646" class="1005" name="add_ln26_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="1"/>
<pin id="648" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="92" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="106" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="120" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="142"><net_src comp="134" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="151"><net_src comp="143" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="152" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="169"><net_src comp="161" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="178"><net_src comp="170" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="187"><net_src comp="179" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="54" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="244" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="272" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="294"><net_src comp="244" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="275" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="269" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="306"><net_src comp="281" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="266" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="56" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="302" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="58" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="266" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="60" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="302" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="289" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="308" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="195" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="356"><net_src comp="62" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="357"><net_src comp="18" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="359"><net_src comp="64" pin="0"/><net_sink comp="345" pin=5"/></net>

<net id="360"><net_src comp="66" pin="0"/><net_sink comp="345" pin=7"/></net>

<net id="364"><net_src comp="345" pin="9"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="208" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="380"><net_src comp="62" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="381"><net_src comp="18" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="382"><net_src comp="54" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="383"><net_src comp="64" pin="0"/><net_sink comp="369" pin=5"/></net>

<net id="384"><net_src comp="66" pin="0"/><net_sink comp="369" pin=7"/></net>

<net id="388"><net_src comp="369" pin="9"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="221" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="404"><net_src comp="62" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="405"><net_src comp="18" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="406"><net_src comp="54" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="407"><net_src comp="64" pin="0"/><net_sink comp="393" pin=5"/></net>

<net id="408"><net_src comp="66" pin="0"/><net_sink comp="393" pin=7"/></net>

<net id="412"><net_src comp="393" pin="9"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="389" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="427"><net_src comp="78" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="18" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="419" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="442"><net_src comp="429" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="454"><net_src comp="361" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="341" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="413" pin="2"/><net_sink comp="449" pin=2"/></net>

<net id="462"><net_src comp="385" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="365" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="449" pin="3"/><net_sink comp="457" pin=2"/></net>

<net id="465"><net_src comp="457" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="469"><net_src comp="80" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="476"><net_src comp="84" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="483"><net_src comp="88" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="490"><net_src comp="92" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="495"><net_src comp="106" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="500"><net_src comp="120" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="505"><net_src comp="100" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="510"><net_src comp="114" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="393" pin=4"/></net>

<net id="515"><net_src comp="128" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="393" pin=6"/></net>

<net id="520"><net_src comp="134" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="525"><net_src comp="143" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="530"><net_src comp="152" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="535"><net_src comp="100" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="540"><net_src comp="114" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="369" pin=4"/></net>

<net id="545"><net_src comp="128" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="369" pin=6"/></net>

<net id="550"><net_src comp="161" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="555"><net_src comp="170" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="560"><net_src comp="179" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="565"><net_src comp="100" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="570"><net_src comp="114" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="345" pin=4"/></net>

<net id="575"><net_src comp="128" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="345" pin=6"/></net>

<net id="580"><net_src comp="281" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="345" pin=8"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="369" pin=8"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="393" pin=8"/></net>

<net id="584"><net_src comp="577" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="588"><net_src comp="289" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="594"><net_src comp="297" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="600"><net_src comp="188" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="605"><net_src comp="314" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="610"><net_src comp="320" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="201" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="619"><net_src comp="341" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="624"><net_src comp="361" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="629"><net_src comp="214" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="634"><net_src comp="365" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="639"><net_src comp="385" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="644"><net_src comp="413" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="649"><net_src comp="449" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="457" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {10 }
 - Input state : 
	Port: matrixmul : a_0 | {7 8 }
	Port: matrixmul : a_1 | {6 7 }
	Port: matrixmul : a_2 | {5 6 }
	Port: matrixmul : b_0 | {1 2 3 4 }
	Port: matrixmul : b_1 | {1 2 3 4 }
	Port: matrixmul : b_2 | {1 2 3 4 }
  - Chain level:
	State 1
		b_0_load : 1
		b_1_load : 1
		b_2_load : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		b_0_load_1 : 1
		b_1_load_1 : 1
		b_2_load_1 : 1
	State 3
		b_0_load_2 : 1
		b_1_load_2 : 1
		b_2_load_2 : 1
	State 4
	State 5
		add_ln19 : 1
		select_ln16 : 1
		i : 2
		zext_ln19 : 3
		a_2_addr : 4
		a_2_load : 5
		j : 2
		add_ln19_1 : 1
		icmp_ln21 : 3
		icmp_ln19 : 1
		store_ln21 : 3
		store_ln19 : 3
		store_ln19 : 2
		br_ln19 : 2
	State 6
		a_1_load : 1
		conv_2 : 1
		sext_ln26_2 : 1
		mul_ln26_2 : 2
	State 7
		a_0_load : 1
		conv_1 : 1
		sext_ln26_1 : 1
		mul_ln26_1 : 2
	State 8
		conv : 1
		sext_ln26 : 1
		mul_ln26 : 2
		add_ln26 : 3
	State 9
		tmp_3 : 1
	State 10
		sub_ln28 : 1
		add_ln28 : 2
		zext_ln28_2 : 3
		res_addr : 4
		store_ln28 : 5
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln26_fu_413  |    0    |    0    |    40   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln19_fu_275  |    0    |    0    |    9    |
|    add   |      j_fu_302      |    0    |    0    |    9    |
|          |  add_ln19_1_fu_308 |    0    |    0    |    12   |
|          |   add_ln28_fu_438  |    0    |    0    |    7    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_2_fu_345    |    0    |    0    |    9    |
| sparsemux|    tmp_1_fu_369    |    0    |    0    |    9    |
|          |     tmp_fu_393     |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln21_fu_314  |    0    |    0    |    9    |
|          |  icmp_ln19_fu_320  |    0    |    0    |    12   |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln28_fu_429  |    0    |    0    |    7    |
|----------|--------------------|---------|---------|---------|
|  select  | select_ln16_fu_281 |    0    |    0    |    2    |
|          |      i_fu_289      |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_449     |    1    |    0    |    0    |
|          |     grp_fu_457     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln19_fu_297  |    0    |    0    |    0    |
|   zext   |  zext_ln28_fu_419  |    0    |    0    |    0    |
|          | zext_ln28_1_fu_435 |    0    |    0    |    0    |
|          | zext_ln28_2_fu_444 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    conv_2_fu_341   |    0    |    0    |    0    |
|          | sext_ln26_2_fu_361 |    0    |    0    |    0    |
|   sext   |    conv_1_fu_365   |    0    |    0    |    0    |
|          | sext_ln26_1_fu_385 |    0    |    0    |    0    |
|          |     conv_fu_389    |    0    |    0    |    0    |
|          |  sext_ln26_fu_409  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    p_shl_fu_422    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    2    |    0    |   136   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    a_0_addr_reg_626   |    2   |
|    a_1_addr_reg_611   |    2   |
|    a_2_addr_reg_597   |    2   |
|    add_ln26_reg_646   |   16   |
|   b_0_addr_1_reg_517  |    2   |
|   b_0_addr_2_reg_547  |    2   |
|    b_0_addr_reg_487   |    2   |
|   b_0_load_1_reg_532  |    8   |
|   b_0_load_2_reg_562  |    8   |
|    b_0_load_reg_502   |    8   |
|   b_1_addr_1_reg_522  |    2   |
|   b_1_addr_2_reg_552  |    2   |
|    b_1_addr_reg_492   |    2   |
|   b_1_load_1_reg_537  |    8   |
|   b_1_load_2_reg_567  |    8   |
|    b_1_load_reg_507   |    8   |
|   b_2_addr_1_reg_527  |    2   |
|   b_2_addr_2_reg_557  |    2   |
|    b_2_addr_reg_497   |    2   |
|   b_2_load_1_reg_542  |    8   |
|   b_2_load_2_reg_572  |    8   |
|    b_2_load_reg_512   |    8   |
|     conv_1_reg_631    |   16   |
|     conv_2_reg_616    |   16   |
|       i2_reg_473      |    2   |
|       i_reg_585       |    2   |
|   icmp_ln19_reg_607   |    1   |
|   icmp_ln214_reg_240  |    1   |
|   icmp_ln21_reg_602   |    1   |
|indvar_flatten1_reg_466|    4   |
|       j3_reg_480      |    2   |
|    mul_ln26_reg_641   |   16   |
|  select_ln16_reg_577  |    2   |
|  sext_ln26_1_reg_636  |   16   |
|  sext_ln26_2_reg_621  |   16   |
|   zext_ln19_reg_591   |   64   |
+-----------------------+--------+
|         Total         |   271  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_100 |  p0  |   6  |   2  |   12   ||    0    ||    31   |
| grp_access_fu_114 |  p0  |   6  |   2  |   12   ||    0    ||    31   |
| grp_access_fu_128 |  p0  |   6  |   2  |   12   ||    0    ||    31   |
| grp_access_fu_195 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_208 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_221 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|     grp_fu_449    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_449    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_457    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_457    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   128  ||  4.956  ||    0    ||   166   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   136  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   166  |
|  Register |    -   |    -   |   271  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   271  |   302  |
+-----------+--------+--------+--------+--------+
