An interconnect structure for wafer scale neurocomputers

