rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M825_Async_Pr_M826    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M825_Async_Pr_M826_RTLC_LONGMOD39
work-altpll-l1_r10_67_121_99_108_111_110_101_32_73_73_l1_r6_78_79_82_77_65_76_l1_r4_65_85_84_79_l1_r3_79_70_70_l1_r4_67_76_75_48_l1_r4_76_79_78_71_l1_r6_105_110_99_108_107_48_20000_0_l1_r2_78_79_0_1_5_1_5_l1_r4_65_85_84_79_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_0_l1_r7_69_88_84_67_76_75_48_0_l1_r6_85_78_85_83_69_68_l1_r21_67_66_88_95_77_79_68_85_76_69_95_80_82_69_70_73_88_61_112_108_108_0_l1_r3_48_46_48_l1_r3_79_70_70_l1_r3_79_70_70_l1_r4_48_46_48_53_6_4_l1_r2_79_78_9999_9999_9999_l1_r6_85_78_85_83_69_68_l1_r10_102_117_110_99_116_105_111_110_97_108_l1_r3_111_102_102_l1_r3_111_102_102_1_1_1_1_1_1_1_4_2_8_1_1_1_1_1_1_1_5_1_3_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_50_50_50_50_50_50_50_50_50_50_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_0_0_0_1_1_1_1_1_1_1_1_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_50_50_50_50_0_0_l1_r1_48_l1_r1_48_0_0_0_0_0_0_0_0_1_0_1_1_1_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r2_101_51_l1_r2_101_50_l1_r2_101_49_l1_r2_101_48_l1_r2_99_57_l1_r2_99_56_l1_r2_99_55_l1_r2_99_54_l1_r2_108_49_l1_r2_108_48_l1_r2_103_51_l1_r2_103_50_l1_r2_103_49_l1_r2_103_48_l1_r2_108_48_l1_r2_108_48_2_l1_r9_32_49_46_48_48_48_48_48_48_5_0_l1_r4_65_85_84_79_0_5_5_5_5_5_5_5_5_5_5_5_l1_r3_79_70_70_l1_r6_97_108_116_112_108_108_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r9_80_79_82_84_95_85_83_69_68_l1_r9_80_79_82_84_95_85_83_69_68_l1_r9_80_79_82_84_95_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r9_80_79_82_84_95_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r9_80_79_82_84_95_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r11_80_79_82_84_95_85_78_85_83_69_68-behavior    altpll_RTLC_LONGMOD0
work-DCFIFO_FEFIFO-13_8192_l1_r3_79_70_70_l1_r3_79_70_70_l1_r5_87_82_73_84_69-behavior    DCFIFO_FEFIFO_RTLC_LONGMOD8
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M809_Sync_Pr_M811    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M809_Sync_Pr_M811_RTLC_LONGMOD29
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M803_Async_Pr_M804    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M803_Async_Pr_M804_RTLC_LONGMOD24
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M812_Async_Pr_M813    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M812_Async_Pr_M813_RTLC_LONGMOD30
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M825_Sync_Pr_M827    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M825_Sync_Pr_M827_RTLC_LONGMOD40
work-DCFIFO_ASYNC-8_13_8192_1_1_5_5_l1_r10_67_121_99_108_111_110_101_32_73_73_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r2_79_78_l1_r3_79_70_70_l1_r5_70_65_76_83_69_l1_r10_85_83_69_95_69_65_66_61_79_78-behavior    DCFIFO_ASYNC_RTLC_LONGMOD7
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1299_Sync_Pr_M1301    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1299_Sync_Pr_M1301_RTLC_LONGMOD57
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1289_Sync_Pr_M1291    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1289_Sync_Pr_M1291_RTLC_LONGMOD51
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M819_Sync_Pr_M821    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M819_Sync_Pr_M821_RTLC_LONGMOD36
work-tx_path-0_1_1_1_1_2_1_1_100_200_8_1_0_1_100000000_115200_8_8_10_0_0_8_8_9_4_8_1_1_0_4_1_1_0_0-arc_tx_path    tx_path_RTLC_LONGMOD62
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1296_Sync_Pr_M1298    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1296_Sync_Pr_M1298_RTLC_LONGMOD55
work-DCFIFO_MIXED_WIDTHS-_8__13__8__13__8192__1__1__5__5__l1__r10__67__121__99__108__111__110__101__32__73__73__l1__r3__79__70__70__l1__r3__79__70__70__l1__r3__79__70__70__l1__r5__70__65__76__83__69__l1__r2__79__78__l1__r3__79__70__70__1__l1__r4__65__85__84__79__l1__r3__79__70__70__l1__r2__79__78__l1__r17__77__65__88__73__77__73___2d2__69__95__83__80__69__69__68__61__55__44__l1__r19__100__99__102__105__102__111__95__109__105__120__101__100__95__119__105__100__116__104__115_-behavior    DCFIFO_MIXED_WIDTHS_RTLC_LONGMOD6
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M782_Async_Pr_M783    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M782_Async_Pr_M783_RTLC_LONGMOD14
work-rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8-rtl_rx_path    rx_path_RTLC_LONGMOD42
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M806_Async_Pr_M807    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M806_Async_Pr_M807_RTLC_LONGMOD26
work-MF_stratixii_pll-l1_r6_110_111_114_109_97_108_l1_r4_97_117_116_111_l1_r4_99_108_107_48_l1_r7_101_120_116_99_108_107_48_l1_r3_111_102_102_0_0_20000_0_l1_r2_110_111_0_l1_r3_79_70_70_1_5_l1_r3_111_102_102_l1_r6_109_97_110_117_97_108_l1_r3_111_102_102_l1_r3_111_102_102_0_l1_r3_111_102_102_0_l1_r6_117_110_117_115_101_100_l1_r3_48_46_48_0_0_8_3_l1_r1_48_50_0_2_1_l1_r1_48_50_0_4_5_l1_r1_48_50_0_1_1_l1_r1_48_50_0_1_1_l1_r1_48_50_0_1_1_l1_r1_48_50_0_0_0_0_0_1_0_1_1_1_0_1_1_1_l1_r6_98_121_112_97_115_115_0_1_1_1_l1_r6_98_121_112_97_115_115_0_1_1_1_l1_r6_98_121_112_97_115_115_0_1_1_1_l1_r6_98_121_112_97_115_115_0_1_1_1_l1_r6_98_121_112_97_115_115_0_1_1_1_l1_r6_98_121_112_97_115_115_0_0_l1_r2_99_48_l1_r2_99_49_l1_r2_99_50_l1_r2_99_51_l1_r2_99_52_l1_r2_99_53_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_5_5_5_5_5_5_5_l1_r2_99_48_l1_r2_99_49_l1_r1_48_l1_r1_48_52_l1_r9_32_49_46_48_48_48_48_48_48_16_l1_r3_111_102_102_l1_r5_102_97_108_115_101_l1_r5_102_97_108_115_101_0_l1_r10_102_117_110_99_116_105_111_110_97_108_l1_r10_67_121_99_108_111_110_101_32_73_73_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_0_0_l1_r0_0_1-vital_pll    MF_stratixii_pll_RTLC_LONGMOD1
rtlc_DCFIFO_FEFIFO-13_8192_l1_r3_79_70_70_l1_r3_79_70_70_l1_r4_82_69_65_68_Pr_M717_Async_Pr_M718    rtlc_DCFIFO_FEFIFO-13_8192_l1_r3_79_70_70_l1_r3_79_70_70_l1_r4_82_69_65_68_Pr_M717_Async_Pr_M718_RTLC_LONGMOD10
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M809_Async_Pr_M810    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M809_Async_Pr_M810_RTLC_LONGMOD28
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1289_Async_Pr_M1290    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1289_Async_Pr_M1290_RTLC_LONGMOD50
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M782_Sync_Pr_M784    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M782_Sync_Pr_M784_RTLC_LONGMOD15
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M785_Async_Pr_M786    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M785_Async_Pr_M786_RTLC_LONGMOD16
work-altsyncram-8_10_1024_l1_r12_85_78_82_69_71_73_83_84_69_82_69_68_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_1_l1_r6_66_89_80_65_83_83_l1_r6_66_89_80_65_83_83_l1_r15_85_83_69_95_73_78_80_85_84_95_67_76_75_69_78_l1_r20_78_69_87_95_68_65_84_65_95_78_79_95_78_66_69_95_82_69_65_68_16_9_512_l1_r6_67_76_79_67_75_49_l1_r6_67_76_79_67_75_49_l1_r12_85_78_82_69_71_73_83_84_69_82_69_68_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r6_67_76_79_67_75_49_l1_r6_67_76_79_67_75_49_l1_r6_67_76_79_67_75_49_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_1_l1_r6_66_89_80_65_83_83_l1_r6_66_89_80_65_83_83_l1_r15_85_83_69_95_73_78_80_85_84_95_67_76_75_69_78_l1_r20_78_69_87_95_68_65_84_65_95_78_79_95_78_66_69_95_82_69_65_68_l1_r5_70_65_76_83_69_l1_r9_68_85_65_76_95_80_79_82_84_0_l1_r9_68_79_78_84_95_67_65_82_69_l1_r4_65_85_84_79_l1_r6_85_78_85_83_69_68_l1_r6_85_78_85_83_69_68_0_l1_r10_67_121_99_108_111_110_101_32_73_73_l1_r5_70_65_76_83_69_l1_r3_79_70_70_l1_r3_79_70_70_l1_r6_85_78_85_83_69_68_l1_r10_97_108_116_115_121_110_99_114_97_109-translated    altsyncram_RTLC_LONGMOD2
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M800_Sync_Pr_M802    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M800_Sync_Pr_M802_RTLC_LONGMOD23
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1270    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1270_RTLC_LONGMOD45
work-altsyncram-16_9_512_l1_r12_85_78_82_69_71_73_83_84_69_82_69_68_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_1_l1_r6_66_89_80_65_83_83_l1_r6_66_89_80_65_83_83_l1_r15_85_83_69_95_73_78_80_85_84_95_67_76_75_69_78_l1_r20_78_69_87_95_68_65_84_65_95_78_79_95_78_66_69_95_82_69_65_68_8_10_1024_l1_r6_67_76_79_67_75_49_l1_r6_67_76_79_67_75_49_l1_r12_85_78_82_69_71_73_83_84_69_82_69_68_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r6_67_76_79_67_75_49_l1_r6_67_76_79_67_75_49_l1_r6_67_76_79_67_75_49_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_1_l1_r6_66_89_80_65_83_83_l1_r6_66_89_80_65_83_83_l1_r15_85_83_69_95_73_78_80_85_84_95_67_76_75_69_78_l1_r20_78_69_87_95_68_65_84_65_95_78_79_95_78_66_69_95_82_69_65_68_l1_r5_70_65_76_83_69_l1_r9_68_85_65_76_95_80_79_82_84_0_l1_r9_68_79_78_84_95_67_65_82_69_l1_r4_65_85_84_79_l1_r6_85_78_85_83_69_68_l1_r6_85_78_85_83_69_68_0_l1_r10_67_121_99_108_111_110_101_32_73_73_l1_r5_70_65_76_83_69_l1_r3_79_70_70_l1_r3_79_70_70_l1_r6_85_78_85_83_69_68_l1_r10_97_108_116_115_121_110_99_114_97_109-translated    altsyncram_RTLC_LONGMOD3
work-DCFIFO-_8__13__8192__1__1__5__5__l1__r10__67__121__99__108__111__110__101__32__73__73__l1__r3__79__70__70__l1__r3__79__70__70__l1__r3__79__70__70__l1__r5__70__65__76__83__69__l1__r2__79__78__l1__r3__79__70__70__1__l1__r4__65__85__84__79__l1__r3__79__70__70__l1__r2__79__78__l1__r17__77__65__88__73__77__73___2d2__69__95__83__80__69__69__68__61__55__44__l1__r6__100__99__102__105__102__111_-behavior    DCFIFO_RTLC_LONGMOD5
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M795_Async_Pr_M796    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M795_Async_Pr_M796_RTLC_LONGMOD20
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1268    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1268_RTLC_LONGMOD43
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1274_Async_Pr_M1275    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1274_Async_Pr_M1275_RTLC_LONGMOD48
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1269    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1269_RTLC_LONGMOD44
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1302_Sync_Pr_M1304    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1302_Sync_Pr_M1304_RTLC_LONGMOD59
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M822_Sync_Pr_M824    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M822_Sync_Pr_M824_RTLC_LONGMOD38
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1271_Async_Pr_M1272    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1271_Async_Pr_M1272_RTLC_LONGMOD46
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1271_Sync_Pr_M1273    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1271_Sync_Pr_M1273_RTLC_LONGMOD47
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M785_Sync_Pr_M787    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M785_Sync_Pr_M787_RTLC_LONGMOD17
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M788_Async_Pr_M789    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M788_Async_Pr_M789_RTLC_LONGMOD18
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M803_Sync_Pr_M805    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M803_Sync_Pr_M805_RTLC_LONGMOD25
work-disp_ctrl_top-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_2_4864_13_120000000_640_480_10-rtl_disp_ctrl_top    disp_ctrl_top_RTLC_LONGMOD4
work-synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8-rtl_synthetic_frame_generator    synthetic_frame_generator_RTLC_LONGMOD32
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M816_Async_Pr_M817    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M816_Async_Pr_M817_RTLC_LONGMOD33
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1292_Async_Pr_M1293    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1292_Async_Pr_M1293_RTLC_LONGMOD52
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1305_Async_Pr_M1306    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1305_Async_Pr_M1306_RTLC_LONGMOD60
work-vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4-rtl_vesa_gen_ctrl    vesa_gen_ctrl_RTLC_LONGMOD13
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M812_Sync_Pr_M814    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M812_Sync_Pr_M814_RTLC_LONGMOD31
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M822_Async_Pr_M823    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M822_Async_Pr_M823_RTLC_LONGMOD37
work-Symbol_Generator_Top-640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000-rtl_Symbol_Generator_Top    Symbol_Generator_Top_RTLC_LONGMOD41
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M788_Sync_Pr_M790    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M788_Sync_Pr_M790_RTLC_LONGMOD19
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1305_Sync_Pr_M1307    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1305_Sync_Pr_M1307_RTLC_LONGMOD61
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M795_Sync_Pr_M797    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M795_Sync_Pr_M797_RTLC_LONGMOD21
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1302_Async_Pr_M1303    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1302_Async_Pr_M1303_RTLC_LONGMOD58
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M819_Async_Pr_M820    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M819_Async_Pr_M820_RTLC_LONGMOD35
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M800_Async_Pr_M801    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M800_Async_Pr_M801_RTLC_LONGMOD22
work-DCFIFO_LOW_LATENCY-_8__13__8__13__8192__1__1__3__3__l1__r10__67__121__99__108__111__110__101__32__73__73__l1__r3__79__70__70__l1__r3__79__70__70__l1__r3__79__70__70__l1__r3__79__70__70__l1__r2__79__78__l1__r17__77__65__88__73__77__73___2d2__69__95__83__80__69__69__68__61__55__44_-behavior    DCFIFO_LOW_LATENCY_RTLC_LONGMOD12
rtlc_DCFIFO_FEFIFO-13_8192_l1_r3_79_70_70_l1_r3_79_70_70_l1_r5_87_82_73_84_69_Pr_M714_Async_Pr_M715    rtlc_DCFIFO_FEFIFO-13_8192_l1_r3_79_70_70_l1_r3_79_70_70_l1_r5_87_82_73_84_69_Pr_M714_Async_Pr_M715_RTLC_LONGMOD9
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M816_Sync_Pr_M818    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M816_Sync_Pr_M818_RTLC_LONGMOD34
work-DCFIFO_SYNC-8_13_8192_l1_r10_67_121_99_108_111_110_101_32_73_73_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r2_79_78_l1_r3_79_70_70-behavior    DCFIFO_SYNC_RTLC_LONGMOD11
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1292_Sync_Pr_M1294    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1292_Sync_Pr_M1294_RTLC_LONGMOD53
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1299_Async_Pr_M1300    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1299_Async_Pr_M1300_RTLC_LONGMOD56
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M806_Sync_Pr_M808    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M806_Sync_Pr_M808_RTLC_LONGMOD27
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1274_Sync_Pr_M1278    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1274_Sync_Pr_M1278_RTLC_LONGMOD49
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1296_Async_Pr_M1297    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1296_Async_Pr_M1297_RTLC_LONGMOD54
#MODULEMAP_COUNTER    63
#BBOXMODULEMAP_COUNTER    0
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1153_Async_Pr_M1154    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1153_Async_Pr_M1154_RTLC_LONGMOD106
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M825_Async_Pr_M826    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M825_Async_Pr_M826_RTLC_LONGMOD39
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1122_Sync_Pr_M1126    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1122_Sync_Pr_M1126_RTLC_LONGMOD95
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M670_Sync_Pr_M672    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M670_Sync_Pr_M672_RTLC_LONGMOD86
work-altpll-l1_r10_67_121_99_108_111_110_101_32_73_73_l1_r6_78_79_82_77_65_76_l1_r4_65_85_84_79_l1_r3_79_70_70_l1_r4_67_76_75_48_l1_r4_76_79_78_71_l1_r6_105_110_99_108_107_48_20000_0_l1_r2_78_79_0_1_5_1_5_l1_r4_65_85_84_79_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_0_l1_r7_69_88_84_67_76_75_48_0_l1_r6_85_78_85_83_69_68_l1_r21_67_66_88_95_77_79_68_85_76_69_95_80_82_69_70_73_88_61_112_108_108_0_l1_r3_48_46_48_l1_r3_79_70_70_l1_r3_79_70_70_l1_r4_48_46_48_53_6_4_l1_r2_79_78_9999_9999_9999_l1_r6_85_78_85_83_69_68_l1_r10_102_117_110_99_116_105_111_110_97_108_l1_r3_111_102_102_l1_r3_111_102_102_1_1_1_1_1_1_1_4_2_8_1_1_1_1_1_1_1_5_1_3_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_50_50_50_50_50_50_50_50_50_50_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_0_0_0_1_1_1_1_1_1_1_1_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_l1_r1_48_50_50_50_50_0_0_l1_r1_48_l1_r1_48_0_0_0_0_0_0_0_0_1_0_1_1_1_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_l1_r6_98_121_112_97_115_115_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r2_101_51_l1_r2_101_50_l1_r2_101_49_l1_r2_101_48_l1_r2_99_57_l1_r2_99_56_l1_r2_99_55_l1_r2_99_54_l1_r2_108_49_l1_r2_108_48_l1_r2_103_51_l1_r2_103_50_l1_r2_103_49_l1_r2_103_48_l1_r2_108_48_l1_r2_108_48_2_l1_r9_32_49_46_48_48_48_48_48_48_5_0_l1_r4_65_85_84_79_0_5_5_5_5_5_5_5_5_5_5_5_l1_r3_79_70_70_l1_r6_97_108_116_112_108_108_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r9_80_79_82_84_95_85_83_69_68_l1_r9_80_79_82_84_95_85_83_69_68_l1_r9_80_79_82_84_95_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r9_80_79_82_84_95_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r9_80_79_82_84_95_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r11_80_79_82_84_95_85_78_85_83_69_68_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r17_80_79_82_84_95_67_79_78_78_69_67_84_73_86_73_84_89_l1_r11_80_79_82_84_95_85_78_85_83_69_68-behavior    altpll_RTLC_LONGMOD0
work-DCFIFO_FEFIFO-13_8192_l1_r3_79_70_70_l1_r3_79_70_70_l1_r5_87_82_73_84_69-behavior    DCFIFO_FEFIFO_RTLC_LONGMOD8
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M809_Sync_Pr_M811    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M809_Sync_Pr_M811_RTLC_LONGMOD29
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1150_Sync_Pr_M1152    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1150_Sync_Pr_M1152_RTLC_LONGMOD105
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M803_Async_Pr_M804    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M803_Async_Pr_M804_RTLC_LONGMOD24
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M812_Async_Pr_M813    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M812_Async_Pr_M813_RTLC_LONGMOD30
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1150_Async_Pr_M1151    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1150_Async_Pr_M1151_RTLC_LONGMOD104
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M825_Sync_Pr_M827    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M825_Sync_Pr_M827_RTLC_LONGMOD40
work-DCFIFO_ASYNC-8_13_8192_1_1_5_5_l1_r10_67_121_99_108_111_110_101_32_73_73_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r2_79_78_l1_r3_79_70_70_l1_r5_70_65_76_83_69_l1_r10_85_83_69_95_69_65_66_61_79_78-behavior    DCFIFO_ASYNC_RTLC_LONGMOD7
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1299_Sync_Pr_M1301    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1299_Sync_Pr_M1301_RTLC_LONGMOD57
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M630_Sync_Pr_M632    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M630_Sync_Pr_M632_RTLC_LONGMOD64
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1289_Sync_Pr_M1291    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1289_Sync_Pr_M1291_RTLC_LONGMOD51
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M819_Sync_Pr_M821    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M819_Sync_Pr_M821_RTLC_LONGMOD36
work-tx_path-0_1_1_1_1_2_1_1_100_200_8_1_0_1_100000000_115200_8_8_10_0_0_8_8_9_4_8_1_1_0_4_1_1_0_0-arc_tx_path    tx_path_RTLC_LONGMOD62
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1296_Sync_Pr_M1298    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1296_Sync_Pr_M1298_RTLC_LONGMOD55
work-DCFIFO_MIXED_WIDTHS-_8__13__8__13__8192__1__1__5__5__l1__r10__67__121__99__108__111__110__101__32__73__73__l1__r3__79__70__70__l1__r3__79__70__70__l1__r3__79__70__70__l1__r5__70__65__76__83__69__l1__r2__79__78__l1__r3__79__70__70__1__l1__r4__65__85__84__79__l1__r3__79__70__70__l1__r2__79__78__l1__r17__77__65__88__73__77__73___2d2__69__95__83__80__69__69__68__61__55__44__l1__r19__100__99__102__105__102__111__95__109__105__120__101__100__95__119__105__100__116__104__115_-behavior    DCFIFO_MIXED_WIDTHS_RTLC_LONGMOD6
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1119_Async_Pr_M1120    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1119_Async_Pr_M1120_RTLC_LONGMOD92
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M782_Async_Pr_M783    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M782_Async_Pr_M783_RTLC_LONGMOD14
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1119_Sync_Pr_M1121    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1119_Sync_Pr_M1121_RTLC_LONGMOD93
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M664_Sync_Pr_M666    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M664_Sync_Pr_M666_RTLC_LONGMOD82
work-rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8-rtl_rx_path    rx_path_RTLC_LONGMOD42
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1144_Sync_Pr_M1146    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1144_Sync_Pr_M1146_RTLC_LONGMOD101
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1153_Sync_Pr_M1155    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1153_Sync_Pr_M1155_RTLC_LONGMOD107
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M806_Async_Pr_M807    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M806_Async_Pr_M807_RTLC_LONGMOD26
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M630_Async_Pr_M631    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M630_Async_Pr_M631_RTLC_LONGMOD63
work-MF_stratixii_pll-l1_r6_110_111_114_109_97_108_l1_r4_97_117_116_111_l1_r4_99_108_107_48_l1_r7_101_120_116_99_108_107_48_l1_r3_111_102_102_0_0_20000_0_l1_r2_110_111_0_l1_r3_79_70_70_1_5_l1_r3_111_102_102_l1_r6_109_97_110_117_97_108_l1_r3_111_102_102_l1_r3_111_102_102_0_l1_r3_111_102_102_0_l1_r6_117_110_117_115_101_100_l1_r3_48_46_48_0_0_8_3_l1_r1_48_50_0_2_1_l1_r1_48_50_0_4_5_l1_r1_48_50_0_1_1_l1_r1_48_50_0_1_1_l1_r1_48_50_0_1_1_l1_r1_48_50_0_0_0_0_0_1_0_1_1_1_0_1_1_1_l1_r6_98_121_112_97_115_115_0_1_1_1_l1_r6_98_121_112_97_115_115_0_1_1_1_l1_r6_98_121_112_97_115_115_0_1_1_1_l1_r6_98_121_112_97_115_115_0_1_1_1_l1_r6_98_121_112_97_115_115_0_1_1_1_l1_r6_98_121_112_97_115_115_0_0_l1_r2_99_48_l1_r2_99_49_l1_r2_99_50_l1_r2_99_51_l1_r2_99_52_l1_r2_99_53_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_5_5_5_5_5_5_5_l1_r2_99_48_l1_r2_99_49_l1_r1_48_l1_r1_48_52_l1_r9_32_49_46_48_48_48_48_48_48_16_l1_r3_111_102_102_l1_r5_102_97_108_115_101_l1_r5_102_97_108_115_101_0_l1_r10_102_117_110_99_116_105_111_110_97_108_l1_r10_67_121_99_108_111_110_101_32_73_73_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_l1_r3_111_102_102_0_0_l1_r0_0_1-vital_pll    MF_stratixii_pll_RTLC_LONGMOD1
rtlc_DCFIFO_FEFIFO-13_8192_l1_r3_79_70_70_l1_r3_79_70_70_l1_r4_82_69_65_68_Pr_M717_Async_Pr_M718    rtlc_DCFIFO_FEFIFO-13_8192_l1_r3_79_70_70_l1_r3_79_70_70_l1_r4_82_69_65_68_Pr_M717_Async_Pr_M718_RTLC_LONGMOD10
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M809_Async_Pr_M810    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M809_Async_Pr_M810_RTLC_LONGMOD28
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1289_Async_Pr_M1290    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1289_Async_Pr_M1290_RTLC_LONGMOD50
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M633_Sync_Pr_M635    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M633_Sync_Pr_M635_RTLC_LONGMOD66
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1137_Sync_Pr_M1139    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1137_Sync_Pr_M1139_RTLC_LONGMOD97
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M782_Sync_Pr_M784    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M782_Sync_Pr_M784_RTLC_LONGMOD15
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M785_Async_Pr_M786    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M785_Async_Pr_M786_RTLC_LONGMOD16
work-altsyncram-8_10_1024_l1_r12_85_78_82_69_71_73_83_84_69_82_69_68_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_1_l1_r6_66_89_80_65_83_83_l1_r6_66_89_80_65_83_83_l1_r15_85_83_69_95_73_78_80_85_84_95_67_76_75_69_78_l1_r20_78_69_87_95_68_65_84_65_95_78_79_95_78_66_69_95_82_69_65_68_16_9_512_l1_r6_67_76_79_67_75_49_l1_r6_67_76_79_67_75_49_l1_r12_85_78_82_69_71_73_83_84_69_82_69_68_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r6_67_76_79_67_75_49_l1_r6_67_76_79_67_75_49_l1_r6_67_76_79_67_75_49_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_1_l1_r6_66_89_80_65_83_83_l1_r6_66_89_80_65_83_83_l1_r15_85_83_69_95_73_78_80_85_84_95_67_76_75_69_78_l1_r20_78_69_87_95_68_65_84_65_95_78_79_95_78_66_69_95_82_69_65_68_l1_r5_70_65_76_83_69_l1_r9_68_85_65_76_95_80_79_82_84_0_l1_r9_68_79_78_84_95_67_65_82_69_l1_r4_65_85_84_79_l1_r6_85_78_85_83_69_68_l1_r6_85_78_85_83_69_68_0_l1_r10_67_121_99_108_111_110_101_32_73_73_l1_r5_70_65_76_83_69_l1_r3_79_70_70_l1_r3_79_70_70_l1_r6_85_78_85_83_69_68_l1_r10_97_108_116_115_121_110_99_114_97_109-translated    altsyncram_RTLC_LONGMOD2
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1137_Async_Pr_M1138    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1137_Async_Pr_M1138_RTLC_LONGMOD96
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M800_Sync_Pr_M802    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M800_Sync_Pr_M802_RTLC_LONGMOD23
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1270    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1270_RTLC_LONGMOD45
work-altsyncram-16_9_512_l1_r12_85_78_82_69_71_73_83_84_69_82_69_68_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_1_l1_r6_66_89_80_65_83_83_l1_r6_66_89_80_65_83_83_l1_r15_85_83_69_95_73_78_80_85_84_95_67_76_75_69_78_l1_r20_78_69_87_95_68_65_84_65_95_78_79_95_78_66_69_95_82_69_65_68_8_10_1024_l1_r6_67_76_79_67_75_49_l1_r6_67_76_79_67_75_49_l1_r12_85_78_82_69_71_73_83_84_69_82_69_68_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r6_67_76_79_67_75_49_l1_r6_67_76_79_67_75_49_l1_r6_67_76_79_67_75_49_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_l1_r4_78_79_78_69_1_l1_r6_66_89_80_65_83_83_l1_r6_66_89_80_65_83_83_l1_r15_85_83_69_95_73_78_80_85_84_95_67_76_75_69_78_l1_r20_78_69_87_95_68_65_84_65_95_78_79_95_78_66_69_95_82_69_65_68_l1_r5_70_65_76_83_69_l1_r9_68_85_65_76_95_80_79_82_84_0_l1_r9_68_79_78_84_95_67_65_82_69_l1_r4_65_85_84_79_l1_r6_85_78_85_83_69_68_l1_r6_85_78_85_83_69_68_0_l1_r10_67_121_99_108_111_110_101_32_73_73_l1_r5_70_65_76_83_69_l1_r3_79_70_70_l1_r3_79_70_70_l1_r6_85_78_85_83_69_68_l1_r10_97_108_116_115_121_110_99_114_97_109-translated    altsyncram_RTLC_LONGMOD3
work-DCFIFO-_8__13__8192__1__1__5__5__l1__r10__67__121__99__108__111__110__101__32__73__73__l1__r3__79__70__70__l1__r3__79__70__70__l1__r3__79__70__70__l1__r5__70__65__76__83__69__l1__r2__79__78__l1__r3__79__70__70__1__l1__r4__65__85__84__79__l1__r3__79__70__70__l1__r2__79__78__l1__r17__77__65__88__73__77__73___2d2__69__95__83__80__69__69__68__61__55__44__l1__r6__100__99__102__105__102__111_-behavior    DCFIFO_RTLC_LONGMOD5
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1147_Sync_Pr_M1149    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1147_Sync_Pr_M1149_RTLC_LONGMOD103
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M673_Sync_Pr_M675    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M673_Sync_Pr_M675_RTLC_LONGMOD88
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M795_Async_Pr_M796    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M795_Async_Pr_M796_RTLC_LONGMOD20
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M633_Async_Pr_M634    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M633_Async_Pr_M634_RTLC_LONGMOD65
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M643_Sync_Pr_M645    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M643_Sync_Pr_M645_RTLC_LONGMOD70
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M651_Async_Pr_M652    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M651_Async_Pr_M652_RTLC_LONGMOD73
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M651_Sync_Pr_M653    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M651_Sync_Pr_M653_RTLC_LONGMOD74
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M660_Async_Pr_M661    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M660_Async_Pr_M661_RTLC_LONGMOD79
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1268    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1268_RTLC_LONGMOD43
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1122_Async_Pr_M1123    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1122_Async_Pr_M1123_RTLC_LONGMOD94
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1274_Async_Pr_M1275    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1274_Async_Pr_M1275_RTLC_LONGMOD48
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1269    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1269_RTLC_LONGMOD44
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1302_Sync_Pr_M1304    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1302_Sync_Pr_M1304_RTLC_LONGMOD59
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M822_Sync_Pr_M824    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M822_Sync_Pr_M824_RTLC_LONGMOD38
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M636_Sync_Pr_M638    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M636_Sync_Pr_M638_RTLC_LONGMOD68
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M643_Async_Pr_M644    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M643_Async_Pr_M644_RTLC_LONGMOD69
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M660_Sync_Pr_M662    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M660_Sync_Pr_M662_RTLC_LONGMOD80
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1271_Async_Pr_M1272    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1271_Async_Pr_M1272_RTLC_LONGMOD46
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1271_Sync_Pr_M1273    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1271_Sync_Pr_M1273_RTLC_LONGMOD47
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M785_Sync_Pr_M787    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M785_Sync_Pr_M787_RTLC_LONGMOD17
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M788_Async_Pr_M789    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M788_Async_Pr_M789_RTLC_LONGMOD18
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M664_Async_Pr_M665    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M664_Async_Pr_M665_RTLC_LONGMOD81
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M803_Sync_Pr_M805    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M803_Sync_Pr_M805_RTLC_LONGMOD25
work-disp_ctrl_top-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_2_4864_13_120000000_640_480_10-rtl_disp_ctrl_top    disp_ctrl_top_RTLC_LONGMOD4
work-synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8-rtl_synthetic_frame_generator    synthetic_frame_generator_RTLC_LONGMOD32
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M816_Async_Pr_M817    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M816_Async_Pr_M817_RTLC_LONGMOD33
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1140_Async_Pr_M1141    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1140_Async_Pr_M1141_RTLC_LONGMOD98
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1292_Async_Pr_M1293    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1292_Async_Pr_M1293_RTLC_LONGMOD52
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1305_Async_Pr_M1306    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1305_Async_Pr_M1306_RTLC_LONGMOD60
work-vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4-rtl_vesa_gen_ctrl    vesa_gen_ctrl_RTLC_LONGMOD13
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M667_Sync_Pr_M669    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M667_Sync_Pr_M669_RTLC_LONGMOD84
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M670_Async_Pr_M671    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M670_Async_Pr_M671_RTLC_LONGMOD85
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M636_Async_Pr_M637    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M636_Async_Pr_M637_RTLC_LONGMOD67
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M654_Async_Pr_M655    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M654_Async_Pr_M655_RTLC_LONGMOD75
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M654_Sync_Pr_M656    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M654_Sync_Pr_M656_RTLC_LONGMOD76
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M812_Sync_Pr_M814    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M812_Sync_Pr_M814_RTLC_LONGMOD31
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M822_Async_Pr_M823    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M822_Async_Pr_M823_RTLC_LONGMOD37
work-Symbol_Generator_Top-640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000-rtl_Symbol_Generator_Top    Symbol_Generator_Top_RTLC_LONGMOD41
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M788_Sync_Pr_M790    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M788_Sync_Pr_M790_RTLC_LONGMOD19
WORK-dcfifo-_l1__r10__67__121__99__108__111__110__101__32__73__73__l1__r17__77__65__88__73__77__73___2d2__69__95__83__80__69__69__68__61__55__44__8192__l1__r3__79__70__70__l1__r6__100__99__102__105__102__111__8__13__l1__r3__79__70__70__5__l1__r3__79__70__70__l1__r2__79__78__l1__r2__79__78__5__lpm_rdclk_wrfull_q_rdempty_wrclk_wrreq_wrusedw_aclr_data_rdreq-dcfifo    dcfifo_RTLC_LONGMODBBox2
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1305_Sync_Pr_M1307    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1305_Sync_Pr_M1307_RTLC_LONGMOD61
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M648_Sync_Pr_M650    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M648_Sync_Pr_M650_RTLC_LONGMOD72
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M795_Sync_Pr_M797    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M795_Sync_Pr_M797_RTLC_LONGMOD21
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1147_Async_Pr_M1148    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1147_Async_Pr_M1148_RTLC_LONGMOD102
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1302_Async_Pr_M1303    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1302_Async_Pr_M1303_RTLC_LONGMOD58
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M819_Async_Pr_M820    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M819_Async_Pr_M820_RTLC_LONGMOD35
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M800_Async_Pr_M801    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M800_Async_Pr_M801_RTLC_LONGMOD22
work-DCFIFO_LOW_LATENCY-_8__13__8__13__8192__1__1__3__3__l1__r10__67__121__99__108__111__110__101__32__73__73__l1__r3__79__70__70__l1__r3__79__70__70__l1__r3__79__70__70__l1__r3__79__70__70__l1__r2__79__78__l1__r17__77__65__88__73__77__73___2d2__69__95__83__80__69__69__68__61__55__44_-behavior    DCFIFO_LOW_LATENCY_RTLC_LONGMOD12
rtlc_DCFIFO_FEFIFO-13_8192_l1_r3_79_70_70_l1_r3_79_70_70_l1_r5_87_82_73_84_69_Pr_M714_Async_Pr_M715    rtlc_DCFIFO_FEFIFO-13_8192_l1_r3_79_70_70_l1_r3_79_70_70_l1_r5_87_82_73_84_69_Pr_M714_Async_Pr_M715_RTLC_LONGMOD9
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M816_Sync_Pr_M818    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M816_Sync_Pr_M818_RTLC_LONGMOD34
WORK-altsyncram-l1_r6_67_76_79_67_75_49_l1_r6_66_89_80_65_83_83_l1_r6_66_89_80_65_83_83_l1_r6_66_89_80_65_83_83_l1_r6_66_89_80_65_83_83_l1_r10_67_121_99_108_111_110_101_32_73_73_l1_r10_97_108_116_115_121_110_99_114_97_109_1024_512_l1_r9_68_85_65_76_95_80_79_82_84_l1_r4_78_79_78_69_l1_r12_85_78_82_69_71_73_83_84_69_82_69_68_l1_r5_70_65_76_83_69_10_9_8_16_1_lpm_address_a_clock0_data_a_q_b_wren_a_address_b_clock1-altsyncram    altsyncram_RTLC_LONGMODBBox0
work-DCFIFO_SYNC-8_13_8192_l1_r10_67_121_99_108_111_110_101_32_73_73_l1_r3_79_70_70_l1_r3_79_70_70_l1_r3_79_70_70_l1_r2_79_78_l1_r3_79_70_70-behavior    DCFIFO_SYNC_RTLC_LONGMOD11
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1292_Sync_Pr_M1294    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1292_Sync_Pr_M1294_RTLC_LONGMOD53
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1299_Async_Pr_M1300    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1299_Async_Pr_M1300_RTLC_LONGMOD56
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M667_Async_Pr_M668    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M667_Async_Pr_M668_RTLC_LONGMOD83
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M806_Sync_Pr_M808    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M806_Sync_Pr_M808_RTLC_LONGMOD27
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1144_Async_Pr_M1145    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1144_Async_Pr_M1145_RTLC_LONGMOD100
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1274_Sync_Pr_M1278    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1274_Sync_Pr_M1278_RTLC_LONGMOD49
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1296_Async_Pr_M1297    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1296_Async_Pr_M1297_RTLC_LONGMOD54
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1116    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1116_RTLC_LONGMOD89
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1117    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1117_RTLC_LONGMOD90
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1140_Sync_Pr_M1142    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_Pr_M1140_Sync_Pr_M1142_RTLC_LONGMOD99
rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1118    rtlc_rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8_SEL_COND_ASGN_M1118_RTLC_LONGMOD91
rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M673_Async_Pr_M674    rtlc_synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8_Pr_M673_Async_Pr_M674_RTLC_LONGMOD87
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M648_Async_Pr_M649    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M648_Async_Pr_M649_RTLC_LONGMOD71
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M657_Async_Pr_M658    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M657_Async_Pr_M658_RTLC_LONGMOD77
rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M657_Sync_Pr_M659    rtlc_vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4_Pr_M657_Sync_Pr_M659_RTLC_LONGMOD78
WORK-altsyncram-l1_r6_67_76_79_67_75_49_l1_r6_66_89_80_65_83_83_l1_r6_66_89_80_65_83_83_l1_r6_66_89_80_65_83_83_l1_r6_66_89_80_65_83_83_l1_r10_67_121_99_108_111_110_101_32_73_73_l1_r10_97_108_116_115_121_110_99_114_97_109_512_1024_l1_r9_68_85_65_76_95_80_79_82_84_l1_r4_78_79_78_69_l1_r12_85_78_82_69_71_73_83_84_69_82_69_68_l1_r5_70_65_76_83_69_9_10_16_8_1_lpm_address_a_clock0_data_a_q_b_wren_a_address_b_clock1-altsyncram    altsyncram_RTLC_LONGMODBBox1
#MODULEMAP_COUNTER    108
#BBOXMODULEMAP_COUNTER    3
