\hypertarget{stm32f401xx_8h}{}\doxysection{drivers/\+Inc/stm32f401xx.h File Reference}
\label{stm32f401xx_8h}\index{drivers/Inc/stm32f401xx.h@{drivers/Inc/stm32f401xx.h}}


Header file containing all the necessary information about the STM32\+F401xx MCU.  


{\ttfamily \#include $<$stdlib.\+h$>$}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include $<$stdio.\+h$>$}\newline
{\ttfamily \#include \char`\"{}Platform\+\_\+\+Types.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f401xx\+\_\+gpio\+\_\+driver.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f401xx\+\_\+rcc\+\_\+driver.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f401xx\+\_\+usart\+\_\+driver.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f401xx\+\_\+i2c\+\_\+driver.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f401xx\+\_\+spi\+\_\+driver.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f401xx\+\_\+nvic\+\_\+driver.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f401xx\+\_\+systick\+\_\+driver.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f401xx\+\_\+timer\+\_\+driver.\+h\char`\"{}}\newline
Include dependency graph for stm32f401xx.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f401xx_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f401xx_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structNVIC__TypeDef}{NVIC\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structSCB__TypeDef}{SCB\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structSTK__TypeDef}{STK\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structRCC__TypeDef}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structEXTI__TypeDef}{EXTI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structSYSCFG__RegDef__t}{SYSCFG\+\_\+\+Reg\+Def\+\_\+t}}
\item 
struct \mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCRC__TypeDef}{CRC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structTIM1__TypeDef}{TIM1\+\_\+\+Type\+Def}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__MEMORY__BASE__ADDRESSES_ga6bfd7b423502349e3724700e9b66526f}{FLASH\+\_\+\+MEMORY\+\_\+\+BASE}}~0x08000000\+UL
\begin{DoxyCompactList}\small\item\em Base address of Flash memory. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__MEMORY__BASE__ADDRESSES_gac45c35d6d6d9b1120517dcce64705e21}{SYSTEM\+\_\+\+MEMORY\+\_\+\+BASE}}~0x1\+FFFF000\+UL
\begin{DoxyCompactList}\small\item\em Base address of System memory. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__MEMORY__BASE__ADDRESSES_gaae074603a4bf33da08b3a07b7dcdbb87}{SRAM\+\_\+\+MEMORY\+\_\+\+BASE}}~0x20000000\+UL
\begin{DoxyCompactList}\small\item\em Base address of SRAM memory. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__MEMORY__BASE__ADDRESSES_gac328996b7853b5fa35cf22b46b92a6cc}{PERIPHERALS\+\_\+\+BASE}}~0x40000000\+UL
\begin{DoxyCompactList}\small\item\em Base address of Peripheral registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__MEMORY__BASE__ADDRESSES_ga837f98943b477a437ce478580534340b}{CORTEX\+\_\+\+M4\+\_\+\+INTERNAL\+\_\+\+BASE}}~0x\+E0000000\+UL
\begin{DoxyCompactList}\small\item\em Base address of Cortex-\/\+M4 internal peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CORTEX__M4__BASE__ADDRESSES_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}}~0x\+E000\+E100\+UL
\begin{DoxyCompactList}\small\item\em Base address of NVIC (Nested Vectored Interrupt Controller) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CORTEX__M4__BASE__ADDRESSES_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{SCB\+\_\+\+BASE}}~0x\+E000\+ED00\+UL
\begin{DoxyCompactList}\small\item\em Base address of System Control Block (SCB) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CORTEX__M4__BASE__ADDRESSES_ga1b77fde5300186cbf81428a13b8d97f2}{STK\+\_\+\+BASE}}~0x\+E000\+E010\+UL
\begin{DoxyCompactList}\small\item\em Base address of Sys\+Tick Timer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__AHB__PERIPHERALS__BASE__ADDRESSES_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}}~0x40023800\+UL
\begin{DoxyCompactList}\small\item\em Base address of RCC (Reset and Clock Control) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__AHB__PERIPHERALS__BASE__ADDRESSES_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}}~0x40023000\+UL
\begin{DoxyCompactList}\small\item\em Base address of CRC (Cyclic Redundancy Check) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}}~0x40020000\+UL
\begin{DoxyCompactList}\small\item\em Base address of GPIOA (General Purpose I/O port A) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}}~0x40020400\+UL
\begin{DoxyCompactList}\small\item\em Base address of GPIOB (General Purpose I/O port B) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}}~0x40020800\+UL
\begin{DoxyCompactList}\small\item\em Base address of GPIOC (General Purpose I/O port C) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}}~0x40020\+C00\+UL
\begin{DoxyCompactList}\small\item\em Base address of GPIOD (General Purpose I/O port D) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}}~0x40021000\+UL
\begin{DoxyCompactList}\small\item\em Base address of GPIOE (General Purpose I/O port E) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}}~0x40013\+C00\+UL
\begin{DoxyCompactList}\small\item\em Base address of EXTI (External Interrupt/\+Event Controller) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}}~0x40010000\+UL
\begin{DoxyCompactList}\small\item\em Base address of TIM1 (Timer 1) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}}~0x40000000\+UL
\begin{DoxyCompactList}\small\item\em Base address of TIM2 (Timer 2) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}}~0x40011000\+UL
\begin{DoxyCompactList}\small\item\em Base address of USART1 (Universal Synchronous/\+Asynchronous Receiver Transmitter 1) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}}~0x40011400\+UL
\begin{DoxyCompactList}\small\item\em Base address of USART6 (Universal Synchronous/\+Asynchronous Receiver Transmitter 6) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}}~0x40013000\+UL
\begin{DoxyCompactList}\small\item\em Base address of SPI1 (Serial Peripheral Interface 1) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}}~0x40013800\+UL
\begin{DoxyCompactList}\small\item\em Base address of SYSCFG (System Configuration Controller) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__APB1__PERIPHERALS__BASE__ADDRESSES_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}}~0x40004400\+UL
\begin{DoxyCompactList}\small\item\em Base address of USART2 (Universal Synchronous/\+Asynchronous Receiver Transmitter 2) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__APB1__PERIPHERALS__BASE__ADDRESSES_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}}~0x40003800\+UL
\begin{DoxyCompactList}\small\item\em Base address of SPI2 (Serial Peripheral Interface 2) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__APB1__PERIPHERALS__BASE__ADDRESSES_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}}~0x40005400\+UL
\begin{DoxyCompactList}\small\item\em Base address of I2\+C1 (Inter-\/\+Integrated Circuit 1) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__APB1__PERIPHERALS__BASE__ADDRESSES_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}}~0x40005800\+UL
\begin{DoxyCompactList}\small\item\em Base address of I2\+C2 (Inter-\/\+Integrated Circuit 2) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__NVIC__NVIC__Instance_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}~((\mbox{\hyperlink{structNVIC__TypeDef}{NVIC\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__CORTEX__M4__BASE__ADDRESSES_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__SCB__SCB__Instance_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}~((\mbox{\hyperlink{structSCB__TypeDef}{SCB\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__CORTEX__M4__BASE__ADDRESSES_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{SCB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__SysTick__SysTick__Instance_gabbfd9a2b36c64f065ab28c8330bc5010}{STK}}~((\mbox{\hyperlink{structSTK__TypeDef}{STK\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__CORTEX__M4__BASE__ADDRESSES_ga1b77fde5300186cbf81428a13b8d97f2}{STK\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__GPIO__GPIO__Instances_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__GPIO__GPIO__Instances_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__GPIO__GPIO__Instances_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__GPIO__GPIO__Instances_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__GPIO__GPIO__Instances_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__RCC__RCC__Instance_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{structRCC__TypeDef}{RCC\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__AHB__PERIPHERALS__BASE__ADDRESSES_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__EXTI__EXTI__Instance_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{structEXTI__TypeDef}{EXTI\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__SYSCFG__SYSCFG__Instance_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{structSYSCFG__RegDef__t}{SYSCFG\+\_\+\+Reg\+Def\+\_\+t}}$\ast$)\mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__TIM__TIM__Instances_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{structTIM1__TypeDef}{TIM1\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__TIM__TIM__Instances_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{structTIM1__TypeDef}{TIM1\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__USART__USART__Instances_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__USART__USART__Instances_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__APB1__PERIPHERALS__BASE__ADDRESSES_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__USART__USART__Instances_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__SPI__SPI__Instances_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__APB2__PERIPHERALS__BASE__ADDRESSES_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__SPI__SPI__Instances_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__APB1__PERIPHERALS__BASE__ADDRESSES_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__I2C__I2C__Instances_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__APB1__PERIPHERALS__BASE__ADDRESSES_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__I2C__I2C__Instances_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__APB1__PERIPHERALS__BASE__ADDRESSES_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__CRC__CRC__Instance_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{structCRC__TypeDef}{CRC\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{group__AHB__PERIPHERALS__BASE__ADDRESSES_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga7954738eae12426137b23733f12c7c14}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}}~(0U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Peripheral Enable bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga7954738eae12426137b23733f12c7c14}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gae26dbc9f9c06eb552db052b0603430c0}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Pos}}~(1U)
\begin{DoxyCompactList}\small\item\em Position and mask for the SMBus Mode bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gadf62afbb725efae2aa5a18c7841cfc51}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gae26dbc9f9c06eb552db052b0603430c0}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gadf62afbb725efae2aa5a18c7841cfc51}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gaf03323d716d67da6242e4da7431cd1ea}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Pos}}~(3U)
\begin{DoxyCompactList}\small\item\em Position and mask for the SMBus Type bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga67a812813bce3b9996dec37eff310945}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gaf03323d716d67da6242e4da7431cd1ea}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga001198ff898802888edf58f56d5371c9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga67a812813bce3b9996dec37eff310945}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga183847901bff6ed293ac42cedcd0a00f}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Pos}}~(4U)
\begin{DoxyCompactList}\small\item\em Position and mask for the ARP Enable bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga608ec88f391d4617d8d196acf88ae4c3}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga183847901bff6ed293ac42cedcd0a00f}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga608ec88f391d4617d8d196acf88ae4c3}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gad6320b277f4eb5ad80869cf46509ab63}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Pos}}~(5U)
\begin{DoxyCompactList}\small\item\em Position and mask for the PEC Enable bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga047dbff196b5cc2e0ca679cf09daad7d}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gad6320b277f4eb5ad80869cf46509ab63}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga40d2eb849f9d55e6298035b61e84ca42}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga047dbff196b5cc2e0ca679cf09daad7d}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga54ffd903ba1ddb087e7166a83b30d145}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Pos}}~(6U)
\begin{DoxyCompactList}\small\item\em Position and mask for the General Call Enable bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga7eff07d7a774d45f0c0b853be70b1a06}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga54ffd903ba1ddb087e7166a83b30d145}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1d8c219193b11f8507d7b85831d14912}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga7eff07d7a774d45f0c0b853be70b1a06}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga57955bf36ff5f4cd6a753e01817bf3b2}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}}~(7U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Clock Stretching Disable bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga57955bf36ff5f4cd6a753e01817bf3b2}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga26478428c37301f88c8fe5a27ab7cff0}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Pos}}~(8U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Start Generation bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga20183fa72a3acfb6eb7cd333569af62b}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga26478428c37301f88c8fe5a27ab7cff0}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga2ca7f18dd5bc1130dbefae4ff8736143}{I2\+C\+\_\+\+CR1\+\_\+\+START}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga20183fa72a3acfb6eb7cd333569af62b}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1acc4153373e71ad85766145727d751f}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Pos}}~(9U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Stop Generation bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gac560445dddd085e2ec78b6c38d290893}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1acc4153373e71ad85766145727d751f}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gace70293f3dfa24d448b600fc58e45223}{I2\+C\+\_\+\+CR1\+\_\+\+STOP}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gac560445dddd085e2ec78b6c38d290893}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gac4d488ef9214c8e156aa5789193b1af2}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Pos}}~(10U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Acknowledge Enable bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga901752f0d8d57314c1bf5841b4d15927}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gac4d488ef9214c8e156aa5789193b1af2}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gaf933b105259a4bc46a957576adb8d96d}{I2\+C\+\_\+\+CR1\+\_\+\+ACK}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga901752f0d8d57314c1bf5841b4d15927}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1c8ebf2be75a57d79c3963cbb73299e5}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Pos}}~(11U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Acknowledge/\+PEC Position bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga44cbb4dfe0bace0e0f63516352cdd686}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga1c8ebf2be75a57d79c3963cbb73299e5}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga34721958229a5983f2e95dfeaa8e55c3}{I2\+C\+\_\+\+CR1\+\_\+\+POS}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga44cbb4dfe0bace0e0f63516352cdd686}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gae27ac08c854b421c8bbef0f91cb02e77}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Pos}}~(12U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Packet Error Checking bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gad603ba46a4c90d87755bc21032343a8e}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gae27ac08c854b421c8bbef0f91cb02e77}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gab4d0119253d93a106b5ca704e5020c12}{I2\+C\+\_\+\+CR1\+\_\+\+PEC}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_gad603ba46a4c90d87755bc21032343a8e}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga2cbad0729b1263ee12efe299c460c7a9}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Pos}}~(13U)
\begin{DoxyCompactList}\small\item\em Position and mask for the SMBus Alert bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga2c1f4432707ef457508aa265173d3ce6}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga2cbad0729b1263ee12efe299c460c7a9}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga56729ccf93c5d9f5b5b05002e3a2323c}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga2c1f4432707ef457508aa265173d3ce6}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga5f26e1407449ae64fade6b92a5e85bc9}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}}~(15U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Software Reset bit in the I2\+C\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga5f26e1407449ae64fade6b92a5e85bc9}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga8dc661ef13da02e5bcb943f2003d576d}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST}}~\mbox{\hyperlink{group__I2C__CR1__Register__Bit__Definitions_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gae37aa57192c71b1b734815130eeee8cd}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}}~(0U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Peripheral Clock Frequency bits in the I2\+C\+\_\+\+CR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga409296c2e8ff17ef7633266fad88d5ea}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gae37aa57192c71b1b734815130eeee8cd}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga293fbe15ed5fd1fc95915bd6437859e7}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ}}~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga409296c2e8ff17ef7633266fad88d5ea}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga1d664ebaabc46a45c4453e17e5132056}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Pos}}~(8U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Error Interrupt Enable bit in the I2\+C\+\_\+\+CR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga3cbb0dde5e57765d211af8595a728029}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga1d664ebaabc46a45c4453e17e5132056}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga3cbb0dde5e57765d211af8595a728029}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gae6b73580546ba348cd434416f7729d65}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Pos}}~(9U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Event Interrupt Enable bit in the I2\+C\+\_\+\+CR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gac4a4a92cd2663c4e4e690fe5f66a1706}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gae6b73580546ba348cd434416f7729d65}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gac4a4a92cd2663c4e4e690fe5f66a1706}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga1cf0976d8a817ec970a78137e6bac452}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Pos}}~(10U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Buffer Interrupt Enable bit in the I2\+C\+\_\+\+CR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga765fa0272f4a94eed64fba9b3cdac713}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga1cf0976d8a817ec970a78137e6bac452}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga765fa0272f4a94eed64fba9b3cdac713}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga69b0d5b0217bd628743324b8393bc74a}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Pos}}~(11U)
\begin{DoxyCompactList}\small\item\em Position and mask for the DMA Requests Enable bit in the I2\+C\+\_\+\+CR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga2987290a42860b8700c2dcfb8eaef399}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga69b0d5b0217bd628743324b8393bc74a}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gadb81d5c91486b873bd0bf279a4ffcf69}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN}}~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga2987290a42860b8700c2dcfb8eaef399}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga0c908f15a0b4c9e603d17b066fc85b7b}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Pos}}~(12U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Last DMA Transfer bit in the I2\+C\+\_\+\+CR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga2c9c22f3c0a1abb70e0255c765b30382}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga0c908f15a0b4c9e603d17b066fc85b7b}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga6a0955008cbabbb6b726ba0b4f8da609}{I2\+C\+\_\+\+CR2\+\_\+\+LAST}}~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga2c9c22f3c0a1abb70e0255c765b30382}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_gabd1b7689ba1197bb496f7b0042e59ac9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Pos}}~(0U)
\begin{DoxyCompactList}\small\item\em Bit definitions for the I2\+C\+\_\+\+OAR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_ga28fa608f2cec586e6bdb98ae510022d9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_gabd1b7689ba1197bb496f7b0042e59ac9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_gab83ed1ee64439cb2734a708445f37e94}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL}}~\mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_ga28fa608f2cec586e6bdb98ae510022d9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_ga809d88f42d6572f85dd75ab2bb92b243}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_ga18d179042a15bdc94dd4477b990082c5}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_ga809d88f42d6572f85dd75ab2bb92b243}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_gadd3d8fd1de1f16d051efb52dd3d657c4}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2}}~\mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_ga18d179042a15bdc94dd4477b990082c5}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga67ed7d8c3e9dc642c2c70c834aeec6ea}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Pos}}~(0U)
\begin{DoxyCompactList}\small\item\em Bit definitions for the I2\+C\+\_\+\+SR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gab9d2227f20b51eda4af2fb9e9dd4f6df}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga67ed7d8c3e9dc642c2c70c834aeec6ea}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga6935c920da59d755d0cf834548a70ec4}{I2\+C\+\_\+\+SR1\+\_\+\+SB}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gab9d2227f20b51eda4af2fb9e9dd4f6df}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga4662fc1d4534a406d3e4e417dcaa29c1}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga387882c1ac38b5af80a88ac6c5c8961f}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga4662fc1d4534a406d3e4e417dcaa29c1}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga3db361a4d9dd84b187085a11d933b45d}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga387882c1ac38b5af80a88ac6c5c8961f}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga3c662220a2fc8d437b929ac360b7b6d3}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga9da3a67ef386eb3c7fc5be2016a1f0b1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga3c662220a2fc8d437b929ac360b7b6d3}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gafb279f85d78cfe5abd3eeb0b40a65ab1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga9da3a67ef386eb3c7fc5be2016a1f0b1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga57e3e98939884a675f561bd0133c73f7}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gabc01a4be991adeeffbdf18b5767ea30b}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga57e3e98939884a675f561bd0133c73f7}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga6faaa55a1e48aa7c1f2b69669901445d}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gabc01a4be991adeeffbdf18b5767ea30b}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga508dc538aee33bf854cfbe3b7f4a7ba9}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gad1679ebac13f8ad5aad54acd446f70e4}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga508dc538aee33bf854cfbe3b7f4a7ba9}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gaafcea4cdbe2f6da31566c897fa893a7c}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gad1679ebac13f8ad5aad54acd446f70e4}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga380b3695a5b03ae70e411ba048a04e49}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gacf56d0f5cc9b333a2d287baf96e1ca62}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga380b3695a5b03ae70e411ba048a04e49}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gaf6ebe33c992611bc2e25bbb01c1441a5}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gacf56d0f5cc9b333a2d287baf96e1ca62}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gabdceff8db6df40c017f96a5e606ea884}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga835a04e1e2c43a4462b9b5cd04b2b4ea}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gabdceff8db6df40c017f96a5e606ea884}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gafdc4da49c163910203255e384591b6f7}{I2\+C\+\_\+\+SR1\+\_\+\+TXE}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga835a04e1e2c43a4462b9b5cd04b2b4ea}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga0a1c615024c02d5ea5bcb3717ff6863d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga591f9c02dd6c1b393f295ddd9be5f28d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga0a1c615024c02d5ea5bcb3717ff6863d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga1d12990c90ab0757dcfea150ea50b227}{I2\+C\+\_\+\+SR1\+\_\+\+BERR}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga591f9c02dd6c1b393f295ddd9be5f28d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gafab03fd640b6661848addb3cd9d38519}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga7859c854cc27fefc075eb3a6d67410da}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gafab03fd640b6661848addb3cd9d38519}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gacbc52f6ec6172c71d8b026a22c2f69d2}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga7859c854cc27fefc075eb3a6d67410da}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gafb0a33028b96b10708bd881b21c17dae}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gae64af2b76c8fc655547f07d0eda3c8d6}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gafb0a33028b96b10708bd881b21c17dae}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga62aa2496d4b3955214a16a7bd998fd88}{I2\+C\+\_\+\+SR1\+\_\+\+AF}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gae64af2b76c8fc655547f07d0eda3c8d6}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga628a0e0ea5fa7dd31b68d2bac80b8b20}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gaeca6c423a2a9d7495c35517b3cc9a9b8}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga628a0e0ea5fa7dd31b68d2bac80b8b20}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gad42d2435d2e64bf710c701c9b17adfb4}{I2\+C\+\_\+\+SR1\+\_\+\+OVR}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gaeca6c423a2a9d7495c35517b3cc9a9b8}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga1f1e78360bc478a00ca5c8176dcd0b22}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gaafd640f94fa388e27d4747c5eb8fc938}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga1f1e78360bc478a00ca5c8176dcd0b22}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga4b2976279024e832e53ad12796a7bb71}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gaafd640f94fa388e27d4747c5eb8fc938}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga7c0209188a2791eddad0c143ac7f9416}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gaef3a1e4921d7c509d1b639c67882c4c9}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga7c0209188a2791eddad0c143ac7f9416}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gad0c047e24fefb89f3928b37b7695aa55}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga617464b325a3649c9a36ad80386558b6}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gad0c047e24fefb89f3928b37b7695aa55}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga8df36c38deb8791d0ac3cb5881298c1c}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga617464b325a3649c9a36ad80386558b6}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gada5253dbcd3c7d67d0fad31d938f4b5b}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Pos}}~(0U)
\begin{DoxyCompactList}\small\item\em Bit definitions for the I2\+C\+\_\+\+SR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gad723df35fcda84431aefaace405b62b2}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gada5253dbcd3c7d67d0fad31d938f4b5b}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga75cc361adf0e72e33d6771ebfa17b52d}{I2\+C\+\_\+\+SR2\+\_\+\+MSL}}~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gad723df35fcda84431aefaace405b62b2}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaa9b4a60a8e919cfe14e222976859b1cd}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga43693f4a5b2f232a145eee42f26a1110}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaa9b4a60a8e919cfe14e222976859b1cd}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga3b1e75a82da73ae2873cff1cd27c3179}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY}}~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga43693f4a5b2f232a145eee42f26a1110}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga91e4b3f7e5bff2ea65eefeadbc0a2e2a}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga260f5bfa56cd55a6e25ae1585fc1381e}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga91e4b3f7e5bff2ea65eefeadbc0a2e2a}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga288b20416b42a79e591aa80d9a690fca}{I2\+C\+\_\+\+SR2\+\_\+\+TRA}}~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga260f5bfa56cd55a6e25ae1585fc1381e}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga26e3032167b56ec310c7b81945dc76a4}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gada42e3c3d8e62bfab1117a382def5383}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga26e3032167b56ec310c7b81945dc76a4}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}}~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gada42e3c3d8e62bfab1117a382def5383}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaf4be26fe6702a976b50628c3df1b352c}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaa390034d42a7873287b68e9ae3935a26}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaf4be26fe6702a976b50628c3df1b352c}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gafcf50334903013177a8c6f4e36b8d6fe}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}}~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaa390034d42a7873287b68e9ae3935a26}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gab3da82932b239f193ac2f57f87c3b1f0}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga6bd5daae1a83a7a62584be9f601ec52d}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gab3da82932b239f193ac2f57f87c3b1f0}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaa07cf3e404f9f57e98d1ba3793079c80}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}}~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga6bd5daae1a83a7a62584be9f601ec52d}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga546ae463133d2c719996689e24e61e1f}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga338ddbff50ca2b01dacc4b8e93014f30}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga546ae463133d2c719996689e24e61e1f}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga79a6a21835e06d9bc48009f4269b7798}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF}}~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga338ddbff50ca2b01dacc4b8e93014f30}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga332f5e12ed830e7d99b241549220a3c0}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga5a9dceb742f98aa0f27e5ae8dc427a88}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga332f5e12ed830e7d99b241549220a3c0}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga4a4fd5d9c9e2593be920d19a5f6ae732}{I2\+C\+\_\+\+SR2\+\_\+\+PEC}}~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga5a9dceb742f98aa0f27e5ae8dc427a88}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga908f5b1edffdedba90f8bbb141eedb8a}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Pos}}~(0U)
\begin{DoxyCompactList}\small\item\em Bit definitions for the I2\+C\+\_\+\+CCR register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga908f5b1edffdedba90f8bbb141eedb8a}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{I2\+C\+\_\+\+CCR\+\_\+\+CCR}}~\mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga152abc0c5a01abf887e702cbc9fe4f49}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga7e91ff511dab94ae774aaa9c3052fbc6}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga152abc0c5a01abf887e702cbc9fe4f49}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga851c8a6b598d54c1a805b1632a4078e5}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY}}~\mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga7e91ff511dab94ae774aaa9c3052fbc6}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__TRISE__Register__Bit__Definitions_gafb08ecb9599f81e5112a25142cb0e98f}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Pos}}~(0U)
\begin{DoxyCompactList}\small\item\em Bit definitions for the I2\+C\+\_\+\+TRISE register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__TRISE__Register__Bit__Definitions_ga8a3152b3f16c453126cc1cef41b765fe}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ \mbox{\hyperlink{group__I2C__TRISE__Register__Bit__Definitions_gafb08ecb9599f81e5112a25142cb0e98f}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__TRISE__Register__Bit__Definitions_gaff77a39aba630647af62dc7f1a5dc218}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE}}~\mbox{\hyperlink{group__I2C__TRISE__Register__Bit__Definitions_ga8a3152b3f16c453126cc1cef41b765fe}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__RCC__CR__Bit__Positions_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__CR__Bit__Positions_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\+\_\+\+CR\+\_\+\+HSIRDY}}~1
\item 
\#define \mbox{\hyperlink{group__RCC__CR__Bit__Positions_ga5cb4397b2095c31660a01b748386aa70}{RCC\+\_\+\+CR\+\_\+\+HSITRIM}}~3
\item 
\#define \mbox{\hyperlink{group__RCC__CR__Bit__Positions_ga67ae770db9851f14ad7c14a693f0f6d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL}}~8
\item 
\#define \mbox{\hyperlink{group__RCC__CR__Bit__Positions_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}~16
\item 
\#define \mbox{\hyperlink{group__RCC__CR__Bit__Positions_ga86a34e00182c83409d89ff566cb02cc4}{RCC\+\_\+\+CR\+\_\+\+HSERDY}}~17
\item 
\#define \mbox{\hyperlink{group__RCC__CR__Bit__Positions_gaa3288090671af5a959aae4d7f7696d55}{RCC\+\_\+\+CR\+\_\+\+HSEBYP}}~18
\item 
\#define \mbox{\hyperlink{group__RCC__CR__Bit__Positions_gacc05308869ad055e1e6f2c32d738aecd}{RCC\+\_\+\+CR\+\_\+\+CSSON}}~19
\item 
\#define \mbox{\hyperlink{group__RCC__CR__Bit__Positions_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}}~24
\item 
\#define \mbox{\hyperlink{group__RCC__CR__Bit__Positions_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\+\_\+\+CR\+\_\+\+PLLRDY}}~25
\item 
\#define \mbox{\hyperlink{group__RCC__CR__Bit__Positions_ga3ccb8964b640530f1080f9ea549d8133}{RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON}}~26
\item 
\#define \mbox{\hyperlink{group__RCC__CR__Bit__Positions_ga7354703f289244a71753debf3ae26e46}{RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY}}~27
\item 
\#define \mbox{\hyperlink{group__RCC__CR__Bit__Positions_gafe6e58efc5730641fd3282ba749e4d1b}{RCC\+\_\+\+CR\+\_\+\+PLLSAION}}~28
\item 
\#define \mbox{\hyperlink{group__RCC__CR__Bit__Positions_gab57d64642fb17fa0f3d90db47c7fb95d}{RCC\+\_\+\+CR\+\_\+\+PLLSAIRDY}}~29
\item 
\#define \mbox{\hyperlink{group__RCC__PLLCFGR__Bit__Positions_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__PLLCFGR__Bit__Positions_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN}}~6
\item 
\#define \mbox{\hyperlink{group__RCC__PLLCFGR__Bit__Positions_ga2561745be271ee828e26de601f72162d}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP}}~16
\item 
\#define \mbox{\hyperlink{group__RCC__PLLCFGR__Bit__Positions_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}}~22
\item 
\#define \mbox{\hyperlink{group__RCC__PLLCFGR__Bit__Positions_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ}}~24
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~2
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_gafe10e66938644ee8054a2426ff23efea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1}}~10
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_gad61bd4f9f345ba41806813b0bfff1311}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2}}~13
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_gad7c067c52ecd135252c691aad32c0b83}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE}}~16
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{RCC\+\_\+\+CFGR\+\_\+\+MCO1}}~21
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_ga5d43413fd6b17bd988ccae9e34296412}{RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC}}~23
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_ga23171ca70972a106109a6e0804385ec5}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}}~24
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_gae387252f29b6f98cc1fffc4fa0719b6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}}~27
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_ga022248a1167714f4d847b89243dc5244}{RCC\+\_\+\+CFGR\+\_\+\+MCO2}}~30
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_gacb94ccfe6a212f020e732d1dd787a6fb}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_gabfc100e7ae673dfcec7be79af0d91dfe}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF}}~1
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_gad38877547c4cbbb94659d5726f377163}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF}}~2
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_ga11ea196450aac9ac35e283a66afc3da6}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF}}~3
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_ga0f007895a17e668f22f7b8b24ca90aec}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_gad338d8663c078cf3d73e4bfaa44da093}{RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF}}~5
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_ga33085822ed319bf2549742043e56f55f}{RCC\+\_\+\+CIR\+\_\+\+PLLSAIRDYF}}~6
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_gad66b719e4061294de35af58cc27aba7f}{RCC\+\_\+\+CIR\+\_\+\+CSSF}}~7
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_ga872ba937149a7372138df06f8188ab56}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE}}~8
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_ga6a0ad2672c9ba1b26012cbc6d423dff8}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE}}~9
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_gac714351a6f9dab4741354fb017638580}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE}}~10
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_ga5492f9b58600cf66616eb931b48b3c11}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE}}~11
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_ga1b70927cab2ba9cf82d1620cf88b0f95}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE}}~12
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_ga1ca3cbf69c7cce53e974316dbf38d3dc}{RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE}}~13
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_gaea7017a347f40972bc457594991a5470}{RCC\+\_\+\+CIR\+\_\+\+PLLSAIRDYIE}}~14
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_ga982989563f1a95c89bf7f4a25d99f704}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC}}~16
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_ga144b5147f3a8d0bfda04618e301986aa}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC}}~17
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_gad1b58377908e5c31a684747d0a80ecb2}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC}}~18
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_ga9464e8188d717902990b467a9396d238}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC}}~19
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_ga245af864b194f0c2b2389ea1ee49a396}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC}}~20
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_ga73e79cc7236f5f76cb97c8012771e6bb}{RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC}}~21
\item 
\#define \mbox{\hyperlink{group__RCC__CIR__Bit__Positions_ga425b11a624411ace33a1884128175f4f}{RCC\+\_\+\+CIR\+\_\+\+PLLSAIRDYC}}~22
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga3ae6409c0bc4deeb1c6f6f9870691fed}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOA}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga01318b3223183982c3ec8728e91d6b7d}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOB}}~1
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_gadc9871c2dbea1e9d4890ddfaa0a56f20}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOC}}~2
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga458f2bcd3d1c56e6286b66d7d6e70763}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOD}}~3
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga6709322729d274b316a586943ab95ad2}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOE}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_gaa184b0643a72a65a3ea39b82aacf5951}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOF}}~5
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga38a461be715f8dfbb556eca9a433d1f4}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOG}}~6
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_gaad04f4704d72c596b7178bc2aa7115ef}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOH}}~7
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_gaa54e6dafc1543c963e6e77704ecc1ab9}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOI}}~8
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga8c85f826c354eca9256509db763798e8}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRC}}~12
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga25bff81c7c9a4270ed260bbf43ff0a1d}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1}}~21
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_gadd982224b2e61a51ef1c757147d10b02}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2}}~22
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga543390dedceea6c691a8c3936706534b}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETHMAC}}~25
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga96f9a94e5effa12d42de5ee48cbdb925}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+OTGHS}}~29
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga0929b4e26de68c14c6840e1322712071}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+OTGHSULPI}}~30
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2RSTR__Bit__Positions_ga3f7db690c6b5dbfd4e46862404fa2573}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMI}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2RSTR__Bit__Positions_ga0a5851d263a3845270320dd892b36a98}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+CRYP}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2RSTR__Bit__Positions_ga5331cc9459525e321048937836277847}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+HASH}}~5
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2RSTR__Bit__Positions_ga6244421ae3cc87a74ce03bb13ee5dc1f}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNG}}~6
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2RSTR__Bit__Positions_ga8d01846e7e5b6946184090cd79c031fd}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFS}}~7
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3RSTR__Bit__Positions_ga0f1f3de9cbcc9d32216114f8b13779ab}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMC}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_gac0603be12ce449d4dece8265deeb1c8b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga8890b2d7f86e0136a32409427b25b51e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3}}~1
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga48e75b6d94acd4ace9bf92aacef67c2b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4}}~2
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga4c0c392375118e130e3e3208ab99b0d4}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5}}~3
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_gaae5bf63c05aab56927dad130f2eae0e2}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga838da6a6cc48c99037464044bec85c07}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7}}~5
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga837ac34a97050c783d680d395be91b3f}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM12}}~6
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga1da0ca6c573e2c33b46f22921aa546d4}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM13}}~7
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga12f249cdf93105441e5375f5f85b89de}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM14}}~8
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga20176ff20fae842440bff9788cea477c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDG}}~11
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga405e469e37a9e664d74a59783b4496d1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2}}~14
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga3d5c47116fc059163a9af5420339b879}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3}}~15
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga10846caaac27b433a07b4cf124541096}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2}}~17
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga90320ecf748db6ba3df641ce3ceb8fd0}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3}}~18
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_gaa9569d8fd249496aac9f15f2e300a42c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4}}~19
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_gacae2139059d70d3567cdb340d8896490}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5}}~20
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga023830ce6d45b6317c0e173aff0fb2ba}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1}}~21
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga5723ae1df8b4a9636b705f92fc01f61e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2}}~22
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_gad412001efa6fc10c5694d51ae734d9f9}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3}}~23
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga38f4095012f92c3e4cb64741ca77fdeb}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1}}~25
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga5a00f71ee4df9cb70b530bd3b2146557}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2}}~26
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga382ebffd56fdd11e2c2e68ce08a444d9}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWR}}~28
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_gac504bd9df49ea48373dbe122fe1df230}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DAC}}~29
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga2cc39ade6618f1d76c106866bb2a46b1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART7}}~30
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga7ee0d231723745bf48c0fd49f34088d1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART8}}~31
\item 
\#define \mbox{\hyperlink{group__RCC__APB2RSTR__Bit__Positions_ga8c0a5ea7b83d01c1056e52ada97bfbac}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__APB2RSTR__Bit__Positions_ga891b0921a9ffd0a951af6f2a0e4a2970}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8}}~1
\item 
\#define \mbox{\hyperlink{group__RCC__APB2RSTR__Bit__Positions_gac74a22d2f631aafac83089916c9d3cb8}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__APB2RSTR__Bit__Positions_ga8f2013ce0268dc93f5c232817341ff13}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6}}~5
\item 
\#define \mbox{\hyperlink{group__RCC__APB2RSTR__Bit__Positions_ga9d245b6dc5bc7c798ef457d70222ab48}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC}}~8
\item 
\#define \mbox{\hyperlink{group__RCC__APB2RSTR__Bit__Positions_ga9279222b525358b31d6422c8f0fd4f69}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIO}}~11
\item 
\#define \mbox{\hyperlink{group__RCC__APB2RSTR__Bit__Positions_ga38f676c6c842fc9471d51a50584fbe91}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1}}~12
\item 
\#define \mbox{\hyperlink{group__RCC__APB2RSTR__Bit__Positions_ga4a869b617b1b8c18fe86eca50ed5cf56}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFG}}~14
\item 
\#define \mbox{\hyperlink{group__RCC__APB2RSTR__Bit__Positions_ga3e85c4553f7143a13c62adadadd1f207}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9}}~16
\item 
\#define \mbox{\hyperlink{group__RCC__APB2RSTR__Bit__Positions_gaee53d097ce4ced69d251a118d4c584c1}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10}}~17
\item 
\#define \mbox{\hyperlink{group__RCC__APB2RSTR__Bit__Positions_gaf0e88e4a199a2e15d3d61df85b929d12}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11}}~18
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_gaf1076b0644c026ab480efdb6aa8c74fb}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga55f6ff35a37c4b9106c9e8aa18ab4545}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}}~1
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_gac86ad592684edae0ba2cafd22a4f04d1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}}~2
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga89002894839d323b05c4b3f674b54470}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}}~3
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga2980a6e02550369d05e121ff6f16505c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_gaa7a50c0506b1014d89224933c6c42e6f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN}}~5
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_gab1dc004ecb0a2950100a062cda47586f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN}}~6
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga197be77b89e9eae127a536bd2601ded9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}}~7
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga70d927cfb1d110133bd64989b216a375}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN}}~8
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga1f499894f161bdb3e9dfc1a647f634d7}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCEN}}~12
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga7d6c8ae1441d545d18c54b30c6a0da77}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}}~21
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga9e2d376f6c7db4266a5b039a3aa6c207}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}}~22
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga421fd0aec3671e054ef18cd290bc164e}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACLPEN}}~25
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga09935984b92821f18c3e00f7e4fbeb62}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACTXLPEN}}~26
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga28dc3cec4693215c0db36dcfd8a55ee8}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACRXLPEN}}~27
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_gaa04c4dfda05aebb5efe66518a28e29de}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACPTPLPEN}}~28
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga934a7c19bd6f6b34941058c5c3552b91}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN}}~29
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_gae22df0304104d09ac0be7fe76b0bc06b}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSHULPI}}~30
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2LPENR__Bit__Positions_ga51ec4f41dcfdedeedef75a64ec65863a}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2LPENR__Bit__Positions_ga36a5b2e07710be6b18bcf11b817a396d}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+CRYPLPEN}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2LPENR__Bit__Positions_gae7959241184aefcd08cf78763b38a113}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+HASHLPEN}}~5
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2LPENR__Bit__Positions_gaab54623c517f1450a7fde279c2cae864}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}}~6
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2LPENR__Bit__Positions_gac0fd858d073b14216ae0d716ba4f1dd3}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}}~7
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3LPENR__Bit__Positions_gabf56147909fa8e7f8629c7fd7349ecb3}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FSMCLPEN}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga1f561f8bfc556b52335ec2a32ba81c44}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga9391d99885a0a6fbaf3447117ac0f7aa}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}}~1
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga6f04aff278b72fbf6acbe0ad947b06ae}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}}~2
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga5741a6c45b9de1d0c927beb87f399dd9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}}~3
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga439a5998fd60c3375411c7db2129ac89}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_gab7867dc2695855fa9084a13d06a4299f}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN}}~5
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga3b47fde44967a5a600a042398a9cf3c6}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN}}~6
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga9897d5f0033623a05997ca222d3a132b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN}}~7
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_gacd1af8912fedadb9edead5b31167a310}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN}}~8
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga13f3db4ac67bf32c994364cc43f4fe8b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN}}~11
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga41dcbf845448cbb1b75c0ad7e83b77cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}}~14
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_gae8acbff235a15b58d1be0f065cdb5472}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}}~15
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga6055c39af369463e14d6ff2017043671}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}}~17
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_gae11baa29f4e6d122dabdd54c6b4be052}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN}}~18
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga88fe1e9cf93caa4e02de35e92e55834d}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN}}~19
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga3de908135d9c9e74c598f7bf1e88fb34}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN}}~20
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga33286469d0a9b9fedbc2b60aa6cd7da7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}}~21
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_gaf6a53d37df11a56412ae06f73626f637}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}}~22
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga5abf01e4149d71e8427eefcd2e429fe9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}}~23
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_gafb93b42a94b988f4a03bed9ea78b4519}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN}}~25
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga167ad9fc43674d6993a9550ac3b6e70f}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN2\+LPEN}}~26
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga274fa282ad1ff40b747644bf9360feb4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN}}~28
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_gaf36a11e89644548702385d548f3f9ec4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}}~29
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga880ef558dbbf424fb90c409b04c48226}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART7\+LPEN}}~30
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga97752f7c9da5bfb81da7f1724b5e3192}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART8\+LPEN}}~31
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_ga8a1a808f511ff563f05f32ad3ae6d7c1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}}~1
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}}~5
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_gad9570ba4efde9d8e285987233a9f2f31}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADCLPEN}}~8
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_ga7a740fdf8313fbdd00dd97eb73afc4dc}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN}}~11
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}}~12
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_gaaa82cfc33f0cf71220398bbe1c4b412e}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN}}~14
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_ga91b882f3dc2b939a53ed3f4caa537de1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}}~16
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_gae7999e2ebeb1300d0cf6a59ad92c41b6}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}}~17
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}}~18
\item 
\#define \mbox{\hyperlink{group__RCC__BDCR__Bit__Positions_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__BDCR__Bit__Positions_gaafca81172ed857ce6b94582fcaada87c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY}}~1
\item 
\#define \mbox{\hyperlink{group__RCC__BDCR__Bit__Positions_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}}~2
\item 
\#define \mbox{\hyperlink{group__RCC__BDCR__Bit__Positions_gabe30dbd38f6456990ee641648bc05d40}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}}~8
\item 
\#define \mbox{\hyperlink{group__RCC__BDCR__Bit__Positions_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN}}~15
\item 
\#define \mbox{\hyperlink{group__RCC__BDCR__Bit__Positions_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\+\_\+\+BDCR\+\_\+\+BDRST}}~16
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_gab569110e757aee573ebf9ad80812e8bb}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY}}~1
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_gafc26c5996b14005a70afbeaa29aae716}{RCC\+\_\+\+CSR\+\_\+\+RMVF}}~24
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_ga14163f80ac0b005217eb318d0639afef}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF}}~25
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF}}~26
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_ga837e2d7e2395ac45ebe2aea95ecde9bf}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF}}~27
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_ga16e89534934436ee8958440882b71e6f}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}}~28
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}}~29
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}}~30
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_ga675455250b91f125d52f5d347c2c0fbf}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}}~31
\item 
\#define \mbox{\hyperlink{group__RCC__SSCGR__Bit__Positions_gaf6fd9fde5cf03700de4c304b9c5dfb7c}{RCC\+\_\+\+SSCGR\+\_\+\+MODPER}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__SSCGR__Bit__Positions_ga0f801e25eb841262467f54e7325b7806}{RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP}}~13
\item 
\#define \mbox{\hyperlink{group__RCC__SSCGR__Bit__Positions_ga392689f6486224a7f19d7ad0cd195687}{RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL}}~15
\item 
\#define \mbox{\hyperlink{group__RCC__SSCGR__Bit__Positions_ga8885c04bcb786b89e26f066f4ccf06e0}{RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN}}~31
\item 
\#define \mbox{\hyperlink{group__RCC__PLLI2SCFGR__Bit__Positions_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN}}~6
\item 
\#define \mbox{\hyperlink{group__RCC__PLLI2SCFGR__Bit__Positions_ga0c599fc84dcde859974ed5b334e90f50}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR}}~28
\item 
\#define \mbox{\hyperlink{group__GPIO__Base__Address__to__Code_ga4d6a0a911078e837f4c14cc2201e0f2e}{GPIO\+\_\+\+BASEADDR\+\_\+\+TO\+\_\+\+CODE}}(x)
\begin{DoxyCompactList}\small\item\em Macro to convert GPIO base address to port code. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file containing all the necessary information about the STM32\+F401xx MCU. 

\begin{DoxyAuthor}{Author}
Mohamed Ali Haoufa
\end{DoxyAuthor}
This file provides definitions, memory maps, and register structures for the STM32\+F401xx series of microcontrollers. It includes base addresses for various memory regions and peripheral registers.

\begin{DoxyVersion}{Version}
1.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
2024-\/09-\/21
\end{DoxyDate}
\begin{DoxyAttention}{Attention}
This file is designed specifically for the STM32\+F401xx series microcontrollers. Ensure that all references and addresses are compliant with the specific microcontroller variant being used.
\end{DoxyAttention}
\begin{DoxyCopyright}{Copyright}
(c) 2024 
\end{DoxyCopyright}
