{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531247465493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531247465494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 10 14:31:05 2018 " "Processing started: Tue Jul 10 14:31:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531247465494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531247465494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531247465494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531247465987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab4/Bidir_shift_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247477890 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247477890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531247477890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin_counter4bit-one " "Found design unit 1: Bin_counter4bit-one" {  } { { "Bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/Bin_counter4bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247477903 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin_counter4bit " "Found entity 1: Bin_counter4bit" {  } { { "Bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/Bin_counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247477903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531247477903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grabbalar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grabbalar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grabbalar-SM " "Found design unit 1: grabbalar-SM" {  } { { "grabbalar.vhd" "" { Text "N:/ECE124/Lab4/grabbalar.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247477915 ""} { "Info" "ISGN_ENTITY_NAME" "1 grabbalar " "Found entity 1: grabbalar" {  } { { "grabbalar.vhd" "" { Text "N:/ECE124/Lab4/grabbalar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247477915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531247477915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247477930 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247477930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531247477930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247477950 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247477950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531247477950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab4/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247477962 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247477962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531247477962 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "compx4.vhd " "Can't analyze file -- file compx4.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1531247477970 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "compx1.vhd " "Can't analyze file -- file compx1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1531247477973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marco_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marco_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marco_extender-SM " "Found design unit 1: marco_extender-SM" {  } { { "marco_extender.vhd" "" { Text "N:/ECE124/Lab4/marco_extender.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247477985 ""} { "Info" "ISGN_ENTITY_NAME" "1 marco_extender " "Found entity 1: marco_extender" {  } { { "marco_extender.vhd" "" { Text "N:/ECE124/Lab4/marco_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247477985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531247477985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meek_meally.vhd 2 1 " "Found 2 design units, including 1 entities, in source file meek_meally.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 meek_meally-SM " "Found design unit 1: meek_meally-SM" {  } { { "meek_meally.vhd" "" { Text "N:/ECE124/Lab4/meek_meally.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247477999 ""} { "Info" "ISGN_ENTITY_NAME" "1 meek_meally " "Found entity 1: meek_meally" {  } { { "meek_meally.vhd" "" { Text "N:/ECE124/Lab4/meek_meally.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247477999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531247477999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file error_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 error_handler-MUX_circuit " "Found design unit 1: error_handler-MUX_circuit" {  } { { "error_handler.vhd" "" { Text "N:/ECE124/Lab4/error_handler.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247478012 ""} { "Info" "ISGN_ENTITY_NAME" "1 error_handler " "Found entity 1: error_handler" {  } { { "error_handler.vhd" "" { Text "N:/ECE124/Lab4/error_handler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247478012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531247478012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin_counter8bit-one " "Found design unit 1: Bin_counter8bit-one" {  } { { "Bin_counter8bit.vhd" "" { Text "N:/ECE124/Lab4/Bin_counter8bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247478025 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin_counter8bit " "Found entity 1: Bin_counter8bit" {  } { { "Bin_counter8bit.vhd" "" { Text "N:/ECE124/Lab4/Bin_counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247478025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531247478025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg8-one " "Found design unit 1: Bidir_shift_reg8-one" {  } { { "Bidir_shift_reg_8.vhd" "" { Text "N:/ECE124/Lab4/Bidir_shift_reg_8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247478039 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg8 " "Found entity 1: Bidir_shift_reg8" {  } { { "Bidir_shift_reg_8.vhd" "" { Text "N:/ECE124/Lab4/Bidir_shift_reg_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247478039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531247478039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531247478110 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531247478117 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meek_meally meek_meally:INST1 " "Elaborating entity \"meek_meally\" for hierarchy \"meek_meally:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531247478121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin_counter4bit Bin_counter4bit:INST2 " "Elaborating entity \"Bin_counter4bit\" for hierarchy \"Bin_counter4bit:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531247478126 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter Bin_counter4bit.vhd(34) " "VHDL Process Statement warning at Bin_counter4bit.vhd(34): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/Bin_counter4bit.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531247478130 "|LogicalStep_Lab4_top|Bin_counter4bit:INST2"}
{ "Warning" "WSGN_SEARCH_FILE" "four_bit_comparator.vhd 2 1 " "Using design file four_bit_comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FOUR_BIT_COMPARATOR-structural " "Found design unit 1: FOUR_BIT_COMPARATOR-structural" {  } { { "four_bit_comparator.vhd" "" { Text "N:/ECE124/Lab4/four_bit_comparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247478166 ""} { "Info" "ISGN_ENTITY_NAME" "1 FOUR_BIT_COMPARATOR " "Found entity 1: FOUR_BIT_COMPARATOR" {  } { { "four_bit_comparator.vhd" "" { Text "N:/ECE124/Lab4/four_bit_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247478166 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1531247478166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_BIT_COMPARATOR FOUR_BIT_COMPARATOR:INST4 " "Elaborating entity \"FOUR_BIT_COMPARATOR\" for hierarchy \"FOUR_BIT_COMPARATOR:INST4\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST4" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531247478168 ""}
{ "Warning" "WSGN_SEARCH_FILE" "magnitude_comparator_1.vhd 2 1 " "Using design file magnitude_comparator_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAGNITUDE_COMPARATOR_1-functional " "Found design unit 1: MAGNITUDE_COMPARATOR_1-functional" {  } { { "magnitude_comparator_1.vhd" "" { Text "N:/ECE124/Lab4/magnitude_comparator_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247478202 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAGNITUDE_COMPARATOR_1 " "Found entity 1: MAGNITUDE_COMPARATOR_1" {  } { { "magnitude_comparator_1.vhd" "" { Text "N:/ECE124/Lab4/magnitude_comparator_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247478202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1531247478202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAGNITUDE_COMPARATOR_1 FOUR_BIT_COMPARATOR:INST4\|MAGNITUDE_COMPARATOR_1:INST1 " "Elaborating entity \"MAGNITUDE_COMPARATOR_1\" for hierarchy \"FOUR_BIT_COMPARATOR:INST4\|MAGNITUDE_COMPARATOR_1:INST1\"" {  } { { "four_bit_comparator.vhd" "INST1" { Text "N:/ECE124/Lab4/four_bit_comparator.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531247478203 ""}
{ "Warning" "WSGN_SEARCH_FILE" "magnitude_comparator_4.vhd 2 1 " "Using design file magnitude_comparator_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAGNITUDE_COMPARATOR_4-functional " "Found design unit 1: MAGNITUDE_COMPARATOR_4-functional" {  } { { "magnitude_comparator_4.vhd" "" { Text "N:/ECE124/Lab4/magnitude_comparator_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247478238 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAGNITUDE_COMPARATOR_4 " "Found entity 1: MAGNITUDE_COMPARATOR_4" {  } { { "magnitude_comparator_4.vhd" "" { Text "N:/ECE124/Lab4/magnitude_comparator_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247478238 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1531247478238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAGNITUDE_COMPARATOR_4 FOUR_BIT_COMPARATOR:INST4\|MAGNITUDE_COMPARATOR_4:INST5 " "Elaborating entity \"MAGNITUDE_COMPARATOR_4\" for hierarchy \"FOUR_BIT_COMPARATOR:INST4\|MAGNITUDE_COMPARATOR_4:INST5\"" {  } { { "four_bit_comparator.vhd" "INST5" { Text "N:/ECE124/Lab4/four_bit_comparator.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531247478240 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX mux.vhd " "Entity \"MUX\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "N:/ECE124/Lab4/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1531247478396 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.vhd 2 1 " "Using design file mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX_circuit " "Found design unit 1: MUX-MUX_circuit" {  } { { "mux.vhd" "" { Text "N:/ECE124/Lab4/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247478397 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "mux.vhd" "" { Text "N:/ECE124/Lab4/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531247478397 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1531247478397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:INST6 " "Elaborating entity \"MUX\" for hierarchy \"MUX:INST6\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531247478397 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_A mux.vhd(20) " "VHDL Process Statement warning at mux.vhd(20): signal \"in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "N:/ECE124/Lab4/mux.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531247478458 "|LogicalStep_Lab4_top|MUX:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B mux.vhd(21) " "VHDL Process Statement warning at mux.vhd(21): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "N:/ECE124/Lab4/mux.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531247478458 "|LogicalStep_Lab4_top|MUX:INST6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST8 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST8\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531247478461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_handler error_handler:INST10 " "Elaborating entity \"error_handler\" for hierarchy \"error_handler:INST10\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST10" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531247478469 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fast_clk error_handler.vhd(19) " "VHDL Process Statement warning at error_handler.vhd(19): signal \"fast_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "error_handler.vhd" "" { Text "N:/ECE124/Lab4/error_handler.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531247478472 "|LogicalStep_Lab4_top|error_handler:INST10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slow_clk error_handler.vhd(20) " "VHDL Process Statement warning at error_handler.vhd(20): signal \"slow_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "error_handler.vhd" "" { Text "N:/ECE124/Lab4/error_handler.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531247478472 "|LogicalStep_Lab4_top|error_handler:INST10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST11 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST11\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST11" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531247478537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marco_extender marco_extender:INST12 " "Elaborating entity \"marco_extender\" for hierarchy \"marco_extender:INST12\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST12" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531247478547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST13 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST13\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531247478612 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg Bidir_shift_reg.vhd(34) " "VHDL Process Statement warning at Bidir_shift_reg.vhd(34): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab4/Bidir_shift_reg.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531247478617 "|LogicalStep_Lab4_top|Bidir_shift_reg:INST2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grabbalar grabbalar:INST14 " "Elaborating entity \"grabbalar\" for hierarchy \"grabbalar:INST14\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST14" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531247478621 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "error_handler:INST10\|out_clk " "Found clock multiplexer error_handler:INST10\|out_clk" {  } { { "error_handler.vhd" "" { Text "N:/ECE124/Lab4/error_handler.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1531247478814 "|LogicalStep_Lab4_top|error_handler:INST10|out_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1531247478814 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531247479117 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531247479117 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1531247479117 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1531247479160 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1531247479504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531247480362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531247480362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531247480586 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531247480586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531247480586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1531247480586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "858 " "Peak virtual memory: 858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531247480617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 10 14:31:20 2018 " "Processing ended: Tue Jul 10 14:31:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531247480617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531247480617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531247480617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531247480617 ""}
