INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SJSU/CMPE 125/Lab_Git/Lab1/project_1/project_1.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SJSU/CMPE 125/Lab_Git/Lab1/project_1/project_1.srcs/sources_1/new/AND_OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SJSU/CMPE 125/Lab_Git/Lab1/project_1/project_1.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SJSU/CMPE 125/Lab_Git/Lab1/project_1/project_1.srcs/sim_1/new/tb_AND_OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AND_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SJSU/CMPE 125/Lab_Git/Lab1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
