

================================================================
== Vitis HLS Report for 'handle_read_requests'
================================================================
* Date:           Tue Aug 15 18:30:04 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  5.631 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.63>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rx_readRequestFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rx_readRequestFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rx_readRequestFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %rx_remoteMemCmd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %rx_remoteMemCmd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %rx_remoteMemCmd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %rx_remoteMemCmd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rx_readRequestFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hrr_fsmState_load = load i1 %hrr_fsmState"   --->   Operation 16 'load' 'hrr_fsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%request_vaddr_V_load = load i48 %request_vaddr_V"   --->   Operation 17 'load' 'request_vaddr_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%request_dma_length_V_load = load i32 %request_dma_length_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:903]   --->   Operation 18 'load' 'request_dma_length_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln874 = br i1 %hrr_fsmState_load, void %sw.bb.i, void %sw.bb16.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:874]   --->   Operation 19 'br' 'br_ln874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i160P0A, i160 %rx_readRequestFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:877]   --->   Operation 20 'nbreadreq' 'tmp_i' <Predicate = (!hrr_fsmState_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 8> <FIFO>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%br_ln877 = br i1 %tmp_i, void %sw.epilog.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:877]   --->   Operation 21 'br' 'br_ln877' <Predicate = (!hrr_fsmState_load)> <Delay = 0.85>
ST_1 : Operation 22 [1/1] (2.33ns)   --->   "%rx_readRequestFifo_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %rx_readRequestFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 22 'read' 'rx_readRequestFifo_read' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 8> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln879 = trunc i160 %rx_readRequestFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 23 'trunc' 'trunc_ln879' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%readLength = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %rx_readRequestFifo_read, i32 72, i32 103" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 24 'partselect' 'readLength' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln879_5 = partselect i24 @_ssdm_op_PartSelect.i24.i160.i32.i32, i160 %rx_readRequestFifo_read, i32 104, i32 127" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 25 'partselect' 'trunc_ln879_5' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%readAddr_V = partselect i48 @_ssdm_op_PartSelect.i48.i160.i32.i32, i160 %rx_readRequestFifo_read, i32 24, i32 71" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 26 'partselect' 'readAddr_V' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln879 = store i24 %trunc_ln879, i24 %request_qpn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 27 'store' 'store_ln879' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%store_ln879 = store i24 %trunc_ln879_5, i24 %request_psn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 28 'store' 'store_ln879' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.84>
ST_1 : Operation 29 [1/1] (1.26ns)   --->   "%icmp_ln1035_3 = icmp_ugt  i32 %readLength, i32 1408"   --->   Operation 29 'icmp' 'icmp_ln1035_3' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.84ns)   --->   "%br_ln884 = br i1 %icmp_ln1035_3, void %if.end.i, void %if.then5.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:884]   --->   Operation 30 'br' 'br_ln884' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.84>
ST_1 : Operation 31 [1/1] (1.59ns)   --->   "%add_ln840_11 = add i48 %readAddr_V, i48 1408"   --->   Operation 31 'add' 'add_ln840_11' <Predicate = (!hrr_fsmState_load & tmp_i & icmp_ln1035_3)> <Delay = 1.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.51ns)   --->   "%add_ln841_6 = add i32 %readLength, i32 4294965888"   --->   Operation 32 'add' 'add_ln841_6' <Predicate = (!hrr_fsmState_load & tmp_i & icmp_ln1035_3)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%store_ln0 = store i1 1, i1 %hrr_fsmState"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!hrr_fsmState_load & tmp_i & icmp_ln1035_3)> <Delay = 0.84>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%br_ln891 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:891]   --->   Operation 34 'br' 'br_ln891' <Predicate = (!hrr_fsmState_load & tmp_i & icmp_ln1035_3)> <Delay = 0.84>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%request_vaddr_V_new_0_i = phi i48 %add_ln840_11, void %if.then5.i, i48 %readAddr_V, void %if.then.i"   --->   Operation 35 'phi' 'request_vaddr_V_new_0_i' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%request_dma_length_V_new_0_i = phi i32 %add_ln841_6, void %if.then5.i, i32 %readLength, void %if.then.i"   --->   Operation 36 'phi' 'request_dma_length_V_new_0_i' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i160 %rx_readRequestFifo_read"   --->   Operation 37 'trunc' 'trunc_ln186' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.85ns)   --->   "%br_ln899 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:899]   --->   Operation 38 'br' 'br_ln899' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.85>
ST_1 : Operation 39 [1/1] (1.26ns)   --->   "%icmp_ln1035 = icmp_ugt  i32 %request_dma_length_V_load, i32 1408"   --->   Operation 39 'icmp' 'icmp_ln1035' <Predicate = (hrr_fsmState_load)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln904 = br i1 %icmp_ln1035, void %if.else.i, void %if.then18.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:904]   --->   Operation 40 'br' 'br_ln904' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.84ns)   --->   "%store_ln0 = store i1 0, i1 %hrr_fsmState"   --->   Operation 41 'store' 'store_ln0' <Predicate = (hrr_fsmState_load & !icmp_ln1035)> <Delay = 0.84>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%br_ln0 = br void %if.end22.i"   --->   Operation 42 'br' 'br_ln0' <Predicate = (hrr_fsmState_load & !icmp_ln1035)> <Delay = 0.84>
ST_1 : Operation 43 [1/1] (1.59ns)   --->   "%add_ln840 = add i48 %request_vaddr_V_load, i48 1408"   --->   Operation 43 'add' 'add_ln840' <Predicate = (hrr_fsmState_load & icmp_ln1035)> <Delay = 1.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.51ns)   --->   "%add_ln841 = add i32 %request_dma_length_V_load, i32 4294965888"   --->   Operation 44 'add' 'add_ln841' <Predicate = (hrr_fsmState_load & icmp_ln1035)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.84ns)   --->   "%br_ln910 = br void %if.end22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:910]   --->   Operation 45 'br' 'br_ln910' <Predicate = (hrr_fsmState_load & icmp_ln1035)> <Delay = 0.84>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%request_vaddr_V_flag_2_i = phi i1 1, void %if.then18.i, i1 0, void %if.else.i"   --->   Operation 46 'phi' 'request_vaddr_V_flag_2_i' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%request_vaddr_V_new_2_i = phi i48 %add_ln840, void %if.then18.i, i48 0, void %if.else.i"   --->   Operation 47 'phi' 'request_vaddr_V_new_2_i' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%request_dma_length_V_new_2_i = phi i32 %add_ln841, void %if.then18.i, i32 0, void %if.else.i"   --->   Operation 48 'phi' 'request_dma_length_V_new_2_i' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.85ns)   --->   "%br_ln919 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:919]   --->   Operation 49 'br' 'br_ln919' <Predicate = (hrr_fsmState_load)> <Delay = 0.85>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%request_vaddr_V_flag_3_i = phi i1 %request_vaddr_V_flag_2_i, void %if.end22.i, i1 1, void %if.end.i, i1 0, void %sw.bb.i"   --->   Operation 50 'phi' 'request_vaddr_V_flag_3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%request_vaddr_V_new_3_i = phi i48 %request_vaddr_V_new_2_i, void %if.end22.i, i48 %request_vaddr_V_new_0_i, void %if.end.i, i48 0, void %sw.bb.i"   --->   Operation 51 'phi' 'request_vaddr_V_new_3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%request_dma_length_V_new_3_i = phi i32 %request_dma_length_V_new_2_i, void %if.end22.i, i32 %request_dma_length_V_new_0_i, void %if.end.i, i32 0, void %sw.bb.i"   --->   Operation 52 'phi' 'request_dma_length_V_new_3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %request_vaddr_V_flag_3_i, void %handle_read_requests.exit, void %mergeST1.i"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln879 = store i32 %request_dma_length_V_new_3_i, i32 %request_dma_length_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 54 'store' 'store_ln879' <Predicate = (request_vaddr_V_flag_3_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln879 = store i48 %request_vaddr_V_new_3_i, i48 %request_vaddr_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 55 'store' 'store_ln879' <Predicate = (request_vaddr_V_flag_3_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %handle_read_requests.exit"   --->   Operation 56 'br' 'br_ln0' <Predicate = (request_vaddr_V_flag_3_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%readLength_2 = phi i32 1408, void %if.then5.i, i32 %readLength, void %if.then.i"   --->   Operation 57 'phi' 'readLength_2' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%readOpcode_1 = phi i5 13, void %if.then5.i, i5 16, void %if.then.i"   --->   Operation 58 'phi' 'readOpcode_1' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln871_1 = zext i5 %readOpcode_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:871]   --->   Operation 59 'zext' 'zext_ln871_1' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_201_i = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i32.i16.i48.i16, i32 %readLength, i16 0, i48 %readAddr_V, i16 %trunc_ln186" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:893]   --->   Operation 60 'bitconcatenate' 'tmp_201_i' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln893 = zext i112 %tmp_201_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:893]   --->   Operation 61 'zext' 'zext_ln893' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.33ns)   --->   "%write_ln893 = write void @_ssdm_op_Write.ap_fifo.volatile.i144P0A, i144 %rx_remoteMemCmd, i144 %zext_ln893" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:893]   --->   Operation 62 'write' 'write_ln893' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 144> <Depth = 512> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln898_9_i_cast = bitconcatenate i161 @_ssdm_op_BitConcatenate.i161.i1.i24.i32.i48.i24.i32, i1 1, i24 %trunc_ln879_5, i32 %readLength_2, i48 0, i24 %trunc_ln879, i32 %zext_ln871_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:898]   --->   Operation 63 'bitconcatenate' 'or_ln898_9_i_cast' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln898 = zext i161 %or_ln898_9_i_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:898]   --->   Operation 64 'zext' 'zext_ln898' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.33ns)   --->   "%write_ln898 = write void @_ssdm_op_Write.ap_fifo.volatile.i162P0A, i162 %rx_readEvenFifo, i162 %zext_ln898" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:898]   --->   Operation 65 'write' 'write_ln898' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 162> <Depth = 512> <FIFO>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%readLength_1 = phi i32 1408, void %if.then18.i, i32 %request_dma_length_V_load, void %if.else.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:903]   --->   Operation 66 'phi' 'readLength_1' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%readOpcode = phi i2 2, void %if.then18.i, i2 3, void %if.else.i"   --->   Operation 67 'phi' 'readOpcode' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln871 = sext i2 %readOpcode" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:871]   --->   Operation 68 'sext' 'sext_ln871' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln871 = zext i4 %sext_ln871" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:871]   --->   Operation 69 'zext' 'zext_ln871' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%request_psn_V_load = load i24 %request_psn_V"   --->   Operation 70 'load' 'request_psn_V_load' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.41ns)   --->   "%add_ln840_10 = add i24 %request_psn_V_load, i24 1"   --->   Operation 71 'add' 'add_ln840_10' <Predicate = (hrr_fsmState_load)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.84ns)   --->   "%store_ln840 = store i24 %add_ln840_10, i24 %request_psn_V"   --->   Operation 72 'store' 'store_ln840' <Predicate = (hrr_fsmState_load)> <Delay = 0.84>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%request_qpn_V_load = load i24 %request_qpn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:918]   --->   Operation 73 'load' 'request_qpn_V_load' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln918_9_i_cast = bitconcatenate i161 @_ssdm_op_BitConcatenate.i161.i1.i24.i32.i48.i24.i32, i1 1, i24 %add_ln840_10, i32 %readLength_1, i48 0, i24 %request_qpn_V_load, i32 %zext_ln871" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:918]   --->   Operation 74 'bitconcatenate' 'or_ln918_9_i_cast' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln918 = zext i161 %or_ln918_9_i_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:918]   --->   Operation 75 'zext' 'zext_ln918' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.33ns)   --->   "%write_ln918 = write void @_ssdm_op_Write.ap_fifo.volatile.i162P0A, i162 %rx_readEvenFifo, i162 %zext_ln918" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:918]   --->   Operation 76 'write' 'write_ln918' <Predicate = (hrr_fsmState_load)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 162> <Depth = 512> <FIFO>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 5.63ns
The critical path consists of the following:
	fifo read operation ('rx_readRequestFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) on port 'rx_readRequestFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) [30]  (2.34 ns)
	'add' operation ('add_ln840_11') [40]  (1.59 ns)
	multiplexor before 'phi' operation ('readAddr.V') with incoming values : ('readAddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) ('add_ln840_11') [45]  (0.844 ns)
	'phi' operation ('readAddr.V') with incoming values : ('readAddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) ('add_ln840_11') [45]  (0 ns)
	multiplexor before 'phi' operation ('request_vaddr_V_new_3_i') with incoming values : ('readAddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) ('add_ln840_11') ('add_ln840') [86]  (0.858 ns)
	'phi' operation ('request_vaddr_V_new_3_i') with incoming values : ('readAddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) ('add_ln840_11') ('add_ln840') [86]  (0 ns)
	'store' operation ('store_ln879', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) of variable 'request_vaddr_V_new_3_i' on static variable 'request_vaddr_V' [91]  (0 ns)

 <State 2>: 3.75ns
The critical path consists of the following:
	'load' operation ('request_psn_V_load') on static variable 'request_psn_V' [76]  (0 ns)
	'add' operation ('add_ln840_10') [77]  (1.41 ns)
	fifo write operation ('write_ln918', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:918) on port 'rx_readEvenFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:918) [82]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
