<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `arch/src/x86_common/paging.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>paging.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-1f7d512b176f0f72.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Bold-124a1ca42af929b6.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-eabf764633b9d7be.css" id="mainThemeStyle"><link rel="stylesheet" id="themeStyle" href="../../../static.files/light-777f3e9583f8c92d.css"><link rel="stylesheet" disabled href="../../../static.files/dark-e2f4109f2e82e3af.css"><link rel="stylesheet" disabled href="../../../static.files/ayu-c360e709a65bed99.css"><script id="default-settings" ></script><script src="../../../static.files/storage-d43fa987303ecbbb.js"></script><script defer src="../../../static.files/source-script-74087aa2e88f4475.js"></script><script defer src="../../../source-files.js"></script><script defer src="../../../static.files/main-c2d2a5dbaed13e6b.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-13285aec31fa243e.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"></nav><main><div class="width-limiter"><nav class="sub"><a class="sub-logo-container" href="../../../tartan_arch/index.html"><img class="rust-logo" src="../../../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><form class="search-form"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-5ec35bf9ca753509.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><pre class="src-line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
</pre><pre class="rust"><code><span class="doccomment">//! Support for virtual memory paging.

</span><span class="kw">use </span><span class="kw">crate</span>::simple_register_access;
<span class="kw">use </span>tartan_bitfield::{bitfield, bitfield_accessors, Bitfield};

<span class="attr">#[cfg(doc)]
</span><span class="kw">use </span><span class="kw">super</span>::features::BasicFeatures;
<span class="attr">#[cfg(doc)]
</span><span class="kw">use </span><span class="kw">super</span>::ControlRegister4;
<span class="attr">#[cfg(doc)]
</span><span class="kw">use </span><span class="kw">crate</span>::x86_64::ExtendedFeatureEnableRegister;


<span class="macro">bitfield! </span>{
    <span class="doccomment">/// `CR2`: Contains the address that triggered a page fault.
    </span><span class="kw">pub struct </span>ControlRegister2(usize) {}
}

<span class="macro">simple_register_access!</span>(ControlRegister2, <span class="string">&quot;cr2&quot;</span>);


<span class="macro">bitfield! </span>{
    <span class="doccomment">/// `CR3`: System control register that contains the top-level page table address
    /// and two associated caching flags.
    ///
    /// Getters and setters for this structure only access a value in memory, not the
    /// register itself. Use the [`get`](Self::get) and [`set`](Self::set) methods to work
    /// with the actual register.
    </span><span class="kw">pub struct </span>ControlRegister3(usize) {
        <span class="doccomment">/// `CR3.PWT`: Enables write-through caching for the top-level page table.
        ///
        /// Does not apply when [`ControlRegister4::process_context_ids`] or
        /// [`ControlRegister4::physical_address_extension`] is enabled.
        </span>[<span class="number">3</span>] <span class="kw">pub </span>write_through,

        <span class="doccomment">/// `CR3.PCD`: Disables caching for the top-level page table.
        ///
        /// Does not apply when [`ControlRegister4::process_context_ids`] or
        /// [`ControlRegister4::physical_address_extension`] is enabled.
        </span>[<span class="number">4</span>] <span class="kw">pub </span>cache_disabled,

        <span class="doccomment">/// `CR4.PCIDE`: The process-context identifier (PCID) associated with this
        /// series of page tables.
        ///
        /// Requires 64-bit mode and [`ControlRegister4::process_context_ids`].
        </span><span class="attr">#[cfg(any(target_arch = <span class="string">&quot;x86_64&quot;</span>, doc))]
        #[doc(cfg(target_arch = <span class="string">&quot;x86_64&quot;</span>))]
        </span>[<span class="number">0</span>..<span class="number">11</span>] <span class="kw">pub </span>process_context_id: u16,
    }
}

<span class="macro">simple_register_access!</span>(ControlRegister3, <span class="string">&quot;cr3&quot;</span>);

<span class="kw">impl </span>ControlRegister3 {
    <span class="kw">const </span>ADDRESS_MASK: usize = !<span class="number">0xfff</span>;

    <span class="doccomment">/// Get the address of the top-level page table.
    </span><span class="kw">pub fn </span>address(<span class="self">self</span>) -&gt; usize {
        <span class="self">self</span>.<span class="number">0 </span>&amp; <span class="self">Self</span>::ADDRESS_MASK
    }

    <span class="doccomment">/// Set the address of the top-level page table.
    ///
    /// # Panics
    /// Panics if the new address is not 4K-aligned.
    </span><span class="kw">pub fn </span>set_address(<span class="kw-2">&amp;mut </span><span class="self">self</span>, value: usize) {
        <span class="macro">assert!</span>(
            value &amp; <span class="self">Self</span>::ADDRESS_MASK == <span class="number">0</span>,
            <span class="string">&quot;Invalid page table address {:#x}. Must be 4K aligned.&quot;</span>,
            value
        );
        <span class="self">self</span>.<span class="number">0 </span>&amp;= !<span class="self">Self</span>::ADDRESS_MASK;
        <span class="self">self</span>.<span class="number">0 </span>|= value;
    }
}


<span class="doccomment">/// An entry in a page table at any level.
</span><span class="kw">pub trait </span>GenericPageTableEntry: Bitfield&lt;usize&gt; {
    <span class="macro">bitfield_accessors! </span>{
        <span class="doccomment">/// `P`: Indicates that this entry is mapped. Otherwise the whole entry is
        /// ignored.
        </span>[<span class="number">0</span>] present,

        <span class="doccomment">/// `R/W`: Allows writes to this memory region.
        </span>[<span class="number">1</span>] writable,

        <span class="doccomment">/// `U/S`: Allows access to this memory region from permission level 3. Otherwise,
        /// it is only accessible from levels 0–2.
        </span>[<span class="number">2</span>] user,

        <span class="doccomment">/// `PWT`: Enables write-through caching for this memory region.
        </span>[<span class="number">3</span>] write_through,

        <span class="doccomment">/// `PCD`: Disables caching for this memory region.
        </span>[<span class="number">4</span>] cache_disabled,

        <span class="doccomment">/// `A`: Set by the processor when an instruction accesses the memory region.
        </span>[<span class="number">5</span>] accessed,

        <span class="doccomment">/// `XD`/`NX`: Prevent the processor from executing any instructions in this
        /// memory region.
        ///
        /// Requires [`ExtendedFeatureEnableRegister::no_execute`].
        </span><span class="attr">#[cfg(any(target_arch = <span class="string">&quot;x86_64&quot;</span>, doc))]
        #[doc(cfg(target_arch = <span class="string">&quot;x86_64&quot;</span>))]
        </span>[<span class="number">63</span>] no_execute,
    }
}


<span class="doccomment">/// An page table entry (any level) that directly maps a page.
</span><span class="kw">pub trait </span>DirectPageTableEntry: GenericPageTableEntry {
    <span class="macro">bitfield_accessors! </span>{
        <span class="doccomment">/// `D`: Set by the processor when an instruction modifies the memory region.
        </span>[<span class="number">6</span>] dirty,

        <span class="doccomment">/// `PAT`: Used to associate this page with a page attribute table.
        ///
        /// In 32-bit mode, requires [`BasicFeatures::page_attribute_table`]. Always
        /// applicable in 64-bit mode.
        </span><span class="comment">//
        // NOTE: This bit is remapped for implementations of `HybridPageTableEntry`.
        </span>[<span class="number">7</span>] attribute_table,

        <span class="doccomment">/// `G`: Indicates that this is a global page shared by all task contexts.
        ///
        /// Requires [`ControlRegister4::global_pages`].
        </span>[<span class="number">8</span>] global,

        <span class="doccomment">/// The protection key that applies to this memory region.
        ///
        /// Requires [`ControlRegister4::user_protection_keys`] or
        /// [`ControlRegister4::supervisor_protection_keys`].
        </span><span class="attr">#[cfg(any(target_arch = <span class="string">&quot;x86_64&quot;</span>, doc))]
        #[doc(cfg(target_arch = <span class="string">&quot;x86_64&quot;</span>))]
        </span>[<span class="number">59</span>..<span class="number">63</span>] protection_key: u8,
    }
}


<span class="doccomment">/// A page table entry (any level) that either directly maps a page or points to another
/// page table.
///
/// This trait provides an implementation for [`DirectPageTableEntry`], but its methods
/// are only applicable if [`is_page`](Self::is_page) is true.
</span><span class="kw">pub trait </span>HybridPageTableEntry: GenericPageTableEntry {
    <span class="macro">bitfield_accessors! </span>{
        <span class="doccomment">/// `PS`: Indicates that this entry directly maps a page. Otherwise, this
        /// is a pointer to a lower-level page table.
        ///
        /// In 32-bit mode, requires [`ControlRegister4::page_size_extensions`]. Always
        /// applicable in 64-bit mode.
        </span>[<span class="number">7</span>] is_page,
    }
}

<span class="kw">impl</span>&lt;T&gt; DirectPageTableEntry <span class="kw">for </span>T
<span class="kw">where
    </span>T: HybridPageTableEntry,
{
    <span class="macro">bitfield_accessors! </span>{
        <span class="comment">// This field is moved in hybrid page tables, because it conflicts with `is_page`.
        </span>[<span class="number">12</span>] attribute_table,
    }
}


<span class="macro">bitfield! </span>{
    <span class="doccomment">/// Second-level page table (page directory) entry that either points to a
    /// bottom-level page table or directly maps a 2MB/4MB page.
    </span><span class="kw">pub struct </span>Level2PageTableEntry(usize) {}
}

<span class="kw">impl </span>GenericPageTableEntry <span class="kw">for </span>Level2PageTableEntry {}
<span class="kw">impl </span>HybridPageTableEntry <span class="kw">for </span>Level2PageTableEntry {}


<span class="macro">bitfield! </span>{
    <span class="doccomment">/// Bottom-level page table entry that maps a single 4KB page.
    </span><span class="kw">pub struct </span>Level1PageTableEntry(usize) {}
}

<span class="kw">impl </span>GenericPageTableEntry <span class="kw">for </span>Level1PageTableEntry {}
<span class="kw">impl </span>DirectPageTableEntry <span class="kw">for </span>Level1PageTableEntry {}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="tartan_arch" data-themes="" data-resource-suffix="" data-rustdoc-version="1.67.0-nightly (42325c525 2022-11-11)" data-search-js="search-39ee4160c7dc16c9.js" data-settings-js="settings-3a0b9947ba1bd99a.js" data-settings-css="settings-a66f7524084a489a.css" ></div></body></html>