

================================================================
== Vitis HLS Report for 'slide_window'
================================================================
* Date:           Mon Nov 18 23:56:46 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_conv_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.50 ns|  4.801 ns|     2.03 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  30.000 ns|  30.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    138|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    189|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    103|    -|
|Register         |        -|    -|     201|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     201|    430|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_3ns_10ns_12_1_1_U78  |mul_3ns_10ns_12_1_1  |        0|   0|  0|  63|    0|
    |mul_3ns_10ns_12_1_1_U79  |mul_3ns_10ns_12_1_1  |        0|   0|  0|  63|    0|
    |mul_3ns_10ns_12_1_1_U80  |mul_3ns_10ns_12_1_1  |        0|   0|  0|  63|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   0|  0| 189|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln262_1_fu_250_p2  |         +|   0|  0|  14|           9|           2|
    |add_ln262_fu_211_p2    |         +|   0|  0|  14|           9|           1|
    |add_ln984_1_fu_191_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln984_2_fu_201_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln984_3_fu_220_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln984_4_fu_230_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln984_5_fu_240_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln984_6_fu_259_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln984_7_fu_264_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln984_8_fu_269_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln984_fu_181_p2    |         +|   0|  0|  12|          12|          12|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 138|         127|         113|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |line_buff_0_address0     |  20|          4|   12|         48|
    |line_buff_1_address0     |  20|          4|   12|         48|
    |line_buff_2_address0     |  20|          4|   12|         48|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 103|         21|   39|        153|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln262_reg_375              |   9|   0|    9|          0|
    |add_ln984_6_reg_400            |  12|   0|   12|          0|
    |add_ln984_7_reg_405            |  12|   0|   12|          0|
    |add_ln984_8_reg_410            |  12|   0|   12|          0|
    |ap_CS_fsm                      |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_port_reg_conv_count         |   9|   0|    9|          0|
    |conv_count_read_reg_355        |   9|   0|    9|          0|
    |kernel_window_val_V_1_reg_425  |  16|   0|   16|          0|
    |kernel_window_val_V_3_reg_415  |  16|   0|   16|          0|
    |kernel_window_val_V_4_reg_445  |  16|   0|   16|          0|
    |kernel_window_val_V_6_reg_420  |  16|   0|   16|          0|
    |kernel_window_val_V_7_reg_450  |  16|   0|   16|          0|
    |kernel_window_val_V_reg_380    |  16|   0|   16|          0|
    |mul_ln984_1_reg_341            |  12|   0|   12|          0|
    |mul_ln984_2_reg_348            |  12|   0|   12|          0|
    |mul_ln984_reg_334              |  12|   0|   12|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 201|   0|  201|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|        slide_window|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|        slide_window|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|        slide_window|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|        slide_window|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|        slide_window|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|        slide_window|  return value|
|ap_ce                 |   in|    1|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_0           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_1           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_2           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_3           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_4           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_5           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_6           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_7           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_8           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|conv_count            |   in|    9|     ap_none|          conv_count|        scalar|
|line_buff_0_address0  |  out|   12|   ap_memory|         line_buff_0|         array|
|line_buff_0_ce0       |  out|    1|   ap_memory|         line_buff_0|         array|
|line_buff_0_q0        |   in|   16|   ap_memory|         line_buff_0|         array|
|line_buff_0_offset    |   in|    3|     ap_none|  line_buff_0_offset|        scalar|
|line_buff_1_address0  |  out|   12|   ap_memory|         line_buff_1|         array|
|line_buff_1_ce0       |  out|    1|   ap_memory|         line_buff_1|         array|
|line_buff_1_q0        |   in|   16|   ap_memory|         line_buff_1|         array|
|line_buff_1_offset    |   in|    3|     ap_none|  line_buff_1_offset|        scalar|
|line_buff_2_address0  |  out|   12|   ap_memory|         line_buff_2|         array|
|line_buff_2_ce0       |  out|    1|   ap_memory|         line_buff_2|         array|
|line_buff_2_q0        |   in|   16|   ap_memory|         line_buff_2|         array|
|line_buff_2_offset    |   in|    3|     ap_none|  line_buff_2_offset|        scalar|
+----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%line_buff_2_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %line_buff_2_offset" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 6 'read' 'line_buff_2_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%line_buff_1_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %line_buff_1_offset" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 7 'read' 'line_buff_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%line_buff_0_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %line_buff_0_offset" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 8 'read' 'line_buff_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln984 = zext i3 %line_buff_2_offset_read" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 9 'zext' 'zext_ln984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (4.52ns)   --->   "%mul_ln984 = mul i12 %zext_ln984, i12 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 10 'mul' 'mul_ln984' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln984_1 = zext i3 %line_buff_1_offset_read" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 11 'zext' 'zext_ln984_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (4.52ns)   --->   "%mul_ln984_1 = mul i12 %zext_ln984_1, i12 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 12 'mul' 'mul_ln984_1' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln984_2 = zext i3 %line_buff_0_offset_read" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 13 'zext' 'zext_ln984_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (4.52ns)   --->   "%mul_ln984_2 = mul i12 %zext_ln984_2, i12 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 14 'mul' 'mul_ln984_2' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.80>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%conv_count_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %conv_count" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 15 'read' 'conv_count_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln984_3 = zext i9 %conv_count_read" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 16 'zext' 'zext_ln984_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.54ns)   --->   "%add_ln984 = add i12 %mul_ln984_2, i12 %zext_ln984_3" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 17 'add' 'add_ln984' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln984_4 = zext i12 %add_ln984" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 18 'zext' 'zext_ln984_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%line_buff_0_addr = getelementptr i16 %line_buff_0, i64 0, i64 %zext_ln984_4" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 19 'getelementptr' 'line_buff_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.54ns)   --->   "%add_ln984_1 = add i12 %mul_ln984_1, i12 %zext_ln984_3" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 20 'add' 'add_ln984_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln984_5 = zext i12 %add_ln984_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 21 'zext' 'zext_ln984_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%line_buff_1_addr = getelementptr i16 %line_buff_1, i64 0, i64 %zext_ln984_5" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 22 'getelementptr' 'line_buff_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%add_ln984_2 = add i12 %mul_ln984, i12 %zext_ln984_3" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 23 'add' 'add_ln984_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln984_6 = zext i12 %add_ln984_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 24 'zext' 'zext_ln984_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%line_buff_2_addr = getelementptr i16 %line_buff_2, i64 0, i64 %zext_ln984_6" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 25 'getelementptr' 'line_buff_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%kernel_window_val_V = load i12 %line_buff_0_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 26 'load' 'kernel_window_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%add_ln262 = add i9 %conv_count_read, i9 1" [src/yolo_conv.cpp:262]   --->   Operation 27 'add' 'add_ln262' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%kernel_window_val_V_3 = load i12 %line_buff_1_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 28 'load' 'kernel_window_val_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%kernel_window_val_V_6 = load i12 %line_buff_2_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 29 'load' 'kernel_window_val_V_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%kernel_window_val_V = load i12 %line_buff_0_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 30 'load' 'kernel_window_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln984_7 = zext i9 %add_ln262" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 31 'zext' 'zext_ln984_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.54ns)   --->   "%add_ln984_3 = add i12 %mul_ln984_2, i12 %zext_ln984_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 32 'add' 'add_ln984_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln984_8 = zext i12 %add_ln984_3" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 33 'zext' 'zext_ln984_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%line_buff_0_addr_1 = getelementptr i16 %line_buff_0, i64 0, i64 %zext_ln984_8" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 34 'getelementptr' 'line_buff_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.54ns)   --->   "%add_ln984_4 = add i12 %mul_ln984_1, i12 %zext_ln984_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 35 'add' 'add_ln984_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln984_9 = zext i12 %add_ln984_4" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 36 'zext' 'zext_ln984_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%line_buff_1_addr_1 = getelementptr i16 %line_buff_1, i64 0, i64 %zext_ln984_9" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 37 'getelementptr' 'line_buff_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.54ns)   --->   "%add_ln984_5 = add i12 %mul_ln984, i12 %zext_ln984_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 38 'add' 'add_ln984_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln984_10 = zext i12 %add_ln984_5" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 39 'zext' 'zext_ln984_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%line_buff_2_addr_1 = getelementptr i16 %line_buff_2, i64 0, i64 %zext_ln984_10" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 40 'getelementptr' 'line_buff_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%kernel_window_val_V_1 = load i12 %line_buff_0_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 41 'load' 'kernel_window_val_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln262_1 = add i9 %conv_count_read, i9 2" [src/yolo_conv.cpp:262]   --->   Operation 42 'add' 'add_ln262_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln984_11 = zext i9 %add_ln262_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 43 'zext' 'zext_ln984_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.54ns)   --->   "%add_ln984_6 = add i12 %mul_ln984_2, i12 %zext_ln984_11" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 44 'add' 'add_ln984_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.54ns)   --->   "%add_ln984_7 = add i12 %mul_ln984_1, i12 %zext_ln984_11" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 45 'add' 'add_ln984_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.54ns)   --->   "%add_ln984_8 = add i12 %mul_ln984, i12 %zext_ln984_11" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 46 'add' 'add_ln984_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%kernel_window_val_V_3 = load i12 %line_buff_1_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 47 'load' 'kernel_window_val_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%kernel_window_val_V_4 = load i12 %line_buff_1_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 48 'load' 'kernel_window_val_V_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 49 [1/2] (3.25ns)   --->   "%kernel_window_val_V_6 = load i12 %line_buff_2_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 49 'load' 'kernel_window_val_V_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 50 [2/2] (3.25ns)   --->   "%kernel_window_val_V_7 = load i12 %line_buff_2_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 50 'load' 'kernel_window_val_V_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%kernel_window_val_V_1 = load i12 %line_buff_0_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 51 'load' 'kernel_window_val_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln984_12 = zext i12 %add_ln984_6" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 52 'zext' 'zext_ln984_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%line_buff_0_addr_2 = getelementptr i16 %line_buff_0, i64 0, i64 %zext_ln984_12" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 53 'getelementptr' 'line_buff_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln984_13 = zext i12 %add_ln984_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 54 'zext' 'zext_ln984_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%line_buff_1_addr_2 = getelementptr i16 %line_buff_1, i64 0, i64 %zext_ln984_13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 55 'getelementptr' 'line_buff_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln984_14 = zext i12 %add_ln984_8" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 56 'zext' 'zext_ln984_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%line_buff_2_addr_2 = getelementptr i16 %line_buff_2, i64 0, i64 %zext_ln984_14" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 57 'getelementptr' 'line_buff_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (3.25ns)   --->   "%kernel_window_val_V_2 = load i12 %line_buff_0_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 58 'load' 'kernel_window_val_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%kernel_window_val_V_4 = load i12 %line_buff_1_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 59 'load' 'kernel_window_val_V_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%kernel_window_val_V_5 = load i12 %line_buff_1_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 60 'load' 'kernel_window_val_V_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%kernel_window_val_V_7 = load i12 %line_buff_2_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 61 'load' 'kernel_window_val_V_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_4 : Operation 62 [2/2] (3.25ns)   --->   "%kernel_window_val_V_8 = load i12 %line_buff_2_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 62 'load' 'kernel_window_val_V_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/2] (3.25ns)   --->   "%kernel_window_val_V_2 = load i12 %line_buff_0_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 66 'load' 'kernel_window_val_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_5 : Operation 67 [1/2] (3.25ns)   --->   "%kernel_window_val_V_5 = load i12 %line_buff_1_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 67 'load' 'kernel_window_val_V_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%kernel_window_val_V_8 = load i12 %line_buff_2_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 68 'load' 'kernel_window_val_V_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%mrv = insertvalue i144 <undef>, i16 %kernel_window_val_V" [src/yolo_conv.cpp:267]   --->   Operation 69 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i144 %mrv, i16 %kernel_window_val_V_1" [src/yolo_conv.cpp:267]   --->   Operation 70 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i144 %mrv_1, i16 %kernel_window_val_V_2" [src/yolo_conv.cpp:267]   --->   Operation 71 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i144 %mrv_2, i16 %kernel_window_val_V_3" [src/yolo_conv.cpp:267]   --->   Operation 72 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i144 %mrv_3, i16 %kernel_window_val_V_4" [src/yolo_conv.cpp:267]   --->   Operation 73 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i144 %mrv_4, i16 %kernel_window_val_V_5" [src/yolo_conv.cpp:267]   --->   Operation 74 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i144 %mrv_5, i16 %kernel_window_val_V_6" [src/yolo_conv.cpp:267]   --->   Operation 75 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i144 %mrv_6, i16 %kernel_window_val_V_7" [src/yolo_conv.cpp:267]   --->   Operation 76 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i144 %mrv_7, i16 %kernel_window_val_V_8" [src/yolo_conv.cpp:267]   --->   Operation 77 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln267 = ret i144 %mrv_8" [src/yolo_conv.cpp:267]   --->   Operation 78 'ret' 'ret_ln267' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buff_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ line_buff_0_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buff_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ line_buff_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buff_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ line_buff_2_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
line_buff_2_offset_read (read         ) [ 000000]
line_buff_1_offset_read (read         ) [ 000000]
line_buff_0_offset_read (read         ) [ 000000]
zext_ln984              (zext         ) [ 000000]
mul_ln984               (mul          ) [ 001100]
zext_ln984_1            (zext         ) [ 000000]
mul_ln984_1             (mul          ) [ 001100]
zext_ln984_2            (zext         ) [ 000000]
mul_ln984_2             (mul          ) [ 001100]
conv_count_read         (read         ) [ 000100]
zext_ln984_3            (zext         ) [ 000000]
add_ln984               (add          ) [ 000000]
zext_ln984_4            (zext         ) [ 000000]
line_buff_0_addr        (getelementptr) [ 000100]
add_ln984_1             (add          ) [ 000000]
zext_ln984_5            (zext         ) [ 000000]
line_buff_1_addr        (getelementptr) [ 000100]
add_ln984_2             (add          ) [ 000000]
zext_ln984_6            (zext         ) [ 000000]
line_buff_2_addr        (getelementptr) [ 000100]
add_ln262               (add          ) [ 000100]
kernel_window_val_V     (load         ) [ 010011]
zext_ln984_7            (zext         ) [ 000000]
add_ln984_3             (add          ) [ 000000]
zext_ln984_8            (zext         ) [ 000000]
line_buff_0_addr_1      (getelementptr) [ 000010]
add_ln984_4             (add          ) [ 000000]
zext_ln984_9            (zext         ) [ 000000]
line_buff_1_addr_1      (getelementptr) [ 000010]
add_ln984_5             (add          ) [ 000000]
zext_ln984_10           (zext         ) [ 000000]
line_buff_2_addr_1      (getelementptr) [ 000010]
add_ln262_1             (add          ) [ 000000]
zext_ln984_11           (zext         ) [ 000000]
add_ln984_6             (add          ) [ 000010]
add_ln984_7             (add          ) [ 000010]
add_ln984_8             (add          ) [ 000010]
kernel_window_val_V_3   (load         ) [ 010011]
kernel_window_val_V_6   (load         ) [ 010011]
kernel_window_val_V_1   (load         ) [ 010001]
zext_ln984_12           (zext         ) [ 000000]
line_buff_0_addr_2      (getelementptr) [ 010001]
zext_ln984_13           (zext         ) [ 000000]
line_buff_1_addr_2      (getelementptr) [ 010001]
zext_ln984_14           (zext         ) [ 000000]
line_buff_2_addr_2      (getelementptr) [ 010001]
kernel_window_val_V_4   (load         ) [ 010001]
kernel_window_val_V_7   (load         ) [ 010001]
specmemcore_ln0         (specmemcore  ) [ 000000]
specmemcore_ln0         (specmemcore  ) [ 000000]
specmemcore_ln0         (specmemcore  ) [ 000000]
kernel_window_val_V_2   (load         ) [ 000000]
kernel_window_val_V_5   (load         ) [ 000000]
kernel_window_val_V_8   (load         ) [ 000000]
mrv                     (insertvalue  ) [ 000000]
mrv_1                   (insertvalue  ) [ 000000]
mrv_2                   (insertvalue  ) [ 000000]
mrv_3                   (insertvalue  ) [ 000000]
mrv_4                   (insertvalue  ) [ 000000]
mrv_5                   (insertvalue  ) [ 000000]
mrv_6                   (insertvalue  ) [ 000000]
mrv_7                   (insertvalue  ) [ 000000]
mrv_8                   (insertvalue  ) [ 000000]
ret_ln267               (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_count">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_count"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="line_buff_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buff_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="line_buff_0_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buff_0_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="line_buff_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buff_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="line_buff_1_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buff_1_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="line_buff_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buff_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="line_buff_2_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buff_2_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="line_buff_2_offset_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="3" slack="0"/>
<pin id="38" dir="0" index="1" bw="3" slack="0"/>
<pin id="39" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_buff_2_offset_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="line_buff_1_offset_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="3" slack="0"/>
<pin id="44" dir="0" index="1" bw="3" slack="0"/>
<pin id="45" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_buff_1_offset_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="line_buff_0_offset_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="3" slack="0"/>
<pin id="50" dir="0" index="1" bw="3" slack="0"/>
<pin id="51" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_buff_0_offset_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="conv_count_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="9" slack="0"/>
<pin id="56" dir="0" index="1" bw="9" slack="0"/>
<pin id="57" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_count_read/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="line_buff_0_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="12" slack="0"/>
<pin id="64" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_0_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="line_buff_1_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="12" slack="0"/>
<pin id="71" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_1_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="line_buff_2_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="12" slack="0"/>
<pin id="78" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_2_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="12" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_window_val_V/2 kernel_window_val_V_1/3 kernel_window_val_V_2/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="12" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_window_val_V_3/2 kernel_window_val_V_4/3 kernel_window_val_V_5/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="12" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_window_val_V_6/2 kernel_window_val_V_7/3 kernel_window_val_V_8/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="line_buff_0_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="12" slack="0"/>
<pin id="103" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_0_addr_1/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="line_buff_1_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="12" slack="0"/>
<pin id="110" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_1_addr_1/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="line_buff_2_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="12" slack="0"/>
<pin id="117" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_2_addr_1/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="line_buff_0_addr_2_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="12" slack="0"/>
<pin id="127" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_0_addr_2/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="line_buff_1_addr_2_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="12" slack="0"/>
<pin id="134" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_1_addr_2/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="line_buff_2_addr_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="12" slack="0"/>
<pin id="141" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_2_addr_2/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln984_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln984/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="mul_ln984_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="10" slack="0"/>
<pin id="154" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln984/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln984_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln984_1/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="mul_ln984_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="10" slack="0"/>
<pin id="164" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln984_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln984_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln984_2/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="mul_ln984_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="10" slack="0"/>
<pin id="174" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln984_2/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln984_3_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln984_3/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln984_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="1"/>
<pin id="183" dir="0" index="1" bw="9" slack="0"/>
<pin id="184" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln984/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln984_4_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln984_4/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln984_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="1"/>
<pin id="193" dir="0" index="1" bw="9" slack="0"/>
<pin id="194" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln984_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln984_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln984_5/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln984_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="1"/>
<pin id="203" dir="0" index="1" bw="9" slack="0"/>
<pin id="204" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln984_2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln984_6_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln984_6/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln262_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln262/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln984_7_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="1"/>
<pin id="219" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln984_7/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln984_3_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="2"/>
<pin id="222" dir="0" index="1" bw="9" slack="0"/>
<pin id="223" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln984_3/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln984_8_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln984_8/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln984_4_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="2"/>
<pin id="232" dir="0" index="1" bw="9" slack="0"/>
<pin id="233" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln984_4/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln984_9_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln984_9/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln984_5_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="2"/>
<pin id="242" dir="0" index="1" bw="9" slack="0"/>
<pin id="243" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln984_5/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln984_10_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln984_10/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln262_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="1"/>
<pin id="252" dir="0" index="1" bw="3" slack="0"/>
<pin id="253" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln262_1/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln984_11_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln984_11/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln984_6_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="2"/>
<pin id="261" dir="0" index="1" bw="9" slack="0"/>
<pin id="262" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln984_6/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln984_7_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="2"/>
<pin id="266" dir="0" index="1" bw="9" slack="0"/>
<pin id="267" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln984_7/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln984_8_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="2"/>
<pin id="271" dir="0" index="1" bw="9" slack="0"/>
<pin id="272" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln984_8/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln984_12_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln984_12/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln984_13_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="1"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln984_13/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln984_14_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln984_14/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="mrv_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="144" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="2"/>
<pin id="289" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="mrv_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="144" slack="0"/>
<pin id="293" dir="0" index="1" bw="16" slack="1"/>
<pin id="294" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="mrv_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="144" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="mrv_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="144" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="2"/>
<pin id="305" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="mrv_4_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="144" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="1"/>
<pin id="310" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="mrv_5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="144" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="mrv_6_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="144" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="2"/>
<pin id="321" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="mrv_7_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="144" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="1"/>
<pin id="326" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="mrv_8_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="144" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="1" index="2" bw="144" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/5 "/>
</bind>
</comp>

<comp id="334" class="1005" name="mul_ln984_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="1"/>
<pin id="336" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln984 "/>
</bind>
</comp>

<comp id="341" class="1005" name="mul_ln984_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="12" slack="1"/>
<pin id="343" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln984_1 "/>
</bind>
</comp>

<comp id="348" class="1005" name="mul_ln984_2_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="1"/>
<pin id="350" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln984_2 "/>
</bind>
</comp>

<comp id="355" class="1005" name="conv_count_read_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="1"/>
<pin id="357" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_count_read "/>
</bind>
</comp>

<comp id="360" class="1005" name="line_buff_0_addr_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="12" slack="1"/>
<pin id="362" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_0_addr "/>
</bind>
</comp>

<comp id="365" class="1005" name="line_buff_1_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="1"/>
<pin id="367" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_1_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="line_buff_2_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="1"/>
<pin id="372" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_2_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="add_ln262_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="1"/>
<pin id="377" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln262 "/>
</bind>
</comp>

<comp id="380" class="1005" name="kernel_window_val_V_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="2"/>
<pin id="382" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_window_val_V "/>
</bind>
</comp>

<comp id="385" class="1005" name="line_buff_0_addr_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="1"/>
<pin id="387" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_0_addr_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="line_buff_1_addr_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="1"/>
<pin id="392" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_1_addr_1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="line_buff_2_addr_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="1"/>
<pin id="397" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_2_addr_1 "/>
</bind>
</comp>

<comp id="400" class="1005" name="add_ln984_6_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="1"/>
<pin id="402" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln984_6 "/>
</bind>
</comp>

<comp id="405" class="1005" name="add_ln984_7_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="12" slack="1"/>
<pin id="407" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln984_7 "/>
</bind>
</comp>

<comp id="410" class="1005" name="add_ln984_8_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="12" slack="1"/>
<pin id="412" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln984_8 "/>
</bind>
</comp>

<comp id="415" class="1005" name="kernel_window_val_V_3_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="2"/>
<pin id="417" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_window_val_V_3 "/>
</bind>
</comp>

<comp id="420" class="1005" name="kernel_window_val_V_6_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="2"/>
<pin id="422" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_window_val_V_6 "/>
</bind>
</comp>

<comp id="425" class="1005" name="kernel_window_val_V_1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="1"/>
<pin id="427" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_window_val_V_1 "/>
</bind>
</comp>

<comp id="430" class="1005" name="line_buff_0_addr_2_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="1"/>
<pin id="432" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_0_addr_2 "/>
</bind>
</comp>

<comp id="435" class="1005" name="line_buff_1_addr_2_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="1"/>
<pin id="437" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_1_addr_2 "/>
</bind>
</comp>

<comp id="440" class="1005" name="line_buff_2_addr_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="12" slack="1"/>
<pin id="442" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_2_addr_2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="kernel_window_val_V_4_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="1"/>
<pin id="447" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_window_val_V_4 "/>
</bind>
</comp>

<comp id="450" class="1005" name="kernel_window_val_V_7_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="1"/>
<pin id="452" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_window_val_V_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="12" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="60" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="67" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="74" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="99" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="121"><net_src comp="106" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="122"><net_src comp="113" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="123" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="145"><net_src comp="130" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="146"><net_src comp="137" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="150"><net_src comp="36" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="42" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="48" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="54" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="181" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="195"><net_src comp="177" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="191" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="205"><net_src comp="177" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="215"><net_src comp="54" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="220" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="234"><net_src comp="217" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="230" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="244"><net_src comp="217" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="255" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="255" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="281"><net_src comp="278" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="81" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="87" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="318" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="93" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="151" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="344"><net_src comp="161" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="351"><net_src comp="171" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="358"><net_src comp="54" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="363"><net_src comp="60" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="368"><net_src comp="67" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="373"><net_src comp="74" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="378"><net_src comp="211" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="383"><net_src comp="81" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="388"><net_src comp="99" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="393"><net_src comp="106" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="398"><net_src comp="113" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="403"><net_src comp="259" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="408"><net_src comp="264" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="413"><net_src comp="269" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="418"><net_src comp="87" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="423"><net_src comp="93" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="428"><net_src comp="81" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="433"><net_src comp="123" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="438"><net_src comp="130" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="443"><net_src comp="137" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="448"><net_src comp="87" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="453"><net_src comp="93" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="323" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_count | {}
	Port: line_buff_0 | {}
	Port: line_buff_0_offset | {}
	Port: line_buff_1 | {}
	Port: line_buff_1_offset | {}
	Port: line_buff_2 | {}
	Port: line_buff_2_offset | {}
 - Input state : 
	Port: slide_window : conv_count | {2 }
	Port: slide_window : line_buff_0 | {2 3 4 5 }
	Port: slide_window : line_buff_0_offset | {1 }
	Port: slide_window : line_buff_1 | {2 3 4 5 }
	Port: slide_window : line_buff_1_offset | {1 }
	Port: slide_window : line_buff_2 | {2 3 4 5 }
	Port: slide_window : line_buff_2_offset | {1 }
  - Chain level:
	State 1
		mul_ln984 : 1
		mul_ln984_1 : 1
		mul_ln984_2 : 1
	State 2
		add_ln984 : 1
		zext_ln984_4 : 2
		line_buff_0_addr : 3
		add_ln984_1 : 1
		zext_ln984_5 : 2
		line_buff_1_addr : 3
		add_ln984_2 : 1
		zext_ln984_6 : 2
		line_buff_2_addr : 3
		kernel_window_val_V : 4
		kernel_window_val_V_3 : 4
		kernel_window_val_V_6 : 4
	State 3
		add_ln984_3 : 1
		zext_ln984_8 : 2
		line_buff_0_addr_1 : 3
		add_ln984_4 : 1
		zext_ln984_9 : 2
		line_buff_1_addr_1 : 3
		add_ln984_5 : 1
		zext_ln984_10 : 2
		line_buff_2_addr_1 : 3
		kernel_window_val_V_1 : 4
		zext_ln984_11 : 1
		add_ln984_6 : 2
		add_ln984_7 : 2
		add_ln984_8 : 2
		kernel_window_val_V_4 : 4
		kernel_window_val_V_7 : 4
	State 4
		line_buff_0_addr_2 : 1
		line_buff_1_addr_2 : 1
		line_buff_2_addr_2 : 1
		kernel_window_val_V_2 : 2
		kernel_window_val_V_5 : 2
		kernel_window_val_V_8 : 2
	State 5
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		ret_ln267 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |          mul_ln984_fu_151          |    0    |    0    |    63   |
|    mul   |         mul_ln984_1_fu_161         |    0    |    0    |    63   |
|          |         mul_ln984_2_fu_171         |    0    |    0    |    63   |
|----------|------------------------------------|---------|---------|---------|
|          |          add_ln984_fu_181          |    0    |    0    |    12   |
|          |         add_ln984_1_fu_191         |    0    |    0    |    12   |
|          |         add_ln984_2_fu_201         |    0    |    0    |    12   |
|          |          add_ln262_fu_211          |    0    |    0    |    14   |
|          |         add_ln984_3_fu_220         |    0    |    0    |    12   |
|    add   |         add_ln984_4_fu_230         |    0    |    0    |    12   |
|          |         add_ln984_5_fu_240         |    0    |    0    |    12   |
|          |         add_ln262_1_fu_250         |    0    |    0    |    14   |
|          |         add_ln984_6_fu_259         |    0    |    0    |    12   |
|          |         add_ln984_7_fu_264         |    0    |    0    |    12   |
|          |         add_ln984_8_fu_269         |    0    |    0    |    12   |
|----------|------------------------------------|---------|---------|---------|
|          | line_buff_2_offset_read_read_fu_36 |    0    |    0    |    0    |
|   read   | line_buff_1_offset_read_read_fu_42 |    0    |    0    |    0    |
|          | line_buff_0_offset_read_read_fu_48 |    0    |    0    |    0    |
|          |     conv_count_read_read_fu_54     |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          zext_ln984_fu_147         |    0    |    0    |    0    |
|          |         zext_ln984_1_fu_157        |    0    |    0    |    0    |
|          |         zext_ln984_2_fu_167        |    0    |    0    |    0    |
|          |         zext_ln984_3_fu_177        |    0    |    0    |    0    |
|          |         zext_ln984_4_fu_186        |    0    |    0    |    0    |
|          |         zext_ln984_5_fu_196        |    0    |    0    |    0    |
|          |         zext_ln984_6_fu_206        |    0    |    0    |    0    |
|   zext   |         zext_ln984_7_fu_217        |    0    |    0    |    0    |
|          |         zext_ln984_8_fu_225        |    0    |    0    |    0    |
|          |         zext_ln984_9_fu_235        |    0    |    0    |    0    |
|          |        zext_ln984_10_fu_245        |    0    |    0    |    0    |
|          |        zext_ln984_11_fu_255        |    0    |    0    |    0    |
|          |        zext_ln984_12_fu_274        |    0    |    0    |    0    |
|          |        zext_ln984_13_fu_278        |    0    |    0    |    0    |
|          |        zext_ln984_14_fu_282        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |             mrv_fu_286             |    0    |    0    |    0    |
|          |            mrv_1_fu_291            |    0    |    0    |    0    |
|          |            mrv_2_fu_296            |    0    |    0    |    0    |
|          |            mrv_3_fu_302            |    0    |    0    |    0    |
|insertvalue|            mrv_4_fu_307            |    0    |    0    |    0    |
|          |            mrv_5_fu_312            |    0    |    0    |    0    |
|          |            mrv_6_fu_318            |    0    |    0    |    0    |
|          |            mrv_7_fu_323            |    0    |    0    |    0    |
|          |            mrv_8_fu_328            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    0    |    0    |   325   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln262_reg_375      |    9   |
|     add_ln984_6_reg_400     |   12   |
|     add_ln984_7_reg_405     |   12   |
|     add_ln984_8_reg_410     |   12   |
|   conv_count_read_reg_355   |    9   |
|kernel_window_val_V_1_reg_425|   16   |
|kernel_window_val_V_3_reg_415|   16   |
|kernel_window_val_V_4_reg_445|   16   |
|kernel_window_val_V_6_reg_420|   16   |
|kernel_window_val_V_7_reg_450|   16   |
| kernel_window_val_V_reg_380 |   16   |
|  line_buff_0_addr_1_reg_385 |   12   |
|  line_buff_0_addr_2_reg_430 |   12   |
|   line_buff_0_addr_reg_360  |   12   |
|  line_buff_1_addr_1_reg_390 |   12   |
|  line_buff_1_addr_2_reg_435 |   12   |
|   line_buff_1_addr_reg_365  |   12   |
|  line_buff_2_addr_1_reg_395 |   12   |
|  line_buff_2_addr_2_reg_440 |   12   |
|   line_buff_2_addr_reg_370  |   12   |
|     mul_ln984_1_reg_341     |   12   |
|     mul_ln984_2_reg_348     |   12   |
|      mul_ln984_reg_334      |   12   |
+-----------------------------+--------+
|            Total            |   294  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   6  |  12  |   72   ||    31   |
| grp_access_fu_87 |  p0  |   6  |  12  |   72   ||    31   |
| grp_access_fu_93 |  p0  |   6  |  12  |   72   ||    31   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   216  ||  6.1956 ||    93   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   325  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   93   |
|  Register |    -   |    -   |   294  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   294  |   418  |
+-----------+--------+--------+--------+--------+
