#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Sep  7 19:25:23 2020
# Process ID: 1400
# Current directory: G:/SDUP_Zdalne/Huffman_Part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11616 G:\SDUP_Zdalne\Huffman_Part2\Huffman_2.xpr
# Log file: G:/SDUP_Zdalne/Huffman_Part2/vivado.log
# Journal file: G:/SDUP_Zdalne/Huffman_Part2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source huffman_tb.tcl
close_sim
launch_simulation
source huffman_tb.tcl
close_sim
launch_simulation
source huffman_tb.tcl
run all
close_sim
launch_simulation
source huffman_tb.tcl
run 30 us
close_sim
close [ open G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/Start_Frame_Checker.v w ]
add_files G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/Start_Frame_Checker.v
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/Start_Frame_Checker.v]
export_ip_user_files -of_objects  [get_files G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/Start_Frame_Checker.v] -no_script -reset -force -quiet
remove_files  G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/Start_Frame_Checker.v
remove_files  G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/Start_Frame_Checker.v
create_peripheral xilinx.com user HuffmanAXI 1.0 -dir G:/SDUP_Zdalne/Huffman_Part2/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:HuffmanAXI:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:HuffmanAXI:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:HuffmanAXI:1.0]
set_property  ip_repo_paths  G:/SDUP_Zdalne/Huffman_Part2/../ip_repo/HuffmanAXI_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_HuffmanAXI_v1_0 -directory G:/SDUP_Zdalne/Huffman_Part2/../ip_repo g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0/component.xml
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0/hdl/HuffmanAXI_v1_0_S00_AXI.v]
set_property file_type Verilog [get_files  g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0/hdl/HuffmanAXI_v1_0_S00_AXI.v]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0
create_bd_design "Huffman_On_IP"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:HuffmanAXI:1.0 HuffmanAXI_0
endgroup
set_property location {1.5 393 64} [get_bd_cells HuffmanAXI_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0
endgroup
set_property location {1 65 47} [get_bd_cells axi_uart16550_0]
set_property location {1 126 176} [get_bd_cells HuffmanAXI_0]
copy_bd_objs /  [get_bd_cells {axi_uart16550_0}]
set_property location {1.5 428 52} [get_bd_cells axi_uart16550_1]
set_property location {1 137 39} [get_bd_cells HuffmanAXI_0]
set_property location {1 125 176} [get_bd_cells axi_uart16550_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uart16550_0/UART]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uart16550_1/UART]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
set_property location {1 -39 27} [get_bd_cells microblaze_0]
set_property location {0.5 -150 30} [get_bd_cells microblaze_0]
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/HuffmanAXI_0/S00_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins HuffmanAXI_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uart16550_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uart16550_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uart16550_1/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uart16550_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
