{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498699427333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498699427333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 22:23:47 2017 " "Processing started: Wed Jun 28 22:23:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498699427333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498699427333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map project2 -c project2 --generate_functional_sim_netlist " "Command: quartus_map project2 -c project2 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498699427333 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1498699427634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 stateMachine " "Found entity 1: stateMachine" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498699427687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498699427687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regp.v 1 1 " "Found 1 design units, including 1 entities, in source file regp.v" { { "Info" "ISGN_ENTITY_NAME" "1 regP " "Found entity 1: regP" {  } { { "regP.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/regP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498699427687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498699427687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regb.v 1 1 " "Found 1 design units, including 1 entities, in source file regb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regB " "Found entity 1: regB" {  } { { "regB.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/regB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498699427703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498699427703 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regAB.v(15) " "Verilog HDL information at regAB.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "regAB.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/regAB.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1498699427703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regab.v 1 1 " "Found 1 design units, including 1 entities, in source file regab.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegAB " "Found entity 1: RegAB" {  } { { "regAB.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/regAB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498699427703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498699427703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rega.v 1 1 " "Found 1 design units, including 1 entities, in source file rega.v" { { "Info" "ISGN_ENTITY_NAME" "1 regA " "Found entity 1: regA" {  } { { "regA.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/regA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498699427703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498699427703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.v 1 1 " "Found 1 design units, including 1 entities, in source file project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 project2 " "Found entity 1: project2" {  } { { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498699427719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498699427719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "mux.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498699427719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498699427719 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 memROM.v(16) " "Verilog HDL Expression warning at memROM.v(16): truncated literal to match 9 bits" {  } { { "memROM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/memROM.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1498699427719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memrom.v 1 1 " "Found 1 design units, including 1 entities, in source file memrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 memROM " "Found entity 1: memROM" {  } { { "memROM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/memROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498699427719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498699427719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorsm.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorSM " "Found entity 1: divisorSM" {  } { { "divisorSM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisorSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498699427734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498699427734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498699427734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498699427734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estado project2.v(19) " "Verilog HDL Implicit Net warning at project2.v(19): created implicit net for \"estado\"" {  } { { "project2.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498699427734 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project2 " "Elaborating entity \"project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1498699427756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memROM memROM:MROM " "Elaborating entity \"memROM\" for hierarchy \"memROM:MROM\"" {  } { { "project2.v" "MROM" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699427772 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pos.data_a 0 memROM.v(6) " "Net \"pos.data_a\" at memROM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "memROM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/memROM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|memROM:MROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pos.waddr_a 0 memROM.v(6) " "Net \"pos.waddr_a\" at memROM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "memROM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/memROM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|memROM:MROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pos.we_a 0 memROM.v(6) " "Net \"pos.we_a\" at memROM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "memROM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/memROM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|memROM:MROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateMachine stateMachine:SM " "Elaborating entity \"stateMachine\" for hierarchy \"stateMachine:SM\"" {  } { { "project2.v" "SM" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699427788 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state stateMachine.v(8) " "Verilog HDL or VHDL warning at stateMachine.v(8): object \"state\" assigned a value but never read" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addressA stateMachine.v(57) " "Verilog HDL Always Construct warning at stateMachine.v(57): variable \"addressA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addressB stateMachine.v(58) " "Verilog HDL Always Construct warning at stateMachine.v(58): variable \"addressB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aAddress stateMachine.v(67) " "Verilog HDL Always Construct warning at stateMachine.v(67): variable \"aAddress\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bAddress stateMachine.v(88) " "Verilog HDL Always Construct warning at stateMachine.v(88): variable \"bAddress\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aAddress stateMachine.v(47) " "Verilog HDL Always Construct warning at stateMachine.v(47): inferring latch(es) for variable \"aAddress\", which holds its previous value in one or more paths through the always construct" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bAddress stateMachine.v(47) " "Verilog HDL Always Construct warning at stateMachine.v(47): inferring latch(es) for variable \"bAddress\", which holds its previous value in one or more paths through the always construct" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addressBus stateMachine.v(47) " "Verilog HDL Always Construct warning at stateMachine.v(47): inferring latch(es) for variable \"addressBus\", which holds its previous value in one or more paths through the always construct" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[0\] stateMachine.v(47) " "Inferred latch for \"addressBus\[0\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[1\] stateMachine.v(47) " "Inferred latch for \"addressBus\[1\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[2\] stateMachine.v(47) " "Inferred latch for \"addressBus\[2\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[3\] stateMachine.v(47) " "Inferred latch for \"addressBus\[3\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[4\] stateMachine.v(47) " "Inferred latch for \"addressBus\[4\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[5\] stateMachine.v(47) " "Inferred latch for \"addressBus\[5\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[6\] stateMachine.v(47) " "Inferred latch for \"addressBus\[6\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[7\] stateMachine.v(47) " "Inferred latch for \"addressBus\[7\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressBus\[8\] stateMachine.v(47) " "Inferred latch for \"addressBus\[8\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427788 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[0\] stateMachine.v(47) " "Inferred latch for \"bAddress\[0\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[1\] stateMachine.v(47) " "Inferred latch for \"bAddress\[1\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[2\] stateMachine.v(47) " "Inferred latch for \"bAddress\[2\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[3\] stateMachine.v(47) " "Inferred latch for \"bAddress\[3\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[4\] stateMachine.v(47) " "Inferred latch for \"bAddress\[4\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[5\] stateMachine.v(47) " "Inferred latch for \"bAddress\[5\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[6\] stateMachine.v(47) " "Inferred latch for \"bAddress\[6\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[7\] stateMachine.v(47) " "Inferred latch for \"bAddress\[7\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAddress\[8\] stateMachine.v(47) " "Inferred latch for \"bAddress\[8\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[0\] stateMachine.v(47) " "Inferred latch for \"aAddress\[0\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[1\] stateMachine.v(47) " "Inferred latch for \"aAddress\[1\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[2\] stateMachine.v(47) " "Inferred latch for \"aAddress\[2\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[3\] stateMachine.v(47) " "Inferred latch for \"aAddress\[3\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[4\] stateMachine.v(47) " "Inferred latch for \"aAddress\[4\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[5\] stateMachine.v(47) " "Inferred latch for \"aAddress\[5\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[6\] stateMachine.v(47) " "Inferred latch for \"aAddress\[6\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[7\] stateMachine.v(47) " "Inferred latch for \"aAddress\[7\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aAddress\[8\] stateMachine.v(47) " "Inferred latch for \"aAddress\[8\]\" at stateMachine.v(47)" {  } { { "stateMachine.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498699427803 "|project2|stateMachine:SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:DIV " "Elaborating entity \"divisor\" for hierarchy \"divisor:DIV\"" {  } { { "project2.v" "DIV" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699427819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorSM divisor:DIV\|divisorSM:DSM " "Elaborating entity \"divisorSM\" for hierarchy \"divisor:DIV\|divisorSM:DSM\"" {  } { { "divisor.v" "DSM" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisor.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699427819 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ini_div divisorSM.v(41) " "Verilog HDL Always Construct warning at divisorSM.v(41): variable \"ini_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "divisorSM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisorSM.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1498699427819 "|project2|divisor:DIV|divisorSM:DSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next divisorSM.v(43) " "Verilog HDL Always Construct warning at divisorSM.v(43): variable \"next\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "divisorSM.v" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisorSM.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1498699427819 "|project2|divisor:DIV|divisorSM:DSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regA divisor:DIV\|regA:RA " "Elaborating entity \"regA\" for hierarchy \"divisor:DIV\|regA:RA\"" {  } { { "divisor.v" "RA" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisor.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699427835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regP divisor:DIV\|regP:RP " "Elaborating entity \"regP\" for hierarchy \"divisor:DIV\|regP:RP\"" {  } { { "divisor.v" "RP" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisor.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699427835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regB divisor:DIV\|regB:RB " "Elaborating entity \"regB\" for hierarchy \"divisor:DIV\|regB:RB\"" {  } { { "divisor.v" "RB" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisor.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699427835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegAB divisor:DIV\|RegAB:RAB " "Elaborating entity \"RegAB\" for hierarchy \"divisor:DIV\|RegAB:RAB\"" {  } { { "divisor.v" "RAB" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisor.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699427835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub divisor:DIV\|AddSub:AS " "Elaborating entity \"AddSub\" for hierarchy \"divisor:DIV\|AddSub:AS\"" {  } { { "divisor.v" "AS" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisor.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699427855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memROM:MROM\|altsyncram:pos_rtl_0 " "Elaborated megafunction instantiation \"memROM:MROM\|altsyncram:pos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498699428006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memROM:MROM\|altsyncram:pos_rtl_0 " "Instantiated megafunction \"memROM:MROM\|altsyncram:pos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699428007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699428007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699428007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699428007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699428007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699428007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699428007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699428007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699428007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/project2.ram0_memROM_e411455f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/project2.ram0_memROM_e411455f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498699428007 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498699428007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eq61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eq61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eq61 " "Found entity 1: altsyncram_eq61" {  } { { "db/altsyncram_eq61.tdf" "" { Text "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/db/altsyncram_eq61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498699428088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498699428088 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/db/project2.ram0_memROM_e411455f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/db/project2.ram0_memROM_e411455f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1498699428104 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/db/project2.ram0_memROM_e411455f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/db/project2.ram0_memROM_e411455f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1498699428104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498699428173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 22:23:48 2017 " "Processing ended: Wed Jun 28 22:23:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498699428173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498699428173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498699428173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498699428173 ""}
