set_property PACKAGE_PIN AC8 [get_ports mgt_clk_125_p]
set_property PACKAGE_PIN AC7 [get_ports mgt_clk_125_n]

create_clock -period 8.000 -name mgt_clk_125_p [get_ports mgt_clk_125_p]

set_property PACKAGE_PIN Y5 [get_ports sfp_rxn]
set_property PACKAGE_PIN Y6 [get_ports sfp_rxp]
set_property PACKAGE_PIN W3 [get_ports sfp_txn]
set_property PACKAGE_PIN W4 [get_ports sfp_txp]

set_property IOSTANDARD DIFF_SSTL15 [get_ports ref_clk_200_p]
set_property PACKAGE_PIN H9 [get_ports ref_clk_200_p]
set_property PACKAGE_PIN G9 [get_ports ref_clk_200_n]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ref_clk_200_n]

create_clock -period 5.000 -name ref_clk_200_p [get_ports ref_clk_200_p]

set_property PACKAGE_PIN AA18 [get_ports {sft_tx_disable[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sft_tx_disable[0]}]
set_false_path -from [get_clocks mgt_clk_125_p] -to [get_ports sft_tx_disable]
set_false_path -from [get_clocks ref_clk_200_p] -to [get_ports sft_tx_disable]

set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/m_axis_rxd_tdata[26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/m_axis_rxd_tdata[15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/AXI_STR_RXD_DATA[3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/AXI_STR_RXD_DATA[10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/s_axis_tdata[15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/goreg_dm.dout_i_reg[35][14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]_0[2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/goreg_dm.dout_i_reg[35][10]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/goreg_dm.dout_i_reg[35][9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/goreg_dm.dout_i_reg[35][8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/goreg_dm.dout_i_reg[35][7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/goreg_dm.dout_i_reg[35][21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet/inst/eth_buf/U0/RCV_INTFCE_I/goreg_dm.dout_i_reg[35][1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/s_axis_tdata[9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/s_axis_tdata[12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/ethernet_axis_data_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/din[9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TKEEP[0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TKEEP[1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TKEEP[2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TKEEP[3]}]
set_property MARK_DEBUG true [get_nets xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TLAST]
set_property MARK_DEBUG true [get_nets xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TVALID]
set_property MARK_DEBUG true [get_nets xc7z045_1ge_bd_i/axis_data_fifo_1_M_AXIS_TREADY]

set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[31]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[30]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[7]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[2]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[0]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[1]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[11]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[13]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[12]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[3]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[4]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[16]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[28]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[29]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[27]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[5]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[6]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[8]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[14]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[19]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[20]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[17]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[26]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[24]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[25]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[21]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[22]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[23]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[18]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[15]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[9]}]
set_property MARK_DEBUG true [get_nets {xc7z045_1ge_bd_i/axi_dma_0_M_AXIS_MM2S_TDATA[10]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list xc7z045_1ge_bd_i/ps/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[0]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[1]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[2]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[3]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[4]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[5]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[6]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[7]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[8]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[9]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[10]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[11]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[12]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[13]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[14]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[15]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[16]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[17]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[18]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[19]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[20]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[21]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[22]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[23]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[24]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[25]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[26]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[27]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[28]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[29]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[30]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TDATA[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TKEEP[0]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TKEEP[1]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TKEEP[2]} {xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TKEEP[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[0]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[1]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[2]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[3]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[4]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[5]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[6]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[7]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[8]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[9]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[10]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[11]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[12]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[13]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[14]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[15]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[16]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[17]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[18]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[19]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[20]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[21]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[22]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[23]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[24]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[25]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[26]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[27]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[28]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[29]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[30]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TDATA[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TKEEP[0]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TKEEP[1]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TKEEP[2]} {xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TKEEP[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TLAST]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list xc7z045_1ge_bd_i/axi_ethernet_0_m_axis_rxd_TVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TLAST]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list xc7z045_1ge_bd_i/axis_data_fifo_0_M_AXIS_TVALID]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
