
---------- Begin Simulation Statistics ----------
final_tick                               2283791036220                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 529990                       # Simulator instruction rate (inst/s)
host_mem_usage                                8620044                       # Number of bytes of host memory used
host_op_rate                                   946004                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2917.46                       # Real time elapsed on the host
host_tick_rate                              782800383                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1546225347                       # Number of instructions simulated
sim_ops                                    2759930120                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.283791                       # Number of seconds simulated
sim_ticks                                2283791036220                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      6858231340                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                6858231340                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                         33702772                       # Number of branches fetched
system.cpu1.committedInsts                  546225346                       # Number of instructions committed
system.cpu1.committedOps                    859927068                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  133616927                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       117298                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  116202795                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       191263                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                  799169500                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           61                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      6858231339                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                6858231339                       # Number of busy cycles
system.cpu1.num_cc_register_reads           145212395                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           94807833                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     27033298                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses             601090464                       # Number of float alu accesses
system.cpu1.num_fp_insts                    601090464                       # number of float instructions
system.cpu1.num_fp_register_reads           941618767                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes          498414362                       # number of times the floating registers were written
system.cpu1.num_func_calls                    5255867                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses            471697558                       # Number of integer alu accesses
system.cpu1.num_int_insts                   471697558                       # number of integer instructions
system.cpu1.num_int_register_reads         1079009912                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         208951522                       # number of times the integer registers were written
system.cpu1.num_load_insts                  133616906                       # Number of load instructions
system.cpu1.num_mem_refs                    249819697                       # number of memory refs
system.cpu1.num_store_insts                 116202791                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass              2655666      0.31%      0.31% # Class of executed instruction
system.cpu1.op_class::IntAlu                293546492     34.14%     34.45% # Class of executed instruction
system.cpu1.op_class::IntMult                      88      0.00%     34.45% # Class of executed instruction
system.cpu1.op_class::IntDiv                      112      0.00%     34.45% # Class of executed instruction
system.cpu1.op_class::FloatAdd               82030012      9.54%     43.98% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     43.98% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     43.98% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     43.98% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     43.98% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     43.98% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     43.98% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     43.98% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     43.98% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     43.98% # Class of executed instruction
system.cpu1.op_class::SimdAlu                   18772      0.00%     43.99% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      30      0.00%     43.99% # Class of executed instruction
system.cpu1.op_class::SimdCvt                     302      0.00%     43.99% # Class of executed instruction
system.cpu1.op_class::SimdMisc                  28203      0.00%     43.99% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     43.99% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     43.99% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     43.99% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     43.99% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     43.99% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     43.99% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd          158653735     18.45%     62.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp            4974922      0.58%     63.02% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                 14      0.00%     63.02% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv            3133249      0.36%     63.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     63.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult          65065772      7.57%     70.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     70.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 2      0.00%     70.95% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     70.95% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     70.95% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     70.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     70.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     70.95% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     70.95% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     70.95% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     70.95% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     70.95% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     70.95% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     70.95% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     70.95% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     70.95% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     70.95% # Class of executed instruction
system.cpu1.op_class::MemRead                20803779      2.42%     73.37% # Class of executed instruction
system.cpu1.op_class::MemWrite               13526939      1.57%     74.94% # Class of executed instruction
system.cpu1.op_class::FloatMemRead          112813127     13.12%     88.06% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite         102675852     11.94%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 859927068                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  352                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     27010747                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      54284563                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     54180994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2079                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    108362928                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2079                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17058868                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10395087                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16615660                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10214948                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10214948                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17058868                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     81558379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     81558379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               81558379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2410809792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2410809792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2410809792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          27273816                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                27273816    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            27273816                       # Request fanout histogram
system.membus.reqLayer4.occupancy        131709270790                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy       145701373507                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38473155                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38473155                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38473155                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38473155                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84929.701987                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84929.701987                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84929.701987                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84929.701987                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     38171457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38171457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     38171457                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38171457                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84263.701987                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84263.701987                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84263.701987                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84263.701987                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38473155                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38473155                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84929.701987                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84929.701987                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     38171457                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38171457                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84263.701987                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84263.701987                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.874568                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.874568                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.802489                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.802489                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1026685345608                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1026685345608                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1026685345608                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1026685345608                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82114.982100                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82114.982100                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82114.982100                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82114.982100                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2058                       # number of writebacks
system.cpu0.dcache.writebacks::total             2058                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1018358333622                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1018358333622                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1018358333622                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1018358333622                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81448.982100                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81448.982100                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81448.982100                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81448.982100                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1026630749259                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1026630749259                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82117.702135                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82117.702135                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1018304455887                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1018304455887                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 81451.702135                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81451.702135                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     54596349                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     54596349                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50599.025950                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50599.025950                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     53877735                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     53877735                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 49933.025950                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 49933.025950                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999998                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    799168653                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       799168653                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    799168653                       # number of overall hits
system.cpu1.icache.overall_hits::total      799168653                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          847                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           847                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          847                       # number of overall misses
system.cpu1.icache.overall_misses::total          847                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     70920009                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     70920009                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     70920009                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     70920009                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    799169500                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    799169500                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    799169500                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    799169500                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 83730.825266                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83730.825266                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 83730.825266                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83730.825266                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          336                       # number of writebacks
system.cpu1.icache.writebacks::total              336                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          847                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          847                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          847                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          847                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     70355907                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     70355907                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     70355907                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     70355907                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 83064.825266                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83064.825266                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 83064.825266                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83064.825266                       # average overall mshr miss latency
system.cpu1.icache.replacements                   336                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    799168653                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      799168653                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          847                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          847                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     70920009                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     70920009                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    799169500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    799169500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 83730.825266                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83730.825266                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          847                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          847                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     70355907                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     70355907                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 83064.825266                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83064.825266                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          502.093767                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          799169500                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              847                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         943529.515939                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   502.093767                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.980652                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.980652                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       6393356847                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      6393356847                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    208142109                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       208142109                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    208142109                       # number of overall hits
system.cpu1.dcache.overall_hits::total      208142109                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     41677613                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      41677613                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     41677613                       # number of overall misses
system.cpu1.dcache.overall_misses::total     41677613                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1612851218982                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1612851218982                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1612851218982                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1612851218982                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    249819722                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    249819722                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    249819722                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    249819722                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166831                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166831                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166831                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166831                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 38698.262758                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38698.262758                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 38698.262758                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38698.262758                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     30872614                       # number of writebacks
system.cpu1.dcache.writebacks::total         30872614                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     41677613                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     41677613                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     41677613                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     41677613                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1585093928724                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1585093928724                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1585093928724                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1585093928724                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.166831                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.166831                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.166831                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.166831                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 38032.262758                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38032.262758                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 38032.262758                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38032.262758                       # average overall mshr miss latency
system.cpu1.dcache.replacements              41677605                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    115631515                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      115631515                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17985412                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17985412                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 588860312571                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 588860312571                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    133616927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    133616927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134604                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134604                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 32740.996568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32740.996568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     17985412                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     17985412                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 576882028179                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 576882028179                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.134604                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.134604                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 32074.996568                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32074.996568                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     92510594                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      92510594                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     23692201                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     23692201                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1023990906411                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1023990906411                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    116202795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    116202795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.203887                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.203887                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 43220.590033                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 43220.590033                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     23692201                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     23692201                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 1008211900545                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1008211900545                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.203887                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.203887                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 42554.590033                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 42554.590033                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          249819722                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         41677613                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.994099                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           170163                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2040235389                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2040235389                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data              800324                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            26107782                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26908118                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data             800324                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 12                       # number of overall hits
system.l2.overall_hits::.cpu1.data           26107782                       # number of overall hits
system.l2.overall_hits::total                26908118                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          11702697                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               835                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          15569831                       # number of demand (read+write) misses
system.l2.demand_misses::total               27273816                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              453                       # number of overall misses
system.l2.overall_misses::.cpu0.data         11702697                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              835                       # number of overall misses
system.l2.overall_misses::.cpu1.data         15569831                       # number of overall misses
system.l2.overall_misses::total              27273816                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37713915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 999121657221                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     69397866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1314923267160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2314152036162                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37713915                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 999121657221                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     69397866                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1314923267160                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2314152036162                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             847                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        41677613                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             54181934                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            847                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       41677613                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            54181934                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.935990                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.985832                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.373578                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.503375                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.935990                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.985832                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.373578                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.503375                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83253.675497                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85375.333329                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83111.216766                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84453.278084                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84848.854160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83253.675497                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85375.333329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83111.216766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84453.278084                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84848.854160                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10395087                       # number of writebacks
system.l2.writebacks::total                  10395087                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     11702697                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     15569831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          27273816                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     11702697                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     15569831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         27273816                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34621872                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 919238772256                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     63702809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1208641729256                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2127978826193                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34621872                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 919238772256                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     63702809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1208641729256                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2127978826193                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.935990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.985832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.373578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.503375                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.935990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.985832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.373578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.503375                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76427.973510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78549.309809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76290.789222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77627.157883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78022.775625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76427.973510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78549.309809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76290.789222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77627.157883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78022.775625                       # average overall mshr miss latency
system.l2.replacements                       27012272                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     30874672                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         30874672                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     30874672                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     30874672                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          376                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              376                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          376                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          376                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          554                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           554                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              474                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         13477858                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              13478332                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data       10214343                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10214948                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     48320964                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 872333621172                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  872381942136                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     23692201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          23693280                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.560704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.431127                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.431133                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79869.361983                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85402.812611                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85402.484882                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data     10214343                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10214948                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     44191212                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 802610285856                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 802654477068                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.560704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.431127                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.431133                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73043.325620                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78576.790094                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78576.462364                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst            12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          835                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37713915                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     69397866                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107111781                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1300                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.985832                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.990769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83253.675497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83111.216766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83161.320652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1288                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34621872                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     63702809                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     98324681                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.985832                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.990769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76427.973510                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76290.789222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76339.038043                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       799850                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     12629924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13429774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11702092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5355488                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        17057580                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 999073336257                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 442589645988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1441662982245                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     17985412                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30487354                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.936022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.297768                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.559497                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85375.617988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82642.262664                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84517.439299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11702092                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5355488                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     17057580                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 919194581044                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 406031443400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1325226024444                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.936022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.297768                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.559497                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78549.594469                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75815.956156                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77691.326932                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 261206.239300                       # Cycle average of tags in use
system.l2.tags.total_refs                   108362374                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27274416                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.973041                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.463432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.566496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    116407.865094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       11.471855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    144774.872423                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.444061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.552272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996423                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          875                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        73781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       178988                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1761081264                       # Number of tag accesses
system.l2.tags.data_accesses               1761081264                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     748972608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         53440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     996469184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1745524224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        53440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         82432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    665285568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       665285568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       11702697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       15569831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            27273816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10395087                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10395087                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            12695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        327951461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            23400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        436322399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             764309955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        12695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        23400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            36094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      291307548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            291307548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      291307548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           12695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       327951461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           23400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       436322399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1055617503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10395029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  11702634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  15567017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.568620513980                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       620392                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       620392                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            64836548                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9784000                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    27273816                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10395087                       # Number of write requests accepted
system.mem_ctrls.readBursts                  27273816                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10395087                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2877                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    58                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            854360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            850503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            854104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            850605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            854121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            850295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            854503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            850058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            854224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            849903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           853942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           850288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           854040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           850519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           853840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           850287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           853733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           849860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           854042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           849895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           854618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           850490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           854067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           850070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           854220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           850425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           853899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           850249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           854289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           850294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           854556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           850640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            326548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            326296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            323500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            323192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            326579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            323113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            326484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            323009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           326432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           323340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           326334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           323336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           326334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           323418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16           326282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17           322982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18           326282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19           323013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20           326750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21           323282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22           326358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23           323111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24           326469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25           323225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26           326332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27           323333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28           326537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29           323413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30           326593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31           323566                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 579624240234                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                90866768748                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1056647505222                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21254.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38746.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              27273816                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             10395087                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                21932897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5338042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 212707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 221488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 569373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 632324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 628011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 628819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 624736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 624859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 623493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 632597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 631826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 624004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 637971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 620496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 620393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 620392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 620392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 620392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     37665916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71     37665916    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     37665916                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       620392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.957551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.415668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3428.819703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       620386    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-589823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.5559e+06-2.62144e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        620392                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       620392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.755498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.723771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.047112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           400271     64.52%     64.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5660      0.91%     65.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           180442     29.09%     94.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            33916      5.47%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              102      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        620392                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1745340096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  184128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               665278528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1745524224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            665285568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       764.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       291.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    764.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    291.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2283790954302                       # Total gap between requests
system.mem_ctrls.avgGap                      60628.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    748968576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        53440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    996289088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    665278528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12694.681579968848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 327949695.975534558296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 23399.689005019842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 436243540.761505365372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 291304465.885430097580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     11702697                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          835                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     15569831                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     10395087                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16856993                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 458797641319                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     30949595                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 597802057315                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 127632243494293                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37211.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39204.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37065.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38394.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12278131.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         29367533285.977005                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         51844991454.875198                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        37400426011.162415                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       12261259613.542105                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     198246004941.714630                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     267631685369.649170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     560668433811.625366                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1157420334488.873291                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.797827                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1538726952241                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 102664100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 642399983979                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         29367792142.393230                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         51845448436.009468                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        37401098022.251190                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       12261073248.118313                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     198246004941.714630                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     267649829295.167450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     560655908055.937866                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1157427154141.885498                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.800813                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1538682023425                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 102664100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 642444912795                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2283791036220                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30488654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     41269759                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          376                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        39923131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         23693280                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        23693280                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1300                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30487354                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    125032831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             162544862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800325056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        75712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4643214528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5443646848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        27012272                       # Total snoops (count)
system.tol2bus.snoopTraffic                 665285568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         81194206                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005060                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               81192127    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2079      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           81194206                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        56647636992                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       41636024031                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            846817                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12507928059                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
