/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [14:0] _02_;
  wire [3:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~(celloutsig_0_1z & _00_);
  assign celloutsig_1_1z = !(in_data[114] ? in_data[122] : in_data[123]);
  assign celloutsig_0_5z = ~(in_data[35] | celloutsig_0_4z);
  assign celloutsig_0_15z = ~(celloutsig_0_9z[0] | celloutsig_0_12z);
  assign celloutsig_1_13z = ~(celloutsig_1_3z[3] | celloutsig_1_7z);
  assign celloutsig_0_3z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_1_18z = celloutsig_1_4z[2] | celloutsig_1_3z[2];
  assign celloutsig_1_11z = celloutsig_1_3z[1] | celloutsig_1_7z;
  reg [14:0] _12_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _12_ <= 15'h0000;
    else _12_ <= { in_data[86:83], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign { _02_[14:10], _00_, _02_[8:0] } = _12_;
  reg [3:0] _13_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 4'h0;
    else _13_ <= celloutsig_1_3z;
  assign { _03_[3], _01_, _03_[1:0] } = _13_;
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z } >= { in_data[31:14], celloutsig_0_8z };
  assign celloutsig_0_1z = in_data[25:15] && { in_data[56:47], celloutsig_0_0z };
  assign celloutsig_0_4z = in_data[37:35] < { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_8z = { _02_[11:10], _00_, _02_[8:7], celloutsig_0_0z } < { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_12z = celloutsig_1_4z[4:0] < { celloutsig_1_4z[4:2], celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z } % { 1'h1, celloutsig_1_4z[4:1], celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_0_16z = { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_10z } % { 1'h1, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_5z, in_data[0] };
  assign celloutsig_1_19z = { celloutsig_1_14z[6], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_18z } % { 1'h1, celloutsig_1_13z, celloutsig_1_12z, _03_[3], _01_, _03_[1:0] };
  assign celloutsig_1_3z = { in_data[140], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, in_data[178:177], in_data[96] };
  assign celloutsig_0_7z = in_data[22:17] != { _00_, _02_[8:4] };
  assign celloutsig_0_12z = { in_data[40:39], celloutsig_0_10z, celloutsig_0_1z } != { _02_[8:6], celloutsig_0_4z };
  assign celloutsig_1_2z = celloutsig_1_0z != celloutsig_1_1z;
  assign celloutsig_1_0z = in_data[111:101] !== in_data[120:110];
  assign celloutsig_0_9z = { _02_[10], _00_, _02_[8:7], celloutsig_0_2z, celloutsig_0_2z } | { in_data[10:6], celloutsig_0_7z };
  assign celloutsig_1_5z = & { celloutsig_1_1z, in_data[105:104] };
  assign celloutsig_0_0z = in_data[58] & in_data[84];
  assign celloutsig_1_7z = celloutsig_1_6z & in_data[133];
  assign celloutsig_1_4z = { in_data[188:184], celloutsig_1_0z } ~^ { in_data[166:162], celloutsig_1_2z };
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_0z & in_data[67]));
  assign celloutsig_1_6z = ~((in_data[185] & celloutsig_1_5z) | (celloutsig_1_1z & celloutsig_1_2z));
  assign _02_[9] = _00_;
  assign _03_[2] = _01_;
  assign { out_data[128], out_data[102:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
