
8. Printing statistics.

=== CSA ===

   Number of wires:                 18
   Number of wire bits:             18
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     NAND2_X1                        2
     OAI21_X1                        1
     XNOR2_X1                        2

=== HA ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2_X1                         1
     XOR2_X1                         1

=== dadda_8 ===

   Number of wires:                156
   Number of wire bits:            274
   Number of public wires:          76
   Number of public wire bits:     194
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                120
     AND2_X1                        64
     CSA                            48
     HA                              8

=== design hierarchy ===

   dadda_8                           1
     CSA                            48
     HA                              8

   Number of wires:               1084
   Number of wire bits:           1202
   Number of public wires:         348
   Number of public wire bits:     466
   Number of ports:                275
   Number of port bits:            304
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                320
     AND2_X1                        72
     NAND2_X1                       96
     OAI21_X1                       48
     XNOR2_X1                       96
     XOR2_X1                         8

9. Printing statistics.

=== CSA ===

   Number of wires:                 18
   Number of wire bits:             18
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     NAND2_X1                        2
     OAI21_X1                        1
     XNOR2_X1                        2

   Chip area for module '\CSA': 5.852000
     of which used for sequential elements: 0.000000 (0.00%)

=== HA ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2_X1                         1
     XOR2_X1                         1

   Chip area for module '\HA': 2.660000
     of which used for sequential elements: 0.000000 (0.00%)

=== dadda_8 ===

   Number of wires:                156
   Number of wire bits:            274
   Number of public wires:          76
   Number of public wire bits:     194
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                120
     AND2_X1                        64
     CSA                            48
     HA                              8

   Area for cell type \HA is unknown!
   Area for cell type \CSA is unknown!

   Chip area for module '\dadda_8': 68.096000
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   dadda_8                           1
     CSA                            48
     HA                              8

   Number of wires:               1084
   Number of wire bits:           1202
   Number of public wires:         348
   Number of public wire bits:     466
   Number of ports:                275
   Number of port bits:            304
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                320
     AND2_X1                        72
     NAND2_X1                       96
     OAI21_X1                       48
     XNOR2_X1                       96
     XOR2_X1                         8

   Chip area for top module '\dadda_8': 370.272000
     of which used for sequential elements: 0.000000 (0.00%)

