read_byte_fifo.v,verilog,xil_defaultlib,../../../../usb_interface.srcs/sources_1/ip/read_byte_fifo/sim/read_byte_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
