{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740332277351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740332277358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 00:37:57 2025 " "Processing started: Mon Feb 24 00:37:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740332277358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740332277358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off led7seg_3 -c led7seg_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off led7seg_3 -c led7seg_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740332277358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740332277610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740332277610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/apps/quartus/user/source_verilog/led7seg_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /apps/quartus/user/source_verilog/led7seg_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7seg_3 " "Found entity 1: led7seg_3" {  } { { "../Source_verilog/led7seg_3.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740332285542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740332285542 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "led7seg_2.v(15) " "Verilog HDL warning at led7seg_2.v(15): extended using \"x\" or \"z\"" {  } { { "../Source_verilog/led7seg_2.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_2.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740332285543 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "led7seg_2.v(40) " "Verilog HDL warning at led7seg_2.v(40): extended using \"x\" or \"z\"" {  } { { "../Source_verilog/led7seg_2.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_2.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740332285543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/apps/quartus/user/source_verilog/led7seg_2.v 3 3 " "Found 3 design units, including 3 entities, in source file /apps/quartus/user/source_verilog/led7seg_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "../Source_verilog/led7seg_2.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740332285544 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_7seg " "Found entity 2: decoder_7seg" {  } { { "../Source_verilog/led7seg_2.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740332285544 ""} { "Info" "ISGN_ENTITY_NAME" "3 led7seg_2 " "Found entity 3: led7seg_2" {  } { { "../Source_verilog/led7seg_2.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740332285544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740332285544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led7seg_3 " "Elaborating entity \"led7seg_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740332285607 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 led7seg_3.v(13) " "Verilog HDL assignment warning at led7seg_3.v(13): truncated value with size 32 to match size of target (2)" {  } { { "../Source_verilog/led7seg_3.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_3.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740332285608 "|led7seg_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 led7seg_3.v(14) " "Verilog HDL assignment warning at led7seg_3.v(14): truncated value with size 32 to match size of target (2)" {  } { { "../Source_verilog/led7seg_3.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_3.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740332285608 "|led7seg_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 led7seg_3.v(15) " "Verilog HDL assignment warning at led7seg_3.v(15): truncated value with size 32 to match size of target (2)" {  } { { "../Source_verilog/led7seg_3.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_3.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740332285609 "|led7seg_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 led7seg_3.v(16) " "Verilog HDL assignment warning at led7seg_3.v(16): truncated value with size 32 to match size of target (2)" {  } { { "../Source_verilog/led7seg_3.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_3.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740332285609 "|led7seg_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led7seg_2 led7seg_2:ins0 " "Elaborating entity \"led7seg_2\" for hierarchy \"led7seg_2:ins0\"" {  } { { "../Source_verilog/led7seg_3.v" "ins0" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_3.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740332285615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 led7seg_2:ins0\|mux4_1:ins1 " "Elaborating entity \"mux4_1\" for hierarchy \"led7seg_2:ins0\|mux4_1:ins1\"" {  } { { "../Source_verilog/led7seg_2.v" "ins1" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740332285619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg led7seg_2:ins0\|decoder_7seg:ins2 " "Elaborating entity \"decoder_7seg\" for hierarchy \"led7seg_2:ins0\|decoder_7seg:ins2\"" {  } { { "../Source_verilog/led7seg_2.v" "ins2" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740332285623 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "out_seg ins3 " "Port \"out_seg\" does not exist in macrofunction \"ins3\"" {  } { { "../Source_verilog/led7seg_3.v" "ins3" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_3.v" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740332285641 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "out_seg ins2 " "Port \"out_seg\" does not exist in macrofunction \"ins2\"" {  } { { "../Source_verilog/led7seg_3.v" "ins2" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_3.v" 21 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740332285641 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "out_seg ins1 " "Port \"out_seg\" does not exist in macrofunction \"ins1\"" {  } { { "../Source_verilog/led7seg_3.v" "ins1" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_3.v" 20 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740332285642 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "out_seg ins0 " "Port \"out_seg\" does not exist in macrofunction \"ins0\"" {  } { { "../Source_verilog/led7seg_3.v" "ins0" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_3.v" 19 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740332285642 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1740332285646 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Apps/Quartus/User/led7seg_3/output_files/led7seg_3.map.smsg " "Generated suppressed messages file D:/Apps/Quartus/User/led7seg_3/output_files/led7seg_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740332285672 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740332285718 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 24 00:38:05 2025 " "Processing ended: Mon Feb 24 00:38:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740332285718 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740332285718 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740332285718 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740332285718 ""}
