<div id='Container'>
<br/>
<br/>
<p class="tag_title">
<div class='tab_heading' > Objective 
</div>	

<br/>
</p>

<div class='def_cont'>
<h3>
To study power-delay optimization of Integrated circuits through architectural modification specifically by Clock Gating.
</h3>
<br/>
<br/>
<br/>

</div>

</div>
