// Seed: 885870181
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2  = (-1);
  assign id_15 = -1 && id_3;
  assign id_12 = 1'b0 ? id_11[1'b0] : id_1[-1];
  supply0 id_18 = -1;
  assign id_12 = !id_10;
  wire id_19;
  id_20(
      .id_0(id_10), .id_1(), .id_2(id_12)
  );
  wire id_21;
  assign id_8 = 1;
  assign id_9 = id_13;
  assign id_9 = id_12;
  wire id_22;
  wire id_23;
  wire id_24;
  wire id_25;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44
);
  output wire id_44;
  inout wire id_43;
  output wire id_42;
  output wire id_41;
  inout wire id_40;
  output wire id_39;
  input wire id_38;
  output wire id_37;
  inout wire id_36;
  input wire id_35;
  input wire id_34;
  input wire id_33;
  input wire id_32;
  output wire id_31;
  input wire id_30;
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_45;
  wire id_46;
  wire id_47;
  wire id_48;
  module_0 modCall_1 (
      id_27,
      id_44,
      id_36,
      id_13,
      id_20,
      id_18,
      id_7,
      id_10,
      id_10,
      id_34,
      id_27,
      id_20,
      id_35,
      id_36,
      id_18,
      id_30,
      id_5
  );
  specify
    (  negedge  id_49  =>  (  id_50  :  id_32  )  )  =  (  id_5  :  id_45  [  1  ]  :  id_12  [ $realtime ]  ,  -1  :  id_16  : $realtime )  ;
    (  negedge  id_51  =>  (  id_52  +: $realtime )  )  =  (  id_4  :  id_52  :  id_25  ,  id_27  [ $realtime ]  :  id_34  :  id_20  )  ;
  endspecify
endmodule
