# ğŸŒUVM_ALU

> SystemVerilogë¥¼ ê¸°ë°˜ìœ¼ë¡œí•œ UVMì„ í™œìš©í•´ ê°„ë‹¨í•œ ALU design ë™ì‘ì„ Verificationí•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤. 

---

## ğŸ” Overview
- Architecture  
  <img src="https://github.com/user-attachments/assets/2ab22e16-1ceb-462c-aa5e-42a1e4e95eab" width="900" />

---

## ğŸ“Œ DUT Spec Analysis

---

## ğŸ” Verification Plan

---

## ğŸ“š TB Architecture

---

## ğŸ“‹ Testcase & Scenario

---

## ğŸ›ï¸ Development Archive

### **Run#0**
> Run success, EPWaveform generation success  

<img src="https://github.com/user-attachments/assets/94e653f8-5368-4505-b796-d9d91800fffe" width="700" />

- **[â˜‘ï¸Overview]**
    - ê¸°ë³¸ì ì¸ UVM Architecture êµ¬ì„± ì„±ê³µ
    - Run ì„±ê³µ
    - EPWave form ìƒì„± ì„±ê³µ      
- **[âŒTrouble Shooting]**
    - Waveformë§Œì„ í™œìš©í•´ ë‹¨ìˆœ timing ê²€ì¦ë§Œì´ ê°€ëŠ¥í•¨
    - Edge case ë“±, ë” ë‹¤ì–‘í•œ caseì— ëŒ€í•œ ê²€ì¦ í•„ìš”(more test scenario)
    
- **[ğŸ› ï¸Solution]**
     - assertion, coverage ì»´í¬ë„ŒíŠ¸ ì¶”ê°€
     - Directed scenarioë¥¼ ì¶”ê°€í•´ ë‹¤ì–‘í•œ caseì— ëŒ€í•œ ê²€ì¦ ìˆ˜í–‰

- **[ğŸ¯Expecting Improvement]**
    -  SVA, CDV ê²€ì¦ í™˜ê²½ êµ¬ì¶•

---

### **Run#1**
> CDV, SVA ê²€ì¦ í™˜ê²½ êµ¬ì¶•  

<img src="https://github.com/user-attachments/assets/0105fa5e-1bad-480c-9c7c-33bd88d892e1" width="900" />

- **[â˜‘ï¸Overview]**
    - assertion, coverage ì»´í¬ë„ŒíŠ¸ ì¶”ê°€

- **[âŒTrouble Shooting]**
    - **Functional Coverage**ê°€ ë„ˆë¬´ ë‚®ìŒ  
      <img src="https://github.com/user-attachments/assets/3d369c71-e8a1-4a11-a0bb-0428e9237b1e" width="550" />  
      <img width="462" height="436" alt="1" src="https://github.com/user-attachments/assets/5d717f31-679e-409c-a158-1a7db53237d3" />

      
    - **Carry Flag logic ì˜¤ë¥˜(Most critical)**
        - Multplication ë™ì‘ì—ì„œë„ ADD carryê°€ ì ìš©ë˜ì–´ì„œ ì˜¬ë°”ë¥´ì§€ ì•Šì€ ê°’ì´ ì¶œë ¥ë¨. 
    - **Assertion íƒ€ì´ë° ë¬¸ì œ**  
    - **Multiplication Truncation ë¬¸ì œ**  
      <img src="https://github.com/user-attachments/assets/1b93a723-30cb-4b81-8e3d-b523733f0fda" width="250" />  
      <img src="https://github.com/user-attachments/assets/41388676-3d64-40c4-9b00-35a084a4cfb7" width="280" />



- **[ğŸ› ï¸Solution]**
     - **1. ALU Design Debugging :** ì—°ì‚°ë³„ë¡œ Carry ê³„ì‚° logic ë¶„ë¦¬
     - **2. sequence_itemì˜ input ë° op codeê°’ì— ëŒ€í•œ Constraint ì™„í™” :**
     - **3. Assertion íƒ€ì´ë° ìˆ˜ì • :** clk ë™ê¸°í™” ê³ ë ¤  
     - **4. Directed Testì¶”ê°€**  
      
- **[ğŸ¯Expecting Improvement]**
    -  Assertion failures ê°ì†Œ
    -  Carry Mismatch ì˜¤ë¥˜ í•´ê²°
    -  Functional Coverage ëª©í‘œ(90%) ë‹¬ì„±

---

### **Run#2**
> Functional Coverage ìˆ˜ì •, DUTì˜ RTL ì½”ë“œ ë””ë²„ê¹…  

- **[â˜‘ï¸Overview]**
    - Functional Coverage ~% ê°œì„ 
    - Multiplication Result Truncation í•´ê²°

      
- **[ğŸ› ï¸Solution]**
     - **ALU Design Debugging :** ê° ì—°ì‚°ë³„ carry ë¡œì§ ìˆ˜ì •  
     - **Assertion íƒ€ì´ë° ìˆ˜ì • :** ì§€ì—° ì¶”ê°€  
     - **Scoreboard ìˆ˜ì • :** carry/borrow ê³„ì‚° ê°œì„   
      
- **[ğŸ¯Expecting Improvement]**
    -  Assertion failures ê°ì†Œ
    -  Carry Mismatch ì˜¤ë¥˜ í•´ê²°
    -  Coverage ëª©í‘œ(90%) ë‹¬ì„±
    -  Pass rate(95%) ë‹¬ì„±

---

## âœ¨ Verification Results
   - **1. ìµœì¢… Functional Coverage ê°’ :**
   - **2. ê° ì—°ì‚°ë³„ Edge Case(Simulation ê¸°ë°˜) :**
       - Addition (op_code == 0)
       - Subtraction (op_code == 1)
       - Multiplication (op_code == 2)
       - Division  (op_code == 3)
    
   - **3. SVAê¸°ë°˜ ALU í”„ë¡œí† ì½œ ê²€ì¦ :**
        - Addition (op_code == 0)
       - Subtraction (op_code == 1)
       - Multiplication (op_code == 2)
       - Division  (op_code == 3)
---

## ğŸ”¥ Insights
