;redcode
;assert 1
	SPL 0, <403
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	SPL 12, <19
	SUB -207, <-120
	JMN 300, 90
	SUB -207, <-120
	ADD 273, 69
	ADD 273, 69
	SPL 0, <403
	DJN 12, <19
	ADD @-127, 100
	SUB #0, -2
	ADD #0, -75
	SLT #72, @200
	SUB 100, -100
	SUB 100, -100
	SUB 100, -100
	SUB 100, -100
	SUB -100, -600
	SPL -0, 900
	SPL -0, 900
	SPL 0, -2
	SUB 7, <-124
	SPL -207, @-120
	SPL -207, @-120
	SPL -207, @-120
	SPL -207, @-120
	JMZ <-127, 0
	SPL @112, #240
	SUB #72, @201
	SUB #72, @209
	JMN 12, <10
	SPL -0, 100
	SUB -0, 900
	SUB @-127, 100
	SUB 7, <-124
	SLT 12, @10
	SUB 7, <-124
	SLT 12, @10
	SUB -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <403
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, -33
	SUB #0, -40
	ADD 0, 10
	SUB 300, 90
	SPL 0, <336
	SLT @10, @0
	MOV <-30, 9
	SUB @121, 103
	SUB @0, @2
	SPL 0, <336
	MOV -7, <-20
	SUB #0, -47
	JMP 100, 9
	SUB @121, 106
	MOV 0, 336
	SUB #0, 0
	ADD 300, 90
	ADD 210, 60
	MOV <-30, @79
	JMN @12, #201
	SUB @121, 103
	SUB @121, 106
	SPL 0, <336
	SPL 109, #316
	MOV @-127, 100
	SUB 30, 9
	ADD -207, <-126
	CMP @127, 106
	SUB #0, -40
	SPL 0, <336
	MOV <-30, 9
	MOV <-30, 9
	DJN -1, @-20
	MOV <-30, @79
	SUB @-3, 0
	SUB @0, @2
	SUB @0, @2
	SUB -207, <-126
	DJN -1, @-20
	SPL 0, <402
	DJN 100, 9
	MOV -7, <-20
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	CMP -207, <-126
