00000000 <sram_remnant>:
    0: b5f0b5f0    lw  t4, a0, #0   // load x0
    4: b5f0b5f0    xor zero, zero, zero
    8: b5f0b5f0    lw  t4, a0, #4   // load x1 -> Leak
    12: b5f0b5f0   lw  zero, a2, #0 
    16: b5f0b5f0   lw  zero, a2, #4 
