{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452587268974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452587268980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 12 00:27:48 2016 " "Processing started: Tue Jan 12 00:27:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452587268980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452587268980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452587268980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1452587269326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_4/quartas_schematic/DE1_SoC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452587269369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452587269369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider15.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider15.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider15 " "Found entity 1: clock_divider15" {  } { { "clock_divider15.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_4/quartas_schematic/clock_divider15.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452587269371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452587269371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterfour.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counterfour.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CounterFour " "Found entity 1: CounterFour" {  } { { "CounterFour.bdf" "" { Schematic "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_4/quartas_schematic/CounterFour.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452587269373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452587269373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backup.bdf 1 1 " "Found 1 design units, including 1 entities, in source file backup.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 backup " "Found entity 1: backup" {  } { { "backup.bdf" "" { Schematic "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_4/quartas_schematic/backup.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452587269375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452587269375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1452587269401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider15 clock_divider15:clk_div " "Elaborating entity \"clock_divider15\" for hierarchy \"clock_divider15:clk_div\"" {  } { { "DE1_SoC.sv" "clk_div" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_4/quartas_schematic/DE1_SoC.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452587269402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterFour CounterFour:counter " "Elaborating entity \"CounterFour\" for hierarchy \"CounterFour:counter\"" {  } { { "DE1_SoC.sv" "counter" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_4/quartas_schematic/DE1_SoC.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452587269403 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "q " "Converted elements in bus name \"q\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "q\[1\] q1 " "Converted element name(s) from \"q\[1\]\" to \"q1\"" {  } { { "CounterFour.bdf" "" { Schematic "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_4/quartas_schematic/CounterFour.bdf" { { -32 1584 1760 -16 "q\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452587269406 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "q\[2\] q2 " "Converted element name(s) from \"q\[2\]\" to \"q2\"" {  } { { "CounterFour.bdf" "" { Schematic "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_4/quartas_schematic/CounterFour.bdf" { { -16 1584 1760 0 "q\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452587269406 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "q\[3\] q3 " "Converted element name(s) from \"q\[3\]\" to \"q3\"" {  } { { "CounterFour.bdf" "" { Schematic "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_4/quartas_schematic/CounterFour.bdf" { { 0 1584 1760 16 "q\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452587269406 ""}  } { { "CounterFour.bdf" "" { Schematic "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_4/quartas_schematic/CounterFour.bdf" { { -32 1584 1760 -16 "q\[1\]" "" } { -16 1584 1760 0 "q\[2\]" "" } { 0 1584 1760 16 "q\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1452587269406 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "q2 " "Converted elements in bus name \"q2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "q2\[0\] q20 " "Converted element name(s) from \"q2\[0\]\" to \"q20\"" {  } { { "CounterFour.bdf" "" { Schematic "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_4/quartas_schematic/CounterFour.bdf" { { -48 1584 1760 -32 "q2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452587269406 ""}  } { { "CounterFour.bdf" "" { Schematic "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_4/quartas_schematic/CounterFour.bdf" { { -48 1584 1760 -32 "q2\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1452587269406 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q counter " "Port \"q\" does not exist in macrofunction \"counter\"" {  } { { "DE1_SoC.sv" "counter" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_4/quartas_schematic/DE1_SoC.sv" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452587269464 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452587269565 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 12 00:27:49 2016 " "Processing ended: Tue Jan 12 00:27:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452587269565 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452587269565 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452587269565 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452587269565 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452587270141 ""}
