<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 16:25:56 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>MOKA(1) CAO-VLSI Reference Manual MOKA(1)</p>

<p style="margin-top: 1em">NAME <br>
MOKA - Model checker ancestor</p>

<p style="margin-top: 1em">SYNOPSIS <br>
moka [-VDB] fsm_filename ctl_filename</p>

<p style="margin-top: 1em">DESCRIPTION <br>
moka is a CTL model checker.</p>

<p style="margin-top: 1em">Made to run on FSM or RTL
descriptions, moka supports the same VHDL subset as syf or
boom (for further informations about this subset see SYF(1),
BOOM(1), FSM(5), VBE(5) ). Nev&acirc; <br>
ertheless moka imposes that each register of the behavioral
description have the same clock condition and that there are
no tristate or multiplexed buses. In particular VHDL <br>
type MUX_BIT and WOR_BIT aren&rsquo;t not supported. <br>
First of all moka build the fonction transition of the FSM
using a Reduced Ordered Binary Decision Diagrams
representation. <br>
It then applies the initial conditions to find the first
state (keyword INITIAL and/or RESET_COND in the CTL(5) file
format). <br>
After it computes a symbolic simulation of the FSM in order
to find all reachable states. This computation takes into
account the assumptions conditions (ASSUME keyword in the
<br>
CTL(5) file format). <br>
moka finally verifies one by one each CTL formulae. (see
CTL(5) for CTL file format details).</p>

<p style="margin-top: 1em">CTL OPERATORS <br>
For each CTL sub-expression moka will return the set of
states that verifies the formula. For example EX(p) will
return the set of reachable states that verifies EX(p). <br>
CTL operators : <br>
EX(p) : returns all states which have almost one primary
state successor that verifies p. <br>
EU(p,q) : returns all states that are the root of almost one
path, such that p is true until q is always true. <br>
EG(p) : returns all states that are the root of almost one
path, such that p is always true. <br>
AX(p) : returns all states which have all their primary
state successor that verifies p. <br>
AU(p,q) : returns all states that are the root of only
pathes from which p is true until q is always true. <br>
AG(p) : returns all states that are the root of only pathes,
such that p is always true.</p>

<p style="margin-top: 1em">ENVIRONMENT VARIABLES</p>

<p style="margin-top: 1em">MBK_WORK_LIB gives the path for
the description and the CTL file. The default value is the
current directory.</p>

<p style="margin-top: 1em">MBK_CATA_LIB gives some
auxiliary pathes for the descriptions and the CTL file. The
default value is the current directory.</p>

<p style="margin-top: 1em">OPTIONS <br>
-V Sets verbose mode on. Each step of the model checking is
displayed on the standard output.</p>

<p style="margin-top: 1em">-D Sets debug mode on. Each step
of the model checking is detailed on the standard output. In
particular all states set are displayed for each CTL
sub-expression.</p>

<p style="margin-top: 1em">-B The input file is a VHDL
description using the Alliance VHDL subset (see VBE(5) file
format).</p>

<p style="margin-top: 1em">FSM EXAMPLE <br>
-- A multi fsm example</p>

<p style="margin-top: 1em">ENTITY example is <br>
PORT <br>
( <br>
ck : in BIT; <br>
data_in : in BIT; <br>
reset : in BIT; <br>
data_out : out BIT <br>
); <br>
END example;</p>

<p style="margin-top: 1em">ARCHITECTURE FSM OF example
is</p>

<p style="margin-top: 1em">TYPE A_ETAT_TYPE IS (A_E0,
A_E1); <br>
SIGNAL A_NS, A_CS : A_ETAT_TYPE;</p>

<p style="margin-top: 1em">TYPE B_ETAT_TYPE IS (B_E0,
B_E1); <br>
SIGNAL B_NS, B_CS : B_ETAT_TYPE;</p>

<p style="margin-top: 1em">--PRAGMA CURRENT_STATE A_CS
FSM_A <br>
--PRAGMA NEXT_STATE A_NS FSM_A <br>
--PRAGMA CLOCK ck FSM_A <br>
--PRAGMA FIRST_STATE A_E0 FSM_A</p>

<p style="margin-top: 1em">--PRAGMA CURRENT_STATE B_CS
FSM_B <br>
--PRAGMA NEXT_STATE B_NS FSM_B <br>
--PRAGMA CLOCK ck FSM_B <br>
--PRAGMA FIRST_STATE B_E0 FSM_B</p>

<p style="margin-top: 1em">SIGNAL ACK, REQ, DATA_INT :
BIT;</p>

<p style="margin-top: 1em">BEGIN</p>

<p style="margin-top: 1em">A_1 : PROCESS ( A_CS, ACK ) <br>
BEGIN <br>
IF ( reset = &rsquo;1&rsquo; ) <br>
THEN A_NS &lt;= A_E0; <br>
DATA_OUT &lt;= &rsquo;0&rsquo;; <br>
REQ &lt;= &rsquo;0&rsquo;; <br>
ELSE <br>
CASE A_CS is <br>
WHEN A_E0 =&gt; <br>
IF ( ACK =&rsquo;1&rsquo;) THEN A_NS &lt;= A_E1; <br>
ELSE A_NS &lt;= A_E0; <br>
END IF; <br>
DATA_OUT &lt;= &rsquo;0&rsquo;; <br>
REQ &lt;= &rsquo;1&rsquo;; <br>
WHEN A_E1 =&gt; <br>
IF ( ACK =&rsquo;1&rsquo;) THEN A_NS &lt;= A_E1; <br>
ELSE A_NS &lt;= A_E0; <br>
END IF; <br>
DATA_OUT &lt;= DATA_INT; <br>
REQ &lt;= &rsquo;0&rsquo;; <br>
END CASE; <br>
END IF; <br>
END PROCESS A_1;</p>

<p style="margin-top: 1em">A_2 : PROCESS( ck ) <br>
BEGIN <br>
IF ( ck = &rsquo;1&rsquo; AND NOT ck&rsquo;STABLE ) <br>
THEN A_CS &lt;= A_NS; <br>
END IF; <br>
END PROCESS A_2;</p>

<p style="margin-top: 1em">-------</p>

<p style="margin-top: 1em">B_1 : PROCESS ( B_CS, ACK ) <br>
BEGIN <br>
IF ( reset = &rsquo;1&rsquo; ) <br>
THEN B_NS &lt;= B_E0; <br>
DATA_INT &lt;= &rsquo;0&rsquo;; <br>
ACK &lt;= &rsquo;0&rsquo;; <br>
ELSE <br>
CASE B_CS is <br>
WHEN B_E0 =&gt; <br>
IF ( REQ =&rsquo;1&rsquo;) THEN B_NS &lt;= B_E1; <br>
ELSE B_NS &lt;= B_E0; <br>
END IF; <br>
DATA_INT &lt;= &rsquo;0&rsquo;; <br>
ACK &lt;= &rsquo;0&rsquo;; <br>
WHEN B_E1 =&gt; <br>
IF ( REQ =&rsquo;1&rsquo;) THEN B_NS &lt;= B_E1; <br>
ELSE B_NS &lt;= B_E0; <br>
END IF; <br>
DATA_INT &lt;= DATA_IN; <br>
ACK &lt;= &rsquo;1&rsquo;; <br>
END CASE; <br>
END IF; <br>
END PROCESS B_1;</p>

<p style="margin-top: 1em">B_2 : PROCESS( ck ) <br>
BEGIN <br>
IF ( ck = &rsquo;1&rsquo; AND NOT ck&rsquo;STABLE ) <br>
THEN B_CS &lt;= B_NS; <br>
END IF; <br>
END PROCESS B_2;</p>

<p style="margin-top: 1em">END FSM;</p>

<p style="margin-top: 1em">CTL EXAMPLE <br>
-- A CTL file example</p>

<p style="margin-top: 1em">TYPE A_ETAT_TYPE IS (A_E0,
A_E1); <br>
TYPE B_ETAT_TYPE IS (B_E0, B_E1);</p>

<p style="margin-top: 1em">VARIABLE A_NS, A_CS :
A_ETAT_TYPE; <br>
VARIABLE B_NS, B_CS : B_ETAT_TYPE;</p>

<p style="margin-top: 1em">VARIABLE ck : BIT; <br>
VARIABLE data_in : BIT; <br>
VARIABLE data_out : BIT; <br>
VARIABLE reset : BIT; <br>
VARIABLE ack : BIT; <br>
VARIABLE req : BIT;</p>

<p style="margin-top: 1em">RESET_COND init1 :=
(reset=&rsquo;1&rsquo;); <br>
ASSUME ass1 := (reset=&rsquo;0&rsquo;);</p>

<p style="margin-top: 1em">begin</p>

<p style="margin-top: 1em">prop1 : EX( ack=&rsquo;1&rsquo;
); <br>
prop2 : AG( req -&gt; AF( ack ) ); <br>
prop4 : AU( req=&rsquo;1&rsquo;, ack=&rsquo;1&rsquo;);</p>

<p style="margin-top: 1em">end;</p>

<p style="margin-top: 1em">MOKA EXAMPLE <br>
moka -V example example</p>

<p style="margin-top: 1em">SEE ALSO <br>
syf (1), fsp (1), fsm (5), ctl (5), vbe(5).</p>

<p style="margin-top: 1em">ASIM/LIP6 August 5, 2002
MOKA(1)</p>
<hr>
</body>
</html>
