description = "DisplayPort Controller"
[[register]]
  name = "LINK_BW_SET"
type = "mixed"
width = 32
description = "Sets the value of the main link bandwidth for the sink device."
  default = "0x00000000"
  offset = "0x00000000"
[[register.field]]
name = "RESERVED"
bits = "31:8"
type = "raz"
[[register.field]]
name = "BW"
bits = "7:0"
type = "rw"
shortdesc = '''Sets the value of the main link bandwidth for the sink device.'''
longdesc = '''o 0x06 = 1.62 Gbps o 0x0A = 2.7 Gbps o 0x14 = 5.4 Gbps'''
[[register.field.enum]]
name = "LINK_5_4GBS"
value = "0x14"
description = "5.4Gb/s link speed"
[[register.field.enum]]
name = "LINK_2_7GBS"
value = "0x0A"
description = "2.7Gb/s link speed"
[[register.field.enum]]
name = "LINK_1_62GBS"
value = "0x06"
description = "1.62Gb/s link speed"

[[register]]
name = "LANE_COUNT_SET"
type = "mixed"
width = 32
description = "To set the lane count"
default = "0x00000000"
offset = "0x00000004"
[[register.field]]
name = "RESERVED"
    bits = "31:5"
    type = "raz"
  [[register.field]]
    name = "LANE_CNT"
    bits = "4:0"
    type = "rw"
[[register]]
name = "ENHANCED_FRAME_EN"
type = "mixed"
  width = 32
  description = "To enable enhanced framing"
  default = "0x00000000"
  offset = "0x00000008"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "raz"
  [[register.field]]
    name = "ENH_FRAMING_EN"
    bits = "0"
    type = "rw"
[[register]]
name = "TRAINING_PATTERN_SET"
type = "mixed"
  width = 32
  description = "To force training pattern"
  default = "0x00000000"
  offset = "0x0000000C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "raz"
  [[register.field]]
    name = "TP_SET"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Sets the link training mode.'''
    longdesc = '''[1:0] - Set the link training pattern according to the two bit code. o 00 = Training off o 01 = Training pattern 1, used for clock recovery o 10 = Training pattern 2, used for channel equalization o 11 = Training pattern 3, used for channel equalization for cores with DisplayPort v1.2.'''
[[register]]
name = "LINK_QUAL_PATTERN_SET"
type = "mixed"
  width = 32
  description = "To transmit the link quality pattern"
  default = "0x00000000"
  offset = "0x00000010"
  [[register.field]]
    name = "RESERVED"
    bits = "31:3"
    type = "raz"
  [[register.field]]
    name = "EXT"
    bits = "2"
    type = "rw"
    shortdesc = '''This bit is used along with LINK_QUAL_PAT_SET.'''
    longdesc = '''Set this bit to '1' to transmit HBR2 Compliance pattern(when LINK_QUAL_PAT_SET = 2'b01) or 80-bit custom pattern(when LINK_QUAL_PAT_SET = 2'b00).'''
  [[register.field]]
    name = "LNK_QUAL_PAT_SET"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Transmit the link quality pattern.'''
    longdesc = '''- [1:0] - Enable transmission of the link quality test patterns. o 00 = Link quality test pattern not transmitted o 01 = D10.2 test pattern (unscrambled) transmitted(Reserved. This feature can be enabled using TP1 selection) o 10 = Symbol Error Rate measurement pattern o 11 = PRBS7 transmitted (Reserved. This feature can be enabled using PRBS7 transmit feature Reg 0x230)'''
[[register]]
name = "SCRAMBLING_DISABLE"
type = "mixed"
width = 32
description = "SCRAMBLING_DISABLE"
default = "0x00000000"
  offset = "0x00000014"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "raz"
  [[register.field]]
    name = "SCR_DIS"
    bits = "0"
    type = "rw"
    shortdesc = '''Set to '1' when the transmitter has disabled the scrambler and transmits all symbols.'''
    longdesc = '''[0] - Disable scrambling.'''
[[register]]
name = "DOWNSPREAD_CTRL"
type = "mixed"
  width = 32
  description = "For down-spreading control"
  default = "0x00000000"
  offset = "0x00000018"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "raz"
  [[register.field]]
    name = "DWNSPRD_CTL"
    bits = "0"
    type = "rw"
    shortdesc = '''Down-spreading control - [0] -Set to '1' to enable a 0.'''
    longdesc = '''5% spreading of the clock or '0' for none.'''
[[register]]
name = "SOFTWARE_RESET"
type = "mixed"
  width = 32
  description = "Soft reset of DP Core"
  default = "0x00000000"
  offset = "0x0000001C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "raz"
  [[register.field]]
    name = "SOFT_RST"
    bits = "0"
    type = "wo"
    shortdesc = '''Reads will return zeros.'''
    longdesc = '''[0] - Soft Video Reset: When set, video logic will be reset (stream 1). Software need NOT update this bit to '0'for deassertion of reset'''
[[register]]
name = "COMP_PATTERN_80BIT_1"
type = "rw"
width = 32
description = "32 bits of 80-bit custom pattern that is used for LINK quality test. These bits are valid when Bit 2 of LINK_QUAL_PATTERN_SET 0x10 register is set to '1"
default = "0x00000000"
  offset = "0x00000020"
  [[register.field]]
    name = "BITS_31_0"
    bits = "31:0"
    type = "rw"
[[register]]
name = "COMP_PATTERN_80BIT_2"
type = "rw"
width = 32
description = "Description same as COMP_PATTERN_80BIT_1 (0x20)"
default = "0x00000000"
  offset = "0x00000024"
  [[register.field]]
    name = "BITS_63_32"
    bits = "31:0"
    type = "rw"
[[register]]
name = "COMP_PATTERN_80BIT_3"
type = "mixed"
width = 32
description = "Description same as COMP_PATTERN_80BIT_1 (0x20)"
default = "0x00000000"
  offset = "0x00000028"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "raz"
  [[register.field]]
    name = "BITS_79_64"
    bits = "15:0"
    type = "rw"
[[register]]
name = "TRANSMITTER_ENABLE"
type = "mixed"
  width = 32
  description = "Enable the basic operations of the transmitter."
  default = "0x00000000"
  offset = "0x00000080"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "raz"
  [[register.field]]
    name = "TX_EN"
    bits = "0"
    type = "rw"
[[register]]
name = "MAIN_STREAM_ENABLE"
type = "mixed"
  width = 32
  description = "Enable the transmission of main link video information."
  default = "0x00000000"
  offset = "0x00000084"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "raz"
  [[register.field]]
    name = "MS_ENABLE"
    bits = "0"
    type = "rw"
[[register]]
name = "FORCE_SCRAMBLER_RESET"
type = "mixed"
  width = 32
  description = "Reads from this register always return 0x0."
  default = "0x00000000"
  offset = "0x000000C0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "raz"
  [[register.field]]
    name = "FORCE_SCR_RESET"
    bits = "0"
    type = "wo"
[[register]]
name = "VERSION_REGISTER"
type = "ro"
  width = 32
  description = "Core version register"
  default = "0x04010000"
  offset = "0x000000F8"
  [[register.field]]
    name = "VER"
    bits = "31:0"
    type = "ro"
[[register]]
name = "CORE_ID"
type = "ro"
  width = 32
  description = "Returns the unique identification code of the core and the current revision level"
  default = "0x01020000"
  offset = "0x000000FC"
  [[register.field]]
    name = "ID"
    bits = "31:0"
    type = "ro"
[[register]]
name = "AUX_COMMAND_REGISTER"
type = "mixed"
width = 32
description = "AUX_COMMAND_REGISTER"
default = "0x00000000"
offset = "0x00000100"
[[register.field]]
name = "RESERVED"
bits = "31:13"
type = "raz"
[[register.field]]
name = "ADDR_TRANSFER_EN"
bits = "12"
type = "rw"
[[register.field]]
name = "AUX_CH_COMMAND"
bits = "11:8"
type = "rw"
[[register.field.enum]]
name = "I2C_WRITE"
value = 0
description = "I2C over Aux Write"
[[register.field.enum]]
name = "I2C_READ"
value = 1
description = "I2C over Aux Read"
[[register.field.enum]]
name = "I2C_WRITE_STATUS"
value = 2
description = "I2C over Aux Write Status"
[[register.field.enum]]
name = "I2C_WRITE_MOT"
value = 4
description = "I2C over Aux Write Middle Of Transfer"
[[register.field.enum]]
name = "I2C_READ_MOT"
value = 5
description = "I2C over Aux Read Middle Of Transfer"
[[register.field.enum]]
name = "AUX_WRITE"
value = 8
description = "Aux Write"
[[register.field.enum]]
name = "AUX_READ"
value = 9
description = "Aux Read"

[[register.field]]
name = "RESERVED"
bits = "7:4"
type = "raz"
[[register.field]]
name = "NUM_OF_BYTES"
bits = "3:0"
type = "rw"
shortdesc = '''Specifies the number of bytes to transfer with the current command.'''
    longdesc = '''The range of the register is 0 to 15 indicating between 1 and 16 bytes of data.'''
[[register]]
name = "AUX_WRITE_FIFO"
type = "mixed"
  width = 32
  description = ". FIFO containing up to 16 bytes of write data for the current AUX channel command"
  default = "0x00000000"
  offset = "0x00000104"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "raz"
  [[register.field]]
    name = "AUX_WRITE_FIFO"
    bits = "7:0"
    type = "wo"
[[register]]
name = "AUX_ADDRESS"
type = "mixed"
  width = 32
  description = "Specifies the address for the current AUX channel command."
  default = "0x00000000"
  offset = "0x00000108"
  [[register.field]]
    name = "RESERVED"
    bits = "31:20"
    type = "raz"
  [[register.field]]
    name = "AUX_ADDRESS"
    bits = "19:0"
    type = "rw"
[[register]]
name = "AUX_CLOCK_DIVIDER"
type = "mixed"
  width = 32
  description = ". Contains the clock divider value for generating the internal 1MHz clock from the APB host interface clock. The clock divider register provides integer division only and does not support fractional APB clock rates (for example, set to 75 for a 75 MHz APB clock)."
  default = "0x00000000"
  offset = "0x0000010C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "raz"
  [[register.field]]
    name = "AUX_SIGNAL_WIDTH_FILTER"
    bits = "15:8"
    type = "rw"
    shortdesc = '''The number of APB clocks equivalent to the recommended width of AUX pulse.'''
    longdesc = '''Allowable values include: 8,16,24,32,40 and 48. From DP Protocol spec, AUX Pulse Width range = 0.4 to 0.6 us For example, for AXI Lite clock of 50MHz (=20ns), the filter width, when set to 24, falls in the allowable range as defined by the protocol spec. ((20*24 = 480) = 0.48us which is in the range 0.4 to 0.6us) Program a value of 24 in this register.'''
  [[register.field]]
    name = "CLK_DIV"
    bits = "7:0"
    type = "rw"
[[register]]
name = "TX_USER_FIFO_OVERFLOW"
type = "mixed"
  width = 32
  description = ". Indicates an overflow in the user FIFO. The event may occur if the video rate does not match the TU size programming."
  default = "0x00000000"
  offset = "0x00000110"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "raz"
  [[register.field]]
    name = "OVERFLOW"
    bits = "0"
    type = "clronrd"
    shortdesc = ''': A '1' indicates that the internal FIFO has detected an overflow condition.'''
    longdesc = '''This bit clears upon read.'''
[[register]]
name = "INTERRUPT_SIGNAL_STATE"
type = "mixed"
  width = 32
  description = "Contains the raw signal values for those conditions which may cause an interrupt."
  default = "0x00000000"
  offset = "0x00000130"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "raz"
  [[register.field]]
    name = "REPLY_TIMEOUT"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "REPLY_STATE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "REQUEST_STATE"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "HPD_STATE"
    bits = "0"
    type = "ro"
[[register]]
name = "AUX_REPLY_DATA"
type = "mixed"
  width = 32
  description = "Maps to the internal FIFO which contains up to 16 bytes of information received during the AUX channel reply. Reply data is read from the FIFO starting with byte 0. The number of bytes in the FIFO corresponds to the number of bytes requested."
  default = "0x00000000"
  offset = "0x00000134"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "raz"
  [[register.field]]
    name = "AUX_REPLY_DATA"
    bits = "7:0"
    type = "ro"
[[register]]
name = "AUX_REPLY_CODE"
type = "mixed"
  width = 32
  description = "Reply code received from the most recent AUX Channel request. The AUX Reply Code corresponds to the code from the DisplayPort specification"
default = "0x00000000"
offset = "0x00000138"
[[register.field]]
name = "RESERVED"
bits = "31:4"
type = "raz"
[[register.field]]
name = "CODE1"
bits = "3:2"
type = "ro"
[[register.field.enum]]
name = "I2C_ACK"
value = 0
[[register.field.enum]]
name = "I2C_NACK"
value = 1
[[register.field.enum]]
name = "I2C_DEFER"
value = 2
[[register.field]]
name = "CODE0"
bits = "1:0"
type = "ro"
[[register.field.enum]]
name = "AUX_ACK"
value = 0
[[register.field.enum]]
name = "AUX_NACK"
value = 1
[[register.field.enum]]
name = "AUX_DEFER"
value = 2

[[register]]
name = "AUX_REPLY_COUNT"
type = "mixed"
width = 32
description = "Provides an internal counter of the number of AUX reply transactions received on the AUX Channel. Writing to this register clears the count."
default = "0x00000000"
offset = "0x0000013C"
[[register.field]]
name = "RESERVED"
    bits = "31:8"
    type = "raz"
  [[register.field]]
    name = "AUX_REPLY_COUNT"
    bits = "7:0"
    type = "clronwr"
[[register]]
name = "REPLY_DATA_COUNT"
type = "mixed"
  width = 32
  description = "Returns the total number of data bytes actually received during a transaction. This register does not use the length byte of the transaction header."
  default = "0x00000000"
  offset = "0x00000148"
  [[register.field]]
    name = "RESERVED"
    bits = "31:5"
    type = "rw"
  [[register.field]]
    name = "REPLY_DATA_COUNT"
    bits = "4:0"
    type = "ro"
[[register]]
name = "REPLY_STATUS"
type = "mixed"
width = 32
description = "REPLY_STATUS"
default = "0x00000010"
  offset = "0x0000014C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:12"
    type = "raz"
  [[register.field]]
    name = "AUX_REPLY_STATE"
    bits = "11:4"
    type = "ro"
  [[register.field]]
    name = "REPLY_ERROR"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "REQUEST_IN_PROGRESS"
    bits = "2"
    type = "ro"
    shortdesc = '''- [2] - REQUEST_IN_PROGRESS: The AUX transaction request controller sets this bit to a '1' while actively transmitting a request on the AUX serial bus.'''
    longdesc = '''The bit is set to '0' when the AUX transaction request controller is idle.'''
  [[register.field]]
    name = "REPLY_IN_PROGRESS"
    bits = "1"
    type = "ro"
    shortdesc = '''The AUX reply detection logic sets this bit to a '1' while receiving a reply on the AUX serial bus.'''
    longdesc = '''The bit is '0' otherwise.'''
  [[register.field]]
    name = "REPLY_RECEIVED"
    bits = "0"
    type = "ro"
    shortdesc = '''This bit is set to '0' when the AUX request controller begins sending bits on the AUX serial bus.'''
    longdesc = '''The AUX reply controller sets this bit to '1' when a complete and valid reply transaction has been received'''
[[register]]
name = "HPD_DURATION"
type = "mixed"
width = 32
description = "HPD_DURATION"
default = "0x00000000"
  offset = "0x00000150"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "raz"
  [[register.field]]
    name = "HPD_DURATION"
    bits = "15:0"
    type = "ro"
[[register]]
name = "MAIN_STREAM_HTOTAL"
type = "mixed"
  width = 32
  description = "Specifies the total number of clocks in the horizontal framing period for the main stream video signal."
  default = "0x00000000"
  offset = "0x00000180"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "raz"
  [[register.field]]
    name = "HTOTAL"
    bits = "15:0"
    type = "rw"
[[register]]
name = "MAIN_STREAM_VTOTAL"
type = "mixed"
  width = 32
  description = "Provides the total number of lines in the main stream video frame"
  default = "0x00000000"
  offset = "0x00000184"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "raz"
  [[register.field]]
    name = "VTOTAL"
    bits = "15:0"
    type = "rw"
[[register]]
name = "MAIN_STREAM_POLARITY"
type = "mixed"
  width = 32
  description = "Provides the polarity values for the video sync signals"
  default = "0x00000000"
  offset = "0x00000188"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "raz"
  [[register.field]]
    name = "VSYNC_POLARITY"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "HSYNC_POLARITY"
    bits = "0"
    type = "rw"
[[register]]
name = "MAIN_STREAM_HSWIDTH"
type = "mixed"
  width = 32
  description = "Sets the width of the horizontal sync pulse."
  default = "0x00000000"
  offset = "0x0000018C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "HSWIDTH"
    bits = "14:0"
    type = "rw"
[[register]]
name = "MAIN_STREAM_VSWIDTH"
type = "mixed"
  width = 32
  description = "Sets the width of the vertical sync pulse."
  default = "0x00000000"
  offset = "0x00000190"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "VSWIDTH"
    bits = "14:0"
    type = "rw"
[[register]]
name = "MAIN_STREAM_HRES"
type = "mixed"
  width = 32
  description = "Horizontal resolution of the main stream video source"
  default = "0x00000000"
  offset = "0x00000194"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "raz"
  [[register.field]]
    name = "HRES"
    bits = "15:0"
    type = "rw"
[[register]]
name = "MAIN_STREAM_VRES"
type = "mixed"
  width = 32
  description = "Vertical resolution of the main stream video source"
  default = "0x00000000"
  offset = "0x00000198"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "raz"
  [[register.field]]
    name = "VRES"
    bits = "15:0"
    type = "rw"
[[register]]
name = "MAIN_STREAM_HSTART"
type = "mixed"
  width = 32
  description = "Number of clocks between the leading edge of the horizontal sync and the start of active data"
  default = "0x00000000"
  offset = "0x0000019C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "raz"
  [[register.field]]
    name = "HSTART"
    bits = "15:0"
    type = "rw"
[[register]]
name = "MAIN_STREAM_VSTART"
type = "mixed"
  width = 32
  description = "Number of lines between the leading edge of the vertical sync and the first line of active data."
  default = "0x00000000"
  offset = "0x000001A0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "raz"
  [[register.field]]
    name = "VSTART"
    bits = "15:0"
    type = "rw"
[[register]]
name = "MAIN_STREAM_MISC0"
type = "mixed"
  width = 32
  description = "Miscellaneous stream attributes.Implements the attribute information contained in the DisplayPort MISC0 register described in section 2.2.4 of the standard."
  default = "0x00000000"
  offset = "0x000001A4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "raz"
  [[register.field]]
    name = "BPC"
    bits = "7:5"
    type = "rw"
  [[register.field]]
    name = "YCBCR_COLR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "DYNC_RANGE"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "COMP_FORMAT"
    bits = "2:1"
    type = "rw"
  [[register.field]]
    name = "SYNC_CLOCK"
    bits = "0"
    type = "rw"
[[register]]
name = "MAIN_STREAM_MISC1"
type = "mixed"
  width = 32
  description = "MAIN_STREAM_MISC1. Miscellaneous stream attributes.Implements the attribute information contained in the DisplayPort MISC1 register described in section 2.2.4 of the standard."
  default = "0x00000000"
  offset = "0x000001A8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "raz"
  [[register.field]]
    name = "Y_ONLY_EN"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "6:3"
    type = "rw"
  [[register.field]]
    name = "STEREO_VID_ATTR"
    bits = "2:1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
name = "MAIN_STREAM_M_VID"
type = "mixed"
  width = 32
  description = "M value for the video stream as computed by the source core. If synchronous clocking mode is used, this register must be written with the M value."
  default = "0x00000000"
  offset = "0x000001AC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "raz"
  [[register.field]]
    name = "M_VID"
    bits = "23:0"
    type = "rw"
[[register]]
name = "MSA_TRANSFER_UNIT_SIZE"
type = "mixed"
  width = 32
  description = "Sets the size of a transfer unit in the framing logic On reset, transfer size is set to 64."
  default = "0x00000040"
  offset = "0x000001B0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:7"
    type = "raz"
  [[register.field]]
    name = "TU_SIZE"
    bits = "6:0"
    type = "rw"
    shortdesc = '''This number should be in the range of 32 to 64 and is set to a fixed value that depends on the inbound video mode.'''
    longdesc = '''Note that bit 0 cannot be written (the transfer unit size is always even).'''
[[register]]
name = "MAIN_STREAM_N_VID"
type = "mixed"
  width = 32
  description = "N value for the video stream as computed by the source core. If synchronous clocking mode is used, this register must be written with the N value."
  default = "0x00000000"
  offset = "0x000001B4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "raz"
  [[register.field]]
    name = "N_VID"
    bits = "23:0"
    type = "rw"
[[register]]
name = "USER_PIX_WIDTH"
type = "mixed"
  width = 32
  description = "User pixel width size"
  default = "0x00000001"
  offset = "0x000001B8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "raz"
  [[register.field]]
    name = "PIX_WIDTH"
    bits = "1:0"
    type = "ro"
    shortdesc = '''DP Tx core is used in single pixel mode.'''
    longdesc = '''This may be used in driver to maintain compatibility with soft IP'''
[[register]]
name = "USER_DATA_COUNT_PER_LANE"
type = "mixed"
  width = 32
  description = "This register is used to translate the number of pixels per line to the native internal 16-bit datapath."
  default = "0x00000000"
  offset = "0x000001BC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:18"
    type = "raz"
  [[register.field]]
    name = "DATA_CNT_PER_LANE"
    bits = "17:0"
    type = "rw"
[[register]]
name = "MIN_BYTES_PER_TU"
type = "mixed"
  width = 32
  description = "Programs source to use MIN number of bytes per transfer unit. The calculation should be done based on the DisplayPort specification."
  default = "0x00000000"
  offset = "0x000001C4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:7"
    type = "raz"
  [[register.field]]
    name = "MIN_BYTES_PER_TU"
    bits = "6:0"
    type = "rw"
[[register]]
name = "FRAC_BYTES_PER_TU"
type = "mixed"
  width = 32
  description = "Calculating MIN bytes per TU will often not be a whole number.This register is used to hold the fractional component"
  default = "0x00000000"
  offset = "0x000001C8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:10"
    type = "raz"
  [[register.field]]
    name = "FRACT_BYTES_PER_TU"
    bits = "9:0"
    type = "rw"
[[register]]
name = "INIT_WAIT"
type = "mixed"
  width = 32
  description = "This register defines the number of initial wait cycles at the start of a new line by the Framing logic. This allows enough data to be buffered in the input FIFO."
  default = "0x00000020"
  offset = "0x000001CC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:7"
    type = "raz"
  [[register.field]]
    name = "INIT_WAIT"
    bits = "6:0"
    type = "rw"
[[register]]
name = "PHY_RESET"
type = "mixed"
  width = 32
  description = "Reset the transmitter PHY."
  default = "0x00010003"
  offset = "0x00000200"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "EN_8B_10B"
    bits = "16"
    type = "rw"
[[register.field]]
name = "RESERVED"
bits = "15:2"
type = "raz"
[[register.field]]
name = "GT_RESET"
bits = "1"
type = "rw"
shortdesc = '''Set to '1' to hold the GT in reset.'''
longdesc = '''Clear to release.'''
[[register.field]]
name = "PHY_RESET"
bits = "0"
type = "rw"
shortdesc = '''Set to '1' to hold the PHY in reset.'''
longdesc = '''Clear to release.'''

[[register]]
name = "TRANSMIT_PRBS7"
type = "mixed"
width = 32
description = "Enable the pseudo random bit sequence 7 pattern transmission for link quality assessment. PRBS is generated by the DP transmit controller only. Note: PRBS feature of GT is unused"
default = "0x00000000"
offset = "0x00000230"
[[register.field]]
name = "RESERVED"
    bits = "31:1"
    type = "raz"
  [[register.field]]
    name = "TX_PRBS7"
    bits = "0"
    type = "rw"
[[register]]
name = "PHY_CLOCK_SELECT"
type = "mixed"
  width = 32
  description = "Instructs the PHY PLL to generate the proper clock frequency for the required link rate"
  default = "0x00000000"
  offset = "0x00000234"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "raz"
[[register.field]]
name = "RESERVED"
bits = "7:3"
type = "rw"
[[register.field]]
name = "SEL"
bits = "2:0"
type = "rw"
shortdesc = '''o 0x05 = 5.'''
longdesc = '''40 Gb/s link o 0x03 = 2.70 Gb/s link o 0x01 = 1.62 Gb/s link'''
[[register.field.enum]]
name = "LINK_5_4GBS"
value = 5
description = "5.4Gb/s link speed"
[[register.field.enum]]
name = "LINK_2_7GBS"
value = 3
description = "2.7Gb/s link speed"
[[register.field.enum]]
name = "LINK_1_62GBS"
value = 1
description = "1.62Gb/s link speed"
[[register]]
name = "TX_PHY_POWER_DOWN"
type = "mixed"
width = 32
description = "Control PHY Power down"
default = "0x00000000"
offset = "0x00000238"
[[register.field]]
name = "RESERVED"
bits = "31:4"
    type = "raz"
  [[register.field]]
    name = "POWER_DWN"
    bits = "3:0"
    type = "rw"
    shortdesc = '''Two bits per lane.'''
    longdesc = '''When set to 11, moves the GT to power down mode. When set to 00, GT will be in active state. bits [1:0] - lane0 Bits [3:2] - lane 1'''
[[register]]
name = "PHY_PRECURSOR_LANE_0"
type = "mixed"
  width = 32
  description = "Set the pre-cursor level(post cursor 1 for GT) for lane 0 of the DisplayPort link"
  default = "0x00000000"
  offset = "0x0000024C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:5"
    type = "raz"
  [[register.field]]
    name = "PRECURSOR0"
    bits = "4:0"
    type = "rw"
    shortdesc = '''Controls the pre-cursor level for lane 0 of the transmitter.'''
    longdesc = '''The mapping of the four levels supported by the DisplayPort standard to the 32 levels indicated here is implementation specific'''
[[register]]
name = "PHY_PRECURSOR_LANE_1"
type = "mixed"
  width = 32
  description = "Set the pre-cursor level(post cursor 1 for GT) for lane 1 of the DisplayPort link"
  default = "0x00000000"
  offset = "0x00000250"
  [[register.field]]
    name = "RESERVED"
    bits = "31:5"
    type = "raz"
  [[register.field]]
    name = "PRECURSOR1"
    bits = "4:0"
    type = "rw"
[[register]]
name = "PHY_STATUS"
type = "mixed"
  width = 32
  description = "Provides the current status from the PHY."
  default = "0x00000000"
  offset = "0x00000280"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "raz"
  [[register.field]]
    name = "RESERVED"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "PLL_LOCKED"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "RATE_CHANGE_DONE_0_1"
    bits = "3:2"
    type = "ro"
  [[register.field]]
    name = "RESET_LANES_0_1"
    bits = "1:0"
    type = "ro"
[[register]]
name = "TX_AUDIO_CONTROL"
type = "mixed"
  width = 32
  description = "Enables audio stream packets in main link and provides buffer control."
  default = "0x00000000"
  offset = "0x00000300"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "raz"
  [[register.field]]
    name = "RESERVED"
    bits = "3:1"
    type = "rw"
  [[register.field]]
    name = "TX_AUD_CTRL"
    bits = "0"
    type = "rw"
[[register]]
name = "TX_AUDIO_CHANNELS"
type = "rw"
  width = 32
  description = "TX_AUDIO_CHANNELS. Used to input active channel count. Transmitter collects audio samples based on this information."
  default = "0x00000000"
  offset = "0x00000304"
  [[register.field]]
    name = "TX_AUD_CH"
    bits = "0"
    type = "rw"
[[register]]
name = "TX_AUDIO_INFO_DATA0"
type = "wo"
  width = 32
  description = "Word formatted as per CEA 861-C Info Frame."
  default = "0x00000000"
  offset = "0x00000308"
  [[register.field]]
    name = "INFO_DATA"
    bits = "31:0"
    type = "wo"
    shortdesc = '''Total of eight words should be written in following order: - 1st word - o [7:0] = HB0 o [15:8] = HB1 o [23:16] = HB2 o [31:24] = HB3 - 2nd word - DB3,DB2,DB1,DB0 .'''
    longdesc = '''. - 8th word -DB27,DB26,DB25,DB24 The data bytes DB1..DBN of CEA Info frame are mapped as DB0-DBN-1. No protection is provided for wrong operations by software'''
[[register]]
name = "TX_AUDIO_INFO_DATA1"
type = "wo"
  width = 32
  description = "Word formatted as per CEA 861-C Info Frame."
  default = "0x00000000"
  offset = "0x0000030C"
  [[register.field]]
    name = "INFO_DATA"
    bits = "31:0"
    type = "wo"
  shortdesc = '''Second word of the 8 words.'''
  longdesc = '''Similar to register TX_AUDIO_INFO_DATA0'''
[[register]]
name = "TX_AUDIO_INFO_DATA2"
type = "wo"
  width = 32
  description = "Word formatted as per CEA 861-C Info Frame."
  default = "0x00000000"
  offset = "0x00000310"
  [[register.field]]
    name = "INFO_DATA"
    bits = "31:0"
    type = "wo"
  shortdesc = '''Third word of the 8 words.'''
  longdesc = '''Similar to register TX_AUDIO_INFO_DATA0'''
[[register]]
name = "TX_AUDIO_INFO_DATA3"
type = "wo"
  width = 32
  description = "Word formatted as per CEA 861-C Info Frame."
  default = "0x00000000"
  offset = "0x00000314"
  [[register.field]]
    name = "INFO_DATA"
    bits = "31:0"
    type = "wo"
  shortdesc = '''Fourth word of the 8 words.'''
  longdesc = '''Similar to register TX_AUDIO_INFO_DATA0'''
[[register]]
name = "TX_AUDIO_INFO_DATA4"
type = "wo"
  width = 32
  description = "Word formatted as per CEA 861-C Info Frame."
  default = "0x00000000"
  offset = "0x00000318"
  [[register.field]]
    name = "INFO_DATA"
    bits = "31:0"
    type = "wo"
  shortdesc = '''5th word of the 8 words.'''
  longdesc = '''Similar to register TX_AUDIO_INFO_DATA0'''
[[register]]
name = "TX_AUDIO_INFO_DATA5"
type = "wo"
  width = 32
  description = "Word formatted as per CEA 861-C Info Frame."
  default = "0x00000000"
  offset = "0x0000031C"
  [[register.field]]
    name = "INFO_DATA"
    bits = "31:0"
    type = "wo"
  shortdesc = '''6th word of the 8 words.'''
  longdesc = '''Similar to register TX_AUDIO_INFO_DATA0'''
[[register]]
name = "TX_AUDIO_INFO_DATA6"
type = "wo"
  width = 32
  description = "Word formatted as per CEA 861-C Info Frame."
  default = "0x00000000"
  offset = "0x00000320"
  [[register.field]]
    name = "INFO_DATA"
    bits = "31:0"
    type = "wo"
  shortdesc = '''7th word of the 8 words.'''
  longdesc = '''Similar to register TX_AUDIO_INFO_DATA0'''
[[register]]
name = "TX_AUDIO_INFO_DATA7"
type = "wo"
  width = 32
  description = "Word formatted as per CEA 861-C Info Frame."
  default = "0x00000000"
  offset = "0x00000324"
  [[register.field]]
    name = "INFO_DATA"
    bits = "31:0"
    type = "wo"
  shortdesc = '''8th word of the 8 words.'''
  longdesc = '''Similar to register TX_AUDIO_INFO_DATA0'''
[[register]]
name = "TX_M_AUD"
type = "mixed"
  width = 32
  description = "M value of audio stream as computed by transmitter"
  default = "0x00000000"
  offset = "0x00000328"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "raz"
  [[register.field]]
    name = "MAUD"
    bits = "23:0"
    type = "rw"
[[register]]
name = "TX_N_AUD"
type = "mixed"
  width = 32
  description = "TX_AUDIO_NAUD. N value of audio stream as computed by transmitter."
  default = "0x00000000"
  offset = "0x0000032C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "raz"
  [[register.field]]
    name = "NAUD"
    bits = "23:0"
    type = "rw"
[[register]]
name = "TX_AUDIO_EXT_DATA0"
type = "wo"
  width = 32
  description = "Word formatted as per Extension packet described in protocol specification. Extended packet is fixed to 32 Bytes length. The controller has buffer space for only one extended packet."
  default = "0x00000000"
  offset = "0x00000330"
  [[register.field]]
    name = "DATA"
    bits = "31:0"
    type = "wo"
[[register]]
name = "TX_AUDIO_EXT_DATA1"
type = "wo"
  width = 32
  description = "2nd word of the 9 words of the extended packet"
  default = "0x00000000"
  offset = "0x00000334"
  [[register.field]]
    name = "DATA"
    bits = "31:0"
    type = "wo"
[[register]]
name = "TX_AUDIO_EXT_DATA2"
type = "wo"
  width = 32
  description = "3rd word of the 9 words of the extended packet"
  default = "0x00000000"
  offset = "0x00000338"
  [[register.field]]
    name = "DATA"
    bits = "31:0"
    type = "wo"
[[register]]
name = "TX_AUDIO_EXT_DATA3"
type = "wo"
  width = 32
  description = "4th word of the 9 words of the extended packet"
  default = "0x00000000"
  offset = "0x0000033C"
  [[register.field]]
    name = "DATA"
    bits = "31:0"
    type = "wo"
[[register]]
name = "TX_AUDIO_EXT_DATA4"
type = "wo"
  width = 32
  description = "5th word of the 9 words of the extended packet"
  default = "0x00000000"
  offset = "0x00000340"
  [[register.field]]
    name = "DATA"
    bits = "31:0"
    type = "wo"
[[register]]
name = "TX_AUDIO_EXT_DATA5"
type = "wo"
  width = 32
  description = "6th word of the 9 words of the extended packet"
  default = "0x00000000"
  offset = "0x00000344"
  [[register.field]]
    name = "DATA"
    bits = "31:0"
    type = "wo"
[[register]]
name = "TX_AUDIO_EXT_DATA6"
type = "wo"
  width = 32
  description = "7th word of the 9 words of the extended packet"
  default = "0x00000000"
  offset = "0x00000348"
  [[register.field]]
    name = "DATA"
    bits = "31:0"
    type = "wo"
[[register]]
name = "TX_AUDIO_EXT_DATA7"
type = "wo"
  width = 32
  description = "8th word of the 9 words of the extended packet"
  default = "0x00000000"
  offset = "0x0000034C"
  [[register.field]]
    name = "DATA"
    bits = "31:0"
    type = "wo"
[[register]]
name = "TX_AUDIO_EXT_DATA8"
type = "wo"
  width = 32
  description = "9th word of the 9 words of the extended packet"
  default = "0x00000000"
  offset = "0x00000350"
  [[register.field]]
    name = "DATA"
    bits = "31:0"
    type = "wo"
[[register]]
name = "INT_STATUS"
type = "mixed"
  width = 32
  description = "Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1."
  default = "0x00000000"
  offset = "0x000003A0"
  [[register.field]]
    name = "VSYNC_TS"
    bits = "31"
    type = "wtc"
    shortdesc = '''A '1' indicates that VSYNC Timestamp is available.'''
    longdesc = '''This is generated on every VSYNC event. The TS itself is stored in AV_BUFFER_STC_VIDEO_VSYNC_TS_REG0 and REG1 registers'''
  [[register.field]]
    name = "EXT_VSYNC_TS"
    bits = "30"
    type = "wtc"
    shortdesc = '''A '1' indicates that External VSYNC has triggered Timestamp.'''
    longdesc = '''This is generated on every posedge of external VSYNC signal. The TS itself is stored in AV_BUFFER_STC_EXT_VSYNC_TS_REG0 and REG1 registers'''
  [[register.field]]
    name = "CUST_TS"
    bits = "29"
    type = "wtc"
    shortdesc = '''A '1' indicates that a user defined Custom event has triggeredTimestamp.'''
    longdesc = '''The TS itself is stored in AV_BUFFER_STC_CUSTOM_EVENT_TS_REG0 and REG1 registers'''
  [[register.field]]
    name = "CUST_TS_2"
    bits = "28"
    type = "wtc"
    shortdesc = '''A '1' indicates that a user defined Custom event 2 has triggeredTimestamp.'''
    longdesc = '''The TS itself is stored in AV_BUFFER_STC_CUSTOM_EVENT2_TS_REG0 and REG1 registers'''
  [[register.field]]
    name = "CHBUF0_OVERFLW"
    bits = "27"
    type = "wtc"
  [[register.field]]
    name = "CHBUF1_OVERFLW"
    bits = "26"
    type = "wtc"
  [[register.field]]
    name = "CHBUF2_OVERFLW"
    bits = "25"
    type = "wtc"
  [[register.field]]
    name = "CHBUF3_OVERFLW"
    bits = "24"
    type = "wtc"
  [[register.field]]
    name = "CHBUF4_OVERFLW"
    bits = "23"
    type = "wtc"
  [[register.field]]
    name = "CHBUF5_OVERFLW"
    bits = "22"
    type = "wtc"
  [[register.field]]
    name = "CHBUF0_UNDERFLW"
    bits = "21"
    type = "wtc"
  [[register.field]]
    name = "CHBUF1_UNDERFLW"
    bits = "20"
    type = "wtc"
  [[register.field]]
    name = "CHBUF2_UNDERFLW"
    bits = "19"
    type = "wtc"
  [[register.field]]
    name = "CHBUF3_UNDERFLW"
    bits = "18"
    type = "wtc"
  [[register.field]]
    name = "CHBUF4_UNDERFLW"
    bits = "17"
    type = "wtc"
  [[register.field]]
    name = "CHBUF5_UNDERFLW"
    bits = "16"
    type = "wtc"
  [[register.field]]
    name = "PIXEL0_MATCH"
    bits = "15"
    type = "wtc"
  [[register.field]]
    name = "PIXEL1_MATCH"
    bits = "14"
    type = "wtc"
  [[register.field]]
    name = "VBLNK_START"
    bits = "13"
    type = "wtc"
  [[register.field]]
    name = "LIV_ABUF_UNDRFLW"
    bits = "12"
    type = "wtc"
  [[register.field]]
    name = "RESERVED"
    bits = "11:6"
    type = "raz"
  [[register.field]]
    name = "EXT_PKT_TXD"
    bits = "5"
    type = "wtc"
  [[register.field]]
    name = "HPD_PULSE_DET"
    bits = "4"
    type = "wtc"
    shortdesc = '''A pulse on the HPD line was detected.'''
    longdesc = '''The duration of the pulse can be determined by reading 0x150.'''
  [[register.field]]
    name = "REPLY_TIMEOUT"
    bits = "3"
    type = "wtc"
  [[register.field]]
    name = "REPLY_RECEIVED"
    bits = "2"
    type = "wtc"
  [[register.field]]
    name = "HPD_EVENT"
    bits = "1"
    type = "wtc"
  [[register.field]]
    name = "HPD_IRQ"
    bits = "0"
    type = "wtc"
[[register]]
name = "INT_MASK"
type = "mixed"
  width = 32
  description = "Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER."
  default = "0xFFFFF03F"
  offset = "0x000003A4"
  [[register.field]]
    name = "VSYNC_TS"
    bits = "31"
    type = "ro"
  [[register.field]]
    name = "EXT_VSYNC_TS"
    bits = "30"
    type = "ro"
  [[register.field]]
    name = "CUST_TS"
    bits = "29"
    type = "ro"
  [[register.field]]
    name = "CUST_TS_2"
    bits = "28"
    type = "ro"
  [[register.field]]
    name = "CHBUF0_OVERFLW"
    bits = "27"
    type = "ro"
  [[register.field]]
    name = "CHBUF1_OVERFLW"
    bits = "26"
    type = "ro"
  [[register.field]]
    name = "CHBUF2_OVERFLW"
    bits = "25"
    type = "ro"
  [[register.field]]
    name = "CHBUF3_OVERFLW"
    bits = "24"
    type = "ro"
  [[register.field]]
    name = "CHBUF4_OVERFLW"
    bits = "23"
    type = "ro"
  [[register.field]]
    name = "CHBUF5_OVERFLW"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "CHBUF0_UNDERFLW"
    bits = "21"
    type = "ro"
  [[register.field]]
    name = "CHBUF1_UNDERFLW"
    bits = "20"
    type = "ro"
  [[register.field]]
    name = "CHBUF2_UNDERFLW"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "CHBUF3_UNDERFLW"
    bits = "18"
    type = "ro"
  [[register.field]]
    name = "CHBUF4_UNDERFLW"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "CHBUF5_UNDERFLW"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "PIXEL0_MATCH"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "PIXEL1_MATCH"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "VBLNK_START"
    bits = "13"
    type = "ro"
  [[register.field]]
    name = "LIV_AUDBUF_UNDRFLW"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "11:6"
    type = "raz"
  [[register.field]]
    name = "EXT_PKT_TXD"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "HPD_PULSE_DET"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "REPLY_TIMEOUT"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "REPLY_RECEIVED"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "HPD_EVENT"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "HPD_IRQ"
    bits = "0"
    type = "ro"
[[register]]
name = "INT_EN"
type = "mixed"
  width = 32
  description = "Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)"
  default = "0x00000000"
  offset = "0x000003A8"
  [[register.field]]
    name = "VSYNC_TS"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "EXT_VSYNC_TS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "CUST_TS"
    bits = "29"
    type = "wo"
  [[register.field]]
    name = "CUST_TS_2"
    bits = "28"
    type = "wo"
  [[register.field]]
    name = "CHBUF0_OVERFLW"
    bits = "27"
    type = "wo"
  [[register.field]]
    name = "CHBUF1_OVERFLW"
    bits = "26"
    type = "wo"
  [[register.field]]
    name = "CHBUF2_OVERFLW"
    bits = "25"
    type = "wo"
  [[register.field]]
    name = "CHBUF3_OVERFLW"
    bits = "24"
    type = "wo"
  [[register.field]]
    name = "CHBUF4_OVERFLW"
    bits = "23"
    type = "wo"
  [[register.field]]
    name = "CHBUF5_OVERFLW"
    bits = "22"
    type = "wo"
  [[register.field]]
    name = "CHBUF0_UNDERFLW"
    bits = "21"
    type = "wo"
  [[register.field]]
    name = "CHBUF1_UNDERFLW"
    bits = "20"
    type = "wo"
  [[register.field]]
    name = "CHBUF2_UNDERFLW"
    bits = "19"
    type = "wo"
  [[register.field]]
    name = "CHBUF3_UNDERFLW"
    bits = "18"
    type = "wo"
  [[register.field]]
    name = "CHBUF4_UNDERFLW"
    bits = "17"
    type = "wo"
  [[register.field]]
    name = "CHBUF5_UNDERFLW"
    bits = "16"
    type = "wo"
  [[register.field]]
    name = "PIXEL0_MATCH"
    bits = "15"
    type = "wo"
  [[register.field]]
    name = "PIXEL1_MATCH"
    bits = "14"
    type = "wo"
  [[register.field]]
    name = "VBLNK_START"
    bits = "13"
    type = "wo"
  [[register.field]]
    name = "LIV_AUDBUF_UNDRFLW"
    bits = "12"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "11:6"
    type = "raz"
  [[register.field]]
    name = "EXT_PKT_TXD"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "HPD_PULSE_DET"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "REPLY_TIMEOUT"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "REPLY_RECEIVED"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "HPD_EVENT"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "HPD_IRQ"
    bits = "0"
    type = "wo"
[[register]]
name = "INT_DS"
type = "mixed"
  width = 32
  description = "Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)"
  default = "0x00000000"
  offset = "0x000003AC"
  [[register.field]]
    name = "VSYNC_TS"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "EXT_VSYNC_TS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "CUST_TS"
    bits = "29"
    type = "wo"
  [[register.field]]
    name = "CUST_TS_2"
    bits = "28"
    type = "wo"
  [[register.field]]
    name = "CHBUF0_OVERFLW"
    bits = "27"
    type = "wo"
  [[register.field]]
    name = "CHBUF1_OVERFLW"
    bits = "26"
    type = "wo"
  [[register.field]]
    name = "CHBUF2_OVERFLW"
    bits = "25"
    type = "wo"
  [[register.field]]
    name = "CHBUF3_OVERFLW"
    bits = "24"
    type = "wo"
  [[register.field]]
    name = "CHBUF4_OVERFLW"
    bits = "23"
    type = "wo"
  [[register.field]]
    name = "CHBUF5_OVERFLW"
    bits = "22"
    type = "wo"
  [[register.field]]
    name = "CHBUF0_UNDERFLW"
    bits = "21"
    type = "wo"
  [[register.field]]
    name = "CHBUF1_UNDERFLW"
    bits = "20"
    type = "wo"
  [[register.field]]
    name = "CHBUF2_UNDERFLW"
    bits = "19"
    type = "wo"
  [[register.field]]
    name = "CHBUF3_UNDERFLW"
    bits = "18"
    type = "wo"
  [[register.field]]
    name = "CHBUF4_UNDERFLW"
    bits = "17"
    type = "wo"
  [[register.field]]
    name = "CHBUF5_UNDERFLW"
    bits = "16"
    type = "wo"
  [[register.field]]
    name = "PIXEL0_MATCH"
    bits = "15"
    type = "wo"
  [[register.field]]
    name = "PIXEL1_MATCH"
    bits = "14"
    type = "wo"
  [[register.field]]
    name = "VBLNK_START"
    bits = "13"
    type = "wo"
  [[register.field]]
    name = "LIV_AUDBUF_UNDRFLW"
    bits = "12"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "11:6"
    type = "raz"
  [[register.field]]
    name = "EXT_PKT_TXD"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "HPD_PULSE_DET"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "REPLY_TIMEOUT"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "REPLY_RECEIVED"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "HPD_EVENT"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "HPD_IRQ"
    bits = "0"
    type = "wo"
[[register]]
  name = "V_BLEND_BG_CLR_0"
  type = "mixed"
  width = 32
  description = "V_BLEND_BG_CLR_0: Sets background color of the layers"
  default = "0x00000000"
  offset = "0x0000A000"
  [[register.field]]
    name = "RESERVED"
    bits = "31:12"
    type = "raz"
  [[register.field]]
    name = "CLR0"
    bits = "11:0"
    type = "rw"
[[register]]
  name = "V_BLEND_BG_CLR_1"
  type = "mixed"
  width = 32
  description = "V_BLEND_BG_CLR_1: Sets background color of the layers"
  default = "0x00000000"
  offset = "0x0000A004"
  [[register.field]]
    name = "RESERVED"
    bits = "31:12"
    type = "raz"
  [[register.field]]
    name = "CLR1"
    bits = "11:0"
    type = "rw"
[[register]]
  name = "V_BLEND_BG_CLR_2"
  type = "mixed"
  width = 32
  description = "V_BLEND_BG_CLR_2: Sets background color of the layers."
  default = "0x00000000"
  offset = "0x0000A008"
  [[register.field]]
    name = "RESERVED"
    bits = "31:12"
    type = "raz"
  [[register.field]]
    name = "CLR2"
    bits = "11:0"
    type = "rw"
[[register]]
  name = "V_BLEND_SET_GLOBAL_ALPHA_REG"
  type = "mixed"
  width = 32
  description = "To set the global alpha"
  default = "0x00000000"
  offset = "0x0000A00C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:9"
    type = "raz"
  [[register.field]]
    name = "VALUE"
    bits = "8:1"
    type = "rw"
    shortdesc = '''8: 1: Global Alpha Value.'''
    longdesc = '''0: Transparent, 255: Opaque'''
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "V_BLEND_OUTPUT_VID_FORMAT"
  type = "mixed"
  width = 32
  description = "V_BLEND_OUTPUT_VID_FORMAT:"
  default = "0x00000000"
  offset = "0x0000A014"
  [[register.field]]
    name = "RESERVED"
    bits = "31:5"
    type = "raz"
  [[register.field]]
    name = "EN_DOWNSAMPLE"
    bits = "4"
    type = "rw"
    shortdesc = '''Set to '1' to force downsampling on blender output.'''
    longdesc = '''This bit must be set when the blended output VID_FORMAT is set to YUV4222'''
[[register.field]]
name = "RESERVED"
bits = "3"
type = "raz"
[[register.field]]
name = "VID_FORMAT"
bits = "2:0"
type = "rw"
shortdesc = '''Blended video Format.'''
longdesc = '''o 0: RGB o 1: YCbCr444 o 2: YCbCr422 o 3: Y-Only'''
[[register.field.enum]]
name = "RGB"
value = 0
[[register.field.enum]]
name = "YCBCR_444"
value = 1
[[register.field.enum]]
name = "YCBCR_422"
value = 2
[[register.field.enum]]
name = "Y_ONLY"
value = 3

[[register]]
name = "V_BLEND_LAYER0_CONTROL"
type = "mixed"
width = 32
description = "V_BLEND_LAYER0_CONTROL: Layer 0 is always video pixel"
default = "0x00000000"
offset = "0x0000A018"
[[register.field]]
name = "RESERVED"
    bits = "31:9"
    type = "raz"
  [[register.field]]
    name = "BYPASS"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:2"
    type = "raz"
  [[register.field]]
    name = "RGB_MODE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "EN_US"
    bits = "0"
    type = "rw"
[[register]]
  name = "V_BLEND_LAYER1_CONTROL"
  type = "mixed"
  width = 32
  description = "V_BLEND_LAYER1_CONTROL: Layer 1 is always Graphcis"
  default = "0x00000000"
  offset = "0x0000A01C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:9"
    type = "raz"
  [[register.field]]
    name = "BYPASS"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:2"
    type = "raz"
  [[register.field]]
    name = "RGB_MODE"
    bits = "1"
    type = "rw"
    shortdesc = '''Set to '1' when layer 1 to the blender is RGB.'''
    longdesc = '''For Palette mode graphics stream, this bit has to be 1 even if data is YUV'''
  [[register.field]]
    name = "EN_US"
    bits = "0"
    type = "rw"
[[register]]
  name = "V_BLEND_RGB2YCBCR_COEFF0"
  type = "mixed"
  width = 32
  description = "V_BLEND_RGB2YCBCR_COEFF0:Coefficient values from Matrix for output color space convertor. A total of 9 values are needed to form 3x3 matrix. The value is scaled by 2^12 and stored in 15-bit signed format.(1bit reserved). 12Bits out of the 15 represent fractional value and 2 bits for decimal value and one signed bit. The order of programming values is from v0 - v8"
  default = "0x00001000"
  offset = "0x0000A020"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "RGB2Y_C0"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_RGB2YCBCR_COEFF1"
  type = "mixed"
  width = 32
  description = "V_BLEND_RGB2YCBCR_COEFF1:Description same as V_BLEND_RGB2YCBCR_COEFF0"
  default = "0x00000000"
  offset = "0x0000A024"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "RGB2Y_C1"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_RGB2YCBCR_COEFF2"
  type = "mixed"
  width = 32
  description = "V_BLEND_RGB2YCBCR_COEFF2:Description same as V_BLEND_RGB2YCBCR_COEFF0"
  default = "0x00000000"
  offset = "0x0000A028"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "RGB2Y_C2"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_RGB2YCBCR_COEFF3"
  type = "mixed"
  width = 32
  description = "V_BLEND_RGB2YCBCR_COEFF3:Description same as V_BLEND_RGB2YCBCR_COEFF0"
  default = "0x00000000"
  offset = "0x0000A02C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "RGB2Y_C3"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_RGB2YCBCR_COEFF4"
  type = "mixed"
  width = 32
  description = "V_BLEND_RGB2YCBCR_COEFF4:Description same as V_BLEND_RGB2YCBCR_COEFF0"
  default = "0x00001000"
  offset = "0x0000A030"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "RGB2Y_C4"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_RGB2YCBCR_COEFF5"
  type = "mixed"
  width = 32
  description = "V_BLEND_RGB2YCBCR_COEFF5:Description same as V_BLEND_RGB2YCBCR_COEFF0"
  default = "0x00000000"
  offset = "0x0000A034"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "RGB2Y_C5"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_RGB2YCBCR_COEFF6"
  type = "mixed"
  width = 32
  description = "V_BLEND_RGB2YCBCR_COEFF6:Description same as V_BLEND_RGB2YCBCR_COEFF0"
  default = "0x00000000"
  offset = "0x0000A038"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "RGB2Y_C6"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_RGB2YCBCR_COEFF7"
  type = "mixed"
  width = 32
  description = "V_BLEND_RGB2YCBCR_COEFF7:Description same as V_BLEND_RGB2YCBCR_COEFF0"
  default = "0x00000000"
  offset = "0x0000A03C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "RGB2Y_C7"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_RGB2YCBCR_COEFF8"
  type = "mixed"
  width = 32
  description = "V_BLEND_RGB2YCBCR_COEFF8:Description same as V_BLEND_RGB2YCBCR_COEFF0"
  default = "0x00001000"
  offset = "0x0000A040"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "RGB2Y_C8"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN1CSC_COEFF0"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN1CSC_COEFF0:Coefficient values from Matrix for input color space convertor(video). A total of 9 values are needed to form 3x3 matrix. The value is scaled by 2^12 and stored in 15-bit signed format.(1bit reserved). 12Bits out of the 15 represent fractional value and 2 bits for decimal value and one signed bit. The order of programming values is from v0 - v8"
  default = "0x00001000"
  offset = "0x0000A044"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C0"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN1CSC_COEFF1"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN1CSC_COEFF1:Description same as V_BLEND_IN1CSC_COEFF0"
  default = "0x00000000"
  offset = "0x0000A048"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C1"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN1CSC_COEFF2"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN1CSC_COEFF2:Description same as V_BLEND_IN1CSC_COEFF0"
  default = "0x00000000"
  offset = "0x0000A04C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C2"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN1CSC_COEFF3"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN1CSC_COEFF3:Description same as V_BLEND_IN1CSC_COEFF0"
  default = "0x00000000"
  offset = "0x0000A050"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C3"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN1CSC_COEFF4"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN1CSC_COEFF4:Description same as V_BLEND_IN1CSC_COEFF0"
  default = "0x00001000"
  offset = "0x0000A054"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C4"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN1CSC_COEFF5"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN1CSC_COEFF5:Description same as V_BLEND_IN1CSC_COEFF0"
  default = "0x00000000"
  offset = "0x0000A058"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C5"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN1CSC_COEFF6"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN1CSC_COEFF6:Description same as V_BLEND_IN1CSC_COEFF0"
  default = "0x00000000"
  offset = "0x0000A05C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C6"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN1CSC_COEFF7"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN1CSC_COEFF7:CDescription same as V_BLEND_IN1CSC_COEFF0"
  default = "0x00000000"
  offset = "0x0000A060"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C7"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN1CSC_COEFF8"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN1CSC_COEFF8:Description same as V_BLEND_IN1CSC_COEFF0"
  default = "0x00001000"
  offset = "0x0000A064"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C8"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_LUMA_IN1CSC_OFFSET"
  type = "mixed"
  width = 32
  description = "V_BLEND_LUMA_IN1CSC_OFFSET: Offset values for Y before and after matrix multiplication for input color space conversion"
  default = "0x00000000"
  offset = "0x0000A068"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "raz"
  [[register.field]]
    name = "POST_OFFSET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "raz"
  [[register.field]]
    name = "PRE_OFFSET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "V_BLEND_CR_IN1CSC_OFFSET"
  type = "mixed"
  width = 32
  description = "V_BLEND_CR_IN1CSC_OFFSET: Offset values for CR before and after matrix multiplication for input color space conversion"
  default = "0x00000000"
  offset = "0x0000A06C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "raz"
  [[register.field]]
    name = "POST_OFFSET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "raz"
  [[register.field]]
    name = "PRE_OFFSET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "V_BLEND_CB_IN1CSC_OFFSET"
  type = "mixed"
  width = 32
  description = "V_BLEND_CB_IN1CSC_OFFSET: Offset values for CB before and after matrix multiplication for input color space conversion"
  default = "0x00000000"
  offset = "0x0000A070"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "raz"
  [[register.field]]
    name = "POST_OFFSET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "raz"
  [[register.field]]
    name = "PRE_OFFSET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "V_BLEND_LUMA_OUTCSC_OFFSET"
  type = "mixed"
  width = 32
  description = "V_BLEND_LUMA_OUTCSC_OFFSET: Offset values for Y before and after matrix multiplication for output color space conversion"
  default = "0x00000000"
  offset = "0x0000A074"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "raz"
  [[register.field]]
    name = "POST_OFFSET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "raz"
  [[register.field]]
    name = "PRE_OFFSET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "V_BLEND_CR_OUTCSC_OFFSET"
  type = "mixed"
  width = 32
  description = "V_BLEND_CR_OUTCSC_OFFSET: Offset values for CR before and after matrix multiplication for output color space conversion"
  default = "0x00000000"
  offset = "0x0000A078"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "raz"
  [[register.field]]
    name = "POST_OFFSET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "raz"
  [[register.field]]
    name = "PRE_OFFSET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "V_BLEND_CB_OUTCSC_OFFSET"
  type = "mixed"
  width = 32
  description = "V_BLEND_CB_OUTCSC_OFFSET: Offset values for color CB before and after matrix multiplication for output color space conversion"
  default = "0x00000000"
  offset = "0x0000A07C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "raz"
  [[register.field]]
    name = "POST_OFFSET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "raz"
  [[register.field]]
    name = "PRE_OFFSET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN2CSC_COEFF0"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN2CSC_COEFF0:Coefficient values from Matrix for input color space convertor(graphics). A total of 9 values are needed to form 3x3 matrix. The value is scaled by 2^12 and stored in 15-bit signed format.(1bit reserved). 12Bits out of the 15 represent fractional value and 2 bits for decimal value and one signed bit. The order of programming values is from v0 - v8"
  default = "0x00001000"
  offset = "0x0000A080"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C0"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN2CSC_COEFF1"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN2CSC_COEFF1:Description same as V_BLEND_IN2CSC_COEFF0"
  default = "0x00000000"
  offset = "0x0000A084"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C1"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN2CSC_COEFF2"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN2CSC_COEFF2:Description same as V_BLEND_IN2CSC_COEFF0"
  default = "0x00000000"
  offset = "0x0000A088"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C2"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN2CSC_COEFF3"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN2CSC_COEFF3:Description same as V_BLEND_IN2CSC_COEFF0"
  default = "0x00000000"
  offset = "0x0000A08C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C3"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN2CSC_COEFF4"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN2CSC_COEFF4:Description same as V_BLEND_IN2CSC_COEFF0"
  default = "0x00001000"
  offset = "0x0000A090"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C4"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN2CSC_COEFF5"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN2CSC_COEFF5:Description same as V_BLEND_IN2CSC_COEFF0"
  default = "0x00000000"
  offset = "0x0000A094"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C5"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN2CSC_COEFF6"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN2CSC_COEFF6:Description same as V_BLEND_IN2CSC_COEFF0"
  default = "0x00000000"
  offset = "0x0000A098"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C6"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN2CSC_COEFF7"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN2CSC_COEFF7:Description same as V_BLEND_IN2CSC_COEFF0"
  default = "0x00000000"
  offset = "0x0000A09C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C7"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_IN2CSC_COEFF8"
  type = "mixed"
  width = 32
  description = "V_BLEND_IN2CSC_COEFF8:Description same as V_BLEND_IN2CSC_COEFF0"
  default = "0x00001000"
  offset = "0x0000A0A0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "raz"
  [[register.field]]
    name = "Y2R_C8"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "V_BLEND_LUMA_IN2CSC_OFFSET"
  type = "mixed"
  width = 32
  description = "V_BLEND_LUMA_IN2CSC_OFFSET: Offset values for Y before and after matrix multiplication for input color space conversion"
  default = "0x00000000"
  offset = "0x0000A0A4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "raz"
  [[register.field]]
    name = "POST_OFFSET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "raz"
  [[register.field]]
    name = "PRE_OFFSET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "V_BLEND_CR_IN2CSC_OFFSET"
  type = "mixed"
  width = 32
  description = "V_BLEND_CR_IN2CSC_OFFSET: Offset values for CR before and after matrix multiplication for input color space conversion"
  default = "0x00000000"
  offset = "0x0000A0A8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "raz"
  [[register.field]]
    name = "POST_OFFSET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "raz"
  [[register.field]]
    name = "PRE_OFFSET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "V_BLEND_CB_IN2CSC_OFFSET"
  type = "mixed"
  width = 32
  description = "V_BLEND_CB_IN2CSC_OFFSET: Offset values for CB before and after matrix multiplication for input color space conversion"
  default = "0x00000000"
  offset = "0x0000A0AC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "raz"
  [[register.field]]
    name = "POST_OFFSET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "raz"
  [[register.field]]
    name = "PRE_OFFSET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "V_BLEND_CHROMA_KEY_ENABLE"
  type = "mixed"
  width = 32
  description = "V_BLEND_CHROMA_KEY_ENABLE"
  default = "0x00000000"
  offset = "0x0000A1D0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "raz"
  [[register.field]]
    name = "M_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "V_BLEND_CHROMA_KEY_COMP1"
  type = "mixed"
  width = 32
  description = "V_BLEND_CHROMA_KEY_COMP1:"
  default = "0x00000000"
  offset = "0x0000A1D4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:28"
    type = "raz"
  [[register.field]]
    name = "MAX"
    bits = "27:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:12"
    type = "raz"
  [[register.field]]
    name = "MIN"
    bits = "11:0"
    type = "rw"
[[register]]
  name = "V_BLEND_CHROMA_KEY_COMP2"
  type = "mixed"
  width = 32
  description = "V_BLEND_CHROMA_KEY_COMP2"
  default = "0x00000000"
  offset = "0x0000A1D8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:28"
    type = "raz"
  [[register.field]]
    name = "MAX"
    bits = "27:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:12"
    type = "raz"
  [[register.field]]
    name = "MIN"
    bits = "11:0"
    type = "rw"
[[register]]
  name = "V_BLEND_CHROMA_KEY_COMP3"
  type = "mixed"
  width = 32
  description = "V_BLEND_CHROMA_KEY_COMP3: - 11:0 - B component of the key minimum value - 27:16 - B component of the key maximum value"
  default = "0x00000000"
  offset = "0x0000A1DC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:28"
    type = "raz"
  [[register.field]]
    name = "MAX"
    bits = "27:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:12"
    type = "raz"
  [[register.field]]
    name = "MIN"
    bits = "11:0"
    type = "rw"
[[register]]
  name = "AV_BUF_FORMAT"
  type = "mixed"
  width = 32
  description = "AV_BUF_FORMAT: This register should be programmed based on the Video/Graphics packing format in memory. DP unpacker works based on this"
  default = "0x00000000"
  offset = "0x0000B000"
  [[register.field]]
    name = "RESERVED"
    bits = "31:12"
    type = "raz"
  [[register.field]]
    name = "NL_GRAPHX_FORMAT"
    bits = "11:8"
    type = "rw"
  [[register.field]]
    name = "NL_VID_FORMAT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "AV_BUF_NON_LIVE_LATENCY"
  type = "mixed"
  width = 32
  description = "The memory fetch latency. This parameter is used to offset the early VTC. The max latency supported is 412. This should have a buffer of 35 pixel clocks than actual maximum latency expected in the system"
  default = "0x00000180"
  offset = "0x0000B008"
  [[register.field]]
    name = "RESERVED"
    bits = "31:10"
    type = "raz"
  [[register.field]]
    name = "NL_LATENCY"
    bits = "9:0"
    type = "rw"
[[register]]
  name = "AV_CHBUF0"
  type = "mixed"
  width = 32
  description = "AV_CHBUF0: Channel Enable, flush and Burst length to be programmed based on video formats. Each channel can be programmed with independent BL Channel 0: must be always enabled for any video mode. Channel 1 and 2 should be enabled for planar modes. Channel 3 for graphics. Channel 4 and 5 for audio modes"
  default = "0x00000000"
  offset = "0x0000B010"
  [[register.field]]
    name = "RESERVED"
    bits = "31:7"
    type = "raz"
  [[register.field]]
    name = "BURST_LEN"
    bits = "6:2"
    type = "rw"
    shortdesc = '''Burst length: Allowed values are 0,1,3,7,15.'''
    longdesc = '''(correspond to 1,2,4,8,16)'''
  [[register.field]]
    name = "FLUSH"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "AV_CHBUF1"
  type = "mixed"
  width = 32
  description = "AV_CHBUF1:Same as AV_CHBUF0"
  default = "0x00000000"
  offset = "0x0000B014"
  [[register.field]]
    name = "RESERVED"
    bits = "31:7"
    type = "raz"
  [[register.field]]
    name = "BURST_LEN"
    bits = "6:2"
    type = "rw"
  [[register.field]]
    name = "FLUSH"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "AV_CHBUF2"
  type = "mixed"
  width = 32
  description = "AV_CHBUF2:Same as AV_CHBUF0"
  default = "0x00000000"
  offset = "0x0000B018"
  [[register.field]]
    name = "RESERVED"
    bits = "31:7"
    type = "raz"
  [[register.field]]
    name = "BURST_LEN"
    bits = "6:2"
    type = "rw"
  [[register.field]]
    name = "FLUSH"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "AV_CHBUF3"
  type = "mixed"
  width = 32
  description = "AV_CHBUF3:Same as AV_CHBUF0"
  default = "0x00000000"
  offset = "0x0000B01C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:7"
    type = "raz"
  [[register.field]]
    name = "BURST_LEN"
    bits = "6:2"
    type = "rw"
  [[register.field]]
    name = "FLUSH"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "AV_CHBUF4"
  type = "mixed"
  width = 32
  description = "AV_CHBUF4"
  default = "0x00000000"
  offset = "0x0000B020"
  [[register.field]]
    name = "RESERVED"
    bits = "31:7"
    type = "raz"
  [[register.field]]
    name = "BURST_LEN"
    bits = "6:2"
    type = "rw"
    shortdesc = '''Burst length.'''
    longdesc = '''Allowable values are 0,1,3(actual burst length will be 1,2,4)'''
  [[register.field]]
    name = "FLUSH"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "AV_CHBUF5"
  type = "mixed"
  width = 32
  description = "AV_CHBUF5: Same as AV_CHBUF4"
  default = "0x00000000"
  offset = "0x0000B024"
  [[register.field]]
    name = "RESERVED"
    bits = "31:7"
    type = "raz"
  [[register.field]]
    name = "BURST_LEN"
    bits = "6:2"
    type = "rw"
  [[register.field]]
    name = "FLUSH"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "AV_BUF_STC_CONTROL"
  type = "rw"
  width = 32
  description = "AV_BUF_STC_CONTROL:"
  default = "0x00000000"
  offset = "0x0000B02C"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "AV_BUF_STC_INIT_VALUE0"
  type = "rw"
  width = 32
  description = "AV_BUF_STC_INIT_VALUE0:"
  default = "0x00000000"
  offset = "0x0000B030"
  [[register.field]]
    name = "INIT_VALUE0"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AV_BUF_STC_INIT_VALUE1"
  type = "mixed"
  width = 32
  description = "AV_BUF_STC_INIT_VALUE1:"
  default = "0x00000000"
  offset = "0x0000B034"
  [[register.field]]
    name = "RESERVED"
    bits = "31:10"
    type = "raz"
  [[register.field]]
    name = "INIT_VALUE1"
    bits = "9:0"
    type = "rw"
    shortdesc = '''9:0: Initial Value most significant 10bits of STC.'''
    longdesc = '''A write to this register triggers the loading of STC. SW must first write to VALUE0 register above and then write to this register'''
[[register]]
  name = "AV_BUF_STC_ADJ"
  type = "rw"
  width = 32
  description = "AV_BUF_STC_ADJ: A write to this register triggers STC adjust"
  default = "0x00000000"
  offset = "0x0000B038"
  [[register.field]]
    name = "SIGN"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "VALUE"
    bits = "30:0"
    type = "rw"
[[register]]
  name = "AV_BUF_STC_VIDEO_VSYNC_TS_REG0"
  type = "ro"
  width = 32
  description = "AV_BUF_STC_VIDEO_VSYNC_TS_REG0: STC TS with VSYNC event"
  default = "0x00000000"
  offset = "0x0000B03C"
  [[register.field]]
    name = "VSYNC_TS0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "AV_BUF_STC_VIDEO_VSYNC_TS_REG1"
  type = "mixed"
  width = 32
  description = "AV_BUF_STC_VIDEO_VSYNC_TS_REG1: STC TS with VSYNC event"
  default = "0x00000000"
  offset = "0x0000B040"
  [[register.field]]
    name = "RESERVED"
    bits = "31:10"
    type = "raz"
  [[register.field]]
    name = "VSYNC_TS1"
    bits = "9:0"
    type = "ro"
    shortdesc = '''Bits [9:0] of TS register.'''
    longdesc = '''- =Bits [41:32] of VSYNC TS register'''
[[register]]
  name = "AV_BUF_STC_EXT_VSYNC_TS_REG0"
  type = "ro"
  width = 32
  description = "AV_BUF_STC_EXT_VSYNC_TS_REG0: STC TS with external VSYNC event"
  default = "0x00000000"
  offset = "0x0000B044"
  [[register.field]]
    name = "EXT_VSYNC_TS0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "AV_BUF_STC_EXT_VSYNC_TS_REG1"
  type = "mixed"
  width = 32
  description = "AV_BUF_STC_EXT_VSYNC_TS_REG1: STC TS with VSYNC event"
  default = "0x00000000"
  offset = "0x0000B048"
  [[register.field]]
    name = "RESERVED"
    bits = "31:10"
    type = "raz"
  [[register.field]]
    name = "EXT_VSYNC_TS1"
    bits = "9:0"
    type = "ro"
    shortdesc = '''Bits [9:0] of TS register.'''
    longdesc = '''- =Bits [41:32] of EXT VSYNC TS register'''
[[register]]
  name = "AV_BUF_STC_CUSTOM_EVENT_TS_REG0"
  type = "ro"
  width = 32
  description = "AV_BUF_STC_CUSTOM_EVENT_TS_REG0: STC TS with custom event1"
  default = "0x00000000"
  offset = "0x0000B04C"
  [[register.field]]
    name = "CUST_EVENT_TS0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "AV_BUF_STC_CUSTOM_EVENT_TS_REG1"
  type = "mixed"
  width = 32
  description = "AV_BUF_STC_CUSTOM_EVENT_TS_REG1: STC TS with custom event1"
  default = "0x00000000"
  offset = "0x0000B050"
  [[register.field]]
    name = "RESERVED"
    bits = "31:10"
    type = "raz"
  [[register.field]]
    name = "CUST_EVENT_TS1"
    bits = "9:0"
    type = "ro"
[[register]]
  name = "AV_BUF_STC_CUSTOM_EVENT2_TS_REG0"
  type = "ro"
  width = 32
  description = "AV_BUF_STC_CUSTOM_EVENT2_TS_REG0: STC TS with custom event 2 (can be audio TS)"
  default = "0x00000000"
  offset = "0x0000B054"
  [[register.field]]
    name = "CUST_EVENT2_TS0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "AV_BUF_STC_CUSTOM_EVENT2_TS_REG1"
  type = "mixed"
  width = 32
  description = "AV_BUF_STC_CUSTOM_EVENT2_TS_REG1: STC TS with custom event2"
  default = "0x00000000"
  offset = "0x0000B058"
  [[register.field]]
    name = "RESERVED"
    bits = "31:10"
    type = "raz"
  [[register.field]]
    name = "CUST_EVENT2_TS1"
    bits = "9:0"
    type = "ro"
    shortdesc = '''Bits [9:0] of TS register.'''
    longdesc = '''- =Bits [41:32] of custom event 2 TS register'''
[[register]]
  name = "AV_BUF_STC_SNAPSHOT0"
  type = "ro"
  width = 32
  description = "AV_BUF_STC_SNAPSHOT0"
  default = "0x00000000"
  offset = "0x0000B060"
  [[register.field]]
    name = "STC0"
    bits = "31:0"
    type = "ro"
    shortdesc = '''31:0: STC snapshot, lower 32bits A read to this register triggers snapshot of STC and updates AV_BUF_STC_SNAPSHOT0 and AV_BUF_STC_SNAPSHOT1 registers.'''
    longdesc = '''SW should read both of these to get the correct snapshot'''
[[register]]
  name = "AV_BUF_STC_SNAPSHOT1"
  type = "mixed"
  width = 32
  description = "AV_BUF_STC_SNAPSHOT1"
  default = "0x00000000"
  offset = "0x0000B064"
  [[register.field]]
    name = "RESERVED"
    bits = "31:10"
    type = "raz"
  [[register.field]]
    name = "STC1"
    bits = "9:0"
    type = "ro"
    shortdesc = '''9:0: STC snapshot, MSB 10bits This register is updated on read to AV_BUF_STC_SNAPSHOT0.'''
    longdesc = '''SW should read both the snapshot registers to get the correct snapshot(in the sequence AV_BUF_STC_SNAPSHOT0 and AV_BUF_STC_SNAPSHOT1)'''
[[register]]
  name = "AV_BUF_OUTPUT_AUDIO_VIDEO_SELECT"
  type = "mixed"
  width = 32
  description = "AV_BUF_OUTPUT_AUDIO_VIDEO_SELECT: to select the buffer manager outputs"
  default = "0x00000008"
  offset = "0x0000B070"
  [[register.field]]
    name = "RESERVED"
    bits = "31:7"
    type = "raz"
  [[register.field]]
    name = "AUD_STREAM2_SEL"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "AUD_STREAM1_SEL"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "VID_STREAM2_SEL"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "VID_STREAM1_SEL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "AV_BUF_HCOUNT_VCOUNT_INT0"
  type = "rw"
  width = 32
  description = "AV_BUF_HCOUNT_VCOUNT_INT0: When the early VTC timing values(VCOUNT and HCOUNT) match the values programmed in this register and corresponding interrupt mask is enabled, an interrupt is generated"
  default = "0x00000000"
  offset = "0x0000B074"
  [[register.field]]
    name = "HCOUNT"
    bits = "29:16"
    type = "rw"
  [[register.field]]
    name = "VCOUNT"
    bits = "13:0"
    type = "rw"
[[register]]
  name = "AV_BUF_HCOUNT_VCOUNT_INT1"
  type = "rw"
  width = 32
  description = "AV_BUF_HCOUNT_VCOUNT_INT1: When the early VTC timing values(VCOUNT and HCOUNT) match the values programmed in this register and corresponding interrupt mask is enabled, an interrupt is generated"
  default = "0x00000000"
  offset = "0x0000B078"
  [[register.field]]
    name = "HCOUNT"
    bits = "29:16"
    type = "rw"
  [[register.field]]
    name = "VCOUNT"
    bits = "13:0"
    type = "rw"
[[register]]
  name = "AV_BUF_DITHER_CONFIG"
  type = "mixed"
  width = 32
  description = "This register is used for configuring dither functions"
  default = "0x00000000"
  offset = "0x0000B07C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:11"
    type = "raz"
  [[register.field]]
    name = "TAP_MSB"
    bits = "10"
    type = "rw"
    shortdesc = '''When this bit = '1'; MSB bits of the LFSR are tapped as random value.'''
    longdesc = '''When this bit = 0, LSB bits of the LFSR are used to get dither word'''
  [[register.field]]
    name = "DW_SEL"
    bits = "9"
    type = "rw"
    shortdesc = '''All the three colors are added with same random value.'''
    longdesc = '''Set 1 to enable each color different random value for dithering'''
  [[register.field]]
    name = "LD"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "TRUNC_PT"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Truncation Point.'''
    longdesc = '''This must be clubbed with BPC and DW size. -3'b000: Truncate point at 0 -3'b001: Truncate point at 1 -3'b010: Truncate point at 2 -3'b011: Truncate point at 3 -3'b100: Truncate point at 4 Allowed combinations of dither word size, Truncation point, BPC are: (in the same order) DW Size TP BPC 2 0 6/8/10 2 1 6/8/10 3 0 6/8 3 1 6/8/10 3 2 6/8/10 4 0 6/8 4 1 6/8 4 2 6/8/10 4 3 6/8/10 5 0 6 5 1 6/8 5 2 6/8 5 3 6/8/10 5 4 6/8/10'''
  [[register.field]]
    name = "MODE"
    bits = "4:3"
    type = "rw"
    shortdesc = '''dithering mode - 2'b01: Round - 2'b00: truncate - 2'b10: Dither Note: Value of 2'b11 is not encoded to any mode.'''
    longdesc = '''However, when this value is programmed, output is truncated version of input'''
  [[register.field]]
    name = "SIZE"
    bits = "2:0"
    type = "rw"
    shortdesc = '''Dithering word size.'''
    longdesc = '''Bits[1:0] = - 3'b010: Dither word size = 2 - 3'b011: Dither word size = 3 - 3'b100: Dither word size = 4 - 3'b101: Dither word size = 5'''
[[register]]
  name = "DITHER_CONFIG_SEED0"
  type = "mixed"
  width = 32
  description = "To set seed for LFSR0"
  default = "0x00008000"
  offset = "0x0000B080"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "raz"
  [[register.field]]
    name = "COLR0"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "DITHER_CONFIG_SEED1"
  type = "mixed"
  width = 32
  description = "Description same as DITHER_CONFIG_SEED0"
  default = "0x00008080"
  offset = "0x0000B084"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "raz"
  [[register.field]]
    name = "COLR1"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "DITHER_CONFIG_SEED2"
  type = "mixed"
  width = 32
  description = "Description same as DITHER_CONFIG_SEED0"
  default = "0x00008008"
  offset = "0x0000B088"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "raz"
  [[register.field]]
    name = "COLR2"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "DITHER_CONFIG_MAX"
  type = "mixed"
  width = 32
  description = "To set the max output value on video pixel (at the blender output towards DP )"
  default = "0x00000FFF"
  offset = "0x0000B08C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:12"
    type = "raz"
  [[register.field]]
    name = "COLR_MAX"
    bits = "11:0"
    type = "rw"
    shortdesc = '''Max value.'''
    longdesc = '''Depends on BPC'''
[[register]]
  name = "DITHER_CONFIG_MIN"
  type = "mixed"
  width = 32
  description = "To set the min output value on video pixel (at the blender output towards DP )"
  default = "0x00000000"
  offset = "0x0000B090"
  [[register.field]]
    name = "RESERVED"
    bits = "31:12"
    type = "raz"
  [[register.field]]
    name = "COLR_MIN"
    bits = "11:0"
    type = "rw"
    shortdesc = '''Min value.'''
    longdesc = '''Depends on BPC'''
[[register]]
  name = "PATTERN_GEN_SELECT"
  type = "mixed"
  width = 32
  description = "PATTERN_GEN_SELECT:PATTERN_GEN_SELECT:"
  default = "0x00000000"
  offset = "0x0000B100"
  [[register.field]]
    name = "OFFSET_EQ"
    bits = "31:8"
    type = "rw"
    shortdesc = '''Depends on audio sample rate: Need to program an offset value which is needed by audio pattern generator to generate ping pattern (250ms) For 44.'''
    longdesc = '''1kHz - 0x2B11 For 48KHz - 0x2EE0'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:2"
    type = "raz"
  [[register.field]]
    name = "AUD_RATE_SEL"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Bits[1:0] - Audio Pattern generator - 1: 44.'''
    longdesc = '''1KHz - 2: 48KHz'''
[[register]]
  name = "AUD_PATTERN_SELECT1"
  type = "mixed"
  width = 32
  description = "AUD_CH1_PAT_SELECT"
  default = "0x00000000"
  offset = "0x0000B104"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "raz"
  [[register.field]]
    name = "PATTERN"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Audio pattern generated on ch1.'''
    longdesc = '''This bit is valid only when 0xB070 is selected for internal pattern generator (Bits 5:4 =2] Bits {1:0] = 2'b00: Ping pattern. Alternate silence and sine for 250ms 2'b01: Sine pattern (2kHz when audio frequency = 48kHz. For 44.1kHz, frequency is almost = 2kHz) 2'b10: Silence'''
[[register]]
  name = "AUD_PATTERN_SELECT2"
  type = "mixed"
  width = 32
  description = "AUD_CH2_PAT_SELECT"
  default = "0x00000000"
  offset = "0x0000B108"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "raz"
  [[register.field]]
    name = "PATTERN"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "AV_BUF_AUD_VID_CLK_SOURCE"
  type = "mixed"
  width = 32
  description = "AV_BUF_AUD_VID_CLK_SOURCE: When live video from PL is absent, then the internal clock shall be video pipeline clock. If the live video is present, then clock from PL shall be the video pipe line clock. Similarly for the audio we can select from either PS or PL clock"
  default = "0x00000000"
  offset = "0x0000B120"
  [[register.field]]
    name = "RESERVED"
    bits = "31:3"
    type = "raz"
  [[register.field]]
    name = "VID_TIMING_SRC"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "AUD_CLK_SRC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VID_CLK_SRC"
    bits = "0"
    type = "rw"
[[register]]
  name = "AV_BUF_SRST_REG"
  type = "mixed"
  width = 32
  description = "AV_BUF_SRST_REG"
  default = "0x00000000"
  offset = "0x0000B124"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "raz"
  [[register.field]]
    name = "VID_RST"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "raz"
[[register]]
  name = "AV_BUF_AUDIO_RDY_INTERVAL"
  type = "rw"
  width = 32
  description = "AV_BUF_AUDIO_RDY_INTERVAL. Debug register."
  default = "0x00000000"
  offset = "0x0000B128"
  [[register.field]]
    name = "CH1_INT"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "CH0_INT"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "AV_BUF_AUDIO_CH_CONFIG"
  type = "mixed"
  width = 32
  description = "AV_BUF_AUDIO_CH_CONFIG"
  default = "0x00000000"
  offset = "0x0000B12C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "raz"
  [[register.field]]
    name = "AUD_CH_ID"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "AV_BUF_GRAPHICS_COMP0_SCALE_FACTOR"
  type = "mixed"
  width = 32
  description = "Scaling factor for graphics for component 0 For 4-bits, scale factor will be 16/15*2^16 = 0x11111 For 5-bits, scale factor will be 32/31*2^16 = 0x10842 For 6-bits, scale factor will be 64/63*2^16 = 0x10410. For 8-bits, scale factor will be 256/255*2^16 = 0x10101 For 10-bits, scale factor will be 1024/1023*2^16 = 0x10040 For BPC =12, no scaling is done. This register is unused and can be default"
  default = "0x00010101"
  offset = "0x0000B200"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "GRAPHICS_SCALE_FACTOR0"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "AV_BUF_GRAPHICS_COMP1_SCALE_FACTOR"
  type = "mixed"
  width = 32
  description = "Scaling factor for graphics for component1. Description same as AV_BUF_GRAPHICS_COMP0_SCALE_FACTOR"
  default = "0x00010101"
  offset = "0x0000B204"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "GRAPHICS_SCALE_FACTOR1"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "AV_BUF_GRAPHICS_COMP2_SCALE_FACTOR"
  type = "mixed"
  width = 32
  description = "Scaling factor for graphics for component 2.Description same as AV_BUF_GRAPHICS_COMP0_SCALE_FACTOR"
  default = "0x00010101"
  offset = "0x0000B208"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "GRAPHICS_SCALE_FACTOR2"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "AV_BUF_VIDEO_COMP0_SCALE_FACTOR"
  type = "mixed"
  width = 32
  description = "Scaling factor for video color comp0.Description same as AV_BUF_GRAPHICS_COMP0_SCALE_FACTOR"
  default = "0x00010101"
  offset = "0x0000B20C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "VID_SCA_FACT0"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "AV_BUF_VIDEO_COMP1_SCALE_FACTOR"
  type = "mixed"
  width = 32
  description = "Scaling factor for video color comp1.Description same as AV_BUF_GRAPHICS_COMP0_SCALE_FACTOR"
  default = "0x00010101"
  offset = "0x0000B210"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "VID_SCA_FACT1"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "AV_BUF_VIDEO_COMP2_SCALE_FACTOR"
  type = "mixed"
  width = 32
  description = "Scaling factor for video color comp2.Description same as AV_BUF_GRAPHICS_COMP0_SCALE_FACTOR"
  default = "0x00010101"
  offset = "0x0000B214"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "VID_SCA_FACT2"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "AV_BUF_LIVE_VIDEO_COMP0_SF"
  type = "mixed"
  width = 32
  description = "Scaling factor for live video color comp0.Description same as AV_BUF_GRAPHICS_COMP0_SCALE_FACTOR"
  default = "0x00010101"
  offset = "0x0000B218"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "LIV_VID_SCA_FACT0"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "AV_BUF_LIVE_VIDEO_COMP1_SF"
  type = "mixed"
  width = 32
  description = "Scaling factor for live video color comp1.Description same as AV_BUF_GRAPHICS_COMP0_SCALE_FACTOR"
  default = "0x00010101"
  offset = "0x0000B21C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "LIV_VID_SCA_FACT1"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "AV_BUF_LIVE_VIDEO_COMP2_SF"
  type = "mixed"
  width = 32
  description = "Scaling factor for live video color comp2.Description same as AV_BUF_GRAPHICS_COMP0_SCALE_FACTOR"
  default = "0x00010101"
  offset = "0x0000B220"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "LIV_VID_SCA_FACT2"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "AV_BUF_LIVE_VID_CONFIG"
  type = "mixed"
  width = 32
  description = "Programmable option to configure Cb or Cr first, when YUV422 mode is enabled"
  default = "0x00000000"
  offset = "0x0000B224"
  [[register.field]]
    name = "RESERVED"
    bits = "31:9"
    type = "raz"
  [[register.field]]
    name = "CB_FIRST"
    bits = "8"
    type = "rw"
    shortdesc = ''': when bit 0 =1, on live video, Cb is received first.'''
    longdesc = '''When bit 0 = Cr is sent first.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "raz"
  [[register.field]]
    name = "FORMAT"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "3"
    type = "raz"
  [[register.field]]
    name = "BPC"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "AV_BUF_LIVE_GFX_COMP0_SF"
  type = "mixed"
  width = 32
  description = "Scaling factor for live graphics color comp0.Description same as AV_BUF_GRAPHICS_COMP0_SCALE_FACTOR"
  default = "0x00010101"
  offset = "0x0000B228"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "LIV_VID_SCA_FACT0"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "AV_BUF_LIVE_GFX_COMP1_SF"
  type = "mixed"
  width = 32
  description = "Scaling factor for live graphics color comp1.Description same as AV_BUF_GRAPHICS_COMP0_SCALE_FACTOR"
  default = "0x00010101"
  offset = "0x0000B22C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "LIV_VID_SCA_FACT1"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "AV_BUF_LIVE_GFX_COMP2_SF"
  type = "mixed"
  width = 32
  description = "Scaling factor for live graphics color comp2.Description same as AV_BUF_GRAPHICS_COMP0_SCALE_FACTOR"
  default = "0x00010101"
  offset = "0x0000B230"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "LIV_VID_SCA_FACT2"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "AV_BUF_LIVE_GFX_CONFIG"
  type = "mixed"
  width = 32
  description = "Programmable option to configure Cb or Cr first, when YUV422 mode is enabled"
  default = "0x00000000"
  offset = "0x0000B234"
  [[register.field]]
    name = "RESERVED"
    bits = "31:9"
    type = "raz"
  [[register.field]]
    name = "CB_FIRST"
    bits = "8"
    type = "rw"
    shortdesc = ''': when bit 0 =1, on live graphics, Cb is received first.'''
    longdesc = '''When bit 0 = Cr is sent first.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "raz"
  [[register.field]]
    name = "FORMAT"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "3"
    type = "raz"
  [[register.field]]
    name = "BPC"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "AUDIO_MIXER_VOLUME_CONTROL"
  type = "rw"
  width = 32
  description = "AUDIO_MIXER_VOLUME_CONTROL:Setting value to 8192 means no volume change (1.0 scaling factor)"
  default = "0x00000000"
  offset = "0x0000C000"
  [[register.field]]
    name = "VOL_CTRL_CH1"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Volume - Multiplication factor for stream2(graphcis).'''
    longdesc = '''User should ensure volume adjustment does not saturate the signal heavily.'''
  [[register.field]]
    name = "VOL_CTRL_CH0"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Volume - Multiplication factor for stream1(video).'''
    longdesc = '''User should ensure volume adjustment does not saturate the signal heavily.'''
[[register]]
  name = "AUDIO_MIXER_META_DATA"
  type = "mixed"
  width = 32
  description = "AUDIO_MIXER_META_DATA"
  default = "0x00000000"
  offset = "0x0000C004"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "raz"
  [[register.field]]
    name = "AUD_META_DATA_SEL"
    bits = "0"
    type = "rw"
    shortdesc = '''When set to '1', meta data from live stream input will be taken.'''
    longdesc = '''When set to '0', meta data from registers programmed in 0xC008 - 0xC04c will be embedded into audio stream and then transmitted over displayport.'''
[[register]]
  name = "AUD_CH_STATUS_REG0"
  type = "rw"
  width = 32
  description = "AUD_CH_STATUS_REG0: Audio Channel status bits 31 to 0"
  default = "0x00000000"
  offset = "0x0000C008"
  [[register.field]]
    name = "STATUS0"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_STATUS_REG1"
  type = "rw"
  width = 32
  description = "AUD_CH_STATUS_REG1: Audio Channel status bits 63 to 32"
  default = "0x00000000"
  offset = "0x0000C00C"
  [[register.field]]
    name = "STATUS1"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_STATUS_REG2"
  type = "rw"
  width = 32
  description = "AUD_CH_STATUS_REG2: Audio Channel status bits 95 to 64"
  default = "0x00000000"
  offset = "0x0000C010"
  [[register.field]]
    name = "STATUS2"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_STATUS_REG3"
  type = "rw"
  width = 32
  description = "AUD_CH_STATUS_REG3: Audio Channel status bits 127 to 96"
  default = "0x00000000"
  offset = "0x0000C014"
  [[register.field]]
    name = "STATUS3"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_STATUS_REG4"
  type = "rw"
  width = 32
  description = "AUD_CH_STATUS_REG4: Audio Channel status bits 159 to 128"
  default = "0x00000000"
  offset = "0x0000C018"
  [[register.field]]
    name = "STATUS4"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_STATUS_REG5"
  type = "rw"
  width = 32
  description = "AUD_CH_STATUS_REG5: Audio Channel status bits 191 to 160"
  default = "0x00000000"
  offset = "0x0000C01C"
  [[register.field]]
    name = "STATUS5"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_A_DATA_REG0"
  type = "rw"
  width = 32
  description = "AUD_CH_A_DATA_REG0: User data bits 31 to 0"
  default = "0x00000000"
  offset = "0x0000C020"
  [[register.field]]
    name = "USER_DATA0"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_A_DATA_REG1"
  type = "rw"
  width = 32
  description = "AUD_CH_A_DATA_REG1: User data bits 63 to 32"
  default = "0x00000000"
  offset = "0x0000C024"
  [[register.field]]
    name = "USER_DATA1"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_A_DATA_REG2"
  type = "rw"
  width = 32
  description = "AUD_CH_A_DATA_REG2: User data bits 95 to 64"
  default = "0x00000000"
  offset = "0x0000C028"
  [[register.field]]
    name = "USER_DATA2"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_A_DATA_REG3"
  type = "rw"
  width = 32
  description = "AUD_CH_A_DATA_REG3: User data bits 127 to 96"
  default = "0x00000000"
  offset = "0x0000C02C"
  [[register.field]]
    name = "USER_DATA3"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_A_DATA_REG4"
  type = "rw"
  width = 32
  description = "AUD_CH_A_DATA_REG4: User data bits 159 to 128"
  default = "0x00000000"
  offset = "0x0000C030"
  [[register.field]]
    name = "USER_DATA4"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_A_DATA_REG5"
  type = "rw"
  width = 32
  description = "AUD_CH_A_DATA_REG5: User data bits 191 to 160"
  default = "0x00000000"
  offset = "0x0000C034"
  [[register.field]]
    name = "USER_DATA5"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_B_DATA_REG0"
  type = "rw"
  width = 32
  description = "AUD_CH_B_DATA_REG0: User data bits 31 to 0."
  default = "0x00000000"
  offset = "0x0000C038"
  [[register.field]]
    name = "USER_DATA0"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_B_DATA_REG1"
  type = "rw"
  width = 32
  description = "AUD_CH_B_DATA_REG1: User data bits 63 to 32."
  default = "0x00000000"
  offset = "0x0000C03C"
  [[register.field]]
    name = "USER_DATA1"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_B_DATA_REG2"
  type = "rw"
  width = 32
  description = "AUD_CH_B_DATA_REG2: User data bits 95 to 64."
  default = "0x00000000"
  offset = "0x0000C040"
  [[register.field]]
    name = "USER_DATA2"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_B_DATA_REG3"
  type = "rw"
  width = 32
  description = "AUD_CH_B_DATA_REG3: User data bits 127 to 96."
  default = "0x00000000"
  offset = "0x0000C044"
  [[register.field]]
    name = "USER_DATA3"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_B_DATA_REG4"
  type = "rw"
  width = 32
  description = "AUD_CH_B_DATA_REG4: User data bits 159 to 128."
  default = "0x00000000"
  offset = "0x0000C048"
  [[register.field]]
    name = "USER_DATA4"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUD_CH_B_DATA_REG5"
  type = "rw"
  width = 32
  description = "AUD_CH_B_DATA_REG5: User data bits 191 to 160."
  default = "0x00000000"
  offset = "0x0000C04C"
  [[register.field]]
    name = "USER_DATA5"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "AUDIO_SOFT_RESET"
  type = "mixed"
  width = 32
  description = "Audio Soft reset reigster."
  default = "0x00000000"
  offset = "0x0000CC00"
  [[register.field]]
    name = "RESERVED"
    bits = "31:3"
    type = "raz"
  [[register.field]]
    name = "EXTRA_BS_CONTROL"
    bits = "2"
    type = "rw"
    shortdesc = '''Setting this bit to 1 will bypass the extra BS on link.'''
    longdesc = '''This is a non-reset flop. SW has to set this bit to '0' after power on'''
  [[register.field]]
    name = "LINE_RESET_DISABLE"
    bits = "1"
    type = "rw"
    shortdesc = '''Set the bit to 1 to disable the end of line reset for reduced blanking resolutions.'''
    longdesc = '''As per CVT standard, the reduced blanking resolutions blanking period is less than 20% of HTOTAL and it has either blanking period as 80/160 and hres%8 = 0 Reduced blanking version 1 (RB) resolutions have HBLANK as 160 Reduced blanking version 2 (RB 2) resolutions have H BLANK as 80 This is a non-reset flop. SW has to set this bit to '0' after power on'''
  [[register.field]]
    name = "AUDIO_SRST"
    bits = "0"
    type = "rw"
    shortdesc = '''Set this bit to 1 to reset audio pipe.'''
    longdesc = '''Required whenever audio from DPDMA is disabled. Clear this bit to deassert reset. Note that when ever audio soft reset is used, after deassertion of Audio soft reset, all the registers related to Audio programming need to be cleared to 0 and rewritten with correct values. This is a non-reset flop. SW has to set this bit to '0' after power on'''
[[register]]
  name = "PATGEN_CRC_R"
  type = "mixed"
  width = 32
  description = "16 bit CRC calculated on the first component of video output from Internal Test Pattern Generator"
  default = "0x00000000"
  offset = "0x0000CC10"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "raz"
  [[register.field]]
    name = "CRC_R"
    bits = "15:0"
    type = "ro"
[[register]]
  name = "PATGEN_CRC_G"
  type = "mixed"
  width = 32
  description = "16 bit CRC calculated on the second component of video output from Internal Test Pattern Generator"
  default = "0x00000000"
  offset = "0x0000CC14"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "raz"
  [[register.field]]
    name = "CRC_G"
    bits = "15:0"
    type = "ro"
[[register]]
  name = "PATGEN_CRC_B"
  type = "mixed"
  width = 32
  description = "16 bit CRC calculated on the third component of video output from Internal Test Pattern Generator"
  default = "0x00000000"
  offset = "0x0000CC18"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "raz"
  [[register.field]]
    name = "CRC_B"
    bits = "15:0"
    type = "ro"
