-- VHDL for IBM SMS ALD page 15.55.02.1
-- Title: E CH UNIT NUMBER REGISTER
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/16/2020 4:51:07 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_55_02_1_E_CH_UNIT_NUMBER_REGISTER is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_ASSEMBLY_CH_2_BIT:	 in STD_LOGIC;
		MS_E_CH_RESET:	 in STD_LOGIC;
		PS_SET_E_CH_UNIT_NU_REG:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_1_BIT:	 in STD_LOGIC;
		PS_E_CH_UNIT_NU_REG_NOT_2_BIT:	 out STD_LOGIC;
		PS_E_CH_UNIT_NU_REG_2_BIT:	 out STD_LOGIC;
		PS_E_CH_UNIT_NU_REG_NOT_1_BIT:	 out STD_LOGIC;
		PS_E_CH_UNIT_NU_REG_1_BIT:	 out STD_LOGIC);
end ALD_15_55_02_1_E_CH_UNIT_NUMBER_REGISTER;

architecture behavioral of ALD_15_55_02_1_E_CH_UNIT_NUMBER_REGISTER is 

	signal OUT_4C_F: STD_LOGIC;
	signal OUT_4C_F_Latch: STD_LOGIC;
	signal OUT_3C_NoPin: STD_LOGIC;
	signal OUT_3C_NoPin_Latch: STD_LOGIC;
	signal OUT_2C_E: STD_LOGIC;
	signal OUT_5D_G: STD_LOGIC;
	signal OUT_2D_D: STD_LOGIC;
	signal OUT_4E_F: STD_LOGIC;
	signal OUT_4E_F_Latch: STD_LOGIC;
	signal OUT_3E_NoPin: STD_LOGIC;
	signal OUT_3E_NoPin_Latch: STD_LOGIC;
	signal OUT_2E_E: STD_LOGIC;
	signal OUT_5F_R: STD_LOGIC;
	signal OUT_2F_D: STD_LOGIC;

begin

	OUT_4C_F_Latch <= NOT(MS_E_CH_RESET AND OUT_3C_NoPin );
	OUT_3C_NoPin_Latch <= NOT(OUT_4C_F AND OUT_5D_G );
	OUT_2C_E <= NOT OUT_3C_NoPin;
	OUT_5D_G <= NOT(PS_ASSEMBLY_CH_2_BIT AND PS_SET_E_CH_UNIT_NU_REG );
	OUT_2D_D <= NOT OUT_4C_F;
	OUT_4E_F_Latch <= NOT(MS_E_CH_RESET AND OUT_3E_NoPin );
	OUT_3E_NoPin_Latch <= NOT(OUT_4E_F AND OUT_5F_R );
	OUT_2E_E <= NOT OUT_3E_NoPin;
	OUT_5F_R <= NOT(PS_SET_E_CH_UNIT_NU_REG AND PS_ASSEMBLY_CH_1_BIT );
	OUT_2F_D <= NOT OUT_4E_F;

	PS_E_CH_UNIT_NU_REG_NOT_2_BIT <= OUT_2C_E;
	PS_E_CH_UNIT_NU_REG_2_BIT <= OUT_2D_D;
	PS_E_CH_UNIT_NU_REG_NOT_1_BIT <= OUT_2E_E;
	PS_E_CH_UNIT_NU_REG_1_BIT <= OUT_2F_D;

	Latch_4C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4C_F_Latch,
		Q => OUT_4C_F,
		QBar => OPEN );

	Latch_3C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3C_NoPin_Latch,
		Q => OUT_3C_NoPin,
		QBar => OPEN );

	Latch_4E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4E_F_Latch,
		Q => OUT_4E_F,
		QBar => OPEN );

	Latch_3E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3E_NoPin_Latch,
		Q => OUT_3E_NoPin,
		QBar => OPEN );


end;
