Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b48cf7420e8d468a8b63e929b8259abd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pacotes_behav xil_defaultlib.pacotes -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.somador
Compiling architecture rtl of entity xil_defaultlib.pacotes
Built simulation snapshot pacotes_behav
