

================================================================
== Vivado HLS Report for 'memcachedPipeline_memWrite'
================================================================
* Date:           Wed Oct 21 12:18:31 2020

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.66|      5.79|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 5.15ns
ST_1: flushAck_V_read [1/1] 0.00ns
:6  %flushAck_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %flushAck_V)

ST_1: guard_variable_for_memWrite_st [1/1] 0.00ns
:21  %guard_variable_for_memWrite_st = load i1* @guard_variable_for_memWrite_st, align 1

ST_1: htMemWriteInputStatusWord_bin_s [1/1] 0.00ns
:22  %htMemWriteInputStatusWord_bin_s = load i1* @htMemWriteInputStatusWord_bin_s, align 1

ST_1: htMemWriteInputStatusWord_bin_18 [1/1] 0.00ns
:23  %htMemWriteInputStatusWord_bin_18 = load i1* @htMemWriteInputStatusWord_bin_4, align 1

ST_1: htMemWriteInputStatusWord_bin_19 [1/1] 0.00ns
:24  %htMemWriteInputStatusWord_bin_19 = load i1* @htMemWriteInputStatusWord_bin_1, align 1

ST_1: htMemWriteInputStatusWord_bin_20 [1/1] 0.00ns
:25  %htMemWriteInputStatusWord_bin_20 = load i1* @htMemWriteInputStatusWord_bin_5, align 1

ST_1: htMemWriteInputStatusWord_bin_21 [1/1] 0.00ns
:26  %htMemWriteInputStatusWord_bin_21 = load i1* @htMemWriteInputStatusWord_bin_2, align 1

ST_1: htMemWriteInputStatusWord_bin_22 [1/1] 0.00ns
:27  %htMemWriteInputStatusWord_bin_22 = load i1* @htMemWriteInputStatusWord_bin_6, align 1

ST_1: htMemWriteInputStatusWord_bin_23 [1/1] 0.00ns
:28  %htMemWriteInputStatusWord_bin_23 = load i1* @htMemWriteInputStatusWord_bin_3, align 1

ST_1: htMemWriteInputStatusWord_bin_24 [1/1] 0.00ns
:29  %htMemWriteInputStatusWord_bin_24 = load i1* @htMemWriteInputStatusWord_bin_7, align 1

ST_1: stg_17 [1/1] 0.89ns
:30  br i1 %guard_variable_for_memWrite_st, label %._crit_edge, label %._crit_edge2559.0

ST_1: stg_18 [1/1] 0.00ns
._crit_edge2559.0:0  store i1 true, i1* @guard_variable_for_memWrite_st, align 1

ST_1: stg_19 [1/1] 0.89ns
._crit_edge2559.0:1  br label %._crit_edge

ST_1: htMemWriteInputStatusWord_bin_25 [1/1] 0.00ns
._crit_edge:0  %htMemWriteInputStatusWord_bin_25 = phi i1 [ true, %._crit_edge2559.0 ], [ false, %0 ]

ST_1: htMemWriteInputStatusWord_bin_26 [1/1] 0.00ns
._crit_edge:1  %htMemWriteInputStatusWord_bin_26 = phi i1 [ false, %._crit_edge2559.0 ], [ %htMemWriteInputStatusWord_bin_s, %0 ]

ST_1: htMemWriteInputStatusWord_bin_27 [1/1] 0.00ns
._crit_edge:2  %htMemWriteInputStatusWord_bin_27 = phi i1 [ false, %._crit_edge2559.0 ], [ %htMemWriteInputStatusWord_bin_18, %0 ]

ST_1: htMemWriteInputStatusWord_bin_28 [1/1] 0.00ns
._crit_edge:3  %htMemWriteInputStatusWord_bin_28 = phi i1 [ false, %._crit_edge2559.0 ], [ %htMemWriteInputStatusWord_bin_19, %0 ]

ST_1: htMemWriteInputStatusWord_bin_29 [1/1] 0.00ns
._crit_edge:4  %htMemWriteInputStatusWord_bin_29 = phi i1 [ false, %._crit_edge2559.0 ], [ %htMemWriteInputStatusWord_bin_20, %0 ]

ST_1: htMemWriteInputStatusWord_bin_30 [1/1] 0.00ns
._crit_edge:5  %htMemWriteInputStatusWord_bin_30 = phi i1 [ false, %._crit_edge2559.0 ], [ %htMemWriteInputStatusWord_bin_21, %0 ]

ST_1: htMemWriteInputStatusWord_bin_31 [1/1] 0.00ns
._crit_edge:6  %htMemWriteInputStatusWord_bin_31 = phi i1 [ false, %._crit_edge2559.0 ], [ %htMemWriteInputStatusWord_bin_22, %0 ]

ST_1: htMemWriteInputStatusWord_bin_32 [1/1] 0.00ns
._crit_edge:7  %htMemWriteInputStatusWord_bin_32 = phi i1 [ false, %._crit_edge2559.0 ], [ %htMemWriteInputStatusWord_bin_23, %0 ]

ST_1: htMemWriteInputStatusWord_bin_8 [1/1] 0.00ns
._crit_edge:8  %htMemWriteInputStatusWord_bin_8 = phi i1 [ false, %._crit_edge2559.0 ], [ %htMemWriteInputStatusWord_bin_24, %0 ]

ST_1: memWrState_load [1/1] 0.00ns
._crit_edge:9  %memWrState_load = load i3* @memWrState, align 1

ST_1: memWriteAddress_V_load [1/1] 0.00ns
._crit_edge:10  %memWriteAddress_V_load = load i10* @memWriteAddress_V, align 2

ST_1: outputWord_operation_V [1/1] 0.00ns
._crit_edge:11  %outputWord_operation_V = load i8* @htMemWriteInputWordMd_operatio, align 1

ST_1: tempAddress_V [1/1] 0.00ns
._crit_edge:12  %tempAddress_V = load i32* @htMemWriteInputWordMd_metadata, align 4

ST_1: htMemWriteInputWordMd_valueLen [1/1] 0.00ns
._crit_edge:13  %htMemWriteInputWordMd_valueLen = load i16* @htMemWriteInputWordMd_valueLen, align 2

ST_1: stg_34 [1/1] 1.17ns
._crit_edge:15  switch i3 %memWrState_load, label %._crit_edge2569 [
    i3 0, label %1
    i3 1, label %8
    i3 2, label %24
    i3 -4, label %28
    i3 -3, label %30
    i3 -2, label %32
    i3 3, label %34
    i3 -1, label %38
  ]

ST_1: tmp_318 [1/1] 1.30ns
:1  %tmp_318 = add i10 %memWriteAddress_V_load, 1

ST_1: stg_36 [1/1] 0.89ns
:2  store i10 %tmp_318, i10* @memWriteAddress_V, align 2

ST_1: tmp_319 [1/1] 1.32ns
:6  %tmp_319 = icmp eq i10 %tmp_318, -1

ST_1: stg_38 [1/1] 0.00ns
:7  br i1 %tmp_319, label %39, label %._crit_edge2599

ST_1: stg_39 [1/1] 1.07ns
:0  store i3 0, i3* @memWrState, align 1

ST_1: stg_40 [1/1] 0.89ns
._crit_edge2599:0  br label %._crit_edge2569

ST_1: tmp_85 [1/1] 0.00ns
:0  %tmp_85 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @comp2memWrKey_V, i32 1)

ST_1: stg_42 [1/1] 0.00ns
:1  br i1 %tmp_85, label %35, label %._crit_edge2596

ST_1: tmp_69 [1/1] 0.00ns
:0  %tmp_69 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P(i512* @comp2memWrMemData_V_V, i32 1)

ST_1: stg_44 [1/1] 0.00ns
:1  br i1 %tmp_69, label %36, label %._crit_edge2596

ST_1: tmp_13 [1/1] 2.91ns
:0  %tmp_13 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @comp2memWrKey_V)

ST_1: tmp_522 [1/1] 0.00ns
:1  %tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp_13, i32 129)

ST_1: tmp_V_138_0 [1/1] 2.91ns
:2  %tmp_V_138_0 = call i512 @_ssdm_op_Read.ap_fifo.volatile.i512P(i512* @comp2memWrMemData_V_V)

ST_1: stg_48 [1/1] 0.00ns
:3  br i1 %tmp_522, label %37, label %._crit_edge2598

ST_1: stg_49 [1/1] 1.07ns
:0  store i3 0, i3* @memWrState, align 1

ST_1: stg_50 [1/1] 0.89ns
._crit_edge2596:0  br label %._crit_edge2569

ST_1: tmp_84 [1/1] 0.00ns
:0  %tmp_84 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @comp2memWrKey_V, i32 1)

ST_1: stg_52 [1/1] 0.00ns
:1  br i1 %tmp_84, label %33, label %._crit_edge2595

ST_1: tmp_12_0 [1/1] 2.91ns
:0  %tmp_12_0 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @comp2memWrKey_V)

ST_1: stg_54 [1/1] 1.07ns
:1  store i3 0, i3* @memWrState, align 1

ST_1: stg_55 [1/1] 0.89ns
._crit_edge2595:0  br label %._crit_edge2569

ST_1: tmp_316 [1/1] 1.30ns
:1  %tmp_316 = add i10 %memWriteAddress_V_load, 1

ST_1: stg_57 [1/1] 0.89ns
:2  store i10 %tmp_316, i10* @memWriteAddress_V, align 2

ST_1: tmp_317 [1/1] 1.32ns
:6  %tmp_317 = icmp eq i10 %tmp_316, -1

ST_1: stg_59 [1/1] 0.00ns
:7  br i1 %tmp_317, label %31, label %._crit_edge2594

ST_1: stg_60 [1/1] 1.07ns
:6  store i3 -2, i3* @memWrState, align 1

ST_1: stg_61 [1/1] 0.89ns
._crit_edge2594:0  br label %._crit_edge2569

ST_1: stg_62 [1/1] 0.00ns
:0  br i1 %flushAck_V_read, label %29, label %._crit_edge2593

ST_1: stg_63 [1/1] 1.07ns
:0  store i3 -3, i3* @memWrState, align 1

ST_1: stg_64 [1/1] 0.89ns
._crit_edge2593:0  br label %._crit_edge2569

ST_1: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @comp2memWrKey_V, i32 1)

ST_1: stg_66 [1/1] 0.00ns
:1  br i1 %tmp, label %25, label %._crit_edge2590

ST_1: tmp_68 [1/1] 0.00ns
:0  %tmp_68 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P(i512* @comp2memWrMemData_V_V, i32 1)

ST_1: stg_68 [1/1] 0.00ns
:1  br i1 %tmp_68, label %26, label %._crit_edge2590

ST_1: tmp_V_110 [1/1] 2.91ns
:0  %tmp_V_110 = call i512 @_ssdm_op_Read.ap_fifo.volatile.i512P(i512* @comp2memWrMemData_V_V)

ST_1: tmp_9 [1/1] 2.91ns
:1  %tmp_9 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @comp2memWrKey_V)

ST_1: tmp_500 [1/1] 0.00ns
:2  %tmp_500 = trunc i130 %tmp_9 to i128

ST_1: tmp_501 [1/1] 0.00ns
:3  %tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp_9, i32 129)

ST_1: stg_73 [1/1] 0.00ns
:29  br i1 %tmp_501, label %27, label %._crit_edge2592

ST_1: stg_74 [1/1] 1.07ns
:1  store i3 0, i3* @memWrState, align 1

ST_1: stg_75 [1/1] 0.89ns
._crit_edge2590:0  br label %._crit_edge2569

ST_1: tmp_63 [1/1] 0.00ns
:0  %tmp_63 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P(i512* @comp2memWrMemData_V_V, i32 1)

ST_1: stg_77 [1/1] 0.00ns
:1  br i1 %tmp_63, label %9, label %._crit_edge2573

ST_1: tmp_V_107 [1/1] 2.91ns
:0  %tmp_V_107 = call i512 @_ssdm_op_Read.ap_fifo.volatile.i512P(i512* @comp2memWrMemData_V_V)

ST_1: tmp_320 [1/1] 1.34ns
:2  %tmp_320 = icmp eq i8 %outputWord_operation_V, 0

ST_1: stg_80 [1/1] 0.00ns
:3  br i1 %tmp_320, label %.preheader2553.0, label %12

ST_1: tmp_321 [1/1] 1.34ns
:0  %tmp_321 = icmp eq i8 %outputWord_operation_V, 1

ST_1: stg_82 [1/1] 0.00ns
:1  br i1 %tmp_321, label %.preheader2552.0_ifconv, label %21

ST_1: tmp_323 [1/1] 1.34ns
:0  %tmp_323 = icmp eq i8 %outputWord_operation_V, 4

ST_1: stg_84 [1/1] 1.07ns
:1  br i1 %tmp_323, label %.preheader.0, label %._crit_edge2586

ST_1: memWr_location_V_flag_s [1/1] 0.71ns
.preheader.0:0  %memWr_location_V_flag_s = or i1 %htMemWriteInputStatusWord_bin_29, %htMemWriteInputStatusWord_bin_27

ST_1: memWr_location_V_new_cast [1/1] 0.00ns
.preheader.0:1  %memWr_location_V_new_cast = zext i1 %htMemWriteInputStatusWord_bin_29 to i2

ST_1: p_memWr_location_V_new_s [1/1] 0.71ns
.preheader.0:3  %p_memWr_location_V_new_s = select i1 %htMemWriteInputStatusWord_bin_31, i2 -2, i2 %memWr_location_V_new_cast

ST_1: tmp8 [1/1] 0.71ns
.preheader.0:4  %tmp8 = or i1 %memWr_location_V_flag_s, %htMemWriteInputStatusWord_bin_8

ST_1: brmerge2 [1/1] 0.71ns
.preheader.0:5  %brmerge2 = or i1 %tmp8, %htMemWriteInputStatusWord_bin_31

ST_1: p_mux4 [1/1] 0.71ns
.preheader.0:6  %p_mux4 = select i1 %htMemWriteInputStatusWord_bin_8, i2 -1, i2 %p_memWr_location_V_new_s

ST_1: stg_91 [1/1] 0.00ns
.preheader.0:10  br i1 %brmerge2, label %.critedge26, label %22

ST_1: stg_92 [1/1] 0.89ns
:1  br label %23

ST_1: tmp_565 [1/1] 0.00ns
.critedge26:0  %tmp_565 = trunc i32 %tempAddress_V to i7

ST_1: stg_94 [1/1] 0.89ns
.critedge26:63  br label %23

ST_1: stg_95 [1/1] 1.07ns
:2  store i3 3, i3* @memWrState, align 1

ST_1: memWr_replaceLocation_V_load [1/1] 0.00ns
.preheader2552.0_ifconv:0  %memWr_replaceLocation_V_load = load i2* @memWr_replaceLocation_V, align 1

ST_1: not_htMemWriteInputStatusWord_1 [1/1] 0.71ns
.preheader2552.0_ifconv:1  %not_htMemWriteInputStatusWord_1 = xor i1 %htMemWriteInputStatusWord_bin_8, true

ST_1: p_memWr_replaceLocation_V_load [1/1] 0.71ns
.preheader2552.0_ifconv:3  %p_memWr_replaceLocation_V_load = select i1 %htMemWriteInputStatusWord_bin_8, i2 -1, i2 %memWr_replaceLocation_V_load

ST_1: memWr_location_V_flag_5 [1/1] 0.71ns
.preheader2552.0_ifconv:4  %memWr_location_V_flag_5 = and i1 %htMemWriteInputStatusWord_bin_32, %not_htMemWriteInputStatusWord_1

ST_1: not_htMemWriteInputStatusWord_2 [1/1] 0.71ns
.preheader2552.0_ifconv:6  %not_htMemWriteInputStatusWord_2 = xor i1 %htMemWriteInputStatusWord_bin_32, true

ST_1: memWr_replaceLocation_V_flag [1/1] 0.71ns
.preheader2552.0_ifconv:7  %memWr_replaceLocation_V_flag = and i1 %htMemWriteInputStatusWord_bin_8, %not_htMemWriteInputStatusWord_2

ST_1: memWr_replaceLocation_V_loc [1/1] 0.71ns
.preheader2552.0_ifconv:8  %memWr_replaceLocation_V_loc = select i1 %htMemWriteInputStatusWord_bin_32, i2 %memWr_replaceLocation_V_load, i2 %p_memWr_replaceLocation_V_load

ST_1: not_htMemWriteInputStatusWord_3 [1/1] 0.71ns
.preheader2552.0_ifconv:9  %not_htMemWriteInputStatusWord_3 = xor i1 %htMemWriteInputStatusWord_bin_31, true

ST_1: p_s [1/1] 0.71ns
.preheader2552.0_ifconv:10  %p_s = select i1 %htMemWriteInputStatusWord_bin_31, i2 -1, i2 -2

ST_1: p_memWr_replaceLocation_V_loc [1/1] 0.71ns
.preheader2552.0_ifconv:12  %p_memWr_replaceLocation_V_loc = select i1 %htMemWriteInputStatusWord_bin_31, i2 -2, i2 %memWr_replaceLocation_V_loc

ST_1: memWr_location_V_flag_5_s [1/1] 0.71ns
.preheader2552.0_ifconv:13  %memWr_location_V_flag_5_s = and i1 %htMemWriteInputStatusWord_bin_30, %not_htMemWriteInputStatusWord_3

ST_1: not_htMemWriteInputStatusWord_4 [1/1] 0.71ns
.preheader2552.0_ifconv:16  %not_htMemWriteInputStatusWord_4 = xor i1 %htMemWriteInputStatusWord_bin_30, true

ST_1: p_memWr_replaceLocation_V_flag [1/1] 0.71ns
.preheader2552.0_ifconv:17  %p_memWr_replaceLocation_V_flag = and i1 %htMemWriteInputStatusWord_bin_31, %not_htMemWriteInputStatusWord_4

ST_1: p_1 [1/1] 0.71ns
.preheader2552.0_ifconv:18  %p_1 = select i1 %htMemWriteInputStatusWord_bin_30, i2 -1, i2 -2

ST_1: tmp_93 [1/1] 0.71ns
.preheader2552.0_ifconv:19  %tmp_93 = or i1 %htMemWriteInputStatusWord_bin_30, %htMemWriteInputStatusWord_bin_31

ST_1: memWr_replaceLocation_V_new_1 [1/1] 0.71ns
.preheader2552.0_ifconv:20  %memWr_replaceLocation_V_new_1 = select i1 %tmp_93, i2 %p_1, i2 -1

ST_1: memWr_replaceLocation_V_loc_1 [1/1] 0.71ns
.preheader2552.0_ifconv:21  %memWr_replaceLocation_V_loc_1 = select i1 %htMemWriteInputStatusWord_bin_30, i2 %memWr_replaceLocation_V_loc, i2 %p_memWr_replaceLocation_V_loc

ST_1: not_htMemWriteInputStatusWord_5 [1/1] 0.71ns
.preheader2552.0_ifconv:22  %not_htMemWriteInputStatusWord_5 = xor i1 %htMemWriteInputStatusWord_bin_29, true

ST_1: p_memWr_replaceLocation_V_new_1 [1/1] 0.71ns
.preheader2552.0_ifconv:25  %p_memWr_replaceLocation_V_new_1 = select i1 %htMemWriteInputStatusWord_bin_29, i2 1, i2 %memWr_replaceLocation_V_new_1

ST_1: memWr_location_V_flag_6_s [1/1] 0.71ns
.preheader2552.0_ifconv:27  %memWr_location_V_flag_6_s = and i1 %htMemWriteInputStatusWord_bin_28, %not_htMemWriteInputStatusWord_5

ST_1: not_htMemWriteInputStatusWord_6 [1/1] 0.71ns
.preheader2552.0_ifconv:30  %not_htMemWriteInputStatusWord_6 = xor i1 %htMemWriteInputStatusWord_bin_28, true

ST_1: p_memWr_replaceLocation_V_flag_1 [1/1] 0.71ns
.preheader2552.0_ifconv:31  %p_memWr_replaceLocation_V_flag_1 = and i1 %htMemWriteInputStatusWord_bin_29, %not_htMemWriteInputStatusWord_6

ST_1: memWr_replaceLocation_V_new_2 [1/1] 0.71ns
.preheader2552.0_ifconv:32  %memWr_replaceLocation_V_new_2 = select i1 %htMemWriteInputStatusWord_bin_28, i2 %memWr_replaceLocation_V_new_1, i2 %p_memWr_replaceLocation_V_new_1

ST_1: not_htMemWriteInputStatusWord_7 [1/1] 0.71ns
.preheader2552.0_ifconv:34  %not_htMemWriteInputStatusWord_7 = xor i1 %htMemWriteInputStatusWord_bin_27, true

ST_1: p_memWr_replaceLocation_V_new_2 [1/1] 0.71ns
.preheader2552.0_ifconv:37  %p_memWr_replaceLocation_V_new_2 = select i1 %htMemWriteInputStatusWord_bin_27, i2 0, i2 %memWr_replaceLocation_V_new_2

ST_1: memWr_location_V_flag_7_s [1/1] 0.71ns
.preheader2552.0_ifconv:39  %memWr_location_V_flag_7_s = and i1 %htMemWriteInputStatusWord_bin_26, %not_htMemWriteInputStatusWord_7

ST_1: tmp4 [1/1] 0.71ns
.preheader2552.0_ifconv:40  %tmp4 = or i1 %memWr_location_V_flag_5_s, %memWr_location_V_flag_6_s

ST_1: tmp5 [1/1] 0.71ns
.preheader2552.0_ifconv:41  %tmp5 = or i1 %memWr_location_V_flag_5, %memWr_location_V_flag_7_s

ST_1: memWr_location_V_flag_8 [1/1] 0.71ns
.preheader2552.0_ifconv:42  %memWr_location_V_flag_8 = or i1 %tmp5, %tmp4

ST_1: not_htMemWriteInputStatusWord_8 [1/1] 0.71ns
.preheader2552.0_ifconv:45  %not_htMemWriteInputStatusWord_8 = xor i1 %htMemWriteInputStatusWord_bin_26, true

ST_1: p_memWr_replaceLocation_V_flag_2 [1/1] 0.71ns
.preheader2552.0_ifconv:46  %p_memWr_replaceLocation_V_flag_2 = and i1 %htMemWriteInputStatusWord_bin_27, %not_htMemWriteInputStatusWord_8

ST_1: tmp6 [1/1] 0.71ns
.preheader2552.0_ifconv:47  %tmp6 = or i1 %p_memWr_replaceLocation_V_flag, %p_memWr_replaceLocation_V_flag_1

ST_1: tmp7 [1/1] 0.71ns
.preheader2552.0_ifconv:48  %tmp7 = or i1 %memWr_replaceLocation_V_flag, %p_memWr_replaceLocation_V_flag_2

ST_1: memWr_replaceLocation_V_flag_3 [1/1] 0.71ns
.preheader2552.0_ifconv:49  %memWr_replaceLocation_V_flag_3 = or i1 %tmp7, %tmp6

ST_1: memWr_replaceLocation_V_new_3 [1/1] 0.71ns
.preheader2552.0_ifconv:50  %memWr_replaceLocation_V_new_3 = select i1 %htMemWriteInputStatusWord_bin_26, i2 %memWr_replaceLocation_V_new_2, i2 %p_memWr_replaceLocation_V_new_2

ST_1: brmerge [1/1] 0.71ns
.preheader2552.0_ifconv:52  %brmerge = or i1 %memWr_location_V_flag_8, %memWr_replaceLocation_V_flag_3

ST_1: stg_132 [1/1] 0.00ns
mergeST42:0  store i2 %memWr_replaceLocation_V_new_3, i2* @memWr_replaceLocation_V, align 1

ST_1: stg_133 [1/1] 0.00ns
.preheader2552.4.new:0  br i1 %brmerge, label %13, label %._crit_edge2579

ST_1: tmp_564 [1/1] 0.00ns
:0  %tmp_564 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %htMemWriteInputWordMd_valueLen, i32 11, i32 15)

ST_1: icmp [1/1] 1.17ns
:1  %icmp = icmp eq i5 %tmp_564, 0

ST_1: stg_136 [1/1] 0.00ns
:2  br i1 %icmp, label %14, label %._crit_edge2580

ST_1: tmp_71 [1/1] 0.00ns
:0  %tmp_71 = call i1 @_ssdm_op_NbReadReq.axis.i32P(i32* %addressAssignDramIn_V_V, i32 1)

ST_1: stg_138 [1/1] 0.00ns
:1  br i1 %tmp_71, label %._crit_edge2580, label %._crit_edge2579

ST_1: tmp_604 [1/1] 0.00ns
._crit_edge2580:0  %tmp_604 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %htMemWriteInputWordMd_valueLen, i32 11, i32 15)

ST_1: icmp4 [1/1] 1.17ns
._crit_edge2580:1  %icmp4 = icmp eq i5 %tmp_604, 0

ST_1: stg_141 [1/1] 0.00ns
._crit_edge2580:2  br i1 %icmp4, label %._crit_edge2583, label %15

ST_1: tmp_72 [1/1] 0.00ns
:0  %tmp_72 = call i1 @_ssdm_op_NbReadReq.axis.i32P(i32* %addressAssignFlashIn_V_V, i32 1)

ST_1: stg_143 [1/1] 0.00ns
:1  br i1 %tmp_72, label %._crit_edge2583, label %._crit_edge2579

ST_1: stg_144 [1/1] 1.07ns
._crit_edge2579:2  store i3 3, i3* @memWrState, align 1

ST_1: tmp_605 [1/1] 0.00ns
._crit_edge2587:7  %tmp_605 = trunc i32 %tempAddress_V to i7

ST_1: stg_146 [1/1] 0.00ns
:0  br i1 %icmp, label %18, label %19

ST_1: tmp_V_109 [1/1] 0.00ns
:0  %tmp_V_109 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %addressAssignFlashIn_V_V)

ST_1: tmp_V_108 [1/1] 0.00ns
:0  %tmp_V_108 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %addressAssignDramIn_V_V)

ST_1: stg_149 [1/1] 1.07ns
:29  store i3 2, i3* @memWrState, align 1

ST_1: memWr_location_V_flag_1 [1/1] 0.71ns
.preheader2553.0:0  %memWr_location_V_flag_1 = or i1 %htMemWriteInputStatusWord_bin_31, %htMemWriteInputStatusWord_bin_8

ST_1: memWr_location_V_new_1 [1/1] 0.71ns
.preheader2553.0:3  %memWr_location_V_new_1 = select i1 %htMemWriteInputStatusWord_bin_29, i2 1, i2 -2

ST_1: tmp_91 [1/1] 0.71ns
.preheader2553.0:4  %tmp_91 = or i1 %htMemWriteInputStatusWord_bin_29, %htMemWriteInputStatusWord_bin_31

ST_1: p_memWr_location_V_new_1 [1/1] 0.71ns
.preheader2553.0:5  %p_memWr_location_V_new_1 = select i1 %tmp_91, i2 %memWr_location_V_new_1, i2 -1

ST_1: tmp1 [1/1] 0.71ns
.preheader2553.0:6  %tmp1 = or i1 %memWr_location_V_flag_1, %htMemWriteInputStatusWord_bin_27

ST_1: brmerge1 [1/1] 0.71ns
.preheader2553.0:7  %brmerge1 = or i1 %tmp1, %htMemWriteInputStatusWord_bin_29

ST_1: p_mux1 [1/1] 0.71ns
.preheader2553.0:8  %p_mux1 = select i1 %htMemWriteInputStatusWord_bin_27, i2 0, i2 %p_memWr_location_V_new_1

ST_1: stg_157 [1/1] 0.00ns
.preheader2553.0:13  br i1 %brmerge1, label %.critedge, label %10

ST_1: stg_158 [1/1] 0.89ns
:1  br label %11

ST_1: stg_159 [1/1] 0.89ns
.critedge:46  br label %11

ST_1: stg_160 [1/1] 1.07ns
:3  store i3 3, i3* @memWrState, align 1

ST_1: stg_161 [1/1] 0.89ns
._crit_edge2573:0  br label %._crit_edge2569

ST_1: memWr_memInitialized_load [1/1] 0.00ns
:0  %memWr_memInitialized_load = load i1* @memWr_memInitialized, align 1

ST_1: stg_163 [1/1] 0.00ns
:1  br i1 %memWr_memInitialized_load, label %2, label %7

ST_1: stg_164 [1/1] 0.00ns
:0  store i1 true, i1* @memWr_memInitialized, align 1

ST_1: stg_165 [1/1] 1.07ns
:1  store i3 -1, i3* @memWrState, align 1

ST_1: stg_166 [1/1] 0.89ns
:2  br label %._crit_edge2569

ST_1: tmp_86 [1/1] 0.00ns
:0  %tmp_86 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @comp2memWrMd_V, i32 1)

ST_1: stg_168 [1/1] 0.89ns
:1  br i1 %tmp_86, label %3, label %._crit_edge2569

ST_1: tmp_87 [1/1] 0.00ns
:0  %tmp_87 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i8P(i8* @comp2memWrStatus_V_bin, i32 1)

ST_1: stg_170 [1/1] 0.89ns
:1  br i1 %tmp_87, label %comp2decWord.exit, label %._crit_edge2569

ST_1: stg_171 [1/1] 0.89ns
comp2decWord.exit:0  store i10 0, i10* @memWriteAddress_V, align 2

ST_1: tmp_bin [1/1] 2.91ns
comp2decWord.exit:1  %tmp_bin = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @comp2memWrStatus_V_bin)

ST_1: tmp_523 [1/1] 0.00ns
comp2decWord.exit:2  %tmp_523 = trunc i8 %tmp_bin to i1

ST_1: tmp_524 [1/1] 0.00ns
comp2decWord.exit:3  %tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_bin, i32 4)

ST_1: tmp_525 [1/1] 0.00ns
comp2decWord.exit:4  %tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_bin, i32 1)

ST_1: tmp_526 [1/1] 0.00ns
comp2decWord.exit:5  %tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_bin, i32 5)

ST_1: tmp_527 [1/1] 0.00ns
comp2decWord.exit:6  %tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_bin, i32 2)

ST_1: tmp_528 [1/1] 0.00ns
comp2decWord.exit:7  %tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_bin, i32 6)

ST_1: tmp_529 [1/1] 0.00ns
comp2decWord.exit:8  %tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_bin, i32 3)

ST_1: tmp_530 [1/1] 0.00ns
comp2decWord.exit:9  %tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_bin, i32 7)

ST_1: tmp9 [1/1] 2.91ns
comp2decWord.exit:10  %tmp9 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @comp2memWrMd_V)

ST_1: tmp_531 [1/1] 0.00ns
comp2decWord.exit:11  %tmp_531 = trunc i64 %tmp9 to i8

ST_1: stg_183 [1/1] 0.00ns
comp2decWord.exit:12  store i8 %tmp_531, i8* @htMemWriteInputWordMd_operatio, align 4

ST_1: tmp_metadata_V_load_new [1/1] 0.00ns
comp2decWord.exit:13  %tmp_metadata_V_load_new = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp9, i32 8, i32 39)

ST_1: stg_185 [1/1] 0.00ns
comp2decWord.exit:14  store i32 %tmp_metadata_V_load_new, i32* @htMemWriteInputWordMd_metadata, align 4

ST_1: tmp_keyLength_V_load_new [1/1] 0.00ns
comp2decWord.exit:15  %tmp_keyLength_V_load_new = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp9, i32 40, i32 47)

ST_1: tmp_valueLength_V_3_load_new [1/1] 0.00ns
comp2decWord.exit:17  %tmp_valueLength_V_3_load_new = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp9, i32 48, i32 63)

ST_1: stg_188 [1/1] 0.00ns
comp2decWord.exit:18  store i16 %tmp_valueLength_V_3_load_new, i16* @htMemWriteInputWordMd_valueLen, align 2

ST_1: tmp_s [1/1] 1.34ns
comp2decWord.exit:19  %tmp_s = icmp eq i8 %tmp_531, 8

ST_1: stg_190 [1/1] 0.00ns
comp2decWord.exit:20  br i1 %tmp_s, label %4, label %5

ST_1: stg_191 [1/1] 1.07ns
:0  store i3 1, i3* @memWrState, align 1

ST_1: stg_192 [1/1] 1.07ns
:0  store i3 -4, i3* @memWrState, align 1

ST_1: stg_193 [1/1] 0.89ns
:0  br label %._crit_edge2569

ST_1: htMemWriteInputStatusWord_bin_9 [1/1] 0.00ns
._crit_edge2569:0  %htMemWriteInputStatusWord_bin_9 = phi i1 [ %htMemWriteInputStatusWord_bin_25, %._crit_edge ], [ %htMemWriteInputStatusWord_bin_25, %._crit_edge2599 ], [ %htMemWriteInputStatusWord_bin_25, %._crit_edge2596 ], [ %htMemWriteInputStatusWord_bin_25, %._crit_edge2595 ], [ %htMemWriteInputStatusWord_bin_25, %._crit_edge2594 ], [ %htMemWriteInputStatusWord_bin_25, %._crit_edge2593 ], [ %htMemWriteInputStatusWord_bin_25, %._crit_edge2590 ], [ %htMemWriteInputStatusWord_bin_25, %._crit_edge2573 ], [ %htMemWriteInputStatusWord_bin_25, %7 ], [ true, %6 ], [ %htMemWriteInputStatusWord_bin_25, %3 ], [ %htMemWriteInputStatusWord_bin_25, %2 ]

ST_1: htMemWriteInputStatusWord_bin_10 [1/1] 0.00ns
._crit_edge2569:1  %htMemWriteInputStatusWord_bin_10 = phi i1 [ false, %._crit_edge ], [ false, %._crit_edge2599 ], [ false, %._crit_edge2596 ], [ false, %._crit_edge2595 ], [ false, %._crit_edge2594 ], [ false, %._crit_edge2593 ], [ false, %._crit_edge2590 ], [ false, %._crit_edge2573 ], [ false, %7 ], [ %tmp_523, %6 ], [ false, %3 ], [ false, %2 ]

ST_1: htMemWriteInputStatusWord_bin_11 [1/1] 0.00ns
._crit_edge2569:2  %htMemWriteInputStatusWord_bin_11 = phi i1 [ false, %._crit_edge ], [ false, %._crit_edge2599 ], [ false, %._crit_edge2596 ], [ false, %._crit_edge2595 ], [ false, %._crit_edge2594 ], [ false, %._crit_edge2593 ], [ false, %._crit_edge2590 ], [ false, %._crit_edge2573 ], [ false, %7 ], [ %tmp_524, %6 ], [ false, %3 ], [ false, %2 ]

ST_1: htMemWriteInputStatusWord_bin_12 [1/1] 0.00ns
._crit_edge2569:3  %htMemWriteInputStatusWord_bin_12 = phi i1 [ false, %._crit_edge ], [ false, %._crit_edge2599 ], [ false, %._crit_edge2596 ], [ false, %._crit_edge2595 ], [ false, %._crit_edge2594 ], [ false, %._crit_edge2593 ], [ false, %._crit_edge2590 ], [ false, %._crit_edge2573 ], [ false, %7 ], [ %tmp_525, %6 ], [ false, %3 ], [ false, %2 ]

ST_1: htMemWriteInputStatusWord_bin_13 [1/1] 0.00ns
._crit_edge2569:4  %htMemWriteInputStatusWord_bin_13 = phi i1 [ false, %._crit_edge ], [ false, %._crit_edge2599 ], [ false, %._crit_edge2596 ], [ false, %._crit_edge2595 ], [ false, %._crit_edge2594 ], [ false, %._crit_edge2593 ], [ false, %._crit_edge2590 ], [ false, %._crit_edge2573 ], [ false, %7 ], [ %tmp_526, %6 ], [ false, %3 ], [ false, %2 ]

ST_1: htMemWriteInputStatusWord_bin_14 [1/1] 0.00ns
._crit_edge2569:5  %htMemWriteInputStatusWord_bin_14 = phi i1 [ false, %._crit_edge ], [ false, %._crit_edge2599 ], [ false, %._crit_edge2596 ], [ false, %._crit_edge2595 ], [ false, %._crit_edge2594 ], [ false, %._crit_edge2593 ], [ false, %._crit_edge2590 ], [ false, %._crit_edge2573 ], [ false, %7 ], [ %tmp_527, %6 ], [ false, %3 ], [ false, %2 ]

ST_1: htMemWriteInputStatusWord_bin_15 [1/1] 0.00ns
._crit_edge2569:6  %htMemWriteInputStatusWord_bin_15 = phi i1 [ false, %._crit_edge ], [ false, %._crit_edge2599 ], [ false, %._crit_edge2596 ], [ false, %._crit_edge2595 ], [ false, %._crit_edge2594 ], [ false, %._crit_edge2593 ], [ false, %._crit_edge2590 ], [ false, %._crit_edge2573 ], [ false, %7 ], [ %tmp_528, %6 ], [ false, %3 ], [ false, %2 ]

ST_1: htMemWriteInputStatusWord_bin_16 [1/1] 0.00ns
._crit_edge2569:7  %htMemWriteInputStatusWord_bin_16 = phi i1 [ false, %._crit_edge ], [ false, %._crit_edge2599 ], [ false, %._crit_edge2596 ], [ false, %._crit_edge2595 ], [ false, %._crit_edge2594 ], [ false, %._crit_edge2593 ], [ false, %._crit_edge2590 ], [ false, %._crit_edge2573 ], [ false, %7 ], [ %tmp_529, %6 ], [ false, %3 ], [ false, %2 ]

ST_1: htMemWriteInputStatusWord_bin_17 [1/1] 0.00ns
._crit_edge2569:8  %htMemWriteInputStatusWord_bin_17 = phi i1 [ false, %._crit_edge ], [ false, %._crit_edge2599 ], [ false, %._crit_edge2596 ], [ false, %._crit_edge2595 ], [ false, %._crit_edge2594 ], [ false, %._crit_edge2593 ], [ false, %._crit_edge2590 ], [ false, %._crit_edge2573 ], [ false, %7 ], [ %tmp_530, %6 ], [ false, %3 ], [ false, %2 ]

ST_1: stg_203 [1/1] 0.00ns
._crit_edge2569:13  br i1 %htMemWriteInputStatusWord_bin_9, label %mergeST39, label %._crit_edge2569.new

ST_1: stg_204 [1/1] 0.00ns
mergeST39:0  store i1 %htMemWriteInputStatusWord_bin_17, i1* @htMemWriteInputStatusWord_bin_7, align 1

ST_1: stg_205 [1/1] 0.00ns
mergeST39:1  store i1 %htMemWriteInputStatusWord_bin_16, i1* @htMemWriteInputStatusWord_bin_3, align 1

ST_1: stg_206 [1/1] 0.00ns
mergeST39:2  store i1 %htMemWriteInputStatusWord_bin_15, i1* @htMemWriteInputStatusWord_bin_6, align 1

ST_1: stg_207 [1/1] 0.00ns
mergeST39:3  store i1 %htMemWriteInputStatusWord_bin_14, i1* @htMemWriteInputStatusWord_bin_2, align 1

ST_1: stg_208 [1/1] 0.00ns
mergeST39:4  store i1 %htMemWriteInputStatusWord_bin_13, i1* @htMemWriteInputStatusWord_bin_5, align 1

ST_1: stg_209 [1/1] 0.00ns
mergeST39:5  store i1 %htMemWriteInputStatusWord_bin_12, i1* @htMemWriteInputStatusWord_bin_1, align 1

ST_1: stg_210 [1/1] 0.00ns
mergeST39:6  store i1 %htMemWriteInputStatusWord_bin_11, i1* @htMemWriteInputStatusWord_bin_4, align 1

ST_1: stg_211 [1/1] 0.00ns
mergeST39:7  store i1 %htMemWriteInputStatusWord_bin_10, i1* @htMemWriteInputStatusWord_bin_s, align 1


 <State 2>: 5.68ns
ST_2: memWr_location_V_load [1/1] 0.00ns
._crit_edge:14  %memWr_location_V_load = load i2* @memWr_location_V, align 1

ST_2: memWr_location_V_loc_s [1/1] 0.71ns
.preheader.0:2  %memWr_location_V_loc_s = select i1 %memWr_location_V_flag_s, i2 %memWr_location_V_new_cast, i2 %memWr_location_V_load

ST_2: p_memWr_location_V_loc_s [1/1] 0.71ns
.preheader.0:7  %p_memWr_location_V_loc_s = select i1 %htMemWriteInputStatusWord_bin_8, i2 -1, i2 -2

ST_2: tmp_94 [1/1] 0.71ns
.preheader.0:8  %tmp_94 = or i1 %htMemWriteInputStatusWord_bin_8, %htMemWriteInputStatusWord_bin_31

ST_2: p_mux5 [1/1] 0.71ns
.preheader.0:9  %p_mux5 = select i1 %tmp_94, i2 %p_memWr_location_V_loc_s, i2 %memWr_location_V_loc_s

ST_2: r_V_2 [1/1] 0.00ns
.critedge26:3  %r_V_2 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %p_mux5, i7 0)

ST_2: tmp_324 [1/1] 0.00ns
.critedge26:5  %tmp_324 = or i9 %r_V_2, 87

ST_2: tmp_392_cast [1/1] 0.00ns
.critedge26:6  %tmp_392_cast = zext i9 %tmp_324 to i10

ST_2: Hi_assign_2 [1/1] 1.30ns
.critedge26:7  %Hi_assign_2 = add i10 %tmp_392_cast, -1

ST_2: memWr_location_V_flag_2 [1/1] 0.00ns
:0  %memWr_location_V_flag_2 = phi i1 [ true, %.critedge26 ], [ false, %22 ]

ST_2: memWr_location_V_new_s [1/1] 0.00ns
:1  %memWr_location_V_new_s = phi i2 [ %p_mux4, %.critedge26 ], [ %p_memWr_location_V_new_s, %22 ]

ST_2: stg_223 [1/1] 1.07ns
:4  br label %._crit_edge2586

ST_2: memWr_location_V_load_s [1/1] 0.71ns
.preheader2552.0_ifconv:2  %memWr_location_V_load_s = select i1 %htMemWriteInputStatusWord_bin_8, i2 %memWr_location_V_load, i2 -1

ST_2: memWr_location_V_loc_4 [1/1] 0.71ns
.preheader2552.0_ifconv:5  %memWr_location_V_loc_4 = select i1 %htMemWriteInputStatusWord_bin_32, i2 %memWr_location_V_load_s, i2 %memWr_location_V_load

ST_2: memWr_location_V_loc_4_s [1/1] 0.71ns
.preheader2552.0_ifconv:11  %memWr_location_V_loc_4_s = select i1 %htMemWriteInputStatusWord_bin_31, i2 %memWr_location_V_loc_4, i2 -2

ST_2: memWr_location_V_new_6 [1/1] 0.71ns
.preheader2552.0_ifconv:14  %memWr_location_V_new_6 = select i1 %htMemWriteInputStatusWord_bin_30, i2 %p_s, i2 -1

ST_2: memWr_location_V_loc_5 [1/1] 0.71ns
.preheader2552.0_ifconv:15  %memWr_location_V_loc_5 = select i1 %htMemWriteInputStatusWord_bin_30, i2 %memWr_location_V_loc_4_s, i2 %memWr_location_V_loc_4

ST_2: memWr_location_V_new_6_s [1/1] 0.71ns
.preheader2552.0_ifconv:23  %memWr_location_V_new_6_s = select i1 %htMemWriteInputStatusWord_bin_29, i2 %memWr_location_V_new_6, i2 1

ST_2: memWr_location_V_loc_5_s [1/1] 0.71ns
.preheader2552.0_ifconv:24  %memWr_location_V_loc_5_s = select i1 %htMemWriteInputStatusWord_bin_29, i2 %memWr_location_V_loc_5, i2 1

ST_2: p_memWr_replaceLocation_V_loc_1 [1/1] 0.71ns
.preheader2552.0_ifconv:26  %p_memWr_replaceLocation_V_loc_1 = select i1 %htMemWriteInputStatusWord_bin_29, i2 1, i2 %memWr_replaceLocation_V_loc_1

ST_2: memWr_location_V_new_7 [1/1] 0.71ns
.preheader2552.0_ifconv:28  %memWr_location_V_new_7 = select i1 %htMemWriteInputStatusWord_bin_28, i2 %memWr_location_V_new_6_s, i2 %memWr_location_V_new_6

ST_2: memWr_location_V_loc_6 [1/1] 0.71ns
.preheader2552.0_ifconv:29  %memWr_location_V_loc_6 = select i1 %htMemWriteInputStatusWord_bin_28, i2 %memWr_location_V_loc_5_s, i2 %memWr_location_V_loc_5

ST_2: memWr_replaceLocation_V_loc_2 [1/1] 0.71ns
.preheader2552.0_ifconv:33  %memWr_replaceLocation_V_loc_2 = select i1 %htMemWriteInputStatusWord_bin_28, i2 %memWr_replaceLocation_V_loc_1, i2 %p_memWr_replaceLocation_V_loc_1

ST_2: memWr_location_V_new_7_s [1/1] 0.71ns
.preheader2552.0_ifconv:35  %memWr_location_V_new_7_s = select i1 %htMemWriteInputStatusWord_bin_27, i2 %memWr_location_V_new_7, i2 0

ST_2: memWr_location_V_loc_6_s [1/1] 0.71ns
.preheader2552.0_ifconv:36  %memWr_location_V_loc_6_s = select i1 %htMemWriteInputStatusWord_bin_27, i2 %memWr_location_V_loc_6, i2 0

ST_2: p_memWr_replaceLocation_V_loc_2 [1/1] 0.71ns
.preheader2552.0_ifconv:38  %p_memWr_replaceLocation_V_loc_2 = select i1 %htMemWriteInputStatusWord_bin_27, i2 0, i2 %memWr_replaceLocation_V_loc_2

ST_2: memWr_location_V_new_8 [1/1] 0.71ns
.preheader2552.0_ifconv:43  %memWr_location_V_new_8 = select i1 %htMemWriteInputStatusWord_bin_26, i2 %memWr_location_V_new_7_s, i2 %memWr_location_V_new_7

ST_2: memWr_location_V_loc_7 [1/1] 0.71ns
.preheader2552.0_ifconv:44  %memWr_location_V_loc_7 = select i1 %htMemWriteInputStatusWord_bin_26, i2 %memWr_location_V_loc_6_s, i2 %memWr_location_V_loc_6

ST_2: memWr_replaceLocation_V_loc_3 [1/1] 0.71ns
.preheader2552.0_ifconv:51  %memWr_replaceLocation_V_loc_3 = select i1 %htMemWriteInputStatusWord_bin_26, i2 %memWr_replaceLocation_V_loc_2, i2 %p_memWr_replaceLocation_V_loc_2

ST_2: stg_241 [1/1] 1.07ns
._crit_edge2579:3  br label %._crit_edge2586

ST_2: stg_242 [1/1] 1.07ns
._crit_edge2583:0  br i1 %memWr_location_V_flag_8, label %._crit_edge2587, label %._crit_edge2586

ST_2: sel_SEBB [1/1] 0.71ns
._crit_edge2587:0  %sel_SEBB = select i1 %memWr_replaceLocation_V_flag_3, i2 %memWr_replaceLocation_V_loc_3, i2 %memWr_location_V_new_8

ST_2: stg_244 [1/1] 1.07ns
:30  br label %._crit_edge2586

ST_2: p_memWr_location_V_load [1/1] 0.71ns
.preheader2553.0:1  %p_memWr_location_V_load = select i1 %htMemWriteInputStatusWord_bin_31, i2 -2, i2 -1

ST_2: memWr_location_V_loc_1 [1/1] 0.71ns
.preheader2553.0:2  %memWr_location_V_loc_1 = select i1 %memWr_location_V_flag_1, i2 %p_memWr_location_V_load, i2 %memWr_location_V_load

ST_2: not_htMemWriteInputStatusWord_s [1/1] 0.71ns
.preheader2553.0:9  %not_htMemWriteInputStatusWord_s = xor i1 %htMemWriteInputStatusWord_bin_27, true

ST_2: p_memWr_location_V_loc_1_cast [1/1] 0.00ns
.preheader2553.0:10  %p_memWr_location_V_loc_1_cast = zext i1 %not_htMemWriteInputStatusWord_s to i2

ST_2: tmp_92 [1/1] 0.71ns
.preheader2553.0:11  %tmp_92 = or i1 %htMemWriteInputStatusWord_bin_27, %htMemWriteInputStatusWord_bin_29

ST_2: p_mux2 [1/1] 0.71ns
.preheader2553.0:12  %p_mux2 = select i1 %tmp_92, i2 %p_memWr_location_V_loc_1_cast, i2 %memWr_location_V_loc_1

ST_2: r_V_1 [1/1] 0.00ns
.critedge:0  %r_V_1 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %p_mux2, i7 0)

ST_2: tmp_322 [1/1] 0.00ns
.critedge:1  %tmp_322 = or i9 %r_V_1, 88

ST_2: tmp_387_cast [1/1] 0.00ns
.critedge:2  %tmp_387_cast = zext i9 %tmp_322 to i10

ST_2: Hi_assign [1/1] 1.30ns
.critedge:3  %Hi_assign = add i10 -1, %tmp_387_cast

ST_2: Lo_assign [1/1] 0.00ns
.critedge:5  %Lo_assign = or i9 %r_V_1, 56

ST_2: Lo_assign_cast1 [1/1] 0.00ns
.critedge:6  %Lo_assign_cast1 = zext i9 %Lo_assign to i10

ST_2: Hi_assign_1 [1/1] 1.30ns
.critedge:24  %Hi_assign_1 = add i10 -1, %Lo_assign_cast1

ST_2: memWr_location_V_flag_4 [1/1] 0.00ns
:0  %memWr_location_V_flag_4 = phi i1 [ true, %.critedge ], [ false, %10 ]

ST_2: memWr_location_V_new_4 [1/1] 0.00ns
:1  %memWr_location_V_new_4 = phi i2 [ %p_mux1, %.critedge ], [ %p_memWr_location_V_new_1, %10 ]

ST_2: stg_260 [1/1] 1.07ns
:4  br label %._crit_edge2586

ST_2: memWr_location_V_flag_3 [1/1] 0.00ns
._crit_edge2586:0  %memWr_location_V_flag_3 = phi i1 [ %memWr_location_V_flag_4, %11 ], [ %memWr_location_V_flag_8, %._crit_edge2579 ], [ true, %20 ], [ %memWr_location_V_flag_8, %._crit_edge2583 ], [ %memWr_location_V_flag_2, %23 ], [ false, %21 ]

ST_2: memWr_location_V_new_2 [1/1] 0.00ns
._crit_edge2586:1  %memWr_location_V_new_2 = phi i2 [ %memWr_location_V_new_4, %11 ], [ %memWr_location_V_new_8, %._crit_edge2579 ], [ %sel_SEBB, %20 ], [ %memWr_location_V_new_8, %._crit_edge2583 ], [ %memWr_location_V_new_s, %23 ], [ undef, %21 ]

ST_2: stg_263 [1/1] 0.00ns
._crit_edge2586:2  br i1 %memWr_location_V_flag_3, label %mergeST41, label %.new

ST_2: stg_264 [1/1] 0.00ns
mergeST41:0  store i2 %memWr_location_V_new_2, i2* @memWr_location_V, align 1


 <State 3>: 5.39ns
ST_3: Hi_assign_21_cast [1/1] 0.00ns
.critedge26:8  %Hi_assign_21_cast = sext i10 %Hi_assign_2 to i32

ST_3: Lo_assign_2 [1/1] 0.00ns
.critedge26:9  %Lo_assign_2 = or i9 %r_V_2, 56

ST_3: Lo_assign_15_cast [1/1] 0.00ns
.critedge26:11  %Lo_assign_15_cast = zext i9 %Lo_assign_2 to i32

ST_3: tmp_566 [1/1] 1.32ns
.critedge26:12  %tmp_566 = icmp ugt i32 %Lo_assign_15_cast, %Hi_assign_21_cast

ST_3: tmp_567 [1/1] 0.00ns
.critedge26:13  %tmp_567 = zext i9 %Lo_assign_2 to i10

ST_3: tmp_568 [1/1] 0.00ns
.critedge26:14  %tmp_568 = call i512 @llvm.part.select.i512(i512 %tmp_V_107, i32 511, i32 0)

ST_3: tmp_569 [1/1] 1.30ns
.critedge26:15  %tmp_569 = sub i10 %tmp_567, %Hi_assign_2

ST_3: tmp_570 [1/1] 0.71ns
.critedge26:16  %tmp_570 = xor i10 %tmp_567, 511

ST_3: tmp_571 [1/1] 1.30ns
.critedge26:17  %tmp_571 = sub i10 %Hi_assign_2, %tmp_567

ST_3: tmp_572 [1/1] 0.71ns
.critedge26:18  %tmp_572 = select i1 %tmp_566, i10 %tmp_569, i10 %tmp_571

ST_3: tmp_573 [1/1] 0.71ns
.critedge26:19  %tmp_573 = select i1 %tmp_566, i512 %tmp_568, i512 %tmp_V_107

ST_3: tmp_574 [1/1] 0.71ns
.critedge26:20  %tmp_574 = select i1 %tmp_566, i10 %tmp_570, i10 %tmp_567

ST_3: tmp_576 [1/1] 0.00ns
.critedge26:22  %tmp_576 = zext i10 %tmp_574 to i512

ST_3: tmp_578 [1/1] 3.36ns
.critedge26:24  %tmp_578 = lshr i512 %tmp_573, %tmp_576

ST_3: stg_279 [1/1] 0.00ns
.preheader2552.0_ifconv:53  br i1 %memWr_replaceLocation_V_flag_3, label %mergeST42, label %.preheader2552.4.new

ST_3: tmp_98 [1/1] 0.71ns
._crit_edge2587:11  %tmp_98 = select i1 %memWr_replaceLocation_V_flag_3, i2 %memWr_replaceLocation_V_loc_3, i2 %memWr_location_V_loc_7

ST_3: r_V_4 [1/1] 0.00ns
._crit_edge2587:12  %r_V_4 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %tmp_98, i7 0)

ST_3: Lo_assign_9 [1/1] 0.00ns
._crit_edge2587:13  %Lo_assign_9 = zext i9 %r_V_4 to i32

ST_3: Lo_assign_4 [1/1] 0.00ns
._crit_edge2587:14  %Lo_assign_4 = or i9 %r_V_4, 8

ST_3: Lo_assign_12_cast1 [1/1] 0.00ns
._crit_edge2587:15  %Lo_assign_12_cast1 = zext i9 %Lo_assign_4 to i10

ST_3: Lo_assign_12_cast [1/1] 0.00ns
._crit_edge2587:16  %Lo_assign_12_cast = zext i9 %Lo_assign_4 to i32

ST_3: Hi_assign_5 [1/1] 1.30ns
._crit_edge2587:17  %Hi_assign_5 = add i10 -1, %Lo_assign_12_cast1

ST_3: Hi_assign_16_cast [1/1] 0.00ns
._crit_edge2587:18  %Hi_assign_16_cast = sext i10 %Hi_assign_5 to i32

ST_3: tmp_606 [1/1] 1.32ns
._crit_edge2587:20  %tmp_606 = icmp ugt i32 %Lo_assign_9, %Hi_assign_16_cast

ST_3: tmp_607 [1/1] 0.00ns
._crit_edge2587:21  %tmp_607 = zext i9 %r_V_4 to i10

ST_3: tmp_608 [1/1] 0.71ns
._crit_edge2587:22  %tmp_608 = xor i10 %tmp_607, 511

ST_3: tmp_609 [1/1] 0.71ns
._crit_edge2587:23  %tmp_609 = select i1 %tmp_606, i10 %tmp_607, i10 %Hi_assign_5

ST_3: tmp_610 [1/1] 0.71ns
._crit_edge2587:24  %tmp_610 = select i1 %tmp_606, i10 %Hi_assign_5, i10 %tmp_607

ST_3: tmp_611 [1/1] 0.71ns
._crit_edge2587:25  %tmp_611 = select i1 %tmp_606, i10 %tmp_608, i10 %tmp_607

ST_3: tmp_612 [1/1] 1.30ns
._crit_edge2587:26  %tmp_612 = sub i10 511, %tmp_609

ST_3: Lo_assign_5 [1/1] 0.00ns
._crit_edge2587:40  %Lo_assign_5 = or i9 %r_V_4, 40

ST_3: Lo_assign_13_cast1 [1/1] 0.00ns
._crit_edge2587:41  %Lo_assign_13_cast1 = zext i9 %Lo_assign_5 to i10

ST_3: Lo_assign_13_cast [1/1] 0.00ns
._crit_edge2587:42  %Lo_assign_13_cast = zext i9 %Lo_assign_5 to i32

ST_3: Hi_assign_6 [1/1] 1.30ns
._crit_edge2587:43  %Hi_assign_6 = add i10 -1, %Lo_assign_13_cast1

ST_3: Hi_assign_17_cast [1/1] 0.00ns
._crit_edge2587:44  %Hi_assign_17_cast = sext i10 %Hi_assign_6 to i32

ST_3: tmp_625 [1/1] 1.32ns
._crit_edge2587:45  %tmp_625 = icmp ugt i32 %Lo_assign_12_cast, %Hi_assign_17_cast

ST_3: tmp_626 [1/1] 0.00ns
._crit_edge2587:46  %tmp_626 = zext i9 %Lo_assign_4 to i10

ST_3: tmp_628 [1/1] 0.71ns
._crit_edge2587:48  %tmp_628 = select i1 %tmp_625, i10 %tmp_626, i10 %Hi_assign_6

ST_3: Lo_assign_6 [1/1] 0.00ns
._crit_edge2587:65  %Lo_assign_6 = or i9 %r_V_4, 56

ST_3: Lo_assign_14_cast1 [1/1] 0.00ns
._crit_edge2587:66  %Lo_assign_14_cast1 = zext i9 %Lo_assign_6 to i10

ST_3: Hi_assign_7 [1/1] 1.30ns
._crit_edge2587:68  %Hi_assign_7 = add i10 -1, %Lo_assign_14_cast1

ST_3: Hi_assign_18_cast [1/1] 0.00ns
._crit_edge2587:69  %Hi_assign_18_cast = sext i10 %Hi_assign_7 to i32

ST_3: tmp_644 [1/1] 1.32ns
._crit_edge2587:71  %tmp_644 = icmp ugt i32 %Lo_assign_13_cast, %Hi_assign_18_cast

ST_3: stg_308 [1/1] 0.00ns
._crit_edge2587:91  br i1 %memWr_replaceLocation_V_flag_3, label %16, label %17

ST_3: Hi_assign_cast [1/1] 0.00ns
.critedge:4  %Hi_assign_cast = sext i10 %Hi_assign to i32

ST_3: Lo_assign_cast [1/1] 0.00ns
.critedge:7  %Lo_assign_cast = zext i9 %Lo_assign to i32

ST_3: tmp_532 [1/1] 1.32ns
.critedge:8  %tmp_532 = icmp ugt i32 %Lo_assign_cast, %Hi_assign_cast

ST_3: tmp_533 [1/1] 0.00ns
.critedge:9  %tmp_533 = zext i9 %Lo_assign to i10

ST_3: tmp_534 [1/1] 0.00ns
.critedge:10  %tmp_534 = call i512 @llvm.part.select.i512(i512 %tmp_V_107, i32 511, i32 0)

ST_3: tmp_535 [1/1] 1.30ns
.critedge:11  %tmp_535 = sub i10 %tmp_533, %Hi_assign

ST_3: tmp_536 [1/1] 0.71ns
.critedge:12  %tmp_536 = xor i10 %tmp_533, 511

ST_3: tmp_537 [1/1] 1.30ns
.critedge:13  %tmp_537 = sub i10 %Hi_assign, %tmp_533

ST_3: tmp_538 [1/1] 0.71ns
.critedge:14  %tmp_538 = select i1 %tmp_532, i10 %tmp_535, i10 %tmp_537

ST_3: tmp_539 [1/1] 0.71ns
.critedge:15  %tmp_539 = select i1 %tmp_532, i512 %tmp_534, i512 %tmp_V_107

ST_3: tmp_540 [1/1] 0.71ns
.critedge:16  %tmp_540 = select i1 %tmp_532, i10 %tmp_536, i10 %tmp_533

ST_3: tmp_542 [1/1] 0.00ns
.critedge:18  %tmp_542 = zext i10 %tmp_540 to i512

ST_3: tmp_544 [1/1] 3.36ns
.critedge:20  %tmp_544 = lshr i512 %tmp_539, %tmp_542

ST_3: Hi_assign_15_cast [1/1] 0.00ns
.critedge:25  %Hi_assign_15_cast = sext i10 %Hi_assign_1 to i32

ST_3: Lo_assign_8 [1/1] 0.00ns
.critedge:26  %Lo_assign_8 = or i9 %r_V_1, 40

ST_3: Lo_assign_10_cast [1/1] 0.00ns
.critedge:27  %Lo_assign_10_cast = zext i9 %Lo_assign_8 to i32

ST_3: tmp_548 [1/1] 1.32ns
.critedge:28  %tmp_548 = icmp ugt i32 %Lo_assign_10_cast, %Hi_assign_15_cast

ST_3: tmp_549 [1/1] 0.00ns
.critedge:29  %tmp_549 = zext i9 %Lo_assign_8 to i10

ST_3: tmp_550 [1/1] 0.00ns
.critedge:30  %tmp_550 = call i512 @llvm.part.select.i512(i512 %tmp_V_107, i32 511, i32 0)

ST_3: tmp_551 [1/1] 1.30ns
.critedge:31  %tmp_551 = sub i10 %tmp_549, %Hi_assign_1

ST_3: tmp_552 [1/1] 0.71ns
.critedge:32  %tmp_552 = xor i10 %tmp_549, 511

ST_3: tmp_553 [1/1] 1.30ns
.critedge:33  %tmp_553 = sub i10 %Hi_assign_1, %tmp_549

ST_3: tmp_554 [1/1] 0.71ns
.critedge:34  %tmp_554 = select i1 %tmp_548, i10 %tmp_551, i10 %tmp_553

ST_3: tmp_555 [1/1] 0.71ns
.critedge:35  %tmp_555 = select i1 %tmp_548, i512 %tmp_550, i512 %tmp_V_107

ST_3: tmp_556 [1/1] 0.71ns
.critedge:36  %tmp_556 = select i1 %tmp_548, i10 %tmp_552, i10 %tmp_549

ST_3: tmp_558 [1/1] 0.00ns
.critedge:38  %tmp_558 = zext i10 %tmp_556 to i512

ST_3: tmp_560 [1/1] 3.36ns
.critedge:40  %tmp_560 = lshr i512 %tmp_555, %tmp_558

ST_3: stg_336 [1/1] 0.00ns
comp2decWord.exit:16  store i8 %tmp_keyLength_V_load_new, i8* @htMemWriteInputWordMd_keyLengt, align 4


 <State 4>: 5.79ns
ST_4: htMemWriteInputWordMd_keyLengt [1/1] 0.00ns
:1  %htMemWriteInputWordMd_keyLengt = load i8* @htMemWriteInputWordMd_keyLengt, align 4

ST_4: tmp_96 [1/1] 0.00ns
._crit_edge2587:1  %tmp_96 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %htMemWriteInputWordMd_keyLengt, i32 4, i32 7)

ST_4: r_V_3 [1/1] 0.00ns
._crit_edge2587:3  %r_V_3 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_96, i4 0)

ST_4: tmp_326 [1/1] 1.34ns
._crit_edge2587:4  %tmp_326 = icmp ugt i8 %htMemWriteInputWordMd_keyLengt, %r_V_3

ST_4: loc_V [1/1] 0.00ns
._crit_edge2587:19  %loc_V = zext i8 %htMemWriteInputWordMd_keyLengt to i512

ST_4: tmp_613 [1/1] 0.00ns
._crit_edge2587:27  %tmp_613 = zext i10 %tmp_611 to i512

ST_4: tmp_614 [1/1] 0.00ns
._crit_edge2587:28  %tmp_614 = zext i10 %tmp_610 to i512

ST_4: tmp_615 [1/1] 0.00ns
._crit_edge2587:29  %tmp_615 = zext i10 %tmp_612 to i512

ST_4: tmp_616 [1/1] 1.44ns
._crit_edge2587:30  %tmp_616 = shl i512 %loc_V, %tmp_613

ST_4: tmp_617 [1/1] 0.00ns
._crit_edge2587:31  %tmp_617 = call i512 @llvm.part.select.i512(i512 %tmp_616, i32 511, i32 0)

ST_4: tmp_618 [1/1] 0.71ns
._crit_edge2587:32  %tmp_618 = select i1 %tmp_606, i512 %tmp_617, i512 %tmp_616

ST_4: tmp_619 [1/1] 0.82ns
._crit_edge2587:33  %tmp_619 = shl i512 -1, %tmp_614

ST_4: tmp_620 [1/1] 0.82ns
._crit_edge2587:34  %tmp_620 = lshr i512 -1, %tmp_615

ST_4: p_demorgan7 [1/1] 0.71ns
._crit_edge2587:35  %p_demorgan7 = and i512 %tmp_619, %tmp_620

ST_4: tmp_621 [1/1] 0.71ns
._crit_edge2587:36  %tmp_621 = xor i512 %p_demorgan7, -1

ST_4: tmp_622 [1/1] 0.71ns
._crit_edge2587:37  %tmp_622 = and i512 %tmp_V_107, %tmp_621

ST_4: tmp_623 [1/1] 0.71ns
._crit_edge2587:38  %tmp_623 = and i512 %tmp_618, %p_demorgan7

ST_4: p_Result_69 [1/1] 0.71ns
._crit_edge2587:39  %p_Result_69 = or i512 %tmp_622, %tmp_623

ST_4: tmp_627 [1/1] 0.71ns
._crit_edge2587:47  %tmp_627 = xor i10 %tmp_626, 511

ST_4: tmp_629 [1/1] 0.71ns
._crit_edge2587:49  %tmp_629 = select i1 %tmp_625, i10 %Hi_assign_6, i10 %tmp_626

ST_4: tmp_630 [1/1] 0.71ns
._crit_edge2587:50  %tmp_630 = select i1 %tmp_625, i10 %tmp_627, i10 %tmp_626

ST_4: tmp_631 [1/1] 1.30ns
._crit_edge2587:51  %tmp_631 = sub i10 511, %tmp_628

ST_4: tmp_632 [1/1] 0.00ns
._crit_edge2587:52  %tmp_632 = zext i10 %tmp_630 to i512

ST_4: tmp_633 [1/1] 0.00ns
._crit_edge2587:53  %tmp_633 = zext i10 %tmp_629 to i512

ST_4: tmp_634 [1/1] 0.00ns
._crit_edge2587:54  %tmp_634 = zext i10 %tmp_631 to i512

ST_4: tmp_635 [1/1] 1.42ns
._crit_edge2587:55  %tmp_635 = shl i512 24, %tmp_632

ST_4: tmp_636 [1/1] 0.00ns
._crit_edge2587:56  %tmp_636 = call i512 @llvm.part.select.i512(i512 %tmp_635, i32 511, i32 0)

ST_4: tmp_637 [1/1] 0.71ns
._crit_edge2587:57  %tmp_637 = select i1 %tmp_625, i512 %tmp_636, i512 %tmp_635

ST_4: tmp_638 [1/1] 0.82ns
._crit_edge2587:58  %tmp_638 = shl i512 -1, %tmp_633

ST_4: tmp_639 [1/1] 0.82ns
._crit_edge2587:59  %tmp_639 = lshr i512 -1, %tmp_634

ST_4: p_demorgan8 [1/1] 0.71ns
._crit_edge2587:60  %p_demorgan8 = and i512 %tmp_638, %tmp_639

ST_4: tmp_640 [1/1] 0.71ns
._crit_edge2587:61  %tmp_640 = xor i512 %p_demorgan8, -1

ST_4: tmp_641 [1/1] 0.71ns
._crit_edge2587:62  %tmp_641 = and i512 %p_Result_69, %tmp_640

ST_4: tmp_642 [1/1] 0.71ns
._crit_edge2587:63  %tmp_642 = and i512 %tmp_637, %p_demorgan8

ST_4: p_Result_70 [1/1] 0.71ns
._crit_edge2587:64  %p_Result_70 = or i512 %tmp_641, %tmp_642

ST_4: Lo_assign_14_cast [1/1] 0.00ns
._crit_edge2587:67  %Lo_assign_14_cast = zext i9 %Lo_assign_6 to i32

ST_4: loc_V_7 [1/1] 0.00ns
._crit_edge2587:70  %loc_V_7 = zext i16 %htMemWriteInputWordMd_valueLen to i512

ST_4: tmp_645 [1/1] 0.00ns
._crit_edge2587:72  %tmp_645 = zext i9 %Lo_assign_5 to i10

ST_4: tmp_646 [1/1] 0.71ns
._crit_edge2587:73  %tmp_646 = xor i10 %tmp_645, 511

ST_4: tmp_647 [1/1] 0.71ns
._crit_edge2587:74  %tmp_647 = select i1 %tmp_644, i10 %tmp_645, i10 %Hi_assign_7

ST_4: tmp_648 [1/1] 0.71ns
._crit_edge2587:75  %tmp_648 = select i1 %tmp_644, i10 %Hi_assign_7, i10 %tmp_645

ST_4: tmp_649 [1/1] 0.71ns
._crit_edge2587:76  %tmp_649 = select i1 %tmp_644, i10 %tmp_646, i10 %tmp_645

ST_4: tmp_650 [1/1] 1.30ns
._crit_edge2587:77  %tmp_650 = sub i10 511, %tmp_647

ST_4: tmp_651 [1/1] 0.00ns
._crit_edge2587:78  %tmp_651 = zext i10 %tmp_649 to i512

ST_4: tmp_652 [1/1] 0.00ns
._crit_edge2587:79  %tmp_652 = zext i10 %tmp_648 to i512

ST_4: tmp_653 [1/1] 0.00ns
._crit_edge2587:80  %tmp_653 = zext i10 %tmp_650 to i512

ST_4: tmp_654 [1/1] 1.98ns
._crit_edge2587:81  %tmp_654 = shl i512 %loc_V_7, %tmp_651

ST_4: tmp_655 [1/1] 0.00ns
._crit_edge2587:82  %tmp_655 = call i512 @llvm.part.select.i512(i512 %tmp_654, i32 511, i32 0)

ST_4: tmp_656 [1/1] 0.71ns
._crit_edge2587:83  %tmp_656 = select i1 %tmp_644, i512 %tmp_655, i512 %tmp_654

ST_4: tmp_657 [1/1] 0.82ns
._crit_edge2587:84  %tmp_657 = shl i512 -1, %tmp_652

ST_4: tmp_658 [1/1] 0.82ns
._crit_edge2587:85  %tmp_658 = lshr i512 -1, %tmp_653

ST_4: p_demorgan9 [1/1] 0.71ns
._crit_edge2587:86  %p_demorgan9 = and i512 %tmp_657, %tmp_658

ST_4: tmp_659 [1/1] 0.71ns
._crit_edge2587:87  %tmp_659 = xor i512 %p_demorgan9, -1

ST_4: tmp_660 [1/1] 0.71ns
._crit_edge2587:88  %tmp_660 = and i512 %p_Result_70, %tmp_659

ST_4: tmp_661 [1/1] 0.71ns
._crit_edge2587:89  %tmp_661 = and i512 %tmp_656, %p_demorgan9

ST_4: tmp_327 [1/1] 0.00ns
:0  %tmp_327 = or i9 %r_V_4, 88

ST_4: tmp_407_cast [1/1] 0.00ns
:1  %tmp_407_cast = zext i9 %tmp_327 to i10

ST_4: Hi_assign_8 [1/1] 1.30ns
:2  %Hi_assign_8 = add i10 -1, %tmp_407_cast

ST_4: Hi_assign_19_cast [1/1] 0.00ns
:3  %Hi_assign_19_cast = sext i10 %Hi_assign_8 to i32

ST_4: tmp_663 [1/1] 1.32ns
:4  %tmp_663 = icmp ugt i32 %Lo_assign_14_cast, %Hi_assign_19_cast

ST_4: tmp_328 [1/1] 0.00ns
:1  %tmp_328 = or i9 %r_V_4, 88

ST_4: tmp_398_cast [1/1] 0.00ns
:2  %tmp_398_cast = zext i9 %tmp_328 to i10

ST_4: Hi_assign_9 [1/1] 1.30ns
:3  %Hi_assign_9 = add i10 %tmp_398_cast, -1

ST_4: Hi_assign_20_cast [1/1] 0.00ns
:4  %Hi_assign_20_cast = sext i10 %Hi_assign_9 to i32

ST_4: tmp_679 [1/1] 1.32ns
:6  %tmp_679 = icmp ugt i32 %Lo_assign_14_cast, %Hi_assign_20_cast


 <State 5>: 5.49ns
ST_5: stg_402 [1/1] 0.89ns
:1  store i1 true, i1* @memWr_flushDone_V, align 1

ST_5: stg_403 [1/1] 0.89ns
:2  store i1 false, i1* @memWr_flushReq_V, align 1

ST_5: r_V [1/1] 0.00ns
:4  %r_V = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %memWr_location_V_load, i7 0)

ST_5: Hi_assign_s [1/1] 0.00ns
:5  %Hi_assign_s = or i9 %r_V, 127

ST_5: tmp_502 [1/1] 1.33ns
:7  %tmp_502 = icmp ugt i9 %r_V, %Hi_assign_s

ST_5: tmp_503 [1/1] 0.00ns
:8  %tmp_503 = zext i9 %r_V to i10

ST_5: tmp_505 [1/1] 0.71ns
:10  %tmp_505 = xor i10 %tmp_503, 511

ST_5: Lo_assign_1 [1/1] 0.00ns
.critedge26:4  %Lo_assign_1 = zext i9 %r_V_2 to i32

ST_5: Lo_assign_15_cast1 [1/1] 0.00ns
.critedge26:10  %Lo_assign_15_cast1 = zext i9 %Lo_assign_2 to i10

ST_5: tmp_325 [1/1] 0.00ns
.critedge26:30  %tmp_325 = or i9 %r_V_2, 8

ST_5: tmp_394_cast [1/1] 0.00ns
.critedge26:31  %tmp_394_cast = zext i9 %tmp_325 to i10

ST_5: Hi_assign_3 [1/1] 1.30ns
.critedge26:32  %Hi_assign_3 = add i10 %tmp_394_cast, -1

ST_5: Hi_assign_22_cast [1/1] 0.00ns
.critedge26:33  %Hi_assign_22_cast = sext i10 %Hi_assign_3 to i32

ST_5: tmp_582 [1/1] 1.32ns
.critedge26:34  %tmp_582 = icmp ugt i32 %Lo_assign_1, %Hi_assign_22_cast

ST_5: Hi_assign_4 [1/1] 1.30ns
.critedge26:46  %Hi_assign_4 = add i10 %Lo_assign_15_cast1, -1

ST_5: Hi_assign_23_cast [1/1] 0.00ns
.critedge26:47  %Hi_assign_23_cast = sext i10 %Hi_assign_4 to i32

ST_5: Lo_assign_3 [1/1] 0.00ns
.critedge26:48  %Lo_assign_3 = or i9 %r_V_2, 40

ST_5: Lo_assign_17_cast [1/1] 0.00ns
.critedge26:49  %Lo_assign_17_cast = zext i9 %Lo_assign_3 to i32

ST_5: tmp_593 [1/1] 1.32ns
.critedge26:50  %tmp_593 = icmp ugt i32 %Lo_assign_17_cast, %Hi_assign_23_cast

ST_5: p_Result_71 [1/1] 0.71ns
._crit_edge2587:90  %p_Result_71 = or i512 %tmp_660, %tmp_661

ST_5: stg_422 [1/1] 0.89ns
:1  br label %20

ST_5: stg_423 [1/1] 0.89ns
:1  br label %20

ST_5: tmp_664 [1/1] 0.00ns
:5  %tmp_664 = zext i9 %Lo_assign_6 to i10

ST_5: tmp_665 [1/1] 0.00ns
:6  %tmp_665 = call i512 @llvm.part.select.i512(i512 %p_Result_71, i32 511, i32 0)

ST_5: tmp_666 [1/1] 1.30ns
:7  %tmp_666 = sub i10 %tmp_664, %Hi_assign_8

ST_5: tmp_667 [1/1] 0.71ns
:8  %tmp_667 = xor i10 %tmp_664, 511

ST_5: tmp_668 [1/1] 1.30ns
:9  %tmp_668 = sub i10 %Hi_assign_8, %tmp_664

ST_5: tmp_669 [1/1] 0.71ns
:10  %tmp_669 = select i1 %tmp_663, i10 %tmp_666, i10 %tmp_668

ST_5: tmp_670 [1/1] 0.71ns
:11  %tmp_670 = select i1 %tmp_663, i512 %tmp_665, i512 %p_Result_71

ST_5: tmp_671 [1/1] 0.71ns
:12  %tmp_671 = select i1 %tmp_663, i10 %tmp_667, i10 %tmp_664

ST_5: tmp_672 [1/1] 1.30ns
:13  %tmp_672 = sub i10 511, %tmp_669

ST_5: tmp_673 [1/1] 0.00ns
:14  %tmp_673 = zext i10 %tmp_671 to i512

ST_5: tmp_674 [1/1] 0.00ns
:15  %tmp_674 = zext i10 %tmp_672 to i512

ST_5: tmp_675 [1/1] 3.36ns
:16  %tmp_675 = lshr i512 %tmp_670, %tmp_673

ST_5: tmp_676 [1/1] 0.82ns
:17  %tmp_676 = lshr i512 -1, %tmp_674

ST_5: p_Result_72 [1/1] 0.71ns
:18  %p_Result_72 = and i512 %tmp_675, %tmp_676

ST_5: addressPointer_V [1/1] 0.00ns
:19  %addressPointer_V = trunc i512 %p_Result_72 to i32

ST_5: stg_439 [1/1] 0.89ns
:1  store i1 true, i1* @memWr_flushReq_V, align 1

ST_5: stg_440 [1/1] 0.89ns
:2  store i1 false, i1* @memWr_flushDone_V, align 1


 <State 6>: 5.75ns
ST_6: stg_441 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %addressAssignFlashIn_V_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: stg_442 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i32* %addressAssignDramIn_V_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: stg_443 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i32* %addressReturnOut_V_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: stg_444 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i40* %memWrCtrl_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: stg_445 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i512* %memWrData_V_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: stg_446 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i8* @comp2memWrStatus_V_bin, [8 x i8]* @str1947, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1948, [1 x i8]* @str1948, [8 x i8]* @str1947)

ST_6: stg_447 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i1* @dec2cc_V_V, [8 x i8]* @str1718, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1719, [1 x i8]* @str1719, [8 x i8]* @str1718)

ST_6: stg_448 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i512* @comp2memWrMemData_V_V, [8 x i8]* @str1714, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1715, [1 x i8]* @str1715, [8 x i8]* @str1714)

ST_6: stg_449 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i64* @comp2memWrMd_V, [8 x i8]* @str1710, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1711, [1 x i8]* @str1711, [8 x i8]* @str1710) nounwind

ST_6: stg_450 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i64* @comp2memWrMd_V, [8 x i8]* @str1706, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1707, [1 x i8]* @str1707, [8 x i8]* @str1706) nounwind

ST_6: stg_451 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i64* @comp2memWrMd_V, [8 x i8]* @str1702, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1703, [1 x i8]* @str1703, [8 x i8]* @str1702) nounwind

ST_6: stg_452 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i64* @comp2memWrMd_V, [8 x i8]* @str1698, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1699, [1 x i8]* @str1699, [8 x i8]* @str1698) nounwind

ST_6: stg_453 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i130* @comp2memWrKey_V, [8 x i8]* @str1694, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1695, [1 x i8]* @str1695, [8 x i8]* @str1694) nounwind

ST_6: stg_454 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i130* @comp2memWrKey_V, [8 x i8]* @str1690, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1691, [1 x i8]* @str1691, [8 x i8]* @str1690) nounwind

ST_6: stg_455 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i130* @comp2memWrKey_V, [8 x i8]* @str1686, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1687, [1 x i8]* @str1687, [8 x i8]* @str1686) nounwind

ST_6: stg_456 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecInterface(i57* @memWr2out_V, [8 x i8]* @str1682, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1683, [1 x i8]* @str1683, [8 x i8]* @str1682) nounwind

ST_6: stg_457 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i57* @memWr2out_V, [8 x i8]* @str1678, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1679, [1 x i8]* @str1679, [8 x i8]* @str1678) nounwind

ST_6: stg_458 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i57* @memWr2out_V, [8 x i8]* @str1674, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1675, [1 x i8]* @str1675, [8 x i8]* @str1674) nounwind

ST_6: stg_459 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i57* @memWr2out_V, [8 x i8]* @str1670, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1671, [1 x i8]* @str1671, [8 x i8]* @str1670) nounwind

ST_6: stg_460 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str221) nounwind

ST_6: flushWord_address_V_1 [1/1] 0.00ns
:0  %flushWord_address_V_1 = zext i10 %memWriteAddress_V_load to i32

ST_6: tmp_14 [1/1] 0.00ns
:3  %tmp_14 = call i40 @_ssdm_op_BitConcatenate.i40.i8.i32(i8 1, i32 %flushWord_address_V_1)

ST_6: stg_463 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.axis.volatile.i40P(i40* %memWrCtrl_V, i40 %tmp_14)

ST_6: stg_464 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 0)

ST_6: stg_465 [1/1] 0.00ns
:1  br label %._crit_edge2599

ST_6: stg_466 [1/1] 0.00ns
:1  br label %._crit_edge2598

ST_6: stg_467 [1/1] 0.00ns
._crit_edge2598:0  br label %._crit_edge2596

ST_6: stg_468 [1/1] 0.00ns
:2  br label %._crit_edge2595

ST_6: flushWord_address_V [1/1] 0.00ns
:0  %flushWord_address_V = zext i10 %memWriteAddress_V_load to i32

ST_6: tmp_10 [1/1] 0.00ns
:3  %tmp_10 = call i40 @_ssdm_op_BitConcatenate.i40.i8.i32(i8 1, i32 %flushWord_address_V)

ST_6: stg_471 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.axis.volatile.i40P(i40* %memWrCtrl_V, i40 %tmp_10)

ST_6: stg_472 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 0)

ST_6: stg_473 [1/1] 1.66ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @dec2cc_V_V, i1 true)

ST_6: tmp_112 [1/1] 0.00ns
:3  %tmp_112 = call i56 @_ssdm_op_BitConcatenate.i56.i8.i48(i8 %outputWord_operation_V, i48 0)

ST_6: tmp_11 [1/1] 0.00ns
:4  %tmp_11 = call i57 @_ssdm_op_PartSet.i57.i57.i56.i32.i32(i57 undef, i56 %tmp_112, i32 0, i32 55)

ST_6: stg_476 [1/1] 2.91ns
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i57P(i57* @memWr2out_V, i57 %tmp_11)

ST_6: stg_477 [1/1] 0.00ns
:7  br label %._crit_edge2594

ST_6: stg_478 [1/1] 0.00ns
:1  br label %._crit_edge2593

ST_6: loc_V_9 [1/1] 0.00ns
:6  %loc_V_9 = zext i128 %tmp_500 to i512

ST_6: tmp_504 [1/1] 0.00ns
:9  %tmp_504 = zext i9 %Hi_assign_s to i10

ST_6: tmp_506 [1/1] 0.71ns
:11  %tmp_506 = select i1 %tmp_502, i10 %tmp_503, i10 %tmp_504

ST_6: tmp_507 [1/1] 0.71ns
:12  %tmp_507 = select i1 %tmp_502, i10 %tmp_504, i10 %tmp_503

ST_6: tmp_508 [1/1] 0.71ns
:13  %tmp_508 = select i1 %tmp_502, i10 %tmp_505, i10 %tmp_503

ST_6: tmp_509 [1/1] 0.71ns
:14  %tmp_509 = xor i10 %tmp_506, 511

ST_6: tmp_510 [1/1] 0.00ns
:15  %tmp_510 = zext i10 %tmp_508 to i512

ST_6: tmp_511 [1/1] 0.00ns
:16  %tmp_511 = zext i10 %tmp_507 to i512

ST_6: tmp_512 [1/1] 0.00ns
:17  %tmp_512 = zext i10 %tmp_509 to i512

ST_6: tmp_513 [1/1] 2.66ns
:18  %tmp_513 = shl i512 %loc_V_9, %tmp_510

ST_6: tmp_514 [1/1] 0.00ns
:19  %tmp_514 = call i512 @llvm.part.select.i512(i512 %tmp_513, i32 511, i32 0)

ST_6: tmp_515 [1/1] 0.71ns
:20  %tmp_515 = select i1 %tmp_502, i512 %tmp_514, i512 %tmp_513

ST_6: tmp_516 [1/1] 0.82ns
:21  %tmp_516 = shl i512 -1, %tmp_511

ST_6: tmp_517 [1/1] 0.82ns
:22  %tmp_517 = lshr i512 -1, %tmp_512

ST_6: p_demorgan [1/1] 0.71ns
:23  %p_demorgan = and i512 %tmp_516, %tmp_517

ST_6: tmp_518 [1/1] 0.71ns
:24  %tmp_518 = xor i512 %p_demorgan, -1

ST_6: tmp_519 [1/1] 0.71ns
:25  %tmp_519 = and i512 %tmp_V_110, %tmp_518

ST_6: tmp_520 [1/1] 0.71ns
:26  %tmp_520 = and i512 %tmp_515, %p_demorgan

ST_6: p_Result_77 [1/1] 0.71ns
:27  %p_Result_77 = or i512 %tmp_519, %tmp_520

ST_6: stg_498 [1/1] 0.00ns
:28  call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 %p_Result_77)

ST_6: stg_499 [1/1] 1.66ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @dec2cc_V_V, i1 true)

ST_6: stg_500 [1/1] 0.00ns
:2  br label %._crit_edge2592

ST_6: stg_501 [1/1] 0.00ns
._crit_edge2592:0  br label %._crit_edge2590

ST_6: stg_502 [1/1] 2.91ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i57P(i57* @memWr2out_V, i57 -70931694131085312)

ST_6: tmp_7 [1/1] 0.00ns
.critedge26:1  %tmp_7 = call i40 @_ssdm_op_BitConcatenate.i40.i30.i7.i3(i30 4194304, i7 %tmp_565, i3 0)

ST_6: stg_504 [1/1] 0.00ns
.critedge26:2  call void @_ssdm_op_Write.axis.volatile.i40P(i40* %memWrCtrl_V, i40 %tmp_7)

ST_6: tmp_575 [1/1] 1.30ns
.critedge26:21  %tmp_575 = sub i10 511, %tmp_572

ST_6: tmp_577 [1/1] 0.00ns
.critedge26:23  %tmp_577 = zext i10 %tmp_575 to i512

ST_6: tmp_579 [1/1] 0.82ns
.critedge26:25  %tmp_579 = lshr i512 -1, %tmp_577

ST_6: p_Result_74 [1/1] 0.71ns
.critedge26:26  %p_Result_74 = and i512 %tmp_578, %tmp_579

ST_6: tmp_V_102 [1/1] 0.00ns
.critedge26:27  %tmp_V_102 = trunc i512 %p_Result_74 to i32

ST_6: stg_510 [1/1] 0.00ns
.critedge26:28  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %addressReturnOut_V_V, i32 %tmp_V_102)

ST_6: stg_511 [1/1] 2.91ns
.critedge26:29  call void @_ssdm_op_Write.ap_fifo.volatile.i57P(i57* @memWr2out_V, i57 1125899906842624)

ST_6: tmp_583 [1/1] 0.00ns
.critedge26:35  %tmp_583 = zext i9 %r_V_2 to i10

ST_6: tmp_584 [1/1] 0.71ns
.critedge26:36  %tmp_584 = select i1 %tmp_582, i10 %tmp_583, i10 %Hi_assign_3

ST_6: tmp_585 [1/1] 0.71ns
.critedge26:37  %tmp_585 = select i1 %tmp_582, i10 %Hi_assign_3, i10 %tmp_583

ST_6: tmp_586 [1/1] 1.30ns
.critedge26:38  %tmp_586 = sub i10 511, %tmp_584

ST_6: tmp_587 [1/1] 0.00ns
.critedge26:39  %tmp_587 = zext i10 %tmp_585 to i512

ST_6: tmp_588 [1/1] 0.00ns
.critedge26:40  %tmp_588 = zext i10 %tmp_586 to i512

ST_6: tmp_589 [1/1] 0.82ns
.critedge26:41  %tmp_589 = shl i512 -1, %tmp_587

ST_6: tmp_590 [1/1] 0.82ns
.critedge26:42  %tmp_590 = lshr i512 -1, %tmp_588

ST_6: p_demorgan5 [1/1] 0.71ns
.critedge26:43  %p_demorgan5 = and i512 %tmp_589, %tmp_590

ST_6: tmp_591 [1/1] 0.71ns
.critedge26:44  %tmp_591 = xor i512 %p_demorgan5, -1

ST_6: p_Result_75 [1/1] 0.71ns
.critedge26:45  %p_Result_75 = and i512 %tmp_V_107, %tmp_591

ST_6: tmp_594 [1/1] 0.00ns
.critedge26:51  %tmp_594 = zext i9 %Lo_assign_3 to i10

ST_6: tmp_595 [1/1] 0.71ns
.critedge26:52  %tmp_595 = select i1 %tmp_593, i10 %tmp_594, i10 %Hi_assign_4

ST_6: tmp_596 [1/1] 0.71ns
.critedge26:53  %tmp_596 = select i1 %tmp_593, i10 %Hi_assign_4, i10 %tmp_594

ST_6: tmp_597 [1/1] 1.30ns
.critedge26:54  %tmp_597 = sub i10 511, %tmp_595

ST_6: tmp_598 [1/1] 0.00ns
.critedge26:55  %tmp_598 = zext i10 %tmp_596 to i512

ST_6: tmp_599 [1/1] 0.00ns
.critedge26:56  %tmp_599 = zext i10 %tmp_597 to i512

ST_6: tmp_600 [1/1] 0.82ns
.critedge26:57  %tmp_600 = shl i512 -1, %tmp_598

ST_6: tmp_601 [1/1] 0.82ns
.critedge26:58  %tmp_601 = lshr i512 -1, %tmp_599

ST_6: p_demorgan6 [1/1] 0.71ns
.critedge26:59  %p_demorgan6 = and i512 %tmp_600, %tmp_601

ST_6: tmp_602 [1/1] 0.71ns
.critedge26:60  %tmp_602 = xor i512 %p_demorgan6, -1

ST_6: p_Result_76 [1/1] 0.71ns
.critedge26:61  %p_Result_76 = and i512 %p_Result_75, %tmp_602

ST_6: stg_534 [1/1] 0.00ns
.critedge26:62  call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 %p_Result_76)

ST_6: stg_535 [1/1] 1.66ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @dec2cc_V_V, i1 true)

ST_6: stg_536 [1/1] 0.00ns
mergeST42:1  br label %.preheader2552.4.new

ST_6: stg_537 [1/1] 2.91ns
._crit_edge2579:0  call void @_ssdm_op_Write.ap_fifo.volatile.i57P(i57* @memWr2out_V, i57 -71776119061217280)

ST_6: stg_538 [1/1] 1.66ns
._crit_edge2579:1  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @dec2cc_V_V, i1 true)

ST_6: outputWordMemCtrl_count_V_cast [1/1] 0.00ns
._crit_edge2587:2  %outputWordMemCtrl_count_V_cast = zext i4 %tmp_96 to i5

ST_6: p_01416_1_0_v_cast_cast_cast [1/1] 0.71ns
._crit_edge2587:5  %p_01416_1_0_v_cast_cast_cast = select i1 %tmp_326, i5 2, i5 1

ST_6: outputWordMemCtrl_count_V [1/1] 0.43ns
._crit_edge2587:6  %outputWordMemCtrl_count_V = add i5 %p_01416_1_0_v_cast_cast_cast, %outputWordMemCtrl_count_V_cast

ST_6: tmp_95 [1/1] 0.00ns
._crit_edge2587:8  %tmp_95 = call i37 @_ssdm_op_BitConcatenate.i37.i5.i22.i7.i3(i5 %outputWordMemCtrl_count_V, i22 0, i7 %tmp_605, i3 0)

ST_6: tmp_4 [1/1] 0.00ns
._crit_edge2587:9  %tmp_4 = zext i37 %tmp_95 to i40

ST_6: stg_544 [1/1] 0.00ns
._crit_edge2587:10  call void @_ssdm_op_Write.axis.volatile.i40P(i40* %memWrCtrl_V, i40 %tmp_4)

ST_6: stg_545 [1/1] 0.89ns
:20  br label %20

ST_6: outputWord_address_V_1 [1/1] 0.00ns
:0  %outputWord_address_V_1 = phi i32 [ %addressPointer_V, %16 ], [ %tmp_V_108, %18 ], [ %tmp_V_109, %19 ]

ST_6: loc_V_8 [1/1] 0.00ns
:5  %loc_V_8 = zext i32 %outputWord_address_V_1 to i512

ST_6: tmp_680 [1/1] 0.00ns
:7  %tmp_680 = zext i9 %Lo_assign_6 to i10

ST_6: tmp_681 [1/1] 0.71ns
:8  %tmp_681 = xor i10 %tmp_680, 511

ST_6: tmp_682 [1/1] 0.71ns
:9  %tmp_682 = select i1 %tmp_679, i10 %tmp_680, i10 %Hi_assign_9

ST_6: tmp_683 [1/1] 0.71ns
:10  %tmp_683 = select i1 %tmp_679, i10 %Hi_assign_9, i10 %tmp_680

ST_6: tmp_684 [1/1] 0.71ns
:11  %tmp_684 = select i1 %tmp_679, i10 %tmp_681, i10 %tmp_680

ST_6: tmp_685 [1/1] 1.30ns
:12  %tmp_685 = sub i10 511, %tmp_682

ST_6: tmp_686 [1/1] 0.00ns
:13  %tmp_686 = zext i10 %tmp_684 to i512

ST_6: tmp_687 [1/1] 0.00ns
:14  %tmp_687 = zext i10 %tmp_683 to i512

ST_6: tmp_688 [1/1] 0.00ns
:15  %tmp_688 = zext i10 %tmp_685 to i512

ST_6: tmp_689 [1/1] 2.02ns
:16  %tmp_689 = shl i512 %loc_V_8, %tmp_686

ST_6: tmp_690 [1/1] 0.00ns
:17  %tmp_690 = call i512 @llvm.part.select.i512(i512 %tmp_689, i32 511, i32 0)

ST_6: tmp_691 [1/1] 0.71ns
:18  %tmp_691 = select i1 %tmp_679, i512 %tmp_690, i512 %tmp_689

ST_6: tmp_692 [1/1] 0.82ns
:19  %tmp_692 = shl i512 -1, %tmp_687

ST_6: tmp_693 [1/1] 0.82ns
:20  %tmp_693 = lshr i512 -1, %tmp_688

ST_6: p_demorgan1 [1/1] 0.71ns
:21  %p_demorgan1 = and i512 %tmp_692, %tmp_693

ST_6: tmp_694 [1/1] 0.71ns
:22  %tmp_694 = xor i512 %p_demorgan1, -1

ST_6: tmp_695 [1/1] 0.71ns
:23  %tmp_695 = and i512 %p_Result_71, %tmp_694

ST_6: tmp_696 [1/1] 0.71ns
:24  %tmp_696 = and i512 %tmp_691, %p_demorgan1

ST_6: p_Result_73 [1/1] 0.71ns
:25  %p_Result_73 = or i512 %tmp_695, %tmp_696

ST_6: stg_567 [1/1] 0.00ns
:26  call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 %p_Result_73)

ST_6: tmp_5 [1/1] 0.00ns
:27  %tmp_5 = call i57 @_ssdm_op_BitConcatenate.i57.i25.i32(i25 65536, i32 %outputWord_address_V_1)

ST_6: stg_569 [1/1] 2.91ns
:28  call void @_ssdm_op_Write.ap_fifo.volatile.i57P(i57* @memWr2out_V, i57 %tmp_5)

ST_6: stg_570 [1/1] 2.91ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i57P(i57* @memWr2out_V, i57 -72057594037927936)

ST_6: tmp_541 [1/1] 1.30ns
.critedge:17  %tmp_541 = sub i10 511, %tmp_538

ST_6: tmp_543 [1/1] 0.00ns
.critedge:19  %tmp_543 = zext i10 %tmp_541 to i512

ST_6: tmp_545 [1/1] 0.82ns
.critedge:21  %tmp_545 = lshr i512 -1, %tmp_543

ST_6: p_Result_s [1/1] 0.71ns
.critedge:22  %p_Result_s = and i512 %tmp_544, %tmp_545

ST_6: outputWord_address_V [1/1] 0.00ns
.critedge:23  %outputWord_address_V = trunc i512 %p_Result_s to i32

ST_6: tmp_557 [1/1] 1.30ns
.critedge:37  %tmp_557 = sub i10 511, %tmp_554

ST_6: tmp_559 [1/1] 0.00ns
.critedge:39  %tmp_559 = zext i10 %tmp_557 to i512

ST_6: tmp_561 [1/1] 0.82ns
.critedge:41  %tmp_561 = lshr i512 -1, %tmp_559

ST_6: p_Result_68 [1/1] 0.71ns
.critedge:42  %p_Result_68 = and i512 %tmp_560, %tmp_561

ST_6: outputWord_valueLength_V [1/1] 0.00ns
.critedge:43  %outputWord_valueLength_V = trunc i512 %p_Result_68 to i16

ST_6: tmp_2 [1/1] 0.00ns
.critedge:44  %tmp_2 = call i57 @_ssdm_op_BitConcatenate.i57.i9.i16.i32(i9 0, i16 %outputWord_valueLength_V, i32 %outputWord_address_V)

ST_6: stg_582 [1/1] 2.91ns
.critedge:45  call void @_ssdm_op_Write.ap_fifo.volatile.i57P(i57* @memWr2out_V, i57 %tmp_2)

ST_6: stg_583 [1/1] 1.66ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @dec2cc_V_V, i1 true)

ST_6: stg_584 [1/1] 0.00ns
mergeST41:1  br label %.new

ST_6: stg_585 [1/1] 0.00ns
.new:0  br label %._crit_edge2573

ST_6: stg_586 [1/1] 0.00ns
:1  br label %6

ST_6: stg_587 [1/1] 0.00ns
:3  br label %6

ST_6: memWr_flushReq_V_load [1/1] 0.00ns
._crit_edge2569:9  %memWr_flushReq_V_load = load i1* @memWr_flushReq_V, align 1

ST_6: stg_589 [1/1] 0.00ns
._crit_edge2569:10  call void @_ssdm_op_Write.ap_auto.i1P(i1* %flushReq_V, i1 %memWr_flushReq_V_load)

ST_6: memWr_flushDone_V_load [1/1] 0.00ns
._crit_edge2569:11  %memWr_flushDone_V_load = load i1* @memWr_flushDone_V, align 1

ST_6: stg_591 [1/1] 0.00ns
._crit_edge2569:12  call void @_ssdm_op_Write.ap_auto.i1P(i1* %flushDone_V, i1 %memWr_flushDone_V_load)

ST_6: stg_592 [1/1] 0.00ns
mergeST39:8  br label %._crit_edge2569.new

ST_6: stg_593 [1/1] 0.00ns
._crit_edge2569.new:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
