# PCS_layer_Ethernet
A Verilog implementation of the physical coding sublayer (PCS) of the Ethernet 1000BASE-X protocol. 

Developed as the final project of the class IE-0523 Digital Circuits II, during the first semester of 2023. 
