
*** Running vivado
    with args -log Uart8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart8.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Uart8.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top Uart8 -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47152
WARNING: [Synth 8-2507] parameter declaration becomes local in BaudRateGenerator with formal parameter declaration list [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/new/BaudRateGenerator.v:13]
WARNING: [Synth 8-2507] parameter declaration becomes local in BaudRateGenerator with formal parameter declaration list [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/new/BaudRateGenerator.v:14]
WARNING: [Synth 8-2507] parameter declaration becomes local in BaudRateGenerator with formal parameter declaration list [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/new/BaudRateGenerator.v:15]
WARNING: [Synth 8-2507] parameter declaration becomes local in BaudRateGenerator with formal parameter declaration list [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/new/BaudRateGenerator.v:16]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 985.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Uart8' [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/new/Uart8.v:6]
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.runs/synth_1/.Xil/Vivado-7676-DESKTOP-91CQCSQ/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (1#1) [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.runs/synth_1/.Xil/Vivado-7676-DESKTOP-91CQCSQ/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/synth/design_1.v:28]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 5 connections declared, but only 4 given [e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/synth/design_1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (2#1) [e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (3#1) [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'BaudRateGenerator' [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/new/BaudRateGenerator.v:5]
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter MAX_RATE_RX bound to: 325 - type: integer 
	Parameter MAX_RATE_TX bound to: 5208 - type: integer 
	Parameter RX_CNT_WIDTH bound to: 9 - type: integer 
	Parameter TX_CNT_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudRateGenerator' (4#1) [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/new/BaudRateGenerator.v:5]
INFO: [Synth 8-6157] synthesizing module 'Uart8Receiver' [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/new/Uart8Receiver.v:11]
WARNING: [Synth 8-6090] variable 'state' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/new/Uart8Receiver.v:118]
INFO: [Synth 8-6155] done synthesizing module 'Uart8Receiver' (5#1) [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/new/Uart8Receiver.v:11]
INFO: [Synth 8-6157] synthesizing module 'Uart8Transmitter' [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/new/Uart8Transmitter.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Uart8Transmitter' (6#1) [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/new/Uart8Transmitter.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Uart8' (7#1) [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/new/Uart8.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 985.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 985.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 985.703 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 985.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'clkgen_inst/design_1_i/clk_wiz_0'
Finished Parsing XDC File [e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'clkgen_inst/design_1_i/clk_wiz_0'
Parsing XDC File [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_in1_n' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc:437]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_in1_p' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc:438]
Finished Parsing XDC File [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Uart8_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Uart8_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1064.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1064.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1064.965 ; gain = 79.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1064.965 ; gain = 79.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_n. (constraint file  e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_n. (constraint file  e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clk_p. (constraint file  e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_p. (constraint file  e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for clkgen_inst/design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clkgen_inst/design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1064.965 ; gain = 79.262
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Uart8Transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                            00001 |                              001
*
                  iSTATE |                            00010 |                              010
                 iSTATE0 |                            00100 |                              011
                 iSTATE1 |                            01000 |                              100
                 iSTATE2 |                            10000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Uart8Transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1064.965 ; gain = 79.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   13 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 14    
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1064.965 ; gain = 79.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1064.965 ; gain = 79.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1064.965 ; gain = 79.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1064.965 ; gain = 79.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1064.965 ; gain = 79.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1064.965 ; gain = 79.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1064.965 ; gain = 79.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1064.965 ; gain = 79.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1064.965 ; gain = 79.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1064.965 ; gain = 79.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |design_1_clk_wiz_0_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |design_1_clk_wiz_0 |     1|
|2     |CARRY4             |     3|
|3     |LUT1               |     3|
|4     |LUT2               |    18|
|5     |LUT3               |    12|
|6     |LUT4               |    15|
|7     |LUT5               |    14|
|8     |LUT6               |    27|
|9     |FDRE               |    71|
|10    |IBUF               |     4|
|11    |OBUF               |    14|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1064.965 ; gain = 79.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1064.965 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1064.965 ; gain = 79.262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1070.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1081.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1081.047 ; gain = 95.344
INFO: [Common 17-1381] The checkpoint 'E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.runs/synth_1/Uart8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Uart8_utilization_synth.rpt -pb Uart8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 22 23:20:55 2023...
