<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/alt_mem_ddrx_mm_st_converter.v"
   type="VERILOG"
   library="a0" />
 <file
   path="simulation/submodules/alt_mem_ddrx_addr_cmd.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_odt_gen.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_arbiter.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_burst_gen.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_cmd_gen.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_csr.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_buffer.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_buffer_manager.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_burst_tracking.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_dataid_manager.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_fifo.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_list.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_rdata_path.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_wdata_path.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_ecc_decoder.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_ecc_encoder.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_axi_st_converter.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_input_if.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_rank_timer.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_sideband.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_tbp.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_timing_param.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_controller.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_ddrx_controller_st_top.v"
   type="VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv"
   type="SYSTEM_VERILOG"
   library="ng0">
  <include path="simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_avalon_st_adapter_004.v"
   type="VERILOG"
   library="avalon_st_adapter_004" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_avalon_st_adapter_001.v"
   type="VERILOG"
   library="avalon_st_adapter_001" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="mm_master_bfm_0_m0_to_mem_if_ddr3_emif_0_avl_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="mm_master_bfm_0_m0_to_mem_if_ddr3_emif_0_avl_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="mm_master_bfm_0_m0_to_mem_if_ddr3_emif_0_avl_cmd_width_adapter" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_rsp_mux_003.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_003" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_003" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_rsp_demux_004.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_004" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_cmd_mux_004.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_004" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_004" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_cmd_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_003" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="dma_0_control_port_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="dma_0_control_port_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="dma_0_control_port_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="dma_0_control_port_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="dma_0_control_port_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="dma_0_control_port_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="dma_0_control_port_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="dma_0_control_port_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="dma_0_control_port_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="dma_0_control_port_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="mm_master_bfm_0_m0_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="mm_master_bfm_0_m0_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="mm_master_bfm_0_m0_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="mm_master_bfm_0_m0_limiter" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_router_009.sv"
   type="SYSTEM_VERILOG"
   library="router_009" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_router_006.sv"
   type="SYSTEM_VERILOG"
   library="router_006" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_router_005.sv"
   type="SYSTEM_VERILOG"
   library="router_005" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="mem_if_ddr3_emif_0_avl_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="mem_if_ddr3_emif_0_avl_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="mm_master_bfm_0_m0_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="mem_if_ddr3_emif_0_avl_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="mm_master_bfm_0_m0_translator" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_c0.v"
   type="VERILOG"
   library="c0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_software/sequencer_m10.c"
   type="OTHER"
   library="s0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_software/sequencer_m10.h"
   type="OTHER"
   library="s0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_software/sequencer_defines.h"
   type="OTHER"
   library="s0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_make_qsys_seq.tcl"
   type="OTHER"
   library="s0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_s0.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_mem_if_sequencer_rst.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_ac_ROM_reg.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_bitcheck.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_core.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_datamux.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_data_broadcast.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_data_decoder.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_ddr3.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_di_buffer.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_di_buffer_wrap.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_dm_decoder.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_generic.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_inst_ROM_reg.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_jumplogic.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_lfsr12.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_lfsr36.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_lfsr72.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_pattern_fifo.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_ram.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_ram_csr.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_read_datapath.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_write_decoder.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_m10.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_phy_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_pll_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_AC_ROM.hex"
   type="HEX"
   library="s0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_inst_ROM.hex"
   type="HEX"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_m10_ac_ROM.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_m10_inst_ROM.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/afi_mux_ddr3_ddrx.v"
   type="VERILOG"
   library="m0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_clock_pair_generator.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_read_valid_selector.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_reset_m10.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_memphy_m10.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_dqdqs_pads_m10.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_reset_sync.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_read_datapath_m10.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_write_datapath_m10.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_simple_ddio_out_m10.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/max10emif_dcfifo.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_iss_probe.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_addr_cmd_pads_m10.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_flop_mem.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_p0.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/altera_gpio_lite.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0_pll0.sv"
   type="SYSTEM_VERILOG"
   library="pll0" />
 <file
   path="simulation/submodules/ddr_master_0_p2b_adapter.sv"
   type="SYSTEM_VERILOG"
   library="p2b_adapter" />
 <file
   path="simulation/submodules/ddr_master_0_b2p_adapter.sv"
   type="SYSTEM_VERILOG"
   library="b2p_adapter" />
 <file
   path="simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="transacto" />
 <file
   path="simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="p2b" />
 <file
   path="simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="b2p" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fifo" />
 <file
   path="simulation/submodules/ddr_master_0_timing_adt.sv"
   type="SYSTEM_VERILOG"
   library="timing_adt" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.sdc"
   type="SDC"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/ddr_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/ddr_sysid_qsys_0.v"
   type="VERILOG"
   library="sysid_qsys_0" />
 <file
   path="simulation/submodules/ddr_pio_0.v"
   type="VERILOG"
   library="pio_0" />
 <file
   path="simulation/submodules/ddr_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/altera_avalon_mm_master_bfm.sv"
   type="SYSTEM_VERILOG"
   library="mm_master_bfm_0" />
 <file
   path="simulation/submodules/altera_avalon_mm_bridge.v"
   type="VERILOG"
   library="mm_bridge_0" />
 <file
   path="simulation/submodules/ddr_mem_if_ddr3_emif_0.v"
   type="VERILOG"
   library="mem_if_ddr3_emif_0" />
 <file
   path="simulation/submodules/ddr_master_0.v"
   type="VERILOG"
   library="master_0" />
 <file
   path="simulation/submodules/ddr_dma_0.v"
   type="VERILOG"
   library="dma_0" />
 <file path="simulation/ddr.v" type="VERILOG" />
 <topLevel name="ddr" />
 <deviceFamily name="max10" />
 <modelMap
   controllerPath="ddr.mem_if_ddr3_emif_0"
   modelPath="ddr.mem_if_ddr3_emif_0" />
 <modelMap
   controllerPath="ddr.onchip_memory2_0"
   modelPath="ddr.onchip_memory2_0" />
</simPackage>
