//lpm_mult CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEDICATED_MULTIPLIER_CIRCUITRY="NO" DEVICE_FAMILY="Cyclone V" DSP_BLOCK_BALANCING="Auto" LPM_PIPELINE=16 LPM_REPRESENTATION="UNSIGNED" LPM_WIDTHA=16 LPM_WIDTHB=16 LPM_WIDTHP=32 LPM_WIDTHS=1 aclr clken clock dataa datab result CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
//VERSION_BEGIN 17.1 cbx_cycloneii 2017:10:25:18:06:53:SJ cbx_lpm_add_sub 2017:10:25:18:06:53:SJ cbx_lpm_mult 2017:10:25:18:06:53:SJ cbx_mgl 2017:10:25:18:08:29:SJ cbx_nadder 2017:10:25:18:06:53:SJ cbx_padd 2017:10:25:18:06:53:SJ cbx_stratix 2017:10:25:18:06:53:SJ cbx_stratixii 2017:10:25:18:06:53:SJ cbx_util_mgl 2017:10:25:18:06:53:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



// Copyright (C) 2017  Intel Corporation. All rights reserved.
//  Your use of Intel Corporation's design tools, logic functions 
//  and other software and tools, and its AMPP partner logic 
//  functions, and any output files from any of the foregoing 
//  (including device programming or simulation files), and any 
//  associated documentation or information are expressly subject 
//  to the terms and conditions of the Intel Program License 
//  Subscription Agreement, the Intel Quartus Prime License Agreement,
//  the Intel FPGA IP License Agreement, or other applicable license
//  agreement, including, without limitation, that your use is for
//  the sole purpose of programming logic devices manufactured by
//  Intel and sold by Intel or its authorized distributors.  Please
//  refer to the applicable agreement for further details.




//adder CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" WIDTH=31 dataa datab datac result
//VERSION_BEGIN 17.1 cbx_mgl 2017:10:25:18:08:29:SJ cbx_stratixii 2017:10:25:18:06:53:SJ cbx_util_mgl 2017:10:25:18:06:53:SJ  VERSION_END


//adder CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" WIDTH=23 dataa datab datac result
//VERSION_BEGIN 17.1 cbx_mgl 2017:10:25:18:08:29:SJ cbx_stratixii 2017:10:25:18:06:53:SJ cbx_util_mgl 2017:10:25:18:06:53:SJ  VERSION_END


//adder CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" WIDTH=15 dataa datab datac result
//VERSION_BEGIN 17.1 cbx_mgl 2017:10:25:18:08:29:SJ cbx_stratixii 2017:10:25:18:06:53:SJ cbx_util_mgl 2017:10:25:18:06:53:SJ  VERSION_END


//adder CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" WIDTH=7 dataa datab datac result
//VERSION_BEGIN 17.1 cbx_mgl 2017:10:25:18:08:29:SJ cbx_stratixii 2017:10:25:18:06:53:SJ cbx_util_mgl 2017:10:25:18:06:53:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=17 dataa datab result
//VERSION_BEGIN 17.1 cbx_cycloneii 2017:10:25:18:06:53:SJ cbx_lpm_add_sub 2017:10:25:18:06:53:SJ cbx_mgl 2017:10:25:18:08:29:SJ cbx_nadder 2017:10:25:18:06:53:SJ cbx_stratix 2017:10:25:18:06:53:SJ cbx_stratixii 2017:10:25:18:06:53:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=17 dataa datab result
//VERSION_BEGIN 17.1 cbx_cycloneii 2017:10:25:18:06:53:SJ cbx_lpm_add_sub 2017:10:25:18:06:53:SJ cbx_mgl 2017:10:25:18:08:29:SJ cbx_nadder 2017:10:25:18:06:53:SJ cbx_stratix 2017:10:25:18:06:53:SJ cbx_stratixii 2017:10:25:18:06:53:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=17 dataa datab result
//VERSION_BEGIN 17.1 cbx_cycloneii 2017:10:25:18:06:53:SJ cbx_lpm_add_sub 2017:10:25:18:06:53:SJ cbx_mgl 2017:10:25:18:08:29:SJ cbx_nadder 2017:10:25:18:06:53:SJ cbx_stratix 2017:10:25:18:06:53:SJ cbx_stratixii 2017:10:25:18:06:53:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=17 dataa datab result
//VERSION_BEGIN 17.1 cbx_cycloneii 2017:10:25:18:06:53:SJ cbx_lpm_add_sub 2017:10:25:18:06:53:SJ cbx_mgl 2017:10:25:18:08:29:SJ cbx_nadder 2017:10:25:18:06:53:SJ cbx_stratix 2017:10:25:18:06:53:SJ cbx_stratixii 2017:10:25:18:06:53:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=17 dataa datab result
//VERSION_BEGIN 17.1 cbx_cycloneii 2017:10:25:18:06:53:SJ cbx_lpm_add_sub 2017:10:25:18:06:53:SJ cbx_mgl 2017:10:25:18:08:29:SJ cbx_nadder 2017:10:25:18:06:53:SJ cbx_stratix 2017:10:25:18:06:53:SJ cbx_stratixii 2017:10:25:18:06:53:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=17 dataa datab result
//VERSION_BEGIN 17.1 cbx_cycloneii 2017:10:25:18:06:53:SJ cbx_lpm_add_sub 2017:10:25:18:06:53:SJ cbx_mgl 2017:10:25:18:08:29:SJ cbx_nadder 2017:10:25:18:06:53:SJ cbx_stratix 2017:10:25:18:06:53:SJ cbx_stratixii 2017:10:25:18:06:53:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=17 dataa datab result
//VERSION_BEGIN 17.1 cbx_cycloneii 2017:10:25:18:06:53:SJ cbx_lpm_add_sub 2017:10:25:18:06:53:SJ cbx_mgl 2017:10:25:18:08:29:SJ cbx_nadder 2017:10:25:18:06:53:SJ cbx_stratix 2017:10:25:18:06:53:SJ cbx_stratixii 2017:10:25:18:06:53:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=17 dataa datab result
//VERSION_BEGIN 17.1 cbx_cycloneii 2017:10:25:18:06:53:SJ cbx_lpm_add_sub 2017:10:25:18:06:53:SJ cbx_mgl 2017:10:25:18:08:29:SJ cbx_nadder 2017:10:25:18:06:53:SJ cbx_stratix 2017:10:25:18:06:53:SJ cbx_stratixii 2017:10:25:18:06:53:SJ  VERSION_END

//synthesis_resources = lut 288 reg 691 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  mult_2at
	( 
	aclr,
	clken,
	clock,
	dataa,
	datab,
	result) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clken;
	input   clock;
	input   [15:0]  dataa;
	input   [15:0]  datab;
	output   [31:0]  result;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri1   clken;
	tri0   clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	[30:0]	wire_add693_result;
	wire	[22:0]	wire_add698_result;
	wire	[14:0]	wire_add703_result;
	wire	[6:0]	wire_add708_result;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe10;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe100;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe101;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe102;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe103;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe104;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe105;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe106;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe107;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe108;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe109;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe11;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe110;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe111;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe112;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe113;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe114;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe115;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe116;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe117;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe118;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe119;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe12;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe120;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe121;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe122;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe123;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe124;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe125;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe126;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe127;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe128;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe129;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe13;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe130;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe131;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe132;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe133;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe134;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe135;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe136;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe137;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe138;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe139;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe14;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe140;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe141;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe142;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe143;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe144;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe145;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe146;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe147;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe148;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe149;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe15;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe150;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe151;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe152;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe153;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe154;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe155;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe156;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe157;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe158;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe159;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe16;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe160;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe161;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe162;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe163;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe164;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe165;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe166;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe167;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe168;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe169;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe17;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe170;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe171;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe172;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe173;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe174;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe175;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe176;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe177;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe178;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe179;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe18;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe180;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe181;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe182;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe183;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe184;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe185;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe186;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe187;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe188;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe189;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe19;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe190;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe191;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe192;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe193;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe194;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe195;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe196;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe197;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe198;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe199;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe2;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe20;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe200;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe201;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe202;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe203;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe204;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe205;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe206;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe207;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe208;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe209;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe21;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe210;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe211;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe212;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe213;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe214;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe215;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe216;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe217;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe218;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe219;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe22;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe220;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe221;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe222;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe223;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe224;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe225;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe226;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe227;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe228;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe229;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe23;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe230;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe231;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe232;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe233;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe234;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe235;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe236;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe237;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe238;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe239;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe24;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe240;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe241;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe242;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe243;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe244;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe245;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe246;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe247;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe248;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe249;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe25;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe250;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe251;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe252;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe253;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe254;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe255;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe256;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe257;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe258;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe259;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe26;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe260;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe261;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe262;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe263;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe264;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe265;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe266;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe267;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe268;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe269;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe27;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe270;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe271;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe272;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe273;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe274;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe275;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe276;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe277;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe278;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe279;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe28;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe280;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe281;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe282;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe283;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe284;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe285;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe286;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe287;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe288;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe289;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe29;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe290;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe291;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe292;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe293;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe294;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe295;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe296;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe297;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe298;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe299;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe3;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe30;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe300;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe301;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe302;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe303;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe304;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe305;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe306;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe307;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe308;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe309;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe31;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe310;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe311;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe312;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe313;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe314;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe315;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe316;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe317;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe318;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe319;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe32;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe320;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe321;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe322;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe323;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe324;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe325;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe326;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe327;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe328;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe329;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe33;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe330;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe331;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe332;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe333;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe334;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe335;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe336;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe337;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe338;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe339;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe34;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe340;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe341;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe342;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe343;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe344;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe345;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe346;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe347;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe348;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe349;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe35;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe350;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe351;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe352;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe353;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe354;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe355;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe356;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe357;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe358;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe359;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe36;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe360;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe361;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe362;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe363;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe364;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe365;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe366;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe367;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe368;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe369;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe37;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe370;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe371;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe372;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe373;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe374;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe375;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe376;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe377;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe378;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe379;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe38;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe380;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe381;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe382;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe383;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe384;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe385;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe386;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe387;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe388;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe389;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe39;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe390;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe391;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe392;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe393;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe394;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe395;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe396;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe397;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe398;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe399;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe4;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe40;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe400;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe401;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe402;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe403;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe404;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe405;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe406;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe407;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe408;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe409;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe41;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe410;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe411;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe412;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe413;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe414;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe415;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe416;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe417;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe418;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe419;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe42;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe420;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe421;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe422;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe423;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe424;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe425;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe426;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe427;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe428;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe429;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe43;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe430;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe431;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe432;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe433;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe434;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe435;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe436;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe437;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe438;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe439;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe44;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe440;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe441;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe442;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe443;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe444;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe445;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe446;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe447;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe448;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe449;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe45;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe450;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe451;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe452;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe453;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe454;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe455;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe456;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe457;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe458;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe459;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe46;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe460;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe461;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe462;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe463;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe464;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe465;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe466;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe467;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe468;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe469;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe47;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe470;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe471;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe472;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe473;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe474;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe475;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe476;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe477;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe478;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe479;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe48;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe480;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe481;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe482;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe483;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe484;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe485;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe486;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe487;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe488;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe489;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe49;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe490;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe491;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe492;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe493;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe494;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe495;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe496;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe497;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe498;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe499;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe5;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe50;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe500;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe501;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe502;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe503;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe504;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe505;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe506;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe507;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe508;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe509;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe51;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe510;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe511;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe512;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe513;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe514;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe515;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe516;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe517;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe518;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe519;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe52;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe520;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe521;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe522;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe523;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe524;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe525;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe526;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe527;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe528;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe529;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe53;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe530;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe531;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe532;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe533;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe534;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe535;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe536;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe537;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe538;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe539;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe54;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe540;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe541;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe542;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe543;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe544;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe545;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe546;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe547;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe548;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe549;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe55;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe550;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe551;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe552;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe553;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe554;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe555;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe556;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe557;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe558;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe559;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe56;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe560;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe561;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe562;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe563;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe564;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe565;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe566;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe567;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe568;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe569;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe57;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe570;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe571;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe572;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe573;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe574;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe575;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe576;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe577;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe578;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe579;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe58;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe580;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe581;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe582;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe583;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe584;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe585;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe586;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe587;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe588;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe589;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe59;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe590;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe591;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe592;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe593;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe594;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe595;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe596;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe597;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe598;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe599;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe6;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe60;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe600;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe601;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe602;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe603;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe604;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe605;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe606;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe607;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe608;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe609;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe61;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe610;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe611;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe612;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe613;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe614;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe615;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe616;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe617;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe618;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe619;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe62;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe620;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe621;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe622;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe623;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe624;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe625;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe626;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe627;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe628;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe629;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe63;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe630;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe631;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe632;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe633;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe634;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe635;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe636;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe637;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe638;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe639;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe64;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe640;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe641;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe642;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe643;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe644;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe645;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe646;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe647;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe648;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe649;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe65;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe650;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe651;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe652;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe653;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe654;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe655;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe656;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe657;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe658;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe659;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe66;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe660;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe661;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe662;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe663;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe664;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe665;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe666;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe667;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe668;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe669;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe67;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe670;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe671;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe672;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe673;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe674;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe675;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe676;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe677;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe678;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe679;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe68;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe680;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe681;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe682;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe683;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe684;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe685;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe686;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe687;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe688;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe689;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe69;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe690;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe691;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe692;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe7;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe70;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe71;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe72;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe73;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe74;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe75;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe76;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe77;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe78;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe79;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe8;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe80;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe81;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe82;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe83;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe84;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe85;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe86;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe87;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe88;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe89;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe9;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe90;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe91;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe92;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe93;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe94;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe95;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe96;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe97;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe98;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe99;
	wire	[16:0]	wire_sum_adder1aa_0dataa;
	wire	[16:0]	wire_sum_adder1aa_0datab;
	wire	[16:0]	wire_sum_adder1aa_0result;
	wire	[16:0]	wire_sum_adder1aa_1dataa;
	wire	[16:0]	wire_sum_adder1aa_1datab;
	wire	[16:0]	wire_sum_adder1aa_1result;
	wire	[16:0]	wire_sum_adder1aa_2dataa;
	wire	[16:0]	wire_sum_adder1aa_2datab;
	wire	[16:0]	wire_sum_adder1aa_2result;
	wire	[16:0]	wire_sum_adder1aa_3dataa;
	wire	[16:0]	wire_sum_adder1aa_3datab;
	wire	[16:0]	wire_sum_adder1aa_3result;
	wire	[16:0]	wire_sum_adder1aa_4dataa;
	wire	[16:0]	wire_sum_adder1aa_4datab;
	wire	[16:0]	wire_sum_adder1aa_4result;
	wire	[16:0]	wire_sum_adder1aa_5dataa;
	wire	[16:0]	wire_sum_adder1aa_5datab;
	wire	[16:0]	wire_sum_adder1aa_5result;
	wire	[16:0]	wire_sum_adder1aa_6dataa;
	wire	[16:0]	wire_sum_adder1aa_6datab;
	wire	[16:0]	wire_sum_adder1aa_6result;
	wire	[16:0]	wire_sum_adder1aa_7dataa;
	wire	[16:0]	wire_sum_adder1aa_7datab;
	wire	[16:0]	wire_sum_adder1aa_7result;
	wire  [30:0]   wire_sft694a_in;
	wire  [30:0]   wire_sft694a_out;
	wire  [30:0]   wire_sft695a_in;
	wire  [30:0]   wire_sft695a_out;
	wire  [30:0]   wire_sft696a_in;
	wire  [30:0]   wire_sft696a_out;
	wire  [30:0]   wire_sft697a_in;
	wire  [30:0]   wire_sft697a_out;
	wire  [22:0]   wire_sft699a_in;
	wire  [22:0]   wire_sft699a_out;
	wire  [22:0]   wire_sft700a_in;
	wire  [22:0]   wire_sft700a_out;
	wire  [22:0]   wire_sft701a_in;
	wire  [22:0]   wire_sft701a_out;
	wire  [22:0]   wire_sft702a_in;
	wire  [22:0]   wire_sft702a_out;
	wire  [14:0]   wire_sft704a_in;
	wire  [14:0]   wire_sft704a_out;
	wire  [14:0]   wire_sft705a_in;
	wire  [14:0]   wire_sft705a_out;
	wire  [14:0]   wire_sft706a_in;
	wire  [14:0]   wire_sft706a_out;
	wire  [14:0]   wire_sft707a_in;
	wire  [14:0]   wire_sft707a_out;
	wire  [6:0]   wire_sft709a_in;
	wire  [6:0]   wire_sft709a_out;
	wire  [6:0]   wire_sft710a_in;
	wire  [6:0]   wire_sft710a_out;
	wire  [6:0]   wire_sft711a_in;
	wire  [6:0]   wire_sft711a_out;
	wire  [6:0]   wire_sft712a_in;
	wire  [6:0]   wire_sft712a_out;
	wire  [15:0]  dataa_node;
	wire  [15:0]  datab_node;
	wire  [31:0]  final_result_node;
	wire  w408w;
	wire  [32:0]  w701w;
	wire  [255:0]  w_decoder_node9w;
	wire  [15:0]  w_le_datab_node8w;
	wire  [143:0]  w_sum_node10w;

	assign
		wire_add693_result = wire_sft694a_out + wire_sft695a_out + wire_sft696a_out;
	assign
		wire_add698_result = wire_sft699a_out + wire_sft700a_out + wire_sft701a_out;
	assign
		wire_add703_result = wire_sft704a_out + wire_sft705a_out + wire_sft706a_out;
	assign
		wire_add708_result = wire_sft709a_out + wire_sft710a_out + wire_sft711a_out;
	// synopsys translate_off
	initial
		dffe10 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe10 <= 1'b0;
		else if  (clken == 1'b1)   dffe10 <= w_sum_node10w[36];
	// synopsys translate_off
	initial
		dffe100 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe100 <= 1'b0;
		else if  (clken == 1'b1)   dffe100 <= w_sum_node10w[99];
	// synopsys translate_off
	initial
		dffe101 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe101 <= 1'b0;
		else if  (clken == 1'b1)   dffe101 <= w_sum_node10w[115];
	// synopsys translate_off
	initial
		dffe102 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe102 <= 1'b0;
		else if  (clken == 1'b1)   dffe102 <= w_sum_node10w[51];
	// synopsys translate_off
	initial
		dffe103 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe103 <= 1'b0;
		else if  (clken == 1'b1)   dffe103 <= w_sum_node10w[131];
	// synopsys translate_off
	initial
		dffe104 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe104 <= 1'b0;
		else if  (clken == 1'b1)   dffe104 <= w_sum_node10w[52];
	// synopsys translate_off
	initial
		dffe105 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe105 <= 1'b0;
		else if  (clken == 1'b1)   dffe105 <= w_sum_node10w[100];
	// synopsys translate_off
	initial
		dffe106 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe106 <= 1'b0;
		else if  (clken == 1'b1)   dffe106 <= w_sum_node10w[84];
	// synopsys translate_off
	initial
		dffe107 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe107 <= 1'b0;
		else if  (clken == 1'b1)   dffe107 <= w_sum_node10w[116];
	// synopsys translate_off
	initial
		dffe108 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe108 <= 1'b0;
		else if  (clken == 1'b1)   dffe108 <= w_sum_node10w[132];
	// synopsys translate_off
	initial
		dffe109 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe109 <= 1'b0;
		else if  (clken == 1'b1)   dffe109 <= w_sum_node10w[68];
	// synopsys translate_off
	initial
		dffe11 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe11 <= 1'b0;
		else if  (clken == 1'b1)   dffe11 <= w_sum_node10w[5];
	// synopsys translate_off
	initial
		dffe110 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe110 <= 1'b0;
		else if  (clken == 1'b1)   dffe110 <= w_sum_node10w[53];
	// synopsys translate_off
	initial
		dffe111 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe111 <= 1'b0;
		else if  (clken == 1'b1)   dffe111 <= w_sum_node10w[101];
	// synopsys translate_off
	initial
		dffe112 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe112 <= 1'b0;
		else if  (clken == 1'b1)   dffe112 <= w_sum_node10w[85];
	// synopsys translate_off
	initial
		dffe113 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe113 <= 1'b0;
		else if  (clken == 1'b1)   dffe113 <= w_sum_node10w[117];
	// synopsys translate_off
	initial
		dffe114 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe114 <= 1'b0;
		else if  (clken == 1'b1)   dffe114 <= w_sum_node10w[133];
	// synopsys translate_off
	initial
		dffe115 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe115 <= 1'b0;
		else if  (clken == 1'b1)   dffe115 <= w_sum_node10w[69];
	// synopsys translate_off
	initial
		dffe116 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe116 <= 1'b0;
		else if  (clken == 1'b1)   dffe116 <= w_sum_node10w[70];
	// synopsys translate_off
	initial
		dffe117 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe117 <= 1'b0;
		else if  (clken == 1'b1)   dffe117 <= w_sum_node10w[86];
	// synopsys translate_off
	initial
		dffe118 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe118 <= 1'b0;
		else if  (clken == 1'b1)   dffe118 <= w_sum_node10w[118];
	// synopsys translate_off
	initial
		dffe119 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe119 <= 1'b0;
		else if  (clken == 1'b1)   dffe119 <= w_sum_node10w[102];
	// synopsys translate_off
	initial
		dffe12 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe12 <= 1'b0;
		else if  (clken == 1'b1)   dffe12 <= w_sum_node10w[21];
	// synopsys translate_off
	initial
		dffe120 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe120 <= 1'b0;
		else if  (clken == 1'b1)   dffe120 <= w_sum_node10w[134];
	// synopsys translate_off
	initial
		dffe121 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe121 <= 1'b0;
		else if  (clken == 1'b1)   dffe121 <= w_sum_node10w[71];
	// synopsys translate_off
	initial
		dffe122 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe122 <= 1'b0;
		else if  (clken == 1'b1)   dffe122 <= w_sum_node10w[87];
	// synopsys translate_off
	initial
		dffe123 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe123 <= 1'b0;
		else if  (clken == 1'b1)   dffe123 <= w_sum_node10w[119];
	// synopsys translate_off
	initial
		dffe124 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe124 <= 1'b0;
		else if  (clken == 1'b1)   dffe124 <= w_sum_node10w[103];
	// synopsys translate_off
	initial
		dffe125 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe125 <= 1'b0;
		else if  (clken == 1'b1)   dffe125 <= w_sum_node10w[135];
	// synopsys translate_off
	initial
		dffe126 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe126 <= 1'b0;
		else if  (clken == 1'b1)   dffe126 <= w_sum_node10w[88];
	// synopsys translate_off
	initial
		dffe127 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe127 <= 1'b0;
		else if  (clken == 1'b1)   dffe127 <= w_sum_node10w[104];
	// synopsys translate_off
	initial
		dffe128 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe128 <= 1'b0;
		else if  (clken == 1'b1)   dffe128 <= w_sum_node10w[136];
	// synopsys translate_off
	initial
		dffe129 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe129 <= 1'b0;
		else if  (clken == 1'b1)   dffe129 <= w_sum_node10w[120];
	// synopsys translate_off
	initial
		dffe13 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe13 <= 1'b0;
		else if  (clken == 1'b1)   dffe13 <= w_sum_node10w[37];
	// synopsys translate_off
	initial
		dffe130 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe130 <= 1'b0;
		else if  (clken == 1'b1)   dffe130 <= w_sum_node10w[89];
	// synopsys translate_off
	initial
		dffe131 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe131 <= 1'b0;
		else if  (clken == 1'b1)   dffe131 <= w_sum_node10w[105];
	// synopsys translate_off
	initial
		dffe132 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe132 <= 1'b0;
		else if  (clken == 1'b1)   dffe132 <= w_sum_node10w[137];
	// synopsys translate_off
	initial
		dffe133 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe133 <= 1'b0;
		else if  (clken == 1'b1)   dffe133 <= w_sum_node10w[121];
	// synopsys translate_off
	initial
		dffe134 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe134 <= 1'b0;
		else if  (clken == 1'b1)   dffe134 <= w_sum_node10w[106];
	// synopsys translate_off
	initial
		dffe135 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe135 <= 1'b0;
		else if  (clken == 1'b1)   dffe135 <= w_sum_node10w[122];
	// synopsys translate_off
	initial
		dffe136 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe136 <= 1'b0;
		else if  (clken == 1'b1)   dffe136 <= w_sum_node10w[138];
	// synopsys translate_off
	initial
		dffe137 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe137 <= 1'b0;
		else if  (clken == 1'b1)   dffe137 <= w_sum_node10w[107];
	// synopsys translate_off
	initial
		dffe138 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe138 <= 1'b0;
		else if  (clken == 1'b1)   dffe138 <= w_sum_node10w[123];
	// synopsys translate_off
	initial
		dffe139 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe139 <= 1'b0;
		else if  (clken == 1'b1)   dffe139 <= w_sum_node10w[139];
	// synopsys translate_off
	initial
		dffe14 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe14 <= 1'b0;
		else if  (clken == 1'b1)   dffe14 <= w_sum_node10w[6];
	// synopsys translate_off
	initial
		dffe140 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe140 <= 1'b0;
		else if  (clken == 1'b1)   dffe140 <= w_sum_node10w[124];
	// synopsys translate_off
	initial
		dffe141 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe141 <= 1'b0;
		else if  (clken == 1'b1)   dffe141 <= w_sum_node10w[140];
	// synopsys translate_off
	initial
		dffe142 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe142 <= 1'b0;
		else if  (clken == 1'b1)   dffe142 <= w_sum_node10w[125];
	// synopsys translate_off
	initial
		dffe143 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe143 <= 1'b0;
		else if  (clken == 1'b1)   dffe143 <= w_sum_node10w[141];
	// synopsys translate_off
	initial
		dffe144 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe144 <= 1'b0;
		else if  (clken == 1'b1)   dffe144 <= w_sum_node10w[142];
	// synopsys translate_off
	initial
		dffe145 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe145 <= 1'b0;
		else if  (clken == 1'b1)   dffe145 <= w_sum_node10w[143];
	// synopsys translate_off
	initial
		dffe146 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe146 <= 1'b0;
		else if  (clken == 1'b1)   dffe146 <= dffe160;
	// synopsys translate_off
	initial
		dffe147 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe147 <= 1'b0;
		else if  (clken == 1'b1)   dffe147 <= dffe146;
	// synopsys translate_off
	initial
		dffe148 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe148 <= 1'b0;
		else if  (clken == 1'b1)   dffe148 <= dffe147;
	// synopsys translate_off
	initial
		dffe149 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe149 <= 1'b0;
		else if  (clken == 1'b1)   dffe149 <= dffe148;
	// synopsys translate_off
	initial
		dffe15 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe15 <= 1'b0;
		else if  (clken == 1'b1)   dffe15 <= w_sum_node10w[22];
	// synopsys translate_off
	initial
		dffe150 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe150 <= 1'b0;
		else if  (clken == 1'b1)   dffe150 <= dffe149;
	// synopsys translate_off
	initial
		dffe151 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe151 <= 1'b0;
		else if  (clken == 1'b1)   dffe151 <= dffe150;
	// synopsys translate_off
	initial
		dffe152 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe152 <= 1'b0;
		else if  (clken == 1'b1)   dffe152 <= dffe151;
	// synopsys translate_off
	initial
		dffe153 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe153 <= 1'b0;
		else if  (clken == 1'b1)   dffe153 <= dffe152;
	// synopsys translate_off
	initial
		dffe154 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe154 <= 1'b0;
		else if  (clken == 1'b1)   dffe154 <= dffe153;
	// synopsys translate_off
	initial
		dffe155 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe155 <= 1'b0;
		else if  (clken == 1'b1)   dffe155 <= dffe154;
	// synopsys translate_off
	initial
		dffe156 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe156 <= 1'b0;
		else if  (clken == 1'b1)   dffe156 <= dffe155;
	// synopsys translate_off
	initial
		dffe157 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe157 <= 1'b0;
		else if  (clken == 1'b1)   dffe157 <= dffe156;
	// synopsys translate_off
	initial
		dffe158 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe158 <= 1'b0;
		else if  (clken == 1'b1)   dffe158 <= dffe157;
	// synopsys translate_off
	initial
		dffe159 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe159 <= 1'b0;
		else if  (clken == 1'b1)   dffe159 <= dffe158;
	// synopsys translate_off
	initial
		dffe16 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe16 <= 1'b0;
		else if  (clken == 1'b1)   dffe16 <= w_sum_node10w[54];
	// synopsys translate_off
	initial
		dffe160 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe160 <= 1'b0;
		else if  (clken == 1'b1)   dffe160 <= dffe2;
	// synopsys translate_off
	initial
		dffe161 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe161 <= 1'b0;
		else if  (clken == 1'b1)   dffe161 <= dffe175;
	// synopsys translate_off
	initial
		dffe162 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe162 <= 1'b0;
		else if  (clken == 1'b1)   dffe162 <= dffe161;
	// synopsys translate_off
	initial
		dffe163 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe163 <= 1'b0;
		else if  (clken == 1'b1)   dffe163 <= dffe162;
	// synopsys translate_off
	initial
		dffe164 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe164 <= 1'b0;
		else if  (clken == 1'b1)   dffe164 <= dffe163;
	// synopsys translate_off
	initial
		dffe165 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe165 <= 1'b0;
		else if  (clken == 1'b1)   dffe165 <= dffe164;
	// synopsys translate_off
	initial
		dffe166 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe166 <= 1'b0;
		else if  (clken == 1'b1)   dffe166 <= dffe165;
	// synopsys translate_off
	initial
		dffe167 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe167 <= 1'b0;
		else if  (clken == 1'b1)   dffe167 <= dffe166;
	// synopsys translate_off
	initial
		dffe168 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe168 <= 1'b0;
		else if  (clken == 1'b1)   dffe168 <= dffe167;
	// synopsys translate_off
	initial
		dffe169 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe169 <= 1'b0;
		else if  (clken == 1'b1)   dffe169 <= dffe168;
	// synopsys translate_off
	initial
		dffe17 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe17 <= 1'b0;
		else if  (clken == 1'b1)   dffe17 <= w_sum_node10w[38];
	// synopsys translate_off
	initial
		dffe170 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe170 <= 1'b0;
		else if  (clken == 1'b1)   dffe170 <= dffe169;
	// synopsys translate_off
	initial
		dffe171 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe171 <= 1'b0;
		else if  (clken == 1'b1)   dffe171 <= dffe170;
	// synopsys translate_off
	initial
		dffe172 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe172 <= 1'b0;
		else if  (clken == 1'b1)   dffe172 <= dffe171;
	// synopsys translate_off
	initial
		dffe173 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe173 <= 1'b0;
		else if  (clken == 1'b1)   dffe173 <= dffe172;
	// synopsys translate_off
	initial
		dffe174 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe174 <= 1'b0;
		else if  (clken == 1'b1)   dffe174 <= dffe173;
	// synopsys translate_off
	initial
		dffe175 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe175 <= 1'b0;
		else if  (clken == 1'b1)   dffe175 <= dffe3;
	// synopsys translate_off
	initial
		dffe176 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe176 <= 1'b0;
		else if  (clken == 1'b1)   dffe176 <= wire_sft697a_out[0];
	// synopsys translate_off
	initial
		dffe177 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe177 <= 1'b0;
		else if  (clken == 1'b1)   dffe177 <= dffe176;
	// synopsys translate_off
	initial
		dffe178 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe178 <= 1'b0;
		else if  (clken == 1'b1)   dffe178 <= dffe177;
	// synopsys translate_off
	initial
		dffe179 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe179 <= 1'b0;
		else if  (clken == 1'b1)   dffe179 <= dffe178;
	// synopsys translate_off
	initial
		dffe18 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe18 <= 1'b0;
		else if  (clken == 1'b1)   dffe18 <= w_sum_node10w[7];
	// synopsys translate_off
	initial
		dffe180 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe180 <= 1'b0;
		else if  (clken == 1'b1)   dffe180 <= dffe179;
	// synopsys translate_off
	initial
		dffe181 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe181 <= 1'b0;
		else if  (clken == 1'b1)   dffe181 <= dffe180;
	// synopsys translate_off
	initial
		dffe182 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe182 <= 1'b0;
		else if  (clken == 1'b1)   dffe182 <= dffe181;
	// synopsys translate_off
	initial
		dffe183 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe183 <= 1'b0;
		else if  (clken == 1'b1)   dffe183 <= dffe182;
	// synopsys translate_off
	initial
		dffe184 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe184 <= 1'b0;
		else if  (clken == 1'b1)   dffe184 <= dffe183;
	// synopsys translate_off
	initial
		dffe185 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe185 <= 1'b0;
		else if  (clken == 1'b1)   dffe185 <= dffe184;
	// synopsys translate_off
	initial
		dffe186 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe186 <= 1'b0;
		else if  (clken == 1'b1)   dffe186 <= dffe185;
	// synopsys translate_off
	initial
		dffe187 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe187 <= 1'b0;
		else if  (clken == 1'b1)   dffe187 <= dffe186;
	// synopsys translate_off
	initial
		dffe188 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe188 <= 1'b0;
		else if  (clken == 1'b1)   dffe188 <= dffe187;
	// synopsys translate_off
	initial
		dffe189 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe189 <= 1'b0;
		else if  (clken == 1'b1)   dffe189 <= dffe188;
	// synopsys translate_off
	initial
		dffe19 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe19 <= 1'b0;
		else if  (clken == 1'b1)   dffe19 <= w_sum_node10w[23];
	// synopsys translate_off
	initial
		dffe190 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe190 <= 1'b0;
		else if  (clken == 1'b1)   dffe190 <= dffe4;
	// synopsys translate_off
	initial
		dffe191 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe191 <= 1'b0;
		else if  (clken == 1'b1)   dffe191 <= dffe5;
	// synopsys translate_off
	initial
		dffe192 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe192 <= 1'b0;
		else if  (clken == 1'b1)   dffe192 <= wire_sft697a_out[1];
	// synopsys translate_off
	initial
		dffe193 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe193 <= 1'b0;
		else if  (clken == 1'b1)   dffe193 <= dffe192;
	// synopsys translate_off
	initial
		dffe194 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe194 <= 1'b0;
		else if  (clken == 1'b1)   dffe194 <= dffe193;
	// synopsys translate_off
	initial
		dffe195 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe195 <= 1'b0;
		else if  (clken == 1'b1)   dffe195 <= dffe194;
	// synopsys translate_off
	initial
		dffe196 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe196 <= 1'b0;
		else if  (clken == 1'b1)   dffe196 <= dffe195;
	// synopsys translate_off
	initial
		dffe197 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe197 <= 1'b0;
		else if  (clken == 1'b1)   dffe197 <= dffe196;
	// synopsys translate_off
	initial
		dffe198 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe198 <= 1'b0;
		else if  (clken == 1'b1)   dffe198 <= dffe197;
	// synopsys translate_off
	initial
		dffe199 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe199 <= 1'b0;
		else if  (clken == 1'b1)   dffe199 <= dffe198;
	// synopsys translate_off
	initial
		dffe2 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe2 <= 1'b0;
		else if  (clken == 1'b1)   dffe2 <= w_sum_node10w[0];
	// synopsys translate_off
	initial
		dffe20 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe20 <= 1'b0;
		else if  (clken == 1'b1)   dffe20 <= w_sum_node10w[55];
	// synopsys translate_off
	initial
		dffe200 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe200 <= 1'b0;
		else if  (clken == 1'b1)   dffe200 <= dffe199;
	// synopsys translate_off
	initial
		dffe201 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe201 <= 1'b0;
		else if  (clken == 1'b1)   dffe201 <= dffe200;
	// synopsys translate_off
	initial
		dffe202 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe202 <= 1'b0;
		else if  (clken == 1'b1)   dffe202 <= dffe201;
	// synopsys translate_off
	initial
		dffe203 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe203 <= 1'b0;
		else if  (clken == 1'b1)   dffe203 <= dffe202;
	// synopsys translate_off
	initial
		dffe204 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe204 <= 1'b0;
		else if  (clken == 1'b1)   dffe204 <= dffe203;
	// synopsys translate_off
	initial
		dffe205 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe205 <= 1'b0;
		else if  (clken == 1'b1)   dffe205 <= dffe204;
	// synopsys translate_off
	initial
		dffe206 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe206 <= 1'b0;
		else if  (clken == 1'b1)   dffe206 <= dffe6;
	// synopsys translate_off
	initial
		dffe207 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe207 <= 1'b0;
		else if  (clken == 1'b1)   dffe207 <= dffe7;
	// synopsys translate_off
	initial
		dffe208 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe208 <= 1'b0;
		else if  (clken == 1'b1)   dffe208 <= wire_sft697a_out[2];
	// synopsys translate_off
	initial
		dffe209 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe209 <= 1'b0;
		else if  (clken == 1'b1)   dffe209 <= dffe208;
	// synopsys translate_off
	initial
		dffe21 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe21 <= 1'b0;
		else if  (clken == 1'b1)   dffe21 <= w_sum_node10w[39];
	// synopsys translate_off
	initial
		dffe210 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe210 <= 1'b0;
		else if  (clken == 1'b1)   dffe210 <= dffe209;
	// synopsys translate_off
	initial
		dffe211 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe211 <= 1'b0;
		else if  (clken == 1'b1)   dffe211 <= dffe210;
	// synopsys translate_off
	initial
		dffe212 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe212 <= 1'b0;
		else if  (clken == 1'b1)   dffe212 <= dffe211;
	// synopsys translate_off
	initial
		dffe213 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe213 <= 1'b0;
		else if  (clken == 1'b1)   dffe213 <= dffe212;
	// synopsys translate_off
	initial
		dffe214 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe214 <= 1'b0;
		else if  (clken == 1'b1)   dffe214 <= dffe213;
	// synopsys translate_off
	initial
		dffe215 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe215 <= 1'b0;
		else if  (clken == 1'b1)   dffe215 <= dffe214;
	// synopsys translate_off
	initial
		dffe216 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe216 <= 1'b0;
		else if  (clken == 1'b1)   dffe216 <= dffe215;
	// synopsys translate_off
	initial
		dffe217 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe217 <= 1'b0;
		else if  (clken == 1'b1)   dffe217 <= dffe216;
	// synopsys translate_off
	initial
		dffe218 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe218 <= 1'b0;
		else if  (clken == 1'b1)   dffe218 <= dffe217;
	// synopsys translate_off
	initial
		dffe219 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe219 <= 1'b0;
		else if  (clken == 1'b1)   dffe219 <= dffe218;
	// synopsys translate_off
	initial
		dffe22 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe22 <= 1'b0;
		else if  (clken == 1'b1)   dffe22 <= w_sum_node10w[8];
	// synopsys translate_off
	initial
		dffe220 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe220 <= 1'b0;
		else if  (clken == 1'b1)   dffe220 <= dffe219;
	// synopsys translate_off
	initial
		dffe221 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe221 <= 1'b0;
		else if  (clken == 1'b1)   dffe221 <= dffe220;
	// synopsys translate_off
	initial
		dffe222 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe222 <= 1'b0;
		else if  (clken == 1'b1)   dffe222 <= dffe8;
	// synopsys translate_off
	initial
		dffe223 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe223 <= 1'b0;
		else if  (clken == 1'b1)   dffe223 <= dffe9;
	// synopsys translate_off
	initial
		dffe224 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe224 <= 1'b0;
		else if  (clken == 1'b1)   dffe224 <= dffe10;
	// synopsys translate_off
	initial
		dffe225 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe225 <= 1'b0;
		else if  (clken == 1'b1)   dffe225 <= wire_sft697a_out[3];
	// synopsys translate_off
	initial
		dffe226 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe226 <= 1'b0;
		else if  (clken == 1'b1)   dffe226 <= dffe225;
	// synopsys translate_off
	initial
		dffe227 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe227 <= 1'b0;
		else if  (clken == 1'b1)   dffe227 <= dffe226;
	// synopsys translate_off
	initial
		dffe228 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe228 <= 1'b0;
		else if  (clken == 1'b1)   dffe228 <= dffe227;
	// synopsys translate_off
	initial
		dffe229 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe229 <= 1'b0;
		else if  (clken == 1'b1)   dffe229 <= dffe228;
	// synopsys translate_off
	initial
		dffe23 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe23 <= 1'b0;
		else if  (clken == 1'b1)   dffe23 <= w_sum_node10w[24];
	// synopsys translate_off
	initial
		dffe230 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe230 <= 1'b0;
		else if  (clken == 1'b1)   dffe230 <= dffe229;
	// synopsys translate_off
	initial
		dffe231 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe231 <= 1'b0;
		else if  (clken == 1'b1)   dffe231 <= dffe230;
	// synopsys translate_off
	initial
		dffe232 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe232 <= 1'b0;
		else if  (clken == 1'b1)   dffe232 <= dffe231;
	// synopsys translate_off
	initial
		dffe233 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe233 <= 1'b0;
		else if  (clken == 1'b1)   dffe233 <= dffe232;
	// synopsys translate_off
	initial
		dffe234 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe234 <= 1'b0;
		else if  (clken == 1'b1)   dffe234 <= dffe233;
	// synopsys translate_off
	initial
		dffe235 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe235 <= 1'b0;
		else if  (clken == 1'b1)   dffe235 <= dffe234;
	// synopsys translate_off
	initial
		dffe236 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe236 <= 1'b0;
		else if  (clken == 1'b1)   dffe236 <= dffe235;
	// synopsys translate_off
	initial
		dffe237 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe237 <= 1'b0;
		else if  (clken == 1'b1)   dffe237 <= dffe236;
	// synopsys translate_off
	initial
		dffe238 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe238 <= 1'b0;
		else if  (clken == 1'b1)   dffe238 <= dffe237;
	// synopsys translate_off
	initial
		dffe239 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe239 <= 1'b0;
		else if  (clken == 1'b1)   dffe239 <= dffe11;
	// synopsys translate_off
	initial
		dffe24 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe24 <= 1'b0;
		else if  (clken == 1'b1)   dffe24 <= w_sum_node10w[56];
	// synopsys translate_off
	initial
		dffe240 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe240 <= 1'b0;
		else if  (clken == 1'b1)   dffe240 <= dffe12;
	// synopsys translate_off
	initial
		dffe241 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe241 <= 1'b0;
		else if  (clken == 1'b1)   dffe241 <= dffe13;
	// synopsys translate_off
	initial
		dffe242 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe242 <= 1'b0;
		else if  (clken == 1'b1)   dffe242 <= wire_sft697a_out[4];
	// synopsys translate_off
	initial
		dffe243 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe243 <= 1'b0;
		else if  (clken == 1'b1)   dffe243 <= dffe242;
	// synopsys translate_off
	initial
		dffe244 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe244 <= 1'b0;
		else if  (clken == 1'b1)   dffe244 <= dffe243;
	// synopsys translate_off
	initial
		dffe245 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe245 <= 1'b0;
		else if  (clken == 1'b1)   dffe245 <= dffe244;
	// synopsys translate_off
	initial
		dffe246 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe246 <= 1'b0;
		else if  (clken == 1'b1)   dffe246 <= dffe245;
	// synopsys translate_off
	initial
		dffe247 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe247 <= 1'b0;
		else if  (clken == 1'b1)   dffe247 <= dffe246;
	// synopsys translate_off
	initial
		dffe248 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe248 <= 1'b0;
		else if  (clken == 1'b1)   dffe248 <= dffe247;
	// synopsys translate_off
	initial
		dffe249 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe249 <= 1'b0;
		else if  (clken == 1'b1)   dffe249 <= dffe248;
	// synopsys translate_off
	initial
		dffe25 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe25 <= 1'b0;
		else if  (clken == 1'b1)   dffe25 <= w_sum_node10w[40];
	// synopsys translate_off
	initial
		dffe250 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe250 <= 1'b0;
		else if  (clken == 1'b1)   dffe250 <= dffe249;
	// synopsys translate_off
	initial
		dffe251 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe251 <= 1'b0;
		else if  (clken == 1'b1)   dffe251 <= dffe250;
	// synopsys translate_off
	initial
		dffe252 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe252 <= 1'b0;
		else if  (clken == 1'b1)   dffe252 <= dffe251;
	// synopsys translate_off
	initial
		dffe253 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe253 <= 1'b0;
		else if  (clken == 1'b1)   dffe253 <= dffe252;
	// synopsys translate_off
	initial
		dffe254 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe254 <= 1'b0;
		else if  (clken == 1'b1)   dffe254 <= dffe253;
	// synopsys translate_off
	initial
		dffe255 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe255 <= 1'b0;
		else if  (clken == 1'b1)   dffe255 <= dffe254;
	// synopsys translate_off
	initial
		dffe256 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe256 <= 1'b0;
		else if  (clken == 1'b1)   dffe256 <= dffe14;
	// synopsys translate_off
	initial
		dffe257 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe257 <= 1'b0;
		else if  (clken == 1'b1)   dffe257 <= dffe15;
	// synopsys translate_off
	initial
		dffe258 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe258 <= 1'b0;
		else if  (clken == 1'b1)   dffe258 <= wire_sft702a_out[0];
	// synopsys translate_off
	initial
		dffe259 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe259 <= 1'b0;
		else if  (clken == 1'b1)   dffe259 <= wire_sft697a_out[5];
	// synopsys translate_off
	initial
		dffe26 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe26 <= 1'b0;
		else if  (clken == 1'b1)   dffe26 <= w_sum_node10w[72];
	// synopsys translate_off
	initial
		dffe260 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe260 <= 1'b0;
		else if  (clken == 1'b1)   dffe260 <= dffe259;
	// synopsys translate_off
	initial
		dffe261 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe261 <= 1'b0;
		else if  (clken == 1'b1)   dffe261 <= dffe260;
	// synopsys translate_off
	initial
		dffe262 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe262 <= 1'b0;
		else if  (clken == 1'b1)   dffe262 <= dffe261;
	// synopsys translate_off
	initial
		dffe263 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe263 <= 1'b0;
		else if  (clken == 1'b1)   dffe263 <= dffe262;
	// synopsys translate_off
	initial
		dffe264 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe264 <= 1'b0;
		else if  (clken == 1'b1)   dffe264 <= dffe263;
	// synopsys translate_off
	initial
		dffe265 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe265 <= 1'b0;
		else if  (clken == 1'b1)   dffe265 <= dffe264;
	// synopsys translate_off
	initial
		dffe266 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe266 <= 1'b0;
		else if  (clken == 1'b1)   dffe266 <= dffe265;
	// synopsys translate_off
	initial
		dffe267 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe267 <= 1'b0;
		else if  (clken == 1'b1)   dffe267 <= dffe266;
	// synopsys translate_off
	initial
		dffe268 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe268 <= 1'b0;
		else if  (clken == 1'b1)   dffe268 <= dffe267;
	// synopsys translate_off
	initial
		dffe269 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe269 <= 1'b0;
		else if  (clken == 1'b1)   dffe269 <= dffe268;
	// synopsys translate_off
	initial
		dffe27 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe27 <= 1'b0;
		else if  (clken == 1'b1)   dffe27 <= w_sum_node10w[9];
	// synopsys translate_off
	initial
		dffe270 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe270 <= 1'b0;
		else if  (clken == 1'b1)   dffe270 <= dffe269;
	// synopsys translate_off
	initial
		dffe271 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe271 <= 1'b0;
		else if  (clken == 1'b1)   dffe271 <= dffe270;
	// synopsys translate_off
	initial
		dffe272 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe272 <= 1'b0;
		else if  (clken == 1'b1)   dffe272 <= dffe271;
	// synopsys translate_off
	initial
		dffe273 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe273 <= 1'b0;
		else if  (clken == 1'b1)   dffe273 <= dffe18;
	// synopsys translate_off
	initial
		dffe274 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe274 <= 1'b0;
		else if  (clken == 1'b1)   dffe274 <= dffe19;
	// synopsys translate_off
	initial
		dffe275 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe275 <= 1'b0;
		else if  (clken == 1'b1)   dffe275 <= wire_sft702a_out[1];
	// synopsys translate_off
	initial
		dffe276 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe276 <= 1'b0;
		else if  (clken == 1'b1)   dffe276 <= wire_sft697a_out[6];
	// synopsys translate_off
	initial
		dffe277 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe277 <= 1'b0;
		else if  (clken == 1'b1)   dffe277 <= dffe276;
	// synopsys translate_off
	initial
		dffe278 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe278 <= 1'b0;
		else if  (clken == 1'b1)   dffe278 <= dffe277;
	// synopsys translate_off
	initial
		dffe279 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe279 <= 1'b0;
		else if  (clken == 1'b1)   dffe279 <= dffe278;
	// synopsys translate_off
	initial
		dffe28 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe28 <= 1'b0;
		else if  (clken == 1'b1)   dffe28 <= w_sum_node10w[25];
	// synopsys translate_off
	initial
		dffe280 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe280 <= 1'b0;
		else if  (clken == 1'b1)   dffe280 <= dffe279;
	// synopsys translate_off
	initial
		dffe281 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe281 <= 1'b0;
		else if  (clken == 1'b1)   dffe281 <= dffe280;
	// synopsys translate_off
	initial
		dffe282 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe282 <= 1'b0;
		else if  (clken == 1'b1)   dffe282 <= dffe281;
	// synopsys translate_off
	initial
		dffe283 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe283 <= 1'b0;
		else if  (clken == 1'b1)   dffe283 <= dffe282;
	// synopsys translate_off
	initial
		dffe284 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe284 <= 1'b0;
		else if  (clken == 1'b1)   dffe284 <= dffe283;
	// synopsys translate_off
	initial
		dffe285 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe285 <= 1'b0;
		else if  (clken == 1'b1)   dffe285 <= dffe284;
	// synopsys translate_off
	initial
		dffe286 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe286 <= 1'b0;
		else if  (clken == 1'b1)   dffe286 <= dffe285;
	// synopsys translate_off
	initial
		dffe287 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe287 <= 1'b0;
		else if  (clken == 1'b1)   dffe287 <= dffe286;
	// synopsys translate_off
	initial
		dffe288 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe288 <= 1'b0;
		else if  (clken == 1'b1)   dffe288 <= dffe287;
	// synopsys translate_off
	initial
		dffe289 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe289 <= 1'b0;
		else if  (clken == 1'b1)   dffe289 <= dffe288;
	// synopsys translate_off
	initial
		dffe29 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe29 <= 1'b0;
		else if  (clken == 1'b1)   dffe29 <= w_sum_node10w[57];
	// synopsys translate_off
	initial
		dffe290 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe290 <= 1'b0;
		else if  (clken == 1'b1)   dffe290 <= dffe22;
	// synopsys translate_off
	initial
		dffe291 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe291 <= 1'b0;
		else if  (clken == 1'b1)   dffe291 <= dffe23;
	// synopsys translate_off
	initial
		dffe292 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe292 <= 1'b0;
		else if  (clken == 1'b1)   dffe292 <= wire_sft702a_out[2];
	// synopsys translate_off
	initial
		dffe293 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe293 <= 1'b0;
		else if  (clken == 1'b1)   dffe293 <= wire_sft697a_out[7];
	// synopsys translate_off
	initial
		dffe294 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe294 <= 1'b0;
		else if  (clken == 1'b1)   dffe294 <= dffe293;
	// synopsys translate_off
	initial
		dffe295 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe295 <= 1'b0;
		else if  (clken == 1'b1)   dffe295 <= dffe294;
	// synopsys translate_off
	initial
		dffe296 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe296 <= 1'b0;
		else if  (clken == 1'b1)   dffe296 <= dffe295;
	// synopsys translate_off
	initial
		dffe297 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe297 <= 1'b0;
		else if  (clken == 1'b1)   dffe297 <= dffe296;
	// synopsys translate_off
	initial
		dffe298 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe298 <= 1'b0;
		else if  (clken == 1'b1)   dffe298 <= dffe297;
	// synopsys translate_off
	initial
		dffe299 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe299 <= 1'b0;
		else if  (clken == 1'b1)   dffe299 <= dffe298;
	// synopsys translate_off
	initial
		dffe3 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe3 <= 1'b0;
		else if  (clken == 1'b1)   dffe3 <= w_sum_node10w[1];
	// synopsys translate_off
	initial
		dffe30 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe30 <= 1'b0;
		else if  (clken == 1'b1)   dffe30 <= w_sum_node10w[41];
	// synopsys translate_off
	initial
		dffe300 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe300 <= 1'b0;
		else if  (clken == 1'b1)   dffe300 <= dffe299;
	// synopsys translate_off
	initial
		dffe301 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe301 <= 1'b0;
		else if  (clken == 1'b1)   dffe301 <= dffe300;
	// synopsys translate_off
	initial
		dffe302 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe302 <= 1'b0;
		else if  (clken == 1'b1)   dffe302 <= dffe301;
	// synopsys translate_off
	initial
		dffe303 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe303 <= 1'b0;
		else if  (clken == 1'b1)   dffe303 <= dffe302;
	// synopsys translate_off
	initial
		dffe304 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe304 <= 1'b0;
		else if  (clken == 1'b1)   dffe304 <= dffe303;
	// synopsys translate_off
	initial
		dffe305 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe305 <= 1'b0;
		else if  (clken == 1'b1)   dffe305 <= dffe304;
	// synopsys translate_off
	initial
		dffe306 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe306 <= 1'b0;
		else if  (clken == 1'b1)   dffe306 <= dffe305;
	// synopsys translate_off
	initial
		dffe307 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe307 <= 1'b0;
		else if  (clken == 1'b1)   dffe307 <= dffe27;
	// synopsys translate_off
	initial
		dffe308 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe308 <= 1'b0;
		else if  (clken == 1'b1)   dffe308 <= dffe28;
	// synopsys translate_off
	initial
		dffe309 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe309 <= 1'b0;
		else if  (clken == 1'b1)   dffe309 <= wire_sft702a_out[3];
	// synopsys translate_off
	initial
		dffe31 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe31 <= 1'b0;
		else if  (clken == 1'b1)   dffe31 <= w_sum_node10w[73];
	// synopsys translate_off
	initial
		dffe310 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe310 <= 1'b0;
		else if  (clken == 1'b1)   dffe310 <= wire_sft697a_out[8];
	// synopsys translate_off
	initial
		dffe311 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe311 <= 1'b0;
		else if  (clken == 1'b1)   dffe311 <= dffe310;
	// synopsys translate_off
	initial
		dffe312 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe312 <= 1'b0;
		else if  (clken == 1'b1)   dffe312 <= dffe311;
	// synopsys translate_off
	initial
		dffe313 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe313 <= 1'b0;
		else if  (clken == 1'b1)   dffe313 <= dffe312;
	// synopsys translate_off
	initial
		dffe314 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe314 <= 1'b0;
		else if  (clken == 1'b1)   dffe314 <= dffe313;
	// synopsys translate_off
	initial
		dffe315 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe315 <= 1'b0;
		else if  (clken == 1'b1)   dffe315 <= dffe314;
	// synopsys translate_off
	initial
		dffe316 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe316 <= 1'b0;
		else if  (clken == 1'b1)   dffe316 <= dffe315;
	// synopsys translate_off
	initial
		dffe317 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe317 <= 1'b0;
		else if  (clken == 1'b1)   dffe317 <= dffe316;
	// synopsys translate_off
	initial
		dffe318 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe318 <= 1'b0;
		else if  (clken == 1'b1)   dffe318 <= dffe317;
	// synopsys translate_off
	initial
		dffe319 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe319 <= 1'b0;
		else if  (clken == 1'b1)   dffe319 <= dffe318;
	// synopsys translate_off
	initial
		dffe32 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe32 <= 1'b0;
		else if  (clken == 1'b1)   dffe32 <= w_sum_node10w[10];
	// synopsys translate_off
	initial
		dffe320 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe320 <= 1'b0;
		else if  (clken == 1'b1)   dffe320 <= dffe319;
	// synopsys translate_off
	initial
		dffe321 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe321 <= 1'b0;
		else if  (clken == 1'b1)   dffe321 <= dffe320;
	// synopsys translate_off
	initial
		dffe322 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe322 <= 1'b0;
		else if  (clken == 1'b1)   dffe322 <= dffe321;
	// synopsys translate_off
	initial
		dffe323 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe323 <= 1'b0;
		else if  (clken == 1'b1)   dffe323 <= dffe322;
	// synopsys translate_off
	initial
		dffe324 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe324 <= 1'b0;
		else if  (clken == 1'b1)   dffe324 <= dffe32;
	// synopsys translate_off
	initial
		dffe325 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe325 <= 1'b0;
		else if  (clken == 1'b1)   dffe325 <= wire_sft702a_out[4];
	// synopsys translate_off
	initial
		dffe326 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe326 <= 1'b0;
		else if  (clken == 1'b1)   dffe326 <= wire_sft707a_out[0];
	// synopsys translate_off
	initial
		dffe327 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe327 <= 1'b0;
		else if  (clken == 1'b1)   dffe327 <= wire_sft697a_out[9];
	// synopsys translate_off
	initial
		dffe328 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe328 <= 1'b0;
		else if  (clken == 1'b1)   dffe328 <= dffe327;
	// synopsys translate_off
	initial
		dffe329 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe329 <= 1'b0;
		else if  (clken == 1'b1)   dffe329 <= dffe328;
	// synopsys translate_off
	initial
		dffe33 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe33 <= 1'b0;
		else if  (clken == 1'b1)   dffe33 <= w_sum_node10w[58];
	// synopsys translate_off
	initial
		dffe330 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe330 <= 1'b0;
		else if  (clken == 1'b1)   dffe330 <= dffe329;
	// synopsys translate_off
	initial
		dffe331 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe331 <= 1'b0;
		else if  (clken == 1'b1)   dffe331 <= dffe330;
	// synopsys translate_off
	initial
		dffe332 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe332 <= 1'b0;
		else if  (clken == 1'b1)   dffe332 <= dffe331;
	// synopsys translate_off
	initial
		dffe333 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe333 <= 1'b0;
		else if  (clken == 1'b1)   dffe333 <= dffe332;
	// synopsys translate_off
	initial
		dffe334 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe334 <= 1'b0;
		else if  (clken == 1'b1)   dffe334 <= dffe333;
	// synopsys translate_off
	initial
		dffe335 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe335 <= 1'b0;
		else if  (clken == 1'b1)   dffe335 <= dffe334;
	// synopsys translate_off
	initial
		dffe336 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe336 <= 1'b0;
		else if  (clken == 1'b1)   dffe336 <= dffe335;
	// synopsys translate_off
	initial
		dffe337 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe337 <= 1'b0;
		else if  (clken == 1'b1)   dffe337 <= dffe336;
	// synopsys translate_off
	initial
		dffe338 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe338 <= 1'b0;
		else if  (clken == 1'b1)   dffe338 <= dffe337;
	// synopsys translate_off
	initial
		dffe339 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe339 <= 1'b0;
		else if  (clken == 1'b1)   dffe339 <= dffe338;
	// synopsys translate_off
	initial
		dffe34 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe34 <= 1'b0;
		else if  (clken == 1'b1)   dffe34 <= w_sum_node10w[42];
	// synopsys translate_off
	initial
		dffe340 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe340 <= 1'b0;
		else if  (clken == 1'b1)   dffe340 <= dffe339;
	// synopsys translate_off
	initial
		dffe341 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe341 <= 1'b0;
		else if  (clken == 1'b1)   dffe341 <= dffe38;
	// synopsys translate_off
	initial
		dffe342 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe342 <= 1'b0;
		else if  (clken == 1'b1)   dffe342 <= wire_sft702a_out[5];
	// synopsys translate_off
	initial
		dffe343 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe343 <= 1'b0;
		else if  (clken == 1'b1)   dffe343 <= wire_sft707a_out[1];
	// synopsys translate_off
	initial
		dffe344 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe344 <= 1'b0;
		else if  (clken == 1'b1)   dffe344 <= wire_sft697a_out[10];
	// synopsys translate_off
	initial
		dffe345 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe345 <= 1'b0;
		else if  (clken == 1'b1)   dffe345 <= dffe344;
	// synopsys translate_off
	initial
		dffe346 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe346 <= 1'b0;
		else if  (clken == 1'b1)   dffe346 <= dffe345;
	// synopsys translate_off
	initial
		dffe347 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe347 <= 1'b0;
		else if  (clken == 1'b1)   dffe347 <= dffe346;
	// synopsys translate_off
	initial
		dffe348 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe348 <= 1'b0;
		else if  (clken == 1'b1)   dffe348 <= dffe347;
	// synopsys translate_off
	initial
		dffe349 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe349 <= 1'b0;
		else if  (clken == 1'b1)   dffe349 <= dffe348;
	// synopsys translate_off
	initial
		dffe35 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe35 <= 1'b0;
		else if  (clken == 1'b1)   dffe35 <= w_sum_node10w[74];
	// synopsys translate_off
	initial
		dffe350 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe350 <= 1'b0;
		else if  (clken == 1'b1)   dffe350 <= dffe349;
	// synopsys translate_off
	initial
		dffe351 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe351 <= 1'b0;
		else if  (clken == 1'b1)   dffe351 <= dffe350;
	// synopsys translate_off
	initial
		dffe352 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe352 <= 1'b0;
		else if  (clken == 1'b1)   dffe352 <= dffe351;
	// synopsys translate_off
	initial
		dffe353 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe353 <= 1'b0;
		else if  (clken == 1'b1)   dffe353 <= dffe352;
	// synopsys translate_off
	initial
		dffe354 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe354 <= 1'b0;
		else if  (clken == 1'b1)   dffe354 <= dffe353;
	// synopsys translate_off
	initial
		dffe355 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe355 <= 1'b0;
		else if  (clken == 1'b1)   dffe355 <= dffe354;
	// synopsys translate_off
	initial
		dffe356 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe356 <= 1'b0;
		else if  (clken == 1'b1)   dffe356 <= dffe355;
	// synopsys translate_off
	initial
		dffe357 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe357 <= 1'b0;
		else if  (clken == 1'b1)   dffe357 <= dffe356;
	// synopsys translate_off
	initial
		dffe358 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe358 <= 1'b0;
		else if  (clken == 1'b1)   dffe358 <= dffe44;
	// synopsys translate_off
	initial
		dffe359 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe359 <= 1'b0;
		else if  (clken == 1'b1)   dffe359 <= wire_sft702a_out[6];
	// synopsys translate_off
	initial
		dffe36 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe36 <= 1'b0;
		else if  (clken == 1'b1)   dffe36 <= w_sum_node10w[90];
	// synopsys translate_off
	initial
		dffe360 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe360 <= 1'b0;
		else if  (clken == 1'b1)   dffe360 <= wire_sft707a_out[2];
	// synopsys translate_off
	initial
		dffe361 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe361 <= 1'b0;
		else if  (clken == 1'b1)   dffe361 <= wire_sft697a_out[11];
	// synopsys translate_off
	initial
		dffe362 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe362 <= 1'b0;
		else if  (clken == 1'b1)   dffe362 <= dffe361;
	// synopsys translate_off
	initial
		dffe363 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe363 <= 1'b0;
		else if  (clken == 1'b1)   dffe363 <= dffe362;
	// synopsys translate_off
	initial
		dffe364 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe364 <= 1'b0;
		else if  (clken == 1'b1)   dffe364 <= dffe363;
	// synopsys translate_off
	initial
		dffe365 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe365 <= 1'b0;
		else if  (clken == 1'b1)   dffe365 <= dffe364;
	// synopsys translate_off
	initial
		dffe366 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe366 <= 1'b0;
		else if  (clken == 1'b1)   dffe366 <= dffe365;
	// synopsys translate_off
	initial
		dffe367 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe367 <= 1'b0;
		else if  (clken == 1'b1)   dffe367 <= dffe366;
	// synopsys translate_off
	initial
		dffe368 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe368 <= 1'b0;
		else if  (clken == 1'b1)   dffe368 <= dffe367;
	// synopsys translate_off
	initial
		dffe369 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe369 <= 1'b0;
		else if  (clken == 1'b1)   dffe369 <= dffe368;
	// synopsys translate_off
	initial
		dffe37 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe37 <= 1'b0;
		else if  (clken == 1'b1)   dffe37 <= w_sum_node10w[26];
	// synopsys translate_off
	initial
		dffe370 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe370 <= 1'b0;
		else if  (clken == 1'b1)   dffe370 <= dffe369;
	// synopsys translate_off
	initial
		dffe371 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe371 <= 1'b0;
		else if  (clken == 1'b1)   dffe371 <= dffe370;
	// synopsys translate_off
	initial
		dffe372 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe372 <= 1'b0;
		else if  (clken == 1'b1)   dffe372 <= dffe371;
	// synopsys translate_off
	initial
		dffe373 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe373 <= 1'b0;
		else if  (clken == 1'b1)   dffe373 <= dffe372;
	// synopsys translate_off
	initial
		dffe374 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe374 <= 1'b0;
		else if  (clken == 1'b1)   dffe374 <= dffe373;
	// synopsys translate_off
	initial
		dffe375 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe375 <= 1'b0;
		else if  (clken == 1'b1)   dffe375 <= dffe51;
	// synopsys translate_off
	initial
		dffe376 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe376 <= 1'b0;
		else if  (clken == 1'b1)   dffe376 <= wire_sft702a_out[7];
	// synopsys translate_off
	initial
		dffe377 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe377 <= 1'b0;
		else if  (clken == 1'b1)   dffe377 <= wire_sft707a_out[3];
	// synopsys translate_off
	initial
		dffe378 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe378 <= 1'b0;
		else if  (clken == 1'b1)   dffe378 <= wire_sft697a_out[12];
	// synopsys translate_off
	initial
		dffe379 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe379 <= 1'b0;
		else if  (clken == 1'b1)   dffe379 <= dffe378;
	// synopsys translate_off
	initial
		dffe38 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe38 <= 1'b0;
		else if  (clken == 1'b1)   dffe38 <= w_sum_node10w[11];
	// synopsys translate_off
	initial
		dffe380 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe380 <= 1'b0;
		else if  (clken == 1'b1)   dffe380 <= dffe379;
	// synopsys translate_off
	initial
		dffe381 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe381 <= 1'b0;
		else if  (clken == 1'b1)   dffe381 <= dffe380;
	// synopsys translate_off
	initial
		dffe382 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe382 <= 1'b0;
		else if  (clken == 1'b1)   dffe382 <= dffe381;
	// synopsys translate_off
	initial
		dffe383 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe383 <= 1'b0;
		else if  (clken == 1'b1)   dffe383 <= dffe382;
	// synopsys translate_off
	initial
		dffe384 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe384 <= 1'b0;
		else if  (clken == 1'b1)   dffe384 <= dffe383;
	// synopsys translate_off
	initial
		dffe385 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe385 <= 1'b0;
		else if  (clken == 1'b1)   dffe385 <= dffe384;
	// synopsys translate_off
	initial
		dffe386 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe386 <= 1'b0;
		else if  (clken == 1'b1)   dffe386 <= dffe385;
	// synopsys translate_off
	initial
		dffe387 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe387 <= 1'b0;
		else if  (clken == 1'b1)   dffe387 <= dffe386;
	// synopsys translate_off
	initial
		dffe388 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe388 <= 1'b0;
		else if  (clken == 1'b1)   dffe388 <= dffe387;
	// synopsys translate_off
	initial
		dffe389 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe389 <= 1'b0;
		else if  (clken == 1'b1)   dffe389 <= dffe388;
	// synopsys translate_off
	initial
		dffe39 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe39 <= 1'b0;
		else if  (clken == 1'b1)   dffe39 <= w_sum_node10w[59];
	// synopsys translate_off
	initial
		dffe390 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe390 <= 1'b0;
		else if  (clken == 1'b1)   dffe390 <= dffe389;
	// synopsys translate_off
	initial
		dffe391 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe391 <= 1'b0;
		else if  (clken == 1'b1)   dffe391 <= dffe390;
	// synopsys translate_off
	initial
		dffe392 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe392 <= 1'b0;
		else if  (clken == 1'b1)   dffe392 <= wire_sft702a_out[8];
	// synopsys translate_off
	initial
		dffe393 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe393 <= 1'b0;
		else if  (clken == 1'b1)   dffe393 <= wire_sft707a_out[4];
	// synopsys translate_off
	initial
		dffe394 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe394 <= 1'b0;
		else if  (clken == 1'b1)   dffe394 <= wire_sft712a_out[0];
	// synopsys translate_off
	initial
		dffe395 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe395 <= 1'b0;
		else if  (clken == 1'b1)   dffe395 <= wire_sft697a_out[13];
	// synopsys translate_off
	initial
		dffe396 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe396 <= 1'b0;
		else if  (clken == 1'b1)   dffe396 <= dffe395;
	// synopsys translate_off
	initial
		dffe397 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe397 <= 1'b0;
		else if  (clken == 1'b1)   dffe397 <= dffe396;
	// synopsys translate_off
	initial
		dffe398 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe398 <= 1'b0;
		else if  (clken == 1'b1)   dffe398 <= dffe397;
	// synopsys translate_off
	initial
		dffe399 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe399 <= 1'b0;
		else if  (clken == 1'b1)   dffe399 <= dffe398;
	// synopsys translate_off
	initial
		dffe4 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe4 <= 1'b0;
		else if  (clken == 1'b1)   dffe4 <= w_sum_node10w[2];
	// synopsys translate_off
	initial
		dffe40 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe40 <= 1'b0;
		else if  (clken == 1'b1)   dffe40 <= w_sum_node10w[43];
	// synopsys translate_off
	initial
		dffe400 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe400 <= 1'b0;
		else if  (clken == 1'b1)   dffe400 <= dffe399;
	// synopsys translate_off
	initial
		dffe401 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe401 <= 1'b0;
		else if  (clken == 1'b1)   dffe401 <= dffe400;
	// synopsys translate_off
	initial
		dffe402 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe402 <= 1'b0;
		else if  (clken == 1'b1)   dffe402 <= dffe401;
	// synopsys translate_off
	initial
		dffe403 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe403 <= 1'b0;
		else if  (clken == 1'b1)   dffe403 <= dffe402;
	// synopsys translate_off
	initial
		dffe404 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe404 <= 1'b0;
		else if  (clken == 1'b1)   dffe404 <= dffe403;
	// synopsys translate_off
	initial
		dffe405 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe405 <= 1'b0;
		else if  (clken == 1'b1)   dffe405 <= dffe404;
	// synopsys translate_off
	initial
		dffe406 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe406 <= 1'b0;
		else if  (clken == 1'b1)   dffe406 <= dffe405;
	// synopsys translate_off
	initial
		dffe407 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe407 <= 1'b0;
		else if  (clken == 1'b1)   dffe407 <= dffe406;
	// synopsys translate_off
	initial
		dffe408 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe408 <= 1'b0;
		else if  (clken == 1'b1)   dffe408 <= dffe407;
	// synopsys translate_off
	initial
		dffe409 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe409 <= 1'b0;
		else if  (clken == 1'b1)   dffe409 <= wire_sft702a_out[9];
	// synopsys translate_off
	initial
		dffe41 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe41 <= 1'b0;
		else if  (clken == 1'b1)   dffe41 <= w_sum_node10w[75];
	// synopsys translate_off
	initial
		dffe410 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe410 <= 1'b0;
		else if  (clken == 1'b1)   dffe410 <= wire_sft707a_out[5];
	// synopsys translate_off
	initial
		dffe411 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe411 <= 1'b0;
		else if  (clken == 1'b1)   dffe411 <= wire_sft712a_out[1];
	// synopsys translate_off
	initial
		dffe412 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe412 <= 1'b0;
		else if  (clken == 1'b1)   dffe412 <= wire_sft697a_out[14];
	// synopsys translate_off
	initial
		dffe413 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe413 <= 1'b0;
		else if  (clken == 1'b1)   dffe413 <= dffe412;
	// synopsys translate_off
	initial
		dffe414 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe414 <= 1'b0;
		else if  (clken == 1'b1)   dffe414 <= dffe413;
	// synopsys translate_off
	initial
		dffe415 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe415 <= 1'b0;
		else if  (clken == 1'b1)   dffe415 <= dffe414;
	// synopsys translate_off
	initial
		dffe416 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe416 <= 1'b0;
		else if  (clken == 1'b1)   dffe416 <= dffe415;
	// synopsys translate_off
	initial
		dffe417 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe417 <= 1'b0;
		else if  (clken == 1'b1)   dffe417 <= dffe416;
	// synopsys translate_off
	initial
		dffe418 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe418 <= 1'b0;
		else if  (clken == 1'b1)   dffe418 <= dffe417;
	// synopsys translate_off
	initial
		dffe419 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe419 <= 1'b0;
		else if  (clken == 1'b1)   dffe419 <= dffe418;
	// synopsys translate_off
	initial
		dffe42 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe42 <= 1'b0;
		else if  (clken == 1'b1)   dffe42 <= w_sum_node10w[91];
	// synopsys translate_off
	initial
		dffe420 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe420 <= 1'b0;
		else if  (clken == 1'b1)   dffe420 <= dffe419;
	// synopsys translate_off
	initial
		dffe421 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe421 <= 1'b0;
		else if  (clken == 1'b1)   dffe421 <= dffe420;
	// synopsys translate_off
	initial
		dffe422 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe422 <= 1'b0;
		else if  (clken == 1'b1)   dffe422 <= dffe421;
	// synopsys translate_off
	initial
		dffe423 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe423 <= 1'b0;
		else if  (clken == 1'b1)   dffe423 <= dffe422;
	// synopsys translate_off
	initial
		dffe424 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe424 <= 1'b0;
		else if  (clken == 1'b1)   dffe424 <= dffe423;
	// synopsys translate_off
	initial
		dffe425 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe425 <= 1'b0;
		else if  (clken == 1'b1)   dffe425 <= dffe424;
	// synopsys translate_off
	initial
		dffe426 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe426 <= 1'b0;
		else if  (clken == 1'b1)   dffe426 <= wire_sft702a_out[10];
	// synopsys translate_off
	initial
		dffe427 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe427 <= 1'b0;
		else if  (clken == 1'b1)   dffe427 <= wire_sft707a_out[6];
	// synopsys translate_off
	initial
		dffe428 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe428 <= 1'b0;
		else if  (clken == 1'b1)   dffe428 <= wire_sft712a_out[2];
	// synopsys translate_off
	initial
		dffe429 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe429 <= 1'b0;
		else if  (clken == 1'b1)   dffe429 <= wire_sft697a_out[15];
	// synopsys translate_off
	initial
		dffe43 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe43 <= 1'b0;
		else if  (clken == 1'b1)   dffe43 <= w_sum_node10w[27];
	// synopsys translate_off
	initial
		dffe430 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe430 <= 1'b0;
		else if  (clken == 1'b1)   dffe430 <= dffe429;
	// synopsys translate_off
	initial
		dffe431 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe431 <= 1'b0;
		else if  (clken == 1'b1)   dffe431 <= dffe430;
	// synopsys translate_off
	initial
		dffe432 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe432 <= 1'b0;
		else if  (clken == 1'b1)   dffe432 <= dffe431;
	// synopsys translate_off
	initial
		dffe433 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe433 <= 1'b0;
		else if  (clken == 1'b1)   dffe433 <= dffe432;
	// synopsys translate_off
	initial
		dffe434 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe434 <= 1'b0;
		else if  (clken == 1'b1)   dffe434 <= dffe433;
	// synopsys translate_off
	initial
		dffe435 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe435 <= 1'b0;
		else if  (clken == 1'b1)   dffe435 <= dffe434;
	// synopsys translate_off
	initial
		dffe436 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe436 <= 1'b0;
		else if  (clken == 1'b1)   dffe436 <= dffe435;
	// synopsys translate_off
	initial
		dffe437 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe437 <= 1'b0;
		else if  (clken == 1'b1)   dffe437 <= dffe436;
	// synopsys translate_off
	initial
		dffe438 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe438 <= 1'b0;
		else if  (clken == 1'b1)   dffe438 <= dffe437;
	// synopsys translate_off
	initial
		dffe439 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe439 <= 1'b0;
		else if  (clken == 1'b1)   dffe439 <= dffe438;
	// synopsys translate_off
	initial
		dffe44 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe44 <= 1'b0;
		else if  (clken == 1'b1)   dffe44 <= w_sum_node10w[12];
	// synopsys translate_off
	initial
		dffe440 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe440 <= 1'b0;
		else if  (clken == 1'b1)   dffe440 <= dffe439;
	// synopsys translate_off
	initial
		dffe441 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe441 <= 1'b0;
		else if  (clken == 1'b1)   dffe441 <= dffe440;
	// synopsys translate_off
	initial
		dffe442 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe442 <= 1'b0;
		else if  (clken == 1'b1)   dffe442 <= dffe441;
	// synopsys translate_off
	initial
		dffe443 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe443 <= 1'b0;
		else if  (clken == 1'b1)   dffe443 <= wire_sft702a_out[11];
	// synopsys translate_off
	initial
		dffe444 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe444 <= 1'b0;
		else if  (clken == 1'b1)   dffe444 <= wire_sft707a_out[7];
	// synopsys translate_off
	initial
		dffe445 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe445 <= 1'b0;
		else if  (clken == 1'b1)   dffe445 <= wire_sft712a_out[3];
	// synopsys translate_off
	initial
		dffe446 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe446 <= 1'b0;
		else if  (clken == 1'b1)   dffe446 <= wire_sft697a_out[16];
	// synopsys translate_off
	initial
		dffe447 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe447 <= 1'b0;
		else if  (clken == 1'b1)   dffe447 <= dffe446;
	// synopsys translate_off
	initial
		dffe448 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe448 <= 1'b0;
		else if  (clken == 1'b1)   dffe448 <= dffe447;
	// synopsys translate_off
	initial
		dffe449 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe449 <= 1'b0;
		else if  (clken == 1'b1)   dffe449 <= dffe448;
	// synopsys translate_off
	initial
		dffe45 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe45 <= 1'b0;
		else if  (clken == 1'b1)   dffe45 <= w_sum_node10w[60];
	// synopsys translate_off
	initial
		dffe450 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe450 <= 1'b0;
		else if  (clken == 1'b1)   dffe450 <= dffe449;
	// synopsys translate_off
	initial
		dffe451 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe451 <= 1'b0;
		else if  (clken == 1'b1)   dffe451 <= dffe450;
	// synopsys translate_off
	initial
		dffe452 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe452 <= 1'b0;
		else if  (clken == 1'b1)   dffe452 <= dffe451;
	// synopsys translate_off
	initial
		dffe453 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe453 <= 1'b0;
		else if  (clken == 1'b1)   dffe453 <= dffe452;
	// synopsys translate_off
	initial
		dffe454 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe454 <= 1'b0;
		else if  (clken == 1'b1)   dffe454 <= dffe453;
	// synopsys translate_off
	initial
		dffe455 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe455 <= 1'b0;
		else if  (clken == 1'b1)   dffe455 <= dffe454;
	// synopsys translate_off
	initial
		dffe456 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe456 <= 1'b0;
		else if  (clken == 1'b1)   dffe456 <= dffe455;
	// synopsys translate_off
	initial
		dffe457 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe457 <= 1'b0;
		else if  (clken == 1'b1)   dffe457 <= dffe456;
	// synopsys translate_off
	initial
		dffe458 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe458 <= 1'b0;
		else if  (clken == 1'b1)   dffe458 <= dffe457;
	// synopsys translate_off
	initial
		dffe459 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe459 <= 1'b0;
		else if  (clken == 1'b1)   dffe459 <= dffe458;
	// synopsys translate_off
	initial
		dffe46 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe46 <= 1'b0;
		else if  (clken == 1'b1)   dffe46 <= w_sum_node10w[44];
	// synopsys translate_off
	initial
		dffe460 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe460 <= 1'b0;
		else if  (clken == 1'b1)   dffe460 <= wire_sft702a_out[12];
	// synopsys translate_off
	initial
		dffe461 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe461 <= 1'b0;
		else if  (clken == 1'b1)   dffe461 <= wire_sft707a_out[8];
	// synopsys translate_off
	initial
		dffe462 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe462 <= 1'b0;
		else if  (clken == 1'b1)   dffe462 <= wire_sft712a_out[4];
	// synopsys translate_off
	initial
		dffe463 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe463 <= 1'b0;
		else if  (clken == 1'b1)   dffe463 <= wire_sft697a_out[17];
	// synopsys translate_off
	initial
		dffe464 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe464 <= 1'b0;
		else if  (clken == 1'b1)   dffe464 <= dffe463;
	// synopsys translate_off
	initial
		dffe465 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe465 <= 1'b0;
		else if  (clken == 1'b1)   dffe465 <= dffe464;
	// synopsys translate_off
	initial
		dffe466 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe466 <= 1'b0;
		else if  (clken == 1'b1)   dffe466 <= dffe465;
	// synopsys translate_off
	initial
		dffe467 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe467 <= 1'b0;
		else if  (clken == 1'b1)   dffe467 <= dffe466;
	// synopsys translate_off
	initial
		dffe468 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe468 <= 1'b0;
		else if  (clken == 1'b1)   dffe468 <= dffe467;
	// synopsys translate_off
	initial
		dffe469 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe469 <= 1'b0;
		else if  (clken == 1'b1)   dffe469 <= dffe468;
	// synopsys translate_off
	initial
		dffe47 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe47 <= 1'b0;
		else if  (clken == 1'b1)   dffe47 <= w_sum_node10w[76];
	// synopsys translate_off
	initial
		dffe470 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe470 <= 1'b0;
		else if  (clken == 1'b1)   dffe470 <= dffe469;
	// synopsys translate_off
	initial
		dffe471 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe471 <= 1'b0;
		else if  (clken == 1'b1)   dffe471 <= dffe470;
	// synopsys translate_off
	initial
		dffe472 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe472 <= 1'b0;
		else if  (clken == 1'b1)   dffe472 <= dffe471;
	// synopsys translate_off
	initial
		dffe473 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe473 <= 1'b0;
		else if  (clken == 1'b1)   dffe473 <= dffe472;
	// synopsys translate_off
	initial
		dffe474 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe474 <= 1'b0;
		else if  (clken == 1'b1)   dffe474 <= dffe473;
	// synopsys translate_off
	initial
		dffe475 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe475 <= 1'b0;
		else if  (clken == 1'b1)   dffe475 <= dffe474;
	// synopsys translate_off
	initial
		dffe476 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe476 <= 1'b0;
		else if  (clken == 1'b1)   dffe476 <= dffe475;
	// synopsys translate_off
	initial
		dffe477 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe477 <= 1'b0;
		else if  (clken == 1'b1)   dffe477 <= wire_sft702a_out[13];
	// synopsys translate_off
	initial
		dffe478 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe478 <= 1'b0;
		else if  (clken == 1'b1)   dffe478 <= wire_sft707a_out[9];
	// synopsys translate_off
	initial
		dffe479 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe479 <= 1'b0;
		else if  (clken == 1'b1)   dffe479 <= wire_sft712a_out[5];
	// synopsys translate_off
	initial
		dffe48 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe48 <= 1'b0;
		else if  (clken == 1'b1)   dffe48 <= w_sum_node10w[92];
	// synopsys translate_off
	initial
		dffe480 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe480 <= 1'b0;
		else if  (clken == 1'b1)   dffe480 <= wire_sft697a_out[18];
	// synopsys translate_off
	initial
		dffe481 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe481 <= 1'b0;
		else if  (clken == 1'b1)   dffe481 <= dffe480;
	// synopsys translate_off
	initial
		dffe482 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe482 <= 1'b0;
		else if  (clken == 1'b1)   dffe482 <= dffe481;
	// synopsys translate_off
	initial
		dffe483 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe483 <= 1'b0;
		else if  (clken == 1'b1)   dffe483 <= dffe482;
	// synopsys translate_off
	initial
		dffe484 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe484 <= 1'b0;
		else if  (clken == 1'b1)   dffe484 <= dffe483;
	// synopsys translate_off
	initial
		dffe485 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe485 <= 1'b0;
		else if  (clken == 1'b1)   dffe485 <= dffe484;
	// synopsys translate_off
	initial
		dffe486 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe486 <= 1'b0;
		else if  (clken == 1'b1)   dffe486 <= dffe485;
	// synopsys translate_off
	initial
		dffe487 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe487 <= 1'b0;
		else if  (clken == 1'b1)   dffe487 <= dffe486;
	// synopsys translate_off
	initial
		dffe488 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe488 <= 1'b0;
		else if  (clken == 1'b1)   dffe488 <= dffe487;
	// synopsys translate_off
	initial
		dffe489 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe489 <= 1'b0;
		else if  (clken == 1'b1)   dffe489 <= dffe488;
	// synopsys translate_off
	initial
		dffe49 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe49 <= 1'b0;
		else if  (clken == 1'b1)   dffe49 <= w_sum_node10w[28];
	// synopsys translate_off
	initial
		dffe490 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe490 <= 1'b0;
		else if  (clken == 1'b1)   dffe490 <= dffe489;
	// synopsys translate_off
	initial
		dffe491 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe491 <= 1'b0;
		else if  (clken == 1'b1)   dffe491 <= dffe490;
	// synopsys translate_off
	initial
		dffe492 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe492 <= 1'b0;
		else if  (clken == 1'b1)   dffe492 <= dffe491;
	// synopsys translate_off
	initial
		dffe493 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe493 <= 1'b0;
		else if  (clken == 1'b1)   dffe493 <= dffe492;
	// synopsys translate_off
	initial
		dffe494 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe494 <= 1'b0;
		else if  (clken == 1'b1)   dffe494 <= wire_sft702a_out[14];
	// synopsys translate_off
	initial
		dffe495 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe495 <= 1'b0;
		else if  (clken == 1'b1)   dffe495 <= wire_sft707a_out[10];
	// synopsys translate_off
	initial
		dffe496 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe496 <= 1'b0;
		else if  (clken == 1'b1)   dffe496 <= wire_sft712a_out[6];
	// synopsys translate_off
	initial
		dffe497 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe497 <= 1'b0;
		else if  (clken == 1'b1)   dffe497 <= wire_sft697a_out[19];
	// synopsys translate_off
	initial
		dffe498 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe498 <= 1'b0;
		else if  (clken == 1'b1)   dffe498 <= dffe497;
	// synopsys translate_off
	initial
		dffe499 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe499 <= 1'b0;
		else if  (clken == 1'b1)   dffe499 <= dffe498;
	// synopsys translate_off
	initial
		dffe5 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe5 <= 1'b0;
		else if  (clken == 1'b1)   dffe5 <= w_sum_node10w[18];
	// synopsys translate_off
	initial
		dffe50 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe50 <= 1'b0;
		else if  (clken == 1'b1)   dffe50 <= w_sum_node10w[108];
	// synopsys translate_off
	initial
		dffe500 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe500 <= 1'b0;
		else if  (clken == 1'b1)   dffe500 <= dffe499;
	// synopsys translate_off
	initial
		dffe501 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe501 <= 1'b0;
		else if  (clken == 1'b1)   dffe501 <= dffe500;
	// synopsys translate_off
	initial
		dffe502 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe502 <= 1'b0;
		else if  (clken == 1'b1)   dffe502 <= dffe501;
	// synopsys translate_off
	initial
		dffe503 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe503 <= 1'b0;
		else if  (clken == 1'b1)   dffe503 <= dffe502;
	// synopsys translate_off
	initial
		dffe504 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe504 <= 1'b0;
		else if  (clken == 1'b1)   dffe504 <= dffe503;
	// synopsys translate_off
	initial
		dffe505 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe505 <= 1'b0;
		else if  (clken == 1'b1)   dffe505 <= dffe504;
	// synopsys translate_off
	initial
		dffe506 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe506 <= 1'b0;
		else if  (clken == 1'b1)   dffe506 <= dffe505;
	// synopsys translate_off
	initial
		dffe507 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe507 <= 1'b0;
		else if  (clken == 1'b1)   dffe507 <= dffe506;
	// synopsys translate_off
	initial
		dffe508 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe508 <= 1'b0;
		else if  (clken == 1'b1)   dffe508 <= dffe507;
	// synopsys translate_off
	initial
		dffe509 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe509 <= 1'b0;
		else if  (clken == 1'b1)   dffe509 <= dffe508;
	// synopsys translate_off
	initial
		dffe51 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe51 <= 1'b0;
		else if  (clken == 1'b1)   dffe51 <= w_sum_node10w[13];
	// synopsys translate_off
	initial
		dffe510 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe510 <= 1'b0;
		else if  (clken == 1'b1)   dffe510 <= dffe509;
	// synopsys translate_off
	initial
		dffe511 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe511 <= 1'b0;
		else if  (clken == 1'b1)   dffe511 <= dffe110;
	// synopsys translate_off
	initial
		dffe512 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe512 <= 1'b0;
		else if  (clken == 1'b1)   dffe512 <= wire_sft702a_out[15];
	// synopsys translate_off
	initial
		dffe513 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe513 <= 1'b0;
		else if  (clken == 1'b1)   dffe513 <= wire_sft707a_out[11];
	// synopsys translate_off
	initial
		dffe514 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe514 <= 1'b0;
		else if  (clken == 1'b1)   dffe514 <= wire_sft697a_out[20];
	// synopsys translate_off
	initial
		dffe515 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe515 <= 1'b0;
		else if  (clken == 1'b1)   dffe515 <= dffe514;
	// synopsys translate_off
	initial
		dffe516 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe516 <= 1'b0;
		else if  (clken == 1'b1)   dffe516 <= dffe515;
	// synopsys translate_off
	initial
		dffe517 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe517 <= 1'b0;
		else if  (clken == 1'b1)   dffe517 <= dffe516;
	// synopsys translate_off
	initial
		dffe518 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe518 <= 1'b0;
		else if  (clken == 1'b1)   dffe518 <= dffe517;
	// synopsys translate_off
	initial
		dffe519 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe519 <= 1'b0;
		else if  (clken == 1'b1)   dffe519 <= dffe518;
	// synopsys translate_off
	initial
		dffe52 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe52 <= 1'b0;
		else if  (clken == 1'b1)   dffe52 <= w_sum_node10w[61];
	// synopsys translate_off
	initial
		dffe520 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe520 <= 1'b0;
		else if  (clken == 1'b1)   dffe520 <= dffe519;
	// synopsys translate_off
	initial
		dffe521 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe521 <= 1'b0;
		else if  (clken == 1'b1)   dffe521 <= dffe520;
	// synopsys translate_off
	initial
		dffe522 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe522 <= 1'b0;
		else if  (clken == 1'b1)   dffe522 <= dffe521;
	// synopsys translate_off
	initial
		dffe523 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe523 <= 1'b0;
		else if  (clken == 1'b1)   dffe523 <= dffe522;
	// synopsys translate_off
	initial
		dffe524 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe524 <= 1'b0;
		else if  (clken == 1'b1)   dffe524 <= dffe523;
	// synopsys translate_off
	initial
		dffe525 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe525 <= 1'b0;
		else if  (clken == 1'b1)   dffe525 <= dffe524;
	// synopsys translate_off
	initial
		dffe526 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe526 <= 1'b0;
		else if  (clken == 1'b1)   dffe526 <= dffe525;
	// synopsys translate_off
	initial
		dffe527 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe527 <= 1'b0;
		else if  (clken == 1'b1)   dffe527 <= dffe526;
	// synopsys translate_off
	initial
		dffe528 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe528 <= 1'b0;
		else if  (clken == 1'b1)   dffe528 <= dffe117;
	// synopsys translate_off
	initial
		dffe529 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe529 <= 1'b0;
		else if  (clken == 1'b1)   dffe529 <= wire_sft702a_out[16];
	// synopsys translate_off
	initial
		dffe53 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe53 <= 1'b0;
		else if  (clken == 1'b1)   dffe53 <= w_sum_node10w[45];
	// synopsys translate_off
	initial
		dffe530 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe530 <= 1'b0;
		else if  (clken == 1'b1)   dffe530 <= wire_sft707a_out[12];
	// synopsys translate_off
	initial
		dffe531 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe531 <= 1'b0;
		else if  (clken == 1'b1)   dffe531 <= wire_sft697a_out[21];
	// synopsys translate_off
	initial
		dffe532 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe532 <= 1'b0;
		else if  (clken == 1'b1)   dffe532 <= dffe531;
	// synopsys translate_off
	initial
		dffe533 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe533 <= 1'b0;
		else if  (clken == 1'b1)   dffe533 <= dffe532;
	// synopsys translate_off
	initial
		dffe534 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe534 <= 1'b0;
		else if  (clken == 1'b1)   dffe534 <= dffe533;
	// synopsys translate_off
	initial
		dffe535 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe535 <= 1'b0;
		else if  (clken == 1'b1)   dffe535 <= dffe534;
	// synopsys translate_off
	initial
		dffe536 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe536 <= 1'b0;
		else if  (clken == 1'b1)   dffe536 <= dffe535;
	// synopsys translate_off
	initial
		dffe537 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe537 <= 1'b0;
		else if  (clken == 1'b1)   dffe537 <= dffe536;
	// synopsys translate_off
	initial
		dffe538 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe538 <= 1'b0;
		else if  (clken == 1'b1)   dffe538 <= dffe537;
	// synopsys translate_off
	initial
		dffe539 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe539 <= 1'b0;
		else if  (clken == 1'b1)   dffe539 <= dffe538;
	// synopsys translate_off
	initial
		dffe54 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe54 <= 1'b0;
		else if  (clken == 1'b1)   dffe54 <= w_sum_node10w[77];
	// synopsys translate_off
	initial
		dffe540 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe540 <= 1'b0;
		else if  (clken == 1'b1)   dffe540 <= dffe539;
	// synopsys translate_off
	initial
		dffe541 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe541 <= 1'b0;
		else if  (clken == 1'b1)   dffe541 <= dffe540;
	// synopsys translate_off
	initial
		dffe542 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe542 <= 1'b0;
		else if  (clken == 1'b1)   dffe542 <= dffe541;
	// synopsys translate_off
	initial
		dffe543 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe543 <= 1'b0;
		else if  (clken == 1'b1)   dffe543 <= dffe542;
	// synopsys translate_off
	initial
		dffe544 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe544 <= 1'b0;
		else if  (clken == 1'b1)   dffe544 <= dffe543;
	// synopsys translate_off
	initial
		dffe545 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe545 <= 1'b0;
		else if  (clken == 1'b1)   dffe545 <= dffe122;
	// synopsys translate_off
	initial
		dffe546 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe546 <= 1'b0;
		else if  (clken == 1'b1)   dffe546 <= wire_sft702a_out[17];
	// synopsys translate_off
	initial
		dffe547 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe547 <= 1'b0;
		else if  (clken == 1'b1)   dffe547 <= wire_sft707a_out[13];
	// synopsys translate_off
	initial
		dffe548 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe548 <= 1'b0;
		else if  (clken == 1'b1)   dffe548 <= wire_sft697a_out[22];
	// synopsys translate_off
	initial
		dffe549 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe549 <= 1'b0;
		else if  (clken == 1'b1)   dffe549 <= dffe548;
	// synopsys translate_off
	initial
		dffe55 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe55 <= 1'b0;
		else if  (clken == 1'b1)   dffe55 <= w_sum_node10w[93];
	// synopsys translate_off
	initial
		dffe550 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe550 <= 1'b0;
		else if  (clken == 1'b1)   dffe550 <= dffe549;
	// synopsys translate_off
	initial
		dffe551 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe551 <= 1'b0;
		else if  (clken == 1'b1)   dffe551 <= dffe550;
	// synopsys translate_off
	initial
		dffe552 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe552 <= 1'b0;
		else if  (clken == 1'b1)   dffe552 <= dffe551;
	// synopsys translate_off
	initial
		dffe553 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe553 <= 1'b0;
		else if  (clken == 1'b1)   dffe553 <= dffe552;
	// synopsys translate_off
	initial
		dffe554 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe554 <= 1'b0;
		else if  (clken == 1'b1)   dffe554 <= dffe553;
	// synopsys translate_off
	initial
		dffe555 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe555 <= 1'b0;
		else if  (clken == 1'b1)   dffe555 <= dffe554;
	// synopsys translate_off
	initial
		dffe556 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe556 <= 1'b0;
		else if  (clken == 1'b1)   dffe556 <= dffe555;
	// synopsys translate_off
	initial
		dffe557 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe557 <= 1'b0;
		else if  (clken == 1'b1)   dffe557 <= dffe556;
	// synopsys translate_off
	initial
		dffe558 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe558 <= 1'b0;
		else if  (clken == 1'b1)   dffe558 <= dffe557;
	// synopsys translate_off
	initial
		dffe559 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe559 <= 1'b0;
		else if  (clken == 1'b1)   dffe559 <= dffe558;
	// synopsys translate_off
	initial
		dffe56 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe56 <= 1'b0;
		else if  (clken == 1'b1)   dffe56 <= w_sum_node10w[29];
	// synopsys translate_off
	initial
		dffe560 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe560 <= 1'b0;
		else if  (clken == 1'b1)   dffe560 <= dffe559;
	// synopsys translate_off
	initial
		dffe561 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe561 <= 1'b0;
		else if  (clken == 1'b1)   dffe561 <= dffe560;
	// synopsys translate_off
	initial
		dffe562 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe562 <= 1'b0;
		else if  (clken == 1'b1)   dffe562 <= dffe127;
	// synopsys translate_off
	initial
		dffe563 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe563 <= 1'b0;
		else if  (clken == 1'b1)   dffe563 <= wire_sft702a_out[18];
	// synopsys translate_off
	initial
		dffe564 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe564 <= 1'b0;
		else if  (clken == 1'b1)   dffe564 <= wire_sft707a_out[14];
	// synopsys translate_off
	initial
		dffe565 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe565 <= 1'b0;
		else if  (clken == 1'b1)   dffe565 <= wire_sft697a_out[23];
	// synopsys translate_off
	initial
		dffe566 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe566 <= 1'b0;
		else if  (clken == 1'b1)   dffe566 <= dffe565;
	// synopsys translate_off
	initial
		dffe567 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe567 <= 1'b0;
		else if  (clken == 1'b1)   dffe567 <= dffe566;
	// synopsys translate_off
	initial
		dffe568 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe568 <= 1'b0;
		else if  (clken == 1'b1)   dffe568 <= dffe567;
	// synopsys translate_off
	initial
		dffe569 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe569 <= 1'b0;
		else if  (clken == 1'b1)   dffe569 <= dffe568;
	// synopsys translate_off
	initial
		dffe57 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe57 <= 1'b0;
		else if  (clken == 1'b1)   dffe57 <= w_sum_node10w[109];
	// synopsys translate_off
	initial
		dffe570 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe570 <= 1'b0;
		else if  (clken == 1'b1)   dffe570 <= dffe569;
	// synopsys translate_off
	initial
		dffe571 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe571 <= 1'b0;
		else if  (clken == 1'b1)   dffe571 <= dffe570;
	// synopsys translate_off
	initial
		dffe572 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe572 <= 1'b0;
		else if  (clken == 1'b1)   dffe572 <= dffe571;
	// synopsys translate_off
	initial
		dffe573 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe573 <= 1'b0;
		else if  (clken == 1'b1)   dffe573 <= dffe572;
	// synopsys translate_off
	initial
		dffe574 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe574 <= 1'b0;
		else if  (clken == 1'b1)   dffe574 <= dffe573;
	// synopsys translate_off
	initial
		dffe575 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe575 <= 1'b0;
		else if  (clken == 1'b1)   dffe575 <= dffe574;
	// synopsys translate_off
	initial
		dffe576 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe576 <= 1'b0;
		else if  (clken == 1'b1)   dffe576 <= dffe575;
	// synopsys translate_off
	initial
		dffe577 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe577 <= 1'b0;
		else if  (clken == 1'b1)   dffe577 <= dffe576;
	// synopsys translate_off
	initial
		dffe578 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe578 <= 1'b0;
		else if  (clken == 1'b1)   dffe578 <= dffe577;
	// synopsys translate_off
	initial
		dffe579 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe579 <= 1'b0;
		else if  (clken == 1'b1)   dffe579 <= dffe130;
	// synopsys translate_off
	initial
		dffe58 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe58 <= 1'b0;
		else if  (clken == 1'b1)   dffe58 <= w_sum_node10w[62];
	// synopsys translate_off
	initial
		dffe580 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe580 <= 1'b0;
		else if  (clken == 1'b1)   dffe580 <= dffe131;
	// synopsys translate_off
	initial
		dffe581 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe581 <= 1'b0;
		else if  (clken == 1'b1)   dffe581 <= wire_sft702a_out[19];
	// synopsys translate_off
	initial
		dffe582 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe582 <= 1'b0;
		else if  (clken == 1'b1)   dffe582 <= wire_sft697a_out[24];
	// synopsys translate_off
	initial
		dffe583 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe583 <= 1'b0;
		else if  (clken == 1'b1)   dffe583 <= dffe582;
	// synopsys translate_off
	initial
		dffe584 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe584 <= 1'b0;
		else if  (clken == 1'b1)   dffe584 <= dffe583;
	// synopsys translate_off
	initial
		dffe585 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe585 <= 1'b0;
		else if  (clken == 1'b1)   dffe585 <= dffe584;
	// synopsys translate_off
	initial
		dffe586 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe586 <= 1'b0;
		else if  (clken == 1'b1)   dffe586 <= dffe585;
	// synopsys translate_off
	initial
		dffe587 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe587 <= 1'b0;
		else if  (clken == 1'b1)   dffe587 <= dffe586;
	// synopsys translate_off
	initial
		dffe588 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe588 <= 1'b0;
		else if  (clken == 1'b1)   dffe588 <= dffe587;
	// synopsys translate_off
	initial
		dffe589 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe589 <= 1'b0;
		else if  (clken == 1'b1)   dffe589 <= dffe588;
	// synopsys translate_off
	initial
		dffe59 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe59 <= 1'b0;
		else if  (clken == 1'b1)   dffe59 <= w_sum_node10w[46];
	// synopsys translate_off
	initial
		dffe590 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe590 <= 1'b0;
		else if  (clken == 1'b1)   dffe590 <= dffe589;
	// synopsys translate_off
	initial
		dffe591 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe591 <= 1'b0;
		else if  (clken == 1'b1)   dffe591 <= dffe590;
	// synopsys translate_off
	initial
		dffe592 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe592 <= 1'b0;
		else if  (clken == 1'b1)   dffe592 <= dffe591;
	// synopsys translate_off
	initial
		dffe593 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe593 <= 1'b0;
		else if  (clken == 1'b1)   dffe593 <= dffe592;
	// synopsys translate_off
	initial
		dffe594 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe594 <= 1'b0;
		else if  (clken == 1'b1)   dffe594 <= dffe593;
	// synopsys translate_off
	initial
		dffe595 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe595 <= 1'b0;
		else if  (clken == 1'b1)   dffe595 <= dffe594;
	// synopsys translate_off
	initial
		dffe596 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe596 <= 1'b0;
		else if  (clken == 1'b1)   dffe596 <= dffe136;
	// synopsys translate_off
	initial
		dffe597 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe597 <= 1'b0;
		else if  (clken == 1'b1)   dffe597 <= dffe135;
	// synopsys translate_off
	initial
		dffe598 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe598 <= 1'b0;
		else if  (clken == 1'b1)   dffe598 <= wire_sft702a_out[20];
	// synopsys translate_off
	initial
		dffe599 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe599 <= 1'b0;
		else if  (clken == 1'b1)   dffe599 <= wire_sft697a_out[25];
	// synopsys translate_off
	initial
		dffe6 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe6 <= 1'b0;
		else if  (clken == 1'b1)   dffe6 <= w_sum_node10w[3];
	// synopsys translate_off
	initial
		dffe60 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe60 <= 1'b0;
		else if  (clken == 1'b1)   dffe60 <= w_sum_node10w[78];
	// synopsys translate_off
	initial
		dffe600 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe600 <= 1'b0;
		else if  (clken == 1'b1)   dffe600 <= dffe599;
	// synopsys translate_off
	initial
		dffe601 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe601 <= 1'b0;
		else if  (clken == 1'b1)   dffe601 <= dffe600;
	// synopsys translate_off
	initial
		dffe602 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe602 <= 1'b0;
		else if  (clken == 1'b1)   dffe602 <= dffe601;
	// synopsys translate_off
	initial
		dffe603 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe603 <= 1'b0;
		else if  (clken == 1'b1)   dffe603 <= dffe602;
	// synopsys translate_off
	initial
		dffe604 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe604 <= 1'b0;
		else if  (clken == 1'b1)   dffe604 <= dffe603;
	// synopsys translate_off
	initial
		dffe605 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe605 <= 1'b0;
		else if  (clken == 1'b1)   dffe605 <= dffe604;
	// synopsys translate_off
	initial
		dffe606 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe606 <= 1'b0;
		else if  (clken == 1'b1)   dffe606 <= dffe605;
	// synopsys translate_off
	initial
		dffe607 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe607 <= 1'b0;
		else if  (clken == 1'b1)   dffe607 <= dffe606;
	// synopsys translate_off
	initial
		dffe608 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe608 <= 1'b0;
		else if  (clken == 1'b1)   dffe608 <= dffe607;
	// synopsys translate_off
	initial
		dffe609 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe609 <= 1'b0;
		else if  (clken == 1'b1)   dffe609 <= dffe608;
	// synopsys translate_off
	initial
		dffe61 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe61 <= 1'b0;
		else if  (clken == 1'b1)   dffe61 <= w_sum_node10w[94];
	// synopsys translate_off
	initial
		dffe610 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe610 <= 1'b0;
		else if  (clken == 1'b1)   dffe610 <= dffe609;
	// synopsys translate_off
	initial
		dffe611 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe611 <= 1'b0;
		else if  (clken == 1'b1)   dffe611 <= dffe610;
	// synopsys translate_off
	initial
		dffe612 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe612 <= 1'b0;
		else if  (clken == 1'b1)   dffe612 <= dffe611;
	// synopsys translate_off
	initial
		dffe613 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe613 <= 1'b0;
		else if  (clken == 1'b1)   dffe613 <= dffe139;
	// synopsys translate_off
	initial
		dffe614 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe614 <= 1'b0;
		else if  (clken == 1'b1)   dffe614 <= dffe138;
	// synopsys translate_off
	initial
		dffe615 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe615 <= 1'b0;
		else if  (clken == 1'b1)   dffe615 <= wire_sft702a_out[21];
	// synopsys translate_off
	initial
		dffe616 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe616 <= 1'b0;
		else if  (clken == 1'b1)   dffe616 <= wire_sft697a_out[26];
	// synopsys translate_off
	initial
		dffe617 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe617 <= 1'b0;
		else if  (clken == 1'b1)   dffe617 <= dffe616;
	// synopsys translate_off
	initial
		dffe618 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe618 <= 1'b0;
		else if  (clken == 1'b1)   dffe618 <= dffe617;
	// synopsys translate_off
	initial
		dffe619 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe619 <= 1'b0;
		else if  (clken == 1'b1)   dffe619 <= dffe618;
	// synopsys translate_off
	initial
		dffe62 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe62 <= 1'b0;
		else if  (clken == 1'b1)   dffe62 <= w_sum_node10w[30];
	// synopsys translate_off
	initial
		dffe620 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe620 <= 1'b0;
		else if  (clken == 1'b1)   dffe620 <= dffe619;
	// synopsys translate_off
	initial
		dffe621 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe621 <= 1'b0;
		else if  (clken == 1'b1)   dffe621 <= dffe620;
	// synopsys translate_off
	initial
		dffe622 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe622 <= 1'b0;
		else if  (clken == 1'b1)   dffe622 <= dffe621;
	// synopsys translate_off
	initial
		dffe623 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe623 <= 1'b0;
		else if  (clken == 1'b1)   dffe623 <= dffe622;
	// synopsys translate_off
	initial
		dffe624 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe624 <= 1'b0;
		else if  (clken == 1'b1)   dffe624 <= dffe623;
	// synopsys translate_off
	initial
		dffe625 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe625 <= 1'b0;
		else if  (clken == 1'b1)   dffe625 <= dffe624;
	// synopsys translate_off
	initial
		dffe626 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe626 <= 1'b0;
		else if  (clken == 1'b1)   dffe626 <= dffe625;
	// synopsys translate_off
	initial
		dffe627 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe627 <= 1'b0;
		else if  (clken == 1'b1)   dffe627 <= dffe626;
	// synopsys translate_off
	initial
		dffe628 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe628 <= 1'b0;
		else if  (clken == 1'b1)   dffe628 <= dffe627;
	// synopsys translate_off
	initial
		dffe629 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe629 <= 1'b0;
		else if  (clken == 1'b1)   dffe629 <= dffe628;
	// synopsys translate_off
	initial
		dffe63 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe63 <= 1'b0;
		else if  (clken == 1'b1)   dffe63 <= w_sum_node10w[110];
	// synopsys translate_off
	initial
		dffe630 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe630 <= 1'b0;
		else if  (clken == 1'b1)   dffe630 <= dffe140;
	// synopsys translate_off
	initial
		dffe631 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe631 <= 1'b0;
		else if  (clken == 1'b1)   dffe631 <= dffe141;
	// synopsys translate_off
	initial
		dffe632 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe632 <= 1'b0;
		else if  (clken == 1'b1)   dffe632 <= wire_sft702a_out[22];
	// synopsys translate_off
	initial
		dffe633 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe633 <= 1'b0;
		else if  (clken == 1'b1)   dffe633 <= wire_sft697a_out[27];
	// synopsys translate_off
	initial
		dffe634 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe634 <= 1'b0;
		else if  (clken == 1'b1)   dffe634 <= dffe633;
	// synopsys translate_off
	initial
		dffe635 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe635 <= 1'b0;
		else if  (clken == 1'b1)   dffe635 <= dffe634;
	// synopsys translate_off
	initial
		dffe636 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe636 <= 1'b0;
		else if  (clken == 1'b1)   dffe636 <= dffe635;
	// synopsys translate_off
	initial
		dffe637 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe637 <= 1'b0;
		else if  (clken == 1'b1)   dffe637 <= dffe636;
	// synopsys translate_off
	initial
		dffe638 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe638 <= 1'b0;
		else if  (clken == 1'b1)   dffe638 <= dffe637;
	// synopsys translate_off
	initial
		dffe639 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe639 <= 1'b0;
		else if  (clken == 1'b1)   dffe639 <= dffe638;
	// synopsys translate_off
	initial
		dffe64 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe64 <= 1'b0;
		else if  (clken == 1'b1)   dffe64 <= w_sum_node10w[126];
	// synopsys translate_off
	initial
		dffe640 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe640 <= 1'b0;
		else if  (clken == 1'b1)   dffe640 <= dffe639;
	// synopsys translate_off
	initial
		dffe641 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe641 <= 1'b0;
		else if  (clken == 1'b1)   dffe641 <= dffe640;
	// synopsys translate_off
	initial
		dffe642 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe642 <= 1'b0;
		else if  (clken == 1'b1)   dffe642 <= dffe641;
	// synopsys translate_off
	initial
		dffe643 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe643 <= 1'b0;
		else if  (clken == 1'b1)   dffe643 <= dffe642;
	// synopsys translate_off
	initial
		dffe644 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe644 <= 1'b0;
		else if  (clken == 1'b1)   dffe644 <= dffe643;
	// synopsys translate_off
	initial
		dffe645 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe645 <= 1'b0;
		else if  (clken == 1'b1)   dffe645 <= dffe644;
	// synopsys translate_off
	initial
		dffe646 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe646 <= 1'b0;
		else if  (clken == 1'b1)   dffe646 <= dffe645;
	// synopsys translate_off
	initial
		dffe647 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe647 <= 1'b0;
		else if  (clken == 1'b1)   dffe647 <= dffe142;
	// synopsys translate_off
	initial
		dffe648 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe648 <= 1'b0;
		else if  (clken == 1'b1)   dffe648 <= dffe143;
	// synopsys translate_off
	initial
		dffe649 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe649 <= 1'b0;
		else if  (clken == 1'b1)   dffe649 <= wire_sft697a_out[28];
	// synopsys translate_off
	initial
		dffe65 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe65 <= 1'b0;
		else if  (clken == 1'b1)   dffe65 <= w_sum_node10w[14];
	// synopsys translate_off
	initial
		dffe650 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe650 <= 1'b0;
		else if  (clken == 1'b1)   dffe650 <= dffe649;
	// synopsys translate_off
	initial
		dffe651 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe651 <= 1'b0;
		else if  (clken == 1'b1)   dffe651 <= dffe650;
	// synopsys translate_off
	initial
		dffe652 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe652 <= 1'b0;
		else if  (clken == 1'b1)   dffe652 <= dffe651;
	// synopsys translate_off
	initial
		dffe653 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe653 <= 1'b0;
		else if  (clken == 1'b1)   dffe653 <= dffe652;
	// synopsys translate_off
	initial
		dffe654 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe654 <= 1'b0;
		else if  (clken == 1'b1)   dffe654 <= dffe653;
	// synopsys translate_off
	initial
		dffe655 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe655 <= 1'b0;
		else if  (clken == 1'b1)   dffe655 <= dffe654;
	// synopsys translate_off
	initial
		dffe656 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe656 <= 1'b0;
		else if  (clken == 1'b1)   dffe656 <= dffe655;
	// synopsys translate_off
	initial
		dffe657 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe657 <= 1'b0;
		else if  (clken == 1'b1)   dffe657 <= dffe656;
	// synopsys translate_off
	initial
		dffe658 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe658 <= 1'b0;
		else if  (clken == 1'b1)   dffe658 <= dffe657;
	// synopsys translate_off
	initial
		dffe659 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe659 <= 1'b0;
		else if  (clken == 1'b1)   dffe659 <= dffe658;
	// synopsys translate_off
	initial
		dffe66 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe66 <= 1'b0;
		else if  (clken == 1'b1)   dffe66 <= w_sum_node10w[63];
	// synopsys translate_off
	initial
		dffe660 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe660 <= 1'b0;
		else if  (clken == 1'b1)   dffe660 <= dffe659;
	// synopsys translate_off
	initial
		dffe661 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe661 <= 1'b0;
		else if  (clken == 1'b1)   dffe661 <= dffe660;
	// synopsys translate_off
	initial
		dffe662 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe662 <= 1'b0;
		else if  (clken == 1'b1)   dffe662 <= dffe661;
	// synopsys translate_off
	initial
		dffe663 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe663 <= 1'b0;
		else if  (clken == 1'b1)   dffe663 <= dffe144;
	// synopsys translate_off
	initial
		dffe664 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe664 <= 1'b0;
		else if  (clken == 1'b1)   dffe664 <= wire_sft697a_out[29];
	// synopsys translate_off
	initial
		dffe665 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe665 <= 1'b0;
		else if  (clken == 1'b1)   dffe665 <= dffe664;
	// synopsys translate_off
	initial
		dffe666 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe666 <= 1'b0;
		else if  (clken == 1'b1)   dffe666 <= dffe665;
	// synopsys translate_off
	initial
		dffe667 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe667 <= 1'b0;
		else if  (clken == 1'b1)   dffe667 <= dffe666;
	// synopsys translate_off
	initial
		dffe668 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe668 <= 1'b0;
		else if  (clken == 1'b1)   dffe668 <= dffe667;
	// synopsys translate_off
	initial
		dffe669 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe669 <= 1'b0;
		else if  (clken == 1'b1)   dffe669 <= dffe668;
	// synopsys translate_off
	initial
		dffe67 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe67 <= 1'b0;
		else if  (clken == 1'b1)   dffe67 <= w_sum_node10w[47];
	// synopsys translate_off
	initial
		dffe670 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe670 <= 1'b0;
		else if  (clken == 1'b1)   dffe670 <= dffe669;
	// synopsys translate_off
	initial
		dffe671 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe671 <= 1'b0;
		else if  (clken == 1'b1)   dffe671 <= dffe670;
	// synopsys translate_off
	initial
		dffe672 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe672 <= 1'b0;
		else if  (clken == 1'b1)   dffe672 <= dffe671;
	// synopsys translate_off
	initial
		dffe673 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe673 <= 1'b0;
		else if  (clken == 1'b1)   dffe673 <= dffe672;
	// synopsys translate_off
	initial
		dffe674 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe674 <= 1'b0;
		else if  (clken == 1'b1)   dffe674 <= dffe673;
	// synopsys translate_off
	initial
		dffe675 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe675 <= 1'b0;
		else if  (clken == 1'b1)   dffe675 <= dffe674;
	// synopsys translate_off
	initial
		dffe676 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe676 <= 1'b0;
		else if  (clken == 1'b1)   dffe676 <= dffe675;
	// synopsys translate_off
	initial
		dffe677 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe677 <= 1'b0;
		else if  (clken == 1'b1)   dffe677 <= dffe676;
	// synopsys translate_off
	initial
		dffe678 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe678 <= 1'b0;
		else if  (clken == 1'b1)   dffe678 <= dffe145;
	// synopsys translate_off
	initial
		dffe679 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe679 <= 1'b0;
		else if  (clken == 1'b1)   dffe679 <= wire_sft697a_out[30];
	// synopsys translate_off
	initial
		dffe68 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe68 <= 1'b0;
		else if  (clken == 1'b1)   dffe68 <= w_sum_node10w[79];
	// synopsys translate_off
	initial
		dffe680 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe680 <= 1'b0;
		else if  (clken == 1'b1)   dffe680 <= dffe679;
	// synopsys translate_off
	initial
		dffe681 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe681 <= 1'b0;
		else if  (clken == 1'b1)   dffe681 <= dffe680;
	// synopsys translate_off
	initial
		dffe682 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe682 <= 1'b0;
		else if  (clken == 1'b1)   dffe682 <= dffe681;
	// synopsys translate_off
	initial
		dffe683 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe683 <= 1'b0;
		else if  (clken == 1'b1)   dffe683 <= dffe682;
	// synopsys translate_off
	initial
		dffe684 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe684 <= 1'b0;
		else if  (clken == 1'b1)   dffe684 <= dffe683;
	// synopsys translate_off
	initial
		dffe685 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe685 <= 1'b0;
		else if  (clken == 1'b1)   dffe685 <= dffe684;
	// synopsys translate_off
	initial
		dffe686 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe686 <= 1'b0;
		else if  (clken == 1'b1)   dffe686 <= dffe685;
	// synopsys translate_off
	initial
		dffe687 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe687 <= 1'b0;
		else if  (clken == 1'b1)   dffe687 <= dffe686;
	// synopsys translate_off
	initial
		dffe688 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe688 <= 1'b0;
		else if  (clken == 1'b1)   dffe688 <= dffe687;
	// synopsys translate_off
	initial
		dffe689 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe689 <= 1'b0;
		else if  (clken == 1'b1)   dffe689 <= dffe688;
	// synopsys translate_off
	initial
		dffe69 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe69 <= 1'b0;
		else if  (clken == 1'b1)   dffe69 <= w_sum_node10w[95];
	// synopsys translate_off
	initial
		dffe690 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe690 <= 1'b0;
		else if  (clken == 1'b1)   dffe690 <= dffe689;
	// synopsys translate_off
	initial
		dffe691 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe691 <= 1'b0;
		else if  (clken == 1'b1)   dffe691 <= dffe690;
	// synopsys translate_off
	initial
		dffe692 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe692 <= 1'b0;
		else if  (clken == 1'b1)   dffe692 <= dffe691;
	// synopsys translate_off
	initial
		dffe7 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe7 <= 1'b0;
		else if  (clken == 1'b1)   dffe7 <= w_sum_node10w[19];
	// synopsys translate_off
	initial
		dffe70 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe70 <= 1'b0;
		else if  (clken == 1'b1)   dffe70 <= w_sum_node10w[31];
	// synopsys translate_off
	initial
		dffe71 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe71 <= 1'b0;
		else if  (clken == 1'b1)   dffe71 <= w_sum_node10w[111];
	// synopsys translate_off
	initial
		dffe72 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe72 <= 1'b0;
		else if  (clken == 1'b1)   dffe72 <= w_sum_node10w[127];
	// synopsys translate_off
	initial
		dffe73 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe73 <= 1'b0;
		else if  (clken == 1'b1)   dffe73 <= w_sum_node10w[15];
	// synopsys translate_off
	initial
		dffe74 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe74 <= 1'b0;
		else if  (clken == 1'b1)   dffe74 <= w_sum_node10w[64];
	// synopsys translate_off
	initial
		dffe75 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe75 <= 1'b0;
		else if  (clken == 1'b1)   dffe75 <= w_sum_node10w[48];
	// synopsys translate_off
	initial
		dffe76 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe76 <= 1'b0;
		else if  (clken == 1'b1)   dffe76 <= w_sum_node10w[80];
	// synopsys translate_off
	initial
		dffe77 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe77 <= 1'b0;
		else if  (clken == 1'b1)   dffe77 <= w_sum_node10w[96];
	// synopsys translate_off
	initial
		dffe78 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe78 <= 1'b0;
		else if  (clken == 1'b1)   dffe78 <= w_sum_node10w[32];
	// synopsys translate_off
	initial
		dffe79 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe79 <= 1'b0;
		else if  (clken == 1'b1)   dffe79 <= w_sum_node10w[112];
	// synopsys translate_off
	initial
		dffe8 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe8 <= 1'b0;
		else if  (clken == 1'b1)   dffe8 <= w_sum_node10w[4];
	// synopsys translate_off
	initial
		dffe80 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe80 <= 1'b0;
		else if  (clken == 1'b1)   dffe80 <= w_sum_node10w[128];
	// synopsys translate_off
	initial
		dffe81 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe81 <= 1'b0;
		else if  (clken == 1'b1)   dffe81 <= w_sum_node10w[16];
	// synopsys translate_off
	initial
		dffe82 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe82 <= 1'b0;
		else if  (clken == 1'b1)   dffe82 <= w_sum_node10w[65];
	// synopsys translate_off
	initial
		dffe83 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe83 <= 1'b0;
		else if  (clken == 1'b1)   dffe83 <= w_sum_node10w[49];
	// synopsys translate_off
	initial
		dffe84 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe84 <= 1'b0;
		else if  (clken == 1'b1)   dffe84 <= w_sum_node10w[81];
	// synopsys translate_off
	initial
		dffe85 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe85 <= 1'b0;
		else if  (clken == 1'b1)   dffe85 <= w_sum_node10w[97];
	// synopsys translate_off
	initial
		dffe86 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe86 <= 1'b0;
		else if  (clken == 1'b1)   dffe86 <= w_sum_node10w[33];
	// synopsys translate_off
	initial
		dffe87 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe87 <= 1'b0;
		else if  (clken == 1'b1)   dffe87 <= w_sum_node10w[113];
	// synopsys translate_off
	initial
		dffe88 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe88 <= 1'b0;
		else if  (clken == 1'b1)   dffe88 <= w_sum_node10w[129];
	// synopsys translate_off
	initial
		dffe89 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe89 <= 1'b0;
		else if  (clken == 1'b1)   dffe89 <= w_sum_node10w[17];
	// synopsys translate_off
	initial
		dffe9 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe9 <= 1'b0;
		else if  (clken == 1'b1)   dffe9 <= w_sum_node10w[20];
	// synopsys translate_off
	initial
		dffe90 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe90 <= 1'b0;
		else if  (clken == 1'b1)   dffe90 <= w_sum_node10w[34];
	// synopsys translate_off
	initial
		dffe91 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe91 <= 1'b0;
		else if  (clken == 1'b1)   dffe91 <= w_sum_node10w[82];
	// synopsys translate_off
	initial
		dffe92 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe92 <= 1'b0;
		else if  (clken == 1'b1)   dffe92 <= w_sum_node10w[66];
	// synopsys translate_off
	initial
		dffe93 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe93 <= 1'b0;
		else if  (clken == 1'b1)   dffe93 <= w_sum_node10w[98];
	// synopsys translate_off
	initial
		dffe94 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe94 <= 1'b0;
		else if  (clken == 1'b1)   dffe94 <= w_sum_node10w[114];
	// synopsys translate_off
	initial
		dffe95 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe95 <= 1'b0;
		else if  (clken == 1'b1)   dffe95 <= w_sum_node10w[50];
	// synopsys translate_off
	initial
		dffe96 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe96 <= 1'b0;
		else if  (clken == 1'b1)   dffe96 <= w_sum_node10w[130];
	// synopsys translate_off
	initial
		dffe97 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe97 <= 1'b0;
		else if  (clken == 1'b1)   dffe97 <= w_sum_node10w[35];
	// synopsys translate_off
	initial
		dffe98 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe98 <= 1'b0;
		else if  (clken == 1'b1)   dffe98 <= w_sum_node10w[83];
	// synopsys translate_off
	initial
		dffe99 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe99 <= 1'b0;
		else if  (clken == 1'b1)   dffe99 <= w_sum_node10w[67];
	assign
		wire_sum_adder1aa_0result = wire_sum_adder1aa_0dataa + wire_sum_adder1aa_0datab;
	assign
		wire_sum_adder1aa_0dataa = {1'b0, w_decoder_node9w[31:16]},
		wire_sum_adder1aa_0datab = {{2{1'b0}}, w_decoder_node9w[15:1]};
	assign
		wire_sum_adder1aa_1result = wire_sum_adder1aa_1dataa + wire_sum_adder1aa_1datab;
	assign
		wire_sum_adder1aa_1dataa = {1'b0, w_decoder_node9w[63:48]},
		wire_sum_adder1aa_1datab = {{2{1'b0}}, w_decoder_node9w[47:33]};
	assign
		wire_sum_adder1aa_2result = wire_sum_adder1aa_2dataa + wire_sum_adder1aa_2datab;
	assign
		wire_sum_adder1aa_2dataa = {1'b0, w_decoder_node9w[95:80]},
		wire_sum_adder1aa_2datab = {{2{1'b0}}, w_decoder_node9w[79:65]};
	assign
		wire_sum_adder1aa_3result = wire_sum_adder1aa_3dataa + wire_sum_adder1aa_3datab;
	assign
		wire_sum_adder1aa_3dataa = {1'b0, w_decoder_node9w[127:112]},
		wire_sum_adder1aa_3datab = {{2{1'b0}}, w_decoder_node9w[111:97]};
	assign
		wire_sum_adder1aa_4result = wire_sum_adder1aa_4dataa + wire_sum_adder1aa_4datab;
	assign
		wire_sum_adder1aa_4dataa = {1'b0, w_decoder_node9w[159:144]},
		wire_sum_adder1aa_4datab = {{2{1'b0}}, w_decoder_node9w[143:129]};
	assign
		wire_sum_adder1aa_5result = wire_sum_adder1aa_5dataa + wire_sum_adder1aa_5datab;
	assign
		wire_sum_adder1aa_5dataa = {1'b0, w_decoder_node9w[191:176]},
		wire_sum_adder1aa_5datab = {{2{1'b0}}, w_decoder_node9w[175:161]};
	assign
		wire_sum_adder1aa_6result = wire_sum_adder1aa_6dataa + wire_sum_adder1aa_6datab;
	assign
		wire_sum_adder1aa_6dataa = {1'b0, w_decoder_node9w[223:208]},
		wire_sum_adder1aa_6datab = {{2{1'b0}}, w_decoder_node9w[207:193]};
	assign
		wire_sum_adder1aa_7result = wire_sum_adder1aa_7dataa + wire_sum_adder1aa_7datab;
	assign
		wire_sum_adder1aa_7dataa = {1'b0, w_decoder_node9w[255:240]},
		wire_sum_adder1aa_7datab = {{2{1'b0}}, w_decoder_node9w[239:225]};
	soft   sft694a_0
	( 
	.in(wire_sft694a_in[0:0]),
	.out(wire_sft694a_out[0:0]));
	soft   sft694a_1
	( 
	.in(wire_sft694a_in[1:1]),
	.out(wire_sft694a_out[1:1]));
	soft   sft694a_2
	( 
	.in(wire_sft694a_in[2:2]),
	.out(wire_sft694a_out[2:2]));
	soft   sft694a_3
	( 
	.in(wire_sft694a_in[3:3]),
	.out(wire_sft694a_out[3:3]));
	soft   sft694a_4
	( 
	.in(wire_sft694a_in[4:4]),
	.out(wire_sft694a_out[4:4]));
	soft   sft694a_5
	( 
	.in(wire_sft694a_in[5:5]),
	.out(wire_sft694a_out[5:5]));
	soft   sft694a_6
	( 
	.in(wire_sft694a_in[6:6]),
	.out(wire_sft694a_out[6:6]));
	soft   sft694a_7
	( 
	.in(wire_sft694a_in[7:7]),
	.out(wire_sft694a_out[7:7]));
	soft   sft694a_8
	( 
	.in(wire_sft694a_in[8:8]),
	.out(wire_sft694a_out[8:8]));
	soft   sft694a_9
	( 
	.in(wire_sft694a_in[9:9]),
	.out(wire_sft694a_out[9:9]));
	soft   sft694a_10
	( 
	.in(wire_sft694a_in[10:10]),
	.out(wire_sft694a_out[10:10]));
	soft   sft694a_11
	( 
	.in(wire_sft694a_in[11:11]),
	.out(wire_sft694a_out[11:11]));
	soft   sft694a_12
	( 
	.in(wire_sft694a_in[12:12]),
	.out(wire_sft694a_out[12:12]));
	soft   sft694a_13
	( 
	.in(wire_sft694a_in[13:13]),
	.out(wire_sft694a_out[13:13]));
	soft   sft694a_14
	( 
	.in(wire_sft694a_in[14:14]),
	.out(wire_sft694a_out[14:14]));
	soft   sft694a_15
	( 
	.in(wire_sft694a_in[15:15]),
	.out(wire_sft694a_out[15:15]));
	soft   sft694a_16
	( 
	.in(wire_sft694a_in[16:16]),
	.out(wire_sft694a_out[16:16]));
	soft   sft694a_17
	( 
	.in(wire_sft694a_in[17:17]),
	.out(wire_sft694a_out[17:17]));
	soft   sft694a_18
	( 
	.in(wire_sft694a_in[18:18]),
	.out(wire_sft694a_out[18:18]));
	soft   sft694a_19
	( 
	.in(wire_sft694a_in[19:19]),
	.out(wire_sft694a_out[19:19]));
	soft   sft694a_20
	( 
	.in(wire_sft694a_in[20:20]),
	.out(wire_sft694a_out[20:20]));
	soft   sft694a_21
	( 
	.in(wire_sft694a_in[21:21]),
	.out(wire_sft694a_out[21:21]));
	soft   sft694a_22
	( 
	.in(wire_sft694a_in[22:22]),
	.out(wire_sft694a_out[22:22]));
	soft   sft694a_23
	( 
	.in(wire_sft694a_in[23:23]),
	.out(wire_sft694a_out[23:23]));
	soft   sft694a_24
	( 
	.in(wire_sft694a_in[24:24]),
	.out(wire_sft694a_out[24:24]));
	soft   sft694a_25
	( 
	.in(wire_sft694a_in[25:25]),
	.out(wire_sft694a_out[25:25]));
	soft   sft694a_26
	( 
	.in(wire_sft694a_in[26:26]),
	.out(wire_sft694a_out[26:26]));
	soft   sft694a_27
	( 
	.in(wire_sft694a_in[27:27]),
	.out(wire_sft694a_out[27:27]));
	soft   sft694a_28
	( 
	.in(wire_sft694a_in[28:28]),
	.out(wire_sft694a_out[28:28]));
	soft   sft694a_29
	( 
	.in(wire_sft694a_in[29:29]),
	.out(wire_sft694a_out[29:29]));
	soft   sft694a_30
	( 
	.in(wire_sft694a_in[30:30]),
	.out(wire_sft694a_out[30:30]));
	assign
		wire_sft694a_in = {w408w, {dffe678, {dffe663, {dffe647, {dffe630, {dffe613, {dffe596, {dffe579, {dffe562, {dffe545, {dffe528, {dffe511, {dffe494, {dffe477, {dffe460, {dffe443, {dffe426, {dffe409, {dffe392, {dffe375, {dffe358, {dffe341, {dffe324, {dffe307, {dffe290, {dffe273, {dffe256, {dffe239, {dffe222, {dffe206, dffe190}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
	soft   sft695a_0
	( 
	.in(wire_sft695a_in[0:0]),
	.out(wire_sft695a_out[0:0]));
	soft   sft695a_1
	( 
	.in(wire_sft695a_in[1:1]),
	.out(wire_sft695a_out[1:1]));
	soft   sft695a_2
	( 
	.in(wire_sft695a_in[2:2]),
	.out(wire_sft695a_out[2:2]));
	soft   sft695a_3
	( 
	.in(wire_sft695a_in[3:3]),
	.out(wire_sft695a_out[3:3]));
	soft   sft695a_4
	( 
	.in(wire_sft695a_in[4:4]),
	.out(wire_sft695a_out[4:4]));
	soft   sft695a_5
	( 
	.in(wire_sft695a_in[5:5]),
	.out(wire_sft695a_out[5:5]));
	soft   sft695a_6
	( 
	.in(wire_sft695a_in[6:6]),
	.out(wire_sft695a_out[6:6]));
	soft   sft695a_7
	( 
	.in(wire_sft695a_in[7:7]),
	.out(wire_sft695a_out[7:7]));
	soft   sft695a_8
	( 
	.in(wire_sft695a_in[8:8]),
	.out(wire_sft695a_out[8:8]));
	soft   sft695a_9
	( 
	.in(wire_sft695a_in[9:9]),
	.out(wire_sft695a_out[9:9]));
	soft   sft695a_10
	( 
	.in(wire_sft695a_in[10:10]),
	.out(wire_sft695a_out[10:10]));
	soft   sft695a_11
	( 
	.in(wire_sft695a_in[11:11]),
	.out(wire_sft695a_out[11:11]));
	soft   sft695a_12
	( 
	.in(wire_sft695a_in[12:12]),
	.out(wire_sft695a_out[12:12]));
	soft   sft695a_13
	( 
	.in(wire_sft695a_in[13:13]),
	.out(wire_sft695a_out[13:13]));
	soft   sft695a_14
	( 
	.in(wire_sft695a_in[14:14]),
	.out(wire_sft695a_out[14:14]));
	soft   sft695a_15
	( 
	.in(wire_sft695a_in[15:15]),
	.out(wire_sft695a_out[15:15]));
	soft   sft695a_16
	( 
	.in(wire_sft695a_in[16:16]),
	.out(wire_sft695a_out[16:16]));
	soft   sft695a_17
	( 
	.in(wire_sft695a_in[17:17]),
	.out(wire_sft695a_out[17:17]));
	soft   sft695a_18
	( 
	.in(wire_sft695a_in[18:18]),
	.out(wire_sft695a_out[18:18]));
	soft   sft695a_19
	( 
	.in(wire_sft695a_in[19:19]),
	.out(wire_sft695a_out[19:19]));
	soft   sft695a_20
	( 
	.in(wire_sft695a_in[20:20]),
	.out(wire_sft695a_out[20:20]));
	soft   sft695a_21
	( 
	.in(wire_sft695a_in[21:21]),
	.out(wire_sft695a_out[21:21]));
	soft   sft695a_22
	( 
	.in(wire_sft695a_in[22:22]),
	.out(wire_sft695a_out[22:22]));
	soft   sft695a_23
	( 
	.in(wire_sft695a_in[23:23]),
	.out(wire_sft695a_out[23:23]));
	soft   sft695a_24
	( 
	.in(wire_sft695a_in[24:24]),
	.out(wire_sft695a_out[24:24]));
	soft   sft695a_25
	( 
	.in(wire_sft695a_in[25:25]),
	.out(wire_sft695a_out[25:25]));
	soft   sft695a_26
	( 
	.in(wire_sft695a_in[26:26]),
	.out(wire_sft695a_out[26:26]));
	soft   sft695a_27
	( 
	.in(wire_sft695a_in[27:27]),
	.out(wire_sft695a_out[27:27]));
	soft   sft695a_28
	( 
	.in(wire_sft695a_in[28:28]),
	.out(wire_sft695a_out[28:28]));
	soft   sft695a_29
	( 
	.in(wire_sft695a_in[29:29]),
	.out(wire_sft695a_out[29:29]));
	soft   sft695a_30
	( 
	.in(wire_sft695a_in[30:30]),
	.out(wire_sft695a_out[30:30]));
	assign
		wire_sft695a_in = {w408w, {w408w, {w408w, {dffe648, {dffe631, {dffe614, {dffe597, {dffe580, {dffe563, {dffe546, {dffe529, {dffe512, {dffe495, {dffe478, {dffe461, {dffe444, {dffe427, {dffe410, {dffe393, {dffe376, {dffe359, {dffe342, {dffe325, {dffe308, {dffe291, {dffe274, {dffe257, {dffe240, {dffe223, {dffe207, dffe191}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
	soft   sft696a_0
	( 
	.in(wire_sft696a_in[0:0]),
	.out(wire_sft696a_out[0:0]));
	soft   sft696a_1
	( 
	.in(wire_sft696a_in[1:1]),
	.out(wire_sft696a_out[1:1]));
	soft   sft696a_2
	( 
	.in(wire_sft696a_in[2:2]),
	.out(wire_sft696a_out[2:2]));
	soft   sft696a_3
	( 
	.in(wire_sft696a_in[3:3]),
	.out(wire_sft696a_out[3:3]));
	soft   sft696a_4
	( 
	.in(wire_sft696a_in[4:4]),
	.out(wire_sft696a_out[4:4]));
	soft   sft696a_5
	( 
	.in(wire_sft696a_in[5:5]),
	.out(wire_sft696a_out[5:5]));
	soft   sft696a_6
	( 
	.in(wire_sft696a_in[6:6]),
	.out(wire_sft696a_out[6:6]));
	soft   sft696a_7
	( 
	.in(wire_sft696a_in[7:7]),
	.out(wire_sft696a_out[7:7]));
	soft   sft696a_8
	( 
	.in(wire_sft696a_in[8:8]),
	.out(wire_sft696a_out[8:8]));
	soft   sft696a_9
	( 
	.in(wire_sft696a_in[9:9]),
	.out(wire_sft696a_out[9:9]));
	soft   sft696a_10
	( 
	.in(wire_sft696a_in[10:10]),
	.out(wire_sft696a_out[10:10]));
	soft   sft696a_11
	( 
	.in(wire_sft696a_in[11:11]),
	.out(wire_sft696a_out[11:11]));
	soft   sft696a_12
	( 
	.in(wire_sft696a_in[12:12]),
	.out(wire_sft696a_out[12:12]));
	soft   sft696a_13
	( 
	.in(wire_sft696a_in[13:13]),
	.out(wire_sft696a_out[13:13]));
	soft   sft696a_14
	( 
	.in(wire_sft696a_in[14:14]),
	.out(wire_sft696a_out[14:14]));
	soft   sft696a_15
	( 
	.in(wire_sft696a_in[15:15]),
	.out(wire_sft696a_out[15:15]));
	soft   sft696a_16
	( 
	.in(wire_sft696a_in[16:16]),
	.out(wire_sft696a_out[16:16]));
	soft   sft696a_17
	( 
	.in(wire_sft696a_in[17:17]),
	.out(wire_sft696a_out[17:17]));
	soft   sft696a_18
	( 
	.in(wire_sft696a_in[18:18]),
	.out(wire_sft696a_out[18:18]));
	soft   sft696a_19
	( 
	.in(wire_sft696a_in[19:19]),
	.out(wire_sft696a_out[19:19]));
	soft   sft696a_20
	( 
	.in(wire_sft696a_in[20:20]),
	.out(wire_sft696a_out[20:20]));
	soft   sft696a_21
	( 
	.in(wire_sft696a_in[21:21]),
	.out(wire_sft696a_out[21:21]));
	soft   sft696a_22
	( 
	.in(wire_sft696a_in[22:22]),
	.out(wire_sft696a_out[22:22]));
	soft   sft696a_23
	( 
	.in(wire_sft696a_in[23:23]),
	.out(wire_sft696a_out[23:23]));
	soft   sft696a_24
	( 
	.in(wire_sft696a_in[24:24]),
	.out(wire_sft696a_out[24:24]));
	soft   sft696a_25
	( 
	.in(wire_sft696a_in[25:25]),
	.out(wire_sft696a_out[25:25]));
	soft   sft696a_26
	( 
	.in(wire_sft696a_in[26:26]),
	.out(wire_sft696a_out[26:26]));
	soft   sft696a_27
	( 
	.in(wire_sft696a_in[27:27]),
	.out(wire_sft696a_out[27:27]));
	soft   sft696a_28
	( 
	.in(wire_sft696a_in[28:28]),
	.out(wire_sft696a_out[28:28]));
	soft   sft696a_29
	( 
	.in(wire_sft696a_in[29:29]),
	.out(wire_sft696a_out[29:29]));
	soft   sft696a_30
	( 
	.in(wire_sft696a_in[30:30]),
	.out(wire_sft696a_out[30:30]));
	assign
		wire_sft696a_in = {w408w, {w408w, {w408w, {w408w, {dffe632, {dffe615, {dffe598, {dffe581, {dffe564, {dffe547, {dffe530, {dffe513, {dffe496, {dffe479, {dffe462, {dffe445, {dffe428, {dffe411, {dffe394, {dffe377, {dffe360, {dffe343, {dffe326, {dffe309, {dffe292, {dffe275, {dffe258, {dffe241, {dffe224, {2{w408w}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
	soft   sft697a_0
	( 
	.in(wire_sft697a_in[0:0]),
	.out(wire_sft697a_out[0:0]));
	soft   sft697a_1
	( 
	.in(wire_sft697a_in[1:1]),
	.out(wire_sft697a_out[1:1]));
	soft   sft697a_2
	( 
	.in(wire_sft697a_in[2:2]),
	.out(wire_sft697a_out[2:2]));
	soft   sft697a_3
	( 
	.in(wire_sft697a_in[3:3]),
	.out(wire_sft697a_out[3:3]));
	soft   sft697a_4
	( 
	.in(wire_sft697a_in[4:4]),
	.out(wire_sft697a_out[4:4]));
	soft   sft697a_5
	( 
	.in(wire_sft697a_in[5:5]),
	.out(wire_sft697a_out[5:5]));
	soft   sft697a_6
	( 
	.in(wire_sft697a_in[6:6]),
	.out(wire_sft697a_out[6:6]));
	soft   sft697a_7
	( 
	.in(wire_sft697a_in[7:7]),
	.out(wire_sft697a_out[7:7]));
	soft   sft697a_8
	( 
	.in(wire_sft697a_in[8:8]),
	.out(wire_sft697a_out[8:8]));
	soft   sft697a_9
	( 
	.in(wire_sft697a_in[9:9]),
	.out(wire_sft697a_out[9:9]));
	soft   sft697a_10
	( 
	.in(wire_sft697a_in[10:10]),
	.out(wire_sft697a_out[10:10]));
	soft   sft697a_11
	( 
	.in(wire_sft697a_in[11:11]),
	.out(wire_sft697a_out[11:11]));
	soft   sft697a_12
	( 
	.in(wire_sft697a_in[12:12]),
	.out(wire_sft697a_out[12:12]));
	soft   sft697a_13
	( 
	.in(wire_sft697a_in[13:13]),
	.out(wire_sft697a_out[13:13]));
	soft   sft697a_14
	( 
	.in(wire_sft697a_in[14:14]),
	.out(wire_sft697a_out[14:14]));
	soft   sft697a_15
	( 
	.in(wire_sft697a_in[15:15]),
	.out(wire_sft697a_out[15:15]));
	soft   sft697a_16
	( 
	.in(wire_sft697a_in[16:16]),
	.out(wire_sft697a_out[16:16]));
	soft   sft697a_17
	( 
	.in(wire_sft697a_in[17:17]),
	.out(wire_sft697a_out[17:17]));
	soft   sft697a_18
	( 
	.in(wire_sft697a_in[18:18]),
	.out(wire_sft697a_out[18:18]));
	soft   sft697a_19
	( 
	.in(wire_sft697a_in[19:19]),
	.out(wire_sft697a_out[19:19]));
	soft   sft697a_20
	( 
	.in(wire_sft697a_in[20:20]),
	.out(wire_sft697a_out[20:20]));
	soft   sft697a_21
	( 
	.in(wire_sft697a_in[21:21]),
	.out(wire_sft697a_out[21:21]));
	soft   sft697a_22
	( 
	.in(wire_sft697a_in[22:22]),
	.out(wire_sft697a_out[22:22]));
	soft   sft697a_23
	( 
	.in(wire_sft697a_in[23:23]),
	.out(wire_sft697a_out[23:23]));
	soft   sft697a_24
	( 
	.in(wire_sft697a_in[24:24]),
	.out(wire_sft697a_out[24:24]));
	soft   sft697a_25
	( 
	.in(wire_sft697a_in[25:25]),
	.out(wire_sft697a_out[25:25]));
	soft   sft697a_26
	( 
	.in(wire_sft697a_in[26:26]),
	.out(wire_sft697a_out[26:26]));
	soft   sft697a_27
	( 
	.in(wire_sft697a_in[27:27]),
	.out(wire_sft697a_out[27:27]));
	soft   sft697a_28
	( 
	.in(wire_sft697a_in[28:28]),
	.out(wire_sft697a_out[28:28]));
	soft   sft697a_29
	( 
	.in(wire_sft697a_in[29:29]),
	.out(wire_sft697a_out[29:29]));
	soft   sft697a_30
	( 
	.in(wire_sft697a_in[30:30]),
	.out(wire_sft697a_out[30:30]));
	assign
		wire_sft697a_in = wire_add693_result;
	soft   sft699a_0
	( 
	.in(wire_sft699a_in[0:0]),
	.out(wire_sft699a_out[0:0]));
	soft   sft699a_1
	( 
	.in(wire_sft699a_in[1:1]),
	.out(wire_sft699a_out[1:1]));
	soft   sft699a_2
	( 
	.in(wire_sft699a_in[2:2]),
	.out(wire_sft699a_out[2:2]));
	soft   sft699a_3
	( 
	.in(wire_sft699a_in[3:3]),
	.out(wire_sft699a_out[3:3]));
	soft   sft699a_4
	( 
	.in(wire_sft699a_in[4:4]),
	.out(wire_sft699a_out[4:4]));
	soft   sft699a_5
	( 
	.in(wire_sft699a_in[5:5]),
	.out(wire_sft699a_out[5:5]));
	soft   sft699a_6
	( 
	.in(wire_sft699a_in[6:6]),
	.out(wire_sft699a_out[6:6]));
	soft   sft699a_7
	( 
	.in(wire_sft699a_in[7:7]),
	.out(wire_sft699a_out[7:7]));
	soft   sft699a_8
	( 
	.in(wire_sft699a_in[8:8]),
	.out(wire_sft699a_out[8:8]));
	soft   sft699a_9
	( 
	.in(wire_sft699a_in[9:9]),
	.out(wire_sft699a_out[9:9]));
	soft   sft699a_10
	( 
	.in(wire_sft699a_in[10:10]),
	.out(wire_sft699a_out[10:10]));
	soft   sft699a_11
	( 
	.in(wire_sft699a_in[11:11]),
	.out(wire_sft699a_out[11:11]));
	soft   sft699a_12
	( 
	.in(wire_sft699a_in[12:12]),
	.out(wire_sft699a_out[12:12]));
	soft   sft699a_13
	( 
	.in(wire_sft699a_in[13:13]),
	.out(wire_sft699a_out[13:13]));
	soft   sft699a_14
	( 
	.in(wire_sft699a_in[14:14]),
	.out(wire_sft699a_out[14:14]));
	soft   sft699a_15
	( 
	.in(wire_sft699a_in[15:15]),
	.out(wire_sft699a_out[15:15]));
	soft   sft699a_16
	( 
	.in(wire_sft699a_in[16:16]),
	.out(wire_sft699a_out[16:16]));
	soft   sft699a_17
	( 
	.in(wire_sft699a_in[17:17]),
	.out(wire_sft699a_out[17:17]));
	soft   sft699a_18
	( 
	.in(wire_sft699a_in[18:18]),
	.out(wire_sft699a_out[18:18]));
	soft   sft699a_19
	( 
	.in(wire_sft699a_in[19:19]),
	.out(wire_sft699a_out[19:19]));
	soft   sft699a_20
	( 
	.in(wire_sft699a_in[20:20]),
	.out(wire_sft699a_out[20:20]));
	soft   sft699a_21
	( 
	.in(wire_sft699a_in[21:21]),
	.out(wire_sft699a_out[21:21]));
	soft   sft699a_22
	( 
	.in(wire_sft699a_in[22:22]),
	.out(wire_sft699a_out[22:22]));
	assign
		wire_sft699a_in = {w408w, {dffe137, {dffe134, {dffe132, {dffe128, {dffe123, {dffe118, {dffe111, {dffe105, {dffe98, {dffe91, {dffe82, {dffe74, {dffe66, {dffe58, {dffe52, {dffe45, {dffe39, {dffe33, {dffe29, {dffe24, {dffe20, dffe16}}}}}}}}}}}}}}}}}}}}}};
	soft   sft700a_0
	( 
	.in(wire_sft700a_in[0:0]),
	.out(wire_sft700a_out[0:0]));
	soft   sft700a_1
	( 
	.in(wire_sft700a_in[1:1]),
	.out(wire_sft700a_out[1:1]));
	soft   sft700a_2
	( 
	.in(wire_sft700a_in[2:2]),
	.out(wire_sft700a_out[2:2]));
	soft   sft700a_3
	( 
	.in(wire_sft700a_in[3:3]),
	.out(wire_sft700a_out[3:3]));
	soft   sft700a_4
	( 
	.in(wire_sft700a_in[4:4]),
	.out(wire_sft700a_out[4:4]));
	soft   sft700a_5
	( 
	.in(wire_sft700a_in[5:5]),
	.out(wire_sft700a_out[5:5]));
	soft   sft700a_6
	( 
	.in(wire_sft700a_in[6:6]),
	.out(wire_sft700a_out[6:6]));
	soft   sft700a_7
	( 
	.in(wire_sft700a_in[7:7]),
	.out(wire_sft700a_out[7:7]));
	soft   sft700a_8
	( 
	.in(wire_sft700a_in[8:8]),
	.out(wire_sft700a_out[8:8]));
	soft   sft700a_9
	( 
	.in(wire_sft700a_in[9:9]),
	.out(wire_sft700a_out[9:9]));
	soft   sft700a_10
	( 
	.in(wire_sft700a_in[10:10]),
	.out(wire_sft700a_out[10:10]));
	soft   sft700a_11
	( 
	.in(wire_sft700a_in[11:11]),
	.out(wire_sft700a_out[11:11]));
	soft   sft700a_12
	( 
	.in(wire_sft700a_in[12:12]),
	.out(wire_sft700a_out[12:12]));
	soft   sft700a_13
	( 
	.in(wire_sft700a_in[13:13]),
	.out(wire_sft700a_out[13:13]));
	soft   sft700a_14
	( 
	.in(wire_sft700a_in[14:14]),
	.out(wire_sft700a_out[14:14]));
	soft   sft700a_15
	( 
	.in(wire_sft700a_in[15:15]),
	.out(wire_sft700a_out[15:15]));
	soft   sft700a_16
	( 
	.in(wire_sft700a_in[16:16]),
	.out(wire_sft700a_out[16:16]));
	soft   sft700a_17
	( 
	.in(wire_sft700a_in[17:17]),
	.out(wire_sft700a_out[17:17]));
	soft   sft700a_18
	( 
	.in(wire_sft700a_in[18:18]),
	.out(wire_sft700a_out[18:18]));
	soft   sft700a_19
	( 
	.in(wire_sft700a_in[19:19]),
	.out(wire_sft700a_out[19:19]));
	soft   sft700a_20
	( 
	.in(wire_sft700a_in[20:20]),
	.out(wire_sft700a_out[20:20]));
	soft   sft700a_21
	( 
	.in(wire_sft700a_in[21:21]),
	.out(wire_sft700a_out[21:21]));
	soft   sft700a_22
	( 
	.in(wire_sft700a_in[22:22]),
	.out(wire_sft700a_out[22:22]));
	assign
		wire_sft700a_in = {w408w, {w408w, {w408w, {dffe133, {dffe129, {dffe124, {dffe119, {dffe112, {dffe106, {dffe99, {dffe92, {dffe83, {dffe75, {dffe67, {dffe59, {dffe53, {dffe46, {dffe40, {dffe34, {dffe30, {dffe25, {dffe21, dffe17}}}}}}}}}}}}}}}}}}}}}};
	soft   sft701a_0
	( 
	.in(wire_sft701a_in[0:0]),
	.out(wire_sft701a_out[0:0]));
	soft   sft701a_1
	( 
	.in(wire_sft701a_in[1:1]),
	.out(wire_sft701a_out[1:1]));
	soft   sft701a_2
	( 
	.in(wire_sft701a_in[2:2]),
	.out(wire_sft701a_out[2:2]));
	soft   sft701a_3
	( 
	.in(wire_sft701a_in[3:3]),
	.out(wire_sft701a_out[3:3]));
	soft   sft701a_4
	( 
	.in(wire_sft701a_in[4:4]),
	.out(wire_sft701a_out[4:4]));
	soft   sft701a_5
	( 
	.in(wire_sft701a_in[5:5]),
	.out(wire_sft701a_out[5:5]));
	soft   sft701a_6
	( 
	.in(wire_sft701a_in[6:6]),
	.out(wire_sft701a_out[6:6]));
	soft   sft701a_7
	( 
	.in(wire_sft701a_in[7:7]),
	.out(wire_sft701a_out[7:7]));
	soft   sft701a_8
	( 
	.in(wire_sft701a_in[8:8]),
	.out(wire_sft701a_out[8:8]));
	soft   sft701a_9
	( 
	.in(wire_sft701a_in[9:9]),
	.out(wire_sft701a_out[9:9]));
	soft   sft701a_10
	( 
	.in(wire_sft701a_in[10:10]),
	.out(wire_sft701a_out[10:10]));
	soft   sft701a_11
	( 
	.in(wire_sft701a_in[11:11]),
	.out(wire_sft701a_out[11:11]));
	soft   sft701a_12
	( 
	.in(wire_sft701a_in[12:12]),
	.out(wire_sft701a_out[12:12]));
	soft   sft701a_13
	( 
	.in(wire_sft701a_in[13:13]),
	.out(wire_sft701a_out[13:13]));
	soft   sft701a_14
	( 
	.in(wire_sft701a_in[14:14]),
	.out(wire_sft701a_out[14:14]));
	soft   sft701a_15
	( 
	.in(wire_sft701a_in[15:15]),
	.out(wire_sft701a_out[15:15]));
	soft   sft701a_16
	( 
	.in(wire_sft701a_in[16:16]),
	.out(wire_sft701a_out[16:16]));
	soft   sft701a_17
	( 
	.in(wire_sft701a_in[17:17]),
	.out(wire_sft701a_out[17:17]));
	soft   sft701a_18
	( 
	.in(wire_sft701a_in[18:18]),
	.out(wire_sft701a_out[18:18]));
	soft   sft701a_19
	( 
	.in(wire_sft701a_in[19:19]),
	.out(wire_sft701a_out[19:19]));
	soft   sft701a_20
	( 
	.in(wire_sft701a_in[20:20]),
	.out(wire_sft701a_out[20:20]));
	soft   sft701a_21
	( 
	.in(wire_sft701a_in[21:21]),
	.out(wire_sft701a_out[21:21]));
	soft   sft701a_22
	( 
	.in(wire_sft701a_in[22:22]),
	.out(wire_sft701a_out[22:22]));
	assign
		wire_sft701a_in = {w408w, {w408w, {w408w, {w408w, {dffe126, {dffe125, {dffe120, {dffe113, {dffe107, {dffe100, {dffe93, {dffe84, {dffe76, {dffe68, {dffe60, {dffe54, {dffe47, {dffe41, {dffe35, {dffe31, {dffe26, {2{w408w}}}}}}}}}}}}}}}}}}}}}}};
	soft   sft702a_0
	( 
	.in(wire_sft702a_in[0:0]),
	.out(wire_sft702a_out[0:0]));
	soft   sft702a_1
	( 
	.in(wire_sft702a_in[1:1]),
	.out(wire_sft702a_out[1:1]));
	soft   sft702a_2
	( 
	.in(wire_sft702a_in[2:2]),
	.out(wire_sft702a_out[2:2]));
	soft   sft702a_3
	( 
	.in(wire_sft702a_in[3:3]),
	.out(wire_sft702a_out[3:3]));
	soft   sft702a_4
	( 
	.in(wire_sft702a_in[4:4]),
	.out(wire_sft702a_out[4:4]));
	soft   sft702a_5
	( 
	.in(wire_sft702a_in[5:5]),
	.out(wire_sft702a_out[5:5]));
	soft   sft702a_6
	( 
	.in(wire_sft702a_in[6:6]),
	.out(wire_sft702a_out[6:6]));
	soft   sft702a_7
	( 
	.in(wire_sft702a_in[7:7]),
	.out(wire_sft702a_out[7:7]));
	soft   sft702a_8
	( 
	.in(wire_sft702a_in[8:8]),
	.out(wire_sft702a_out[8:8]));
	soft   sft702a_9
	( 
	.in(wire_sft702a_in[9:9]),
	.out(wire_sft702a_out[9:9]));
	soft   sft702a_10
	( 
	.in(wire_sft702a_in[10:10]),
	.out(wire_sft702a_out[10:10]));
	soft   sft702a_11
	( 
	.in(wire_sft702a_in[11:11]),
	.out(wire_sft702a_out[11:11]));
	soft   sft702a_12
	( 
	.in(wire_sft702a_in[12:12]),
	.out(wire_sft702a_out[12:12]));
	soft   sft702a_13
	( 
	.in(wire_sft702a_in[13:13]),
	.out(wire_sft702a_out[13:13]));
	soft   sft702a_14
	( 
	.in(wire_sft702a_in[14:14]),
	.out(wire_sft702a_out[14:14]));
	soft   sft702a_15
	( 
	.in(wire_sft702a_in[15:15]),
	.out(wire_sft702a_out[15:15]));
	soft   sft702a_16
	( 
	.in(wire_sft702a_in[16:16]),
	.out(wire_sft702a_out[16:16]));
	soft   sft702a_17
	( 
	.in(wire_sft702a_in[17:17]),
	.out(wire_sft702a_out[17:17]));
	soft   sft702a_18
	( 
	.in(wire_sft702a_in[18:18]),
	.out(wire_sft702a_out[18:18]));
	soft   sft702a_19
	( 
	.in(wire_sft702a_in[19:19]),
	.out(wire_sft702a_out[19:19]));
	soft   sft702a_20
	( 
	.in(wire_sft702a_in[20:20]),
	.out(wire_sft702a_out[20:20]));
	soft   sft702a_21
	( 
	.in(wire_sft702a_in[21:21]),
	.out(wire_sft702a_out[21:21]));
	soft   sft702a_22
	( 
	.in(wire_sft702a_in[22:22]),
	.out(wire_sft702a_out[22:22]));
	assign
		wire_sft702a_in = wire_add698_result;
	soft   sft704a_0
	( 
	.in(wire_sft704a_in[0:0]),
	.out(wire_sft704a_out[0:0]));
	soft   sft704a_1
	( 
	.in(wire_sft704a_in[1:1]),
	.out(wire_sft704a_out[1:1]));
	soft   sft704a_2
	( 
	.in(wire_sft704a_in[2:2]),
	.out(wire_sft704a_out[2:2]));
	soft   sft704a_3
	( 
	.in(wire_sft704a_in[3:3]),
	.out(wire_sft704a_out[3:3]));
	soft   sft704a_4
	( 
	.in(wire_sft704a_in[4:4]),
	.out(wire_sft704a_out[4:4]));
	soft   sft704a_5
	( 
	.in(wire_sft704a_in[5:5]),
	.out(wire_sft704a_out[5:5]));
	soft   sft704a_6
	( 
	.in(wire_sft704a_in[6:6]),
	.out(wire_sft704a_out[6:6]));
	soft   sft704a_7
	( 
	.in(wire_sft704a_in[7:7]),
	.out(wire_sft704a_out[7:7]));
	soft   sft704a_8
	( 
	.in(wire_sft704a_in[8:8]),
	.out(wire_sft704a_out[8:8]));
	soft   sft704a_9
	( 
	.in(wire_sft704a_in[9:9]),
	.out(wire_sft704a_out[9:9]));
	soft   sft704a_10
	( 
	.in(wire_sft704a_in[10:10]),
	.out(wire_sft704a_out[10:10]));
	soft   sft704a_11
	( 
	.in(wire_sft704a_in[11:11]),
	.out(wire_sft704a_out[11:11]));
	soft   sft704a_12
	( 
	.in(wire_sft704a_in[12:12]),
	.out(wire_sft704a_out[12:12]));
	soft   sft704a_13
	( 
	.in(wire_sft704a_in[13:13]),
	.out(wire_sft704a_out[13:13]));
	soft   sft704a_14
	( 
	.in(wire_sft704a_in[14:14]),
	.out(wire_sft704a_out[14:14]));
	assign
		wire_sft704a_in = {w408w, {dffe121, {dffe116, {dffe114, {dffe108, {dffe101, {dffe94, {dffe85, {dffe77, {dffe69, {dffe61, {dffe55, {dffe48, {dffe42, dffe36}}}}}}}}}}}}}};
	soft   sft705a_0
	( 
	.in(wire_sft705a_in[0:0]),
	.out(wire_sft705a_out[0:0]));
	soft   sft705a_1
	( 
	.in(wire_sft705a_in[1:1]),
	.out(wire_sft705a_out[1:1]));
	soft   sft705a_2
	( 
	.in(wire_sft705a_in[2:2]),
	.out(wire_sft705a_out[2:2]));
	soft   sft705a_3
	( 
	.in(wire_sft705a_in[3:3]),
	.out(wire_sft705a_out[3:3]));
	soft   sft705a_4
	( 
	.in(wire_sft705a_in[4:4]),
	.out(wire_sft705a_out[4:4]));
	soft   sft705a_5
	( 
	.in(wire_sft705a_in[5:5]),
	.out(wire_sft705a_out[5:5]));
	soft   sft705a_6
	( 
	.in(wire_sft705a_in[6:6]),
	.out(wire_sft705a_out[6:6]));
	soft   sft705a_7
	( 
	.in(wire_sft705a_in[7:7]),
	.out(wire_sft705a_out[7:7]));
	soft   sft705a_8
	( 
	.in(wire_sft705a_in[8:8]),
	.out(wire_sft705a_out[8:8]));
	soft   sft705a_9
	( 
	.in(wire_sft705a_in[9:9]),
	.out(wire_sft705a_out[9:9]));
	soft   sft705a_10
	( 
	.in(wire_sft705a_in[10:10]),
	.out(wire_sft705a_out[10:10]));
	soft   sft705a_11
	( 
	.in(wire_sft705a_in[11:11]),
	.out(wire_sft705a_out[11:11]));
	soft   sft705a_12
	( 
	.in(wire_sft705a_in[12:12]),
	.out(wire_sft705a_out[12:12]));
	soft   sft705a_13
	( 
	.in(wire_sft705a_in[13:13]),
	.out(wire_sft705a_out[13:13]));
	soft   sft705a_14
	( 
	.in(wire_sft705a_in[14:14]),
	.out(wire_sft705a_out[14:14]));
	assign
		wire_sft705a_in = {w408w, {w408w, {w408w, {dffe115, {dffe109, {dffe102, {dffe95, {dffe86, {dffe78, {dffe70, {dffe62, {dffe56, {dffe49, {dffe43, dffe37}}}}}}}}}}}}}};
	soft   sft706a_0
	( 
	.in(wire_sft706a_in[0:0]),
	.out(wire_sft706a_out[0:0]));
	soft   sft706a_1
	( 
	.in(wire_sft706a_in[1:1]),
	.out(wire_sft706a_out[1:1]));
	soft   sft706a_2
	( 
	.in(wire_sft706a_in[2:2]),
	.out(wire_sft706a_out[2:2]));
	soft   sft706a_3
	( 
	.in(wire_sft706a_in[3:3]),
	.out(wire_sft706a_out[3:3]));
	soft   sft706a_4
	( 
	.in(wire_sft706a_in[4:4]),
	.out(wire_sft706a_out[4:4]));
	soft   sft706a_5
	( 
	.in(wire_sft706a_in[5:5]),
	.out(wire_sft706a_out[5:5]));
	soft   sft706a_6
	( 
	.in(wire_sft706a_in[6:6]),
	.out(wire_sft706a_out[6:6]));
	soft   sft706a_7
	( 
	.in(wire_sft706a_in[7:7]),
	.out(wire_sft706a_out[7:7]));
	soft   sft706a_8
	( 
	.in(wire_sft706a_in[8:8]),
	.out(wire_sft706a_out[8:8]));
	soft   sft706a_9
	( 
	.in(wire_sft706a_in[9:9]),
	.out(wire_sft706a_out[9:9]));
	soft   sft706a_10
	( 
	.in(wire_sft706a_in[10:10]),
	.out(wire_sft706a_out[10:10]));
	soft   sft706a_11
	( 
	.in(wire_sft706a_in[11:11]),
	.out(wire_sft706a_out[11:11]));
	soft   sft706a_12
	( 
	.in(wire_sft706a_in[12:12]),
	.out(wire_sft706a_out[12:12]));
	soft   sft706a_13
	( 
	.in(wire_sft706a_in[13:13]),
	.out(wire_sft706a_out[13:13]));
	soft   sft706a_14
	( 
	.in(wire_sft706a_in[14:14]),
	.out(wire_sft706a_out[14:14]));
	assign
		wire_sft706a_in = {w408w, {w408w, {w408w, {w408w, {dffe104, {dffe103, {dffe96, {dffe87, {dffe79, {dffe71, {dffe63, {dffe57, {dffe50, {2{w408w}}}}}}}}}}}}}}};
	soft   sft707a_0
	( 
	.in(wire_sft707a_in[0:0]),
	.out(wire_sft707a_out[0:0]));
	soft   sft707a_1
	( 
	.in(wire_sft707a_in[1:1]),
	.out(wire_sft707a_out[1:1]));
	soft   sft707a_2
	( 
	.in(wire_sft707a_in[2:2]),
	.out(wire_sft707a_out[2:2]));
	soft   sft707a_3
	( 
	.in(wire_sft707a_in[3:3]),
	.out(wire_sft707a_out[3:3]));
	soft   sft707a_4
	( 
	.in(wire_sft707a_in[4:4]),
	.out(wire_sft707a_out[4:4]));
	soft   sft707a_5
	( 
	.in(wire_sft707a_in[5:5]),
	.out(wire_sft707a_out[5:5]));
	soft   sft707a_6
	( 
	.in(wire_sft707a_in[6:6]),
	.out(wire_sft707a_out[6:6]));
	soft   sft707a_7
	( 
	.in(wire_sft707a_in[7:7]),
	.out(wire_sft707a_out[7:7]));
	soft   sft707a_8
	( 
	.in(wire_sft707a_in[8:8]),
	.out(wire_sft707a_out[8:8]));
	soft   sft707a_9
	( 
	.in(wire_sft707a_in[9:9]),
	.out(wire_sft707a_out[9:9]));
	soft   sft707a_10
	( 
	.in(wire_sft707a_in[10:10]),
	.out(wire_sft707a_out[10:10]));
	soft   sft707a_11
	( 
	.in(wire_sft707a_in[11:11]),
	.out(wire_sft707a_out[11:11]));
	soft   sft707a_12
	( 
	.in(wire_sft707a_in[12:12]),
	.out(wire_sft707a_out[12:12]));
	soft   sft707a_13
	( 
	.in(wire_sft707a_in[13:13]),
	.out(wire_sft707a_out[13:13]));
	soft   sft707a_14
	( 
	.in(wire_sft707a_in[14:14]),
	.out(wire_sft707a_out[14:14]));
	assign
		wire_sft707a_in = wire_add703_result;
	soft   sft709a_0
	( 
	.in(wire_sft709a_in[0:0]),
	.out(wire_sft709a_out[0:0]));
	soft   sft709a_1
	( 
	.in(wire_sft709a_in[1:1]),
	.out(wire_sft709a_out[1:1]));
	soft   sft709a_2
	( 
	.in(wire_sft709a_in[2:2]),
	.out(wire_sft709a_out[2:2]));
	soft   sft709a_3
	( 
	.in(wire_sft709a_in[3:3]),
	.out(wire_sft709a_out[3:3]));
	soft   sft709a_4
	( 
	.in(wire_sft709a_in[4:4]),
	.out(wire_sft709a_out[4:4]));
	soft   sft709a_5
	( 
	.in(wire_sft709a_in[5:5]),
	.out(wire_sft709a_out[5:5]));
	soft   sft709a_6
	( 
	.in(wire_sft709a_in[6:6]),
	.out(wire_sft709a_out[6:6]));
	assign
		wire_sft709a_in = {w408w, {dffe97, {dffe90, {dffe88, {dffe80, {dffe72, dffe64}}}}}};
	soft   sft710a_0
	( 
	.in(wire_sft710a_in[0:0]),
	.out(wire_sft710a_out[0:0]));
	soft   sft710a_1
	( 
	.in(wire_sft710a_in[1:1]),
	.out(wire_sft710a_out[1:1]));
	soft   sft710a_2
	( 
	.in(wire_sft710a_in[2:2]),
	.out(wire_sft710a_out[2:2]));
	soft   sft710a_3
	( 
	.in(wire_sft710a_in[3:3]),
	.out(wire_sft710a_out[3:3]));
	soft   sft710a_4
	( 
	.in(wire_sft710a_in[4:4]),
	.out(wire_sft710a_out[4:4]));
	soft   sft710a_5
	( 
	.in(wire_sft710a_in[5:5]),
	.out(wire_sft710a_out[5:5]));
	soft   sft710a_6
	( 
	.in(wire_sft710a_in[6:6]),
	.out(wire_sft710a_out[6:6]));
	assign
		wire_sft710a_in = {w408w, {w408w, {w408w, {dffe89, {dffe81, {dffe73, dffe65}}}}}};
	soft   sft711a_0
	( 
	.in(wire_sft711a_in[0:0]),
	.out(wire_sft711a_out[0:0]));
	soft   sft711a_1
	( 
	.in(wire_sft711a_in[1:1]),
	.out(wire_sft711a_out[1:1]));
	soft   sft711a_2
	( 
	.in(wire_sft711a_in[2:2]),
	.out(wire_sft711a_out[2:2]));
	soft   sft711a_3
	( 
	.in(wire_sft711a_in[3:3]),
	.out(wire_sft711a_out[3:3]));
	soft   sft711a_4
	( 
	.in(wire_sft711a_in[4:4]),
	.out(wire_sft711a_out[4:4]));
	soft   sft711a_5
	( 
	.in(wire_sft711a_in[5:5]),
	.out(wire_sft711a_out[5:5]));
	soft   sft711a_6
	( 
	.in(wire_sft711a_in[6:6]),
	.out(wire_sft711a_out[6:6]));
	assign
		wire_sft711a_in = {w408w, {w408w, {w408w, {w408w, {w408w, {2{w408w}}}}}}};
	soft   sft712a_0
	( 
	.in(wire_sft712a_in[0:0]),
	.out(wire_sft712a_out[0:0]));
	soft   sft712a_1
	( 
	.in(wire_sft712a_in[1:1]),
	.out(wire_sft712a_out[1:1]));
	soft   sft712a_2
	( 
	.in(wire_sft712a_in[2:2]),
	.out(wire_sft712a_out[2:2]));
	soft   sft712a_3
	( 
	.in(wire_sft712a_in[3:3]),
	.out(wire_sft712a_out[3:3]));
	soft   sft712a_4
	( 
	.in(wire_sft712a_in[4:4]),
	.out(wire_sft712a_out[4:4]));
	soft   sft712a_5
	( 
	.in(wire_sft712a_in[5:5]),
	.out(wire_sft712a_out[5:5]));
	soft   sft712a_6
	( 
	.in(wire_sft712a_in[6:6]),
	.out(wire_sft712a_out[6:6]));
	assign
		wire_sft712a_in = wire_add708_result;
	assign
		dataa_node = {dataa[15:0]},
		datab_node = {datab[15:0]},
		final_result_node = {w701w[31:0]},
		result = {final_result_node[31:0]},
		w408w = 1'b0,
		w701w = {dffe692, dffe677, dffe662, dffe646, dffe629, dffe612, dffe595, dffe578, dffe561, dffe544, dffe527, dffe510, dffe493, dffe476, dffe459, dffe442, dffe425, dffe408, dffe391, dffe374, dffe357, dffe340, dffe323, dffe306, dffe289, dffe272, dffe255, dffe238, dffe221, dffe205, dffe189, dffe174, dffe159},
		w_decoder_node9w = {({dataa_node[15:0]} & {16{w_le_datab_node8w[15]}}), ({dataa_node[15:0]} & {16{w_le_datab_node8w[14]}}), ({dataa_node[15:0]} & {16{w_le_datab_node8w[13]}}), ({dataa_node[15:0]} & {16{w_le_datab_node8w[12]}}), ({dataa_node[15:0]} & {16{w_le_datab_node8w[11]}}), ({dataa_node[15:0]} & {16{w_le_datab_node8w[10]}}), ({dataa_node[15:0]} & {16{w_le_datab_node8w[9]}}), ({dataa_node[15:0]} & {16{w_le_datab_node8w[8]}}), ({dataa_node[15:0]} & {16{w_le_datab_node8w[7]}}), ({dataa_node[15:0]} & {16{w_le_datab_node8w[6]}}), ({dataa_node[15:0]} & {16{w_le_datab_node8w[5]}}), ({dataa_node[15:0]} & {16{w_le_datab_node8w[4]}}), ({dataa_node[15:0]} & {16{w_le_datab_node8w[3]}}), ({dataa_node[15:0]} & {16{w_le_datab_node8w[2]}}), ({dataa_node[15:0]} & {16{w_le_datab_node8w[1]}}), ({dataa_node[15:0]} & {16{w_le_datab_node8w[0]}})},
		w_le_datab_node8w = {datab_node[15:0]},
		w_sum_node10w = {wire_sum_adder1aa_7result[16:0], w_decoder_node9w[224], wire_sum_adder1aa_6result[16:0], w_decoder_node9w[192], wire_sum_adder1aa_5result[16:0], w_decoder_node9w[160], wire_sum_adder1aa_4result[16:0], w_decoder_node9w[128], wire_sum_adder1aa_3result[16:0], w_decoder_node9w[96], wire_sum_adder1aa_2result[16:0], w_decoder_node9w[64], wire_sum_adder1aa_1result[16:0], w_decoder_node9w[32], wire_sum_adder1aa_0result[16:0], w_decoder_node9w[0]};
endmodule //mult_2at
//VALID FILE
