
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d168  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bf4  0800d278  0800d278  0001d278  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800de6c  0800de6c  0001de6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800de74  0800de74  0001de74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800de7c  0800de7c  0001de7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009d8  20000000  0800de80  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000007a4  200009d8  0800e858  000209d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2000117c  0800e858  0002117c  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001973c  00000000  00000000  00020a01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004481  00000000  00000000  0003a13d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001508  00000000  00000000  0003e5c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001368  00000000  00000000  0003fac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001a824  00000000  00000000  00040e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00018720  00000000  00000000  0005b654  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00082d09  00000000  00000000  00073d74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000f6a7d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006cdc  00000000  00000000  000f6ad0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009d8 	.word	0x200009d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d260 	.word	0x0800d260

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009dc 	.word	0x200009dc
 800014c:	0800d260 	.word	0x0800d260

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295	; 0xffffffff
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un mme numro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b088      	sub	sp, #32
 8000e24:	af02      	add	r7, sp, #8
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	60b9      	str	r1, [r7, #8]
 8000e2a:	603b      	str	r3, [r7, #0]
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 8000e30:	2301      	movs	r3, #1
 8000e32:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8000e34:	2300      	movs	r3, #0
 8000e36:	75bb      	strb	r3, [r7, #22]
 8000e38:	e04c      	b.n	8000ed4 <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 8000e3a:	7dbb      	ldrb	r3, [r7, #22]
 8000e3c:	4a29      	ldr	r2, [pc, #164]	; (8000ee4 <HCSR04_add+0xc4>)
 8000e3e:	015b      	lsls	r3, r3, #5
 8000e40:	4413      	add	r3, r2
 8000e42:	330e      	adds	r3, #14
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d141      	bne.n	8000ece <HCSR04_add+0xae>
		{
			//on a trouv une case libre.
			*id = i;
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	7dba      	ldrb	r2, [r7, #22]
 8000e4e:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 8000e50:	7dbb      	ldrb	r3, [r7, #22]
 8000e52:	4a24      	ldr	r2, [pc, #144]	; (8000ee4 <HCSR04_add+0xc4>)
 8000e54:	015b      	lsls	r3, r3, #5
 8000e56:	4413      	add	r3, r2
 8000e58:	330e      	adds	r3, #14
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 8000e5e:	7dbb      	ldrb	r3, [r7, #22]
 8000e60:	4a20      	ldr	r2, [pc, #128]	; (8000ee4 <HCSR04_add+0xc4>)
 8000e62:	015b      	lsls	r3, r3, #5
 8000e64:	4413      	add	r3, r2
 8000e66:	68ba      	ldr	r2, [r7, #8]
 8000e68:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 8000e6a:	7dbb      	ldrb	r3, [r7, #22]
 8000e6c:	4a1d      	ldr	r2, [pc, #116]	; (8000ee4 <HCSR04_add+0xc4>)
 8000e6e:	015b      	lsls	r3, r3, #5
 8000e70:	4413      	add	r3, r2
 8000e72:	3304      	adds	r3, #4
 8000e74:	88fa      	ldrh	r2, [r7, #6]
 8000e76:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 8000e78:	7dbb      	ldrb	r3, [r7, #22]
 8000e7a:	4a1a      	ldr	r2, [pc, #104]	; (8000ee4 <HCSR04_add+0xc4>)
 8000e7c:	015b      	lsls	r3, r3, #5
 8000e7e:	4413      	add	r3, r2
 8000e80:	3308      	adds	r3, #8
 8000e82:	683a      	ldr	r2, [r7, #0]
 8000e84:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 8000e86:	7dbb      	ldrb	r3, [r7, #22]
 8000e88:	4a16      	ldr	r2, [pc, #88]	; (8000ee4 <HCSR04_add+0xc4>)
 8000e8a:	015b      	lsls	r3, r3, #5
 8000e8c:	4413      	add	r3, r2
 8000e8e:	330c      	adds	r3, #12
 8000e90:	8c3a      	ldrh	r2, [r7, #32]
 8000e92:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 8000e94:	8c39      	ldrh	r1, [r7, #32]
 8000e96:	2303      	movs	r3, #3
 8000e98:	9300      	str	r3, [sp, #0]
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	4a12      	ldr	r2, [pc, #72]	; (8000ee8 <HCSR04_add+0xc8>)
 8000e9e:	6838      	ldr	r0, [r7, #0]
 8000ea0:	f000 fedc 	bl	8001c5c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8000ea4:	88f9      	ldrh	r1, [r7, #6]
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	9300      	str	r3, [sp, #0]
 8000eaa:	2300      	movs	r3, #0
 8000eac:	2201      	movs	r2, #1
 8000eae:	68b8      	ldr	r0, [r7, #8]
 8000eb0:	f000 fed4 	bl	8001c5c <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 8000eb4:	8c3b      	ldrh	r3, [r7, #32]
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f000 fd32 	bl	8001920 <EXTI_gpiopin_to_pin_number>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	480a      	ldr	r0, [pc, #40]	; (8000eec <HCSR04_add+0xcc>)
 8000ec4:	f000 fcc4 	bl	8001850 <EXTIT_set_callback>
			ret = HAL_OK;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	75fb      	strb	r3, [r7, #23]
			break;
 8000ecc:	e005      	b.n	8000eda <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8000ece:	7dbb      	ldrb	r3, [r7, #22]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	75bb      	strb	r3, [r7, #22]
 8000ed4:	7dbb      	ldrb	r3, [r7, #22]
 8000ed6:	2b04      	cmp	r3, #4
 8000ed8:	d9af      	bls.n	8000e3a <HCSR04_add+0x1a>
		}
	}

	return ret;
 8000eda:	7dfb      	ldrb	r3, [r7, #23]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3718      	adds	r7, #24
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	200009f4 	.word	0x200009f4
 8000ee8:	10310000 	.word	0x10310000
 8000eec:	08000f31 	.word	0x08000f31

08000ef0 <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	4a0a      	ldr	r2, [pc, #40]	; (8000f28 <HCSR04_run_measure+0x38>)
 8000efe:	015b      	lsls	r3, r3, #5
 8000f00:	4413      	add	r3, r2
 8000f02:	330e      	adds	r3, #14
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d009      	beq.n	8000f1e <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 8000f0a:	4b08      	ldr	r3, [pc, #32]	; (8000f2c <HCSR04_run_measure+0x3c>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d101      	bne.n	8000f16 <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 8000f12:	f000 f8e1 	bl	80010d8 <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f000 f881 	bl	8001020 <HCSR04_trig>
	}
}
 8000f1e:	bf00      	nop
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	200009f4 	.word	0x200009f4
 8000f2c:	20000a94 	.word	0x20000a94

08000f30 <HCSR04_callback>:

/*
 * @brief Fonction de callback devant tre appele uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 8000f30:	b590      	push	{r4, r7, lr}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	73fb      	strb	r3, [r7, #15]
 8000f3e:	e063      	b.n	8001008 <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv !
 8000f40:	7bfb      	ldrb	r3, [r7, #15]
 8000f42:	4a36      	ldr	r2, [pc, #216]	; (800101c <HCSR04_callback+0xec>)
 8000f44:	015b      	lsls	r3, r3, #5
 8000f46:	4413      	add	r3, r2
 8000f48:	330c      	adds	r3, #12
 8000f4a:	881b      	ldrh	r3, [r3, #0]
 8000f4c:	88fa      	ldrh	r2, [r7, #6]
 8000f4e:	429a      	cmp	r2, r3
 8000f50:	d157      	bne.n	8001002 <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 8000f52:	7bfb      	ldrb	r3, [r7, #15]
 8000f54:	4a31      	ldr	r2, [pc, #196]	; (800101c <HCSR04_callback+0xec>)
 8000f56:	015b      	lsls	r3, r3, #5
 8000f58:	4413      	add	r3, r2
 8000f5a:	330e      	adds	r3, #14
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	2b03      	cmp	r3, #3
 8000f60:	d123      	bne.n	8000faa <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 8000f62:	7bfb      	ldrb	r3, [r7, #15]
 8000f64:	4a2d      	ldr	r2, [pc, #180]	; (800101c <HCSR04_callback+0xec>)
 8000f66:	015b      	lsls	r3, r3, #5
 8000f68:	4413      	add	r3, r2
 8000f6a:	3308      	adds	r3, #8
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	7bfb      	ldrb	r3, [r7, #15]
 8000f70:	492a      	ldr	r1, [pc, #168]	; (800101c <HCSR04_callback+0xec>)
 8000f72:	015b      	lsls	r3, r3, #5
 8000f74:	440b      	add	r3, r1
 8000f76:	330c      	adds	r3, #12
 8000f78:	881b      	ldrh	r3, [r3, #0]
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4610      	mov	r0, r2
 8000f7e:	f004 f91b 	bl	80051b8 <HAL_GPIO_ReadPin>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b01      	cmp	r3, #1
 8000f86:	d143      	bne.n	8001010 <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 8000f88:	7bfc      	ldrb	r4, [r7, #15]
 8000f8a:	f000 f89d 	bl	80010c8 <HCSR04_ReadTimerUs>
 8000f8e:	4602      	mov	r2, r0
 8000f90:	4922      	ldr	r1, [pc, #136]	; (800101c <HCSR04_callback+0xec>)
 8000f92:	0163      	lsls	r3, r4, #5
 8000f94:	440b      	add	r3, r1
 8000f96:	3318      	adds	r3, #24
 8000f98:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
 8000f9c:	4a1f      	ldr	r2, [pc, #124]	; (800101c <HCSR04_callback+0xec>)
 8000f9e:	015b      	lsls	r3, r3, #5
 8000fa0:	4413      	add	r3, r2
 8000fa2:	330e      	adds	r3, #14
 8000fa4:	2204      	movs	r2, #4
 8000fa6:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 8000fa8:	e032      	b.n	8001010 <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 8000faa:	7bfb      	ldrb	r3, [r7, #15]
 8000fac:	4a1b      	ldr	r2, [pc, #108]	; (800101c <HCSR04_callback+0xec>)
 8000fae:	015b      	lsls	r3, r3, #5
 8000fb0:	4413      	add	r3, r2
 8000fb2:	330e      	adds	r3, #14
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	2b04      	cmp	r3, #4
 8000fb8:	d12a      	bne.n	8001010 <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	4a17      	ldr	r2, [pc, #92]	; (800101c <HCSR04_callback+0xec>)
 8000fbe:	015b      	lsls	r3, r3, #5
 8000fc0:	4413      	add	r3, r2
 8000fc2:	3308      	adds	r3, #8
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	7bfb      	ldrb	r3, [r7, #15]
 8000fc8:	4914      	ldr	r1, [pc, #80]	; (800101c <HCSR04_callback+0xec>)
 8000fca:	015b      	lsls	r3, r3, #5
 8000fcc:	440b      	add	r3, r1
 8000fce:	330c      	adds	r3, #12
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4610      	mov	r0, r2
 8000fd6:	f004 f8ef 	bl	80051b8 <HAL_GPIO_ReadPin>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d117      	bne.n	8001010 <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 8000fe0:	7bfc      	ldrb	r4, [r7, #15]
 8000fe2:	f000 f871 	bl	80010c8 <HCSR04_ReadTimerUs>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	490c      	ldr	r1, [pc, #48]	; (800101c <HCSR04_callback+0xec>)
 8000fea:	0163      	lsls	r3, r4, #5
 8000fec:	440b      	add	r3, r1
 8000fee:	3314      	adds	r3, #20
 8000ff0:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 8000ff2:	7bfb      	ldrb	r3, [r7, #15]
 8000ff4:	4a09      	ldr	r2, [pc, #36]	; (800101c <HCSR04_callback+0xec>)
 8000ff6:	015b      	lsls	r3, r3, #5
 8000ff8:	4413      	add	r3, r2
 8000ffa:	330e      	adds	r3, #14
 8000ffc:	2205      	movs	r2, #5
 8000ffe:	701a      	strb	r2, [r3, #0]
			break;
 8001000:	e006      	b.n	8001010 <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001002:	7bfb      	ldrb	r3, [r7, #15]
 8001004:	3301      	adds	r3, #1
 8001006:	73fb      	strb	r3, [r7, #15]
 8001008:	7bfb      	ldrb	r3, [r7, #15]
 800100a:	2b04      	cmp	r3, #4
 800100c:	d998      	bls.n	8000f40 <HCSR04_callback+0x10>
		}
	}
}
 800100e:	e000      	b.n	8001012 <HCSR04_callback+0xe2>
			break;
 8001010:	bf00      	nop
}
 8001012:	bf00      	nop
 8001014:	3714      	adds	r7, #20
 8001016:	46bd      	mov	sp, r7
 8001018:	bd90      	pop	{r4, r7, pc}
 800101a:	bf00      	nop
 800101c:	200009f4 	.word	0x200009f4

08001020 <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 8001020:	b590      	push	{r4, r7, lr}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 800102a:	79fb      	ldrb	r3, [r7, #7]
 800102c:	4a25      	ldr	r2, [pc, #148]	; (80010c4 <HCSR04_trig+0xa4>)
 800102e:	015b      	lsls	r3, r3, #5
 8001030:	4413      	add	r3, r2
 8001032:	330e      	adds	r3, #14
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d03f      	beq.n	80010ba <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	4a21      	ldr	r2, [pc, #132]	; (80010c4 <HCSR04_trig+0xa4>)
 800103e:	015b      	lsls	r3, r3, #5
 8001040:	4413      	add	r3, r2
 8001042:	330e      	adds	r3, #14
 8001044:	2202      	movs	r2, #2
 8001046:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	4a1e      	ldr	r2, [pc, #120]	; (80010c4 <HCSR04_trig+0xa4>)
 800104c:	015b      	lsls	r3, r3, #5
 800104e:	4413      	add	r3, r2
 8001050:	6818      	ldr	r0, [r3, #0]
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	4a1b      	ldr	r2, [pc, #108]	; (80010c4 <HCSR04_trig+0xa4>)
 8001056:	015b      	lsls	r3, r3, #5
 8001058:	4413      	add	r3, r2
 800105a:	3304      	adds	r3, #4
 800105c:	881b      	ldrh	r3, [r3, #0]
 800105e:	2201      	movs	r2, #1
 8001060:	4619      	mov	r1, r3
 8001062:	f004 f8c0 	bl	80051e6 <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 8001066:	f000 f82f 	bl	80010c8 <HCSR04_ReadTimerUs>
 800106a:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//dlai d'au moins 10us
 800106c:	bf00      	nop
 800106e:	f000 f82b 	bl	80010c8 <HCSR04_ReadTimerUs>
 8001072:	4602      	mov	r2, r0
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	1ad3      	subs	r3, r2, r3
 8001078:	2b09      	cmp	r3, #9
 800107a:	d9f8      	bls.n	800106e <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	4a11      	ldr	r2, [pc, #68]	; (80010c4 <HCSR04_trig+0xa4>)
 8001080:	015b      	lsls	r3, r3, #5
 8001082:	4413      	add	r3, r2
 8001084:	6818      	ldr	r0, [r3, #0]
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	4a0e      	ldr	r2, [pc, #56]	; (80010c4 <HCSR04_trig+0xa4>)
 800108a:	015b      	lsls	r3, r3, #5
 800108c:	4413      	add	r3, r2
 800108e:	3304      	adds	r3, #4
 8001090:	881b      	ldrh	r3, [r3, #0]
 8001092:	2200      	movs	r2, #0
 8001094:	4619      	mov	r1, r3
 8001096:	f004 f8a6 	bl	80051e6 <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	4a09      	ldr	r2, [pc, #36]	; (80010c4 <HCSR04_trig+0xa4>)
 800109e:	015b      	lsls	r3, r3, #5
 80010a0:	4413      	add	r3, r2
 80010a2:	330e      	adds	r3, #14
 80010a4:	2203      	movs	r2, #3
 80010a6:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 80010a8:	79fc      	ldrb	r4, [r7, #7]
 80010aa:	f003 fd43 	bl	8004b34 <HAL_GetTick>
 80010ae:	4602      	mov	r2, r0
 80010b0:	4904      	ldr	r1, [pc, #16]	; (80010c4 <HCSR04_trig+0xa4>)
 80010b2:	0163      	lsls	r3, r4, #5
 80010b4:	440b      	add	r3, r1
 80010b6:	3310      	adds	r3, #16
 80010b8:	601a      	str	r2, [r3, #0]
	}
}
 80010ba:	bf00      	nop
 80010bc:	3714      	adds	r7, #20
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd90      	pop	{r4, r7, pc}
 80010c2:	bf00      	nop
 80010c4:	200009f4 	.word	0x200009f4

080010c8 <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu' 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette rsolution correspond  0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 80010cc:	2000      	movs	r0, #0
 80010ce:	f002 f817 	bl	8003100 <TIMER_read>
 80010d2:	4603      	mov	r3, r0
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 80010dc:	2200      	movs	r2, #0
 80010de:	f242 7110 	movw	r1, #10000	; 0x2710
 80010e2:	2000      	movs	r0, #0
 80010e4:	f001 fec4 	bl	8002e70 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 80010e8:	21a0      	movs	r1, #160	; 0xa0
 80010ea:	2000      	movs	r0, #0
 80010ec:	f002 f83e 	bl	800316c <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 80010f0:	f649 4140 	movw	r1, #40000	; 0x9c40
 80010f4:	2000      	movs	r0, #0
 80010f6:	f002 f817 	bl	8003128 <TIMER_set_period>
	timer_is_running = TRUE;
 80010fa:	4b02      	ldr	r3, [pc, #8]	; (8001104 <HCSR04_RunTimerUs+0x2c>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	601a      	str	r2, [r3, #0]
}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}
 8001104:	20000a94 	.word	0x20000a94

08001108 <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 800110e:	2300      	movs	r3, #0
 8001110:	71fb      	strb	r3, [r7, #7]
 8001112:	e04e      	b.n	80011b2 <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	4a2b      	ldr	r2, [pc, #172]	; (80011c4 <HCSR04_process_main+0xbc>)
 8001118:	015b      	lsls	r3, r3, #5
 800111a:	4413      	add	r3, r2
 800111c:	330e      	adds	r3, #14
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2b08      	cmp	r3, #8
 8001122:	d840      	bhi.n	80011a6 <HCSR04_process_main+0x9e>
 8001124:	a201      	add	r2, pc, #4	; (adr r2, 800112c <HCSR04_process_main+0x24>)
 8001126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800112a:	bf00      	nop
 800112c:	080011a7 	.word	0x080011a7
 8001130:	080011a7 	.word	0x080011a7
 8001134:	080011a7 	.word	0x080011a7
 8001138:	08001151 	.word	0x08001151
 800113c:	08001151 	.word	0x08001151
 8001140:	08001179 	.word	0x08001179
 8001144:	080011a7 	.word	0x080011a7
 8001148:	080011a7 	.word	0x080011a7
 800114c:	080011a7 	.word	0x080011a7
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 8001150:	f003 fcf0 	bl	8004b34 <HAL_GetTick>
 8001154:	4602      	mov	r2, r0
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	491a      	ldr	r1, [pc, #104]	; (80011c4 <HCSR04_process_main+0xbc>)
 800115a:	015b      	lsls	r3, r3, #5
 800115c:	440b      	add	r3, r1
 800115e:	3310      	adds	r3, #16
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	2b96      	cmp	r3, #150	; 0x96
 8001166:	d920      	bls.n	80011aa <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	4a16      	ldr	r2, [pc, #88]	; (80011c4 <HCSR04_process_main+0xbc>)
 800116c:	015b      	lsls	r3, r3, #5
 800116e:	4413      	add	r3, r2
 8001170:	330e      	adds	r3, #14
 8001172:	2206      	movs	r2, #6
 8001174:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001176:	e018      	b.n	80011aa <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement reu un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	4618      	mov	r0, r3
 800117c:	f000 f824 	bl	80011c8 <HCSR04_compute_distance>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d107      	bne.n	8001196 <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	4a0e      	ldr	r2, [pc, #56]	; (80011c4 <HCSR04_process_main+0xbc>)
 800118a:	015b      	lsls	r3, r3, #5
 800118c:	4413      	add	r3, r2
 800118e:	330e      	adds	r3, #14
 8001190:	2208      	movs	r2, #8
 8001192:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 8001194:	e00a      	b.n	80011ac <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	4a0a      	ldr	r2, [pc, #40]	; (80011c4 <HCSR04_process_main+0xbc>)
 800119a:	015b      	lsls	r3, r3, #5
 800119c:	4413      	add	r3, r2
 800119e:	330e      	adds	r3, #14
 80011a0:	2207      	movs	r2, #7
 80011a2:	701a      	strb	r2, [r3, #0]
				break;
 80011a4:	e002      	b.n	80011ac <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien  faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 80011a6:	bf00      	nop
 80011a8:	e000      	b.n	80011ac <HCSR04_process_main+0xa4>
				break;
 80011aa:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80011ac:	79fb      	ldrb	r3, [r7, #7]
 80011ae:	3301      	adds	r3, #1
 80011b0:	71fb      	strb	r3, [r7, #7]
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	2b04      	cmp	r3, #4
 80011b6:	d9ad      	bls.n	8001114 <HCSR04_process_main+0xc>
		}
	}
}
 80011b8:	bf00      	nop
 80011ba:	bf00      	nop
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	200009f4 	.word	0x200009f4

080011c8 <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypothse tant qu'on a pas une valeur correcte.
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	4a48      	ldr	r2, [pc, #288]	; (80012f8 <HCSR04_compute_distance+0x130>)
 80011d6:	015b      	lsls	r3, r3, #5
 80011d8:	4413      	add	r3, r2
 80011da:	331c      	adds	r3, #28
 80011dc:	2200      	movs	r2, #0
 80011de:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	4a45      	ldr	r2, [pc, #276]	; (80012f8 <HCSR04_compute_distance+0x130>)
 80011e4:	015b      	lsls	r3, r3, #5
 80011e6:	4413      	add	r3, r2
 80011e8:	330e      	adds	r3, #14
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b05      	cmp	r3, #5
 80011ee:	d001      	beq.n	80011f4 <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 80011f0:	2301      	movs	r3, #1
 80011f2:	e07d      	b.n	80012f0 <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	4a40      	ldr	r2, [pc, #256]	; (80012f8 <HCSR04_compute_distance+0x130>)
 80011f8:	015b      	lsls	r3, r3, #5
 80011fa:	4413      	add	r3, r2
 80011fc:	3314      	adds	r3, #20
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	493d      	ldr	r1, [pc, #244]	; (80012f8 <HCSR04_compute_distance+0x130>)
 8001204:	015b      	lsls	r3, r3, #5
 8001206:	440b      	add	r3, r1
 8001208:	3318      	adds	r3, #24
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	429a      	cmp	r2, r3
 800120e:	d20e      	bcs.n	800122e <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	4a39      	ldr	r2, [pc, #228]	; (80012f8 <HCSR04_compute_distance+0x130>)
 8001214:	015b      	lsls	r3, r3, #5
 8001216:	4413      	add	r3, r2
 8001218:	3314      	adds	r3, #20
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	79fa      	ldrb	r2, [r7, #7]
 800121e:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 8001222:	3340      	adds	r3, #64	; 0x40
 8001224:	4934      	ldr	r1, [pc, #208]	; (80012f8 <HCSR04_compute_distance+0x130>)
 8001226:	0152      	lsls	r2, r2, #5
 8001228:	440a      	add	r2, r1
 800122a:	3214      	adds	r2, #20
 800122c:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	4a31      	ldr	r2, [pc, #196]	; (80012f8 <HCSR04_compute_distance+0x130>)
 8001232:	015b      	lsls	r3, r3, #5
 8001234:	4413      	add	r3, r2
 8001236:	3314      	adds	r3, #20
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	492e      	ldr	r1, [pc, #184]	; (80012f8 <HCSR04_compute_distance+0x130>)
 800123e:	015b      	lsls	r3, r3, #5
 8001240:	440b      	add	r3, r1
 8001242:	3318      	adds	r3, #24
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	429a      	cmp	r2, r3
 8001248:	d201      	bcs.n	800124e <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e050      	b.n	80012f0 <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	4a29      	ldr	r2, [pc, #164]	; (80012f8 <HCSR04_compute_distance+0x130>)
 8001252:	015b      	lsls	r3, r3, #5
 8001254:	4413      	add	r3, r2
 8001256:	3314      	adds	r3, #20
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	4926      	ldr	r1, [pc, #152]	; (80012f8 <HCSR04_compute_distance+0x130>)
 800125e:	015b      	lsls	r3, r3, #5
 8001260:	440b      	add	r3, r1
 8001262:	3318      	adds	r3, #24
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim ici en pulses de timer purs
 800126a:	68fa      	ldr	r2, [r7, #12]
 800126c:	4613      	mov	r3, r2
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	4413      	add	r3, r2
 8001272:	015b      	lsls	r3, r3, #5
 8001274:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8001276:	f004 fbb7 	bl	80059e8 <HAL_RCC_GetPCLK2Freq>
 800127a:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 800127c:	4b1f      	ldr	r3, [pc, #124]	; (80012fc <HCSR04_compute_distance+0x134>)
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	0adb      	lsrs	r3, r3, #11
 8001282:	f003 0307 	and.w	r3, r3, #7
 8001286:	2b00      	cmp	r3, #0
 8001288:	d002      	beq.n	8001290 <HCSR04_compute_distance+0xc8>
			freq *= 2;
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	60bb      	str	r3, [r7, #8]
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//frquence exprime en MHz
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	4a1b      	ldr	r2, [pc, #108]	; (8001300 <HCSR04_compute_distance+0x138>)
 8001294:	fba2 2303 	umull	r2, r3, r2, r3
 8001298:	0c9b      	lsrs	r3, r3, #18
 800129a:	60bb      	str	r3, [r7, #8]
	if(!freq)
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d101      	bne.n	80012a6 <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e024      	b.n	80012f0 <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 80012a6:	68fa      	ldr	r2, [r7, #12]
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ae:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80012b6:	fb02 f303 	mul.w	r3, r2, r3
 80012ba:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	4a11      	ldr	r2, [pc, #68]	; (8001304 <HCSR04_compute_distance+0x13c>)
 80012c0:	fba2 2303 	umull	r2, r3, r2, r3
 80012c4:	099b      	lsrs	r3, r3, #6
 80012c6:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	085b      	lsrs	r3, r3, #1
 80012cc:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del 5m, on considre que la distance n'a pas t acquise (ou bien est infinie)
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d901      	bls.n	80012dc <HCSR04_compute_distance+0x114>
		distance = 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	68fa      	ldr	r2, [r7, #12]
 80012e0:	b291      	uxth	r1, r2
 80012e2:	4a05      	ldr	r2, [pc, #20]	; (80012f8 <HCSR04_compute_distance+0x130>)
 80012e4:	015b      	lsls	r3, r3, #5
 80012e6:	4413      	add	r3, r2
 80012e8:	331c      	adds	r3, #28
 80012ea:	460a      	mov	r2, r1
 80012ec:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 80012ee:	2300      	movs	r3, #0
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3710      	adds	r7, #16
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	200009f4 	.word	0x200009f4
 80012fc:	40021000 	.word	0x40021000
 8001300:	431bde83 	.word	0x431bde83
 8001304:	10624dd3 	.word	0x10624dd3

08001308 <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir t initialis pralablement
 * @pre		distance doit tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 8001308:	b480      	push	{r7}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	6039      	str	r1, [r7, #0]
 8001312:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 8001314:	2302      	movs	r3, #2
 8001316:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	4a1b      	ldr	r2, [pc, #108]	; (8001388 <HCSR04_get_value+0x80>)
 800131c:	015b      	lsls	r3, r3, #5
 800131e:	4413      	add	r3, r2
 8001320:	330e      	adds	r3, #14
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	2b08      	cmp	r3, #8
 8001326:	d826      	bhi.n	8001376 <HCSR04_get_value+0x6e>
 8001328:	a201      	add	r2, pc, #4	; (adr r2, 8001330 <HCSR04_get_value+0x28>)
 800132a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800132e:	bf00      	nop
 8001330:	08001371 	.word	0x08001371
 8001334:	08001371 	.word	0x08001371
 8001338:	08001377 	.word	0x08001377
 800133c:	08001377 	.word	0x08001377
 8001340:	08001377 	.word	0x08001377
 8001344:	08001377 	.word	0x08001377
 8001348:	0800136b 	.word	0x0800136b
 800134c:	08001371 	.word	0x08001371
 8001350:	08001355 	.word	0x08001355
	{
		case HCSR04_STATE_IDLE:	//on a reu une distance
			*distance = sensors[id].distance;
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	4a0c      	ldr	r2, [pc, #48]	; (8001388 <HCSR04_get_value+0x80>)
 8001358:	015b      	lsls	r3, r3, #5
 800135a:	4413      	add	r3, r2
 800135c:	331c      	adds	r3, #28
 800135e:	881a      	ldrh	r2, [r3, #0]
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 8001364:	2300      	movs	r3, #0
 8001366:	73fb      	strb	r3, [r7, #15]
			break;
 8001368:	e008      	b.n	800137c <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	73fb      	strb	r3, [r7, #15]
			break;
 800136e:	e005      	b.n	800137c <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc en mesure.
		case HCSR04_STATE_ERROR:						//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	73fb      	strb	r3, [r7, #15]
			break;
 8001374:	e002      	b.n	800137c <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 8001376:	2302      	movs	r3, #2
 8001378:	73fb      	strb	r3, [r7, #15]
			break;
 800137a:	bf00      	nop
	}
	return ret;
 800137c:	7bfb      	ldrb	r3, [r7, #15]
}
 800137e:	4618      	mov	r0, r3
 8001380:	3714      	adds	r7, #20
 8001382:	46bd      	mov	sp, r7
 8001384:	bc80      	pop	{r7}
 8001386:	4770      	bx	lr
 8001388:	200009f4 	.word	0x200009f4

0800138c <BuzzerOn>:


/*
 * @brief Fais sonner le buzzer
 */
void BuzzerOn(void){
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BUZZER_GPIO, BUZZER_PIN, GPIO_PIN_SET);
 8001390:	2201      	movs	r2, #1
 8001392:	2102      	movs	r1, #2
 8001394:	4804      	ldr	r0, [pc, #16]	; (80013a8 <BuzzerOn+0x1c>)
 8001396:	f003 ff26 	bl	80051e6 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800139a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800139e:	f003 fbd3 	bl	8004b48 <HAL_Delay>
}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40010800 	.word	0x40010800

080013ac <BuzzerOff>:

/*
 * @brief Arrete de faire sonner le buzzer
 */
void BuzzerOff(void){
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BUZZER_GPIO, BUZZER_PIN, GPIO_PIN_RESET);
 80013b0:	2200      	movs	r2, #0
 80013b2:	2102      	movs	r1, #2
 80013b4:	4804      	ldr	r0, [pc, #16]	; (80013c8 <BuzzerOff+0x1c>)
 80013b6:	f003 ff16 	bl	80051e6 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80013ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013be:	f003 fbc3 	bl	8004b48 <HAL_Delay>
}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	40010800 	.word	0x40010800

080013cc <HCSR04_init>:

/**
 * @brief Initialisation du capteur HC-SR04
 */

void HCSR04_init(void){
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af02      	add	r7, sp, #8
	if(HCSR04_add(&id_sensor, CAPTEUR_ULTRA_TRIG_GPIO, CAPTEUR_ULTRA_TRIG_PIN, CAPTEUR_ULTRA_ECHO_GPIO, CAPTEUR_ULTRA_ECHO_PIN) != HAL_OK)
 80013d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013d6:	9300      	str	r3, [sp, #0]
 80013d8:	4b09      	ldr	r3, [pc, #36]	; (8001400 <HCSR04_init+0x34>)
 80013da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013de:	4908      	ldr	r1, [pc, #32]	; (8001400 <HCSR04_init+0x34>)
 80013e0:	4808      	ldr	r0, [pc, #32]	; (8001404 <HCSR04_init+0x38>)
 80013e2:	f7ff fd1d 	bl	8000e20 <HCSR04_add>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d003      	beq.n	80013f4 <HCSR04_init+0x28>
		{
			printf("HCSR04 non ajout - erreur gnante\n");
 80013ec:	4806      	ldr	r0, [pc, #24]	; (8001408 <HCSR04_init+0x3c>)
 80013ee:	f006 f8bf 	bl	8007570 <puts>
		}
		else
		{
			printf("HCSR04 ajout\n");
		}
}
 80013f2:	e002      	b.n	80013fa <HCSR04_init+0x2e>
			printf("HCSR04 ajout\n");
 80013f4:	4805      	ldr	r0, [pc, #20]	; (800140c <HCSR04_init+0x40>)
 80013f6:	f006 f8bb 	bl	8007570 <puts>
}
 80013fa:	bf00      	nop
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	40010800 	.word	0x40010800
 8001404:	20000a98 	.word	0x20000a98
 8001408:	0800d278 	.word	0x0800d278
 800140c:	0800d29c 	.word	0x0800d29c

08001410 <HCSR04_get_distance>:
 * @brief Calcul de la distance msure par le capteur de distance
 * @pre Initialisation du capteur HC-SR04
 * @retval valeur en 16 bits de la distance msure par le capteur de distance
 */

uint16_t HCSR04_get_distance(void){
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
			static uint32_t tlocal;
			static uint8_t id_sensor;
			uint16_t distance;

			//ne pas oublier d'appeler en tche de fond cette fonction.
			HCSR04_process_main();
 8001416:	f7ff fe77 	bl	8001108 <HCSR04_process_main>


			switch(state)
 800141a:	4b33      	ldr	r3, [pc, #204]	; (80014e8 <HCSR04_get_distance+0xd8>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b04      	cmp	r3, #4
 8001420:	d04d      	beq.n	80014be <HCSR04_get_distance+0xae>
 8001422:	2b04      	cmp	r3, #4
 8001424:	dc57      	bgt.n	80014d6 <HCSR04_get_distance+0xc6>
 8001426:	2b00      	cmp	r3, #0
 8001428:	d002      	beq.n	8001430 <HCSR04_get_distance+0x20>
 800142a:	2b03      	cmp	r3, #3
 800142c:	d00e      	beq.n	800144c <HCSR04_get_distance+0x3c>
				case WAIT_BEFORE_NEXT_MEASURE:
					if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
						state = LAUNCH_MEASURE;
					break;
				default:
					break;
 800142e:	e052      	b.n	80014d6 <HCSR04_get_distance+0xc6>
					HCSR04_run_measure(id_sensor);
 8001430:	4b2e      	ldr	r3, [pc, #184]	; (80014ec <HCSR04_get_distance+0xdc>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fd5b 	bl	8000ef0 <HCSR04_run_measure>
					tlocal = HAL_GetTick();
 800143a:	f003 fb7b 	bl	8004b34 <HAL_GetTick>
 800143e:	4603      	mov	r3, r0
 8001440:	4a2b      	ldr	r2, [pc, #172]	; (80014f0 <HCSR04_get_distance+0xe0>)
 8001442:	6013      	str	r3, [r2, #0]
					state = WAIT_DURING_MEASURE;
 8001444:	4b28      	ldr	r3, [pc, #160]	; (80014e8 <HCSR04_get_distance+0xd8>)
 8001446:	2203      	movs	r2, #3
 8001448:	701a      	strb	r2, [r3, #0]
					break;
 800144a:	e049      	b.n	80014e0 <HCSR04_get_distance+0xd0>
					switch(HCSR04_get_value(id_sensor, &distance))
 800144c:	4b27      	ldr	r3, [pc, #156]	; (80014ec <HCSR04_get_distance+0xdc>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	1dba      	adds	r2, r7, #6
 8001452:	4611      	mov	r1, r2
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff ff57 	bl	8001308 <HCSR04_get_value>
 800145a:	4603      	mov	r3, r0
 800145c:	2b03      	cmp	r3, #3
 800145e:	d83c      	bhi.n	80014da <HCSR04_get_distance+0xca>
 8001460:	a201      	add	r2, pc, #4	; (adr r2, 8001468 <HCSR04_get_distance+0x58>)
 8001462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001466:	bf00      	nop
 8001468:	08001479 	.word	0x08001479
 800146c:	08001493 	.word	0x08001493
 8001470:	080014bb 	.word	0x080014bb
 8001474:	080014a7 	.word	0x080014a7
							printf("sensor %d - distance : %d\n", id_sensor, distance);
 8001478:	4b1c      	ldr	r3, [pc, #112]	; (80014ec <HCSR04_get_distance+0xdc>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	4619      	mov	r1, r3
 800147e:	88fb      	ldrh	r3, [r7, #6]
 8001480:	461a      	mov	r2, r3
 8001482:	481c      	ldr	r0, [pc, #112]	; (80014f4 <HCSR04_get_distance+0xe4>)
 8001484:	f006 f81c 	bl	80074c0 <printf>
							state = WAIT_BEFORE_NEXT_MEASURE;
 8001488:	4b17      	ldr	r3, [pc, #92]	; (80014e8 <HCSR04_get_distance+0xd8>)
 800148a:	2204      	movs	r2, #4
 800148c:	701a      	strb	r2, [r3, #0]
							return distance;
 800148e:	88fb      	ldrh	r3, [r7, #6]
 8001490:	e026      	b.n	80014e0 <HCSR04_get_distance+0xd0>
							printf("sensor %d - erreur ou mesure non lance\n", id_sensor);
 8001492:	4b16      	ldr	r3, [pc, #88]	; (80014ec <HCSR04_get_distance+0xdc>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	4619      	mov	r1, r3
 8001498:	4817      	ldr	r0, [pc, #92]	; (80014f8 <HCSR04_get_distance+0xe8>)
 800149a:	f006 f811 	bl	80074c0 <printf>
							state = WAIT_BEFORE_NEXT_MEASURE;
 800149e:	4b12      	ldr	r3, [pc, #72]	; (80014e8 <HCSR04_get_distance+0xd8>)
 80014a0:	2204      	movs	r2, #4
 80014a2:	701a      	strb	r2, [r3, #0]
							break;
 80014a4:	e00a      	b.n	80014bc <HCSR04_get_distance+0xac>
							printf("sensor %d - timeout\n", id_sensor);
 80014a6:	4b11      	ldr	r3, [pc, #68]	; (80014ec <HCSR04_get_distance+0xdc>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	4619      	mov	r1, r3
 80014ac:	4813      	ldr	r0, [pc, #76]	; (80014fc <HCSR04_get_distance+0xec>)
 80014ae:	f006 f807 	bl	80074c0 <printf>
							state = WAIT_BEFORE_NEXT_MEASURE;
 80014b2:	4b0d      	ldr	r3, [pc, #52]	; (80014e8 <HCSR04_get_distance+0xd8>)
 80014b4:	2204      	movs	r2, #4
 80014b6:	701a      	strb	r2, [r3, #0]
							break;
 80014b8:	e000      	b.n	80014bc <HCSR04_get_distance+0xac>
							break;
 80014ba:	bf00      	nop
					break;
 80014bc:	e00d      	b.n	80014da <HCSR04_get_distance+0xca>
					if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 80014be:	f003 fb39 	bl	8004b34 <HAL_GetTick>
 80014c2:	4602      	mov	r2, r0
 80014c4:	4b0a      	ldr	r3, [pc, #40]	; (80014f0 <HCSR04_get_distance+0xe0>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	3364      	adds	r3, #100	; 0x64
 80014ca:	429a      	cmp	r2, r3
 80014cc:	d907      	bls.n	80014de <HCSR04_get_distance+0xce>
						state = LAUNCH_MEASURE;
 80014ce:	4b06      	ldr	r3, [pc, #24]	; (80014e8 <HCSR04_get_distance+0xd8>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	701a      	strb	r2, [r3, #0]
					break;
 80014d4:	e003      	b.n	80014de <HCSR04_get_distance+0xce>
					break;
 80014d6:	bf00      	nop
 80014d8:	e002      	b.n	80014e0 <HCSR04_get_distance+0xd0>
					break;
 80014da:	bf00      	nop
 80014dc:	e000      	b.n	80014e0 <HCSR04_get_distance+0xd0>
					break;
 80014de:	bf00      	nop
			}

}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000a99 	.word	0x20000a99
 80014ec:	20000a9a 	.word	0x20000a9a
 80014f0:	20000a9c 	.word	0x20000a9c
 80014f4:	0800d2ac 	.word	0x0800d2ac
 80014f8:	0800d2c8 	.word	0x0800d2c8
 80014fc:	0800d2f0 	.word	0x0800d2f0

08001500 <ECRAN_init>:

/**
 * @brief Initialise l'ecran
 */

void ECRAN_init(void){
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
	ILI9341_Init();
 8001504:	f002 fffa 	bl	80044fc <ILI9341_Init>
	ILI9341_Fill(ILI9341_COLOR_BLACK);
 8001508:	2000      	movs	r0, #0
 800150a:	f003 fa03 	bl	8004914 <ILI9341_Fill>
}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
	...

08001514 <process_ms>:
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN)	;
}

static volatile uint32_t t = 0;
void process_ms(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
	if(t)
 8001518:	4b06      	ldr	r3, [pc, #24]	; (8001534 <process_ms+0x20>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d004      	beq.n	800152a <process_ms+0x16>
		t--;
 8001520:	4b04      	ldr	r3, [pc, #16]	; (8001534 <process_ms+0x20>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	3b01      	subs	r3, #1
 8001526:	4a03      	ldr	r2, [pc, #12]	; (8001534 <process_ms+0x20>)
 8001528:	6013      	str	r3, [r2, #0]
}
 800152a:	bf00      	nop
 800152c:	46bd      	mov	sp, r7
 800152e:	bc80      	pop	{r7}
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	20000aa0 	.word	0x20000aa0

08001538 <main>:


int main(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
  	HAL_Init();
 800153e:	f003 faa1 	bl	8004a84 <HAL_Init>

	//Initialisation de l'UART2  la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas relies jusqu'au connecteur de la Nucleo.
		//Ces broches sont rediriges vers la sonde de dbogage, la liaison UART tant ensuite encapsule sur l'USB vers le PC de dveloppement.
	UART_init(UART2_ID,115200);
 8001542:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8001546:	2001      	movs	r0, #1
 8001548:	f002 f9fc 	bl	8003944 <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 800154c:	2201      	movs	r2, #1
 800154e:	2101      	movs	r1, #1
 8001550:	2001      	movs	r0, #1
 8001552:	f001 fabb 	bl	8002acc <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8001556:	2303      	movs	r3, #3
 8001558:	9300      	str	r3, [sp, #0]
 800155a:	2300      	movs	r3, #0
 800155c:	2201      	movs	r2, #1
 800155e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001562:	484b      	ldr	r0, [pc, #300]	; (8001690 <main+0x158>)
 8001564:	f000 fb7a 	bl	8001c5c <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8001568:	2303      	movs	r3, #3
 800156a:	9300      	str	r3, [sp, #0]
 800156c:	2301      	movs	r3, #1
 800156e:	2200      	movs	r2, #0
 8001570:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001574:	4847      	ldr	r0, [pc, #284]	; (8001694 <main+0x15c>)
 8001576:	f000 fb71 	bl	8001c5c <BSP_GPIO_PinCfg>

	//Initialisation du port du buzzer
	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_1, GPIO_MODE_OUTPUT_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_LOW);
 800157a:	2302      	movs	r3, #2
 800157c:	9300      	str	r3, [sp, #0]
 800157e:	2301      	movs	r3, #1
 8001580:	2201      	movs	r2, #1
 8001582:	2102      	movs	r1, #2
 8001584:	4843      	ldr	r0, [pc, #268]	; (8001694 <main+0x15c>)
 8001586:	f000 fb69 	bl	8001c5c <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
	Systick_add_callback_function(&process_ms);
 800158a:	4843      	ldr	r0, [pc, #268]	; (8001698 <main+0x160>)
 800158c:	f002 ff8c 	bl	80044a8 <Systick_add_callback_function>
		}state_e;

		static state_e state = INIT;
		static state_e previous_state = INIT;
		bool_e entrance;
		entrance = (state != previous_state)?TRUE:FALSE;
 8001590:	4b42      	ldr	r3, [pc, #264]	; (800169c <main+0x164>)
 8001592:	781a      	ldrb	r2, [r3, #0]
 8001594:	4b42      	ldr	r3, [pc, #264]	; (80016a0 <main+0x168>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	429a      	cmp	r2, r3
 800159a:	bf14      	ite	ne
 800159c:	2301      	movne	r3, #1
 800159e:	2300      	moveq	r3, #0
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	607b      	str	r3, [r7, #4]
		char c;
		previous_state = state;
 80015a4:	4b3d      	ldr	r3, [pc, #244]	; (800169c <main+0x164>)
 80015a6:	781a      	ldrb	r2, [r3, #0]
 80015a8:	4b3d      	ldr	r3, [pc, #244]	; (80016a0 <main+0x168>)
 80015aa:	701a      	strb	r2, [r3, #0]
		c = UART_getc(UART2_ID);
 80015ac:	2001      	movs	r0, #1
 80015ae:	f002 fb13 	bl	8003bd8 <UART_getc>
 80015b2:	4603      	mov	r3, r0
 80015b4:	70fb      	strb	r3, [r7, #3]

		switch(state){
 80015b6:	4b39      	ldr	r3, [pc, #228]	; (800169c <main+0x164>)
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	2b03      	cmp	r3, #3
 80015bc:	d862      	bhi.n	8001684 <main+0x14c>
 80015be:	a201      	add	r2, pc, #4	; (adr r2, 80015c4 <main+0x8c>)
 80015c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015c4:	080015d5 	.word	0x080015d5
 80015c8:	080015f5 	.word	0x080015f5
 80015cc:	0800162f 	.word	0x0800162f
 80015d0:	08001685 	.word	0x08001685

		case INIT:
			printf("Mode initialisation\n");
 80015d4:	4833      	ldr	r0, [pc, #204]	; (80016a4 <main+0x16c>)
 80015d6:	f005 ffcb 	bl	8007570 <puts>
			MOTOR_init();
 80015da:	f000 f86b 	bl	80016b4 <MOTOR_init>
			ECRAN_init();
 80015de:	f7ff ff8f 	bl	8001500 <ECRAN_init>
			HCSR04_init();
 80015e2:	f7ff fef3 	bl	80013cc <HCSR04_init>

			Systick_add_callback_function(&process_ms);
 80015e6:	482c      	ldr	r0, [pc, #176]	; (8001698 <main+0x160>)
 80015e8:	f002 ff5e 	bl	80044a8 <Systick_add_callback_function>

			state = MODE_AUTO;
 80015ec:	4b2b      	ldr	r3, [pc, #172]	; (800169c <main+0x164>)
 80015ee:	2201      	movs	r2, #1
 80015f0:	701a      	strb	r2, [r3, #0]
			break;
 80015f2:	e04c      	b.n	800168e <main+0x156>
		case MODE_AUTO:
			if(entrance){
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d006      	beq.n	8001608 <main+0xd0>
				printf("Mode auto active\n");
 80015fa:	482b      	ldr	r0, [pc, #172]	; (80016a8 <main+0x170>)
 80015fc:	f005 ffb8 	bl	8007570 <puts>
				//Affichage de quelque chose sur l'cran
				BuzzerOn();
 8001600:	f7ff fec4 	bl	800138c <BuzzerOn>
				BuzzerOff();
 8001604:	f7ff fed2 	bl	80013ac <BuzzerOff>
			}
			MOTOR_move_forward();
 8001608:	f000 f896 	bl	8001738 <MOTOR_move_forward>
			if(HCSR04_get_distance() < 200){
 800160c:	f7ff ff00 	bl	8001410 <HCSR04_get_distance>
 8001610:	4603      	mov	r3, r0
 8001612:	2bc7      	cmp	r3, #199	; 0xc7
 8001614:	d804      	bhi.n	8001620 <main+0xe8>
				MOTOR_turn_right();
 8001616:	f000 f871 	bl	80016fc <MOTOR_turn_right>
				//affiche_yeux();
				printf("\nDistance infrieure a 200\n");
 800161a:	4824      	ldr	r0, [pc, #144]	; (80016ac <main+0x174>)
 800161c:	f005 ffa8 	bl	8007570 <puts>
			}

			if(c == 'A')
 8001620:	78fb      	ldrb	r3, [r7, #3]
 8001622:	2b41      	cmp	r3, #65	; 0x41
 8001624:	d130      	bne.n	8001688 <main+0x150>
				state = MODE_MANU;
 8001626:	4b1d      	ldr	r3, [pc, #116]	; (800169c <main+0x164>)
 8001628:	2202      	movs	r2, #2
 800162a:	701a      	strb	r2, [r3, #0]
			break;
 800162c:	e02c      	b.n	8001688 <main+0x150>
		case MODE_MANU:
			if(entrance){
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d008      	beq.n	8001646 <main+0x10e>
				printf("Mode auto manuel");
 8001634:	481e      	ldr	r0, [pc, #120]	; (80016b0 <main+0x178>)
 8001636:	f005 ff43 	bl	80074c0 <printf>
				//Affichage de quelque chose sur l'cran
				BuzzerOn();
 800163a:	f7ff fea7 	bl	800138c <BuzzerOn>
				BuzzerOff();
 800163e:	f7ff feb5 	bl	80013ac <BuzzerOff>
				MOTOR_stop();
 8001642:	f000 f8b3 	bl	80017ac <MOTOR_stop>
			}
			//c = UART_getc(UART2_ID);
			if(c == 'F')
 8001646:	78fb      	ldrb	r3, [r7, #3]
 8001648:	2b46      	cmp	r3, #70	; 0x46
 800164a:	d102      	bne.n	8001652 <main+0x11a>
				MOTOR_move_forward();
 800164c:	f000 f874 	bl	8001738 <MOTOR_move_forward>
				MOTOR_turn_left();
			else if(c == 'R')
				MOTOR_turn_right();
			else if(c == 'E')
				state = MODE_AUTO;
			break;
 8001650:	e01c      	b.n	800168c <main+0x154>
			else if(c == 'B')
 8001652:	78fb      	ldrb	r3, [r7, #3]
 8001654:	2b42      	cmp	r3, #66	; 0x42
 8001656:	d102      	bne.n	800165e <main+0x126>
				MOTOR_move_backward();
 8001658:	f000 f8c2 	bl	80017e0 <MOTOR_move_backward>
			break;
 800165c:	e016      	b.n	800168c <main+0x154>
			else if(c == 'L')
 800165e:	78fb      	ldrb	r3, [r7, #3]
 8001660:	2b4c      	cmp	r3, #76	; 0x4c
 8001662:	d102      	bne.n	800166a <main+0x132>
				MOTOR_turn_left();
 8001664:	f000 f884 	bl	8001770 <MOTOR_turn_left>
			break;
 8001668:	e010      	b.n	800168c <main+0x154>
			else if(c == 'R')
 800166a:	78fb      	ldrb	r3, [r7, #3]
 800166c:	2b52      	cmp	r3, #82	; 0x52
 800166e:	d102      	bne.n	8001676 <main+0x13e>
				MOTOR_turn_right();
 8001670:	f000 f844 	bl	80016fc <MOTOR_turn_right>
			break;
 8001674:	e00a      	b.n	800168c <main+0x154>
			else if(c == 'E')
 8001676:	78fb      	ldrb	r3, [r7, #3]
 8001678:	2b45      	cmp	r3, #69	; 0x45
 800167a:	d107      	bne.n	800168c <main+0x154>
				state = MODE_AUTO;
 800167c:	4b07      	ldr	r3, [pc, #28]	; (800169c <main+0x164>)
 800167e:	2201      	movs	r2, #1
 8001680:	701a      	strb	r2, [r3, #0]
			break;
 8001682:	e003      	b.n	800168c <main+0x154>
		case ERROR:
			break;
		default: break;
 8001684:	bf00      	nop
 8001686:	e783      	b.n	8001590 <main+0x58>
			break;
 8001688:	bf00      	nop
 800168a:	e781      	b.n	8001590 <main+0x58>
			break;
 800168c:	bf00      	nop
	{
 800168e:	e77f      	b.n	8001590 <main+0x58>
 8001690:	40011000 	.word	0x40011000
 8001694:	40010800 	.word	0x40010800
 8001698:	08001515 	.word	0x08001515
 800169c:	20000aa4 	.word	0x20000aa4
 80016a0:	20000aa5 	.word	0x20000aa5
 80016a4:	0800d308 	.word	0x0800d308
 80016a8:	0800d31c 	.word	0x0800d31c
 80016ac:	0800d330 	.word	0x0800d330
 80016b0:	0800d34c 	.word	0x0800d34c

080016b4 <MOTOR_init>:

/**
 * @brief Intialisation des ports du JGA25-370 du robot
 */

void MOTOR_init(void){
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0

	left_motor_id = MOTOR_add(LEFT_MOTOR_R0_GPIO, LEFT_MOTOR_R0_PIN, LEFT_MOTOR_F0_GPIO, LEFT_MOTOR_F0_PIN);	//le choix des broches est stratgiques : elles doivent correspondre  des TIMERS !
 80016b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80016bc:	4a0b      	ldr	r2, [pc, #44]	; (80016ec <MOTOR_init+0x38>)
 80016be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016c2:	480a      	ldr	r0, [pc, #40]	; (80016ec <MOTOR_init+0x38>)
 80016c4:	f000 fae4 	bl	8001c90 <MOTOR_add>
 80016c8:	4603      	mov	r3, r0
 80016ca:	461a      	mov	r2, r3
 80016cc:	4b08      	ldr	r3, [pc, #32]	; (80016f0 <MOTOR_init+0x3c>)
 80016ce:	701a      	strb	r2, [r3, #0]
	right_motor_id = MOTOR_add(RIGHT_MOTOR_R1_GPIO, RIGHT_MOTOR_R1_PIN, RIGHT_MOTOR_F1_GPIO, RIGHT_MOTOR_F1_PIN);
 80016d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016d4:	4a07      	ldr	r2, [pc, #28]	; (80016f4 <MOTOR_init+0x40>)
 80016d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016da:	4806      	ldr	r0, [pc, #24]	; (80016f4 <MOTOR_init+0x40>)
 80016dc:	f000 fad8 	bl	8001c90 <MOTOR_add>
 80016e0:	4603      	mov	r3, r0
 80016e2:	461a      	mov	r2, r3
 80016e4:	4b04      	ldr	r3, [pc, #16]	; (80016f8 <MOTOR_init+0x44>)
 80016e6:	701a      	strb	r2, [r3, #0]
}
 80016e8:	bf00      	nop
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40010800 	.word	0x40010800
 80016f0:	20000aa6 	.word	0x20000aa6
 80016f4:	40010c00 	.word	0x40010c00
 80016f8:	20000aa7 	.word	0x20000aa7

080016fc <MOTOR_turn_right>:
/**
 * @brief Fais tourner le robot  droite
 * @pre Initialisation des moteurs
 */

void MOTOR_turn_right(void){
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0

	MOTOR_set_duty(left_motor_id, VITESSE_TOURNER);
 8001700:	4b0a      	ldr	r3, [pc, #40]	; (800172c <MOTOR_turn_right+0x30>)
 8001702:	f993 3000 	ldrsb.w	r3, [r3]
 8001706:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 800170a:	4618      	mov	r0, r3
 800170c:	f000 fdea 	bl	80022e4 <MOTOR_set_duty>
	MOTOR_set_duty(right_motor_id, -VITESSE_TOURNER);
 8001710:	4b07      	ldr	r3, [pc, #28]	; (8001730 <MOTOR_turn_right+0x34>)
 8001712:	f993 3000 	ldrsb.w	r3, [r3]
 8001716:	4907      	ldr	r1, [pc, #28]	; (8001734 <MOTOR_turn_right+0x38>)
 8001718:	4618      	mov	r0, r3
 800171a:	f000 fde3 	bl	80022e4 <MOTOR_set_duty>
	HAL_Delay(1000);
 800171e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001722:	f003 fa11 	bl	8004b48 <HAL_Delay>

}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	20000aa6 	.word	0x20000aa6
 8001730:	20000aa7 	.word	0x20000aa7
 8001734:	fffffd44 	.word	0xfffffd44

08001738 <MOTOR_move_forward>:

/**
 * @brief Fais avancer le robot
 * @pre Initialisation des moteurs
 */
void MOTOR_move_forward(void){
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0

	MOTOR_set_duty(left_motor_id, VITESSE_AVANCER);
 800173c:	4b0a      	ldr	r3, [pc, #40]	; (8001768 <MOTOR_move_forward+0x30>)
 800173e:	f993 3000 	ldrsb.w	r3, [r3]
 8001742:	f44f 7161 	mov.w	r1, #900	; 0x384
 8001746:	4618      	mov	r0, r3
 8001748:	f000 fdcc 	bl	80022e4 <MOTOR_set_duty>
	MOTOR_set_duty(right_motor_id, VITESSE_AVANCER);
 800174c:	4b07      	ldr	r3, [pc, #28]	; (800176c <MOTOR_move_forward+0x34>)
 800174e:	f993 3000 	ldrsb.w	r3, [r3]
 8001752:	f44f 7161 	mov.w	r1, #900	; 0x384
 8001756:	4618      	mov	r0, r3
 8001758:	f000 fdc4 	bl	80022e4 <MOTOR_set_duty>
	HAL_Delay(1000);
 800175c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001760:	f003 f9f2 	bl	8004b48 <HAL_Delay>

}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20000aa6 	.word	0x20000aa6
 800176c:	20000aa7 	.word	0x20000aa7

08001770 <MOTOR_turn_left>:
/**
 * @brief Fais tourner le robot  gauche
 * @pre Initialisation des moteurs
 */

void MOTOR_turn_left(void){
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0

	MOTOR_set_duty(left_motor_id, -VITESSE_TOURNER);
 8001774:	4b0a      	ldr	r3, [pc, #40]	; (80017a0 <MOTOR_turn_left+0x30>)
 8001776:	f993 3000 	ldrsb.w	r3, [r3]
 800177a:	490a      	ldr	r1, [pc, #40]	; (80017a4 <MOTOR_turn_left+0x34>)
 800177c:	4618      	mov	r0, r3
 800177e:	f000 fdb1 	bl	80022e4 <MOTOR_set_duty>
	MOTOR_set_duty(right_motor_id, VITESSE_TOURNER);
 8001782:	4b09      	ldr	r3, [pc, #36]	; (80017a8 <MOTOR_turn_left+0x38>)
 8001784:	f993 3000 	ldrsb.w	r3, [r3]
 8001788:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 800178c:	4618      	mov	r0, r3
 800178e:	f000 fda9 	bl	80022e4 <MOTOR_set_duty>
	HAL_Delay(1000);
 8001792:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001796:	f003 f9d7 	bl	8004b48 <HAL_Delay>

}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	20000aa6 	.word	0x20000aa6
 80017a4:	fffffd44 	.word	0xfffffd44
 80017a8:	20000aa7 	.word	0x20000aa7

080017ac <MOTOR_stop>:
/**
 * @brief Arrte le mouvement du robot
 * @pre Initialisation des moteurs
 */

void MOTOR_stop(void){
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0

	MOTOR_set_duty(left_motor_id, VITESSE_STOP);
 80017b0:	4b09      	ldr	r3, [pc, #36]	; (80017d8 <MOTOR_stop+0x2c>)
 80017b2:	f993 3000 	ldrsb.w	r3, [r3]
 80017b6:	2100      	movs	r1, #0
 80017b8:	4618      	mov	r0, r3
 80017ba:	f000 fd93 	bl	80022e4 <MOTOR_set_duty>
	MOTOR_set_duty(right_motor_id, VITESSE_STOP);
 80017be:	4b07      	ldr	r3, [pc, #28]	; (80017dc <MOTOR_stop+0x30>)
 80017c0:	f993 3000 	ldrsb.w	r3, [r3]
 80017c4:	2100      	movs	r1, #0
 80017c6:	4618      	mov	r0, r3
 80017c8:	f000 fd8c 	bl	80022e4 <MOTOR_set_duty>
	HAL_Delay(1000);
 80017cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017d0:	f003 f9ba 	bl	8004b48 <HAL_Delay>

}
 80017d4:	bf00      	nop
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	20000aa6 	.word	0x20000aa6
 80017dc:	20000aa7 	.word	0x20000aa7

080017e0 <MOTOR_move_backward>:

/**
 * @brief Fais reculer le robot
 * @pre Initialisation des moteurs
 */
void MOTOR_move_backward(void){
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0

	MOTOR_set_duty(left_motor_id, -VITESSE_AVANCER);
 80017e4:	4b09      	ldr	r3, [pc, #36]	; (800180c <MOTOR_move_backward+0x2c>)
 80017e6:	f993 3000 	ldrsb.w	r3, [r3]
 80017ea:	4909      	ldr	r1, [pc, #36]	; (8001810 <MOTOR_move_backward+0x30>)
 80017ec:	4618      	mov	r0, r3
 80017ee:	f000 fd79 	bl	80022e4 <MOTOR_set_duty>
	MOTOR_set_duty(right_motor_id, -VITESSE_AVANCER);
 80017f2:	4b08      	ldr	r3, [pc, #32]	; (8001814 <MOTOR_move_backward+0x34>)
 80017f4:	f993 3000 	ldrsb.w	r3, [r3]
 80017f8:	4905      	ldr	r1, [pc, #20]	; (8001810 <MOTOR_move_backward+0x30>)
 80017fa:	4618      	mov	r0, r3
 80017fc:	f000 fd72 	bl	80022e4 <MOTOR_set_duty>
	HAL_Delay(1000);
 8001800:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001804:	f003 f9a0 	bl	8004b48 <HAL_Delay>

}
 8001808:	bf00      	nop
 800180a:	bd80      	pop	{r7, pc}
 800180c:	20000aa6 	.word	0x20000aa6
 8001810:	fffffc7c 	.word	0xfffffc7c
 8001814:	20000aa7 	.word	0x20000aa7

08001818 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001826:	2b00      	cmp	r3, #0
 8001828:	db0b      	blt.n	8001842 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	f003 021f 	and.w	r2, r3, #31
 8001830:	4906      	ldr	r1, [pc, #24]	; (800184c <__NVIC_EnableIRQ+0x34>)
 8001832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001836:	095b      	lsrs	r3, r3, #5
 8001838:	2001      	movs	r0, #1
 800183a:	fa00 f202 	lsl.w	r2, r0, r2
 800183e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001842:	bf00      	nop
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	bc80      	pop	{r7}
 800184a:	4770      	bx	lr
 800184c:	e000e100 	.word	0xe000e100

08001850 <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	460b      	mov	r3, r1
 800185a:	607a      	str	r2, [r7, #4]
 800185c:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 800185e:	7afb      	ldrb	r3, [r7, #11]
 8001860:	4907      	ldr	r1, [pc, #28]	; (8001880 <EXTIT_set_callback+0x30>)
 8001862:	68fa      	ldr	r2, [r7, #12]
 8001864:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d003      	beq.n	8001876 <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 800186e:	7afb      	ldrb	r3, [r7, #11]
 8001870:	4618      	mov	r0, r3
 8001872:	f000 f807 	bl	8001884 <EXTIT_enable>
}
 8001876:	bf00      	nop
 8001878:	3710      	adds	r7, #16
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	20000aa8 	.word	0x20000aa8

08001884 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 800188e:	79fb      	ldrb	r3, [r7, #7]
 8001890:	2b0f      	cmp	r3, #15
 8001892:	d80c      	bhi.n	80018ae <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 8001894:	79fb      	ldrb	r3, [r7, #7]
 8001896:	2201      	movs	r2, #1
 8001898:	fa02 f303 	lsl.w	r3, r2, r3
 800189c:	b21a      	sxth	r2, r3
 800189e:	4b1f      	ldr	r3, [pc, #124]	; (800191c <EXTIT_enable+0x98>)
 80018a0:	881b      	ldrh	r3, [r3, #0]
 80018a2:	b21b      	sxth	r3, r3
 80018a4:	4313      	orrs	r3, r2
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	b29a      	uxth	r2, r3
 80018aa:	4b1c      	ldr	r3, [pc, #112]	; (800191c <EXTIT_enable+0x98>)
 80018ac:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 80018ae:	79fb      	ldrb	r3, [r7, #7]
 80018b0:	2b04      	cmp	r3, #4
 80018b2:	d821      	bhi.n	80018f8 <EXTIT_enable+0x74>
 80018b4:	a201      	add	r2, pc, #4	; (adr r2, 80018bc <EXTIT_enable+0x38>)
 80018b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ba:	bf00      	nop
 80018bc:	080018d1 	.word	0x080018d1
 80018c0:	080018d9 	.word	0x080018d9
 80018c4:	080018e1 	.word	0x080018e1
 80018c8:	080018e9 	.word	0x080018e9
 80018cc:	080018f1 	.word	0x080018f1
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 80018d0:	2006      	movs	r0, #6
 80018d2:	f7ff ffa1 	bl	8001818 <__NVIC_EnableIRQ>
 80018d6:	e01d      	b.n	8001914 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 80018d8:	2007      	movs	r0, #7
 80018da:	f7ff ff9d 	bl	8001818 <__NVIC_EnableIRQ>
 80018de:	e019      	b.n	8001914 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 80018e0:	2008      	movs	r0, #8
 80018e2:	f7ff ff99 	bl	8001818 <__NVIC_EnableIRQ>
 80018e6:	e015      	b.n	8001914 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 80018e8:	2009      	movs	r0, #9
 80018ea:	f7ff ff95 	bl	8001818 <__NVIC_EnableIRQ>
 80018ee:	e011      	b.n	8001914 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 80018f0:	200a      	movs	r0, #10
 80018f2:	f7ff ff91 	bl	8001818 <__NVIC_EnableIRQ>
 80018f6:	e00d      	b.n	8001914 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	2b09      	cmp	r3, #9
 80018fc:	d803      	bhi.n	8001906 <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018fe:	2017      	movs	r0, #23
 8001900:	f7ff ff8a 	bl	8001818 <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 8001904:	e005      	b.n	8001912 <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	2b0f      	cmp	r3, #15
 800190a:	d802      	bhi.n	8001912 <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 800190c:	2028      	movs	r0, #40	; 0x28
 800190e:	f7ff ff83 	bl	8001818 <__NVIC_EnableIRQ>
			break;
 8001912:	bf00      	nop
	}
}
 8001914:	bf00      	nop
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	20000ae8 	.word	0x20000ae8

08001920 <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 8001920:	b480      	push	{r7}
 8001922:	b085      	sub	sp, #20
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 800192a:	23ff      	movs	r3, #255	; 0xff
 800192c:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 800192e:	88fb      	ldrh	r3, [r7, #6]
 8001930:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001934:	f000 80b8 	beq.w	8001aa8 <EXTI_gpiopin_to_pin_number+0x188>
 8001938:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800193c:	f300 80b7 	bgt.w	8001aae <EXTI_gpiopin_to_pin_number+0x18e>
 8001940:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001944:	f000 80ad 	beq.w	8001aa2 <EXTI_gpiopin_to_pin_number+0x182>
 8001948:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800194c:	f300 80af 	bgt.w	8001aae <EXTI_gpiopin_to_pin_number+0x18e>
 8001950:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001954:	f000 80a2 	beq.w	8001a9c <EXTI_gpiopin_to_pin_number+0x17c>
 8001958:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800195c:	f300 80a7 	bgt.w	8001aae <EXTI_gpiopin_to_pin_number+0x18e>
 8001960:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001964:	f000 8097 	beq.w	8001a96 <EXTI_gpiopin_to_pin_number+0x176>
 8001968:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800196c:	f300 809f 	bgt.w	8001aae <EXTI_gpiopin_to_pin_number+0x18e>
 8001970:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001974:	f000 808c 	beq.w	8001a90 <EXTI_gpiopin_to_pin_number+0x170>
 8001978:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800197c:	f300 8097 	bgt.w	8001aae <EXTI_gpiopin_to_pin_number+0x18e>
 8001980:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001984:	f000 8081 	beq.w	8001a8a <EXTI_gpiopin_to_pin_number+0x16a>
 8001988:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800198c:	f300 808f 	bgt.w	8001aae <EXTI_gpiopin_to_pin_number+0x18e>
 8001990:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001994:	d076      	beq.n	8001a84 <EXTI_gpiopin_to_pin_number+0x164>
 8001996:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800199a:	f300 8088 	bgt.w	8001aae <EXTI_gpiopin_to_pin_number+0x18e>
 800199e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019a2:	d06c      	beq.n	8001a7e <EXTI_gpiopin_to_pin_number+0x15e>
 80019a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019a8:	f300 8081 	bgt.w	8001aae <EXTI_gpiopin_to_pin_number+0x18e>
 80019ac:	2b80      	cmp	r3, #128	; 0x80
 80019ae:	d063      	beq.n	8001a78 <EXTI_gpiopin_to_pin_number+0x158>
 80019b0:	2b80      	cmp	r3, #128	; 0x80
 80019b2:	dc7c      	bgt.n	8001aae <EXTI_gpiopin_to_pin_number+0x18e>
 80019b4:	2b20      	cmp	r3, #32
 80019b6:	dc47      	bgt.n	8001a48 <EXTI_gpiopin_to_pin_number+0x128>
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	dd78      	ble.n	8001aae <EXTI_gpiopin_to_pin_number+0x18e>
 80019bc:	3b01      	subs	r3, #1
 80019be:	2b1f      	cmp	r3, #31
 80019c0:	d875      	bhi.n	8001aae <EXTI_gpiopin_to_pin_number+0x18e>
 80019c2:	a201      	add	r2, pc, #4	; (adr r2, 80019c8 <EXTI_gpiopin_to_pin_number+0xa8>)
 80019c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c8:	08001a4f 	.word	0x08001a4f
 80019cc:	08001a55 	.word	0x08001a55
 80019d0:	08001aaf 	.word	0x08001aaf
 80019d4:	08001a5b 	.word	0x08001a5b
 80019d8:	08001aaf 	.word	0x08001aaf
 80019dc:	08001aaf 	.word	0x08001aaf
 80019e0:	08001aaf 	.word	0x08001aaf
 80019e4:	08001a61 	.word	0x08001a61
 80019e8:	08001aaf 	.word	0x08001aaf
 80019ec:	08001aaf 	.word	0x08001aaf
 80019f0:	08001aaf 	.word	0x08001aaf
 80019f4:	08001aaf 	.word	0x08001aaf
 80019f8:	08001aaf 	.word	0x08001aaf
 80019fc:	08001aaf 	.word	0x08001aaf
 8001a00:	08001aaf 	.word	0x08001aaf
 8001a04:	08001a67 	.word	0x08001a67
 8001a08:	08001aaf 	.word	0x08001aaf
 8001a0c:	08001aaf 	.word	0x08001aaf
 8001a10:	08001aaf 	.word	0x08001aaf
 8001a14:	08001aaf 	.word	0x08001aaf
 8001a18:	08001aaf 	.word	0x08001aaf
 8001a1c:	08001aaf 	.word	0x08001aaf
 8001a20:	08001aaf 	.word	0x08001aaf
 8001a24:	08001aaf 	.word	0x08001aaf
 8001a28:	08001aaf 	.word	0x08001aaf
 8001a2c:	08001aaf 	.word	0x08001aaf
 8001a30:	08001aaf 	.word	0x08001aaf
 8001a34:	08001aaf 	.word	0x08001aaf
 8001a38:	08001aaf 	.word	0x08001aaf
 8001a3c:	08001aaf 	.word	0x08001aaf
 8001a40:	08001aaf 	.word	0x08001aaf
 8001a44:	08001a6d 	.word	0x08001a6d
 8001a48:	2b40      	cmp	r3, #64	; 0x40
 8001a4a:	d012      	beq.n	8001a72 <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 8001a4c:	e02f      	b.n	8001aae <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	73fb      	strb	r3, [r7, #15]
 8001a52:	e02d      	b.n	8001ab0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 8001a54:	2301      	movs	r3, #1
 8001a56:	73fb      	strb	r3, [r7, #15]
 8001a58:	e02a      	b.n	8001ab0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	73fb      	strb	r3, [r7, #15]
 8001a5e:	e027      	b.n	8001ab0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 8001a60:	2303      	movs	r3, #3
 8001a62:	73fb      	strb	r3, [r7, #15]
 8001a64:	e024      	b.n	8001ab0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 8001a66:	2304      	movs	r3, #4
 8001a68:	73fb      	strb	r3, [r7, #15]
 8001a6a:	e021      	b.n	8001ab0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 8001a6c:	2305      	movs	r3, #5
 8001a6e:	73fb      	strb	r3, [r7, #15]
 8001a70:	e01e      	b.n	8001ab0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 8001a72:	2306      	movs	r3, #6
 8001a74:	73fb      	strb	r3, [r7, #15]
 8001a76:	e01b      	b.n	8001ab0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 8001a78:	2307      	movs	r3, #7
 8001a7a:	73fb      	strb	r3, [r7, #15]
 8001a7c:	e018      	b.n	8001ab0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 8001a7e:	2308      	movs	r3, #8
 8001a80:	73fb      	strb	r3, [r7, #15]
 8001a82:	e015      	b.n	8001ab0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 8001a84:	2309      	movs	r3, #9
 8001a86:	73fb      	strb	r3, [r7, #15]
 8001a88:	e012      	b.n	8001ab0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 8001a8a:	230a      	movs	r3, #10
 8001a8c:	73fb      	strb	r3, [r7, #15]
 8001a8e:	e00f      	b.n	8001ab0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 8001a90:	230b      	movs	r3, #11
 8001a92:	73fb      	strb	r3, [r7, #15]
 8001a94:	e00c      	b.n	8001ab0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 8001a96:	230c      	movs	r3, #12
 8001a98:	73fb      	strb	r3, [r7, #15]
 8001a9a:	e009      	b.n	8001ab0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 8001a9c:	230d      	movs	r3, #13
 8001a9e:	73fb      	strb	r3, [r7, #15]
 8001aa0:	e006      	b.n	8001ab0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 8001aa2:	230e      	movs	r3, #14
 8001aa4:	73fb      	strb	r3, [r7, #15]
 8001aa6:	e003      	b.n	8001ab0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 8001aa8:	230f      	movs	r3, #15
 8001aaa:	73fb      	strb	r3, [r7, #15]
 8001aac:	e000      	b.n	8001ab0 <EXTI_gpiopin_to_pin_number+0x190>
			break;
 8001aae:	bf00      	nop
	}
	return ret;
 8001ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3714      	adds	r7, #20
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr

08001abc <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ace:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001ad0:	4b10      	ldr	r3, [pc, #64]	; (8001b14 <EXTI_call+0x58>)
 8001ad2:	695a      	ldr	r2, [r3, #20]
 8001ad4:	89fb      	ldrh	r3, [r7, #14]
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d016      	beq.n	8001b0a <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8001adc:	4a0d      	ldr	r2, [pc, #52]	; (8001b14 <EXTI_call+0x58>)
 8001ade:	89fb      	ldrh	r3, [r7, #14]
 8001ae0:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8001ae2:	4b0d      	ldr	r3, [pc, #52]	; (8001b18 <EXTI_call+0x5c>)
 8001ae4:	881a      	ldrh	r2, [r3, #0]
 8001ae6:	89fb      	ldrh	r3, [r7, #14]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d00c      	beq.n	8001b0a <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001af0:	79fb      	ldrb	r3, [r7, #7]
 8001af2:	4a0a      	ldr	r2, [pc, #40]	; (8001b1c <EXTI_call+0x60>)
 8001af4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d006      	beq.n	8001b0a <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8001afc:	79fb      	ldrb	r3, [r7, #7]
 8001afe:	4a07      	ldr	r2, [pc, #28]	; (8001b1c <EXTI_call+0x60>)
 8001b00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b04:	89fa      	ldrh	r2, [r7, #14]
 8001b06:	4610      	mov	r0, r2
 8001b08:	4798      	blx	r3
		}
	}
}
 8001b0a:	bf00      	nop
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40010400 	.word	0x40010400
 8001b18:	20000ae8 	.word	0x20000ae8
 8001b1c:	20000aa8 	.word	0x20000aa8

08001b20 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001b24:	2000      	movs	r0, #0
 8001b26:	f7ff ffc9 	bl	8001abc <EXTI_call>
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001b32:	2001      	movs	r0, #1
 8001b34:	f7ff ffc2 	bl	8001abc <EXTI_call>
}
 8001b38:	bf00      	nop
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001b40:	2002      	movs	r0, #2
 8001b42:	f7ff ffbb 	bl	8001abc <EXTI_call>
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8001b4e:	2003      	movs	r0, #3
 8001b50:	f7ff ffb4 	bl	8001abc <EXTI_call>
}
 8001b54:	bf00      	nop
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8001b5c:	2004      	movs	r0, #4
 8001b5e:	f7ff ffad 	bl	8001abc <EXTI_call>
}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8001b6a:	2005      	movs	r0, #5
 8001b6c:	f7ff ffa6 	bl	8001abc <EXTI_call>
	EXTI_call(6);
 8001b70:	2006      	movs	r0, #6
 8001b72:	f7ff ffa3 	bl	8001abc <EXTI_call>
	EXTI_call(7);
 8001b76:	2007      	movs	r0, #7
 8001b78:	f7ff ffa0 	bl	8001abc <EXTI_call>
	EXTI_call(8);
 8001b7c:	2008      	movs	r0, #8
 8001b7e:	f7ff ff9d 	bl	8001abc <EXTI_call>
	EXTI_call(9);
 8001b82:	2009      	movs	r0, #9
 8001b84:	f7ff ff9a 	bl	8001abc <EXTI_call>
}
 8001b88:	bf00      	nop
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001b90:	200a      	movs	r0, #10
 8001b92:	f7ff ff93 	bl	8001abc <EXTI_call>
	EXTI_call(11);
 8001b96:	200b      	movs	r0, #11
 8001b98:	f7ff ff90 	bl	8001abc <EXTI_call>
	EXTI_call(12);
 8001b9c:	200c      	movs	r0, #12
 8001b9e:	f7ff ff8d 	bl	8001abc <EXTI_call>
	EXTI_call(13);
 8001ba2:	200d      	movs	r0, #13
 8001ba4:	f7ff ff8a 	bl	8001abc <EXTI_call>
	EXTI_call(14);
 8001ba8:	200e      	movs	r0, #14
 8001baa:	f7ff ff87 	bl	8001abc <EXTI_call>
	EXTI_call(15);
 8001bae:	200f      	movs	r0, #15
 8001bb0:	f7ff ff84 	bl	8001abc <EXTI_call>
}
 8001bb4:	bf00      	nop
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b087      	sub	sp, #28
 8001bbc:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8001bbe:	4b26      	ldr	r3, [pc, #152]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001bc0:	699b      	ldr	r3, [r3, #24]
 8001bc2:	4a25      	ldr	r2, [pc, #148]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001bc4:	f043 0304 	orr.w	r3, r3, #4
 8001bc8:	6193      	str	r3, [r2, #24]
 8001bca:	4b23      	ldr	r3, [pc, #140]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001bcc:	699b      	ldr	r3, [r3, #24]
 8001bce:	f003 0304 	and.w	r3, r3, #4
 8001bd2:	617b      	str	r3, [r7, #20]
 8001bd4:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd6:	4b20      	ldr	r3, [pc, #128]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001bd8:	699b      	ldr	r3, [r3, #24]
 8001bda:	4a1f      	ldr	r2, [pc, #124]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001bdc:	f043 0308 	orr.w	r3, r3, #8
 8001be0:	6193      	str	r3, [r2, #24]
 8001be2:	4b1d      	ldr	r3, [pc, #116]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001be4:	699b      	ldr	r3, [r3, #24]
 8001be6:	f003 0308 	and.w	r3, r3, #8
 8001bea:	613b      	str	r3, [r7, #16]
 8001bec:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001bee:	4b1a      	ldr	r3, [pc, #104]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001bf0:	699b      	ldr	r3, [r3, #24]
 8001bf2:	4a19      	ldr	r2, [pc, #100]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001bf4:	f043 0310 	orr.w	r3, r3, #16
 8001bf8:	6193      	str	r3, [r2, #24]
 8001bfa:	4b17      	ldr	r3, [pc, #92]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001bfc:	699b      	ldr	r3, [r3, #24]
 8001bfe:	f003 0310 	and.w	r3, r3, #16
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001c06:	4b14      	ldr	r3, [pc, #80]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	4a13      	ldr	r2, [pc, #76]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001c0c:	f043 0320 	orr.w	r3, r3, #32
 8001c10:	6193      	str	r3, [r2, #24]
 8001c12:	4b11      	ldr	r3, [pc, #68]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001c14:	699b      	ldr	r3, [r3, #24]
 8001c16:	f003 0320 	and.w	r3, r3, #32
 8001c1a:	60bb      	str	r3, [r7, #8]
 8001c1c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001c1e:	4b0e      	ldr	r3, [pc, #56]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	4a0d      	ldr	r2, [pc, #52]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001c24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c28:	6193      	str	r3, [r2, #24]
 8001c2a:	4b0b      	ldr	r3, [pc, #44]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001c2c:	699b      	ldr	r3, [r3, #24]
 8001c2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c32:	607b      	str	r3, [r7, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001c36:	4b08      	ldr	r3, [pc, #32]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	4a07      	ldr	r2, [pc, #28]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001c3c:	f043 0301 	orr.w	r3, r3, #1
 8001c40:	6193      	str	r3, [r2, #24]
 8001c42:	4b05      	ldr	r3, [pc, #20]	; (8001c58 <BSP_GPIO_Enable+0xa0>)
 8001c44:	699b      	ldr	r3, [r3, #24]
 8001c46:	f003 0301 	and.w	r3, r3, #1
 8001c4a:	603b      	str	r3, [r7, #0]
 8001c4c:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 8001c4e:	bf00      	nop
 8001c50:	371c      	adds	r7, #28
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bc80      	pop	{r7}
 8001c56:	4770      	bx	lr
 8001c58:	40021000 	.word	0x40021000

08001c5c <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b088      	sub	sp, #32
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	60b9      	str	r1, [r7, #8]
 8001c66:	607a      	str	r2, [r7, #4]
 8001c68:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c78:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001c7a:	f107 0310 	add.w	r3, r7, #16
 8001c7e:	4619      	mov	r1, r3
 8001c80:	68f8      	ldr	r0, [r7, #12]
 8001c82:	f003 f915 	bl	8004eb0 <HAL_GPIO_Init>
}
 8001c86:	bf00      	nop
 8001c88:	3720      	adds	r7, #32
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
	...

08001c90 <MOTOR_add>:
 * @param : on doit founir pour chaque moteur le GPIO et la PIN pour les commandes forward et reverse.
 * @ret : 	cette fonction retourne MOTOR_ID_NONE si les broches fournies ne sont pas acceptable.
 * 			sinon, cette fonction retourne l'ID attribu  ce moteur. Conservez cet id pour l'utiliser ultrieurement (notamment pour mettre  jour la PWM !)
 */
motor_id_e MOTOR_add(GPIO_TypeDef * gpio_forward, uint16_t pin_forward, GPIO_TypeDef * gpio_reverse, uint16_t pin_reverse)
{
 8001c90:	b5b0      	push	{r4, r5, r7, lr}
 8001c92:	b088      	sub	sp, #32
 8001c94:	af02      	add	r7, sp, #8
 8001c96:	60f8      	str	r0, [r7, #12]
 8001c98:	607a      	str	r2, [r7, #4]
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	817b      	strh	r3, [r7, #10]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	813b      	strh	r3, [r7, #8]
	motor_id_e ret;
	ret = MOTOR_ID_NONE;
 8001ca4:	23ff      	movs	r3, #255	; 0xff
 8001ca6:	75fb      	strb	r3, [r7, #23]

	for(motor_id_e id = 0; id<MOTOR_NB; id++)
 8001ca8:	2300      	movs	r3, #0
 8001caa:	75bb      	strb	r3, [r7, #22]
 8001cac:	e138      	b.n	8001f20 <MOTOR_add+0x290>
	{
		if(motors[id].enable == FALSE)	//si on a trouv une case vide dans le tableau des motors... on la choisit !
 8001cae:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001cb2:	4aa1      	ldr	r2, [pc, #644]	; (8001f38 <MOTOR_add+0x2a8>)
 8001cb4:	214c      	movs	r1, #76	; 0x4c
 8001cb6:	fb01 f303 	mul.w	r3, r1, r3
 8001cba:	4413      	add	r3, r2
 8001cbc:	3348      	adds	r3, #72	; 0x48
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	f040 8127 	bne.w	8001f14 <MOTOR_add+0x284>
		{
			debug_printf("Ajout du moteur %d\n", id);
 8001cc6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001cca:	4619      	mov	r1, r3
 8001ccc:	489b      	ldr	r0, [pc, #620]	; (8001f3c <MOTOR_add+0x2ac>)
 8001cce:	f005 fbf7 	bl	80074c0 <printf>
			ret = id;	//pour renvoyer l'id choisi.
 8001cd2:	7dbb      	ldrb	r3, [r7, #22]
 8001cd4:	75fb      	strb	r3, [r7, #23]
			if(	MOTOR_gpio_and_pin_to_pwm_channel(gpio_forward, pin_forward, &motors[id].forward) == END_OK
 8001cd6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001cda:	224c      	movs	r2, #76	; 0x4c
 8001cdc:	fb02 f303 	mul.w	r3, r2, r3
 8001ce0:	4a95      	ldr	r2, [pc, #596]	; (8001f38 <MOTOR_add+0x2a8>)
 8001ce2:	441a      	add	r2, r3
 8001ce4:	897b      	ldrh	r3, [r7, #10]
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	68f8      	ldr	r0, [r7, #12]
 8001cea:	f000 f935 	bl	8001f58 <MOTOR_gpio_and_pin_to_pwm_channel>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	f040 810b 	bne.w	8001f0c <MOTOR_add+0x27c>
					&&
				MOTOR_gpio_and_pin_to_pwm_channel(gpio_reverse, pin_reverse, &motors[id].reverse) == END_OK)
 8001cf6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001cfa:	224c      	movs	r2, #76	; 0x4c
 8001cfc:	fb02 f303 	mul.w	r3, r2, r3
 8001d00:	3320      	adds	r3, #32
 8001d02:	4a8d      	ldr	r2, [pc, #564]	; (8001f38 <MOTOR_add+0x2a8>)
 8001d04:	4413      	add	r3, r2
 8001d06:	1d1a      	adds	r2, r3, #4
 8001d08:	893b      	ldrh	r3, [r7, #8]
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f000 f923 	bl	8001f58 <MOTOR_gpio_and_pin_to_pwm_channel>
 8001d12:	4603      	mov	r3, r0
					&&
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	f040 80f9 	bne.w	8001f0c <MOTOR_add+0x27c>
			{
				motors[id].enable = TRUE;
 8001d1a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001d1e:	4a86      	ldr	r2, [pc, #536]	; (8001f38 <MOTOR_add+0x2a8>)
 8001d20:	214c      	movs	r1, #76	; 0x4c
 8001d22:	fb01 f303 	mul.w	r3, r1, r3
 8001d26:	4413      	add	r3, r2
 8001d28:	3348      	adds	r3, #72	; 0x48
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	601a      	str	r2, [r3, #0]
				TIMER_run_us(motors[id].forward.timer_id, PWM_PERIOD, FALSE);
 8001d2e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001d32:	4a81      	ldr	r2, [pc, #516]	; (8001f38 <MOTOR_add+0x2a8>)
 8001d34:	214c      	movs	r1, #76	; 0x4c
 8001d36:	fb01 f303 	mul.w	r3, r1, r3
 8001d3a:	4413      	add	r3, r2
 8001d3c:	3320      	adds	r3, #32
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	2200      	movs	r2, #0
 8001d42:	2132      	movs	r1, #50	; 0x32
 8001d44:	4618      	mov	r0, r3
 8001d46:	f001 f893 	bl	8002e70 <TIMER_run_us>
				if(motors[id].forward.timer_id != motors[id].reverse.timer_id)
 8001d4a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001d4e:	4a7a      	ldr	r2, [pc, #488]	; (8001f38 <MOTOR_add+0x2a8>)
 8001d50:	214c      	movs	r1, #76	; 0x4c
 8001d52:	fb01 f303 	mul.w	r3, r1, r3
 8001d56:	4413      	add	r3, r2
 8001d58:	3320      	adds	r3, #32
 8001d5a:	781a      	ldrb	r2, [r3, #0]
 8001d5c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001d60:	4975      	ldr	r1, [pc, #468]	; (8001f38 <MOTOR_add+0x2a8>)
 8001d62:	204c      	movs	r0, #76	; 0x4c
 8001d64:	fb00 f303 	mul.w	r3, r0, r3
 8001d68:	440b      	add	r3, r1
 8001d6a:	3344      	adds	r3, #68	; 0x44
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d00d      	beq.n	8001d8e <MOTOR_add+0xfe>
					TIMER_run_us(motors[id].reverse.timer_id, PWM_PERIOD, FALSE);
 8001d72:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001d76:	4a70      	ldr	r2, [pc, #448]	; (8001f38 <MOTOR_add+0x2a8>)
 8001d78:	214c      	movs	r1, #76	; 0x4c
 8001d7a:	fb01 f303 	mul.w	r3, r1, r3
 8001d7e:	4413      	add	r3, r2
 8001d80:	3344      	adds	r3, #68	; 0x44
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	2200      	movs	r2, #0
 8001d86:	2132      	movs	r1, #50	; 0x32
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f001 f871 	bl	8002e70 <TIMER_run_us>
				TIMER_enable_PWM(motors[id].forward.timer_id, motors[id].forward.tim_channel, 0, motors[id].forward.remap, motors[id].forward.negative);
 8001d8e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001d92:	4a69      	ldr	r2, [pc, #420]	; (8001f38 <MOTOR_add+0x2a8>)
 8001d94:	214c      	movs	r1, #76	; 0x4c
 8001d96:	fb01 f303 	mul.w	r3, r1, r3
 8001d9a:	4413      	add	r3, r2
 8001d9c:	3320      	adds	r3, #32
 8001d9e:	7818      	ldrb	r0, [r3, #0]
 8001da0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001da4:	4a64      	ldr	r2, [pc, #400]	; (8001f38 <MOTOR_add+0x2a8>)
 8001da6:	214c      	movs	r1, #76	; 0x4c
 8001da8:	fb01 f303 	mul.w	r3, r1, r3
 8001dac:	4413      	add	r3, r2
 8001dae:	3308      	adds	r3, #8
 8001db0:	6819      	ldr	r1, [r3, #0]
 8001db2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001db6:	4a60      	ldr	r2, [pc, #384]	; (8001f38 <MOTOR_add+0x2a8>)
 8001db8:	244c      	movs	r4, #76	; 0x4c
 8001dba:	fb04 f303 	mul.w	r3, r4, r3
 8001dbe:	4413      	add	r3, r2
 8001dc0:	3310      	adds	r3, #16
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001dc8:	4c5b      	ldr	r4, [pc, #364]	; (8001f38 <MOTOR_add+0x2a8>)
 8001dca:	254c      	movs	r5, #76	; 0x4c
 8001dcc:	fb05 f303 	mul.w	r3, r5, r3
 8001dd0:	4423      	add	r3, r4
 8001dd2:	330c      	adds	r3, #12
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	2200      	movs	r2, #0
 8001ddc:	f001 f9de 	bl	800319c <TIMER_enable_PWM>
				TIMER_enable_PWM(motors[id].reverse.timer_id, motors[id].reverse.tim_channel, 0, motors[id].reverse.remap, motors[id].reverse.negative);
 8001de0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001de4:	4a54      	ldr	r2, [pc, #336]	; (8001f38 <MOTOR_add+0x2a8>)
 8001de6:	214c      	movs	r1, #76	; 0x4c
 8001de8:	fb01 f303 	mul.w	r3, r1, r3
 8001dec:	4413      	add	r3, r2
 8001dee:	3344      	adds	r3, #68	; 0x44
 8001df0:	7818      	ldrb	r0, [r3, #0]
 8001df2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001df6:	4a50      	ldr	r2, [pc, #320]	; (8001f38 <MOTOR_add+0x2a8>)
 8001df8:	214c      	movs	r1, #76	; 0x4c
 8001dfa:	fb01 f303 	mul.w	r3, r1, r3
 8001dfe:	4413      	add	r3, r2
 8001e00:	332c      	adds	r3, #44	; 0x2c
 8001e02:	6819      	ldr	r1, [r3, #0]
 8001e04:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001e08:	4a4b      	ldr	r2, [pc, #300]	; (8001f38 <MOTOR_add+0x2a8>)
 8001e0a:	244c      	movs	r4, #76	; 0x4c
 8001e0c:	fb04 f303 	mul.w	r3, r4, r3
 8001e10:	4413      	add	r3, r2
 8001e12:	3334      	adds	r3, #52	; 0x34
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001e1a:	4c47      	ldr	r4, [pc, #284]	; (8001f38 <MOTOR_add+0x2a8>)
 8001e1c:	254c      	movs	r5, #76	; 0x4c
 8001e1e:	fb05 f303 	mul.w	r3, r5, r3
 8001e22:	4423      	add	r3, r4
 8001e24:	3330      	adds	r3, #48	; 0x30
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	9300      	str	r3, [sp, #0]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	f001 f9b5 	bl	800319c <TIMER_enable_PWM>

				debug_printf("\tforward - sur le timer %d - channel %ld%s%s\n",  motors[id].forward.timer_id+1, motors[id].forward.tim_channel/4+1, (motors[id].forward.negative)?" negative":"", (motors[id].forward.remap)?" (remap)":"");
 8001e32:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001e36:	4a40      	ldr	r2, [pc, #256]	; (8001f38 <MOTOR_add+0x2a8>)
 8001e38:	214c      	movs	r1, #76	; 0x4c
 8001e3a:	fb01 f303 	mul.w	r3, r1, r3
 8001e3e:	4413      	add	r3, r2
 8001e40:	3320      	adds	r3, #32
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	1c59      	adds	r1, r3, #1
 8001e46:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001e4a:	4a3b      	ldr	r2, [pc, #236]	; (8001f38 <MOTOR_add+0x2a8>)
 8001e4c:	204c      	movs	r0, #76	; 0x4c
 8001e4e:	fb00 f303 	mul.w	r3, r0, r3
 8001e52:	4413      	add	r3, r2
 8001e54:	3308      	adds	r3, #8
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	089b      	lsrs	r3, r3, #2
 8001e5a:	1c5a      	adds	r2, r3, #1
 8001e5c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001e60:	4835      	ldr	r0, [pc, #212]	; (8001f38 <MOTOR_add+0x2a8>)
 8001e62:	244c      	movs	r4, #76	; 0x4c
 8001e64:	fb04 f303 	mul.w	r3, r4, r3
 8001e68:	4403      	add	r3, r0
 8001e6a:	330c      	adds	r3, #12
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MOTOR_add+0x1e6>
 8001e72:	4833      	ldr	r0, [pc, #204]	; (8001f40 <MOTOR_add+0x2b0>)
 8001e74:	e000      	b.n	8001e78 <MOTOR_add+0x1e8>
 8001e76:	4833      	ldr	r0, [pc, #204]	; (8001f44 <MOTOR_add+0x2b4>)
 8001e78:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001e7c:	4c2e      	ldr	r4, [pc, #184]	; (8001f38 <MOTOR_add+0x2a8>)
 8001e7e:	254c      	movs	r5, #76	; 0x4c
 8001e80:	fb05 f303 	mul.w	r3, r5, r3
 8001e84:	4423      	add	r3, r4
 8001e86:	3310      	adds	r3, #16
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MOTOR_add+0x202>
 8001e8e:	4b2e      	ldr	r3, [pc, #184]	; (8001f48 <MOTOR_add+0x2b8>)
 8001e90:	e000      	b.n	8001e94 <MOTOR_add+0x204>
 8001e92:	4b2c      	ldr	r3, [pc, #176]	; (8001f44 <MOTOR_add+0x2b4>)
 8001e94:	9300      	str	r3, [sp, #0]
 8001e96:	4603      	mov	r3, r0
 8001e98:	482c      	ldr	r0, [pc, #176]	; (8001f4c <MOTOR_add+0x2bc>)
 8001e9a:	f005 fb11 	bl	80074c0 <printf>
				debug_printf("\treverse - sur le timer %d - channel %ld%s%s\n",  motors[id].reverse.timer_id+1, motors[id].reverse.tim_channel/4+1, (motors[id].reverse.negative)?" negative":"", (motors[id].reverse.remap)?" (remap)":"");
 8001e9e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001ea2:	4a25      	ldr	r2, [pc, #148]	; (8001f38 <MOTOR_add+0x2a8>)
 8001ea4:	214c      	movs	r1, #76	; 0x4c
 8001ea6:	fb01 f303 	mul.w	r3, r1, r3
 8001eaa:	4413      	add	r3, r2
 8001eac:	3344      	adds	r3, #68	; 0x44
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	1c59      	adds	r1, r3, #1
 8001eb2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001eb6:	4a20      	ldr	r2, [pc, #128]	; (8001f38 <MOTOR_add+0x2a8>)
 8001eb8:	204c      	movs	r0, #76	; 0x4c
 8001eba:	fb00 f303 	mul.w	r3, r0, r3
 8001ebe:	4413      	add	r3, r2
 8001ec0:	332c      	adds	r3, #44	; 0x2c
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	089b      	lsrs	r3, r3, #2
 8001ec6:	1c5a      	adds	r2, r3, #1
 8001ec8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001ecc:	481a      	ldr	r0, [pc, #104]	; (8001f38 <MOTOR_add+0x2a8>)
 8001ece:	244c      	movs	r4, #76	; 0x4c
 8001ed0:	fb04 f303 	mul.w	r3, r4, r3
 8001ed4:	4403      	add	r3, r0
 8001ed6:	3330      	adds	r3, #48	; 0x30
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <MOTOR_add+0x252>
 8001ede:	4818      	ldr	r0, [pc, #96]	; (8001f40 <MOTOR_add+0x2b0>)
 8001ee0:	e000      	b.n	8001ee4 <MOTOR_add+0x254>
 8001ee2:	4818      	ldr	r0, [pc, #96]	; (8001f44 <MOTOR_add+0x2b4>)
 8001ee4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001ee8:	4c13      	ldr	r4, [pc, #76]	; (8001f38 <MOTOR_add+0x2a8>)
 8001eea:	254c      	movs	r5, #76	; 0x4c
 8001eec:	fb05 f303 	mul.w	r3, r5, r3
 8001ef0:	4423      	add	r3, r4
 8001ef2:	3334      	adds	r3, #52	; 0x34
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MOTOR_add+0x26e>
 8001efa:	4b13      	ldr	r3, [pc, #76]	; (8001f48 <MOTOR_add+0x2b8>)
 8001efc:	e000      	b.n	8001f00 <MOTOR_add+0x270>
 8001efe:	4b11      	ldr	r3, [pc, #68]	; (8001f44 <MOTOR_add+0x2b4>)
 8001f00:	9300      	str	r3, [sp, #0]
 8001f02:	4603      	mov	r3, r0
 8001f04:	4812      	ldr	r0, [pc, #72]	; (8001f50 <MOTOR_add+0x2c0>)
 8001f06:	f005 fadb 	bl	80074c0 <printf>
			}
			else
			{
				debug_printf("chec d'initialisation des PWM lies au moteur demand\n");
			}
			break;
 8001f0a:	e00e      	b.n	8001f2a <MOTOR_add+0x29a>
				debug_printf("chec d'initialisation des PWM lies au moteur demand\n");
 8001f0c:	4811      	ldr	r0, [pc, #68]	; (8001f54 <MOTOR_add+0x2c4>)
 8001f0e:	f005 fb2f 	bl	8007570 <puts>
			break;
 8001f12:	e00a      	b.n	8001f2a <MOTOR_add+0x29a>
	for(motor_id_e id = 0; id<MOTOR_NB; id++)
 8001f14:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	75bb      	strb	r3, [r7, #22]
 8001f20:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001f24:	2b03      	cmp	r3, #3
 8001f26:	f77f aec2 	ble.w	8001cae <MOTOR_add+0x1e>
		}
	}

	return ret;
 8001f2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3718      	adds	r7, #24
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bdb0      	pop	{r4, r5, r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000aec 	.word	0x20000aec
 8001f3c:	0800d458 	.word	0x0800d458
 8001f40:	0800d46c 	.word	0x0800d46c
 8001f44:	0800d478 	.word	0x0800d478
 8001f48:	0800d47c 	.word	0x0800d47c
 8001f4c:	0800d488 	.word	0x0800d488
 8001f50:	0800d4b8 	.word	0x0800d4b8
 8001f54:	0800d4e8 	.word	0x0800d4e8

08001f58 <MOTOR_gpio_and_pin_to_pwm_channel>:


static running_e MOTOR_gpio_and_pin_to_pwm_channel(GPIO_TypeDef * gpio, uint16_t pin, pwm_channel_t * pwm_channel)
{
 8001f58:	b5b0      	push	{r4, r5, r7, lr}
 8001f5a:	b08e      	sub	sp, #56	; 0x38
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	460b      	mov	r3, r1
 8001f62:	607a      	str	r2, [r7, #4]
 8001f64:	817b      	strh	r3, [r7, #10]
	running_e ret;
	ret = END_ERROR;
 8001f66:	2302      	movs	r3, #2
 8001f68:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	pwm_channel_t local_pwm_channel;
	local_pwm_channel.timer_id = TIMER_ID_NB;
 8001f6c:	2304      	movs	r3, #4
 8001f6e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	local_pwm_channel.gpio = gpio;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	613b      	str	r3, [r7, #16]
	local_pwm_channel.pin = pin;
 8001f76:	897b      	ldrh	r3, [r7, #10]
 8001f78:	82bb      	strh	r3, [r7, #20]
	local_pwm_channel.negative = FALSE;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	61fb      	str	r3, [r7, #28]
	local_pwm_channel.remap = FALSE;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	623b      	str	r3, [r7, #32]

	if(gpio == GPIOA)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	4ac2      	ldr	r2, [pc, #776]	; (8002290 <MOTOR_gpio_and_pin_to_pwm_channel+0x338>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d173      	bne.n	8002072 <MOTOR_gpio_and_pin_to_pwm_channel+0x11a>
	{
		switch(pin)
 8001f8a:	897b      	ldrh	r3, [r7, #10]
 8001f8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f90:	d069      	beq.n	8002066 <MOTOR_gpio_and_pin_to_pwm_channel+0x10e>
 8001f92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f96:	f300 8162 	bgt.w	800225e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001f9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f9e:	d05c      	beq.n	800205a <MOTOR_gpio_and_pin_to_pwm_channel+0x102>
 8001fa0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001fa4:	f300 815b 	bgt.w	800225e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001fa8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fac:	d04f      	beq.n	800204e <MOTOR_gpio_and_pin_to_pwm_channel+0xf6>
 8001fae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fb2:	f300 8154 	bgt.w	800225e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001fb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fba:	d042      	beq.n	8002042 <MOTOR_gpio_and_pin_to_pwm_channel+0xea>
 8001fbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fc0:	f300 814d 	bgt.w	800225e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001fc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fc8:	d035      	beq.n	8002036 <MOTOR_gpio_and_pin_to_pwm_channel+0xde>
 8001fca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fce:	f300 8146 	bgt.w	800225e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001fd2:	2b80      	cmp	r3, #128	; 0x80
 8001fd4:	d029      	beq.n	800202a <MOTOR_gpio_and_pin_to_pwm_channel+0xd2>
 8001fd6:	2b80      	cmp	r3, #128	; 0x80
 8001fd8:	f300 8141 	bgt.w	800225e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001fdc:	2b40      	cmp	r3, #64	; 0x40
 8001fde:	d01e      	beq.n	800201e <MOTOR_gpio_and_pin_to_pwm_channel+0xc6>
 8001fe0:	2b40      	cmp	r3, #64	; 0x40
 8001fe2:	f300 813c 	bgt.w	800225e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001fe6:	2b08      	cmp	r3, #8
 8001fe8:	d013      	beq.n	8002012 <MOTOR_gpio_and_pin_to_pwm_channel+0xba>
 8001fea:	2b08      	cmp	r3, #8
 8001fec:	f300 8137 	bgt.w	800225e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d002      	beq.n	8001ffa <MOTOR_gpio_and_pin_to_pwm_channel+0xa2>
 8001ff4:	2b04      	cmp	r3, #4
 8001ff6:	d006      	beq.n	8002006 <MOTOR_gpio_and_pin_to_pwm_channel+0xae>
			case GPIO_PIN_9:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;		break;
			case GPIO_PIN_10:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;		break;
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;		break;
			case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;		break;
			default:
				break;
 8001ff8:	e131      	b.n	800225e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
			case GPIO_PIN_1:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;		break;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002000:	2304      	movs	r3, #4
 8002002:	61bb      	str	r3, [r7, #24]
 8002004:	e130      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_2:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;		break;
 8002006:	2301      	movs	r3, #1
 8002008:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 800200c:	2308      	movs	r3, #8
 800200e:	61bb      	str	r3, [r7, #24]
 8002010:	e12a      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_3:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;		break;
 8002012:	2301      	movs	r3, #1
 8002014:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002018:	230c      	movs	r3, #12
 800201a:	61bb      	str	r3, [r7, #24]
 800201c:	e124      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_6:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;		break;
 800201e:	2302      	movs	r3, #2
 8002020:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002024:	2300      	movs	r3, #0
 8002026:	61bb      	str	r3, [r7, #24]
 8002028:	e11e      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_7:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;		break;
 800202a:	2302      	movs	r3, #2
 800202c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002030:	2304      	movs	r3, #4
 8002032:	61bb      	str	r3, [r7, #24]
 8002034:	e118      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_8:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;		break;
 8002036:	2300      	movs	r3, #0
 8002038:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 800203c:	2300      	movs	r3, #0
 800203e:	61bb      	str	r3, [r7, #24]
 8002040:	e112      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_9:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;		break;
 8002042:	2300      	movs	r3, #0
 8002044:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002048:	2304      	movs	r3, #4
 800204a:	61bb      	str	r3, [r7, #24]
 800204c:	e10c      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_10:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;		break;
 800204e:	2300      	movs	r3, #0
 8002050:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002054:	2308      	movs	r3, #8
 8002056:	61bb      	str	r3, [r7, #24]
 8002058:	e106      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;		break;
 800205a:	2300      	movs	r3, #0
 800205c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002060:	230c      	movs	r3, #12
 8002062:	61bb      	str	r3, [r7, #24]
 8002064:	e100      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;		break;
 8002066:	2301      	movs	r3, #1
 8002068:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 800206c:	2300      	movs	r3, #0
 800206e:	61bb      	str	r3, [r7, #24]
 8002070:	e0fa      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
		}
	}
	else if(gpio == GPIOB)
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	4a87      	ldr	r2, [pc, #540]	; (8002294 <MOTOR_gpio_and_pin_to_pwm_channel+0x33c>)
 8002076:	4293      	cmp	r3, r2
 8002078:	f040 80f3 	bne.w	8002262 <MOTOR_gpio_and_pin_to_pwm_channel+0x30a>
	{
		switch(pin)
 800207c:	897b      	ldrh	r3, [r7, #10]
 800207e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002082:	f000 80e4 	beq.w	800224e <MOTOR_gpio_and_pin_to_pwm_channel+0x2f6>
 8002086:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800208a:	f300 80ec 	bgt.w	8002266 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 800208e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002092:	f000 80d4 	beq.w	800223e <MOTOR_gpio_and_pin_to_pwm_channel+0x2e6>
 8002096:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800209a:	f300 80e4 	bgt.w	8002266 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 800209e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020a2:	f000 80c4 	beq.w	800222e <MOTOR_gpio_and_pin_to_pwm_channel+0x2d6>
 80020a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020aa:	f300 80dc 	bgt.w	8002266 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 80020ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80020b2:	f000 80b4 	beq.w	800221e <MOTOR_gpio_and_pin_to_pwm_channel+0x2c6>
 80020b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80020ba:	f300 80d4 	bgt.w	8002266 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 80020be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020c2:	f000 80a4 	beq.w	800220e <MOTOR_gpio_and_pin_to_pwm_channel+0x2b6>
 80020c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020ca:	f300 80cc 	bgt.w	8002266 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 80020ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020d2:	f000 8096 	beq.w	8002202 <MOTOR_gpio_and_pin_to_pwm_channel+0x2aa>
 80020d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020da:	f300 80c4 	bgt.w	8002266 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 80020de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020e2:	f000 8088 	beq.w	80021f6 <MOTOR_gpio_and_pin_to_pwm_channel+0x29e>
 80020e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020ea:	f300 80bc 	bgt.w	8002266 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 80020ee:	2b80      	cmp	r3, #128	; 0x80
 80020f0:	d07b      	beq.n	80021ea <MOTOR_gpio_and_pin_to_pwm_channel+0x292>
 80020f2:	2b80      	cmp	r3, #128	; 0x80
 80020f4:	f300 80b7 	bgt.w	8002266 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 80020f8:	2b20      	cmp	r3, #32
 80020fa:	dc49      	bgt.n	8002190 <MOTOR_gpio_and_pin_to_pwm_channel+0x238>
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	f340 80b2 	ble.w	8002266 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 8002102:	3b01      	subs	r3, #1
 8002104:	2b1f      	cmp	r3, #31
 8002106:	f200 80ae 	bhi.w	8002266 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 800210a:	a201      	add	r2, pc, #4	; (adr r2, 8002110 <MOTOR_gpio_and_pin_to_pwm_channel+0x1b8>)
 800210c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002110:	08002197 	.word	0x08002197
 8002114:	080021a3 	.word	0x080021a3
 8002118:	08002267 	.word	0x08002267
 800211c:	08002267 	.word	0x08002267
 8002120:	08002267 	.word	0x08002267
 8002124:	08002267 	.word	0x08002267
 8002128:	08002267 	.word	0x08002267
 800212c:	080021af 	.word	0x080021af
 8002130:	08002267 	.word	0x08002267
 8002134:	08002267 	.word	0x08002267
 8002138:	08002267 	.word	0x08002267
 800213c:	08002267 	.word	0x08002267
 8002140:	08002267 	.word	0x08002267
 8002144:	08002267 	.word	0x08002267
 8002148:	08002267 	.word	0x08002267
 800214c:	080021bf 	.word	0x080021bf
 8002150:	08002267 	.word	0x08002267
 8002154:	08002267 	.word	0x08002267
 8002158:	08002267 	.word	0x08002267
 800215c:	08002267 	.word	0x08002267
 8002160:	08002267 	.word	0x08002267
 8002164:	08002267 	.word	0x08002267
 8002168:	08002267 	.word	0x08002267
 800216c:	08002267 	.word	0x08002267
 8002170:	08002267 	.word	0x08002267
 8002174:	08002267 	.word	0x08002267
 8002178:	08002267 	.word	0x08002267
 800217c:	08002267 	.word	0x08002267
 8002180:	08002267 	.word	0x08002267
 8002184:	08002267 	.word	0x08002267
 8002188:	08002267 	.word	0x08002267
 800218c:	080021cf 	.word	0x080021cf
 8002190:	2b40      	cmp	r3, #64	; 0x40
 8002192:	d024      	beq.n	80021de <MOTOR_gpio_and_pin_to_pwm_channel+0x286>
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;	local_pwm_channel.remap = TRUE;		break;
			case GPIO_PIN_13:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;	local_pwm_channel.negative = TRUE;	break;
			case GPIO_PIN_14:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.negative = TRUE;	break;
			case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;	local_pwm_channel.negative = TRUE;	break;
			default:
				break;
 8002194:	e067      	b.n	8002266 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
			case GPIO_PIN_0:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;										break;
 8002196:	2302      	movs	r3, #2
 8002198:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 800219c:	2308      	movs	r3, #8
 800219e:	61bb      	str	r3, [r7, #24]
 80021a0:	e062      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_1:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;										break;
 80021a2:	2302      	movs	r3, #2
 80021a4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80021a8:	230c      	movs	r3, #12
 80021aa:	61bb      	str	r3, [r7, #24]
 80021ac:	e05c      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_3:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.remap = TRUE;		break;
 80021ae:	2301      	movs	r3, #1
 80021b0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80021b4:	2304      	movs	r3, #4
 80021b6:	61bb      	str	r3, [r7, #24]
 80021b8:	2301      	movs	r3, #1
 80021ba:	623b      	str	r3, [r7, #32]
 80021bc:	e054      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_4:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;	local_pwm_channel.remap = TRUE;		break;
 80021be:	2302      	movs	r3, #2
 80021c0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80021c4:	2300      	movs	r3, #0
 80021c6:	61bb      	str	r3, [r7, #24]
 80021c8:	2301      	movs	r3, #1
 80021ca:	623b      	str	r3, [r7, #32]
 80021cc:	e04c      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_5:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.remap = TRUE;		break;
 80021ce:	2302      	movs	r3, #2
 80021d0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80021d4:	2304      	movs	r3, #4
 80021d6:	61bb      	str	r3, [r7, #24]
 80021d8:	2301      	movs	r3, #1
 80021da:	623b      	str	r3, [r7, #32]
 80021dc:	e044      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_6:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
 80021de:	2303      	movs	r3, #3
 80021e0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80021e4:	2300      	movs	r3, #0
 80021e6:	61bb      	str	r3, [r7, #24]
 80021e8:	e03e      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_7:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;										break;
 80021ea:	2303      	movs	r3, #3
 80021ec:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80021f0:	2304      	movs	r3, #4
 80021f2:	61bb      	str	r3, [r7, #24]
 80021f4:	e038      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_8:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;										break;
 80021f6:	2303      	movs	r3, #3
 80021f8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80021fc:	2308      	movs	r3, #8
 80021fe:	61bb      	str	r3, [r7, #24]
 8002200:	e032      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_9:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;										break;
 8002202:	2303      	movs	r3, #3
 8002204:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002208:	230c      	movs	r3, #12
 800220a:	61bb      	str	r3, [r7, #24]
 800220c:	e02c      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_10:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;	local_pwm_channel.remap = TRUE;		break;
 800220e:	2301      	movs	r3, #1
 8002210:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002214:	2308      	movs	r3, #8
 8002216:	61bb      	str	r3, [r7, #24]
 8002218:	2301      	movs	r3, #1
 800221a:	623b      	str	r3, [r7, #32]
 800221c:	e024      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;	local_pwm_channel.remap = TRUE;		break;
 800221e:	2301      	movs	r3, #1
 8002220:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002224:	230c      	movs	r3, #12
 8002226:	61bb      	str	r3, [r7, #24]
 8002228:	2301      	movs	r3, #1
 800222a:	623b      	str	r3, [r7, #32]
 800222c:	e01c      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_13:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;	local_pwm_channel.negative = TRUE;	break;
 800222e:	2300      	movs	r3, #0
 8002230:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002234:	2300      	movs	r3, #0
 8002236:	61bb      	str	r3, [r7, #24]
 8002238:	2301      	movs	r3, #1
 800223a:	61fb      	str	r3, [r7, #28]
 800223c:	e014      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_14:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.negative = TRUE;	break;
 800223e:	2300      	movs	r3, #0
 8002240:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002244:	2304      	movs	r3, #4
 8002246:	61bb      	str	r3, [r7, #24]
 8002248:	2301      	movs	r3, #1
 800224a:	61fb      	str	r3, [r7, #28]
 800224c:	e00c      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;	local_pwm_channel.negative = TRUE;	break;
 800224e:	2300      	movs	r3, #0
 8002250:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002254:	2308      	movs	r3, #8
 8002256:	61bb      	str	r3, [r7, #24]
 8002258:	2301      	movs	r3, #1
 800225a:	61fb      	str	r3, [r7, #28]
 800225c:	e004      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
				break;
 800225e:	bf00      	nop
 8002260:	e002      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
		}
	}
 8002262:	bf00      	nop
 8002264:	e000      	b.n	8002268 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
				break;
 8002266:	bf00      	nop
				break;
		}
	}
#endif

	if(local_pwm_channel.timer_id != TIMER_ID_NB)	//on a trouv !
 8002268:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800226c:	2b04      	cmp	r3, #4
 800226e:	d029      	beq.n	80022c4 <MOTOR_gpio_and_pin_to_pwm_channel+0x36c>
	{
		local_pwm_channel.handler = TIMER_get_phandler(local_pwm_channel.timer_id);
 8002270:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002274:	4618      	mov	r0, r3
 8002276:	f001 fa5d 	bl	8003734 <TIMER_get_phandler>
 800227a:	4603      	mov	r3, r0
 800227c:	62fb      	str	r3, [r7, #44]	; 0x2c
		if(local_pwm_channel.negative)
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d00d      	beq.n	80022a0 <MOTOR_gpio_and_pin_to_pwm_channel+0x348>
		{
			local_pwm_channel.func_start = &HAL_TIMEx_PWMN_Start;
 8002284:	4b04      	ldr	r3, [pc, #16]	; (8002298 <MOTOR_gpio_and_pin_to_pwm_channel+0x340>)
 8002286:	627b      	str	r3, [r7, #36]	; 0x24
			local_pwm_channel.func_stop = &HAL_TIMEx_PWMN_Stop;
 8002288:	4b04      	ldr	r3, [pc, #16]	; (800229c <MOTOR_gpio_and_pin_to_pwm_channel+0x344>)
 800228a:	62bb      	str	r3, [r7, #40]	; 0x28
 800228c:	e00c      	b.n	80022a8 <MOTOR_gpio_and_pin_to_pwm_channel+0x350>
 800228e:	bf00      	nop
 8002290:	40010800 	.word	0x40010800
 8002294:	40010c00 	.word	0x40010c00
 8002298:	080065ed 	.word	0x080065ed
 800229c:	08006641 	.word	0x08006641
		}
		else
		{
			local_pwm_channel.func_start = &HAL_TIM_PWM_Start;
 80022a0:	4b0d      	ldr	r3, [pc, #52]	; (80022d8 <MOTOR_gpio_and_pin_to_pwm_channel+0x380>)
 80022a2:	627b      	str	r3, [r7, #36]	; 0x24
			local_pwm_channel.func_stop = &HAL_TIM_PWM_Stop;
 80022a4:	4b0d      	ldr	r3, [pc, #52]	; (80022dc <MOTOR_gpio_and_pin_to_pwm_channel+0x384>)
 80022a6:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		*pwm_channel = local_pwm_channel;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	461d      	mov	r5, r3
 80022ac:	f107 0410 	add.w	r4, r7, #16
 80022b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022b8:	6823      	ldr	r3, [r4, #0]
 80022ba:	602b      	str	r3, [r5, #0]
		ret = END_OK;
 80022bc:	2301      	movs	r3, #1
 80022be:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80022c2:	e002      	b.n	80022ca <MOTOR_gpio_and_pin_to_pwm_channel+0x372>
	}
	else
	{
		debug_printf("chec d'ajout du moteur. Avez vous renseign une broche relie  un timer ?!\n");
 80022c4:	4806      	ldr	r0, [pc, #24]	; (80022e0 <MOTOR_gpio_and_pin_to_pwm_channel+0x388>)
 80022c6:	f005 f953 	bl	8007570 <puts>
	}

	return ret;
 80022ca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3738      	adds	r7, #56	; 0x38
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bdb0      	pop	{r4, r5, r7, pc}
 80022d6:	bf00      	nop
 80022d8:	08006015 	.word	0x08006015
 80022dc:	08006079 	.word	0x08006079
 80022e0:	0800d520 	.word	0x0800d520

080022e4 <MOTOR_set_duty>:
 * @param duty : indiquer un rapport cyclique. Ce rapport peut tre ngatif pour un sens de rotation invers !
 * @pre : le moteur indiqu doit avoir t ajout pralablement !
 * @post : la PWM sera mise  jour en consquence. Attention, l'autre broche de ce moteur (reverse si duty>0 ; forward si duty <0) sera mise  0 !
 */
void MOTOR_set_duty(motor_id_e id, int16_t duty)
{
 80022e4:	b590      	push	{r4, r7, lr}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	4603      	mov	r3, r0
 80022ec:	460a      	mov	r2, r1
 80022ee:	71fb      	strb	r3, [r7, #7]
 80022f0:	4613      	mov	r3, r2
 80022f2:	80bb      	strh	r3, [r7, #4]
	//Ecretage... Le rapport cyclique est exprim dans la mme unit que la PWM_PERIOD, il ne peut donc pas tre plus grand !
	if(duty > 1000)
 80022f4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80022f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022fc:	dd03      	ble.n	8002306 <MOTOR_set_duty+0x22>
		duty = 1000;
 80022fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002302:	80bb      	strh	r3, [r7, #4]
 8002304:	e007      	b.n	8002316 <MOTOR_set_duty+0x32>
	else if(duty < -1000)
 8002306:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800230a:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 800230e:	da02      	bge.n	8002316 <MOTOR_set_duty+0x32>
		duty = -1000;
 8002310:	f64f 4318 	movw	r3, #64536	; 0xfc18
 8002314:	80bb      	strh	r3, [r7, #4]


	if(motors[id].enable == FALSE)
 8002316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231a:	4a5c      	ldr	r2, [pc, #368]	; (800248c <MOTOR_set_duty+0x1a8>)
 800231c:	214c      	movs	r1, #76	; 0x4c
 800231e:	fb01 f303 	mul.w	r3, r1, r3
 8002322:	4413      	add	r3, r2
 8002324:	3348      	adds	r3, #72	; 0x48
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d103      	bne.n	8002334 <MOTOR_set_duty+0x50>
	{
		debug_printf("Vous cherchez  piloter un moteur qui n'a pas t ajout !\n");
 800232c:	4858      	ldr	r0, [pc, #352]	; (8002490 <MOTOR_set_duty+0x1ac>)
 800232e:	f005 f91f 	bl	8007570 <puts>
		return;
 8002332:	e0a8      	b.n	8002486 <MOTOR_set_duty+0x1a2>

	/*
	 * Pour chaque moteur, on dispose de deux signaux PWM.
	 * Selon le sens demand, dmarre et on arrte les broches correspondantes.
	 */
	if(duty < 0)
 8002334:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002338:	2b00      	cmp	r3, #0
 800233a:	da54      	bge.n	80023e6 <MOTOR_set_duty+0x102>
	{
		duty = (int16_t)(-duty);
 800233c:	88bb      	ldrh	r3, [r7, #4]
 800233e:	425b      	negs	r3, r3
 8002340:	b29b      	uxth	r3, r3
 8002342:	80bb      	strh	r3, [r7, #4]
		motors[id].forward.func_stop(motors[id].forward.handler, motors[id].forward.tim_channel);
 8002344:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002348:	4a50      	ldr	r2, [pc, #320]	; (800248c <MOTOR_set_duty+0x1a8>)
 800234a:	214c      	movs	r1, #76	; 0x4c
 800234c:	fb01 f303 	mul.w	r3, r1, r3
 8002350:	4413      	add	r3, r2
 8002352:	3318      	adds	r3, #24
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800235a:	494c      	ldr	r1, [pc, #304]	; (800248c <MOTOR_set_duty+0x1a8>)
 800235c:	204c      	movs	r0, #76	; 0x4c
 800235e:	fb00 f202 	mul.w	r2, r0, r2
 8002362:	440a      	add	r2, r1
 8002364:	321c      	adds	r2, #28
 8002366:	6810      	ldr	r0, [r2, #0]
 8002368:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800236c:	4947      	ldr	r1, [pc, #284]	; (800248c <MOTOR_set_duty+0x1a8>)
 800236e:	244c      	movs	r4, #76	; 0x4c
 8002370:	fb04 f202 	mul.w	r2, r4, r2
 8002374:	440a      	add	r2, r1
 8002376:	3208      	adds	r2, #8
 8002378:	6812      	ldr	r2, [r2, #0]
 800237a:	4611      	mov	r1, r2
 800237c:	4798      	blx	r3
		TIMER_set_duty(motors[id].reverse.timer_id, motors[id].reverse.tim_channel, (uint16_t)duty);
 800237e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002382:	4a42      	ldr	r2, [pc, #264]	; (800248c <MOTOR_set_duty+0x1a8>)
 8002384:	214c      	movs	r1, #76	; 0x4c
 8002386:	fb01 f303 	mul.w	r3, r1, r3
 800238a:	4413      	add	r3, r2
 800238c:	3344      	adds	r3, #68	; 0x44
 800238e:	7818      	ldrb	r0, [r3, #0]
 8002390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002394:	4a3d      	ldr	r2, [pc, #244]	; (800248c <MOTOR_set_duty+0x1a8>)
 8002396:	214c      	movs	r1, #76	; 0x4c
 8002398:	fb01 f303 	mul.w	r3, r1, r3
 800239c:	4413      	add	r3, r2
 800239e:	332c      	adds	r3, #44	; 0x2c
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	88ba      	ldrh	r2, [r7, #4]
 80023a4:	4619      	mov	r1, r3
 80023a6:	f001 f975 	bl	8003694 <TIMER_set_duty>
		motors[id].reverse.func_start(motors[id].reverse.handler, motors[id].reverse.tim_channel);
 80023aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ae:	4a37      	ldr	r2, [pc, #220]	; (800248c <MOTOR_set_duty+0x1a8>)
 80023b0:	214c      	movs	r1, #76	; 0x4c
 80023b2:	fb01 f303 	mul.w	r3, r1, r3
 80023b6:	4413      	add	r3, r2
 80023b8:	3338      	adds	r3, #56	; 0x38
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80023c0:	4932      	ldr	r1, [pc, #200]	; (800248c <MOTOR_set_duty+0x1a8>)
 80023c2:	204c      	movs	r0, #76	; 0x4c
 80023c4:	fb00 f202 	mul.w	r2, r0, r2
 80023c8:	440a      	add	r2, r1
 80023ca:	3240      	adds	r2, #64	; 0x40
 80023cc:	6810      	ldr	r0, [r2, #0]
 80023ce:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80023d2:	492e      	ldr	r1, [pc, #184]	; (800248c <MOTOR_set_duty+0x1a8>)
 80023d4:	244c      	movs	r4, #76	; 0x4c
 80023d6:	fb04 f202 	mul.w	r2, r4, r2
 80023da:	440a      	add	r2, r1
 80023dc:	322c      	adds	r2, #44	; 0x2c
 80023de:	6812      	ldr	r2, [r2, #0]
 80023e0:	4611      	mov	r1, r2
 80023e2:	4798      	blx	r3
 80023e4:	e04f      	b.n	8002486 <MOTOR_set_duty+0x1a2>
	}
	else
	{
		motors[id].reverse.func_stop(motors[id].reverse.handler, motors[id].reverse.tim_channel);
 80023e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ea:	4a28      	ldr	r2, [pc, #160]	; (800248c <MOTOR_set_duty+0x1a8>)
 80023ec:	214c      	movs	r1, #76	; 0x4c
 80023ee:	fb01 f303 	mul.w	r3, r1, r3
 80023f2:	4413      	add	r3, r2
 80023f4:	333c      	adds	r3, #60	; 0x3c
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80023fc:	4923      	ldr	r1, [pc, #140]	; (800248c <MOTOR_set_duty+0x1a8>)
 80023fe:	204c      	movs	r0, #76	; 0x4c
 8002400:	fb00 f202 	mul.w	r2, r0, r2
 8002404:	440a      	add	r2, r1
 8002406:	3240      	adds	r2, #64	; 0x40
 8002408:	6810      	ldr	r0, [r2, #0]
 800240a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800240e:	491f      	ldr	r1, [pc, #124]	; (800248c <MOTOR_set_duty+0x1a8>)
 8002410:	244c      	movs	r4, #76	; 0x4c
 8002412:	fb04 f202 	mul.w	r2, r4, r2
 8002416:	440a      	add	r2, r1
 8002418:	322c      	adds	r2, #44	; 0x2c
 800241a:	6812      	ldr	r2, [r2, #0]
 800241c:	4611      	mov	r1, r2
 800241e:	4798      	blx	r3
		TIMER_set_duty(motors[id].forward.timer_id, motors[id].forward.tim_channel, (uint16_t)duty);
 8002420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002424:	4a19      	ldr	r2, [pc, #100]	; (800248c <MOTOR_set_duty+0x1a8>)
 8002426:	214c      	movs	r1, #76	; 0x4c
 8002428:	fb01 f303 	mul.w	r3, r1, r3
 800242c:	4413      	add	r3, r2
 800242e:	3320      	adds	r3, #32
 8002430:	7818      	ldrb	r0, [r3, #0]
 8002432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002436:	4a15      	ldr	r2, [pc, #84]	; (800248c <MOTOR_set_duty+0x1a8>)
 8002438:	214c      	movs	r1, #76	; 0x4c
 800243a:	fb01 f303 	mul.w	r3, r1, r3
 800243e:	4413      	add	r3, r2
 8002440:	3308      	adds	r3, #8
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	88ba      	ldrh	r2, [r7, #4]
 8002446:	4619      	mov	r1, r3
 8002448:	f001 f924 	bl	8003694 <TIMER_set_duty>
		motors[id].forward.func_start(motors[id].forward.handler, motors[id].forward.tim_channel);
 800244c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002450:	4a0e      	ldr	r2, [pc, #56]	; (800248c <MOTOR_set_duty+0x1a8>)
 8002452:	214c      	movs	r1, #76	; 0x4c
 8002454:	fb01 f303 	mul.w	r3, r1, r3
 8002458:	4413      	add	r3, r2
 800245a:	3314      	adds	r3, #20
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002462:	490a      	ldr	r1, [pc, #40]	; (800248c <MOTOR_set_duty+0x1a8>)
 8002464:	204c      	movs	r0, #76	; 0x4c
 8002466:	fb00 f202 	mul.w	r2, r0, r2
 800246a:	440a      	add	r2, r1
 800246c:	321c      	adds	r2, #28
 800246e:	6810      	ldr	r0, [r2, #0]
 8002470:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002474:	4905      	ldr	r1, [pc, #20]	; (800248c <MOTOR_set_duty+0x1a8>)
 8002476:	244c      	movs	r4, #76	; 0x4c
 8002478:	fb04 f202 	mul.w	r2, r4, r2
 800247c:	440a      	add	r2, r1
 800247e:	3208      	adds	r2, #8
 8002480:	6812      	ldr	r2, [r2, #0]
 8002482:	4611      	mov	r1, r2
 8002484:	4798      	blx	r3
	}
}
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	bd90      	pop	{r4, r7, pc}
 800248c:	20000aec 	.word	0x20000aec
 8002490:	0800d570 	.word	0x0800d570

08002494 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002498:	f3bf 8f4f 	dsb	sy
}
 800249c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800249e:	4b06      	ldr	r3, [pc, #24]	; (80024b8 <__NVIC_SystemReset+0x24>)
 80024a0:	68db      	ldr	r3, [r3, #12]
 80024a2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80024a6:	4904      	ldr	r1, [pc, #16]	; (80024b8 <__NVIC_SystemReset+0x24>)
 80024a8:	4b04      	ldr	r3, [pc, #16]	; (80024bc <__NVIC_SystemReset+0x28>)
 80024aa:	4313      	orrs	r3, r2
 80024ac:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80024ae:	f3bf 8f4f 	dsb	sy
}
 80024b2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80024b4:	bf00      	nop
 80024b6:	e7fd      	b.n	80024b4 <__NVIC_SystemReset+0x20>
 80024b8:	e000ed00 	.word	0xe000ed00
 80024bc:	05fa0004 	.word	0x05fa0004

080024c0 <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b08a      	sub	sp, #40	; 0x28
 80024c4:	af02      	add	r7, sp, #8
 80024c6:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a80      	ldr	r2, [pc, #512]	; (80026cc <SPI_Init+0x20c>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d00a      	beq.n	80024e6 <SPI_Init+0x26>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	4a7f      	ldr	r2, [pc, #508]	; (80026d0 <SPI_Init+0x210>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d006      	beq.n	80024e6 <SPI_Init+0x26>
 80024d8:	4a7e      	ldr	r2, [pc, #504]	; (80026d4 <SPI_Init+0x214>)
 80024da:	211e      	movs	r1, #30
 80024dc:	487e      	ldr	r0, [pc, #504]	; (80026d8 <SPI_Init+0x218>)
 80024de:	f004 ffef 	bl	80074c0 <printf>
 80024e2:	f7ff ffd7 	bl	8002494 <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a79      	ldr	r2, [pc, #484]	; (80026d0 <SPI_Init+0x210>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	bf0c      	ite	eq
 80024ee:	2301      	moveq	r3, #1
 80024f0:	2300      	movne	r3, #0
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 80024f6:	7ffb      	ldrb	r3, [r7, #31]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d130      	bne.n	800255e <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 80024fc:	4b77      	ldr	r3, [pc, #476]	; (80026dc <SPI_Init+0x21c>)
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	4a76      	ldr	r2, [pc, #472]	; (80026dc <SPI_Init+0x21c>)
 8002502:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002506:	6193      	str	r3, [r2, #24]
 8002508:	4b74      	ldr	r3, [pc, #464]	; (80026dc <SPI_Init+0x21c>)
 800250a:	699b      	ldr	r3, [r3, #24]
 800250c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002510:	61bb      	str	r3, [r7, #24]
 8002512:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002514:	4b71      	ldr	r3, [pc, #452]	; (80026dc <SPI_Init+0x21c>)
 8002516:	699b      	ldr	r3, [r3, #24]
 8002518:	4a70      	ldr	r2, [pc, #448]	; (80026dc <SPI_Init+0x21c>)
 800251a:	f043 0304 	orr.w	r3, r3, #4
 800251e:	6193      	str	r3, [r2, #24]
 8002520:	4b6e      	ldr	r3, [pc, #440]	; (80026dc <SPI_Init+0x21c>)
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	f003 0304 	and.w	r3, r3, #4
 8002528:	617b      	str	r3, [r7, #20]
 800252a:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800252c:	2303      	movs	r3, #3
 800252e:	9300      	str	r3, [sp, #0]
 8002530:	2301      	movs	r3, #1
 8002532:	2202      	movs	r2, #2
 8002534:	2120      	movs	r1, #32
 8002536:	486a      	ldr	r0, [pc, #424]	; (80026e0 <SPI_Init+0x220>)
 8002538:	f7ff fb90 	bl	8001c5c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800253c:	2303      	movs	r3, #3
 800253e:	9300      	str	r3, [sp, #0]
 8002540:	2301      	movs	r3, #1
 8002542:	2200      	movs	r2, #0
 8002544:	2140      	movs	r1, #64	; 0x40
 8002546:	4866      	ldr	r0, [pc, #408]	; (80026e0 <SPI_Init+0x220>)
 8002548:	f7ff fb88 	bl	8001c5c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800254c:	2303      	movs	r3, #3
 800254e:	9300      	str	r3, [sp, #0]
 8002550:	2301      	movs	r3, #1
 8002552:	2202      	movs	r2, #2
 8002554:	2180      	movs	r1, #128	; 0x80
 8002556:	4862      	ldr	r0, [pc, #392]	; (80026e0 <SPI_Init+0x220>)
 8002558:	f7ff fb80 	bl	8001c5c <BSP_GPIO_PinCfg>
 800255c:	e032      	b.n	80025c4 <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 800255e:	4b5f      	ldr	r3, [pc, #380]	; (80026dc <SPI_Init+0x21c>)
 8002560:	69db      	ldr	r3, [r3, #28]
 8002562:	4a5e      	ldr	r2, [pc, #376]	; (80026dc <SPI_Init+0x21c>)
 8002564:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002568:	61d3      	str	r3, [r2, #28]
 800256a:	4b5c      	ldr	r3, [pc, #368]	; (80026dc <SPI_Init+0x21c>)
 800256c:	69db      	ldr	r3, [r3, #28]
 800256e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002572:	613b      	str	r3, [r7, #16]
 8002574:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8002576:	4b59      	ldr	r3, [pc, #356]	; (80026dc <SPI_Init+0x21c>)
 8002578:	699b      	ldr	r3, [r3, #24]
 800257a:	4a58      	ldr	r2, [pc, #352]	; (80026dc <SPI_Init+0x21c>)
 800257c:	f043 0308 	orr.w	r3, r3, #8
 8002580:	6193      	str	r3, [r2, #24]
 8002582:	4b56      	ldr	r3, [pc, #344]	; (80026dc <SPI_Init+0x21c>)
 8002584:	699b      	ldr	r3, [r3, #24]
 8002586:	f003 0308 	and.w	r3, r3, #8
 800258a:	60fb      	str	r3, [r7, #12]
 800258c:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800258e:	2303      	movs	r3, #3
 8002590:	9300      	str	r3, [sp, #0]
 8002592:	2301      	movs	r3, #1
 8002594:	2202      	movs	r2, #2
 8002596:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800259a:	4852      	ldr	r0, [pc, #328]	; (80026e4 <SPI_Init+0x224>)
 800259c:	f7ff fb5e 	bl	8001c5c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80025a0:	2303      	movs	r3, #3
 80025a2:	9300      	str	r3, [sp, #0]
 80025a4:	2301      	movs	r3, #1
 80025a6:	2200      	movs	r2, #0
 80025a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80025ac:	484d      	ldr	r0, [pc, #308]	; (80026e4 <SPI_Init+0x224>)
 80025ae:	f7ff fb55 	bl	8001c5c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80025b2:	2303      	movs	r3, #3
 80025b4:	9300      	str	r3, [sp, #0]
 80025b6:	2301      	movs	r3, #1
 80025b8:	2202      	movs	r2, #2
 80025ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025be:	4849      	ldr	r0, [pc, #292]	; (80026e4 <SPI_Init+0x224>)
 80025c0:	f7ff fb4c 	bl	8001c5c <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 80025c4:	7ffb      	ldrb	r3, [r7, #31]
 80025c6:	4a48      	ldr	r2, [pc, #288]	; (80026e8 <SPI_Init+0x228>)
 80025c8:	2158      	movs	r1, #88	; 0x58
 80025ca:	fb01 f303 	mul.w	r3, r1, r3
 80025ce:	4413      	add	r3, r2
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80025d4:	7ffb      	ldrb	r3, [r7, #31]
 80025d6:	4a44      	ldr	r2, [pc, #272]	; (80026e8 <SPI_Init+0x228>)
 80025d8:	2158      	movs	r1, #88	; 0x58
 80025da:	fb01 f303 	mul.w	r3, r1, r3
 80025de:	4413      	add	r3, r2
 80025e0:	331c      	adds	r3, #28
 80025e2:	2210      	movs	r2, #16
 80025e4:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 80025e6:	7ffb      	ldrb	r3, [r7, #31]
 80025e8:	4a3f      	ldr	r2, [pc, #252]	; (80026e8 <SPI_Init+0x228>)
 80025ea:	2158      	movs	r1, #88	; 0x58
 80025ec:	fb01 f303 	mul.w	r3, r1, r3
 80025f0:	4413      	add	r3, r2
 80025f2:	3314      	adds	r3, #20
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 80025f8:	7ffb      	ldrb	r3, [r7, #31]
 80025fa:	4a3b      	ldr	r2, [pc, #236]	; (80026e8 <SPI_Init+0x228>)
 80025fc:	2158      	movs	r1, #88	; 0x58
 80025fe:	fb01 f303 	mul.w	r3, r1, r3
 8002602:	4413      	add	r3, r2
 8002604:	3310      	adds	r3, #16
 8002606:	2200      	movs	r2, #0
 8002608:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800260a:	7ffb      	ldrb	r3, [r7, #31]
 800260c:	4a36      	ldr	r2, [pc, #216]	; (80026e8 <SPI_Init+0x228>)
 800260e:	2158      	movs	r1, #88	; 0x58
 8002610:	fb01 f303 	mul.w	r3, r1, r3
 8002614:	4413      	add	r3, r2
 8002616:	3328      	adds	r3, #40	; 0x28
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 800261c:	7ffb      	ldrb	r3, [r7, #31]
 800261e:	4a32      	ldr	r2, [pc, #200]	; (80026e8 <SPI_Init+0x228>)
 8002620:	2158      	movs	r1, #88	; 0x58
 8002622:	fb01 f303 	mul.w	r3, r1, r3
 8002626:	4413      	add	r3, r2
 8002628:	332c      	adds	r3, #44	; 0x2c
 800262a:	2200      	movs	r2, #0
 800262c:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 800262e:	7ffb      	ldrb	r3, [r7, #31]
 8002630:	4a2d      	ldr	r2, [pc, #180]	; (80026e8 <SPI_Init+0x228>)
 8002632:	2158      	movs	r1, #88	; 0x58
 8002634:	fb01 f303 	mul.w	r3, r1, r3
 8002638:	4413      	add	r3, r2
 800263a:	330c      	adds	r3, #12
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8002640:	7ffb      	ldrb	r3, [r7, #31]
 8002642:	4a29      	ldr	r2, [pc, #164]	; (80026e8 <SPI_Init+0x228>)
 8002644:	2158      	movs	r1, #88	; 0x58
 8002646:	fb01 f303 	mul.w	r3, r1, r3
 800264a:	4413      	add	r3, r2
 800264c:	3308      	adds	r3, #8
 800264e:	2200      	movs	r2, #0
 8002650:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002652:	7ffb      	ldrb	r3, [r7, #31]
 8002654:	4a24      	ldr	r2, [pc, #144]	; (80026e8 <SPI_Init+0x228>)
 8002656:	2158      	movs	r1, #88	; 0x58
 8002658:	fb01 f303 	mul.w	r3, r1, r3
 800265c:	4413      	add	r3, r2
 800265e:	3320      	adds	r3, #32
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8002664:	7ffb      	ldrb	r3, [r7, #31]
 8002666:	4a20      	ldr	r2, [pc, #128]	; (80026e8 <SPI_Init+0x228>)
 8002668:	2158      	movs	r1, #88	; 0x58
 800266a:	fb01 f303 	mul.w	r3, r1, r3
 800266e:	4413      	add	r3, r2
 8002670:	3304      	adds	r3, #4
 8002672:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002676:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 8002678:	7ffb      	ldrb	r3, [r7, #31]
 800267a:	4a1b      	ldr	r2, [pc, #108]	; (80026e8 <SPI_Init+0x228>)
 800267c:	2158      	movs	r1, #88	; 0x58
 800267e:	fb01 f303 	mul.w	r3, r1, r3
 8002682:	4413      	add	r3, r2
 8002684:	3318      	adds	r3, #24
 8002686:	f44f 7200 	mov.w	r2, #512	; 0x200
 800268a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 800268c:	7ffb      	ldrb	r3, [r7, #31]
 800268e:	4a16      	ldr	r2, [pc, #88]	; (80026e8 <SPI_Init+0x228>)
 8002690:	2158      	movs	r1, #88	; 0x58
 8002692:	fb01 f303 	mul.w	r3, r1, r3
 8002696:	4413      	add	r3, r2
 8002698:	3324      	adds	r3, #36	; 0x24
 800269a:	2200      	movs	r2, #0
 800269c:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 800269e:	7ffb      	ldrb	r3, [r7, #31]
 80026a0:	4a11      	ldr	r2, [pc, #68]	; (80026e8 <SPI_Init+0x228>)
 80026a2:	2158      	movs	r1, #88	; 0x58
 80026a4:	fb01 f303 	mul.w	r3, r1, r3
 80026a8:	4413      	add	r3, r2
 80026aa:	3351      	adds	r3, #81	; 0x51
 80026ac:	2200      	movs	r2, #0
 80026ae:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 80026b0:	7ffb      	ldrb	r3, [r7, #31]
 80026b2:	2258      	movs	r2, #88	; 0x58
 80026b4:	fb02 f303 	mul.w	r3, r2, r3
 80026b8:	4a0b      	ldr	r2, [pc, #44]	; (80026e8 <SPI_Init+0x228>)
 80026ba:	4413      	add	r3, r2
 80026bc:	4618      	mov	r0, r3
 80026be:	f003 fbb5 	bl	8005e2c <HAL_SPI_Init>
}
 80026c2:	bf00      	nop
 80026c4:	3720      	adds	r7, #32
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	40013000 	.word	0x40013000
 80026d0:	40003800 	.word	0x40003800
 80026d4:	0800d5ac 	.word	0x0800d5ac
 80026d8:	0800d5cc 	.word	0x0800d5cc
 80026dc:	40021000 	.word	0x40021000
 80026e0:	40010800 	.word	0x40010800
 80026e4:	40010c00 	.word	0x40010c00
 80026e8:	20000c1c 	.word	0x20000c1c

080026ec <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	460b      	mov	r3, r1
 80026f6:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	4a12      	ldr	r2, [pc, #72]	; (8002744 <SPI_WriteNoRegister+0x58>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d00a      	beq.n	8002716 <SPI_WriteNoRegister+0x2a>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	4a11      	ldr	r2, [pc, #68]	; (8002748 <SPI_WriteNoRegister+0x5c>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d006      	beq.n	8002716 <SPI_WriteNoRegister+0x2a>
 8002708:	4a10      	ldr	r2, [pc, #64]	; (800274c <SPI_WriteNoRegister+0x60>)
 800270a:	217f      	movs	r1, #127	; 0x7f
 800270c:	4810      	ldr	r0, [pc, #64]	; (8002750 <SPI_WriteNoRegister+0x64>)
 800270e:	f004 fed7 	bl	80074c0 <printf>
 8002712:	f7ff febf 	bl	8002494 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4a0b      	ldr	r2, [pc, #44]	; (8002748 <SPI_WriteNoRegister+0x5c>)
 800271a:	4293      	cmp	r3, r2
 800271c:	bf0c      	ite	eq
 800271e:	2301      	moveq	r3, #1
 8002720:	2300      	movne	r3, #0
 8002722:	b2db      	uxtb	r3, r3
 8002724:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 8002726:	7bfb      	ldrb	r3, [r7, #15]
 8002728:	2258      	movs	r2, #88	; 0x58
 800272a:	fb02 f303 	mul.w	r3, r2, r3
 800272e:	4a09      	ldr	r2, [pc, #36]	; (8002754 <SPI_WriteNoRegister+0x68>)
 8002730:	1898      	adds	r0, r3, r2
 8002732:	1cf9      	adds	r1, r7, #3
 8002734:	2364      	movs	r3, #100	; 0x64
 8002736:	2201      	movs	r2, #1
 8002738:	f003 f991 	bl	8005a5e <HAL_SPI_Transmit>
}
 800273c:	bf00      	nop
 800273e:	3710      	adds	r7, #16
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	40013000 	.word	0x40013000
 8002748:	40003800 	.word	0x40003800
 800274c:	0800d5ac 	.word	0x0800d5ac
 8002750:	0800d5cc 	.word	0x0800d5cc
 8002754:	20000c1c 	.word	0x20000c1c

08002758 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	4613      	mov	r3, r2
 8002764:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	4a12      	ldr	r2, [pc, #72]	; (80027b4 <SPI_WriteMultiNoRegister+0x5c>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d00a      	beq.n	8002784 <SPI_WriteMultiNoRegister+0x2c>
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	4a11      	ldr	r2, [pc, #68]	; (80027b8 <SPI_WriteMultiNoRegister+0x60>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d006      	beq.n	8002784 <SPI_WriteMultiNoRegister+0x2c>
 8002776:	4a11      	ldr	r2, [pc, #68]	; (80027bc <SPI_WriteMultiNoRegister+0x64>)
 8002778:	218c      	movs	r1, #140	; 0x8c
 800277a:	4811      	ldr	r0, [pc, #68]	; (80027c0 <SPI_WriteMultiNoRegister+0x68>)
 800277c:	f004 fea0 	bl	80074c0 <printf>
 8002780:	f7ff fe88 	bl	8002494 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	4a0c      	ldr	r2, [pc, #48]	; (80027b8 <SPI_WriteMultiNoRegister+0x60>)
 8002788:	4293      	cmp	r3, r2
 800278a:	bf0c      	ite	eq
 800278c:	2301      	moveq	r3, #1
 800278e:	2300      	movne	r3, #0
 8002790:	b2db      	uxtb	r3, r3
 8002792:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 8002794:	7dfb      	ldrb	r3, [r7, #23]
 8002796:	2258      	movs	r2, #88	; 0x58
 8002798:	fb02 f303 	mul.w	r3, r2, r3
 800279c:	4a09      	ldr	r2, [pc, #36]	; (80027c4 <SPI_WriteMultiNoRegister+0x6c>)
 800279e:	1898      	adds	r0, r3, r2
 80027a0:	88fa      	ldrh	r2, [r7, #6]
 80027a2:	2364      	movs	r3, #100	; 0x64
 80027a4:	68b9      	ldr	r1, [r7, #8]
 80027a6:	f003 f95a 	bl	8005a5e <HAL_SPI_Transmit>
}
 80027aa:	bf00      	nop
 80027ac:	3718      	adds	r7, #24
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	40013000 	.word	0x40013000
 80027b8:	40003800 	.word	0x40003800
 80027bc:	0800d5ac 	.word	0x0800d5ac
 80027c0:	0800d5cc 	.word	0x0800d5cc
 80027c4:	20000c1c 	.word	0x20000c1c

080027c8 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	460b      	mov	r3, r1
 80027d2:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027dc:	2b00      	cmp	r3, #0
 80027de:	bf14      	ite	ne
 80027e0:	2301      	movne	r3, #1
 80027e2:	2300      	moveq	r3, #0
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4a1e      	ldr	r2, [pc, #120]	; (8002864 <TM_SPI_SetDataSize+0x9c>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	bf0c      	ite	eq
 80027f0:	2301      	moveq	r3, #1
 80027f2:	2300      	movne	r3, #0
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 8002804:	78fb      	ldrb	r3, [r7, #3]
 8002806:	2b01      	cmp	r3, #1
 8002808:	d110      	bne.n	800282c <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 800280a:	7bbb      	ldrb	r3, [r7, #14]
 800280c:	4a16      	ldr	r2, [pc, #88]	; (8002868 <TM_SPI_SetDataSize+0xa0>)
 800280e:	2158      	movs	r1, #88	; 0x58
 8002810:	fb01 f303 	mul.w	r3, r1, r3
 8002814:	4413      	add	r3, r2
 8002816:	330c      	adds	r3, #12
 8002818:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800281c:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	e00e      	b.n	800284a <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 800282c:	7bbb      	ldrb	r3, [r7, #14]
 800282e:	4a0e      	ldr	r2, [pc, #56]	; (8002868 <TM_SPI_SetDataSize+0xa0>)
 8002830:	2158      	movs	r1, #88	; 0x58
 8002832:	fb01 f303 	mul.w	r3, r1, r3
 8002836:	4413      	add	r3, r2
 8002838:	330c      	adds	r3, #12
 800283a:	2200      	movs	r2, #0
 800283c:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 8002856:	7bfb      	ldrb	r3, [r7, #15]
}
 8002858:	4618      	mov	r0, r3
 800285a:	3714      	adds	r7, #20
 800285c:	46bd      	mov	sp, r7
 800285e:	bc80      	pop	{r7}
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	40003800 	.word	0x40003800
 8002868:	20000c1c 	.word	0x20000c1c

0800286c <__NVIC_SystemReset>:
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002870:	f3bf 8f4f 	dsb	sy
}
 8002874:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002876:	4b06      	ldr	r3, [pc, #24]	; (8002890 <__NVIC_SystemReset+0x24>)
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800287e:	4904      	ldr	r1, [pc, #16]	; (8002890 <__NVIC_SystemReset+0x24>)
 8002880:	4b04      	ldr	r3, [pc, #16]	; (8002894 <__NVIC_SystemReset+0x28>)
 8002882:	4313      	orrs	r3, r2
 8002884:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002886:	f3bf 8f4f 	dsb	sy
}
 800288a:	bf00      	nop
    __NOP();
 800288c:	bf00      	nop
 800288e:	e7fd      	b.n	800288c <__NVIC_SystemReset+0x20>
 8002890:	e000ed00 	.word	0xe000ed00
 8002894:	05fa0004 	.word	0x05fa0004

08002898 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 800289c:	f7ff f98c 	bl	8001bb8 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 80028a0:	4b25      	ldr	r3, [pc, #148]	; (8002938 <HAL_MspInit+0xa0>)
 80028a2:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80028a6:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 80028a8:	4b23      	ldr	r3, [pc, #140]	; (8002938 <HAL_MspInit+0xa0>)
 80028aa:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80028ae:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 80028b0:	4b21      	ldr	r3, [pc, #132]	; (8002938 <HAL_MspInit+0xa0>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 80028b6:	4b20      	ldr	r3, [pc, #128]	; (8002938 <HAL_MspInit+0xa0>)
 80028b8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80028bc:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 80028be:	4b1f      	ldr	r3, [pc, #124]	; (800293c <HAL_MspInit+0xa4>)
 80028c0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80028c4:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 80028c6:	4b1d      	ldr	r3, [pc, #116]	; (800293c <HAL_MspInit+0xa4>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 80028cc:	4b1b      	ldr	r3, [pc, #108]	; (800293c <HAL_MspInit+0xa4>)
 80028ce:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80028d2:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 80028d4:	4b19      	ldr	r3, [pc, #100]	; (800293c <HAL_MspInit+0xa4>)
 80028d6:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80028da:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 80028dc:	4b18      	ldr	r3, [pc, #96]	; (8002940 <HAL_MspInit+0xa8>)
 80028de:	2200      	movs	r2, #0
 80028e0:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 80028e2:	4b17      	ldr	r3, [pc, #92]	; (8002940 <HAL_MspInit+0xa8>)
 80028e4:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80028e8:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 80028ea:	4b15      	ldr	r3, [pc, #84]	; (8002940 <HAL_MspInit+0xa8>)
 80028ec:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80028f0:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 80028f2:	4b13      	ldr	r3, [pc, #76]	; (8002940 <HAL_MspInit+0xa8>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 80028f8:	4b12      	ldr	r3, [pc, #72]	; (8002944 <HAL_MspInit+0xac>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 80028fe:	4b11      	ldr	r3, [pc, #68]	; (8002944 <HAL_MspInit+0xac>)
 8002900:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002904:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 8002906:	4b0f      	ldr	r3, [pc, #60]	; (8002944 <HAL_MspInit+0xac>)
 8002908:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800290c:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 800290e:	4b0d      	ldr	r3, [pc, #52]	; (8002944 <HAL_MspInit+0xac>)
 8002910:	2200      	movs	r2, #0
 8002912:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 8002914:	4b0c      	ldr	r3, [pc, #48]	; (8002948 <HAL_MspInit+0xb0>)
 8002916:	2200      	movs	r2, #0
 8002918:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 800291a:	4b0b      	ldr	r3, [pc, #44]	; (8002948 <HAL_MspInit+0xb0>)
 800291c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002920:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 8002922:	4b09      	ldr	r3, [pc, #36]	; (8002948 <HAL_MspInit+0xb0>)
 8002924:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002928:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 800292a:	4b07      	ldr	r3, [pc, #28]	; (8002948 <HAL_MspInit+0xb0>)
 800292c:	2200      	movs	r2, #0
 800292e:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8002930:	f000 f813 	bl	800295a <SYS_ClockConfig>
}
 8002934:	bf00      	nop
 8002936:	bd80      	pop	{r7, pc}
 8002938:	40010800 	.word	0x40010800
 800293c:	40010c00 	.word	0x40010c00
 8002940:	40011000 	.word	0x40011000
 8002944:	40011400 	.word	0x40011400
 8002948:	40011800 	.word	0x40011800

0800294c <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002950:	2003      	movs	r0, #3
 8002952:	f002 f9e9 	bl	8004d28 <HAL_NVIC_SetPriorityGrouping>
}
 8002956:	bf00      	nop
 8002958:	bd80      	pop	{r7, pc}

0800295a <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b090      	sub	sp, #64	; 0x40
 800295e:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8002960:	f107 0318 	add.w	r3, r7, #24
 8002964:	2228      	movs	r2, #40	; 0x28
 8002966:	2100      	movs	r1, #0
 8002968:	4618      	mov	r0, r3
 800296a:	f004 fd95 	bl	8007498 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 800296e:	2302      	movs	r3, #2
 8002970:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002972:	2300      	movs	r3, #0
 8002974:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8002976:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800297a:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800297c:	2302      	movs	r3, #2
 800297e:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002980:	2310      	movs	r3, #16
 8002982:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8002984:	2301      	movs	r3, #1
 8002986:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8002988:	2300      	movs	r3, #0
 800298a:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 800298c:	2300      	movs	r3, #0
 800298e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8002990:	f107 0318 	add.w	r3, r7, #24
 8002994:	4618      	mov	r0, r3
 8002996:	f002 fc3f 	bl	8005218 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800299a:	2300      	movs	r3, #0
 800299c:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 800299e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029a2:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 80029a4:	2300      	movs	r3, #0
 80029a6:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029a8:	2302      	movs	r3, #2
 80029aa:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80029ac:	230f      	movs	r3, #15
 80029ae:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80029b0:	1d3b      	adds	r3, r7, #4
 80029b2:	2102      	movs	r1, #2
 80029b4:	4618      	mov	r0, r3
 80029b6:	f002 feaf 	bl	8005718 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 80029ba:	f001 fcb7 	bl	800432c <SystemCoreClockUpdate>
}
 80029be:	bf00      	nop
 80029c0:	3740      	adds	r7, #64	; 0x40
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
	...

080029c8 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80029d0:	2204      	movs	r2, #4
 80029d2:	4902      	ldr	r1, [pc, #8]	; (80029dc <_exit+0x14>)
 80029d4:	2001      	movs	r0, #1
 80029d6:	f000 f8db 	bl	8002b90 <_write>
	while (1) {
 80029da:	e7fe      	b.n	80029da <_exit+0x12>
 80029dc:	0800d608 	.word	0x0800d608

080029e0 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029f0:	605a      	str	r2, [r3, #4]
	return 0;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bc80      	pop	{r7}
 80029fc:	4770      	bx	lr

080029fe <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 80029fe:	b480      	push	{r7}
 8002a00:	af00      	add	r7, sp, #0
	return 1;
 8002a02:	2301      	movs	r3, #1
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bc80      	pop	{r7}
 8002a0a:	4770      	bx	lr

08002a0c <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002a16:	f004 facb 	bl	8006fb0 <__errno>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2216      	movs	r2, #22
 8002a1e:	601a      	str	r2, [r3, #0]
	return (-1);
 8002a20:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3708      	adds	r7, #8
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002a34:	4b11      	ldr	r3, [pc, #68]	; (8002a7c <_sbrk+0x50>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d102      	bne.n	8002a42 <_sbrk+0x16>
		heap_end = &end;
 8002a3c:	4b0f      	ldr	r3, [pc, #60]	; (8002a7c <_sbrk+0x50>)
 8002a3e:	4a10      	ldr	r2, [pc, #64]	; (8002a80 <_sbrk+0x54>)
 8002a40:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002a42:	4b0e      	ldr	r3, [pc, #56]	; (8002a7c <_sbrk+0x50>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002a48:	4b0c      	ldr	r3, [pc, #48]	; (8002a7c <_sbrk+0x50>)
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	4413      	add	r3, r2
 8002a50:	466a      	mov	r2, sp
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d907      	bls.n	8002a66 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002a56:	f004 faab 	bl	8006fb0 <__errno>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	220c      	movs	r2, #12
 8002a5e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002a60:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a64:	e006      	b.n	8002a74 <_sbrk+0x48>
	}

	heap_end += incr;
 8002a66:	4b05      	ldr	r3, [pc, #20]	; (8002a7c <_sbrk+0x50>)
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4413      	add	r3, r2
 8002a6e:	4a03      	ldr	r2, [pc, #12]	; (8002a7c <_sbrk+0x50>)
 8002a70:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002a72:	68fb      	ldr	r3, [r7, #12]
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3710      	adds	r7, #16
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	20000cd4 	.word	0x20000cd4
 8002a80:	20001180 	.word	0x20001180

08002a84 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8002a8e:	f004 fa8f 	bl	8006fb0 <__errno>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2200      	movs	r2, #0
 8002a96:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8002a98:	6838      	ldr	r0, [r7, #0]
 8002a9a:	f7ff ffc7 	bl	8002a2c <_sbrk>
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002aa6:	d10b      	bne.n	8002ac0 <_sbrk_r+0x3c>
 8002aa8:	f004 fa82 	bl	8006fb0 <__errno>
 8002aac:	4603      	mov	r3, r0
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d005      	beq.n	8002ac0 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8002ab4:	f004 fa7c 	bl	8006fb0 <__errno>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	601a      	str	r2, [r3, #0]
  return ret;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
	...

08002acc <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	71fb      	strb	r3, [r7, #7]
 8002ad6:	460b      	mov	r3, r1
 8002ad8:	71bb      	strb	r3, [r7, #6]
 8002ada:	4613      	mov	r3, r2
 8002adc:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8002ade:	4b08      	ldr	r3, [pc, #32]	; (8002b00 <SYS_set_std_usart+0x34>)
 8002ae0:	4a08      	ldr	r2, [pc, #32]	; (8002b04 <SYS_set_std_usart+0x38>)
 8002ae2:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8002ae4:	4a08      	ldr	r2, [pc, #32]	; (8002b08 <SYS_set_std_usart+0x3c>)
 8002ae6:	79fb      	ldrb	r3, [r7, #7]
 8002ae8:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8002aea:	4a08      	ldr	r2, [pc, #32]	; (8002b0c <SYS_set_std_usart+0x40>)
 8002aec:	79bb      	ldrb	r3, [r7, #6]
 8002aee:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8002af0:	4a07      	ldr	r2, [pc, #28]	; (8002b10 <SYS_set_std_usart+0x44>)
 8002af2:	797b      	ldrb	r3, [r7, #5]
 8002af4:	7013      	strb	r3, [r2, #0]
}
 8002af6:	bf00      	nop
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bc80      	pop	{r7}
 8002afe:	4770      	bx	lr
 8002b00:	20000cd0 	.word	0x20000cd0
 8002b04:	e5e0e5e0 	.word	0xe5e0e5e0
 8002b08:	20000cce 	.word	0x20000cce
 8002b0c:	20000ccc 	.word	0x20000ccc
 8002b10:	20000ccd 	.word	0x20000ccd

08002b14 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b088      	sub	sp, #32
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8002b20:	2300      	movs	r3, #0
 8002b22:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d122      	bne.n	8002b70 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	61fb      	str	r3, [r7, #28]
 8002b2e:	e01a      	b.n	8002b66 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8002b30:	bf00      	nop
 8002b32:	4b16      	ldr	r3, [pc, #88]	; (8002b8c <_read+0x78>)
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f000 ffd4 	bl	8003ae4 <UART_data_ready>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d0f7      	beq.n	8002b32 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8002b42:	4b12      	ldr	r3, [pc, #72]	; (8002b8c <_read+0x78>)
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	4618      	mov	r0, r3
 8002b48:	f000 ffea 	bl	8003b20 <UART_get_next_byte>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	1c5a      	adds	r2, r3, #1
 8002b54:	60ba      	str	r2, [r7, #8]
 8002b56:	7dfa      	ldrb	r2, [r7, #23]
 8002b58:	701a      	strb	r2, [r3, #0]
				num++;
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	3301      	adds	r3, #1
 8002b64:	61fb      	str	r3, [r7, #28]
 8002b66:	69fa      	ldr	r2, [r7, #28]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	dbe0      	blt.n	8002b30 <_read+0x1c>
			}
			break;
 8002b6e:	e007      	b.n	8002b80 <_read+0x6c>
		default:
			errno = EBADF;
 8002b70:	f004 fa1e 	bl	8006fb0 <__errno>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2209      	movs	r2, #9
 8002b78:	601a      	str	r2, [r3, #0]
			return -1;
 8002b7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b7e:	e000      	b.n	8002b82 <_read+0x6e>
	}
	return num;
 8002b80:	69bb      	ldr	r3, [r7, #24]
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3720      	adds	r7, #32
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	20000cce 	.word	0x20000cce

08002b90 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b086      	sub	sp, #24
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	60b9      	str	r1, [r7, #8]
 8002b9a:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d003      	beq.n	8002baa <_write+0x1a>
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d014      	beq.n	8002bd2 <_write+0x42>
 8002ba8:	e027      	b.n	8002bfa <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8002baa:	2300      	movs	r3, #0
 8002bac:	617b      	str	r3, [r7, #20]
 8002bae:	e00b      	b.n	8002bc8 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8002bb0:	4b18      	ldr	r3, [pc, #96]	; (8002c14 <_write+0x84>)
 8002bb2:	7818      	ldrb	r0, [r3, #0]
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	1c5a      	adds	r2, r3, #1
 8002bb8:	60ba      	str	r2, [r7, #8]
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	f001 f819 	bl	8003bf4 <UART_putc>
			for (n = 0; n < len; n++)
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	617b      	str	r3, [r7, #20]
 8002bc8:	697a      	ldr	r2, [r7, #20]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	dbef      	blt.n	8002bb0 <_write+0x20>
#endif
			}
			break;
 8002bd0:	e01b      	b.n	8002c0a <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	617b      	str	r3, [r7, #20]
 8002bd6:	e00b      	b.n	8002bf0 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8002bd8:	4b0f      	ldr	r3, [pc, #60]	; (8002c18 <_write+0x88>)
 8002bda:	7818      	ldrb	r0, [r3, #0]
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	1c5a      	adds	r2, r3, #1
 8002be0:	60ba      	str	r2, [r7, #8]
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	4619      	mov	r1, r3
 8002be6:	f001 f805 	bl	8003bf4 <UART_putc>
			for (n = 0; n < len; n++)
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	3301      	adds	r3, #1
 8002bee:	617b      	str	r3, [r7, #20]
 8002bf0:	697a      	ldr	r2, [r7, #20]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	dbef      	blt.n	8002bd8 <_write+0x48>
#endif
			}
			break;
 8002bf8:	e007      	b.n	8002c0a <_write+0x7a>
		default:
			errno = EBADF;
 8002bfa:	f004 f9d9 	bl	8006fb0 <__errno>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2209      	movs	r2, #9
 8002c02:	601a      	str	r2, [r3, #0]
			return -1;
 8002c04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c08:	e000      	b.n	8002c0c <_write+0x7c>
	}
	return len;
 8002c0a:	687b      	ldr	r3, [r7, #4]
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3718      	adds	r7, #24
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	20000ccc 	.word	0x20000ccc
 8002c18:	20000ccd 	.word	0x20000ccd

08002c1c <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8002c1c:	b40f      	push	{r0, r1, r2, r3}
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b0c2      	sub	sp, #264	; 0x108
 8002c22:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8002c24:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002c28:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8002c2c:	4638      	mov	r0, r7
 8002c2e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002c32:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002c36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c3a:	f007 f9c9 	bl	8009fd0 <vsnprintf>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8002c44:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002c48:	2bff      	cmp	r3, #255	; 0xff
 8002c4a:	d902      	bls.n	8002c52 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8002c4c:	23ff      	movs	r3, #255	; 0xff
 8002c4e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8002c52:	463b      	mov	r3, r7
 8002c54:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8002c58:	4619      	mov	r1, r3
 8002c5a:	2001      	movs	r0, #1
 8002c5c:	f001 f80c 	bl	8003c78 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8002c60:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002c70:	b004      	add	sp, #16
 8002c72:	4770      	bx	lr

08002c74 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b086      	sub	sp, #24
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8002c7e:	4b51      	ldr	r3, [pc, #324]	; (8002dc4 <dump_trap_info+0x150>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a51      	ldr	r2, [pc, #324]	; (8002dc8 <dump_trap_info+0x154>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d001      	beq.n	8002c8c <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8002c88:	f7ff fdf0 	bl	800286c <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002c8c:	f3ef 8305 	mrs	r3, IPSR
 8002c90:	60fb      	str	r3, [r7, #12]
  return(result);
 8002c92:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	4619      	mov	r1, r3
 8002c98:	484c      	ldr	r0, [pc, #304]	; (8002dcc <dump_trap_info+0x158>)
 8002c9a:	f7ff ffbf 	bl	8002c1c <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	f003 0308 	and.w	r3, r3, #8
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d003      	beq.n	8002cb0 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8002ca8:	4849      	ldr	r0, [pc, #292]	; (8002dd0 <dump_trap_info+0x15c>)
 8002caa:	f7ff ffb7 	bl	8002c1c <dump_printf>
 8002cae:	e002      	b.n	8002cb6 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8002cb0:	4848      	ldr	r0, [pc, #288]	; (8002dd4 <dump_trap_info+0x160>)
 8002cb2:	f7ff ffb3 	bl	8002c1c <dump_printf>

	int offset, i;
	offset = 0;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8002cba:	4847      	ldr	r0, [pc, #284]	; (8002dd8 <dump_trap_info+0x164>)
 8002cbc:	f7ff ffae 	bl	8002c1c <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	6819      	ldr	r1, [r3, #0]
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	3301      	adds	r3, #1
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	4413      	add	r3, r2
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	4840      	ldr	r0, [pc, #256]	; (8002ddc <dump_trap_info+0x168>)
 8002cda:	f7ff ff9f 	bl	8002c1c <dump_printf>
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	3302      	adds	r3, #2
 8002ce2:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	4413      	add	r3, r2
 8002cec:	6819      	ldr	r1, [r3, #0]
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	4413      	add	r3, r2
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	4838      	ldr	r0, [pc, #224]	; (8002de0 <dump_trap_info+0x16c>)
 8002cfe:	f7ff ff8d 	bl	8002c1c <dump_printf>
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	3302      	adds	r3, #2
 8002d06:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	1c5a      	adds	r2, r3, #1
 8002d0c:	617a      	str	r2, [r7, #20]
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	4413      	add	r3, r2
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4619      	mov	r1, r3
 8002d18:	4832      	ldr	r0, [pc, #200]	; (8002de4 <dump_trap_info+0x170>)
 8002d1a:	f7ff ff7f 	bl	8002c1c <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	1c5a      	adds	r2, r3, #1
 8002d22:	617a      	str	r2, [r7, #20]
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	4413      	add	r3, r2
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	482e      	ldr	r0, [pc, #184]	; (8002de8 <dump_trap_info+0x174>)
 8002d30:	f7ff ff74 	bl	8002c1c <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	1c5a      	adds	r2, r3, #1
 8002d38:	617a      	str	r2, [r7, #20]
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	4413      	add	r3, r2
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4619      	mov	r1, r3
 8002d44:	4829      	ldr	r0, [pc, #164]	; (8002dec <dump_trap_info+0x178>)
 8002d46:	f7ff ff69 	bl	8002c1c <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	1c5a      	adds	r2, r3, #1
 8002d4e:	617a      	str	r2, [r7, #20]
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	4413      	add	r3, r2
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4619      	mov	r1, r3
 8002d5a:	4825      	ldr	r0, [pc, #148]	; (8002df0 <dump_trap_info+0x17c>)
 8002d5c:	f7ff ff5e 	bl	8002c1c <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8002d60:	4824      	ldr	r0, [pc, #144]	; (8002df4 <dump_trap_info+0x180>)
 8002d62:	f7ff ff5b 	bl	8002c1c <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8002d66:	2300      	movs	r3, #0
 8002d68:	613b      	str	r3, [r7, #16]
 8002d6a:	e019      	b.n	8002da0 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	3301      	adds	r3, #1
 8002d70:	f003 0303 	and.w	r3, r3, #3
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d105      	bne.n	8002d84 <dump_trap_info+0x110>
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d002      	beq.n	8002d84 <dump_trap_info+0x110>
			dump_printf("\n");
 8002d7e:	481e      	ldr	r0, [pc, #120]	; (8002df8 <dump_trap_info+0x184>)
 8002d80:	f7ff ff4c 	bl	8002c1c <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	1c5a      	adds	r2, r3, #1
 8002d88:	617a      	str	r2, [r7, #20]
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	4413      	add	r3, r2
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4619      	mov	r1, r3
 8002d94:	4819      	ldr	r0, [pc, #100]	; (8002dfc <dump_trap_info+0x188>)
 8002d96:	f7ff ff41 	bl	8002c1c <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	613b      	str	r3, [r7, #16]
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	2b1f      	cmp	r3, #31
 8002da4:	dc06      	bgt.n	8002db4 <dump_trap_info+0x140>
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	4413      	add	r3, r2
 8002dae:	4a14      	ldr	r2, [pc, #80]	; (8002e00 <dump_trap_info+0x18c>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d3db      	bcc.n	8002d6c <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8002db4:	4810      	ldr	r0, [pc, #64]	; (8002df8 <dump_trap_info+0x184>)
 8002db6:	f7ff ff31 	bl	8002c1c <dump_printf>
	dump_printf("END of Fault Handler\n");
 8002dba:	4812      	ldr	r0, [pc, #72]	; (8002e04 <dump_trap_info+0x190>)
 8002dbc:	f7ff ff2e 	bl	8002c1c <dump_printf>
	while(1);
 8002dc0:	e7fe      	b.n	8002dc0 <dump_trap_info+0x14c>
 8002dc2:	bf00      	nop
 8002dc4:	20000cd0 	.word	0x20000cd0
 8002dc8:	e5e0e5e0 	.word	0xe5e0e5e0
 8002dcc:	0800d64c 	.word	0x0800d64c
 8002dd0:	0800d66c 	.word	0x0800d66c
 8002dd4:	0800d684 	.word	0x0800d684
 8002dd8:	0800d6a0 	.word	0x0800d6a0
 8002ddc:	0800d6b4 	.word	0x0800d6b4
 8002de0:	0800d6d4 	.word	0x0800d6d4
 8002de4:	0800d6f4 	.word	0x0800d6f4
 8002de8:	0800d704 	.word	0x0800d704
 8002dec:	0800d718 	.word	0x0800d718
 8002df0:	0800d72c 	.word	0x0800d72c
 8002df4:	0800d740 	.word	0x0800d740
 8002df8:	0800d750 	.word	0x0800d750
 8002dfc:	0800d754 	.word	0x0800d754
 8002e00:	20005000 	.word	0x20005000
 8002e04:	0800d760 	.word	0x0800d760

08002e08 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8002e08:	f01e 0f04 	tst.w	lr, #4
 8002e0c:	bf0c      	ite	eq
 8002e0e:	f3ef 8008 	mrseq	r0, MSP
 8002e12:	f3ef 8009 	mrsne	r0, PSP
 8002e16:	4671      	mov	r1, lr
 8002e18:	f7ff bf2c 	b.w	8002c74 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8002e1c:	bf00      	nop
	...

08002e20 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8002e24:	4802      	ldr	r0, [pc, #8]	; (8002e30 <NMI_Handler+0x10>)
 8002e26:	f7ff fef9 	bl	8002c1c <dump_printf>
}
 8002e2a:	bf00      	nop
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	0800d778 	.word	0x0800d778

08002e34 <SVC_Handler>:

void SVC_Handler(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8002e38:	4802      	ldr	r0, [pc, #8]	; (8002e44 <SVC_Handler+0x10>)
 8002e3a:	f7ff feef 	bl	8002c1c <dump_printf>
}
 8002e3e:	bf00      	nop
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	0800d78c 	.word	0x0800d78c

08002e48 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8002e4c:	4802      	ldr	r0, [pc, #8]	; (8002e58 <DebugMon_Handler+0x10>)
 8002e4e:	f7ff fee5 	bl	8002c1c <dump_printf>
}
 8002e52:	bf00      	nop
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	0800d7ac 	.word	0x0800d7ac

08002e5c <PendSV_Handler>:

void PendSV_Handler(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8002e60:	4802      	ldr	r0, [pc, #8]	; (8002e6c <PendSV_Handler+0x10>)
 8002e62:	f7ff fedb 	bl	8002c1c <dump_printf>
}
 8002e66:	bf00      	nop
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	0800d7c8 	.word	0x0800d7c8

08002e70 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8002e70:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002e74:	b090      	sub	sp, #64	; 0x40
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	4603      	mov	r3, r0
 8002e7a:	60b9      	str	r1, [r7, #8]
 8002e7c:	607a      	str	r2, [r7, #4]
 8002e7e:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8002e80:	7bfb      	ldrb	r3, [r7, #15]
 8002e82:	2b03      	cmp	r3, #3
 8002e84:	d83e      	bhi.n	8002f04 <TIMER_run_us+0x94>
 8002e86:	a201      	add	r2, pc, #4	; (adr r2, 8002e8c <TIMER_run_us+0x1c>)
 8002e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e8c:	08002e9d 	.word	0x08002e9d
 8002e90:	08002eb7 	.word	0x08002eb7
 8002e94:	08002ed1 	.word	0x08002ed1
 8002e98:	08002eeb 	.word	0x08002eeb
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8002e9c:	4b94      	ldr	r3, [pc, #592]	; (80030f0 <TIMER_run_us+0x280>)
 8002e9e:	699b      	ldr	r3, [r3, #24]
 8002ea0:	4a93      	ldr	r2, [pc, #588]	; (80030f0 <TIMER_run_us+0x280>)
 8002ea2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002ea6:	6193      	str	r3, [r2, #24]
 8002ea8:	4b91      	ldr	r3, [pc, #580]	; (80030f0 <TIMER_run_us+0x280>)
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002eb0:	61fb      	str	r3, [r7, #28]
 8002eb2:	69fb      	ldr	r3, [r7, #28]
			break;
 8002eb4:	e027      	b.n	8002f06 <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 8002eb6:	4b8e      	ldr	r3, [pc, #568]	; (80030f0 <TIMER_run_us+0x280>)
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	4a8d      	ldr	r2, [pc, #564]	; (80030f0 <TIMER_run_us+0x280>)
 8002ebc:	f043 0301 	orr.w	r3, r3, #1
 8002ec0:	61d3      	str	r3, [r2, #28]
 8002ec2:	4b8b      	ldr	r3, [pc, #556]	; (80030f0 <TIMER_run_us+0x280>)
 8002ec4:	69db      	ldr	r3, [r3, #28]
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	61bb      	str	r3, [r7, #24]
 8002ecc:	69bb      	ldr	r3, [r7, #24]
			break;
 8002ece:	e01a      	b.n	8002f06 <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8002ed0:	4b87      	ldr	r3, [pc, #540]	; (80030f0 <TIMER_run_us+0x280>)
 8002ed2:	69db      	ldr	r3, [r3, #28]
 8002ed4:	4a86      	ldr	r2, [pc, #536]	; (80030f0 <TIMER_run_us+0x280>)
 8002ed6:	f043 0302 	orr.w	r3, r3, #2
 8002eda:	61d3      	str	r3, [r2, #28]
 8002edc:	4b84      	ldr	r3, [pc, #528]	; (80030f0 <TIMER_run_us+0x280>)
 8002ede:	69db      	ldr	r3, [r3, #28]
 8002ee0:	f003 0302 	and.w	r3, r3, #2
 8002ee4:	617b      	str	r3, [r7, #20]
 8002ee6:	697b      	ldr	r3, [r7, #20]
			break;
 8002ee8:	e00d      	b.n	8002f06 <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 8002eea:	4b81      	ldr	r3, [pc, #516]	; (80030f0 <TIMER_run_us+0x280>)
 8002eec:	69db      	ldr	r3, [r3, #28]
 8002eee:	4a80      	ldr	r2, [pc, #512]	; (80030f0 <TIMER_run_us+0x280>)
 8002ef0:	f043 0304 	orr.w	r3, r3, #4
 8002ef4:	61d3      	str	r3, [r2, #28]
 8002ef6:	4b7e      	ldr	r3, [pc, #504]	; (80030f0 <TIMER_run_us+0x280>)
 8002ef8:	69db      	ldr	r3, [r3, #28]
 8002efa:	f003 0304 	and.w	r3, r3, #4
 8002efe:	613b      	str	r3, [r7, #16]
 8002f00:	693b      	ldr	r3, [r7, #16]
			break;
 8002f02:	e000      	b.n	8002f06 <TIMER_run_us+0x96>
		default:
			break;
 8002f04:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 8002f06:	7bfa      	ldrb	r2, [r7, #15]
 8002f08:	7bfb      	ldrb	r3, [r7, #15]
 8002f0a:	497a      	ldr	r1, [pc, #488]	; (80030f4 <TIMER_run_us+0x284>)
 8002f0c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002f10:	4979      	ldr	r1, [pc, #484]	; (80030f8 <TIMER_run_us+0x288>)
 8002f12:	019b      	lsls	r3, r3, #6
 8002f14:	440b      	add	r3, r1
 8002f16:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8002f18:	7bfb      	ldrb	r3, [r7, #15]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d10d      	bne.n	8002f3a <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8002f1e:	f002 fd63 	bl	80059e8 <HAL_RCC_GetPCLK2Freq>
 8002f22:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8002f24:	4b72      	ldr	r3, [pc, #456]	; (80030f0 <TIMER_run_us+0x280>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	0adb      	lsrs	r3, r3, #11
 8002f2a:	f003 0307 	and.w	r3, r3, #7
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d010      	beq.n	8002f54 <TIMER_run_us+0xe4>
			freq *= 2;
 8002f32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f38:	e00c      	b.n	8002f54 <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8002f3a:	f002 fd41 	bl	80059c0 <HAL_RCC_GetPCLK1Freq>
 8002f3e:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8002f40:	4b6b      	ldr	r3, [pc, #428]	; (80030f0 <TIMER_run_us+0x280>)
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	0a1b      	lsrs	r3, r3, #8
 8002f46:	f003 0307 	and.w	r3, r3, #7
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d002      	beq.n	8002f54 <TIMER_run_us+0xe4>
			freq *= 2;
 8002f4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8002f54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f56:	461a      	mov	r2, r3
 8002f58:	f04f 0300 	mov.w	r3, #0
 8002f5c:	a162      	add	r1, pc, #392	; (adr r1, 80030e8 <TIMER_run_us+0x278>)
 8002f5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002f62:	f7fd fd91 	bl	8000a88 <__aeabi_ldivmod>
 8002f66:	4602      	mov	r2, r0
 8002f68:	460b      	mov	r3, r1
 8002f6a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	461c      	mov	r4, r3
 8002f72:	f04f 0500 	mov.w	r5, #0
 8002f76:	4622      	mov	r2, r4
 8002f78:	462b      	mov	r3, r5
 8002f7a:	f04f 0000 	mov.w	r0, #0
 8002f7e:	f04f 0100 	mov.w	r1, #0
 8002f82:	0159      	lsls	r1, r3, #5
 8002f84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f88:	0150      	lsls	r0, r2, #5
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	1b12      	subs	r2, r2, r4
 8002f90:	eb63 0305 	sbc.w	r3, r3, r5
 8002f94:	f04f 0000 	mov.w	r0, #0
 8002f98:	f04f 0100 	mov.w	r1, #0
 8002f9c:	0259      	lsls	r1, r3, #9
 8002f9e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002fa2:	0250      	lsls	r0, r2, #9
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	1912      	adds	r2, r2, r4
 8002faa:	eb45 0303 	adc.w	r3, r5, r3
 8002fae:	f04f 0000 	mov.w	r0, #0
 8002fb2:	f04f 0100 	mov.w	r1, #0
 8002fb6:	0199      	lsls	r1, r3, #6
 8002fb8:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8002fbc:	0190      	lsls	r0, r2, #6
 8002fbe:	1a80      	subs	r0, r0, r2
 8002fc0:	eb61 0103 	sbc.w	r1, r1, r3
 8002fc4:	eb10 0804 	adds.w	r8, r0, r4
 8002fc8:	eb41 0905 	adc.w	r9, r1, r5
 8002fcc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002fd0:	4640      	mov	r0, r8
 8002fd2:	4649      	mov	r1, r9
 8002fd4:	f7fd fda8 	bl	8000b28 <__aeabi_uldivmod>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	460b      	mov	r3, r1
 8002fdc:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8002fe0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	bf08      	it	eq
 8002fe8:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8002fec:	d329      	bcc.n	8003042 <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8002ff2:	e00e      	b.n	8003012 <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8002ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8002ffa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002ffe:	f04f 0200 	mov.w	r2, #0
 8003002:	f04f 0300 	mov.w	r3, #0
 8003006:	0842      	lsrs	r2, r0, #1
 8003008:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 800300c:	084b      	lsrs	r3, r1, #1
 800300e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8003012:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003016:	2b00      	cmp	r3, #0
 8003018:	bf08      	it	eq
 800301a:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 800301e:	d2e9      	bcs.n	8002ff4 <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8003020:	7bfb      	ldrb	r3, [r7, #15]
 8003022:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003024:	3a01      	subs	r2, #1
 8003026:	4934      	ldr	r1, [pc, #208]	; (80030f8 <TIMER_run_us+0x288>)
 8003028:	019b      	lsls	r3, r3, #6
 800302a:	440b      	add	r3, r1
 800302c:	3304      	adds	r3, #4
 800302e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8003030:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003032:	7bfb      	ldrb	r3, [r7, #15]
 8003034:	3a01      	subs	r2, #1
 8003036:	4930      	ldr	r1, [pc, #192]	; (80030f8 <TIMER_run_us+0x288>)
 8003038:	019b      	lsls	r3, r3, #6
 800303a:	440b      	add	r3, r1
 800303c:	330c      	adds	r3, #12
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	e00e      	b.n	8003060 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8003042:	7bfb      	ldrb	r3, [r7, #15]
 8003044:	4a2c      	ldr	r2, [pc, #176]	; (80030f8 <TIMER_run_us+0x288>)
 8003046:	019b      	lsls	r3, r3, #6
 8003048:	4413      	add	r3, r2
 800304a:	3304      	adds	r3, #4
 800304c:	2200      	movs	r2, #0
 800304e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8003050:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003052:	7bfb      	ldrb	r3, [r7, #15]
 8003054:	3a01      	subs	r2, #1
 8003056:	4928      	ldr	r1, [pc, #160]	; (80030f8 <TIMER_run_us+0x288>)
 8003058:	019b      	lsls	r3, r3, #6
 800305a:	440b      	add	r3, r1
 800305c:	330c      	adds	r3, #12
 800305e:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003060:	7bfb      	ldrb	r3, [r7, #15]
 8003062:	4a25      	ldr	r2, [pc, #148]	; (80030f8 <TIMER_run_us+0x288>)
 8003064:	019b      	lsls	r3, r3, #6
 8003066:	4413      	add	r3, r2
 8003068:	3310      	adds	r3, #16
 800306a:	2200      	movs	r2, #0
 800306c:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 800306e:	7bfb      	ldrb	r3, [r7, #15]
 8003070:	4a21      	ldr	r2, [pc, #132]	; (80030f8 <TIMER_run_us+0x288>)
 8003072:	019b      	lsls	r3, r3, #6
 8003074:	4413      	add	r3, r2
 8003076:	3308      	adds	r3, #8
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 800307c:	7bfb      	ldrb	r3, [r7, #15]
 800307e:	019b      	lsls	r3, r3, #6
 8003080:	4a1d      	ldr	r2, [pc, #116]	; (80030f8 <TIMER_run_us+0x288>)
 8003082:	4413      	add	r3, r2
 8003084:	4618      	mov	r0, r3
 8003086:	f002 ff39 	bl	8005efc <HAL_TIM_Base_Init>

	if(enable_irq)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d011      	beq.n	80030b4 <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8003090:	7bfb      	ldrb	r3, [r7, #15]
 8003092:	4618      	mov	r0, r3
 8003094:	f000 fbca 	bl	800382c <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8003098:	7bfb      	ldrb	r3, [r7, #15]
 800309a:	4a18      	ldr	r2, [pc, #96]	; (80030fc <TIMER_run_us+0x28c>)
 800309c:	56d3      	ldrsb	r3, [r2, r3]
 800309e:	2201      	movs	r2, #1
 80030a0:	2104      	movs	r1, #4
 80030a2:	4618      	mov	r0, r3
 80030a4:	f001 fe4b 	bl	8004d3e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 80030a8:	7bfb      	ldrb	r3, [r7, #15]
 80030aa:	4a14      	ldr	r2, [pc, #80]	; (80030fc <TIMER_run_us+0x28c>)
 80030ac:	56d3      	ldrsb	r3, [r2, r3]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f001 fe61 	bl	8004d76 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 80030b4:	7bfb      	ldrb	r3, [r7, #15]
 80030b6:	019b      	lsls	r3, r3, #6
 80030b8:	4a0f      	ldr	r2, [pc, #60]	; (80030f8 <TIMER_run_us+0x288>)
 80030ba:	4413      	add	r3, r2
 80030bc:	4618      	mov	r0, r3
 80030be:	f002 ff51 	bl	8005f64 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 80030c2:	7bfb      	ldrb	r3, [r7, #15]
 80030c4:	4a0c      	ldr	r2, [pc, #48]	; (80030f8 <TIMER_run_us+0x288>)
 80030c6:	019b      	lsls	r3, r3, #6
 80030c8:	4413      	add	r3, r2
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	7bfb      	ldrb	r3, [r7, #15]
 80030d0:	4909      	ldr	r1, [pc, #36]	; (80030f8 <TIMER_run_us+0x288>)
 80030d2:	019b      	lsls	r3, r3, #6
 80030d4:	440b      	add	r3, r1
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f042 0201 	orr.w	r2, r2, #1
 80030dc:	601a      	str	r2, [r3, #0]
}
 80030de:	bf00      	nop
 80030e0:	3740      	adds	r7, #64	; 0x40
 80030e2:	46bd      	mov	sp, r7
 80030e4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80030e8:	d4a51000 	.word	0xd4a51000
 80030ec:	000000e8 	.word	0x000000e8
 80030f0:	40021000 	.word	0x40021000
 80030f4:	20000000 	.word	0x20000000
 80030f8:	20000cd8 	.word	0x20000cd8
 80030fc:	0800da90 	.word	0x0800da90

08003100 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	4603      	mov	r3, r0
 8003108:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 800310a:	79fb      	ldrb	r3, [r7, #7]
 800310c:	4a05      	ldr	r2, [pc, #20]	; (8003124 <TIMER_read+0x24>)
 800310e:	019b      	lsls	r3, r3, #6
 8003110:	4413      	add	r3, r2
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003116:	b29b      	uxth	r3, r3
}
 8003118:	4618      	mov	r0, r3
 800311a:	370c      	adds	r7, #12
 800311c:	46bd      	mov	sp, r7
 800311e:	bc80      	pop	{r7}
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	20000cd8 	.word	0x20000cd8

08003128 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	4603      	mov	r3, r0
 8003130:	460a      	mov	r2, r1
 8003132:	71fb      	strb	r3, [r7, #7]
 8003134:	4613      	mov	r3, r2
 8003136:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8003138:	88bb      	ldrh	r3, [r7, #4]
 800313a:	1e59      	subs	r1, r3, #1
 800313c:	79fb      	ldrb	r3, [r7, #7]
 800313e:	4a0a      	ldr	r2, [pc, #40]	; (8003168 <TIMER_set_period+0x40>)
 8003140:	019b      	lsls	r3, r3, #6
 8003142:	4413      	add	r3, r2
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	460a      	mov	r2, r1
 8003148:	62da      	str	r2, [r3, #44]	; 0x2c
 800314a:	88bb      	ldrh	r3, [r7, #4]
 800314c:	1e5a      	subs	r2, r3, #1
 800314e:	79fb      	ldrb	r3, [r7, #7]
 8003150:	4611      	mov	r1, r2
 8003152:	4a05      	ldr	r2, [pc, #20]	; (8003168 <TIMER_set_period+0x40>)
 8003154:	019b      	lsls	r3, r3, #6
 8003156:	4413      	add	r3, r2
 8003158:	330c      	adds	r3, #12
 800315a:	6019      	str	r1, [r3, #0]
}
 800315c:	bf00      	nop
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	bc80      	pop	{r7}
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	20000cd8 	.word	0x20000cd8

0800316c <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	4603      	mov	r3, r0
 8003174:	460a      	mov	r2, r1
 8003176:	71fb      	strb	r3, [r7, #7]
 8003178:	4613      	mov	r3, r2
 800317a:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 800317c:	88bb      	ldrh	r3, [r7, #4]
 800317e:	1e59      	subs	r1, r3, #1
 8003180:	79fb      	ldrb	r3, [r7, #7]
 8003182:	4a05      	ldr	r2, [pc, #20]	; (8003198 <TIMER_set_prescaler+0x2c>)
 8003184:	019b      	lsls	r3, r3, #6
 8003186:	4413      	add	r3, r2
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	460a      	mov	r2, r1
 800318c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800318e:	bf00      	nop
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	bc80      	pop	{r7}
 8003196:	4770      	bx	lr
 8003198:	20000cd8 	.word	0x20000cd8

0800319c <TIMER_enable_PWM>:

void TIMER_enable_PWM(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b092      	sub	sp, #72	; 0x48
 80031a0:	af02      	add	r7, sp, #8
 80031a2:	60b9      	str	r1, [r7, #8]
 80031a4:	607b      	str	r3, [r7, #4]
 80031a6:	4603      	mov	r3, r0
 80031a8:	73fb      	strb	r3, [r7, #15]
 80031aa:	4613      	mov	r3, r2
 80031ac:	81bb      	strh	r3, [r7, #12]
	switch(timer_id)
 80031ae:	7bfb      	ldrb	r3, [r7, #15]
 80031b0:	2b03      	cmp	r3, #3
 80031b2:	f200 8227 	bhi.w	8003604 <TIMER_enable_PWM+0x468>
 80031b6:	a201      	add	r2, pc, #4	; (adr r2, 80031bc <TIMER_enable_PWM+0x20>)
 80031b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031bc:	080031cd 	.word	0x080031cd
 80031c0:	08003315 	.word	0x08003315
 80031c4:	0800347d 	.word	0x0800347d
 80031c8:	08003575 	.word	0x08003575
	{
		case TIMER1_ID:
			if(negative_channel)
 80031cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d054      	beq.n	800327c <TIMER_enable_PWM+0xe0>
			{
				if(remap)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d011      	beq.n	80031fc <TIMER_enable_PWM+0x60>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 80031d8:	4ba5      	ldr	r3, [pc, #660]	; (8003470 <TIMER_enable_PWM+0x2d4>)
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031e0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80031e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031e8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80031ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031f6:	4a9e      	ldr	r2, [pc, #632]	; (8003470 <TIMER_enable_PWM+0x2d4>)
 80031f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031fa:	6053      	str	r3, [r2, #4]
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	2b08      	cmp	r3, #8
 8003200:	d02d      	beq.n	800325e <TIMER_enable_PWM+0xc2>
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	2b08      	cmp	r3, #8
 8003206:	f200 8081 	bhi.w	800330c <TIMER_enable_PWM+0x170>
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d003      	beq.n	8003218 <TIMER_enable_PWM+0x7c>
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	2b04      	cmp	r3, #4
 8003214:	d014      	beq.n	8003240 <TIMER_enable_PWM+0xa4>
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
 8003216:	e079      	b.n	800330c <TIMER_enable_PWM+0x170>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <TIMER_enable_PWM+0x86>
 800321e:	4895      	ldr	r0, [pc, #596]	; (8003474 <TIMER_enable_PWM+0x2d8>)
 8003220:	e000      	b.n	8003224 <TIMER_enable_PWM+0x88>
 8003222:	4895      	ldr	r0, [pc, #596]	; (8003478 <TIMER_enable_PWM+0x2dc>)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <TIMER_enable_PWM+0x92>
 800322a:	2180      	movs	r1, #128	; 0x80
 800322c:	e001      	b.n	8003232 <TIMER_enable_PWM+0x96>
 800322e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003232:	2303      	movs	r3, #3
 8003234:	9300      	str	r3, [sp, #0]
 8003236:	2300      	movs	r3, #0
 8003238:	2202      	movs	r2, #2
 800323a:	f7fe fd0f 	bl	8001c5c <BSP_GPIO_PinCfg>
 800323e:	e068      	b.n	8003312 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <TIMER_enable_PWM+0xae>
 8003246:	2101      	movs	r1, #1
 8003248:	e001      	b.n	800324e <TIMER_enable_PWM+0xb2>
 800324a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800324e:	2303      	movs	r3, #3
 8003250:	9300      	str	r3, [sp, #0]
 8003252:	2300      	movs	r3, #0
 8003254:	2202      	movs	r2, #2
 8003256:	4888      	ldr	r0, [pc, #544]	; (8003478 <TIMER_enable_PWM+0x2dc>)
 8003258:	f7fe fd00 	bl	8001c5c <BSP_GPIO_PinCfg>
 800325c:	e059      	b.n	8003312 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d001      	beq.n	8003268 <TIMER_enable_PWM+0xcc>
 8003264:	2102      	movs	r1, #2
 8003266:	e001      	b.n	800326c <TIMER_enable_PWM+0xd0>
 8003268:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800326c:	2303      	movs	r3, #3
 800326e:	9300      	str	r3, [sp, #0]
 8003270:	2300      	movs	r3, #0
 8003272:	2202      	movs	r2, #2
 8003274:	4880      	ldr	r0, [pc, #512]	; (8003478 <TIMER_enable_PWM+0x2dc>)
 8003276:	f7fe fcf1 	bl	8001c5c <BSP_GPIO_PinCfg>
 800327a:	e04a      	b.n	8003312 <TIMER_enable_PWM+0x176>
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	2b0c      	cmp	r3, #12
 8003280:	d846      	bhi.n	8003310 <TIMER_enable_PWM+0x174>
 8003282:	a201      	add	r2, pc, #4	; (adr r2, 8003288 <TIMER_enable_PWM+0xec>)
 8003284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003288:	080032bd 	.word	0x080032bd
 800328c:	08003311 	.word	0x08003311
 8003290:	08003311 	.word	0x08003311
 8003294:	08003311 	.word	0x08003311
 8003298:	080032d1 	.word	0x080032d1
 800329c:	08003311 	.word	0x08003311
 80032a0:	08003311 	.word	0x08003311
 80032a4:	08003311 	.word	0x08003311
 80032a8:	080032e5 	.word	0x080032e5
 80032ac:	08003311 	.word	0x08003311
 80032b0:	08003311 	.word	0x08003311
 80032b4:	08003311 	.word	0x08003311
 80032b8:	080032f9 	.word	0x080032f9
			}
			else
			{
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80032bc:	2303      	movs	r3, #3
 80032be:	9300      	str	r3, [sp, #0]
 80032c0:	2300      	movs	r3, #0
 80032c2:	2202      	movs	r2, #2
 80032c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032c8:	486a      	ldr	r0, [pc, #424]	; (8003474 <TIMER_enable_PWM+0x2d8>)
 80032ca:	f7fe fcc7 	bl	8001c5c <BSP_GPIO_PinCfg>
 80032ce:	e020      	b.n	8003312 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80032d0:	2303      	movs	r3, #3
 80032d2:	9300      	str	r3, [sp, #0]
 80032d4:	2300      	movs	r3, #0
 80032d6:	2202      	movs	r2, #2
 80032d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80032dc:	4865      	ldr	r0, [pc, #404]	; (8003474 <TIMER_enable_PWM+0x2d8>)
 80032de:	f7fe fcbd 	bl	8001c5c <BSP_GPIO_PinCfg>
 80032e2:	e016      	b.n	8003312 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80032e4:	2303      	movs	r3, #3
 80032e6:	9300      	str	r3, [sp, #0]
 80032e8:	2300      	movs	r3, #0
 80032ea:	2202      	movs	r2, #2
 80032ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80032f0:	4860      	ldr	r0, [pc, #384]	; (8003474 <TIMER_enable_PWM+0x2d8>)
 80032f2:	f7fe fcb3 	bl	8001c5c <BSP_GPIO_PinCfg>
 80032f6:	e00c      	b.n	8003312 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80032f8:	2303      	movs	r3, #3
 80032fa:	9300      	str	r3, [sp, #0]
 80032fc:	2300      	movs	r3, #0
 80032fe:	2202      	movs	r2, #2
 8003300:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003304:	485b      	ldr	r0, [pc, #364]	; (8003474 <TIMER_enable_PWM+0x2d8>)
 8003306:	f7fe fca9 	bl	8001c5c <BSP_GPIO_PinCfg>
 800330a:	e002      	b.n	8003312 <TIMER_enable_PWM+0x176>
					default:	break;
 800330c:	bf00      	nop
 800330e:	e17a      	b.n	8003606 <TIMER_enable_PWM+0x46a>
					default:	break;
 8003310:	bf00      	nop
				}
			}
			break;
 8003312:	e178      	b.n	8003606 <TIMER_enable_PWM+0x46a>
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	2b0c      	cmp	r3, #12
 8003318:	f200 80a1 	bhi.w	800345e <TIMER_enable_PWM+0x2c2>
 800331c:	a201      	add	r2, pc, #4	; (adr r2, 8003324 <TIMER_enable_PWM+0x188>)
 800331e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003322:	bf00      	nop
 8003324:	08003359 	.word	0x08003359
 8003328:	0800345f 	.word	0x0800345f
 800332c:	0800345f 	.word	0x0800345f
 8003330:	0800345f 	.word	0x0800345f
 8003334:	0800336b 	.word	0x0800336b
 8003338:	0800345f 	.word	0x0800345f
 800333c:	0800345f 	.word	0x0800345f
 8003340:	0800345f 	.word	0x0800345f
 8003344:	080033bb 	.word	0x080033bb
 8003348:	0800345f 	.word	0x0800345f
 800334c:	0800345f 	.word	0x0800345f
 8003350:	0800345f 	.word	0x0800345f
 8003354:	0800340d 	.word	0x0800340d
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8003358:	2303      	movs	r3, #3
 800335a:	9300      	str	r3, [sp, #0]
 800335c:	2300      	movs	r3, #0
 800335e:	2202      	movs	r2, #2
 8003360:	2101      	movs	r1, #1
 8003362:	4844      	ldr	r0, [pc, #272]	; (8003474 <TIMER_enable_PWM+0x2d8>)
 8003364:	f7fe fc7a 	bl	8001c5c <BSP_GPIO_PinCfg>
					break;
 8003368:	e080      	b.n	800346c <TIMER_enable_PWM+0x2d0>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <TIMER_enable_PWM+0x1d8>
 8003370:	4841      	ldr	r0, [pc, #260]	; (8003478 <TIMER_enable_PWM+0x2dc>)
 8003372:	e000      	b.n	8003376 <TIMER_enable_PWM+0x1da>
 8003374:	483f      	ldr	r0, [pc, #252]	; (8003474 <TIMER_enable_PWM+0x2d8>)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d001      	beq.n	8003380 <TIMER_enable_PWM+0x1e4>
 800337c:	2108      	movs	r1, #8
 800337e:	e000      	b.n	8003382 <TIMER_enable_PWM+0x1e6>
 8003380:	2102      	movs	r1, #2
 8003382:	2303      	movs	r3, #3
 8003384:	9300      	str	r3, [sp, #0]
 8003386:	2300      	movs	r3, #0
 8003388:	2202      	movs	r2, #2
 800338a:	f7fe fc67 	bl	8001c5c <BSP_GPIO_PinCfg>
					if (remap)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d066      	beq.n	8003462 <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003394:	4b36      	ldr	r3, [pc, #216]	; (8003470 <TIMER_enable_PWM+0x2d4>)
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	633b      	str	r3, [r7, #48]	; 0x30
 800339a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800339c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033a0:	633b      	str	r3, [r7, #48]	; 0x30
 80033a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033a4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80033a8:	633b      	str	r3, [r7, #48]	; 0x30
 80033aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033b0:	633b      	str	r3, [r7, #48]	; 0x30
 80033b2:	4a2f      	ldr	r2, [pc, #188]	; (8003470 <TIMER_enable_PWM+0x2d4>)
 80033b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033b6:	6053      	str	r3, [r2, #4]
					break;
 80033b8:	e053      	b.n	8003462 <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d001      	beq.n	80033c4 <TIMER_enable_PWM+0x228>
 80033c0:	482d      	ldr	r0, [pc, #180]	; (8003478 <TIMER_enable_PWM+0x2dc>)
 80033c2:	e000      	b.n	80033c6 <TIMER_enable_PWM+0x22a>
 80033c4:	482b      	ldr	r0, [pc, #172]	; (8003474 <TIMER_enable_PWM+0x2d8>)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d002      	beq.n	80033d2 <TIMER_enable_PWM+0x236>
 80033cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80033d0:	e000      	b.n	80033d4 <TIMER_enable_PWM+0x238>
 80033d2:	2104      	movs	r1, #4
 80033d4:	2303      	movs	r3, #3
 80033d6:	9300      	str	r3, [sp, #0]
 80033d8:	2300      	movs	r3, #0
 80033da:	2202      	movs	r2, #2
 80033dc:	f7fe fc3e 	bl	8001c5c <BSP_GPIO_PinCfg>
					if(remap)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d03f      	beq.n	8003466 <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 80033e6:	4b22      	ldr	r3, [pc, #136]	; (8003470 <TIMER_enable_PWM+0x2d4>)
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	637b      	str	r3, [r7, #52]	; 0x34
 80033ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033f2:	637b      	str	r3, [r7, #52]	; 0x34
 80033f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033f6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80033fa:	637b      	str	r3, [r7, #52]	; 0x34
 80033fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003402:	637b      	str	r3, [r7, #52]	; 0x34
 8003404:	4a1a      	ldr	r2, [pc, #104]	; (8003470 <TIMER_enable_PWM+0x2d4>)
 8003406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003408:	6053      	str	r3, [r2, #4]
					break;
 800340a:	e02c      	b.n	8003466 <TIMER_enable_PWM+0x2ca>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <TIMER_enable_PWM+0x27a>
 8003412:	4819      	ldr	r0, [pc, #100]	; (8003478 <TIMER_enable_PWM+0x2dc>)
 8003414:	e000      	b.n	8003418 <TIMER_enable_PWM+0x27c>
 8003416:	4817      	ldr	r0, [pc, #92]	; (8003474 <TIMER_enable_PWM+0x2d8>)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d002      	beq.n	8003424 <TIMER_enable_PWM+0x288>
 800341e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003422:	e000      	b.n	8003426 <TIMER_enable_PWM+0x28a>
 8003424:	2108      	movs	r1, #8
 8003426:	2303      	movs	r3, #3
 8003428:	9300      	str	r3, [sp, #0]
 800342a:	2300      	movs	r3, #0
 800342c:	2202      	movs	r2, #2
 800342e:	f7fe fc15 	bl	8001c5c <BSP_GPIO_PinCfg>
					if (remap)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d018      	beq.n	800346a <TIMER_enable_PWM+0x2ce>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8003438:	4b0d      	ldr	r3, [pc, #52]	; (8003470 <TIMER_enable_PWM+0x2d4>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	63bb      	str	r3, [r7, #56]	; 0x38
 800343e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003440:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003444:	63bb      	str	r3, [r7, #56]	; 0x38
 8003446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003448:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800344c:	63bb      	str	r3, [r7, #56]	; 0x38
 800344e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003450:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003454:	63bb      	str	r3, [r7, #56]	; 0x38
 8003456:	4a06      	ldr	r2, [pc, #24]	; (8003470 <TIMER_enable_PWM+0x2d4>)
 8003458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800345a:	6053      	str	r3, [r2, #4]
					break;
 800345c:	e005      	b.n	800346a <TIMER_enable_PWM+0x2ce>
				default:	break;
 800345e:	bf00      	nop
 8003460:	e0d1      	b.n	8003606 <TIMER_enable_PWM+0x46a>
					break;
 8003462:	bf00      	nop
 8003464:	e0cf      	b.n	8003606 <TIMER_enable_PWM+0x46a>
					break;
 8003466:	bf00      	nop
 8003468:	e0cd      	b.n	8003606 <TIMER_enable_PWM+0x46a>
					break;
 800346a:	bf00      	nop
			}
			break;
 800346c:	e0cb      	b.n	8003606 <TIMER_enable_PWM+0x46a>
 800346e:	bf00      	nop
 8003470:	40010000 	.word	0x40010000
 8003474:	40010800 	.word	0x40010800
 8003478:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d011      	beq.n	80034a6 <TIMER_enable_PWM+0x30a>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 8003482:	4b7f      	ldr	r3, [pc, #508]	; (8003680 <TIMER_enable_PWM+0x4e4>)
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003488:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800348a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800348e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003490:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003492:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003496:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800349a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 800349e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034a0:	4a77      	ldr	r2, [pc, #476]	; (8003680 <TIMER_enable_PWM+0x4e4>)
 80034a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034a4:	6053      	str	r3, [r2, #4]
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	2b0c      	cmp	r3, #12
 80034aa:	d861      	bhi.n	8003570 <TIMER_enable_PWM+0x3d4>
 80034ac:	a201      	add	r2, pc, #4	; (adr r2, 80034b4 <TIMER_enable_PWM+0x318>)
 80034ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034b2:	bf00      	nop
 80034b4:	080034e9 	.word	0x080034e9
 80034b8:	08003571 	.word	0x08003571
 80034bc:	08003571 	.word	0x08003571
 80034c0:	08003571 	.word	0x08003571
 80034c4:	08003505 	.word	0x08003505
 80034c8:	08003571 	.word	0x08003571
 80034cc:	08003571 	.word	0x08003571
 80034d0:	08003571 	.word	0x08003571
 80034d4:	08003521 	.word	0x08003521
 80034d8:	08003571 	.word	0x08003571
 80034dc:	08003571 	.word	0x08003571
 80034e0:	08003571 	.word	0x08003571
 80034e4:	08003549 	.word	0x08003549
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d001      	beq.n	80034f2 <TIMER_enable_PWM+0x356>
 80034ee:	4865      	ldr	r0, [pc, #404]	; (8003684 <TIMER_enable_PWM+0x4e8>)
 80034f0:	e000      	b.n	80034f4 <TIMER_enable_PWM+0x358>
 80034f2:	4865      	ldr	r0, [pc, #404]	; (8003688 <TIMER_enable_PWM+0x4ec>)
 80034f4:	2303      	movs	r3, #3
 80034f6:	9300      	str	r3, [sp, #0]
 80034f8:	2300      	movs	r3, #0
 80034fa:	2202      	movs	r2, #2
 80034fc:	2140      	movs	r1, #64	; 0x40
 80034fe:	f7fe fbad 	bl	8001c5c <BSP_GPIO_PinCfg>
 8003502:	e036      	b.n	8003572 <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <TIMER_enable_PWM+0x372>
 800350a:	485e      	ldr	r0, [pc, #376]	; (8003684 <TIMER_enable_PWM+0x4e8>)
 800350c:	e000      	b.n	8003510 <TIMER_enable_PWM+0x374>
 800350e:	485e      	ldr	r0, [pc, #376]	; (8003688 <TIMER_enable_PWM+0x4ec>)
 8003510:	2303      	movs	r3, #3
 8003512:	9300      	str	r3, [sp, #0]
 8003514:	2300      	movs	r3, #0
 8003516:	2202      	movs	r2, #2
 8003518:	2180      	movs	r1, #128	; 0x80
 800351a:	f7fe fb9f 	bl	8001c5c <BSP_GPIO_PinCfg>
 800351e:	e028      	b.n	8003572 <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <TIMER_enable_PWM+0x38e>
 8003526:	4857      	ldr	r0, [pc, #348]	; (8003684 <TIMER_enable_PWM+0x4e8>)
 8003528:	e000      	b.n	800352c <TIMER_enable_PWM+0x390>
 800352a:	4858      	ldr	r0, [pc, #352]	; (800368c <TIMER_enable_PWM+0x4f0>)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d002      	beq.n	8003538 <TIMER_enable_PWM+0x39c>
 8003532:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003536:	e000      	b.n	800353a <TIMER_enable_PWM+0x39e>
 8003538:	2101      	movs	r1, #1
 800353a:	2303      	movs	r3, #3
 800353c:	9300      	str	r3, [sp, #0]
 800353e:	2300      	movs	r3, #0
 8003540:	2202      	movs	r2, #2
 8003542:	f7fe fb8b 	bl	8001c5c <BSP_GPIO_PinCfg>
 8003546:	e014      	b.n	8003572 <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d001      	beq.n	8003552 <TIMER_enable_PWM+0x3b6>
 800354e:	484d      	ldr	r0, [pc, #308]	; (8003684 <TIMER_enable_PWM+0x4e8>)
 8003550:	e000      	b.n	8003554 <TIMER_enable_PWM+0x3b8>
 8003552:	484e      	ldr	r0, [pc, #312]	; (800368c <TIMER_enable_PWM+0x4f0>)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d002      	beq.n	8003560 <TIMER_enable_PWM+0x3c4>
 800355a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800355e:	e000      	b.n	8003562 <TIMER_enable_PWM+0x3c6>
 8003560:	2102      	movs	r1, #2
 8003562:	2303      	movs	r3, #3
 8003564:	9300      	str	r3, [sp, #0]
 8003566:	2300      	movs	r3, #0
 8003568:	2202      	movs	r2, #2
 800356a:	f7fe fb77 	bl	8001c5c <BSP_GPIO_PinCfg>
 800356e:	e000      	b.n	8003572 <TIMER_enable_PWM+0x3d6>
				default:	break;
 8003570:	bf00      	nop
			}
			break;
 8003572:	e048      	b.n	8003606 <TIMER_enable_PWM+0x46a>
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	2b0c      	cmp	r3, #12
 8003578:	d842      	bhi.n	8003600 <TIMER_enable_PWM+0x464>
 800357a:	a201      	add	r2, pc, #4	; (adr r2, 8003580 <TIMER_enable_PWM+0x3e4>)
 800357c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003580:	080035b5 	.word	0x080035b5
 8003584:	08003601 	.word	0x08003601
 8003588:	08003601 	.word	0x08003601
 800358c:	08003601 	.word	0x08003601
 8003590:	080035c7 	.word	0x080035c7
 8003594:	08003601 	.word	0x08003601
 8003598:	08003601 	.word	0x08003601
 800359c:	08003601 	.word	0x08003601
 80035a0:	080035d9 	.word	0x080035d9
 80035a4:	08003601 	.word	0x08003601
 80035a8:	08003601 	.word	0x08003601
 80035ac:	08003601 	.word	0x08003601
 80035b0:	080035ed 	.word	0x080035ed
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80035b4:	2303      	movs	r3, #3
 80035b6:	9300      	str	r3, [sp, #0]
 80035b8:	2300      	movs	r3, #0
 80035ba:	2202      	movs	r2, #2
 80035bc:	2140      	movs	r1, #64	; 0x40
 80035be:	4833      	ldr	r0, [pc, #204]	; (800368c <TIMER_enable_PWM+0x4f0>)
 80035c0:	f7fe fb4c 	bl	8001c5c <BSP_GPIO_PinCfg>
 80035c4:	e01d      	b.n	8003602 <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80035c6:	2303      	movs	r3, #3
 80035c8:	9300      	str	r3, [sp, #0]
 80035ca:	2300      	movs	r3, #0
 80035cc:	2202      	movs	r2, #2
 80035ce:	2180      	movs	r1, #128	; 0x80
 80035d0:	482e      	ldr	r0, [pc, #184]	; (800368c <TIMER_enable_PWM+0x4f0>)
 80035d2:	f7fe fb43 	bl	8001c5c <BSP_GPIO_PinCfg>
 80035d6:	e014      	b.n	8003602 <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80035d8:	2303      	movs	r3, #3
 80035da:	9300      	str	r3, [sp, #0]
 80035dc:	2300      	movs	r3, #0
 80035de:	2202      	movs	r2, #2
 80035e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80035e4:	4829      	ldr	r0, [pc, #164]	; (800368c <TIMER_enable_PWM+0x4f0>)
 80035e6:	f7fe fb39 	bl	8001c5c <BSP_GPIO_PinCfg>
 80035ea:	e00a      	b.n	8003602 <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80035ec:	2303      	movs	r3, #3
 80035ee:	9300      	str	r3, [sp, #0]
 80035f0:	2300      	movs	r3, #0
 80035f2:	2202      	movs	r2, #2
 80035f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80035f8:	4824      	ldr	r0, [pc, #144]	; (800368c <TIMER_enable_PWM+0x4f0>)
 80035fa:	f7fe fb2f 	bl	8001c5c <BSP_GPIO_PinCfg>
 80035fe:	e000      	b.n	8003602 <TIMER_enable_PWM+0x466>
				default:	break;
 8003600:	bf00      	nop
			}
			break;
 8003602:	e000      	b.n	8003606 <TIMER_enable_PWM+0x46a>
		default:
			break;
 8003604:	bf00      	nop
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 8003606:	2360      	movs	r3, #96	; 0x60
 8003608:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 800360a:	2300      	movs	r3, #0
 800360c:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 800360e:	2300      	movs	r3, #0
 8003610:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003612:	2300      	movs	r3, #0
 8003614:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 8003616:	2300      	movs	r3, #0
 8003618:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 800361a:	2300      	movs	r3, #0
 800361c:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 800361e:	2300      	movs	r3, #0
 8003620:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 8003622:	7bfb      	ldrb	r3, [r7, #15]
 8003624:	019b      	lsls	r3, r3, #6
 8003626:	4a1a      	ldr	r2, [pc, #104]	; (8003690 <TIMER_enable_PWM+0x4f4>)
 8003628:	4413      	add	r3, r2
 800362a:	4618      	mov	r0, r3
 800362c:	f002 fcbd 	bl	8005faa <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 8003630:	7bfb      	ldrb	r3, [r7, #15]
 8003632:	019b      	lsls	r3, r3, #6
 8003634:	4a16      	ldr	r2, [pc, #88]	; (8003690 <TIMER_enable_PWM+0x4f4>)
 8003636:	4413      	add	r3, r2
 8003638:	f107 0110 	add.w	r1, r7, #16
 800363c:	68ba      	ldr	r2, [r7, #8]
 800363e:	4618      	mov	r0, r3
 8003640:	f002 fd66 	bl	8006110 <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 8003644:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003646:	2b00      	cmp	r3, #0
 8003648:	d008      	beq.n	800365c <TIMER_enable_PWM+0x4c0>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 800364a:	7bfb      	ldrb	r3, [r7, #15]
 800364c:	019b      	lsls	r3, r3, #6
 800364e:	4a10      	ldr	r2, [pc, #64]	; (8003690 <TIMER_enable_PWM+0x4f4>)
 8003650:	4413      	add	r3, r2
 8003652:	68b9      	ldr	r1, [r7, #8]
 8003654:	4618      	mov	r0, r3
 8003656:	f002 ffc9 	bl	80065ec <HAL_TIMEx_PWMN_Start>
 800365a:	e007      	b.n	800366c <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 800365c:	7bfb      	ldrb	r3, [r7, #15]
 800365e:	019b      	lsls	r3, r3, #6
 8003660:	4a0b      	ldr	r2, [pc, #44]	; (8003690 <TIMER_enable_PWM+0x4f4>)
 8003662:	4413      	add	r3, r2
 8003664:	68b9      	ldr	r1, [r7, #8]
 8003666:	4618      	mov	r0, r3
 8003668:	f002 fcd4 	bl	8006014 <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 800366c:	89ba      	ldrh	r2, [r7, #12]
 800366e:	7bfb      	ldrb	r3, [r7, #15]
 8003670:	68b9      	ldr	r1, [r7, #8]
 8003672:	4618      	mov	r0, r3
 8003674:	f000 f80e 	bl	8003694 <TIMER_set_duty>
}
 8003678:	bf00      	nop
 800367a:	3740      	adds	r7, #64	; 0x40
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	40010000 	.word	0x40010000
 8003684:	40011000 	.word	0x40011000
 8003688:	40010800 	.word	0x40010800
 800368c:	40010c00 	.word	0x40010c00
 8003690:	20000cd8 	.word	0x20000cd8

08003694 <TIMER_set_duty>:
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	4603      	mov	r3, r0
 800369c:	6039      	str	r1, [r7, #0]
 800369e:	71fb      	strb	r3, [r7, #7]
 80036a0:	4613      	mov	r3, r2
 80036a2:	80bb      	strh	r3, [r7, #4]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 80036a4:	88bb      	ldrh	r3, [r7, #4]
 80036a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80036aa:	bf28      	it	cs
 80036ac:	f44f 737a 	movcs.w	r3, #1000	; 0x3e8
 80036b0:	80bb      	strh	r3, [r7, #4]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 80036b2:	88bb      	ldrh	r3, [r7, #4]
 80036b4:	79fa      	ldrb	r2, [r7, #7]
 80036b6:	491d      	ldr	r1, [pc, #116]	; (800372c <TIMER_set_duty+0x98>)
 80036b8:	0192      	lsls	r2, r2, #6
 80036ba:	440a      	add	r2, r1
 80036bc:	320c      	adds	r2, #12
 80036be:	6812      	ldr	r2, [r2, #0]
 80036c0:	3201      	adds	r2, #1
 80036c2:	fb02 f303 	mul.w	r3, r2, r3
 80036c6:	4a1a      	ldr	r2, [pc, #104]	; (8003730 <TIMER_set_duty+0x9c>)
 80036c8:	fba2 2303 	umull	r2, r3, r2, r3
 80036cc:	099b      	lsrs	r3, r3, #6
 80036ce:	80bb      	strh	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d107      	bne.n	80036e6 <TIMER_set_duty+0x52>
 80036d6:	79fb      	ldrb	r3, [r7, #7]
 80036d8:	4a14      	ldr	r2, [pc, #80]	; (800372c <TIMER_set_duty+0x98>)
 80036da:	019b      	lsls	r3, r3, #6
 80036dc:	4413      	add	r3, r2
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	88ba      	ldrh	r2, [r7, #4]
 80036e2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80036e4:	e01c      	b.n	8003720 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	2b04      	cmp	r3, #4
 80036ea:	d107      	bne.n	80036fc <TIMER_set_duty+0x68>
 80036ec:	79fb      	ldrb	r3, [r7, #7]
 80036ee:	4a0f      	ldr	r2, [pc, #60]	; (800372c <TIMER_set_duty+0x98>)
 80036f0:	019b      	lsls	r3, r3, #6
 80036f2:	4413      	add	r3, r2
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	88bb      	ldrh	r3, [r7, #4]
 80036f8:	6393      	str	r3, [r2, #56]	; 0x38
}
 80036fa:	e011      	b.n	8003720 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	2b08      	cmp	r3, #8
 8003700:	d107      	bne.n	8003712 <TIMER_set_duty+0x7e>
 8003702:	79fb      	ldrb	r3, [r7, #7]
 8003704:	4a09      	ldr	r2, [pc, #36]	; (800372c <TIMER_set_duty+0x98>)
 8003706:	019b      	lsls	r3, r3, #6
 8003708:	4413      	add	r3, r2
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	88bb      	ldrh	r3, [r7, #4]
 800370e:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8003710:	e006      	b.n	8003720 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8003712:	79fb      	ldrb	r3, [r7, #7]
 8003714:	4a05      	ldr	r2, [pc, #20]	; (800372c <TIMER_set_duty+0x98>)
 8003716:	019b      	lsls	r3, r3, #6
 8003718:	4413      	add	r3, r2
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	88bb      	ldrh	r3, [r7, #4]
 800371e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8003720:	bf00      	nop
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	bc80      	pop	{r7}
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	20000cd8 	.word	0x20000cd8
 8003730:	10624dd3 	.word	0x10624dd3

08003734 <TIMER_get_phandler>:
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Rcupration de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	4603      	mov	r3, r0
 800373c:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 800373e:	79fb      	ldrb	r3, [r7, #7]
 8003740:	019b      	lsls	r3, r3, #6
 8003742:	4a03      	ldr	r2, [pc, #12]	; (8003750 <TIMER_get_phandler+0x1c>)
 8003744:	4413      	add	r3, r2
}
 8003746:	4618      	mov	r0, r3
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	bc80      	pop	{r7}
 800374e:	4770      	bx	lr
 8003750:	20000cd8 	.word	0x20000cd8

08003754 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8003754:	b480      	push	{r7}
 8003756:	af00      	add	r7, sp, #0

}
 8003758:	bf00      	nop
 800375a:	46bd      	mov	sp, r7
 800375c:	bc80      	pop	{r7}
 800375e:	4770      	bx	lr

08003760 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0

}
 8003764:	bf00      	nop
 8003766:	46bd      	mov	sp, r7
 8003768:	bc80      	pop	{r7}
 800376a:	4770      	bx	lr

0800376c <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0

}
 8003770:	bf00      	nop
 8003772:	46bd      	mov	sp, r7
 8003774:	bc80      	pop	{r7}
 8003776:	4770      	bx	lr

08003778 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8003778:	b480      	push	{r7}
 800377a:	af00      	add	r7, sp, #0

}
 800377c:	bf00      	nop
 800377e:	46bd      	mov	sp, r7
 8003780:	bc80      	pop	{r7}
 8003782:	4770      	bx	lr

08003784 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003788:	4b07      	ldr	r3, [pc, #28]	; (80037a8 <TIM1_UP_IRQHandler+0x24>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b01      	cmp	r3, #1
 8003794:	d106      	bne.n	80037a4 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003796:	4b04      	ldr	r3, [pc, #16]	; (80037a8 <TIM1_UP_IRQHandler+0x24>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f06f 0201 	mvn.w	r2, #1
 800379e:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80037a0:	f7ff ffd8 	bl	8003754 <TIMER1_user_handler_it>
	}
}
 80037a4:	bf00      	nop
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	20000cd8 	.word	0x20000cd8

080037ac <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80037b0:	4b07      	ldr	r3, [pc, #28]	; (80037d0 <TIM2_IRQHandler+0x24>)
 80037b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	f003 0301 	and.w	r3, r3, #1
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d106      	bne.n	80037cc <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80037be:	4b04      	ldr	r3, [pc, #16]	; (80037d0 <TIM2_IRQHandler+0x24>)
 80037c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c2:	f06f 0201 	mvn.w	r2, #1
 80037c6:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80037c8:	f7ff ffca 	bl	8003760 <TIMER2_user_handler_it>
	}
}
 80037cc:	bf00      	nop
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	20000cd8 	.word	0x20000cd8

080037d4 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 80037d4:	b580      	push	{r7, lr}
 80037d6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80037d8:	4b08      	ldr	r3, [pc, #32]	; (80037fc <TIM3_IRQHandler+0x28>)
 80037da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	f003 0301 	and.w	r3, r3, #1
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d107      	bne.n	80037f8 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80037e8:	4b04      	ldr	r3, [pc, #16]	; (80037fc <TIM3_IRQHandler+0x28>)
 80037ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037ee:	f06f 0201 	mvn.w	r2, #1
 80037f2:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80037f4:	f7ff ffba 	bl	800376c <TIMER3_user_handler_it>
	}
}
 80037f8:	bf00      	nop
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	20000cd8 	.word	0x20000cd8

08003800 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8003800:	b580      	push	{r7, lr}
 8003802:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003804:	4b08      	ldr	r3, [pc, #32]	; (8003828 <TIM4_IRQHandler+0x28>)
 8003806:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	f003 0301 	and.w	r3, r3, #1
 8003810:	2b01      	cmp	r3, #1
 8003812:	d107      	bne.n	8003824 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003814:	4b04      	ldr	r3, [pc, #16]	; (8003828 <TIM4_IRQHandler+0x28>)
 8003816:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800381a:	f06f 0201 	mvn.w	r2, #1
 800381e:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003820:	f7ff ffaa 	bl	8003778 <TIMER4_user_handler_it>
	}
}
 8003824:	bf00      	nop
 8003826:	bd80      	pop	{r7, pc}
 8003828:	20000cd8 	.word	0x20000cd8

0800382c <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	4603      	mov	r3, r0
 8003834:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8003836:	79fb      	ldrb	r3, [r7, #7]
 8003838:	2b03      	cmp	r3, #3
 800383a:	d825      	bhi.n	8003888 <clear_it_status+0x5c>
 800383c:	a201      	add	r2, pc, #4	; (adr r2, 8003844 <clear_it_status+0x18>)
 800383e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003842:	bf00      	nop
 8003844:	08003855 	.word	0x08003855
 8003848:	08003861 	.word	0x08003861
 800384c:	0800386d 	.word	0x0800386d
 8003850:	0800387b 	.word	0x0800387b
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8003854:	4b0f      	ldr	r3, [pc, #60]	; (8003894 <clear_it_status+0x68>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f06f 0201 	mvn.w	r2, #1
 800385c:	611a      	str	r2, [r3, #16]
			break;
 800385e:	e014      	b.n	800388a <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8003860:	4b0c      	ldr	r3, [pc, #48]	; (8003894 <clear_it_status+0x68>)
 8003862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003864:	f06f 0201 	mvn.w	r2, #1
 8003868:	611a      	str	r2, [r3, #16]
			break;
 800386a:	e00e      	b.n	800388a <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 800386c:	4b09      	ldr	r3, [pc, #36]	; (8003894 <clear_it_status+0x68>)
 800386e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003872:	f06f 0201 	mvn.w	r2, #1
 8003876:	611a      	str	r2, [r3, #16]
			break;
 8003878:	e007      	b.n	800388a <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800387a:	4b06      	ldr	r3, [pc, #24]	; (8003894 <clear_it_status+0x68>)
 800387c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003880:	f06f 0201 	mvn.w	r2, #1
 8003884:	611a      	str	r2, [r3, #16]
			break;
 8003886:	e000      	b.n	800388a <clear_it_status+0x5e>
		default:
			break;
 8003888:	bf00      	nop

	}
}
 800388a:	bf00      	nop
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	bc80      	pop	{r7}
 8003892:	4770      	bx	lr
 8003894:	20000cd8 	.word	0x20000cd8

08003898 <__NVIC_EnableIRQ>:
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	4603      	mov	r3, r0
 80038a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	db0b      	blt.n	80038c2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038aa:	79fb      	ldrb	r3, [r7, #7]
 80038ac:	f003 021f 	and.w	r2, r3, #31
 80038b0:	4906      	ldr	r1, [pc, #24]	; (80038cc <__NVIC_EnableIRQ+0x34>)
 80038b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b6:	095b      	lsrs	r3, r3, #5
 80038b8:	2001      	movs	r0, #1
 80038ba:	fa00 f202 	lsl.w	r2, r0, r2
 80038be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80038c2:	bf00      	nop
 80038c4:	370c      	adds	r7, #12
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bc80      	pop	{r7}
 80038ca:	4770      	bx	lr
 80038cc:	e000e100 	.word	0xe000e100

080038d0 <__NVIC_DisableIRQ>:
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	4603      	mov	r3, r0
 80038d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	db12      	blt.n	8003908 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038e2:	79fb      	ldrb	r3, [r7, #7]
 80038e4:	f003 021f 	and.w	r2, r3, #31
 80038e8:	490a      	ldr	r1, [pc, #40]	; (8003914 <__NVIC_DisableIRQ+0x44>)
 80038ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ee:	095b      	lsrs	r3, r3, #5
 80038f0:	2001      	movs	r0, #1
 80038f2:	fa00 f202 	lsl.w	r2, r0, r2
 80038f6:	3320      	adds	r3, #32
 80038f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80038fc:	f3bf 8f4f 	dsb	sy
}
 8003900:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003902:	f3bf 8f6f 	isb	sy
}
 8003906:	bf00      	nop
}
 8003908:	bf00      	nop
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	bc80      	pop	{r7}
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	e000e100 	.word	0xe000e100

08003918 <__NVIC_SystemReset>:
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800391c:	f3bf 8f4f 	dsb	sy
}
 8003920:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003922:	4b06      	ldr	r3, [pc, #24]	; (800393c <__NVIC_SystemReset+0x24>)
 8003924:	68db      	ldr	r3, [r3, #12]
 8003926:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800392a:	4904      	ldr	r1, [pc, #16]	; (800393c <__NVIC_SystemReset+0x24>)
 800392c:	4b04      	ldr	r3, [pc, #16]	; (8003940 <__NVIC_SystemReset+0x28>)
 800392e:	4313      	orrs	r3, r2
 8003930:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003932:	f3bf 8f4f 	dsb	sy
}
 8003936:	bf00      	nop
    __NOP();
 8003938:	bf00      	nop
 800393a:	e7fd      	b.n	8003938 <__NVIC_SystemReset+0x20>
 800393c:	e000ed00 	.word	0xe000ed00
 8003940:	05fa0004 	.word	0x05fa0004

08003944 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	4603      	mov	r3, r0
 800394c:	6039      	str	r1, [r7, #0]
 800394e:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003956:	d806      	bhi.n	8003966 <UART_init+0x22>
 8003958:	4a56      	ldr	r2, [pc, #344]	; (8003ab4 <UART_init+0x170>)
 800395a:	218a      	movs	r1, #138	; 0x8a
 800395c:	4856      	ldr	r0, [pc, #344]	; (8003ab8 <UART_init+0x174>)
 800395e:	f003 fdaf 	bl	80074c0 <printf>
 8003962:	f7ff ffd9 	bl	8003918 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8003966:	79fb      	ldrb	r3, [r7, #7]
 8003968:	2b02      	cmp	r3, #2
 800396a:	d906      	bls.n	800397a <UART_init+0x36>
 800396c:	4a53      	ldr	r2, [pc, #332]	; (8003abc <UART_init+0x178>)
 800396e:	218b      	movs	r1, #139	; 0x8b
 8003970:	4851      	ldr	r0, [pc, #324]	; (8003ab8 <UART_init+0x174>)
 8003972:	f003 fda5 	bl	80074c0 <printf>
 8003976:	f7ff ffcf 	bl	8003918 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 800397a:	79fb      	ldrb	r3, [r7, #7]
 800397c:	4a50      	ldr	r2, [pc, #320]	; (8003ac0 <UART_init+0x17c>)
 800397e:	2100      	movs	r1, #0
 8003980:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8003984:	79fb      	ldrb	r3, [r7, #7]
 8003986:	4a4f      	ldr	r2, [pc, #316]	; (8003ac4 <UART_init+0x180>)
 8003988:	2100      	movs	r1, #0
 800398a:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 800398c:	79fb      	ldrb	r3, [r7, #7]
 800398e:	4a4e      	ldr	r2, [pc, #312]	; (8003ac8 <UART_init+0x184>)
 8003990:	2100      	movs	r1, #0
 8003992:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8003996:	79fa      	ldrb	r2, [r7, #7]
 8003998:	79fb      	ldrb	r3, [r7, #7]
 800399a:	494c      	ldr	r1, [pc, #304]	; (8003acc <UART_init+0x188>)
 800399c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80039a0:	494b      	ldr	r1, [pc, #300]	; (8003ad0 <UART_init+0x18c>)
 80039a2:	019b      	lsls	r3, r3, #6
 80039a4:	440b      	add	r3, r1
 80039a6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 80039a8:	79fb      	ldrb	r3, [r7, #7]
 80039aa:	4a49      	ldr	r2, [pc, #292]	; (8003ad0 <UART_init+0x18c>)
 80039ac:	019b      	lsls	r3, r3, #6
 80039ae:	4413      	add	r3, r2
 80039b0:	3304      	adds	r3, #4
 80039b2:	683a      	ldr	r2, [r7, #0]
 80039b4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 80039b6:	79fb      	ldrb	r3, [r7, #7]
 80039b8:	4a45      	ldr	r2, [pc, #276]	; (8003ad0 <UART_init+0x18c>)
 80039ba:	019b      	lsls	r3, r3, #6
 80039bc:	4413      	add	r3, r2
 80039be:	3308      	adds	r3, #8
 80039c0:	2200      	movs	r2, #0
 80039c2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 80039c4:	79fb      	ldrb	r3, [r7, #7]
 80039c6:	4a42      	ldr	r2, [pc, #264]	; (8003ad0 <UART_init+0x18c>)
 80039c8:	019b      	lsls	r3, r3, #6
 80039ca:	4413      	add	r3, r2
 80039cc:	330c      	adds	r3, #12
 80039ce:	2200      	movs	r2, #0
 80039d0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 80039d2:	79fb      	ldrb	r3, [r7, #7]
 80039d4:	4a3e      	ldr	r2, [pc, #248]	; (8003ad0 <UART_init+0x18c>)
 80039d6:	019b      	lsls	r3, r3, #6
 80039d8:	4413      	add	r3, r2
 80039da:	3310      	adds	r3, #16
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 80039e0:	79fb      	ldrb	r3, [r7, #7]
 80039e2:	4a3b      	ldr	r2, [pc, #236]	; (8003ad0 <UART_init+0x18c>)
 80039e4:	019b      	lsls	r3, r3, #6
 80039e6:	4413      	add	r3, r2
 80039e8:	3318      	adds	r3, #24
 80039ea:	2200      	movs	r2, #0
 80039ec:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 80039ee:	79fb      	ldrb	r3, [r7, #7]
 80039f0:	4a37      	ldr	r2, [pc, #220]	; (8003ad0 <UART_init+0x18c>)
 80039f2:	019b      	lsls	r3, r3, #6
 80039f4:	4413      	add	r3, r2
 80039f6:	3314      	adds	r3, #20
 80039f8:	220c      	movs	r2, #12
 80039fa:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 80039fc:	79fb      	ldrb	r3, [r7, #7]
 80039fe:	4a34      	ldr	r2, [pc, #208]	; (8003ad0 <UART_init+0x18c>)
 8003a00:	019b      	lsls	r3, r3, #6
 8003a02:	4413      	add	r3, r2
 8003a04:	331c      	adds	r3, #28
 8003a06:	2200      	movs	r2, #0
 8003a08:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8003a0a:	79fb      	ldrb	r3, [r7, #7]
 8003a0c:	019b      	lsls	r3, r3, #6
 8003a0e:	4a30      	ldr	r2, [pc, #192]	; (8003ad0 <UART_init+0x18c>)
 8003a10:	4413      	add	r3, r2
 8003a12:	4618      	mov	r0, r3
 8003a14:	f002 fe79 	bl	800670a <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8003a18:	79fb      	ldrb	r3, [r7, #7]
 8003a1a:	4a2d      	ldr	r2, [pc, #180]	; (8003ad0 <UART_init+0x18c>)
 8003a1c:	019b      	lsls	r3, r3, #6
 8003a1e:	4413      	add	r3, r2
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	68da      	ldr	r2, [r3, #12]
 8003a24:	79fb      	ldrb	r3, [r7, #7]
 8003a26:	492a      	ldr	r1, [pc, #168]	; (8003ad0 <UART_init+0x18c>)
 8003a28:	019b      	lsls	r3, r3, #6
 8003a2a:	440b      	add	r3, r1
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a32:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8003a34:	79fb      	ldrb	r3, [r7, #7]
 8003a36:	4a27      	ldr	r2, [pc, #156]	; (8003ad4 <UART_init+0x190>)
 8003a38:	56d3      	ldrsb	r3, [r2, r3]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	2101      	movs	r1, #1
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f001 f97d 	bl	8004d3e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003a44:	79fb      	ldrb	r3, [r7, #7]
 8003a46:	4a23      	ldr	r2, [pc, #140]	; (8003ad4 <UART_init+0x190>)
 8003a48:	56d3      	ldrsb	r3, [r2, r3]
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f001 f993 	bl	8004d76 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8003a50:	79fb      	ldrb	r3, [r7, #7]
 8003a52:	019b      	lsls	r3, r3, #6
 8003a54:	4a1e      	ldr	r2, [pc, #120]	; (8003ad0 <UART_init+0x18c>)
 8003a56:	1898      	adds	r0, r3, r2
 8003a58:	79fb      	ldrb	r3, [r7, #7]
 8003a5a:	79fa      	ldrb	r2, [r7, #7]
 8003a5c:	4919      	ldr	r1, [pc, #100]	; (8003ac4 <UART_init+0x180>)
 8003a5e:	5c8a      	ldrb	r2, [r1, r2]
 8003a60:	01db      	lsls	r3, r3, #7
 8003a62:	4413      	add	r3, r2
 8003a64:	4a1c      	ldr	r2, [pc, #112]	; (8003ad8 <UART_init+0x194>)
 8003a66:	4413      	add	r3, r2
 8003a68:	2201      	movs	r2, #1
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	f002 fede 	bl	800682c <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8003a70:	4b1a      	ldr	r3, [pc, #104]	; (8003adc <UART_init+0x198>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	6898      	ldr	r0, [r3, #8]
 8003a76:	2300      	movs	r3, #0
 8003a78:	2202      	movs	r2, #2
 8003a7a:	2100      	movs	r1, #0
 8003a7c:	f003 fd80 	bl	8007580 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8003a80:	4b16      	ldr	r3, [pc, #88]	; (8003adc <UART_init+0x198>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	68d8      	ldr	r0, [r3, #12]
 8003a86:	2300      	movs	r3, #0
 8003a88:	2202      	movs	r2, #2
 8003a8a:	2100      	movs	r1, #0
 8003a8c:	f003 fd78 	bl	8007580 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8003a90:	4b12      	ldr	r3, [pc, #72]	; (8003adc <UART_init+0x198>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	6858      	ldr	r0, [r3, #4]
 8003a96:	2300      	movs	r3, #0
 8003a98:	2202      	movs	r2, #2
 8003a9a:	2100      	movs	r1, #0
 8003a9c:	f003 fd70 	bl	8007580 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8003aa0:	79fb      	ldrb	r3, [r7, #7]
 8003aa2:	4a0f      	ldr	r2, [pc, #60]	; (8003ae0 <UART_init+0x19c>)
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8003aaa:	bf00      	nop
 8003aac:	3708      	adds	r7, #8
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	0800d7f0 	.word	0x0800d7f0
 8003ab8:	0800d800 	.word	0x0800d800
 8003abc:	0800d83c 	.word	0x0800d83c
 8003ac0:	2000101c 	.word	0x2000101c
 8003ac4:	20001018 	.word	0x20001018
 8003ac8:	20001028 	.word	0x20001028
 8003acc:	20000010 	.word	0x20000010
 8003ad0:	20000dd8 	.word	0x20000dd8
 8003ad4:	0800da94 	.word	0x0800da94
 8003ad8:	20000e98 	.word	0x20000e98
 8003adc:	2000002c 	.word	0x2000002c
 8003ae0:	20001034 	.word	0x20001034

08003ae4 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	4603      	mov	r3, r0
 8003aec:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8003aee:	79fb      	ldrb	r3, [r7, #7]
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d906      	bls.n	8003b02 <UART_data_ready+0x1e>
 8003af4:	4a07      	ldr	r2, [pc, #28]	; (8003b14 <UART_data_ready+0x30>)
 8003af6:	21c8      	movs	r1, #200	; 0xc8
 8003af8:	4807      	ldr	r0, [pc, #28]	; (8003b18 <UART_data_ready+0x34>)
 8003afa:	f003 fce1 	bl	80074c0 <printf>
 8003afe:	f7ff ff0b 	bl	8003918 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8003b02:	79fb      	ldrb	r3, [r7, #7]
 8003b04:	4a05      	ldr	r2, [pc, #20]	; (8003b1c <UART_data_ready+0x38>)
 8003b06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3708      	adds	r7, #8
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	0800d83c 	.word	0x0800d83c
 8003b18:	0800d800 	.word	0x0800d800
 8003b1c:	20001028 	.word	0x20001028

08003b20 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	4603      	mov	r3, r0
 8003b28:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8003b2a:	79fb      	ldrb	r3, [r7, #7]
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d906      	bls.n	8003b3e <UART_get_next_byte+0x1e>
 8003b30:	4a22      	ldr	r2, [pc, #136]	; (8003bbc <UART_get_next_byte+0x9c>)
 8003b32:	21d4      	movs	r1, #212	; 0xd4
 8003b34:	4822      	ldr	r0, [pc, #136]	; (8003bc0 <UART_get_next_byte+0xa0>)
 8003b36:	f003 fcc3 	bl	80074c0 <printf>
 8003b3a:	f7ff feed 	bl	8003918 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8003b3e:	79fb      	ldrb	r3, [r7, #7]
 8003b40:	4a20      	ldr	r2, [pc, #128]	; (8003bc4 <UART_get_next_byte+0xa4>)
 8003b42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d101      	bne.n	8003b4e <UART_get_next_byte+0x2e>
		return 0;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	e031      	b.n	8003bb2 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8003b4e:	79fa      	ldrb	r2, [r7, #7]
 8003b50:	79fb      	ldrb	r3, [r7, #7]
 8003b52:	491d      	ldr	r1, [pc, #116]	; (8003bc8 <UART_get_next_byte+0xa8>)
 8003b54:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003b58:	491c      	ldr	r1, [pc, #112]	; (8003bcc <UART_get_next_byte+0xac>)
 8003b5a:	01d2      	lsls	r2, r2, #7
 8003b5c:	440a      	add	r2, r1
 8003b5e:	4413      	add	r3, r2
 8003b60:	781b      	ldrb	r3, [r3, #0]
 8003b62:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8003b64:	79fb      	ldrb	r3, [r7, #7]
 8003b66:	4a18      	ldr	r2, [pc, #96]	; (8003bc8 <UART_get_next_byte+0xa8>)
 8003b68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b6c:	1c5a      	adds	r2, r3, #1
 8003b6e:	79fb      	ldrb	r3, [r7, #7]
 8003b70:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003b74:	4914      	ldr	r1, [pc, #80]	; (8003bc8 <UART_get_next_byte+0xa8>)
 8003b76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8003b7a:	79fb      	ldrb	r3, [r7, #7]
 8003b7c:	4a14      	ldr	r2, [pc, #80]	; (8003bd0 <UART_get_next_byte+0xb0>)
 8003b7e:	56d3      	ldrsb	r3, [r2, r3]
 8003b80:	4618      	mov	r0, r3
 8003b82:	f7ff fea5 	bl	80038d0 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8003b86:	79fb      	ldrb	r3, [r7, #7]
 8003b88:	4a12      	ldr	r2, [pc, #72]	; (8003bd4 <UART_get_next_byte+0xb4>)
 8003b8a:	5cd3      	ldrb	r3, [r2, r3]
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	79fb      	ldrb	r3, [r7, #7]
 8003b90:	4a0d      	ldr	r2, [pc, #52]	; (8003bc8 <UART_get_next_byte+0xa8>)
 8003b92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b96:	4299      	cmp	r1, r3
 8003b98:	d104      	bne.n	8003ba4 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8003b9a:	79fb      	ldrb	r3, [r7, #7]
 8003b9c:	4a09      	ldr	r2, [pc, #36]	; (8003bc4 <UART_get_next_byte+0xa4>)
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003ba4:	79fb      	ldrb	r3, [r7, #7]
 8003ba6:	4a0a      	ldr	r2, [pc, #40]	; (8003bd0 <UART_get_next_byte+0xb0>)
 8003ba8:	56d3      	ldrsb	r3, [r2, r3]
 8003baa:	4618      	mov	r0, r3
 8003bac:	f7ff fe74 	bl	8003898 <__NVIC_EnableIRQ>
	return ret;
 8003bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	0800d83c 	.word	0x0800d83c
 8003bc0:	0800d800 	.word	0x0800d800
 8003bc4:	20001028 	.word	0x20001028
 8003bc8:	2000101c 	.word	0x2000101c
 8003bcc:	20000e98 	.word	0x20000e98
 8003bd0:	0800da94 	.word	0x0800da94
 8003bd4:	20001018 	.word	0x20001018

08003bd8 <UART_getc>:
 * @param	UART_Handle : UART_Handle.Instance = USART1, USART2 ou USART6
 * @post	Si le caractere reu est 0, il n'est pas possible de faire la difference avec le cas o aucun caractere n'est reu.
 * @ret		Le caractere reu, sur 8 bits.
 */
uint8_t UART_getc(uart_id_e uart_id)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	4603      	mov	r3, r0
 8003be0:	71fb      	strb	r3, [r7, #7]
	return UART_get_next_byte(uart_id);
 8003be2:	79fb      	ldrb	r3, [r7, #7]
 8003be4:	4618      	mov	r0, r3
 8003be6:	f7ff ff9b 	bl	8003b20 <UART_get_next_byte>
 8003bea:	4603      	mov	r3, r0
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3708      	adds	r7, #8
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}

08003bf4 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	460a      	mov	r2, r1
 8003bfe:	71fb      	strb	r3, [r7, #7]
 8003c00:	4613      	mov	r3, r2
 8003c02:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8003c04:	79fb      	ldrb	r3, [r7, #7]
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d907      	bls.n	8003c1a <UART_putc+0x26>
 8003c0a:	4a16      	ldr	r2, [pc, #88]	; (8003c64 <UART_putc+0x70>)
 8003c0c:	f240 113d 	movw	r1, #317	; 0x13d
 8003c10:	4815      	ldr	r0, [pc, #84]	; (8003c68 <UART_putc+0x74>)
 8003c12:	f003 fc55 	bl	80074c0 <printf>
 8003c16:	f7ff fe7f 	bl	8003918 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8003c1a:	79fb      	ldrb	r3, [r7, #7]
 8003c1c:	4a13      	ldr	r2, [pc, #76]	; (8003c6c <UART_putc+0x78>)
 8003c1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d019      	beq.n	8003c5a <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8003c26:	79fb      	ldrb	r3, [r7, #7]
 8003c28:	4a11      	ldr	r2, [pc, #68]	; (8003c70 <UART_putc+0x7c>)
 8003c2a:	56d3      	ldrsb	r3, [r2, r3]
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f7ff fe4f 	bl	80038d0 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8003c32:	79fb      	ldrb	r3, [r7, #7]
 8003c34:	019b      	lsls	r3, r3, #6
 8003c36:	4a0f      	ldr	r2, [pc, #60]	; (8003c74 <UART_putc+0x80>)
 8003c38:	4413      	add	r3, r2
 8003c3a:	1db9      	adds	r1, r7, #6
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f002 fdb0 	bl	80067a4 <HAL_UART_Transmit_IT>
 8003c44:	4603      	mov	r3, r0
 8003c46:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003c48:	79fb      	ldrb	r3, [r7, #7]
 8003c4a:	4a09      	ldr	r2, [pc, #36]	; (8003c70 <UART_putc+0x7c>)
 8003c4c:	56d3      	ldrsb	r3, [r2, r3]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f7ff fe22 	bl	8003898 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8003c54:	7bfb      	ldrb	r3, [r7, #15]
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d0e5      	beq.n	8003c26 <UART_putc+0x32>
	}
}
 8003c5a:	bf00      	nop
 8003c5c:	3710      	adds	r7, #16
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	0800d83c 	.word	0x0800d83c
 8003c68:	0800d800 	.word	0x0800d800
 8003c6c:	20001034 	.word	0x20001034
 8003c70:	0800da94 	.word	0x0800da94
 8003c74:	20000dd8 	.word	0x20000dd8

08003c78 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b087      	sub	sp, #28
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	4603      	mov	r3, r0
 8003c80:	60b9      	str	r1, [r7, #8]
 8003c82:	607a      	str	r2, [r7, #4]
 8003c84:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8003c86:	7bfb      	ldrb	r3, [r7, #15]
 8003c88:	4a13      	ldr	r2, [pc, #76]	; (8003cd8 <UART_impolite_force_puts_on_uart+0x60>)
 8003c8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d01d      	beq.n	8003cce <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8003c92:	7bfb      	ldrb	r3, [r7, #15]
 8003c94:	4a11      	ldr	r2, [pc, #68]	; (8003cdc <UART_impolite_force_puts_on_uart+0x64>)
 8003c96:	019b      	lsls	r3, r3, #6
 8003c98:	4413      	add	r3, r2
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	617b      	str	r3, [r7, #20]
 8003ca2:	e010      	b.n	8003cc6 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8003ca4:	bf00      	nop
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d0f9      	beq.n	8003ca6 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8003cb2:	68ba      	ldr	r2, [r7, #8]
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	461a      	mov	r2, r3
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	3301      	adds	r3, #1
 8003cc4:	617b      	str	r3, [r7, #20]
 8003cc6:	697a      	ldr	r2, [r7, #20]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	d3ea      	bcc.n	8003ca4 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8003cce:	bf00      	nop
 8003cd0:	371c      	adds	r7, #28
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bc80      	pop	{r7}
 8003cd6:	4770      	bx	lr
 8003cd8:	20001034 	.word	0x20001034
 8003cdc:	20000dd8 	.word	0x20000dd8

08003ce0 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8003ce4:	4802      	ldr	r0, [pc, #8]	; (8003cf0 <USART1_IRQHandler+0x10>)
 8003ce6:	f002 fdf5 	bl	80068d4 <HAL_UART_IRQHandler>
}
 8003cea:	bf00      	nop
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	20000dd8 	.word	0x20000dd8

08003cf4 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8003cf8:	4802      	ldr	r0, [pc, #8]	; (8003d04 <USART2_IRQHandler+0x10>)
 8003cfa:	f002 fdeb 	bl	80068d4 <HAL_UART_IRQHandler>
}
 8003cfe:	bf00      	nop
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	20000e18 	.word	0x20000e18

08003d08 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8003d0c:	4802      	ldr	r0, [pc, #8]	; (8003d18 <USART3_IRQHandler+0x10>)
 8003d0e:	f002 fde1 	bl	80068d4 <HAL_UART_IRQHandler>
}
 8003d12:	bf00      	nop
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	20000e58 	.word	0x20000e58

08003d1c <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a1e      	ldr	r2, [pc, #120]	; (8003da4 <HAL_UART_RxCpltCallback+0x88>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d102      	bne.n	8003d34 <HAL_UART_RxCpltCallback+0x18>
 8003d2e:	2300      	movs	r3, #0
 8003d30:	73fb      	strb	r3, [r7, #15]
 8003d32:	e00e      	b.n	8003d52 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a1b      	ldr	r2, [pc, #108]	; (8003da8 <HAL_UART_RxCpltCallback+0x8c>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d102      	bne.n	8003d44 <HAL_UART_RxCpltCallback+0x28>
 8003d3e:	2301      	movs	r3, #1
 8003d40:	73fb      	strb	r3, [r7, #15]
 8003d42:	e006      	b.n	8003d52 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a18      	ldr	r2, [pc, #96]	; (8003dac <HAL_UART_RxCpltCallback+0x90>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d126      	bne.n	8003d9c <HAL_UART_RxCpltCallback+0x80>
 8003d4e:	2302      	movs	r3, #2
 8003d50:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8003d52:	7bfb      	ldrb	r3, [r7, #15]
 8003d54:	4a16      	ldr	r2, [pc, #88]	; (8003db0 <HAL_UART_RxCpltCallback+0x94>)
 8003d56:	2101      	movs	r1, #1
 8003d58:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
 8003d5e:	4a15      	ldr	r2, [pc, #84]	; (8003db4 <HAL_UART_RxCpltCallback+0x98>)
 8003d60:	5cd3      	ldrb	r3, [r2, r3]
 8003d62:	3301      	adds	r3, #1
 8003d64:	425a      	negs	r2, r3
 8003d66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d6a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003d6e:	bf58      	it	pl
 8003d70:	4253      	negpl	r3, r2
 8003d72:	7bfa      	ldrb	r2, [r7, #15]
 8003d74:	b2d9      	uxtb	r1, r3
 8003d76:	4b0f      	ldr	r3, [pc, #60]	; (8003db4 <HAL_UART_RxCpltCallback+0x98>)
 8003d78:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8003d7a:	7bfb      	ldrb	r3, [r7, #15]
 8003d7c:	019b      	lsls	r3, r3, #6
 8003d7e:	4a0e      	ldr	r2, [pc, #56]	; (8003db8 <HAL_UART_RxCpltCallback+0x9c>)
 8003d80:	1898      	adds	r0, r3, r2
 8003d82:	7bfb      	ldrb	r3, [r7, #15]
 8003d84:	7bfa      	ldrb	r2, [r7, #15]
 8003d86:	490b      	ldr	r1, [pc, #44]	; (8003db4 <HAL_UART_RxCpltCallback+0x98>)
 8003d88:	5c8a      	ldrb	r2, [r1, r2]
 8003d8a:	01db      	lsls	r3, r3, #7
 8003d8c:	4413      	add	r3, r2
 8003d8e:	4a0b      	ldr	r2, [pc, #44]	; (8003dbc <HAL_UART_RxCpltCallback+0xa0>)
 8003d90:	4413      	add	r3, r2
 8003d92:	2201      	movs	r2, #1
 8003d94:	4619      	mov	r1, r3
 8003d96:	f002 fd49 	bl	800682c <HAL_UART_Receive_IT>
 8003d9a:	e000      	b.n	8003d9e <HAL_UART_RxCpltCallback+0x82>
	else return;
 8003d9c:	bf00      	nop
}
 8003d9e:	3710      	adds	r7, #16
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	40013800 	.word	0x40013800
 8003da8:	40004400 	.word	0x40004400
 8003dac:	40004800 	.word	0x40004800
 8003db0:	20001028 	.word	0x20001028
 8003db4:	20001018 	.word	0x20001018
 8003db8:	20000dd8 	.word	0x20000dd8
 8003dbc:	20000e98 	.word	0x20000e98

08003dc0 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b08c      	sub	sp, #48	; 0x30
 8003dc4:	af02      	add	r7, sp, #8
 8003dc6:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	22c0      	movs	r2, #192	; 0xc0
 8003dce:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2200      	movs	r2, #0
 8003de6:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2200      	movs	r2, #0
 8003dee:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2200      	movs	r2, #0
 8003df6:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a53      	ldr	r2, [pc, #332]	; (8003f54 <HAL_UART_MspInit+0x194>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d142      	bne.n	8003e90 <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8003e0a:	4b53      	ldr	r3, [pc, #332]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	4a52      	ldr	r2, [pc, #328]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003e10:	f043 0301 	orr.w	r3, r3, #1
 8003e14:	6193      	str	r3, [r2, #24]
 8003e16:	4b50      	ldr	r3, [pc, #320]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003e18:	699b      	ldr	r3, [r3, #24]
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	623b      	str	r3, [r7, #32]
 8003e20:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8003e22:	4b4d      	ldr	r3, [pc, #308]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003e24:	699b      	ldr	r3, [r3, #24]
 8003e26:	4a4c      	ldr	r2, [pc, #304]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003e28:	f043 0308 	orr.w	r3, r3, #8
 8003e2c:	6193      	str	r3, [r2, #24]
 8003e2e:	4b4a      	ldr	r3, [pc, #296]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003e30:	699b      	ldr	r3, [r3, #24]
 8003e32:	f003 0308 	and.w	r3, r3, #8
 8003e36:	61fb      	str	r3, [r7, #28]
 8003e38:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	9300      	str	r3, [sp, #0]
 8003e3e:	2301      	movs	r3, #1
 8003e40:	2202      	movs	r2, #2
 8003e42:	2140      	movs	r1, #64	; 0x40
 8003e44:	4845      	ldr	r0, [pc, #276]	; (8003f5c <HAL_UART_MspInit+0x19c>)
 8003e46:	f7fd ff09 	bl	8001c5c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	9300      	str	r3, [sp, #0]
 8003e4e:	2301      	movs	r3, #1
 8003e50:	2200      	movs	r2, #0
 8003e52:	2180      	movs	r1, #128	; 0x80
 8003e54:	4841      	ldr	r0, [pc, #260]	; (8003f5c <HAL_UART_MspInit+0x19c>)
 8003e56:	f7fd ff01 	bl	8001c5c <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8003e5a:	4b41      	ldr	r3, [pc, #260]	; (8003f60 <HAL_UART_MspInit+0x1a0>)
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	627b      	str	r3, [r7, #36]	; 0x24
 8003e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e62:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003e66:	627b      	str	r3, [r7, #36]	; 0x24
 8003e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e6a:	f043 0304 	orr.w	r3, r3, #4
 8003e6e:	627b      	str	r3, [r7, #36]	; 0x24
 8003e70:	4a3b      	ldr	r2, [pc, #236]	; (8003f60 <HAL_UART_MspInit+0x1a0>)
 8003e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e74:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8003e76:	4b38      	ldr	r3, [pc, #224]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003e78:	699b      	ldr	r3, [r3, #24]
 8003e7a:	4a37      	ldr	r2, [pc, #220]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003e7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e80:	6193      	str	r3, [r2, #24]
 8003e82:	4b35      	ldr	r3, [pc, #212]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003e84:	699b      	ldr	r3, [r3, #24]
 8003e86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e8a:	61bb      	str	r3, [r7, #24]
 8003e8c:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8003e8e:	e05c      	b.n	8003f4a <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a33      	ldr	r2, [pc, #204]	; (8003f64 <HAL_UART_MspInit+0x1a4>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d128      	bne.n	8003eec <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8003e9a:	4b2f      	ldr	r3, [pc, #188]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003e9c:	699b      	ldr	r3, [r3, #24]
 8003e9e:	4a2e      	ldr	r2, [pc, #184]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003ea0:	f043 0304 	orr.w	r3, r3, #4
 8003ea4:	6193      	str	r3, [r2, #24]
 8003ea6:	4b2c      	ldr	r3, [pc, #176]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003ea8:	699b      	ldr	r3, [r3, #24]
 8003eaa:	f003 0304 	and.w	r3, r3, #4
 8003eae:	617b      	str	r3, [r7, #20]
 8003eb0:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	9300      	str	r3, [sp, #0]
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	2202      	movs	r2, #2
 8003eba:	2104      	movs	r1, #4
 8003ebc:	482a      	ldr	r0, [pc, #168]	; (8003f68 <HAL_UART_MspInit+0x1a8>)
 8003ebe:	f7fd fecd 	bl	8001c5c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	9300      	str	r3, [sp, #0]
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	2200      	movs	r2, #0
 8003eca:	2108      	movs	r1, #8
 8003ecc:	4826      	ldr	r0, [pc, #152]	; (8003f68 <HAL_UART_MspInit+0x1a8>)
 8003ece:	f7fd fec5 	bl	8001c5c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8003ed2:	4b21      	ldr	r3, [pc, #132]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003ed4:	69db      	ldr	r3, [r3, #28]
 8003ed6:	4a20      	ldr	r2, [pc, #128]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003ed8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003edc:	61d3      	str	r3, [r2, #28]
 8003ede:	4b1e      	ldr	r3, [pc, #120]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003ee0:	69db      	ldr	r3, [r3, #28]
 8003ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ee6:	613b      	str	r3, [r7, #16]
 8003ee8:	693b      	ldr	r3, [r7, #16]
}
 8003eea:	e02e      	b.n	8003f4a <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a1e      	ldr	r2, [pc, #120]	; (8003f6c <HAL_UART_MspInit+0x1ac>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d129      	bne.n	8003f4a <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8003ef6:	4b18      	ldr	r3, [pc, #96]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003ef8:	699b      	ldr	r3, [r3, #24]
 8003efa:	4a17      	ldr	r2, [pc, #92]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003efc:	f043 0308 	orr.w	r3, r3, #8
 8003f00:	6193      	str	r3, [r2, #24]
 8003f02:	4b15      	ldr	r3, [pc, #84]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	f003 0308 	and.w	r3, r3, #8
 8003f0a:	60fb      	str	r3, [r7, #12]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8003f0e:	2303      	movs	r3, #3
 8003f10:	9300      	str	r3, [sp, #0]
 8003f12:	2301      	movs	r3, #1
 8003f14:	2202      	movs	r2, #2
 8003f16:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003f1a:	4810      	ldr	r0, [pc, #64]	; (8003f5c <HAL_UART_MspInit+0x19c>)
 8003f1c:	f7fd fe9e 	bl	8001c5c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003f20:	2303      	movs	r3, #3
 8003f22:	9300      	str	r3, [sp, #0]
 8003f24:	2301      	movs	r3, #1
 8003f26:	2200      	movs	r2, #0
 8003f28:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003f2c:	480b      	ldr	r0, [pc, #44]	; (8003f5c <HAL_UART_MspInit+0x19c>)
 8003f2e:	f7fd fe95 	bl	8001c5c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8003f32:	4b09      	ldr	r3, [pc, #36]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	4a08      	ldr	r2, [pc, #32]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003f38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f3c:	61d3      	str	r3, [r2, #28]
 8003f3e:	4b06      	ldr	r3, [pc, #24]	; (8003f58 <HAL_UART_MspInit+0x198>)
 8003f40:	69db      	ldr	r3, [r3, #28]
 8003f42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f46:	60bb      	str	r3, [r7, #8]
 8003f48:	68bb      	ldr	r3, [r7, #8]
}
 8003f4a:	bf00      	nop
 8003f4c:	3728      	adds	r7, #40	; 0x28
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	40013800 	.word	0x40013800
 8003f58:	40021000 	.word	0x40021000
 8003f5c:	40010c00 	.word	0x40010c00
 8003f60:	40010000 	.word	0x40010000
 8003f64:	40004400 	.word	0x40004400
 8003f68:	40010800 	.word	0x40010800
 8003f6c:	40004800 	.word	0x40004800

08003f70 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f7c:	2b08      	cmp	r3, #8
 8003f7e:	d106      	bne.n	8003f8e <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2222      	movs	r2, #34	; 0x22
 8003f8a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8003f8e:	bf00      	nop
 8003f90:	370c      	adds	r7, #12
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bc80      	pop	{r7}
 8003f96:	4770      	bx	lr

08003f98 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8003f9c:	4b03      	ldr	r3, [pc, #12]	; (8003fac <WWDG_IRQHandler+0x14>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4903      	ldr	r1, [pc, #12]	; (8003fb0 <WWDG_IRQHandler+0x18>)
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fe fe3a 	bl	8002c1c <dump_printf>
	while(1);
 8003fa8:	e7fe      	b.n	8003fa8 <WWDG_IRQHandler+0x10>
 8003faa:	bf00      	nop
 8003fac:	2000001c 	.word	0x2000001c
 8003fb0:	0800d8cc 	.word	0x0800d8cc

08003fb4 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8003fb8:	4b03      	ldr	r3, [pc, #12]	; (8003fc8 <PVD_IRQHandler+0x14>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4903      	ldr	r1, [pc, #12]	; (8003fcc <PVD_IRQHandler+0x18>)
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f7fe fe2c 	bl	8002c1c <dump_printf>
	while(1);
 8003fc4:	e7fe      	b.n	8003fc4 <PVD_IRQHandler+0x10>
 8003fc6:	bf00      	nop
 8003fc8:	2000001c 	.word	0x2000001c
 8003fcc:	0800d8d4 	.word	0x0800d8d4

08003fd0 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8003fd4:	4b03      	ldr	r3, [pc, #12]	; (8003fe4 <TAMPER_IRQHandler+0x14>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4903      	ldr	r1, [pc, #12]	; (8003fe8 <TAMPER_IRQHandler+0x18>)
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7fe fe1e 	bl	8002c1c <dump_printf>
	while(1);
 8003fe0:	e7fe      	b.n	8003fe0 <TAMPER_IRQHandler+0x10>
 8003fe2:	bf00      	nop
 8003fe4:	2000001c 	.word	0x2000001c
 8003fe8:	0800d8d8 	.word	0x0800d8d8

08003fec <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8003ff0:	4b03      	ldr	r3, [pc, #12]	; (8004000 <RTC_IRQHandler+0x14>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4903      	ldr	r1, [pc, #12]	; (8004004 <RTC_IRQHandler+0x18>)
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7fe fe10 	bl	8002c1c <dump_printf>
	while(1);
 8003ffc:	e7fe      	b.n	8003ffc <RTC_IRQHandler+0x10>
 8003ffe:	bf00      	nop
 8004000:	2000001c 	.word	0x2000001c
 8004004:	0800d8e0 	.word	0x0800d8e0

08004008 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 800400c:	4b03      	ldr	r3, [pc, #12]	; (800401c <FLASH_IRQHandler+0x14>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4903      	ldr	r1, [pc, #12]	; (8004020 <FLASH_IRQHandler+0x18>)
 8004012:	4618      	mov	r0, r3
 8004014:	f7fe fe02 	bl	8002c1c <dump_printf>
	while(1);
 8004018:	e7fe      	b.n	8004018 <FLASH_IRQHandler+0x10>
 800401a:	bf00      	nop
 800401c:	2000001c 	.word	0x2000001c
 8004020:	0800d8e4 	.word	0x0800d8e4

08004024 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8004028:	4b03      	ldr	r3, [pc, #12]	; (8004038 <RCC_IRQHandler+0x14>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4903      	ldr	r1, [pc, #12]	; (800403c <RCC_IRQHandler+0x18>)
 800402e:	4618      	mov	r0, r3
 8004030:	f7fe fdf4 	bl	8002c1c <dump_printf>
	while(1);
 8004034:	e7fe      	b.n	8004034 <RCC_IRQHandler+0x10>
 8004036:	bf00      	nop
 8004038:	2000001c 	.word	0x2000001c
 800403c:	0800d8ec 	.word	0x0800d8ec

08004040 <DMA1_Channel1_IRQHandler>:
	dump_printf(msg, "EXTI4");
	while(1);
}

__weak void DMA1_Channel1_IRQHandler(void)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel1");
 8004044:	4b03      	ldr	r3, [pc, #12]	; (8004054 <DMA1_Channel1_IRQHandler+0x14>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4903      	ldr	r1, [pc, #12]	; (8004058 <DMA1_Channel1_IRQHandler+0x18>)
 800404a:	4618      	mov	r0, r3
 800404c:	f7fe fde6 	bl	8002c1c <dump_printf>
	while(1);
 8004050:	e7fe      	b.n	8004050 <DMA1_Channel1_IRQHandler+0x10>
 8004052:	bf00      	nop
 8004054:	2000001c 	.word	0x2000001c
 8004058:	0800d918 	.word	0x0800d918

0800405c <DMA1_Channel2_IRQHandler>:
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8004060:	4b03      	ldr	r3, [pc, #12]	; (8004070 <DMA1_Channel2_IRQHandler+0x14>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4903      	ldr	r1, [pc, #12]	; (8004074 <DMA1_Channel2_IRQHandler+0x18>)
 8004066:	4618      	mov	r0, r3
 8004068:	f7fe fdd8 	bl	8002c1c <dump_printf>
	while(1);
 800406c:	e7fe      	b.n	800406c <DMA1_Channel2_IRQHandler+0x10>
 800406e:	bf00      	nop
 8004070:	2000001c 	.word	0x2000001c
 8004074:	0800d928 	.word	0x0800d928

08004078 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 800407c:	4b03      	ldr	r3, [pc, #12]	; (800408c <DMA1_Channel3_IRQHandler+0x14>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4903      	ldr	r1, [pc, #12]	; (8004090 <DMA1_Channel3_IRQHandler+0x18>)
 8004082:	4618      	mov	r0, r3
 8004084:	f7fe fdca 	bl	8002c1c <dump_printf>
	while(1);
 8004088:	e7fe      	b.n	8004088 <DMA1_Channel3_IRQHandler+0x10>
 800408a:	bf00      	nop
 800408c:	2000001c 	.word	0x2000001c
 8004090:	0800d938 	.word	0x0800d938

08004094 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8004098:	4b03      	ldr	r3, [pc, #12]	; (80040a8 <DMA1_Channel4_IRQHandler+0x14>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4903      	ldr	r1, [pc, #12]	; (80040ac <DMA1_Channel4_IRQHandler+0x18>)
 800409e:	4618      	mov	r0, r3
 80040a0:	f7fe fdbc 	bl	8002c1c <dump_printf>
	while(1);
 80040a4:	e7fe      	b.n	80040a4 <DMA1_Channel4_IRQHandler+0x10>
 80040a6:	bf00      	nop
 80040a8:	2000001c 	.word	0x2000001c
 80040ac:	0800d948 	.word	0x0800d948

080040b0 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 80040b4:	4b03      	ldr	r3, [pc, #12]	; (80040c4 <DMA1_Channel5_IRQHandler+0x14>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4903      	ldr	r1, [pc, #12]	; (80040c8 <DMA1_Channel5_IRQHandler+0x18>)
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7fe fdae 	bl	8002c1c <dump_printf>
	while(1);
 80040c0:	e7fe      	b.n	80040c0 <DMA1_Channel5_IRQHandler+0x10>
 80040c2:	bf00      	nop
 80040c4:	2000001c 	.word	0x2000001c
 80040c8:	0800d958 	.word	0x0800d958

080040cc <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 80040d0:	4b03      	ldr	r3, [pc, #12]	; (80040e0 <DMA1_Channel6_IRQHandler+0x14>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4903      	ldr	r1, [pc, #12]	; (80040e4 <DMA1_Channel6_IRQHandler+0x18>)
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7fe fda0 	bl	8002c1c <dump_printf>
	while(1);
 80040dc:	e7fe      	b.n	80040dc <DMA1_Channel6_IRQHandler+0x10>
 80040de:	bf00      	nop
 80040e0:	2000001c 	.word	0x2000001c
 80040e4:	0800d968 	.word	0x0800d968

080040e8 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80040ec:	4b03      	ldr	r3, [pc, #12]	; (80040fc <DMA1_Channel7_IRQHandler+0x14>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4903      	ldr	r1, [pc, #12]	; (8004100 <DMA1_Channel7_IRQHandler+0x18>)
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7fe fd92 	bl	8002c1c <dump_printf>
	while(1);
 80040f8:	e7fe      	b.n	80040f8 <DMA1_Channel7_IRQHandler+0x10>
 80040fa:	bf00      	nop
 80040fc:	2000001c 	.word	0x2000001c
 8004100:	0800d978 	.word	0x0800d978

08004104 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8004108:	4b03      	ldr	r3, [pc, #12]	; (8004118 <ADC1_2_IRQHandler+0x14>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4903      	ldr	r1, [pc, #12]	; (800411c <ADC1_2_IRQHandler+0x18>)
 800410e:	4618      	mov	r0, r3
 8004110:	f7fe fd84 	bl	8002c1c <dump_printf>
	while(1);
 8004114:	e7fe      	b.n	8004114 <ADC1_2_IRQHandler+0x10>
 8004116:	bf00      	nop
 8004118:	2000001c 	.word	0x2000001c
 800411c:	0800d988 	.word	0x0800d988

08004120 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8004124:	4b03      	ldr	r3, [pc, #12]	; (8004134 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4903      	ldr	r1, [pc, #12]	; (8004138 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 800412a:	4618      	mov	r0, r3
 800412c:	f7fe fd76 	bl	8002c1c <dump_printf>
	while(1);
 8004130:	e7fe      	b.n	8004130 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8004132:	bf00      	nop
 8004134:	2000001c 	.word	0x2000001c
 8004138:	0800d990 	.word	0x0800d990

0800413c <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8004140:	4b03      	ldr	r3, [pc, #12]	; (8004150 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4903      	ldr	r1, [pc, #12]	; (8004154 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8004146:	4618      	mov	r0, r3
 8004148:	f7fe fd68 	bl	8002c1c <dump_printf>
	while(1);
 800414c:	e7fe      	b.n	800414c <USB_LP_CAN1_RX0_IRQHandler+0x10>
 800414e:	bf00      	nop
 8004150:	2000001c 	.word	0x2000001c
 8004154:	0800d9a0 	.word	0x0800d9a0

08004158 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 800415c:	4b03      	ldr	r3, [pc, #12]	; (800416c <CAN1_RX1_IRQHandler+0x14>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4903      	ldr	r1, [pc, #12]	; (8004170 <CAN1_RX1_IRQHandler+0x18>)
 8004162:	4618      	mov	r0, r3
 8004164:	f7fe fd5a 	bl	8002c1c <dump_printf>
	while(1);
 8004168:	e7fe      	b.n	8004168 <CAN1_RX1_IRQHandler+0x10>
 800416a:	bf00      	nop
 800416c:	2000001c 	.word	0x2000001c
 8004170:	0800d9b0 	.word	0x0800d9b0

08004174 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8004178:	4b03      	ldr	r3, [pc, #12]	; (8004188 <CAN1_SCE_IRQHandler+0x14>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4903      	ldr	r1, [pc, #12]	; (800418c <CAN1_SCE_IRQHandler+0x18>)
 800417e:	4618      	mov	r0, r3
 8004180:	f7fe fd4c 	bl	8002c1c <dump_printf>
	while(1);
 8004184:	e7fe      	b.n	8004184 <CAN1_SCE_IRQHandler+0x10>
 8004186:	bf00      	nop
 8004188:	2000001c 	.word	0x2000001c
 800418c:	0800d9bc 	.word	0x0800d9bc

08004190 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8004194:	4b03      	ldr	r3, [pc, #12]	; (80041a4 <TIM1_BRK_IRQHandler+0x14>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4903      	ldr	r1, [pc, #12]	; (80041a8 <TIM1_BRK_IRQHandler+0x18>)
 800419a:	4618      	mov	r0, r3
 800419c:	f7fe fd3e 	bl	8002c1c <dump_printf>
	while(1);
 80041a0:	e7fe      	b.n	80041a0 <TIM1_BRK_IRQHandler+0x10>
 80041a2:	bf00      	nop
 80041a4:	2000001c 	.word	0x2000001c
 80041a8:	0800d9d0 	.word	0x0800d9d0

080041ac <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 80041b0:	4b03      	ldr	r3, [pc, #12]	; (80041c0 <TIM1_TRG_COM_IRQHandler+0x14>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4903      	ldr	r1, [pc, #12]	; (80041c4 <TIM1_TRG_COM_IRQHandler+0x18>)
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7fe fd30 	bl	8002c1c <dump_printf>
	while(1);
 80041bc:	e7fe      	b.n	80041bc <TIM1_TRG_COM_IRQHandler+0x10>
 80041be:	bf00      	nop
 80041c0:	2000001c 	.word	0x2000001c
 80041c4:	0800d9e4 	.word	0x0800d9e4

080041c8 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 80041cc:	4b03      	ldr	r3, [pc, #12]	; (80041dc <TIM1_CC_IRQHandler+0x14>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4903      	ldr	r1, [pc, #12]	; (80041e0 <TIM1_CC_IRQHandler+0x18>)
 80041d2:	4618      	mov	r0, r3
 80041d4:	f7fe fd22 	bl	8002c1c <dump_printf>
	while(1);
 80041d8:	e7fe      	b.n	80041d8 <TIM1_CC_IRQHandler+0x10>
 80041da:	bf00      	nop
 80041dc:	2000001c 	.word	0x2000001c
 80041e0:	0800d9f4 	.word	0x0800d9f4

080041e4 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80041e8:	4b03      	ldr	r3, [pc, #12]	; (80041f8 <I2C1_EV_IRQHandler+0x14>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4903      	ldr	r1, [pc, #12]	; (80041fc <I2C1_EV_IRQHandler+0x18>)
 80041ee:	4618      	mov	r0, r3
 80041f0:	f7fe fd14 	bl	8002c1c <dump_printf>
	while(1);
 80041f4:	e7fe      	b.n	80041f4 <I2C1_EV_IRQHandler+0x10>
 80041f6:	bf00      	nop
 80041f8:	2000001c 	.word	0x2000001c
 80041fc:	0800da14 	.word	0x0800da14

08004200 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8004204:	4b03      	ldr	r3, [pc, #12]	; (8004214 <I2C1_ER_IRQHandler+0x14>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4903      	ldr	r1, [pc, #12]	; (8004218 <I2C1_ER_IRQHandler+0x18>)
 800420a:	4618      	mov	r0, r3
 800420c:	f7fe fd06 	bl	8002c1c <dump_printf>
	while(1);
 8004210:	e7fe      	b.n	8004210 <I2C1_ER_IRQHandler+0x10>
 8004212:	bf00      	nop
 8004214:	2000001c 	.word	0x2000001c
 8004218:	0800da1c 	.word	0x0800da1c

0800421c <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8004220:	4b03      	ldr	r3, [pc, #12]	; (8004230 <I2C2_EV_IRQHandler+0x14>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4903      	ldr	r1, [pc, #12]	; (8004234 <I2C2_EV_IRQHandler+0x18>)
 8004226:	4618      	mov	r0, r3
 8004228:	f7fe fcf8 	bl	8002c1c <dump_printf>
	while(1);
 800422c:	e7fe      	b.n	800422c <I2C2_EV_IRQHandler+0x10>
 800422e:	bf00      	nop
 8004230:	2000001c 	.word	0x2000001c
 8004234:	0800da24 	.word	0x0800da24

08004238 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 800423c:	4b03      	ldr	r3, [pc, #12]	; (800424c <I2C2_ER_IRQHandler+0x14>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4903      	ldr	r1, [pc, #12]	; (8004250 <I2C2_ER_IRQHandler+0x18>)
 8004242:	4618      	mov	r0, r3
 8004244:	f7fe fcea 	bl	8002c1c <dump_printf>
	while(1);
 8004248:	e7fe      	b.n	8004248 <I2C2_ER_IRQHandler+0x10>
 800424a:	bf00      	nop
 800424c:	2000001c 	.word	0x2000001c
 8004250:	0800da2c 	.word	0x0800da2c

08004254 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8004258:	4b03      	ldr	r3, [pc, #12]	; (8004268 <SPI1_IRQHandler+0x14>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4903      	ldr	r1, [pc, #12]	; (800426c <SPI1_IRQHandler+0x18>)
 800425e:	4618      	mov	r0, r3
 8004260:	f7fe fcdc 	bl	8002c1c <dump_printf>
	while(1);
 8004264:	e7fe      	b.n	8004264 <SPI1_IRQHandler+0x10>
 8004266:	bf00      	nop
 8004268:	2000001c 	.word	0x2000001c
 800426c:	0800da34 	.word	0x0800da34

08004270 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8004274:	4b03      	ldr	r3, [pc, #12]	; (8004284 <SPI2_IRQHandler+0x14>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4903      	ldr	r1, [pc, #12]	; (8004288 <SPI2_IRQHandler+0x18>)
 800427a:	4618      	mov	r0, r3
 800427c:	f7fe fcce 	bl	8002c1c <dump_printf>
	while(1);
 8004280:	e7fe      	b.n	8004280 <SPI2_IRQHandler+0x10>
 8004282:	bf00      	nop
 8004284:	2000001c 	.word	0x2000001c
 8004288:	0800da3c 	.word	0x0800da3c

0800428c <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8004290:	4b03      	ldr	r3, [pc, #12]	; (80042a0 <RTC_Alarm_IRQHandler+0x14>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4903      	ldr	r1, [pc, #12]	; (80042a4 <RTC_Alarm_IRQHandler+0x18>)
 8004296:	4618      	mov	r0, r3
 8004298:	f7fe fcc0 	bl	8002c1c <dump_printf>
	while(1);
 800429c:	e7fe      	b.n	800429c <RTC_Alarm_IRQHandler+0x10>
 800429e:	bf00      	nop
 80042a0:	2000001c 	.word	0x2000001c
 80042a4:	0800da68 	.word	0x0800da68

080042a8 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 80042ac:	4b03      	ldr	r3, [pc, #12]	; (80042bc <USBWakeUp_IRQHandler+0x14>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4903      	ldr	r1, [pc, #12]	; (80042c0 <USBWakeUp_IRQHandler+0x18>)
 80042b2:	4618      	mov	r0, r3
 80042b4:	f7fe fcb2 	bl	8002c1c <dump_printf>
}
 80042b8:	bf00      	nop
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	2000001c 	.word	0x2000001c
 80042c0:	0800da74 	.word	0x0800da74

080042c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80042c4:	b480      	push	{r7}
 80042c6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80042c8:	4b15      	ldr	r3, [pc, #84]	; (8004320 <SystemInit+0x5c>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a14      	ldr	r2, [pc, #80]	; (8004320 <SystemInit+0x5c>)
 80042ce:	f043 0301 	orr.w	r3, r3, #1
 80042d2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80042d4:	4b12      	ldr	r3, [pc, #72]	; (8004320 <SystemInit+0x5c>)
 80042d6:	685a      	ldr	r2, [r3, #4]
 80042d8:	4911      	ldr	r1, [pc, #68]	; (8004320 <SystemInit+0x5c>)
 80042da:	4b12      	ldr	r3, [pc, #72]	; (8004324 <SystemInit+0x60>)
 80042dc:	4013      	ands	r3, r2
 80042de:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80042e0:	4b0f      	ldr	r3, [pc, #60]	; (8004320 <SystemInit+0x5c>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a0e      	ldr	r2, [pc, #56]	; (8004320 <SystemInit+0x5c>)
 80042e6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80042ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042ee:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80042f0:	4b0b      	ldr	r3, [pc, #44]	; (8004320 <SystemInit+0x5c>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a0a      	ldr	r2, [pc, #40]	; (8004320 <SystemInit+0x5c>)
 80042f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042fa:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80042fc:	4b08      	ldr	r3, [pc, #32]	; (8004320 <SystemInit+0x5c>)
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	4a07      	ldr	r2, [pc, #28]	; (8004320 <SystemInit+0x5c>)
 8004302:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004306:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8004308:	4b05      	ldr	r3, [pc, #20]	; (8004320 <SystemInit+0x5c>)
 800430a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800430e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004310:	4b05      	ldr	r3, [pc, #20]	; (8004328 <SystemInit+0x64>)
 8004312:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004316:	609a      	str	r2, [r3, #8]
#endif 
}
 8004318:	bf00      	nop
 800431a:	46bd      	mov	sp, r7
 800431c:	bc80      	pop	{r7}
 800431e:	4770      	bx	lr
 8004320:	40021000 	.word	0x40021000
 8004324:	f8ff0000 	.word	0xf8ff0000
 8004328:	e000ed00 	.word	0xe000ed00

0800432c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8004332:	2300      	movs	r3, #0
 8004334:	60fb      	str	r3, [r7, #12]
 8004336:	2300      	movs	r3, #0
 8004338:	60bb      	str	r3, [r7, #8]
 800433a:	2300      	movs	r3, #0
 800433c:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800433e:	4b2f      	ldr	r3, [pc, #188]	; (80043fc <SystemCoreClockUpdate+0xd0>)
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	f003 030c 	and.w	r3, r3, #12
 8004346:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2b08      	cmp	r3, #8
 800434c:	d011      	beq.n	8004372 <SystemCoreClockUpdate+0x46>
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2b08      	cmp	r3, #8
 8004352:	d83a      	bhi.n	80043ca <SystemCoreClockUpdate+0x9e>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d003      	beq.n	8004362 <SystemCoreClockUpdate+0x36>
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2b04      	cmp	r3, #4
 800435e:	d004      	beq.n	800436a <SystemCoreClockUpdate+0x3e>
 8004360:	e033      	b.n	80043ca <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8004362:	4b27      	ldr	r3, [pc, #156]	; (8004400 <SystemCoreClockUpdate+0xd4>)
 8004364:	4a27      	ldr	r2, [pc, #156]	; (8004404 <SystemCoreClockUpdate+0xd8>)
 8004366:	601a      	str	r2, [r3, #0]
      break;
 8004368:	e033      	b.n	80043d2 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 800436a:	4b25      	ldr	r3, [pc, #148]	; (8004400 <SystemCoreClockUpdate+0xd4>)
 800436c:	4a25      	ldr	r2, [pc, #148]	; (8004404 <SystemCoreClockUpdate+0xd8>)
 800436e:	601a      	str	r2, [r3, #0]
      break;
 8004370:	e02f      	b.n	80043d2 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8004372:	4b22      	ldr	r3, [pc, #136]	; (80043fc <SystemCoreClockUpdate+0xd0>)
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800437a:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800437c:	4b1f      	ldr	r3, [pc, #124]	; (80043fc <SystemCoreClockUpdate+0xd0>)
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004384:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	0c9b      	lsrs	r3, r3, #18
 800438a:	3302      	adds	r3, #2
 800438c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d106      	bne.n	80043a2 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	4a1c      	ldr	r2, [pc, #112]	; (8004408 <SystemCoreClockUpdate+0xdc>)
 8004398:	fb02 f303 	mul.w	r3, r2, r3
 800439c:	4a18      	ldr	r2, [pc, #96]	; (8004400 <SystemCoreClockUpdate+0xd4>)
 800439e:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 80043a0:	e017      	b.n	80043d2 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 80043a2:	4b16      	ldr	r3, [pc, #88]	; (80043fc <SystemCoreClockUpdate+0xd0>)
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d006      	beq.n	80043bc <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	4a15      	ldr	r2, [pc, #84]	; (8004408 <SystemCoreClockUpdate+0xdc>)
 80043b2:	fb02 f303 	mul.w	r3, r2, r3
 80043b6:	4a12      	ldr	r2, [pc, #72]	; (8004400 <SystemCoreClockUpdate+0xd4>)
 80043b8:	6013      	str	r3, [r2, #0]
      break;
 80043ba:	e00a      	b.n	80043d2 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	4a11      	ldr	r2, [pc, #68]	; (8004404 <SystemCoreClockUpdate+0xd8>)
 80043c0:	fb02 f303 	mul.w	r3, r2, r3
 80043c4:	4a0e      	ldr	r2, [pc, #56]	; (8004400 <SystemCoreClockUpdate+0xd4>)
 80043c6:	6013      	str	r3, [r2, #0]
      break;
 80043c8:	e003      	b.n	80043d2 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 80043ca:	4b0d      	ldr	r3, [pc, #52]	; (8004400 <SystemCoreClockUpdate+0xd4>)
 80043cc:	4a0d      	ldr	r2, [pc, #52]	; (8004404 <SystemCoreClockUpdate+0xd8>)
 80043ce:	601a      	str	r2, [r3, #0]
      break;
 80043d0:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80043d2:	4b0a      	ldr	r3, [pc, #40]	; (80043fc <SystemCoreClockUpdate+0xd0>)
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	091b      	lsrs	r3, r3, #4
 80043d8:	f003 030f 	and.w	r3, r3, #15
 80043dc:	4a0b      	ldr	r2, [pc, #44]	; (800440c <SystemCoreClockUpdate+0xe0>)
 80043de:	5cd3      	ldrb	r3, [r2, r3]
 80043e0:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80043e2:	4b07      	ldr	r3, [pc, #28]	; (8004400 <SystemCoreClockUpdate+0xd4>)
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	fa22 f303 	lsr.w	r3, r2, r3
 80043ec:	4a04      	ldr	r2, [pc, #16]	; (8004400 <SystemCoreClockUpdate+0xd4>)
 80043ee:	6013      	str	r3, [r2, #0]
}
 80043f0:	bf00      	nop
 80043f2:	3714      	adds	r7, #20
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bc80      	pop	{r7}
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	40021000 	.word	0x40021000
 8004400:	20000020 	.word	0x20000020
 8004404:	007a1200 	.word	0x007a1200
 8004408:	003d0900 	.word	0x003d0900
 800440c:	0800da98 	.word	0x0800da98

08004410 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004416:	2300      	movs	r3, #0
 8004418:	71fb      	strb	r3, [r7, #7]
 800441a:	e007      	b.n	800442c <Systick_init+0x1c>
		callback_functions[i] = NULL;
 800441c:	79fb      	ldrb	r3, [r7, #7]
 800441e:	4a0b      	ldr	r2, [pc, #44]	; (800444c <Systick_init+0x3c>)
 8004420:	2100      	movs	r1, #0
 8004422:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004426:	79fb      	ldrb	r3, [r7, #7]
 8004428:	3301      	adds	r3, #1
 800442a:	71fb      	strb	r3, [r7, #7]
 800442c:	79fb      	ldrb	r3, [r7, #7]
 800442e:	2b0f      	cmp	r3, #15
 8004430:	d9f4      	bls.n	800441c <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8004432:	2200      	movs	r2, #0
 8004434:	2100      	movs	r1, #0
 8004436:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800443a:	f000 fc80 	bl	8004d3e <HAL_NVIC_SetPriority>
	initialized = TRUE;
 800443e:	4b04      	ldr	r3, [pc, #16]	; (8004450 <Systick_init+0x40>)
 8004440:	2201      	movs	r2, #1
 8004442:	601a      	str	r2, [r3, #0]
}
 8004444:	bf00      	nop
 8004446:	3708      	adds	r7, #8
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	20001040 	.word	0x20001040
 8004450:	20001080 	.word	0x20001080

08004454 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b082      	sub	sp, #8
 8004458:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 800445a:	f000 fb59 	bl	8004b10 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 800445e:	f000 fca4 	bl	8004daa <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8004462:	4b0f      	ldr	r3, [pc, #60]	; (80044a0 <SysTick_Handler+0x4c>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d101      	bne.n	800446e <SysTick_Handler+0x1a>
		Systick_init();
 800446a:	f7ff ffd1 	bl	8004410 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800446e:	2300      	movs	r3, #0
 8004470:	71fb      	strb	r3, [r7, #7]
 8004472:	e00d      	b.n	8004490 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8004474:	79fb      	ldrb	r3, [r7, #7]
 8004476:	4a0b      	ldr	r2, [pc, #44]	; (80044a4 <SysTick_Handler+0x50>)
 8004478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d004      	beq.n	800448a <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8004480:	79fb      	ldrb	r3, [r7, #7]
 8004482:	4a08      	ldr	r2, [pc, #32]	; (80044a4 <SysTick_Handler+0x50>)
 8004484:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004488:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800448a:	79fb      	ldrb	r3, [r7, #7]
 800448c:	3301      	adds	r3, #1
 800448e:	71fb      	strb	r3, [r7, #7]
 8004490:	79fb      	ldrb	r3, [r7, #7]
 8004492:	2b0f      	cmp	r3, #15
 8004494:	d9ee      	bls.n	8004474 <SysTick_Handler+0x20>
	}
}
 8004496:	bf00      	nop
 8004498:	bf00      	nop
 800449a:	3708      	adds	r7, #8
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	20001080 	.word	0x20001080
 80044a4:	20001040 	.word	0x20001040

080044a8 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 80044b0:	4b10      	ldr	r3, [pc, #64]	; (80044f4 <Systick_add_callback_function+0x4c>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d101      	bne.n	80044bc <Systick_add_callback_function+0x14>
		Systick_init();
 80044b8:	f7ff ffaa 	bl	8004410 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80044bc:	2300      	movs	r3, #0
 80044be:	73fb      	strb	r3, [r7, #15]
 80044c0:	e00f      	b.n	80044e2 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 80044c2:	7bfb      	ldrb	r3, [r7, #15]
 80044c4:	4a0c      	ldr	r2, [pc, #48]	; (80044f8 <Systick_add_callback_function+0x50>)
 80044c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d106      	bne.n	80044dc <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 80044ce:	7bfb      	ldrb	r3, [r7, #15]
 80044d0:	4909      	ldr	r1, [pc, #36]	; (80044f8 <Systick_add_callback_function+0x50>)
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 80044d8:	2301      	movs	r3, #1
 80044da:	e006      	b.n	80044ea <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80044dc:	7bfb      	ldrb	r3, [r7, #15]
 80044de:	3301      	adds	r3, #1
 80044e0:	73fb      	strb	r3, [r7, #15]
 80044e2:	7bfb      	ldrb	r3, [r7, #15]
 80044e4:	2b0f      	cmp	r3, #15
 80044e6:	d9ec      	bls.n	80044c2 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 80044e8:	2300      	movs	r3, #0

}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3710      	adds	r7, #16
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	20001080 	.word	0x20001080
 80044f8:	20001040 	.word	0x20001040

080044fc <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8004502:	2301      	movs	r3, #1
 8004504:	9300      	str	r3, [sp, #0]
 8004506:	2300      	movs	r3, #0
 8004508:	2201      	movs	r2, #1
 800450a:	2102      	movs	r1, #2
 800450c:	4818      	ldr	r0, [pc, #96]	; (8004570 <ILI9341_Init+0x74>)
 800450e:	f7fd fba5 	bl	8001c5c <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8004512:	2301      	movs	r3, #1
 8004514:	9300      	str	r3, [sp, #0]
 8004516:	2300      	movs	r3, #0
 8004518:	2201      	movs	r2, #1
 800451a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800451e:	4814      	ldr	r0, [pc, #80]	; (8004570 <ILI9341_Init+0x74>)
 8004520:	f7fd fb9c 	bl	8001c5c <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 8004524:	2302      	movs	r3, #2
 8004526:	9300      	str	r3, [sp, #0]
 8004528:	2301      	movs	r3, #1
 800452a:	2201      	movs	r2, #1
 800452c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004530:	480f      	ldr	r0, [pc, #60]	; (8004570 <ILI9341_Init+0x74>)
 8004532:	f7fd fb93 	bl	8001c5c <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8004536:	2201      	movs	r2, #1
 8004538:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800453c:	480c      	ldr	r0, [pc, #48]	; (8004570 <ILI9341_Init+0x74>)
 800453e:	f000 fe52 	bl	80051e6 <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 8004542:	480c      	ldr	r0, [pc, #48]	; (8004574 <ILI9341_Init+0x78>)
 8004544:	f7fd ffbc 	bl	80024c0 <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8004548:	f000 f81a 	bl	8004580 <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 800454c:	4b0a      	ldr	r3, [pc, #40]	; (8004578 <ILI9341_Init+0x7c>)
 800454e:	2200      	movs	r2, #0
 8004550:	801a      	strh	r2, [r3, #0]
 8004552:	4b09      	ldr	r3, [pc, #36]	; (8004578 <ILI9341_Init+0x7c>)
 8004554:	881a      	ldrh	r2, [r3, #0]
 8004556:	4b09      	ldr	r3, [pc, #36]	; (800457c <ILI9341_Init+0x80>)
 8004558:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 800455a:	2000      	movs	r0, #0
 800455c:	f000 fa50 	bl	8004a00 <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8004560:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004564:	f000 f9d6 	bl	8004914 <ILI9341_Fill>
}
 8004568:	bf00      	nop
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	40010c00 	.word	0x40010c00
 8004574:	40013000 	.word	0x40013000
 8004578:	20001166 	.word	0x20001166
 800457c:	2000115c 	.word	0x2000115c

08004580 <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 8004580:	b580      	push	{r7, lr}
 8004582:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8004584:	2200      	movs	r2, #0
 8004586:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800458a:	4898      	ldr	r0, [pc, #608]	; (80047ec <ILI9341_InitLCD+0x26c>)
 800458c:	f000 fe2b 	bl	80051e6 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8004590:	2014      	movs	r0, #20
 8004592:	f000 fad9 	bl	8004b48 <HAL_Delay>
	ILI9341_RST_SET();
 8004596:	2201      	movs	r2, #1
 8004598:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800459c:	4893      	ldr	r0, [pc, #588]	; (80047ec <ILI9341_InitLCD+0x26c>)
 800459e:	f000 fe22 	bl	80051e6 <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 80045a2:	2014      	movs	r0, #20
 80045a4:	f000 fad0 	bl	8004b48 <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 80045a8:	2001      	movs	r0, #1
 80045aa:	f000 f921 	bl	80047f0 <ILI9341_SendCommand>
	HAL_Delay(50);
 80045ae:	2032      	movs	r0, #50	; 0x32
 80045b0:	f000 faca 	bl	8004b48 <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 80045b4:	20cb      	movs	r0, #203	; 0xcb
 80045b6:	f000 f91b 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 80045ba:	2039      	movs	r0, #57	; 0x39
 80045bc:	f000 f93c 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 80045c0:	202c      	movs	r0, #44	; 0x2c
 80045c2:	f000 f939 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80045c6:	2000      	movs	r0, #0
 80045c8:	f000 f936 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 80045cc:	2034      	movs	r0, #52	; 0x34
 80045ce:	f000 f933 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 80045d2:	2002      	movs	r0, #2
 80045d4:	f000 f930 	bl	8004838 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 80045d8:	20cf      	movs	r0, #207	; 0xcf
 80045da:	f000 f909 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80045de:	2000      	movs	r0, #0
 80045e0:	f000 f92a 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 80045e4:	20c1      	movs	r0, #193	; 0xc1
 80045e6:	f000 f927 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 80045ea:	2030      	movs	r0, #48	; 0x30
 80045ec:	f000 f924 	bl	8004838 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 80045f0:	20e8      	movs	r0, #232	; 0xe8
 80045f2:	f000 f8fd 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 80045f6:	2085      	movs	r0, #133	; 0x85
 80045f8:	f000 f91e 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80045fc:	2000      	movs	r0, #0
 80045fe:	f000 f91b 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8004602:	2078      	movs	r0, #120	; 0x78
 8004604:	f000 f918 	bl	8004838 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 8004608:	20ea      	movs	r0, #234	; 0xea
 800460a:	f000 f8f1 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800460e:	2000      	movs	r0, #0
 8004610:	f000 f912 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004614:	2000      	movs	r0, #0
 8004616:	f000 f90f 	bl	8004838 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 800461a:	20ed      	movs	r0, #237	; 0xed
 800461c:	f000 f8e8 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8004620:	2064      	movs	r0, #100	; 0x64
 8004622:	f000 f909 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004626:	2003      	movs	r0, #3
 8004628:	f000 f906 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 800462c:	2012      	movs	r0, #18
 800462e:	f000 f903 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8004632:	2081      	movs	r0, #129	; 0x81
 8004634:	f000 f900 	bl	8004838 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8004638:	20f7      	movs	r0, #247	; 0xf7
 800463a:	f000 f8d9 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 800463e:	2020      	movs	r0, #32
 8004640:	f000 f8fa 	bl	8004838 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8004644:	20c0      	movs	r0, #192	; 0xc0
 8004646:	f000 f8d3 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 800464a:	2023      	movs	r0, #35	; 0x23
 800464c:	f000 f8f4 	bl	8004838 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 8004650:	20c1      	movs	r0, #193	; 0xc1
 8004652:	f000 f8cd 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8004656:	2010      	movs	r0, #16
 8004658:	f000 f8ee 	bl	8004838 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 800465c:	20c5      	movs	r0, #197	; 0xc5
 800465e:	f000 f8c7 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8004662:	203e      	movs	r0, #62	; 0x3e
 8004664:	f000 f8e8 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8004668:	2028      	movs	r0, #40	; 0x28
 800466a:	f000 f8e5 	bl	8004838 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 800466e:	20c7      	movs	r0, #199	; 0xc7
 8004670:	f000 f8be 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8004674:	2086      	movs	r0, #134	; 0x86
 8004676:	f000 f8df 	bl	8004838 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 800467a:	2036      	movs	r0, #54	; 0x36
 800467c:	f000 f8b8 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8004680:	2048      	movs	r0, #72	; 0x48
 8004682:	f000 f8d9 	bl	8004838 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8004686:	203a      	movs	r0, #58	; 0x3a
 8004688:	f000 f8b2 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 800468c:	2055      	movs	r0, #85	; 0x55
 800468e:	f000 f8d3 	bl	8004838 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 8004692:	20b1      	movs	r0, #177	; 0xb1
 8004694:	f000 f8ac 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004698:	2000      	movs	r0, #0
 800469a:	f000 f8cd 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 800469e:	2018      	movs	r0, #24
 80046a0:	f000 f8ca 	bl	8004838 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 80046a4:	20b6      	movs	r0, #182	; 0xb6
 80046a6:	f000 f8a3 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 80046aa:	2008      	movs	r0, #8
 80046ac:	f000 f8c4 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 80046b0:	2082      	movs	r0, #130	; 0x82
 80046b2:	f000 f8c1 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 80046b6:	2027      	movs	r0, #39	; 0x27
 80046b8:	f000 f8be 	bl	8004838 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 80046bc:	20f2      	movs	r0, #242	; 0xf2
 80046be:	f000 f897 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80046c2:	2000      	movs	r0, #0
 80046c4:	f000 f8b8 	bl	8004838 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 80046c8:	202a      	movs	r0, #42	; 0x2a
 80046ca:	f000 f891 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80046ce:	2000      	movs	r0, #0
 80046d0:	f000 f8b2 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80046d4:	2000      	movs	r0, #0
 80046d6:	f000 f8af 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80046da:	2000      	movs	r0, #0
 80046dc:	f000 f8ac 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 80046e0:	20ef      	movs	r0, #239	; 0xef
 80046e2:	f000 f8a9 	bl	8004838 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 80046e6:	202b      	movs	r0, #43	; 0x2b
 80046e8:	f000 f882 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80046ec:	2000      	movs	r0, #0
 80046ee:	f000 f8a3 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80046f2:	2000      	movs	r0, #0
 80046f4:	f000 f8a0 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 80046f8:	2001      	movs	r0, #1
 80046fa:	f000 f89d 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 80046fe:	203f      	movs	r0, #63	; 0x3f
 8004700:	f000 f89a 	bl	8004838 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8004704:	2026      	movs	r0, #38	; 0x26
 8004706:	f000 f873 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 800470a:	2001      	movs	r0, #1
 800470c:	f000 f894 	bl	8004838 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8004710:	20e0      	movs	r0, #224	; 0xe0
 8004712:	f000 f86d 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8004716:	200f      	movs	r0, #15
 8004718:	f000 f88e 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 800471c:	2031      	movs	r0, #49	; 0x31
 800471e:	f000 f88b 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8004722:	202b      	movs	r0, #43	; 0x2b
 8004724:	f000 f888 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004728:	200c      	movs	r0, #12
 800472a:	f000 f885 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800472e:	200e      	movs	r0, #14
 8004730:	f000 f882 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004734:	2008      	movs	r0, #8
 8004736:	f000 f87f 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 800473a:	204e      	movs	r0, #78	; 0x4e
 800473c:	f000 f87c 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8004740:	20f1      	movs	r0, #241	; 0xf1
 8004742:	f000 f879 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8004746:	2037      	movs	r0, #55	; 0x37
 8004748:	f000 f876 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 800474c:	2007      	movs	r0, #7
 800474e:	f000 f873 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 8004752:	2010      	movs	r0, #16
 8004754:	f000 f870 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004758:	2003      	movs	r0, #3
 800475a:	f000 f86d 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800475e:	200e      	movs	r0, #14
 8004760:	f000 f86a 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8004764:	2009      	movs	r0, #9
 8004766:	f000 f867 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 800476a:	2000      	movs	r0, #0
 800476c:	f000 f864 	bl	8004838 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8004770:	20e1      	movs	r0, #225	; 0xe1
 8004772:	f000 f83d 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004776:	2000      	movs	r0, #0
 8004778:	f000 f85e 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800477c:	200e      	movs	r0, #14
 800477e:	f000 f85b 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 8004782:	2014      	movs	r0, #20
 8004784:	f000 f858 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004788:	2003      	movs	r0, #3
 800478a:	f000 f855 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 800478e:	2011      	movs	r0, #17
 8004790:	f000 f852 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004794:	2007      	movs	r0, #7
 8004796:	f000 f84f 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 800479a:	2031      	movs	r0, #49	; 0x31
 800479c:	f000 f84c 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 80047a0:	20c1      	movs	r0, #193	; 0xc1
 80047a2:	f000 f849 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 80047a6:	2048      	movs	r0, #72	; 0x48
 80047a8:	f000 f846 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 80047ac:	2008      	movs	r0, #8
 80047ae:	f000 f843 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 80047b2:	200f      	movs	r0, #15
 80047b4:	f000 f840 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 80047b8:	200c      	movs	r0, #12
 80047ba:	f000 f83d 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 80047be:	2031      	movs	r0, #49	; 0x31
 80047c0:	f000 f83a 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 80047c4:	2036      	movs	r0, #54	; 0x36
 80047c6:	f000 f837 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 80047ca:	200f      	movs	r0, #15
 80047cc:	f000 f834 	bl	8004838 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 80047d0:	2011      	movs	r0, #17
 80047d2:	f000 f80d 	bl	80047f0 <ILI9341_SendCommand>

	HAL_Delay(10);
 80047d6:	200a      	movs	r0, #10
 80047d8:	f000 f9b6 	bl	8004b48 <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 80047dc:	2029      	movs	r0, #41	; 0x29
 80047de:	f000 f807 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 80047e2:	202c      	movs	r0, #44	; 0x2c
 80047e4:	f000 f804 	bl	80047f0 <ILI9341_SendCommand>
}
 80047e8:	bf00      	nop
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	40010c00 	.word	0x40010c00

080047f0 <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b082      	sub	sp, #8
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	4603      	mov	r3, r0
 80047f8:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 80047fa:	2200      	movs	r2, #0
 80047fc:	2102      	movs	r1, #2
 80047fe:	480c      	ldr	r0, [pc, #48]	; (8004830 <ILI9341_SendCommand+0x40>)
 8004800:	f000 fcf1 	bl	80051e6 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8004804:	2200      	movs	r2, #0
 8004806:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800480a:	4809      	ldr	r0, [pc, #36]	; (8004830 <ILI9341_SendCommand+0x40>)
 800480c:	f000 fceb 	bl	80051e6 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8004810:	79fb      	ldrb	r3, [r7, #7]
 8004812:	4619      	mov	r1, r3
 8004814:	4807      	ldr	r0, [pc, #28]	; (8004834 <ILI9341_SendCommand+0x44>)
 8004816:	f7fd ff69 	bl	80026ec <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 800481a:	2201      	movs	r2, #1
 800481c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004820:	4803      	ldr	r0, [pc, #12]	; (8004830 <ILI9341_SendCommand+0x40>)
 8004822:	f000 fce0 	bl	80051e6 <HAL_GPIO_WritePin>
}
 8004826:	bf00      	nop
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	40010c00 	.word	0x40010c00
 8004834:	40013000 	.word	0x40013000

08004838 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
 800483e:	4603      	mov	r3, r0
 8004840:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8004842:	2201      	movs	r2, #1
 8004844:	2102      	movs	r1, #2
 8004846:	480c      	ldr	r0, [pc, #48]	; (8004878 <ILI9341_SendData+0x40>)
 8004848:	f000 fccd 	bl	80051e6 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 800484c:	2200      	movs	r2, #0
 800484e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004852:	4809      	ldr	r0, [pc, #36]	; (8004878 <ILI9341_SendData+0x40>)
 8004854:	f000 fcc7 	bl	80051e6 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8004858:	79fb      	ldrb	r3, [r7, #7]
 800485a:	4619      	mov	r1, r3
 800485c:	4807      	ldr	r0, [pc, #28]	; (800487c <ILI9341_SendData+0x44>)
 800485e:	f7fd ff45 	bl	80026ec <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8004862:	2201      	movs	r2, #1
 8004864:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004868:	4803      	ldr	r0, [pc, #12]	; (8004878 <ILI9341_SendData+0x40>)
 800486a:	f000 fcbc 	bl	80051e6 <HAL_GPIO_WritePin>
}
 800486e:	bf00      	nop
 8004870:	3708      	adds	r7, #8
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	40010c00 	.word	0x40010c00
 800487c:	40013000 	.word	0x40013000

08004880 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8004880:	b590      	push	{r4, r7, lr}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	4604      	mov	r4, r0
 8004888:	4608      	mov	r0, r1
 800488a:	4611      	mov	r1, r2
 800488c:	461a      	mov	r2, r3
 800488e:	4623      	mov	r3, r4
 8004890:	80fb      	strh	r3, [r7, #6]
 8004892:	4603      	mov	r3, r0
 8004894:	80bb      	strh	r3, [r7, #4]
 8004896:	460b      	mov	r3, r1
 8004898:	807b      	strh	r3, [r7, #2]
 800489a:	4613      	mov	r3, r2
 800489c:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 800489e:	202a      	movs	r0, #42	; 0x2a
 80048a0:	f7ff ffa6 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 80048a4:	88fb      	ldrh	r3, [r7, #6]
 80048a6:	0a1b      	lsrs	r3, r3, #8
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7ff ffc3 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 80048b2:	88fb      	ldrh	r3, [r7, #6]
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	4618      	mov	r0, r3
 80048b8:	f7ff ffbe 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 80048bc:	887b      	ldrh	r3, [r7, #2]
 80048be:	0a1b      	lsrs	r3, r3, #8
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	4618      	mov	r0, r3
 80048c6:	f7ff ffb7 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 80048ca:	887b      	ldrh	r3, [r7, #2]
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	4618      	mov	r0, r3
 80048d0:	f7ff ffb2 	bl	8004838 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 80048d4:	202b      	movs	r0, #43	; 0x2b
 80048d6:	f7ff ff8b 	bl	80047f0 <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 80048da:	88bb      	ldrh	r3, [r7, #4]
 80048dc:	0a1b      	lsrs	r3, r3, #8
 80048de:	b29b      	uxth	r3, r3
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	4618      	mov	r0, r3
 80048e4:	f7ff ffa8 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 80048e8:	88bb      	ldrh	r3, [r7, #4]
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	4618      	mov	r0, r3
 80048ee:	f7ff ffa3 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 80048f2:	883b      	ldrh	r3, [r7, #0]
 80048f4:	0a1b      	lsrs	r3, r3, #8
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	4618      	mov	r0, r3
 80048fc:	f7ff ff9c 	bl	8004838 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8004900:	883b      	ldrh	r3, [r7, #0]
 8004902:	b2db      	uxtb	r3, r3
 8004904:	4618      	mov	r0, r3
 8004906:	f7ff ff97 	bl	8004838 <ILI9341_SendData>
}
 800490a:	bf00      	nop
 800490c:	370c      	adds	r7, #12
 800490e:	46bd      	mov	sp, r7
 8004910:	bd90      	pop	{r4, r7, pc}
	...

08004914 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af02      	add	r7, sp, #8
 800491a:	4603      	mov	r3, r0
 800491c:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 800491e:	4b08      	ldr	r3, [pc, #32]	; (8004940 <ILI9341_Fill+0x2c>)
 8004920:	881b      	ldrh	r3, [r3, #0]
 8004922:	3b01      	subs	r3, #1
 8004924:	b29a      	uxth	r2, r3
 8004926:	4b06      	ldr	r3, [pc, #24]	; (8004940 <ILI9341_Fill+0x2c>)
 8004928:	8859      	ldrh	r1, [r3, #2]
 800492a:	88fb      	ldrh	r3, [r7, #6]
 800492c:	9300      	str	r3, [sp, #0]
 800492e:	460b      	mov	r3, r1
 8004930:	2100      	movs	r1, #0
 8004932:	2000      	movs	r0, #0
 8004934:	f000 f806 	bl	8004944 <ILI9341_INT_Fill>
}
 8004938:	bf00      	nop
 800493a:	3708      	adds	r7, #8
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}
 8004940:	20001160 	.word	0x20001160

08004944 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8004944:	b590      	push	{r4, r7, lr}
 8004946:	b087      	sub	sp, #28
 8004948:	af00      	add	r7, sp, #0
 800494a:	4604      	mov	r4, r0
 800494c:	4608      	mov	r0, r1
 800494e:	4611      	mov	r1, r2
 8004950:	461a      	mov	r2, r3
 8004952:	4623      	mov	r3, r4
 8004954:	80fb      	strh	r3, [r7, #6]
 8004956:	4603      	mov	r3, r0
 8004958:	80bb      	strh	r3, [r7, #4]
 800495a:	460b      	mov	r3, r1
 800495c:	807b      	strh	r3, [r7, #2]
 800495e:	4613      	mov	r3, r2
 8004960:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8004962:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004964:	0a1b      	lsrs	r3, r3, #8
 8004966:	b29b      	uxth	r3, r3
 8004968:	b2db      	uxtb	r3, r3
 800496a:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 800496c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800496e:	b2db      	uxtb	r3, r3
 8004970:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8004972:	883b      	ldrh	r3, [r7, #0]
 8004974:	887a      	ldrh	r2, [r7, #2]
 8004976:	88b9      	ldrh	r1, [r7, #4]
 8004978:	88f8      	ldrh	r0, [r7, #6]
 800497a:	f7ff ff81 	bl	8004880 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 800497e:	202c      	movs	r0, #44	; 0x2c
 8004980:	f7ff ff36 	bl	80047f0 <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8004984:	887a      	ldrh	r2, [r7, #2]
 8004986:	88fb      	ldrh	r3, [r7, #6]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	3301      	adds	r3, #1
 800498c:	8839      	ldrh	r1, [r7, #0]
 800498e:	88ba      	ldrh	r2, [r7, #4]
 8004990:	1a8a      	subs	r2, r1, r2
 8004992:	3201      	adds	r2, #1
 8004994:	fb02 f303 	mul.w	r3, r2, r3
 8004998:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 800499a:	2200      	movs	r2, #0
 800499c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80049a0:	4815      	ldr	r0, [pc, #84]	; (80049f8 <ILI9341_INT_Fill+0xb4>)
 80049a2:	f000 fc20 	bl	80051e6 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 80049a6:	2201      	movs	r2, #1
 80049a8:	2102      	movs	r1, #2
 80049aa:	4813      	ldr	r0, [pc, #76]	; (80049f8 <ILI9341_INT_Fill+0xb4>)
 80049ac:	f000 fc1b 	bl	80051e6 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 80049b0:	2101      	movs	r1, #1
 80049b2:	4812      	ldr	r0, [pc, #72]	; (80049fc <ILI9341_INT_Fill+0xb8>)
 80049b4:	f7fd ff08 	bl	80027c8 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 80049b8:	2300      	movs	r3, #0
 80049ba:	617b      	str	r3, [r7, #20]
 80049bc:	e009      	b.n	80049d2 <ILI9341_INT_Fill+0x8e>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 80049be:	f107 030c 	add.w	r3, r7, #12
 80049c2:	2201      	movs	r2, #1
 80049c4:	4619      	mov	r1, r3
 80049c6:	480d      	ldr	r0, [pc, #52]	; (80049fc <ILI9341_INT_Fill+0xb8>)
 80049c8:	f7fd fec6 	bl	8002758 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	3301      	adds	r3, #1
 80049d0:	617b      	str	r3, [r7, #20]
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d3f1      	bcc.n	80049be <ILI9341_INT_Fill+0x7a>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 80049da:	2201      	movs	r2, #1
 80049dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80049e0:	4805      	ldr	r0, [pc, #20]	; (80049f8 <ILI9341_INT_Fill+0xb4>)
 80049e2:	f000 fc00 	bl	80051e6 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 80049e6:	2100      	movs	r1, #0
 80049e8:	4804      	ldr	r0, [pc, #16]	; (80049fc <ILI9341_INT_Fill+0xb8>)
 80049ea:	f7fd feed 	bl	80027c8 <TM_SPI_SetDataSize>
}
 80049ee:	bf00      	nop
 80049f0:	371c      	adds	r7, #28
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd90      	pop	{r4, r7, pc}
 80049f6:	bf00      	nop
 80049f8:	40010c00 	.word	0x40010c00
 80049fc:	40013000 	.word	0x40013000

08004a00 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	4603      	mov	r3, r0
 8004a08:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 8004a0a:	2036      	movs	r0, #54	; 0x36
 8004a0c:	f7ff fef0 	bl	80047f0 <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8004a10:	79fb      	ldrb	r3, [r7, #7]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d103      	bne.n	8004a1e <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 8004a16:	2058      	movs	r0, #88	; 0x58
 8004a18:	f7ff ff0e 	bl	8004838 <ILI9341_SendData>
 8004a1c:	e013      	b.n	8004a46 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 8004a1e:	79fb      	ldrb	r3, [r7, #7]
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d103      	bne.n	8004a2c <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 8004a24:	2088      	movs	r0, #136	; 0x88
 8004a26:	f7ff ff07 	bl	8004838 <ILI9341_SendData>
 8004a2a:	e00c      	b.n	8004a46 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8004a2c:	79fb      	ldrb	r3, [r7, #7]
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d103      	bne.n	8004a3a <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 8004a32:	2028      	movs	r0, #40	; 0x28
 8004a34:	f7ff ff00 	bl	8004838 <ILI9341_SendData>
 8004a38:	e005      	b.n	8004a46 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8004a3a:	79fb      	ldrb	r3, [r7, #7]
 8004a3c:	2b03      	cmp	r3, #3
 8004a3e:	d102      	bne.n	8004a46 <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 8004a40:	20e8      	movs	r0, #232	; 0xe8
 8004a42:	f7ff fef9 	bl	8004838 <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 8004a46:	4a0e      	ldr	r2, [pc, #56]	; (8004a80 <ILI9341_Rotate+0x80>)
 8004a48:	79fb      	ldrb	r3, [r7, #7]
 8004a4a:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8004a4c:	79fb      	ldrb	r3, [r7, #7]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d002      	beq.n	8004a58 <ILI9341_Rotate+0x58>
 8004a52:	79fb      	ldrb	r3, [r7, #7]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d107      	bne.n	8004a68 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8004a58:	4b09      	ldr	r3, [pc, #36]	; (8004a80 <ILI9341_Rotate+0x80>)
 8004a5a:	22f0      	movs	r2, #240	; 0xf0
 8004a5c:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 8004a5e:	4b08      	ldr	r3, [pc, #32]	; (8004a80 <ILI9341_Rotate+0x80>)
 8004a60:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004a64:	805a      	strh	r2, [r3, #2]
 8004a66:	e007      	b.n	8004a78 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8004a68:	4b05      	ldr	r3, [pc, #20]	; (8004a80 <ILI9341_Rotate+0x80>)
 8004a6a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004a6e:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8004a70:	4b03      	ldr	r3, [pc, #12]	; (8004a80 <ILI9341_Rotate+0x80>)
 8004a72:	22f0      	movs	r2, #240	; 0xf0
 8004a74:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8004a76:	bf00      	nop
 8004a78:	bf00      	nop
 8004a7a:	3708      	adds	r7, #8
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	20001160 	.word	0x20001160

08004a84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a88:	4b08      	ldr	r3, [pc, #32]	; (8004aac <HAL_Init+0x28>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a07      	ldr	r2, [pc, #28]	; (8004aac <HAL_Init+0x28>)
 8004a8e:	f043 0310 	orr.w	r3, r3, #16
 8004a92:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a94:	2003      	movs	r0, #3
 8004a96:	f000 f947 	bl	8004d28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004a9a:	200f      	movs	r0, #15
 8004a9c:	f000 f808 	bl	8004ab0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004aa0:	f7fd fefa 	bl	8002898 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004aa4:	2300      	movs	r3, #0
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	bf00      	nop
 8004aac:	40022000 	.word	0x40022000

08004ab0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004ab8:	4b12      	ldr	r3, [pc, #72]	; (8004b04 <HAL_InitTick+0x54>)
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	4b12      	ldr	r3, [pc, #72]	; (8004b08 <HAL_InitTick+0x58>)
 8004abe:	781b      	ldrb	r3, [r3, #0]
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004ac6:	fbb3 f3f1 	udiv	r3, r3, r1
 8004aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f000 f95f 	bl	8004d92 <HAL_SYSTICK_Config>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d001      	beq.n	8004ade <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e00e      	b.n	8004afc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2b0f      	cmp	r3, #15
 8004ae2:	d80a      	bhi.n	8004afa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	6879      	ldr	r1, [r7, #4]
 8004ae8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004aec:	f000 f927 	bl	8004d3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004af0:	4a06      	ldr	r2, [pc, #24]	; (8004b0c <HAL_InitTick+0x5c>)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004af6:	2300      	movs	r3, #0
 8004af8:	e000      	b.n	8004afc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3708      	adds	r7, #8
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}
 8004b04:	20000020 	.word	0x20000020
 8004b08:	20000028 	.word	0x20000028
 8004b0c:	20000024 	.word	0x20000024

08004b10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004b10:	b480      	push	{r7}
 8004b12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004b14:	4b05      	ldr	r3, [pc, #20]	; (8004b2c <HAL_IncTick+0x1c>)
 8004b16:	781b      	ldrb	r3, [r3, #0]
 8004b18:	461a      	mov	r2, r3
 8004b1a:	4b05      	ldr	r3, [pc, #20]	; (8004b30 <HAL_IncTick+0x20>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4413      	add	r3, r2
 8004b20:	4a03      	ldr	r2, [pc, #12]	; (8004b30 <HAL_IncTick+0x20>)
 8004b22:	6013      	str	r3, [r2, #0]
}
 8004b24:	bf00      	nop
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bc80      	pop	{r7}
 8004b2a:	4770      	bx	lr
 8004b2c:	20000028 	.word	0x20000028
 8004b30:	20001168 	.word	0x20001168

08004b34 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004b34:	b480      	push	{r7}
 8004b36:	af00      	add	r7, sp, #0
  return uwTick;
 8004b38:	4b02      	ldr	r3, [pc, #8]	; (8004b44 <HAL_GetTick+0x10>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bc80      	pop	{r7}
 8004b42:	4770      	bx	lr
 8004b44:	20001168 	.word	0x20001168

08004b48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b50:	f7ff fff0 	bl	8004b34 <HAL_GetTick>
 8004b54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b60:	d005      	beq.n	8004b6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b62:	4b0a      	ldr	r3, [pc, #40]	; (8004b8c <HAL_Delay+0x44>)
 8004b64:	781b      	ldrb	r3, [r3, #0]
 8004b66:	461a      	mov	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	4413      	add	r3, r2
 8004b6c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004b6e:	bf00      	nop
 8004b70:	f7ff ffe0 	bl	8004b34 <HAL_GetTick>
 8004b74:	4602      	mov	r2, r0
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d8f7      	bhi.n	8004b70 <HAL_Delay+0x28>
  {
  }
}
 8004b80:	bf00      	nop
 8004b82:	bf00      	nop
 8004b84:	3710      	adds	r7, #16
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	20000028 	.word	0x20000028

08004b90 <__NVIC_SetPriorityGrouping>:
{
 8004b90:	b480      	push	{r7}
 8004b92:	b085      	sub	sp, #20
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	f003 0307 	and.w	r3, r3, #7
 8004b9e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ba0:	4b0c      	ldr	r3, [pc, #48]	; (8004bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ba6:	68ba      	ldr	r2, [r7, #8]
 8004ba8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004bac:	4013      	ands	r3, r2
 8004bae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004bb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004bbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004bc2:	4a04      	ldr	r2, [pc, #16]	; (8004bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	60d3      	str	r3, [r2, #12]
}
 8004bc8:	bf00      	nop
 8004bca:	3714      	adds	r7, #20
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bc80      	pop	{r7}
 8004bd0:	4770      	bx	lr
 8004bd2:	bf00      	nop
 8004bd4:	e000ed00 	.word	0xe000ed00

08004bd8 <__NVIC_GetPriorityGrouping>:
{
 8004bd8:	b480      	push	{r7}
 8004bda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004bdc:	4b04      	ldr	r3, [pc, #16]	; (8004bf0 <__NVIC_GetPriorityGrouping+0x18>)
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	0a1b      	lsrs	r3, r3, #8
 8004be2:	f003 0307 	and.w	r3, r3, #7
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bc80      	pop	{r7}
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop
 8004bf0:	e000ed00 	.word	0xe000ed00

08004bf4 <__NVIC_EnableIRQ>:
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b083      	sub	sp, #12
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	db0b      	blt.n	8004c1e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c06:	79fb      	ldrb	r3, [r7, #7]
 8004c08:	f003 021f 	and.w	r2, r3, #31
 8004c0c:	4906      	ldr	r1, [pc, #24]	; (8004c28 <__NVIC_EnableIRQ+0x34>)
 8004c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c12:	095b      	lsrs	r3, r3, #5
 8004c14:	2001      	movs	r0, #1
 8004c16:	fa00 f202 	lsl.w	r2, r0, r2
 8004c1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004c1e:	bf00      	nop
 8004c20:	370c      	adds	r7, #12
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bc80      	pop	{r7}
 8004c26:	4770      	bx	lr
 8004c28:	e000e100 	.word	0xe000e100

08004c2c <__NVIC_SetPriority>:
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	4603      	mov	r3, r0
 8004c34:	6039      	str	r1, [r7, #0]
 8004c36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	db0a      	blt.n	8004c56 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	b2da      	uxtb	r2, r3
 8004c44:	490c      	ldr	r1, [pc, #48]	; (8004c78 <__NVIC_SetPriority+0x4c>)
 8004c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c4a:	0112      	lsls	r2, r2, #4
 8004c4c:	b2d2      	uxtb	r2, r2
 8004c4e:	440b      	add	r3, r1
 8004c50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004c54:	e00a      	b.n	8004c6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	b2da      	uxtb	r2, r3
 8004c5a:	4908      	ldr	r1, [pc, #32]	; (8004c7c <__NVIC_SetPriority+0x50>)
 8004c5c:	79fb      	ldrb	r3, [r7, #7]
 8004c5e:	f003 030f 	and.w	r3, r3, #15
 8004c62:	3b04      	subs	r3, #4
 8004c64:	0112      	lsls	r2, r2, #4
 8004c66:	b2d2      	uxtb	r2, r2
 8004c68:	440b      	add	r3, r1
 8004c6a:	761a      	strb	r2, [r3, #24]
}
 8004c6c:	bf00      	nop
 8004c6e:	370c      	adds	r7, #12
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bc80      	pop	{r7}
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop
 8004c78:	e000e100 	.word	0xe000e100
 8004c7c:	e000ed00 	.word	0xe000ed00

08004c80 <NVIC_EncodePriority>:
{
 8004c80:	b480      	push	{r7}
 8004c82:	b089      	sub	sp, #36	; 0x24
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	60f8      	str	r0, [r7, #12]
 8004c88:	60b9      	str	r1, [r7, #8]
 8004c8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f003 0307 	and.w	r3, r3, #7
 8004c92:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	f1c3 0307 	rsb	r3, r3, #7
 8004c9a:	2b04      	cmp	r3, #4
 8004c9c:	bf28      	it	cs
 8004c9e:	2304      	movcs	r3, #4
 8004ca0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ca2:	69fb      	ldr	r3, [r7, #28]
 8004ca4:	3304      	adds	r3, #4
 8004ca6:	2b06      	cmp	r3, #6
 8004ca8:	d902      	bls.n	8004cb0 <NVIC_EncodePriority+0x30>
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	3b03      	subs	r3, #3
 8004cae:	e000      	b.n	8004cb2 <NVIC_EncodePriority+0x32>
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004cb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004cb8:	69bb      	ldr	r3, [r7, #24]
 8004cba:	fa02 f303 	lsl.w	r3, r2, r3
 8004cbe:	43da      	mvns	r2, r3
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	401a      	ands	r2, r3
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004cc8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	fa01 f303 	lsl.w	r3, r1, r3
 8004cd2:	43d9      	mvns	r1, r3
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004cd8:	4313      	orrs	r3, r2
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3724      	adds	r7, #36	; 0x24
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bc80      	pop	{r7}
 8004ce2:	4770      	bx	lr

08004ce4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b082      	sub	sp, #8
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	3b01      	subs	r3, #1
 8004cf0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004cf4:	d301      	bcc.n	8004cfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e00f      	b.n	8004d1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004cfa:	4a0a      	ldr	r2, [pc, #40]	; (8004d24 <SysTick_Config+0x40>)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	3b01      	subs	r3, #1
 8004d00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d02:	210f      	movs	r1, #15
 8004d04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d08:	f7ff ff90 	bl	8004c2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d0c:	4b05      	ldr	r3, [pc, #20]	; (8004d24 <SysTick_Config+0x40>)
 8004d0e:	2200      	movs	r2, #0
 8004d10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d12:	4b04      	ldr	r3, [pc, #16]	; (8004d24 <SysTick_Config+0x40>)
 8004d14:	2207      	movs	r2, #7
 8004d16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d18:	2300      	movs	r3, #0
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3708      	adds	r7, #8
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	e000e010 	.word	0xe000e010

08004d28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f7ff ff2d 	bl	8004b90 <__NVIC_SetPriorityGrouping>
}
 8004d36:	bf00      	nop
 8004d38:	3708      	adds	r7, #8
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}

08004d3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004d3e:	b580      	push	{r7, lr}
 8004d40:	b086      	sub	sp, #24
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	4603      	mov	r3, r0
 8004d46:	60b9      	str	r1, [r7, #8]
 8004d48:	607a      	str	r2, [r7, #4]
 8004d4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004d50:	f7ff ff42 	bl	8004bd8 <__NVIC_GetPriorityGrouping>
 8004d54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	68b9      	ldr	r1, [r7, #8]
 8004d5a:	6978      	ldr	r0, [r7, #20]
 8004d5c:	f7ff ff90 	bl	8004c80 <NVIC_EncodePriority>
 8004d60:	4602      	mov	r2, r0
 8004d62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d66:	4611      	mov	r1, r2
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f7ff ff5f 	bl	8004c2c <__NVIC_SetPriority>
}
 8004d6e:	bf00      	nop
 8004d70:	3718      	adds	r7, #24
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}

08004d76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d76:	b580      	push	{r7, lr}
 8004d78:	b082      	sub	sp, #8
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004d80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d84:	4618      	mov	r0, r3
 8004d86:	f7ff ff35 	bl	8004bf4 <__NVIC_EnableIRQ>
}
 8004d8a:	bf00      	nop
 8004d8c:	3708      	adds	r7, #8
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b082      	sub	sp, #8
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f7ff ffa2 	bl	8004ce4 <SysTick_Config>
 8004da0:	4603      	mov	r3, r0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3708      	adds	r7, #8
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8004dae:	f000 f802 	bl	8004db6 <HAL_SYSTICK_Callback>
}
 8004db2:	bf00      	nop
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8004db6:	b480      	push	{r7}
 8004db8:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8004dba:	bf00      	nop
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bc80      	pop	{r7}
 8004dc0:	4770      	bx	lr
	...

08004dc4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d005      	beq.n	8004de6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2204      	movs	r2, #4
 8004dde:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	73fb      	strb	r3, [r7, #15]
 8004de4:	e051      	b.n	8004e8a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f022 020e 	bic.w	r2, r2, #14
 8004df4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f022 0201 	bic.w	r2, r2, #1
 8004e04:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a22      	ldr	r2, [pc, #136]	; (8004e94 <HAL_DMA_Abort_IT+0xd0>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d029      	beq.n	8004e64 <HAL_DMA_Abort_IT+0xa0>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a20      	ldr	r2, [pc, #128]	; (8004e98 <HAL_DMA_Abort_IT+0xd4>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d022      	beq.n	8004e60 <HAL_DMA_Abort_IT+0x9c>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a1f      	ldr	r2, [pc, #124]	; (8004e9c <HAL_DMA_Abort_IT+0xd8>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d01a      	beq.n	8004e5a <HAL_DMA_Abort_IT+0x96>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a1d      	ldr	r2, [pc, #116]	; (8004ea0 <HAL_DMA_Abort_IT+0xdc>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d012      	beq.n	8004e54 <HAL_DMA_Abort_IT+0x90>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a1c      	ldr	r2, [pc, #112]	; (8004ea4 <HAL_DMA_Abort_IT+0xe0>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d00a      	beq.n	8004e4e <HAL_DMA_Abort_IT+0x8a>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a1a      	ldr	r2, [pc, #104]	; (8004ea8 <HAL_DMA_Abort_IT+0xe4>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d102      	bne.n	8004e48 <HAL_DMA_Abort_IT+0x84>
 8004e42:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004e46:	e00e      	b.n	8004e66 <HAL_DMA_Abort_IT+0xa2>
 8004e48:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004e4c:	e00b      	b.n	8004e66 <HAL_DMA_Abort_IT+0xa2>
 8004e4e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004e52:	e008      	b.n	8004e66 <HAL_DMA_Abort_IT+0xa2>
 8004e54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e58:	e005      	b.n	8004e66 <HAL_DMA_Abort_IT+0xa2>
 8004e5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e5e:	e002      	b.n	8004e66 <HAL_DMA_Abort_IT+0xa2>
 8004e60:	2310      	movs	r3, #16
 8004e62:	e000      	b.n	8004e66 <HAL_DMA_Abort_IT+0xa2>
 8004e64:	2301      	movs	r3, #1
 8004e66:	4a11      	ldr	r2, [pc, #68]	; (8004eac <HAL_DMA_Abort_IT+0xe8>)
 8004e68:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d003      	beq.n	8004e8a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	4798      	blx	r3
    } 
  }
  return status;
 8004e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3710      	adds	r7, #16
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}
 8004e94:	40020008 	.word	0x40020008
 8004e98:	4002001c 	.word	0x4002001c
 8004e9c:	40020030 	.word	0x40020030
 8004ea0:	40020044 	.word	0x40020044
 8004ea4:	40020058 	.word	0x40020058
 8004ea8:	4002006c 	.word	0x4002006c
 8004eac:	40020000 	.word	0x40020000

08004eb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b08b      	sub	sp, #44	; 0x2c
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ec2:	e169      	b.n	8005198 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ecc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	69fa      	ldr	r2, [r7, #28]
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004ed8:	69ba      	ldr	r2, [r7, #24]
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	f040 8158 	bne.w	8005192 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	4a9a      	ldr	r2, [pc, #616]	; (8005150 <HAL_GPIO_Init+0x2a0>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d05e      	beq.n	8004faa <HAL_GPIO_Init+0xfa>
 8004eec:	4a98      	ldr	r2, [pc, #608]	; (8005150 <HAL_GPIO_Init+0x2a0>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d875      	bhi.n	8004fde <HAL_GPIO_Init+0x12e>
 8004ef2:	4a98      	ldr	r2, [pc, #608]	; (8005154 <HAL_GPIO_Init+0x2a4>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d058      	beq.n	8004faa <HAL_GPIO_Init+0xfa>
 8004ef8:	4a96      	ldr	r2, [pc, #600]	; (8005154 <HAL_GPIO_Init+0x2a4>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d86f      	bhi.n	8004fde <HAL_GPIO_Init+0x12e>
 8004efe:	4a96      	ldr	r2, [pc, #600]	; (8005158 <HAL_GPIO_Init+0x2a8>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d052      	beq.n	8004faa <HAL_GPIO_Init+0xfa>
 8004f04:	4a94      	ldr	r2, [pc, #592]	; (8005158 <HAL_GPIO_Init+0x2a8>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d869      	bhi.n	8004fde <HAL_GPIO_Init+0x12e>
 8004f0a:	4a94      	ldr	r2, [pc, #592]	; (800515c <HAL_GPIO_Init+0x2ac>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d04c      	beq.n	8004faa <HAL_GPIO_Init+0xfa>
 8004f10:	4a92      	ldr	r2, [pc, #584]	; (800515c <HAL_GPIO_Init+0x2ac>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d863      	bhi.n	8004fde <HAL_GPIO_Init+0x12e>
 8004f16:	4a92      	ldr	r2, [pc, #584]	; (8005160 <HAL_GPIO_Init+0x2b0>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d046      	beq.n	8004faa <HAL_GPIO_Init+0xfa>
 8004f1c:	4a90      	ldr	r2, [pc, #576]	; (8005160 <HAL_GPIO_Init+0x2b0>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d85d      	bhi.n	8004fde <HAL_GPIO_Init+0x12e>
 8004f22:	2b12      	cmp	r3, #18
 8004f24:	d82a      	bhi.n	8004f7c <HAL_GPIO_Init+0xcc>
 8004f26:	2b12      	cmp	r3, #18
 8004f28:	d859      	bhi.n	8004fde <HAL_GPIO_Init+0x12e>
 8004f2a:	a201      	add	r2, pc, #4	; (adr r2, 8004f30 <HAL_GPIO_Init+0x80>)
 8004f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f30:	08004fab 	.word	0x08004fab
 8004f34:	08004f85 	.word	0x08004f85
 8004f38:	08004f97 	.word	0x08004f97
 8004f3c:	08004fd9 	.word	0x08004fd9
 8004f40:	08004fdf 	.word	0x08004fdf
 8004f44:	08004fdf 	.word	0x08004fdf
 8004f48:	08004fdf 	.word	0x08004fdf
 8004f4c:	08004fdf 	.word	0x08004fdf
 8004f50:	08004fdf 	.word	0x08004fdf
 8004f54:	08004fdf 	.word	0x08004fdf
 8004f58:	08004fdf 	.word	0x08004fdf
 8004f5c:	08004fdf 	.word	0x08004fdf
 8004f60:	08004fdf 	.word	0x08004fdf
 8004f64:	08004fdf 	.word	0x08004fdf
 8004f68:	08004fdf 	.word	0x08004fdf
 8004f6c:	08004fdf 	.word	0x08004fdf
 8004f70:	08004fdf 	.word	0x08004fdf
 8004f74:	08004f8d 	.word	0x08004f8d
 8004f78:	08004fa1 	.word	0x08004fa1
 8004f7c:	4a79      	ldr	r2, [pc, #484]	; (8005164 <HAL_GPIO_Init+0x2b4>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d013      	beq.n	8004faa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004f82:	e02c      	b.n	8004fde <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	68db      	ldr	r3, [r3, #12]
 8004f88:	623b      	str	r3, [r7, #32]
          break;
 8004f8a:	e029      	b.n	8004fe0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	3304      	adds	r3, #4
 8004f92:	623b      	str	r3, [r7, #32]
          break;
 8004f94:	e024      	b.n	8004fe0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	3308      	adds	r3, #8
 8004f9c:	623b      	str	r3, [r7, #32]
          break;
 8004f9e:	e01f      	b.n	8004fe0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	330c      	adds	r3, #12
 8004fa6:	623b      	str	r3, [r7, #32]
          break;
 8004fa8:	e01a      	b.n	8004fe0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d102      	bne.n	8004fb8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004fb2:	2304      	movs	r3, #4
 8004fb4:	623b      	str	r3, [r7, #32]
          break;
 8004fb6:	e013      	b.n	8004fe0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d105      	bne.n	8004fcc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004fc0:	2308      	movs	r3, #8
 8004fc2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	69fa      	ldr	r2, [r7, #28]
 8004fc8:	611a      	str	r2, [r3, #16]
          break;
 8004fca:	e009      	b.n	8004fe0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004fcc:	2308      	movs	r3, #8
 8004fce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	69fa      	ldr	r2, [r7, #28]
 8004fd4:	615a      	str	r2, [r3, #20]
          break;
 8004fd6:	e003      	b.n	8004fe0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	623b      	str	r3, [r7, #32]
          break;
 8004fdc:	e000      	b.n	8004fe0 <HAL_GPIO_Init+0x130>
          break;
 8004fde:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	2bff      	cmp	r3, #255	; 0xff
 8004fe4:	d801      	bhi.n	8004fea <HAL_GPIO_Init+0x13a>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	e001      	b.n	8004fee <HAL_GPIO_Init+0x13e>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	3304      	adds	r3, #4
 8004fee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004ff0:	69bb      	ldr	r3, [r7, #24]
 8004ff2:	2bff      	cmp	r3, #255	; 0xff
 8004ff4:	d802      	bhi.n	8004ffc <HAL_GPIO_Init+0x14c>
 8004ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff8:	009b      	lsls	r3, r3, #2
 8004ffa:	e002      	b.n	8005002 <HAL_GPIO_Init+0x152>
 8004ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ffe:	3b08      	subs	r3, #8
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	210f      	movs	r1, #15
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	fa01 f303 	lsl.w	r3, r1, r3
 8005010:	43db      	mvns	r3, r3
 8005012:	401a      	ands	r2, r3
 8005014:	6a39      	ldr	r1, [r7, #32]
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	fa01 f303 	lsl.w	r3, r1, r3
 800501c:	431a      	orrs	r2, r3
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800502a:	2b00      	cmp	r3, #0
 800502c:	f000 80b1 	beq.w	8005192 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005030:	4b4d      	ldr	r3, [pc, #308]	; (8005168 <HAL_GPIO_Init+0x2b8>)
 8005032:	699b      	ldr	r3, [r3, #24]
 8005034:	4a4c      	ldr	r2, [pc, #304]	; (8005168 <HAL_GPIO_Init+0x2b8>)
 8005036:	f043 0301 	orr.w	r3, r3, #1
 800503a:	6193      	str	r3, [r2, #24]
 800503c:	4b4a      	ldr	r3, [pc, #296]	; (8005168 <HAL_GPIO_Init+0x2b8>)
 800503e:	699b      	ldr	r3, [r3, #24]
 8005040:	f003 0301 	and.w	r3, r3, #1
 8005044:	60bb      	str	r3, [r7, #8]
 8005046:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005048:	4a48      	ldr	r2, [pc, #288]	; (800516c <HAL_GPIO_Init+0x2bc>)
 800504a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800504c:	089b      	lsrs	r3, r3, #2
 800504e:	3302      	adds	r3, #2
 8005050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005054:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005058:	f003 0303 	and.w	r3, r3, #3
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	220f      	movs	r2, #15
 8005060:	fa02 f303 	lsl.w	r3, r2, r3
 8005064:	43db      	mvns	r3, r3
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	4013      	ands	r3, r2
 800506a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a40      	ldr	r2, [pc, #256]	; (8005170 <HAL_GPIO_Init+0x2c0>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d013      	beq.n	800509c <HAL_GPIO_Init+0x1ec>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	4a3f      	ldr	r2, [pc, #252]	; (8005174 <HAL_GPIO_Init+0x2c4>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d00d      	beq.n	8005098 <HAL_GPIO_Init+0x1e8>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	4a3e      	ldr	r2, [pc, #248]	; (8005178 <HAL_GPIO_Init+0x2c8>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d007      	beq.n	8005094 <HAL_GPIO_Init+0x1e4>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	4a3d      	ldr	r2, [pc, #244]	; (800517c <HAL_GPIO_Init+0x2cc>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d101      	bne.n	8005090 <HAL_GPIO_Init+0x1e0>
 800508c:	2303      	movs	r3, #3
 800508e:	e006      	b.n	800509e <HAL_GPIO_Init+0x1ee>
 8005090:	2304      	movs	r3, #4
 8005092:	e004      	b.n	800509e <HAL_GPIO_Init+0x1ee>
 8005094:	2302      	movs	r3, #2
 8005096:	e002      	b.n	800509e <HAL_GPIO_Init+0x1ee>
 8005098:	2301      	movs	r3, #1
 800509a:	e000      	b.n	800509e <HAL_GPIO_Init+0x1ee>
 800509c:	2300      	movs	r3, #0
 800509e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050a0:	f002 0203 	and.w	r2, r2, #3
 80050a4:	0092      	lsls	r2, r2, #2
 80050a6:	4093      	lsls	r3, r2
 80050a8:	68fa      	ldr	r2, [r7, #12]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80050ae:	492f      	ldr	r1, [pc, #188]	; (800516c <HAL_GPIO_Init+0x2bc>)
 80050b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b2:	089b      	lsrs	r3, r3, #2
 80050b4:	3302      	adds	r3, #2
 80050b6:	68fa      	ldr	r2, [r7, #12]
 80050b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d006      	beq.n	80050d6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80050c8:	4b2d      	ldr	r3, [pc, #180]	; (8005180 <HAL_GPIO_Init+0x2d0>)
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	492c      	ldr	r1, [pc, #176]	; (8005180 <HAL_GPIO_Init+0x2d0>)
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	600b      	str	r3, [r1, #0]
 80050d4:	e006      	b.n	80050e4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80050d6:	4b2a      	ldr	r3, [pc, #168]	; (8005180 <HAL_GPIO_Init+0x2d0>)
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	69bb      	ldr	r3, [r7, #24]
 80050dc:	43db      	mvns	r3, r3
 80050de:	4928      	ldr	r1, [pc, #160]	; (8005180 <HAL_GPIO_Init+0x2d0>)
 80050e0:	4013      	ands	r3, r2
 80050e2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d006      	beq.n	80050fe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80050f0:	4b23      	ldr	r3, [pc, #140]	; (8005180 <HAL_GPIO_Init+0x2d0>)
 80050f2:	685a      	ldr	r2, [r3, #4]
 80050f4:	4922      	ldr	r1, [pc, #136]	; (8005180 <HAL_GPIO_Init+0x2d0>)
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	604b      	str	r3, [r1, #4]
 80050fc:	e006      	b.n	800510c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80050fe:	4b20      	ldr	r3, [pc, #128]	; (8005180 <HAL_GPIO_Init+0x2d0>)
 8005100:	685a      	ldr	r2, [r3, #4]
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	43db      	mvns	r3, r3
 8005106:	491e      	ldr	r1, [pc, #120]	; (8005180 <HAL_GPIO_Init+0x2d0>)
 8005108:	4013      	ands	r3, r2
 800510a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005114:	2b00      	cmp	r3, #0
 8005116:	d006      	beq.n	8005126 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005118:	4b19      	ldr	r3, [pc, #100]	; (8005180 <HAL_GPIO_Init+0x2d0>)
 800511a:	689a      	ldr	r2, [r3, #8]
 800511c:	4918      	ldr	r1, [pc, #96]	; (8005180 <HAL_GPIO_Init+0x2d0>)
 800511e:	69bb      	ldr	r3, [r7, #24]
 8005120:	4313      	orrs	r3, r2
 8005122:	608b      	str	r3, [r1, #8]
 8005124:	e006      	b.n	8005134 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005126:	4b16      	ldr	r3, [pc, #88]	; (8005180 <HAL_GPIO_Init+0x2d0>)
 8005128:	689a      	ldr	r2, [r3, #8]
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	43db      	mvns	r3, r3
 800512e:	4914      	ldr	r1, [pc, #80]	; (8005180 <HAL_GPIO_Init+0x2d0>)
 8005130:	4013      	ands	r3, r2
 8005132:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d021      	beq.n	8005184 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005140:	4b0f      	ldr	r3, [pc, #60]	; (8005180 <HAL_GPIO_Init+0x2d0>)
 8005142:	68da      	ldr	r2, [r3, #12]
 8005144:	490e      	ldr	r1, [pc, #56]	; (8005180 <HAL_GPIO_Init+0x2d0>)
 8005146:	69bb      	ldr	r3, [r7, #24]
 8005148:	4313      	orrs	r3, r2
 800514a:	60cb      	str	r3, [r1, #12]
 800514c:	e021      	b.n	8005192 <HAL_GPIO_Init+0x2e2>
 800514e:	bf00      	nop
 8005150:	10320000 	.word	0x10320000
 8005154:	10310000 	.word	0x10310000
 8005158:	10220000 	.word	0x10220000
 800515c:	10210000 	.word	0x10210000
 8005160:	10120000 	.word	0x10120000
 8005164:	10110000 	.word	0x10110000
 8005168:	40021000 	.word	0x40021000
 800516c:	40010000 	.word	0x40010000
 8005170:	40010800 	.word	0x40010800
 8005174:	40010c00 	.word	0x40010c00
 8005178:	40011000 	.word	0x40011000
 800517c:	40011400 	.word	0x40011400
 8005180:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005184:	4b0b      	ldr	r3, [pc, #44]	; (80051b4 <HAL_GPIO_Init+0x304>)
 8005186:	68da      	ldr	r2, [r3, #12]
 8005188:	69bb      	ldr	r3, [r7, #24]
 800518a:	43db      	mvns	r3, r3
 800518c:	4909      	ldr	r1, [pc, #36]	; (80051b4 <HAL_GPIO_Init+0x304>)
 800518e:	4013      	ands	r3, r2
 8005190:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8005192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005194:	3301      	adds	r3, #1
 8005196:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519e:	fa22 f303 	lsr.w	r3, r2, r3
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	f47f ae8e 	bne.w	8004ec4 <HAL_GPIO_Init+0x14>
  }
}
 80051a8:	bf00      	nop
 80051aa:	bf00      	nop
 80051ac:	372c      	adds	r7, #44	; 0x2c
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bc80      	pop	{r7}
 80051b2:	4770      	bx	lr
 80051b4:	40010400 	.word	0x40010400

080051b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b085      	sub	sp, #20
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	460b      	mov	r3, r1
 80051c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	689a      	ldr	r2, [r3, #8]
 80051c8:	887b      	ldrh	r3, [r7, #2]
 80051ca:	4013      	ands	r3, r2
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d002      	beq.n	80051d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80051d0:	2301      	movs	r3, #1
 80051d2:	73fb      	strb	r3, [r7, #15]
 80051d4:	e001      	b.n	80051da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80051d6:	2300      	movs	r3, #0
 80051d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80051da:	7bfb      	ldrb	r3, [r7, #15]
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3714      	adds	r7, #20
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bc80      	pop	{r7}
 80051e4:	4770      	bx	lr

080051e6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80051e6:	b480      	push	{r7}
 80051e8:	b083      	sub	sp, #12
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	6078      	str	r0, [r7, #4]
 80051ee:	460b      	mov	r3, r1
 80051f0:	807b      	strh	r3, [r7, #2]
 80051f2:	4613      	mov	r3, r2
 80051f4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80051f6:	787b      	ldrb	r3, [r7, #1]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d003      	beq.n	8005204 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80051fc:	887a      	ldrh	r2, [r7, #2]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005202:	e003      	b.n	800520c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005204:	887b      	ldrh	r3, [r7, #2]
 8005206:	041a      	lsls	r2, r3, #16
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	611a      	str	r2, [r3, #16]
}
 800520c:	bf00      	nop
 800520e:	370c      	adds	r7, #12
 8005210:	46bd      	mov	sp, r7
 8005212:	bc80      	pop	{r7}
 8005214:	4770      	bx	lr
	...

08005218 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b086      	sub	sp, #24
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d101      	bne.n	800522a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e26c      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 0301 	and.w	r3, r3, #1
 8005232:	2b00      	cmp	r3, #0
 8005234:	f000 8087 	beq.w	8005346 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005238:	4b92      	ldr	r3, [pc, #584]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f003 030c 	and.w	r3, r3, #12
 8005240:	2b04      	cmp	r3, #4
 8005242:	d00c      	beq.n	800525e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005244:	4b8f      	ldr	r3, [pc, #572]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f003 030c 	and.w	r3, r3, #12
 800524c:	2b08      	cmp	r3, #8
 800524e:	d112      	bne.n	8005276 <HAL_RCC_OscConfig+0x5e>
 8005250:	4b8c      	ldr	r3, [pc, #560]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005258:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800525c:	d10b      	bne.n	8005276 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800525e:	4b89      	ldr	r3, [pc, #548]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d06c      	beq.n	8005344 <HAL_RCC_OscConfig+0x12c>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d168      	bne.n	8005344 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e246      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800527e:	d106      	bne.n	800528e <HAL_RCC_OscConfig+0x76>
 8005280:	4b80      	ldr	r3, [pc, #512]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a7f      	ldr	r2, [pc, #508]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 8005286:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800528a:	6013      	str	r3, [r2, #0]
 800528c:	e02e      	b.n	80052ec <HAL_RCC_OscConfig+0xd4>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d10c      	bne.n	80052b0 <HAL_RCC_OscConfig+0x98>
 8005296:	4b7b      	ldr	r3, [pc, #492]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a7a      	ldr	r2, [pc, #488]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 800529c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052a0:	6013      	str	r3, [r2, #0]
 80052a2:	4b78      	ldr	r3, [pc, #480]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a77      	ldr	r2, [pc, #476]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 80052a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052ac:	6013      	str	r3, [r2, #0]
 80052ae:	e01d      	b.n	80052ec <HAL_RCC_OscConfig+0xd4>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80052b8:	d10c      	bne.n	80052d4 <HAL_RCC_OscConfig+0xbc>
 80052ba:	4b72      	ldr	r3, [pc, #456]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a71      	ldr	r2, [pc, #452]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 80052c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052c4:	6013      	str	r3, [r2, #0]
 80052c6:	4b6f      	ldr	r3, [pc, #444]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a6e      	ldr	r2, [pc, #440]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 80052cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052d0:	6013      	str	r3, [r2, #0]
 80052d2:	e00b      	b.n	80052ec <HAL_RCC_OscConfig+0xd4>
 80052d4:	4b6b      	ldr	r3, [pc, #428]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a6a      	ldr	r2, [pc, #424]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 80052da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052de:	6013      	str	r3, [r2, #0]
 80052e0:	4b68      	ldr	r3, [pc, #416]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a67      	ldr	r2, [pc, #412]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 80052e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052ea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d013      	beq.n	800531c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052f4:	f7ff fc1e 	bl	8004b34 <HAL_GetTick>
 80052f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052fa:	e008      	b.n	800530e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80052fc:	f7ff fc1a 	bl	8004b34 <HAL_GetTick>
 8005300:	4602      	mov	r2, r0
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	2b64      	cmp	r3, #100	; 0x64
 8005308:	d901      	bls.n	800530e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e1fa      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800530e:	4b5d      	ldr	r3, [pc, #372]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d0f0      	beq.n	80052fc <HAL_RCC_OscConfig+0xe4>
 800531a:	e014      	b.n	8005346 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800531c:	f7ff fc0a 	bl	8004b34 <HAL_GetTick>
 8005320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005322:	e008      	b.n	8005336 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005324:	f7ff fc06 	bl	8004b34 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b64      	cmp	r3, #100	; 0x64
 8005330:	d901      	bls.n	8005336 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e1e6      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005336:	4b53      	ldr	r3, [pc, #332]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800533e:	2b00      	cmp	r3, #0
 8005340:	d1f0      	bne.n	8005324 <HAL_RCC_OscConfig+0x10c>
 8005342:	e000      	b.n	8005346 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005344:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 0302 	and.w	r3, r3, #2
 800534e:	2b00      	cmp	r3, #0
 8005350:	d063      	beq.n	800541a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005352:	4b4c      	ldr	r3, [pc, #304]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	f003 030c 	and.w	r3, r3, #12
 800535a:	2b00      	cmp	r3, #0
 800535c:	d00b      	beq.n	8005376 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800535e:	4b49      	ldr	r3, [pc, #292]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	f003 030c 	and.w	r3, r3, #12
 8005366:	2b08      	cmp	r3, #8
 8005368:	d11c      	bne.n	80053a4 <HAL_RCC_OscConfig+0x18c>
 800536a:	4b46      	ldr	r3, [pc, #280]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005372:	2b00      	cmp	r3, #0
 8005374:	d116      	bne.n	80053a4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005376:	4b43      	ldr	r3, [pc, #268]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0302 	and.w	r3, r3, #2
 800537e:	2b00      	cmp	r3, #0
 8005380:	d005      	beq.n	800538e <HAL_RCC_OscConfig+0x176>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	691b      	ldr	r3, [r3, #16]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d001      	beq.n	800538e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e1ba      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800538e:	4b3d      	ldr	r3, [pc, #244]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	695b      	ldr	r3, [r3, #20]
 800539a:	00db      	lsls	r3, r3, #3
 800539c:	4939      	ldr	r1, [pc, #228]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053a2:	e03a      	b.n	800541a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	691b      	ldr	r3, [r3, #16]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d020      	beq.n	80053ee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053ac:	4b36      	ldr	r3, [pc, #216]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80053ae:	2201      	movs	r2, #1
 80053b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053b2:	f7ff fbbf 	bl	8004b34 <HAL_GetTick>
 80053b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053b8:	e008      	b.n	80053cc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053ba:	f7ff fbbb 	bl	8004b34 <HAL_GetTick>
 80053be:	4602      	mov	r2, r0
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	2b02      	cmp	r3, #2
 80053c6:	d901      	bls.n	80053cc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	e19b      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053cc:	4b2d      	ldr	r3, [pc, #180]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 0302 	and.w	r3, r3, #2
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d0f0      	beq.n	80053ba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053d8:	4b2a      	ldr	r3, [pc, #168]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	695b      	ldr	r3, [r3, #20]
 80053e4:	00db      	lsls	r3, r3, #3
 80053e6:	4927      	ldr	r1, [pc, #156]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 80053e8:	4313      	orrs	r3, r2
 80053ea:	600b      	str	r3, [r1, #0]
 80053ec:	e015      	b.n	800541a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053ee:	4b26      	ldr	r3, [pc, #152]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80053f0:	2200      	movs	r2, #0
 80053f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053f4:	f7ff fb9e 	bl	8004b34 <HAL_GetTick>
 80053f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053fa:	e008      	b.n	800540e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053fc:	f7ff fb9a 	bl	8004b34 <HAL_GetTick>
 8005400:	4602      	mov	r2, r0
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	1ad3      	subs	r3, r2, r3
 8005406:	2b02      	cmp	r3, #2
 8005408:	d901      	bls.n	800540e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800540a:	2303      	movs	r3, #3
 800540c:	e17a      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800540e:	4b1d      	ldr	r3, [pc, #116]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1f0      	bne.n	80053fc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0308 	and.w	r3, r3, #8
 8005422:	2b00      	cmp	r3, #0
 8005424:	d03a      	beq.n	800549c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	699b      	ldr	r3, [r3, #24]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d019      	beq.n	8005462 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800542e:	4b17      	ldr	r3, [pc, #92]	; (800548c <HAL_RCC_OscConfig+0x274>)
 8005430:	2201      	movs	r2, #1
 8005432:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005434:	f7ff fb7e 	bl	8004b34 <HAL_GetTick>
 8005438:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800543a:	e008      	b.n	800544e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800543c:	f7ff fb7a 	bl	8004b34 <HAL_GetTick>
 8005440:	4602      	mov	r2, r0
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	2b02      	cmp	r3, #2
 8005448:	d901      	bls.n	800544e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e15a      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800544e:	4b0d      	ldr	r3, [pc, #52]	; (8005484 <HAL_RCC_OscConfig+0x26c>)
 8005450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005452:	f003 0302 	and.w	r3, r3, #2
 8005456:	2b00      	cmp	r3, #0
 8005458:	d0f0      	beq.n	800543c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800545a:	2001      	movs	r0, #1
 800545c:	f000 fad8 	bl	8005a10 <RCC_Delay>
 8005460:	e01c      	b.n	800549c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005462:	4b0a      	ldr	r3, [pc, #40]	; (800548c <HAL_RCC_OscConfig+0x274>)
 8005464:	2200      	movs	r2, #0
 8005466:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005468:	f7ff fb64 	bl	8004b34 <HAL_GetTick>
 800546c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800546e:	e00f      	b.n	8005490 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005470:	f7ff fb60 	bl	8004b34 <HAL_GetTick>
 8005474:	4602      	mov	r2, r0
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	2b02      	cmp	r3, #2
 800547c:	d908      	bls.n	8005490 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e140      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>
 8005482:	bf00      	nop
 8005484:	40021000 	.word	0x40021000
 8005488:	42420000 	.word	0x42420000
 800548c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005490:	4b9e      	ldr	r3, [pc, #632]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005494:	f003 0302 	and.w	r3, r3, #2
 8005498:	2b00      	cmp	r3, #0
 800549a:	d1e9      	bne.n	8005470 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f003 0304 	and.w	r3, r3, #4
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	f000 80a6 	beq.w	80055f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054aa:	2300      	movs	r3, #0
 80054ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054ae:	4b97      	ldr	r3, [pc, #604]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 80054b0:	69db      	ldr	r3, [r3, #28]
 80054b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d10d      	bne.n	80054d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054ba:	4b94      	ldr	r3, [pc, #592]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 80054bc:	69db      	ldr	r3, [r3, #28]
 80054be:	4a93      	ldr	r2, [pc, #588]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 80054c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054c4:	61d3      	str	r3, [r2, #28]
 80054c6:	4b91      	ldr	r3, [pc, #580]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 80054c8:	69db      	ldr	r3, [r3, #28]
 80054ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054ce:	60bb      	str	r3, [r7, #8]
 80054d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054d2:	2301      	movs	r3, #1
 80054d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054d6:	4b8e      	ldr	r3, [pc, #568]	; (8005710 <HAL_RCC_OscConfig+0x4f8>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d118      	bne.n	8005514 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054e2:	4b8b      	ldr	r3, [pc, #556]	; (8005710 <HAL_RCC_OscConfig+0x4f8>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a8a      	ldr	r2, [pc, #552]	; (8005710 <HAL_RCC_OscConfig+0x4f8>)
 80054e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054ee:	f7ff fb21 	bl	8004b34 <HAL_GetTick>
 80054f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054f4:	e008      	b.n	8005508 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054f6:	f7ff fb1d 	bl	8004b34 <HAL_GetTick>
 80054fa:	4602      	mov	r2, r0
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	2b64      	cmp	r3, #100	; 0x64
 8005502:	d901      	bls.n	8005508 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005504:	2303      	movs	r3, #3
 8005506:	e0fd      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005508:	4b81      	ldr	r3, [pc, #516]	; (8005710 <HAL_RCC_OscConfig+0x4f8>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005510:	2b00      	cmp	r3, #0
 8005512:	d0f0      	beq.n	80054f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	2b01      	cmp	r3, #1
 800551a:	d106      	bne.n	800552a <HAL_RCC_OscConfig+0x312>
 800551c:	4b7b      	ldr	r3, [pc, #492]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 800551e:	6a1b      	ldr	r3, [r3, #32]
 8005520:	4a7a      	ldr	r2, [pc, #488]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005522:	f043 0301 	orr.w	r3, r3, #1
 8005526:	6213      	str	r3, [r2, #32]
 8005528:	e02d      	b.n	8005586 <HAL_RCC_OscConfig+0x36e>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d10c      	bne.n	800554c <HAL_RCC_OscConfig+0x334>
 8005532:	4b76      	ldr	r3, [pc, #472]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005534:	6a1b      	ldr	r3, [r3, #32]
 8005536:	4a75      	ldr	r2, [pc, #468]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005538:	f023 0301 	bic.w	r3, r3, #1
 800553c:	6213      	str	r3, [r2, #32]
 800553e:	4b73      	ldr	r3, [pc, #460]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005540:	6a1b      	ldr	r3, [r3, #32]
 8005542:	4a72      	ldr	r2, [pc, #456]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005544:	f023 0304 	bic.w	r3, r3, #4
 8005548:	6213      	str	r3, [r2, #32]
 800554a:	e01c      	b.n	8005586 <HAL_RCC_OscConfig+0x36e>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	2b05      	cmp	r3, #5
 8005552:	d10c      	bne.n	800556e <HAL_RCC_OscConfig+0x356>
 8005554:	4b6d      	ldr	r3, [pc, #436]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005556:	6a1b      	ldr	r3, [r3, #32]
 8005558:	4a6c      	ldr	r2, [pc, #432]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 800555a:	f043 0304 	orr.w	r3, r3, #4
 800555e:	6213      	str	r3, [r2, #32]
 8005560:	4b6a      	ldr	r3, [pc, #424]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005562:	6a1b      	ldr	r3, [r3, #32]
 8005564:	4a69      	ldr	r2, [pc, #420]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005566:	f043 0301 	orr.w	r3, r3, #1
 800556a:	6213      	str	r3, [r2, #32]
 800556c:	e00b      	b.n	8005586 <HAL_RCC_OscConfig+0x36e>
 800556e:	4b67      	ldr	r3, [pc, #412]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005570:	6a1b      	ldr	r3, [r3, #32]
 8005572:	4a66      	ldr	r2, [pc, #408]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005574:	f023 0301 	bic.w	r3, r3, #1
 8005578:	6213      	str	r3, [r2, #32]
 800557a:	4b64      	ldr	r3, [pc, #400]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 800557c:	6a1b      	ldr	r3, [r3, #32]
 800557e:	4a63      	ldr	r2, [pc, #396]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005580:	f023 0304 	bic.w	r3, r3, #4
 8005584:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d015      	beq.n	80055ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800558e:	f7ff fad1 	bl	8004b34 <HAL_GetTick>
 8005592:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005594:	e00a      	b.n	80055ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005596:	f7ff facd 	bl	8004b34 <HAL_GetTick>
 800559a:	4602      	mov	r2, r0
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	1ad3      	subs	r3, r2, r3
 80055a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d901      	bls.n	80055ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80055a8:	2303      	movs	r3, #3
 80055aa:	e0ab      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055ac:	4b57      	ldr	r3, [pc, #348]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 80055ae:	6a1b      	ldr	r3, [r3, #32]
 80055b0:	f003 0302 	and.w	r3, r3, #2
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d0ee      	beq.n	8005596 <HAL_RCC_OscConfig+0x37e>
 80055b8:	e014      	b.n	80055e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055ba:	f7ff fabb 	bl	8004b34 <HAL_GetTick>
 80055be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055c0:	e00a      	b.n	80055d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055c2:	f7ff fab7 	bl	8004b34 <HAL_GetTick>
 80055c6:	4602      	mov	r2, r0
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d901      	bls.n	80055d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80055d4:	2303      	movs	r3, #3
 80055d6:	e095      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055d8:	4b4c      	ldr	r3, [pc, #304]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 80055da:	6a1b      	ldr	r3, [r3, #32]
 80055dc:	f003 0302 	and.w	r3, r3, #2
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d1ee      	bne.n	80055c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80055e4:	7dfb      	ldrb	r3, [r7, #23]
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d105      	bne.n	80055f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055ea:	4b48      	ldr	r3, [pc, #288]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 80055ec:	69db      	ldr	r3, [r3, #28]
 80055ee:	4a47      	ldr	r2, [pc, #284]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 80055f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	69db      	ldr	r3, [r3, #28]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	f000 8081 	beq.w	8005702 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005600:	4b42      	ldr	r3, [pc, #264]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	f003 030c 	and.w	r3, r3, #12
 8005608:	2b08      	cmp	r3, #8
 800560a:	d061      	beq.n	80056d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	69db      	ldr	r3, [r3, #28]
 8005610:	2b02      	cmp	r3, #2
 8005612:	d146      	bne.n	80056a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005614:	4b3f      	ldr	r3, [pc, #252]	; (8005714 <HAL_RCC_OscConfig+0x4fc>)
 8005616:	2200      	movs	r2, #0
 8005618:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800561a:	f7ff fa8b 	bl	8004b34 <HAL_GetTick>
 800561e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005620:	e008      	b.n	8005634 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005622:	f7ff fa87 	bl	8004b34 <HAL_GetTick>
 8005626:	4602      	mov	r2, r0
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	2b02      	cmp	r3, #2
 800562e:	d901      	bls.n	8005634 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005630:	2303      	movs	r3, #3
 8005632:	e067      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005634:	4b35      	ldr	r3, [pc, #212]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800563c:	2b00      	cmp	r3, #0
 800563e:	d1f0      	bne.n	8005622 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6a1b      	ldr	r3, [r3, #32]
 8005644:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005648:	d108      	bne.n	800565c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800564a:	4b30      	ldr	r3, [pc, #192]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	492d      	ldr	r1, [pc, #180]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005658:	4313      	orrs	r3, r2
 800565a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800565c:	4b2b      	ldr	r3, [pc, #172]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6a19      	ldr	r1, [r3, #32]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566c:	430b      	orrs	r3, r1
 800566e:	4927      	ldr	r1, [pc, #156]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005670:	4313      	orrs	r3, r2
 8005672:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005674:	4b27      	ldr	r3, [pc, #156]	; (8005714 <HAL_RCC_OscConfig+0x4fc>)
 8005676:	2201      	movs	r2, #1
 8005678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800567a:	f7ff fa5b 	bl	8004b34 <HAL_GetTick>
 800567e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005680:	e008      	b.n	8005694 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005682:	f7ff fa57 	bl	8004b34 <HAL_GetTick>
 8005686:	4602      	mov	r2, r0
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	2b02      	cmp	r3, #2
 800568e:	d901      	bls.n	8005694 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e037      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005694:	4b1d      	ldr	r3, [pc, #116]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800569c:	2b00      	cmp	r3, #0
 800569e:	d0f0      	beq.n	8005682 <HAL_RCC_OscConfig+0x46a>
 80056a0:	e02f      	b.n	8005702 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056a2:	4b1c      	ldr	r3, [pc, #112]	; (8005714 <HAL_RCC_OscConfig+0x4fc>)
 80056a4:	2200      	movs	r2, #0
 80056a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056a8:	f7ff fa44 	bl	8004b34 <HAL_GetTick>
 80056ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056ae:	e008      	b.n	80056c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056b0:	f7ff fa40 	bl	8004b34 <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	2b02      	cmp	r3, #2
 80056bc:	d901      	bls.n	80056c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e020      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056c2:	4b12      	ldr	r3, [pc, #72]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d1f0      	bne.n	80056b0 <HAL_RCC_OscConfig+0x498>
 80056ce:	e018      	b.n	8005702 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	69db      	ldr	r3, [r3, #28]
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d101      	bne.n	80056dc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e013      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80056dc:	4b0b      	ldr	r3, [pc, #44]	; (800570c <HAL_RCC_OscConfig+0x4f4>)
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a1b      	ldr	r3, [r3, #32]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d106      	bne.n	80056fe <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d001      	beq.n	8005702 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e000      	b.n	8005704 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8005702:	2300      	movs	r3, #0
}
 8005704:	4618      	mov	r0, r3
 8005706:	3718      	adds	r7, #24
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}
 800570c:	40021000 	.word	0x40021000
 8005710:	40007000 	.word	0x40007000
 8005714:	42420060 	.word	0x42420060

08005718 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d101      	bne.n	800572c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	e0d0      	b.n	80058ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800572c:	4b6a      	ldr	r3, [pc, #424]	; (80058d8 <HAL_RCC_ClockConfig+0x1c0>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f003 0307 	and.w	r3, r3, #7
 8005734:	683a      	ldr	r2, [r7, #0]
 8005736:	429a      	cmp	r2, r3
 8005738:	d910      	bls.n	800575c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800573a:	4b67      	ldr	r3, [pc, #412]	; (80058d8 <HAL_RCC_ClockConfig+0x1c0>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f023 0207 	bic.w	r2, r3, #7
 8005742:	4965      	ldr	r1, [pc, #404]	; (80058d8 <HAL_RCC_ClockConfig+0x1c0>)
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	4313      	orrs	r3, r2
 8005748:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800574a:	4b63      	ldr	r3, [pc, #396]	; (80058d8 <HAL_RCC_ClockConfig+0x1c0>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 0307 	and.w	r3, r3, #7
 8005752:	683a      	ldr	r2, [r7, #0]
 8005754:	429a      	cmp	r2, r3
 8005756:	d001      	beq.n	800575c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e0b8      	b.n	80058ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f003 0302 	and.w	r3, r3, #2
 8005764:	2b00      	cmp	r3, #0
 8005766:	d020      	beq.n	80057aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 0304 	and.w	r3, r3, #4
 8005770:	2b00      	cmp	r3, #0
 8005772:	d005      	beq.n	8005780 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005774:	4b59      	ldr	r3, [pc, #356]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	4a58      	ldr	r2, [pc, #352]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 800577a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800577e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0308 	and.w	r3, r3, #8
 8005788:	2b00      	cmp	r3, #0
 800578a:	d005      	beq.n	8005798 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800578c:	4b53      	ldr	r3, [pc, #332]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	4a52      	ldr	r2, [pc, #328]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 8005792:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005796:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005798:	4b50      	ldr	r3, [pc, #320]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	494d      	ldr	r1, [pc, #308]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 0301 	and.w	r3, r3, #1
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d040      	beq.n	8005838 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d107      	bne.n	80057ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057be:	4b47      	ldr	r3, [pc, #284]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d115      	bne.n	80057f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e07f      	b.n	80058ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	d107      	bne.n	80057e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057d6:	4b41      	ldr	r3, [pc, #260]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d109      	bne.n	80057f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e073      	b.n	80058ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057e6:	4b3d      	ldr	r3, [pc, #244]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0302 	and.w	r3, r3, #2
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d101      	bne.n	80057f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e06b      	b.n	80058ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057f6:	4b39      	ldr	r3, [pc, #228]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	f023 0203 	bic.w	r2, r3, #3
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	4936      	ldr	r1, [pc, #216]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 8005804:	4313      	orrs	r3, r2
 8005806:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005808:	f7ff f994 	bl	8004b34 <HAL_GetTick>
 800580c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800580e:	e00a      	b.n	8005826 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005810:	f7ff f990 	bl	8004b34 <HAL_GetTick>
 8005814:	4602      	mov	r2, r0
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	f241 3288 	movw	r2, #5000	; 0x1388
 800581e:	4293      	cmp	r3, r2
 8005820:	d901      	bls.n	8005826 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005822:	2303      	movs	r3, #3
 8005824:	e053      	b.n	80058ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005826:	4b2d      	ldr	r3, [pc, #180]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	f003 020c 	and.w	r2, r3, #12
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	429a      	cmp	r2, r3
 8005836:	d1eb      	bne.n	8005810 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005838:	4b27      	ldr	r3, [pc, #156]	; (80058d8 <HAL_RCC_ClockConfig+0x1c0>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 0307 	and.w	r3, r3, #7
 8005840:	683a      	ldr	r2, [r7, #0]
 8005842:	429a      	cmp	r2, r3
 8005844:	d210      	bcs.n	8005868 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005846:	4b24      	ldr	r3, [pc, #144]	; (80058d8 <HAL_RCC_ClockConfig+0x1c0>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f023 0207 	bic.w	r2, r3, #7
 800584e:	4922      	ldr	r1, [pc, #136]	; (80058d8 <HAL_RCC_ClockConfig+0x1c0>)
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	4313      	orrs	r3, r2
 8005854:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005856:	4b20      	ldr	r3, [pc, #128]	; (80058d8 <HAL_RCC_ClockConfig+0x1c0>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 0307 	and.w	r3, r3, #7
 800585e:	683a      	ldr	r2, [r7, #0]
 8005860:	429a      	cmp	r2, r3
 8005862:	d001      	beq.n	8005868 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e032      	b.n	80058ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 0304 	and.w	r3, r3, #4
 8005870:	2b00      	cmp	r3, #0
 8005872:	d008      	beq.n	8005886 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005874:	4b19      	ldr	r3, [pc, #100]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	4916      	ldr	r1, [pc, #88]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 8005882:	4313      	orrs	r3, r2
 8005884:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 0308 	and.w	r3, r3, #8
 800588e:	2b00      	cmp	r3, #0
 8005890:	d009      	beq.n	80058a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005892:	4b12      	ldr	r3, [pc, #72]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	00db      	lsls	r3, r3, #3
 80058a0:	490e      	ldr	r1, [pc, #56]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 80058a2:	4313      	orrs	r3, r2
 80058a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80058a6:	f000 f821 	bl	80058ec <HAL_RCC_GetSysClockFreq>
 80058aa:	4602      	mov	r2, r0
 80058ac:	4b0b      	ldr	r3, [pc, #44]	; (80058dc <HAL_RCC_ClockConfig+0x1c4>)
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	091b      	lsrs	r3, r3, #4
 80058b2:	f003 030f 	and.w	r3, r3, #15
 80058b6:	490a      	ldr	r1, [pc, #40]	; (80058e0 <HAL_RCC_ClockConfig+0x1c8>)
 80058b8:	5ccb      	ldrb	r3, [r1, r3]
 80058ba:	fa22 f303 	lsr.w	r3, r2, r3
 80058be:	4a09      	ldr	r2, [pc, #36]	; (80058e4 <HAL_RCC_ClockConfig+0x1cc>)
 80058c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80058c2:	4b09      	ldr	r3, [pc, #36]	; (80058e8 <HAL_RCC_ClockConfig+0x1d0>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7ff f8f2 	bl	8004ab0 <HAL_InitTick>

  return HAL_OK;
 80058cc:	2300      	movs	r3, #0
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3710      	adds	r7, #16
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	bf00      	nop
 80058d8:	40022000 	.word	0x40022000
 80058dc:	40021000 	.word	0x40021000
 80058e0:	0800da98 	.word	0x0800da98
 80058e4:	20000020 	.word	0x20000020
 80058e8:	20000024 	.word	0x20000024

080058ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058ec:	b490      	push	{r4, r7}
 80058ee:	b08a      	sub	sp, #40	; 0x28
 80058f0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80058f2:	4b2a      	ldr	r3, [pc, #168]	; (800599c <HAL_RCC_GetSysClockFreq+0xb0>)
 80058f4:	1d3c      	adds	r4, r7, #4
 80058f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80058f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80058fc:	f240 2301 	movw	r3, #513	; 0x201
 8005900:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005902:	2300      	movs	r3, #0
 8005904:	61fb      	str	r3, [r7, #28]
 8005906:	2300      	movs	r3, #0
 8005908:	61bb      	str	r3, [r7, #24]
 800590a:	2300      	movs	r3, #0
 800590c:	627b      	str	r3, [r7, #36]	; 0x24
 800590e:	2300      	movs	r3, #0
 8005910:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005912:	2300      	movs	r3, #0
 8005914:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005916:	4b22      	ldr	r3, [pc, #136]	; (80059a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	f003 030c 	and.w	r3, r3, #12
 8005922:	2b04      	cmp	r3, #4
 8005924:	d002      	beq.n	800592c <HAL_RCC_GetSysClockFreq+0x40>
 8005926:	2b08      	cmp	r3, #8
 8005928:	d003      	beq.n	8005932 <HAL_RCC_GetSysClockFreq+0x46>
 800592a:	e02d      	b.n	8005988 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800592c:	4b1d      	ldr	r3, [pc, #116]	; (80059a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800592e:	623b      	str	r3, [r7, #32]
      break;
 8005930:	e02d      	b.n	800598e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005932:	69fb      	ldr	r3, [r7, #28]
 8005934:	0c9b      	lsrs	r3, r3, #18
 8005936:	f003 030f 	and.w	r3, r3, #15
 800593a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800593e:	4413      	add	r3, r2
 8005940:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005944:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800594c:	2b00      	cmp	r3, #0
 800594e:	d013      	beq.n	8005978 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005950:	4b13      	ldr	r3, [pc, #76]	; (80059a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	0c5b      	lsrs	r3, r3, #17
 8005956:	f003 0301 	and.w	r3, r3, #1
 800595a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800595e:	4413      	add	r3, r2
 8005960:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005964:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	4a0e      	ldr	r2, [pc, #56]	; (80059a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800596a:	fb02 f203 	mul.w	r2, r2, r3
 800596e:	69bb      	ldr	r3, [r7, #24]
 8005970:	fbb2 f3f3 	udiv	r3, r2, r3
 8005974:	627b      	str	r3, [r7, #36]	; 0x24
 8005976:	e004      	b.n	8005982 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	4a0b      	ldr	r2, [pc, #44]	; (80059a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800597c:	fb02 f303 	mul.w	r3, r2, r3
 8005980:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005984:	623b      	str	r3, [r7, #32]
      break;
 8005986:	e002      	b.n	800598e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005988:	4b06      	ldr	r3, [pc, #24]	; (80059a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800598a:	623b      	str	r3, [r7, #32]
      break;
 800598c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800598e:	6a3b      	ldr	r3, [r7, #32]
}
 8005990:	4618      	mov	r0, r3
 8005992:	3728      	adds	r7, #40	; 0x28
 8005994:	46bd      	mov	sp, r7
 8005996:	bc90      	pop	{r4, r7}
 8005998:	4770      	bx	lr
 800599a:	bf00      	nop
 800599c:	0800da80 	.word	0x0800da80
 80059a0:	40021000 	.word	0x40021000
 80059a4:	007a1200 	.word	0x007a1200
 80059a8:	003d0900 	.word	0x003d0900

080059ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80059ac:	b480      	push	{r7}
 80059ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80059b0:	4b02      	ldr	r3, [pc, #8]	; (80059bc <HAL_RCC_GetHCLKFreq+0x10>)
 80059b2:	681b      	ldr	r3, [r3, #0]
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bc80      	pop	{r7}
 80059ba:	4770      	bx	lr
 80059bc:	20000020 	.word	0x20000020

080059c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80059c4:	f7ff fff2 	bl	80059ac <HAL_RCC_GetHCLKFreq>
 80059c8:	4602      	mov	r2, r0
 80059ca:	4b05      	ldr	r3, [pc, #20]	; (80059e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	0a1b      	lsrs	r3, r3, #8
 80059d0:	f003 0307 	and.w	r3, r3, #7
 80059d4:	4903      	ldr	r1, [pc, #12]	; (80059e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80059d6:	5ccb      	ldrb	r3, [r1, r3]
 80059d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059dc:	4618      	mov	r0, r3
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	40021000 	.word	0x40021000
 80059e4:	0800daa8 	.word	0x0800daa8

080059e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80059ec:	f7ff ffde 	bl	80059ac <HAL_RCC_GetHCLKFreq>
 80059f0:	4602      	mov	r2, r0
 80059f2:	4b05      	ldr	r3, [pc, #20]	; (8005a08 <HAL_RCC_GetPCLK2Freq+0x20>)
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	0adb      	lsrs	r3, r3, #11
 80059f8:	f003 0307 	and.w	r3, r3, #7
 80059fc:	4903      	ldr	r1, [pc, #12]	; (8005a0c <HAL_RCC_GetPCLK2Freq+0x24>)
 80059fe:	5ccb      	ldrb	r3, [r1, r3]
 8005a00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	bd80      	pop	{r7, pc}
 8005a08:	40021000 	.word	0x40021000
 8005a0c:	0800daa8 	.word	0x0800daa8

08005a10 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b085      	sub	sp, #20
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005a18:	4b0a      	ldr	r3, [pc, #40]	; (8005a44 <RCC_Delay+0x34>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a0a      	ldr	r2, [pc, #40]	; (8005a48 <RCC_Delay+0x38>)
 8005a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a22:	0a5b      	lsrs	r3, r3, #9
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	fb02 f303 	mul.w	r3, r2, r3
 8005a2a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005a2c:	bf00      	nop
  }
  while (Delay --);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	1e5a      	subs	r2, r3, #1
 8005a32:	60fa      	str	r2, [r7, #12]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d1f9      	bne.n	8005a2c <RCC_Delay+0x1c>
}
 8005a38:	bf00      	nop
 8005a3a:	bf00      	nop
 8005a3c:	3714      	adds	r7, #20
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bc80      	pop	{r7}
 8005a42:	4770      	bx	lr
 8005a44:	20000020 	.word	0x20000020
 8005a48:	10624dd3 	.word	0x10624dd3

08005a4c <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 8005a54:	bf00      	nop
 8005a56:	370c      	adds	r7, #12
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bc80      	pop	{r7}
 8005a5c:	4770      	bx	lr

08005a5e <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a5e:	b580      	push	{r7, lr}
 8005a60:	b08a      	sub	sp, #40	; 0x28
 8005a62:	af02      	add	r7, sp, #8
 8005a64:	60f8      	str	r0, [r7, #12]
 8005a66:	60b9      	str	r1, [r7, #8]
 8005a68:	603b      	str	r3, [r7, #0]
 8005a6a:	4613      	mov	r3, r2
 8005a6c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a72:	2300      	movs	r3, #0
 8005a74:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d101      	bne.n	8005a84 <HAL_SPI_Transmit+0x26>
 8005a80:	2302      	movs	r3, #2
 8005a82:	e148      	b.n	8005d16 <HAL_SPI_Transmit+0x2b8>
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a8c:	f7ff f852 	bl	8004b34 <HAL_GetTick>
 8005a90:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d002      	beq.n	8005aa4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005a9e:	2302      	movs	r3, #2
 8005aa0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005aa2:	e12f      	b.n	8005d04 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d002      	beq.n	8005ab0 <HAL_SPI_Transmit+0x52>
 8005aaa:	88fb      	ldrh	r3, [r7, #6]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d102      	bne.n	8005ab6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005ab4:	e126      	b.n	8005d04 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2203      	movs	r2, #3
 8005aba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	68ba      	ldr	r2, [r7, #8]
 8005ac8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	88fa      	ldrh	r2, [r7, #6]
 8005ace:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	88fa      	ldrh	r2, [r7, #6]
 8005ad4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2200      	movs	r2, #0
 8005aec:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2200      	movs	r2, #0
 8005af2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005afc:	d107      	bne.n	8005b0e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b0c:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b16:	d110      	bne.n	8005b3a <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	6819      	ldr	r1, [r3, #0]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005b26:	400b      	ands	r3, r1
 8005b28:	6013      	str	r3, [r2, #0]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b38:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b44:	2b40      	cmp	r3, #64	; 0x40
 8005b46:	d007      	beq.n	8005b58 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b60:	d147      	bne.n	8005bf2 <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d004      	beq.n	8005b74 <HAL_SPI_Transmit+0x116>
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d138      	bne.n	8005be6 <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	881a      	ldrh	r2, [r3, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	3302      	adds	r3, #2
 8005b82:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b88:	b29b      	uxth	r3, r3
 8005b8a:	3b01      	subs	r3, #1
 8005b8c:	b29a      	uxth	r2, r3
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005b92:	e028      	b.n	8005be6 <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	f003 0302 	and.w	r3, r3, #2
 8005b9e:	2b02      	cmp	r3, #2
 8005ba0:	d10f      	bne.n	8005bc2 <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	881a      	ldrh	r2, [r3, #0]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	3302      	adds	r3, #2
 8005bb0:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	b29a      	uxth	r2, r3
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	86da      	strh	r2, [r3, #54]	; 0x36
 8005bc0:	e011      	b.n	8005be6 <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d00b      	beq.n	8005be0 <HAL_SPI_Transmit+0x182>
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005bce:	d00a      	beq.n	8005be6 <HAL_SPI_Transmit+0x188>
 8005bd0:	f7fe ffb0 	bl	8004b34 <HAL_GetTick>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	69bb      	ldr	r3, [r7, #24]
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	683a      	ldr	r2, [r7, #0]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d802      	bhi.n	8005be6 <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 8005be0:	2303      	movs	r3, #3
 8005be2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005be4:	e08e      	b.n	8005d04 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d1d1      	bne.n	8005b94 <HAL_SPI_Transmit+0x136>
 8005bf0:	e048      	b.n	8005c84 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d004      	beq.n	8005c04 <HAL_SPI_Transmit+0x1a6>
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bfe:	b29b      	uxth	r3, r3
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d13a      	bne.n	8005c7a <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	330c      	adds	r3, #12
 8005c0a:	68ba      	ldr	r2, [r7, #8]
 8005c0c:	7812      	ldrb	r2, [r2, #0]
 8005c0e:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	3301      	adds	r3, #1
 8005c14:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c1a:	b29b      	uxth	r3, r3
 8005c1c:	3b01      	subs	r3, #1
 8005c1e:	b29a      	uxth	r2, r3
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005c24:	e029      	b.n	8005c7a <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	f003 0302 	and.w	r3, r3, #2
 8005c30:	2b02      	cmp	r3, #2
 8005c32:	d110      	bne.n	8005c56 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	330c      	adds	r3, #12
 8005c3a:	68ba      	ldr	r2, [r7, #8]
 8005c3c:	7812      	ldrb	r2, [r2, #0]
 8005c3e:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	3301      	adds	r3, #1
 8005c44:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c4a:	b29b      	uxth	r3, r3
 8005c4c:	3b01      	subs	r3, #1
 8005c4e:	b29a      	uxth	r2, r3
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	86da      	strh	r2, [r3, #54]	; 0x36
 8005c54:	e011      	b.n	8005c7a <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d00b      	beq.n	8005c74 <HAL_SPI_Transmit+0x216>
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c62:	d00a      	beq.n	8005c7a <HAL_SPI_Transmit+0x21c>
 8005c64:	f7fe ff66 	bl	8004b34 <HAL_GetTick>
 8005c68:	4602      	mov	r2, r0
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	1ad3      	subs	r3, r2, r3
 8005c6e:	683a      	ldr	r2, [r7, #0]
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d802      	bhi.n	8005c7a <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 8005c74:	2303      	movs	r3, #3
 8005c76:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c78:	e044      	b.n	8005d04 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d1d0      	bne.n	8005c26 <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	9300      	str	r3, [sp, #0]
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	2102      	movs	r1, #2
 8005c8e:	68f8      	ldr	r0, [r7, #12]
 8005c90:	f000 f845 	bl	8005d1e <SPI_WaitFlagStateUntilTimeout>
 8005c94:	4603      	mov	r3, r0
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d002      	beq.n	8005ca0 <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005c9e:	e031      	b.n	8005d04 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8005ca0:	69ba      	ldr	r2, [r7, #24]
 8005ca2:	6839      	ldr	r1, [r7, #0]
 8005ca4:	68f8      	ldr	r0, [r7, #12]
 8005ca6:	f000 f8a3 	bl	8005df0 <SPI_CheckFlag_BSY>
 8005caa:	4603      	mov	r3, r0
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d005      	beq.n	8005cbc <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2220      	movs	r2, #32
 8005cb8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005cba:	e023      	b.n	8005d04 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d10a      	bne.n	8005cda <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	617b      	str	r3, [r7, #20]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68db      	ldr	r3, [r3, #12]
 8005cce:	617b      	str	r3, [r7, #20]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	617b      	str	r3, [r7, #20]
 8005cd8:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ce2:	d107      	bne.n	8005cf4 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005cf2:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d002      	beq.n	8005d02 <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	77fb      	strb	r3, [r7, #31]
 8005d00:	e000      	b.n	8005d04 <HAL_SPI_Transmit+0x2a6>
  }

error:
 8005d02:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005d14:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	3720      	adds	r7, #32
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}

08005d1e <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8005d1e:	b580      	push	{r7, lr}
 8005d20:	b084      	sub	sp, #16
 8005d22:	af00      	add	r7, sp, #0
 8005d24:	60f8      	str	r0, [r7, #12]
 8005d26:	60b9      	str	r1, [r7, #8]
 8005d28:	607a      	str	r2, [r7, #4]
 8005d2a:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8005d2c:	e04d      	b.n	8005dca <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d34:	d049      	beq.n	8005dca <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d007      	beq.n	8005d4c <SPI_WaitFlagStateUntilTimeout+0x2e>
 8005d3c:	f7fe fefa 	bl	8004b34 <HAL_GetTick>
 8005d40:	4602      	mov	r2, r0
 8005d42:	69bb      	ldr	r3, [r7, #24]
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	683a      	ldr	r2, [r7, #0]
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d83e      	bhi.n	8005dca <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	685a      	ldr	r2, [r3, #4]
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d5a:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d64:	d111      	bne.n	8005d8a <SPI_WaitFlagStateUntilTimeout+0x6c>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d6e:	d004      	beq.n	8005d7a <SPI_WaitFlagStateUntilTimeout+0x5c>
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d78:	d107      	bne.n	8005d8a <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d88:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d92:	d110      	bne.n	8005db6 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	6819      	ldr	r1, [r3, #0]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005da2:	400b      	ands	r3, r1
 8005da4:	6013      	str	r3, [r2, #0]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005db4:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2201      	movs	r2, #1
 8005dba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005dc6:	2303      	movs	r3, #3
 8005dc8:	e00e      	b.n	8005de8 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	689a      	ldr	r2, [r3, #8]
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	68ba      	ldr	r2, [r7, #8]
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d101      	bne.n	8005dde <SPI_WaitFlagStateUntilTimeout+0xc0>
 8005dda:	2201      	movs	r2, #1
 8005ddc:	e000      	b.n	8005de0 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8005dde:	2200      	movs	r2, #0
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d1a3      	bne.n	8005d2e <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8005de6:	2300      	movs	r3, #0
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3710      	adds	r7, #16
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b086      	sub	sp, #24
 8005df4:	af02      	add	r7, sp, #8
 8005df6:	60f8      	str	r0, [r7, #12]
 8005df8:	60b9      	str	r1, [r7, #8]
 8005dfa:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	9300      	str	r3, [sp, #0]
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	2200      	movs	r2, #0
 8005e04:	2180      	movs	r1, #128	; 0x80
 8005e06:	68f8      	ldr	r0, [r7, #12]
 8005e08:	f7ff ff89 	bl	8005d1e <SPI_WaitFlagStateUntilTimeout>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d007      	beq.n	8005e22 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e16:	f043 0220 	orr.w	r2, r3, #32
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	e000      	b.n	8005e24 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8005e22:	2300      	movs	r3, #0
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3710      	adds	r7, #16
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd80      	pop	{r7, pc}

08005e2c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b082      	sub	sp, #8
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d101      	bne.n	8005e3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e057      	b.n	8005eee <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d102      	bne.n	8005e50 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f7ff fdfe 	bl	8005a4c <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2202      	movs	r2, #2
 8005e54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e66:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	685a      	ldr	r2, [r3, #4]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	431a      	orrs	r2, r3
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	431a      	orrs	r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	691b      	ldr	r3, [r3, #16]
 8005e7c:	431a      	orrs	r2, r3
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	695b      	ldr	r3, [r3, #20]
 8005e82:	431a      	orrs	r2, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	699b      	ldr	r3, [r3, #24]
 8005e88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e8c:	431a      	orrs	r2, r3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	69db      	ldr	r3, [r3, #28]
 8005e92:	431a      	orrs	r2, r3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6a1b      	ldr	r3, [r3, #32]
 8005e98:	ea42 0103 	orr.w	r1, r2, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	430a      	orrs	r2, r1
 8005ea6:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	699b      	ldr	r3, [r3, #24]
 8005eac:	0c1b      	lsrs	r3, r3, #16
 8005eae:	f003 0104 	and.w	r1, r3, #4
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	430a      	orrs	r2, r1
 8005ebc:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005ec6:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	69da      	ldr	r2, [r3, #28]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ed6:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8005ed8:	4b07      	ldr	r3, [pc, #28]	; (8005ef8 <HAL_SPI_Init+0xcc>)
 8005eda:	2200      	movs	r2, #0
 8005edc:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8005eec:	2300      	movs	r3, #0
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3708      	adds	r7, #8
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	20001084 	.word	0x20001084

08005efc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b082      	sub	sp, #8
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d101      	bne.n	8005f0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e01d      	b.n	8005f4a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d106      	bne.n	8005f28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f000 f815 	bl	8005f52 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2202      	movs	r2, #2
 8005f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	3304      	adds	r3, #4
 8005f38:	4619      	mov	r1, r3
 8005f3a:	4610      	mov	r0, r2
 8005f3c:	f000 f948 	bl	80061d0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f48:	2300      	movs	r3, #0
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3708      	adds	r7, #8
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}

08005f52 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005f52:	b480      	push	{r7}
 8005f54:	b083      	sub	sp, #12
 8005f56:	af00      	add	r7, sp, #0
 8005f58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005f5a:	bf00      	nop
 8005f5c:	370c      	adds	r7, #12
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bc80      	pop	{r7}
 8005f62:	4770      	bx	lr

08005f64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b085      	sub	sp, #20
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	68da      	ldr	r2, [r3, #12]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f042 0201 	orr.w	r2, r2, #1
 8005f7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	f003 0307 	and.w	r3, r3, #7
 8005f86:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2b06      	cmp	r3, #6
 8005f8c:	d007      	beq.n	8005f9e <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f042 0201 	orr.w	r2, r2, #1
 8005f9c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f9e:	2300      	movs	r3, #0
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3714      	adds	r7, #20
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bc80      	pop	{r7}
 8005fa8:	4770      	bx	lr

08005faa <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005faa:	b580      	push	{r7, lr}
 8005fac:	b082      	sub	sp, #8
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d101      	bne.n	8005fbc <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e01d      	b.n	8005ff8 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d106      	bne.n	8005fd6 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	f000 f815 	bl	8006000 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2202      	movs	r2, #2
 8005fda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	3304      	adds	r3, #4
 8005fe6:	4619      	mov	r1, r3
 8005fe8:	4610      	mov	r0, r2
 8005fea:	f000 f8f1 	bl	80061d0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ff6:	2300      	movs	r3, #0
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3708      	adds	r7, #8
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}

08006000 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006008:	bf00      	nop
 800600a:	370c      	adds	r7, #12
 800600c:	46bd      	mov	sp, r7
 800600e:	bc80      	pop	{r7}
 8006010:	4770      	bx	lr
	...

08006014 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b084      	sub	sp, #16
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	2201      	movs	r2, #1
 8006024:	6839      	ldr	r1, [r7, #0]
 8006026:	4618      	mov	r0, r3
 8006028:	f000 fabc 	bl	80065a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a10      	ldr	r2, [pc, #64]	; (8006074 <HAL_TIM_PWM_Start+0x60>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d107      	bne.n	8006046 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006044:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	f003 0307 	and.w	r3, r3, #7
 8006050:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2b06      	cmp	r3, #6
 8006056:	d007      	beq.n	8006068 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f042 0201 	orr.w	r2, r2, #1
 8006066:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3710      	adds	r7, #16
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}
 8006072:	bf00      	nop
 8006074:	40012c00 	.word	0x40012c00

08006078 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
 8006080:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	2200      	movs	r2, #0
 8006088:	6839      	ldr	r1, [r7, #0]
 800608a:	4618      	mov	r0, r3
 800608c:	f000 fa8a 	bl	80065a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a1d      	ldr	r2, [pc, #116]	; (800610c <HAL_TIM_PWM_Stop+0x94>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d117      	bne.n	80060ca <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	6a1a      	ldr	r2, [r3, #32]
 80060a0:	f241 1311 	movw	r3, #4369	; 0x1111
 80060a4:	4013      	ands	r3, r2
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d10f      	bne.n	80060ca <HAL_TIM_PWM_Stop+0x52>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	6a1a      	ldr	r2, [r3, #32]
 80060b0:	f240 4344 	movw	r3, #1092	; 0x444
 80060b4:	4013      	ands	r3, r2
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d107      	bne.n	80060ca <HAL_TIM_PWM_Stop+0x52>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80060c8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	6a1a      	ldr	r2, [r3, #32]
 80060d0:	f241 1311 	movw	r3, #4369	; 0x1111
 80060d4:	4013      	ands	r3, r2
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d10f      	bne.n	80060fa <HAL_TIM_PWM_Stop+0x82>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	6a1a      	ldr	r2, [r3, #32]
 80060e0:	f240 4344 	movw	r3, #1092	; 0x444
 80060e4:	4013      	ands	r3, r2
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d107      	bne.n	80060fa <HAL_TIM_PWM_Stop+0x82>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f022 0201 	bic.w	r2, r2, #1
 80060f8:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2201      	movs	r2, #1
 80060fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006102:	2300      	movs	r3, #0
}
 8006104:	4618      	mov	r0, r3
 8006106:	3708      	adds	r7, #8
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}
 800610c:	40012c00 	.word	0x40012c00

08006110 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b084      	sub	sp, #16
 8006114:	af00      	add	r7, sp, #0
 8006116:	60f8      	str	r0, [r7, #12]
 8006118:	60b9      	str	r1, [r7, #8]
 800611a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006122:	2b01      	cmp	r3, #1
 8006124:	d101      	bne.n	800612a <HAL_TIM_OC_ConfigChannel+0x1a>
 8006126:	2302      	movs	r3, #2
 8006128:	e04e      	b.n	80061c8 <HAL_TIM_OC_ConfigChannel+0xb8>
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2201      	movs	r2, #1
 800612e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2202      	movs	r2, #2
 8006136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2b0c      	cmp	r3, #12
 800613e:	d839      	bhi.n	80061b4 <HAL_TIM_OC_ConfigChannel+0xa4>
 8006140:	a201      	add	r2, pc, #4	; (adr r2, 8006148 <HAL_TIM_OC_ConfigChannel+0x38>)
 8006142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006146:	bf00      	nop
 8006148:	0800617d 	.word	0x0800617d
 800614c:	080061b5 	.word	0x080061b5
 8006150:	080061b5 	.word	0x080061b5
 8006154:	080061b5 	.word	0x080061b5
 8006158:	0800618b 	.word	0x0800618b
 800615c:	080061b5 	.word	0x080061b5
 8006160:	080061b5 	.word	0x080061b5
 8006164:	080061b5 	.word	0x080061b5
 8006168:	08006199 	.word	0x08006199
 800616c:	080061b5 	.word	0x080061b5
 8006170:	080061b5 	.word	0x080061b5
 8006174:	080061b5 	.word	0x080061b5
 8006178:	080061a7 	.word	0x080061a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	68b9      	ldr	r1, [r7, #8]
 8006182:	4618      	mov	r0, r3
 8006184:	f000 f886 	bl	8006294 <TIM_OC1_SetConfig>
      break;
 8006188:	e015      	b.n	80061b6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68b9      	ldr	r1, [r7, #8]
 8006190:	4618      	mov	r0, r3
 8006192:	f000 f8e5 	bl	8006360 <TIM_OC2_SetConfig>
      break;
 8006196:	e00e      	b.n	80061b6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	68b9      	ldr	r1, [r7, #8]
 800619e:	4618      	mov	r0, r3
 80061a0:	f000 f948 	bl	8006434 <TIM_OC3_SetConfig>
      break;
 80061a4:	e007      	b.n	80061b6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	68b9      	ldr	r1, [r7, #8]
 80061ac:	4618      	mov	r0, r3
 80061ae:	f000 f9ab 	bl	8006508 <TIM_OC4_SetConfig>
      break;
 80061b2:	e000      	b.n	80061b6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 80061b4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2201      	movs	r2, #1
 80061ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2200      	movs	r2, #0
 80061c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061c6:	2300      	movs	r3, #0
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3710      	adds	r7, #16
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}

080061d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b085      	sub	sp, #20
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a29      	ldr	r2, [pc, #164]	; (8006288 <TIM_Base_SetConfig+0xb8>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d00b      	beq.n	8006200 <TIM_Base_SetConfig+0x30>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061ee:	d007      	beq.n	8006200 <TIM_Base_SetConfig+0x30>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	4a26      	ldr	r2, [pc, #152]	; (800628c <TIM_Base_SetConfig+0xbc>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d003      	beq.n	8006200 <TIM_Base_SetConfig+0x30>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	4a25      	ldr	r2, [pc, #148]	; (8006290 <TIM_Base_SetConfig+0xc0>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d108      	bne.n	8006212 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006206:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	68fa      	ldr	r2, [r7, #12]
 800620e:	4313      	orrs	r3, r2
 8006210:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a1c      	ldr	r2, [pc, #112]	; (8006288 <TIM_Base_SetConfig+0xb8>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d00b      	beq.n	8006232 <TIM_Base_SetConfig+0x62>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006220:	d007      	beq.n	8006232 <TIM_Base_SetConfig+0x62>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a19      	ldr	r2, [pc, #100]	; (800628c <TIM_Base_SetConfig+0xbc>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d003      	beq.n	8006232 <TIM_Base_SetConfig+0x62>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a18      	ldr	r2, [pc, #96]	; (8006290 <TIM_Base_SetConfig+0xc0>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d108      	bne.n	8006244 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006238:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	68fa      	ldr	r2, [r7, #12]
 8006240:	4313      	orrs	r3, r2
 8006242:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	695b      	ldr	r3, [r3, #20]
 800624e:	4313      	orrs	r3, r2
 8006250:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	68fa      	ldr	r2, [r7, #12]
 8006256:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	689a      	ldr	r2, [r3, #8]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	4a07      	ldr	r2, [pc, #28]	; (8006288 <TIM_Base_SetConfig+0xb8>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d103      	bne.n	8006278 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	691a      	ldr	r2, [r3, #16]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	615a      	str	r2, [r3, #20]
}
 800627e:	bf00      	nop
 8006280:	3714      	adds	r7, #20
 8006282:	46bd      	mov	sp, r7
 8006284:	bc80      	pop	{r7}
 8006286:	4770      	bx	lr
 8006288:	40012c00 	.word	0x40012c00
 800628c:	40000400 	.word	0x40000400
 8006290:	40000800 	.word	0x40000800

08006294 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006294:	b480      	push	{r7}
 8006296:	b087      	sub	sp, #28
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6a1b      	ldr	r3, [r3, #32]
 80062a2:	f023 0201 	bic.w	r2, r3, #1
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6a1b      	ldr	r3, [r3, #32]
 80062ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	699b      	ldr	r3, [r3, #24]
 80062ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f023 0303 	bic.w	r3, r3, #3
 80062ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68fa      	ldr	r2, [r7, #12]
 80062d2:	4313      	orrs	r3, r2
 80062d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	f023 0302 	bic.w	r3, r3, #2
 80062dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	697a      	ldr	r2, [r7, #20]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a1c      	ldr	r2, [pc, #112]	; (800635c <TIM_OC1_SetConfig+0xc8>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d10c      	bne.n	800630a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	f023 0308 	bic.w	r3, r3, #8
 80062f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	697a      	ldr	r2, [r7, #20]
 80062fe:	4313      	orrs	r3, r2
 8006300:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	f023 0304 	bic.w	r3, r3, #4
 8006308:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	4a13      	ldr	r2, [pc, #76]	; (800635c <TIM_OC1_SetConfig+0xc8>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d111      	bne.n	8006336 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006318:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006320:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	695b      	ldr	r3, [r3, #20]
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	4313      	orrs	r3, r2
 800632a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	699b      	ldr	r3, [r3, #24]
 8006330:	693a      	ldr	r2, [r7, #16]
 8006332:	4313      	orrs	r3, r2
 8006334:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	693a      	ldr	r2, [r7, #16]
 800633a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	68fa      	ldr	r2, [r7, #12]
 8006340:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	685a      	ldr	r2, [r3, #4]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	697a      	ldr	r2, [r7, #20]
 800634e:	621a      	str	r2, [r3, #32]
}
 8006350:	bf00      	nop
 8006352:	371c      	adds	r7, #28
 8006354:	46bd      	mov	sp, r7
 8006356:	bc80      	pop	{r7}
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop
 800635c:	40012c00 	.word	0x40012c00

08006360 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006360:	b480      	push	{r7}
 8006362:	b087      	sub	sp, #28
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6a1b      	ldr	r3, [r3, #32]
 800636e:	f023 0210 	bic.w	r2, r3, #16
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6a1b      	ldr	r3, [r3, #32]
 800637a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	699b      	ldr	r3, [r3, #24]
 8006386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800638e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006396:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	021b      	lsls	r3, r3, #8
 800639e:	68fa      	ldr	r2, [r7, #12]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	f023 0320 	bic.w	r3, r3, #32
 80063aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	011b      	lsls	r3, r3, #4
 80063b2:	697a      	ldr	r2, [r7, #20]
 80063b4:	4313      	orrs	r3, r2
 80063b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4a1d      	ldr	r2, [pc, #116]	; (8006430 <TIM_OC2_SetConfig+0xd0>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d10d      	bne.n	80063dc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	011b      	lsls	r3, r3, #4
 80063ce:	697a      	ldr	r2, [r7, #20]
 80063d0:	4313      	orrs	r3, r2
 80063d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063da:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a14      	ldr	r2, [pc, #80]	; (8006430 <TIM_OC2_SetConfig+0xd0>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d113      	bne.n	800640c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80063ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80063f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	695b      	ldr	r3, [r3, #20]
 80063f8:	009b      	lsls	r3, r3, #2
 80063fa:	693a      	ldr	r2, [r7, #16]
 80063fc:	4313      	orrs	r3, r2
 80063fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	699b      	ldr	r3, [r3, #24]
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	693a      	ldr	r2, [r7, #16]
 8006408:	4313      	orrs	r3, r2
 800640a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	693a      	ldr	r2, [r7, #16]
 8006410:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	68fa      	ldr	r2, [r7, #12]
 8006416:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	685a      	ldr	r2, [r3, #4]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	697a      	ldr	r2, [r7, #20]
 8006424:	621a      	str	r2, [r3, #32]
}
 8006426:	bf00      	nop
 8006428:	371c      	adds	r7, #28
 800642a:	46bd      	mov	sp, r7
 800642c:	bc80      	pop	{r7}
 800642e:	4770      	bx	lr
 8006430:	40012c00 	.word	0x40012c00

08006434 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006434:	b480      	push	{r7}
 8006436:	b087      	sub	sp, #28
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6a1b      	ldr	r3, [r3, #32]
 8006442:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6a1b      	ldr	r3, [r3, #32]
 800644e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	69db      	ldr	r3, [r3, #28]
 800645a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f023 0303 	bic.w	r3, r3, #3
 800646a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	68fa      	ldr	r2, [r7, #12]
 8006472:	4313      	orrs	r3, r2
 8006474:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800647c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	689b      	ldr	r3, [r3, #8]
 8006482:	021b      	lsls	r3, r3, #8
 8006484:	697a      	ldr	r2, [r7, #20]
 8006486:	4313      	orrs	r3, r2
 8006488:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4a1d      	ldr	r2, [pc, #116]	; (8006504 <TIM_OC3_SetConfig+0xd0>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d10d      	bne.n	80064ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006498:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	021b      	lsls	r3, r3, #8
 80064a0:	697a      	ldr	r2, [r7, #20]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80064ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a14      	ldr	r2, [pc, #80]	; (8006504 <TIM_OC3_SetConfig+0xd0>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d113      	bne.n	80064de <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80064bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80064c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	695b      	ldr	r3, [r3, #20]
 80064ca:	011b      	lsls	r3, r3, #4
 80064cc:	693a      	ldr	r2, [r7, #16]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	699b      	ldr	r3, [r3, #24]
 80064d6:	011b      	lsls	r3, r3, #4
 80064d8:	693a      	ldr	r2, [r7, #16]
 80064da:	4313      	orrs	r3, r2
 80064dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	693a      	ldr	r2, [r7, #16]
 80064e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	68fa      	ldr	r2, [r7, #12]
 80064e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	685a      	ldr	r2, [r3, #4]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	697a      	ldr	r2, [r7, #20]
 80064f6:	621a      	str	r2, [r3, #32]
}
 80064f8:	bf00      	nop
 80064fa:	371c      	adds	r7, #28
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bc80      	pop	{r7}
 8006500:	4770      	bx	lr
 8006502:	bf00      	nop
 8006504:	40012c00 	.word	0x40012c00

08006508 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006508:	b480      	push	{r7}
 800650a:	b087      	sub	sp, #28
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6a1b      	ldr	r3, [r3, #32]
 8006516:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6a1b      	ldr	r3, [r3, #32]
 8006522:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	69db      	ldr	r3, [r3, #28]
 800652e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006536:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800653e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	021b      	lsls	r3, r3, #8
 8006546:	68fa      	ldr	r2, [r7, #12]
 8006548:	4313      	orrs	r3, r2
 800654a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006552:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	031b      	lsls	r3, r3, #12
 800655a:	693a      	ldr	r2, [r7, #16]
 800655c:	4313      	orrs	r3, r2
 800655e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a0f      	ldr	r2, [pc, #60]	; (80065a0 <TIM_OC4_SetConfig+0x98>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d109      	bne.n	800657c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800656e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	695b      	ldr	r3, [r3, #20]
 8006574:	019b      	lsls	r3, r3, #6
 8006576:	697a      	ldr	r2, [r7, #20]
 8006578:	4313      	orrs	r3, r2
 800657a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	697a      	ldr	r2, [r7, #20]
 8006580:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	68fa      	ldr	r2, [r7, #12]
 8006586:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	685a      	ldr	r2, [r3, #4]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	693a      	ldr	r2, [r7, #16]
 8006594:	621a      	str	r2, [r3, #32]
}
 8006596:	bf00      	nop
 8006598:	371c      	adds	r7, #28
 800659a:	46bd      	mov	sp, r7
 800659c:	bc80      	pop	{r7}
 800659e:	4770      	bx	lr
 80065a0:	40012c00 	.word	0x40012c00

080065a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b087      	sub	sp, #28
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	60f8      	str	r0, [r7, #12]
 80065ac:	60b9      	str	r1, [r7, #8]
 80065ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	f003 031f 	and.w	r3, r3, #31
 80065b6:	2201      	movs	r2, #1
 80065b8:	fa02 f303 	lsl.w	r3, r2, r3
 80065bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6a1a      	ldr	r2, [r3, #32]
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	43db      	mvns	r3, r3
 80065c6:	401a      	ands	r2, r3
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6a1a      	ldr	r2, [r3, #32]
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	f003 031f 	and.w	r3, r3, #31
 80065d6:	6879      	ldr	r1, [r7, #4]
 80065d8:	fa01 f303 	lsl.w	r3, r1, r3
 80065dc:	431a      	orrs	r2, r3
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	621a      	str	r2, [r3, #32]
}
 80065e2:	bf00      	nop
 80065e4:	371c      	adds	r7, #28
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bc80      	pop	{r7}
 80065ea:	4770      	bx	lr

080065ec <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b084      	sub	sp, #16
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
 80065f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	2204      	movs	r2, #4
 80065fc:	6839      	ldr	r1, [r7, #0]
 80065fe:	4618      	mov	r0, r3
 8006600:	f000 f85f 	bl	80066c2 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006612:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	f003 0307 	and.w	r3, r3, #7
 800661e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2b06      	cmp	r3, #6
 8006624:	d007      	beq.n	8006636 <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f042 0201 	orr.w	r2, r2, #1
 8006634:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006636:	2300      	movs	r3, #0
}
 8006638:	4618      	mov	r0, r3
 800663a:	3710      	adds	r7, #16
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}

08006640 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b082      	sub	sp, #8
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	2200      	movs	r2, #0
 8006650:	6839      	ldr	r1, [r7, #0]
 8006652:	4618      	mov	r0, r3
 8006654:	f000 f835 	bl	80066c2 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	6a1a      	ldr	r2, [r3, #32]
 800665e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006662:	4013      	ands	r3, r2
 8006664:	2b00      	cmp	r3, #0
 8006666:	d10f      	bne.n	8006688 <HAL_TIMEx_PWMN_Stop+0x48>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6a1a      	ldr	r2, [r3, #32]
 800666e:	f240 4344 	movw	r3, #1092	; 0x444
 8006672:	4013      	ands	r3, r2
 8006674:	2b00      	cmp	r3, #0
 8006676:	d107      	bne.n	8006688 <HAL_TIMEx_PWMN_Stop+0x48>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006686:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	6a1a      	ldr	r2, [r3, #32]
 800668e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006692:	4013      	ands	r3, r2
 8006694:	2b00      	cmp	r3, #0
 8006696:	d10f      	bne.n	80066b8 <HAL_TIMEx_PWMN_Stop+0x78>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	6a1a      	ldr	r2, [r3, #32]
 800669e:	f240 4344 	movw	r3, #1092	; 0x444
 80066a2:	4013      	ands	r3, r2
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d107      	bne.n	80066b8 <HAL_TIMEx_PWMN_Stop+0x78>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f022 0201 	bic.w	r2, r2, #1
 80066b6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80066b8:	2300      	movs	r3, #0
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3708      	adds	r7, #8
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}

080066c2 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80066c2:	b480      	push	{r7}
 80066c4:	b087      	sub	sp, #28
 80066c6:	af00      	add	r7, sp, #0
 80066c8:	60f8      	str	r0, [r7, #12]
 80066ca:	60b9      	str	r1, [r7, #8]
 80066cc:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	f003 031f 	and.w	r3, r3, #31
 80066d4:	2204      	movs	r2, #4
 80066d6:	fa02 f303 	lsl.w	r3, r2, r3
 80066da:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6a1a      	ldr	r2, [r3, #32]
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	43db      	mvns	r3, r3
 80066e4:	401a      	ands	r2, r3
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6a1a      	ldr	r2, [r3, #32]
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	f003 031f 	and.w	r3, r3, #31
 80066f4:	6879      	ldr	r1, [r7, #4]
 80066f6:	fa01 f303 	lsl.w	r3, r1, r3
 80066fa:	431a      	orrs	r2, r3
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	621a      	str	r2, [r3, #32]
}
 8006700:	bf00      	nop
 8006702:	371c      	adds	r7, #28
 8006704:	46bd      	mov	sp, r7
 8006706:	bc80      	pop	{r7}
 8006708:	4770      	bx	lr

0800670a <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800670a:	b580      	push	{r7, lr}
 800670c:	b082      	sub	sp, #8
 800670e:	af00      	add	r7, sp, #0
 8006710:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d101      	bne.n	800671c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	e03f      	b.n	800679c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006722:	b2db      	uxtb	r3, r3
 8006724:	2b00      	cmp	r3, #0
 8006726:	d106      	bne.n	8006736 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f7fd fb45 	bl	8003dc0 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2224      	movs	r2, #36	; 0x24
 800673a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	68da      	ldr	r2, [r3, #12]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800674c:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f000 fae2 	bl	8006d18 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	691a      	ldr	r2, [r3, #16]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006762:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	695a      	ldr	r2, [r3, #20]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006772:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68da      	ldr	r2, [r3, #12]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006782:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2200      	movs	r2, #0
 8006788:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2220      	movs	r2, #32
 800678e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2220      	movs	r2, #32
 8006796:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800679a:	2300      	movs	r3, #0
}
 800679c:	4618      	mov	r0, r3
 800679e:	3708      	adds	r7, #8
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}

080067a4 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b085      	sub	sp, #20
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	4613      	mov	r3, r2
 80067b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	2b20      	cmp	r3, #32
 80067bc:	d130      	bne.n	8006820 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d002      	beq.n	80067ca <HAL_UART_Transmit_IT+0x26>
 80067c4:	88fb      	ldrh	r3, [r7, #6]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d101      	bne.n	80067ce <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	e029      	b.n	8006822 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d101      	bne.n	80067dc <HAL_UART_Transmit_IT+0x38>
 80067d8:	2302      	movs	r3, #2
 80067da:	e022      	b.n	8006822 <HAL_UART_Transmit_IT+0x7e>
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	68ba      	ldr	r2, [r7, #8]
 80067e8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	88fa      	ldrh	r2, [r7, #6]
 80067ee:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	88fa      	ldrh	r2, [r7, #6]
 80067f4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2200      	movs	r2, #0
 80067fa:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2221      	movs	r2, #33	; 0x21
 8006800:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2200      	movs	r2, #0
 8006808:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	68da      	ldr	r2, [r3, #12]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800681a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800681c:	2300      	movs	r3, #0
 800681e:	e000      	b.n	8006822 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006820:	2302      	movs	r3, #2
  }
}
 8006822:	4618      	mov	r0, r3
 8006824:	3714      	adds	r7, #20
 8006826:	46bd      	mov	sp, r7
 8006828:	bc80      	pop	{r7}
 800682a:	4770      	bx	lr

0800682c <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800682c:	b480      	push	{r7}
 800682e:	b085      	sub	sp, #20
 8006830:	af00      	add	r7, sp, #0
 8006832:	60f8      	str	r0, [r7, #12]
 8006834:	60b9      	str	r1, [r7, #8]
 8006836:	4613      	mov	r3, r2
 8006838:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006840:	b2db      	uxtb	r3, r3
 8006842:	2b20      	cmp	r3, #32
 8006844:	d140      	bne.n	80068c8 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d002      	beq.n	8006852 <HAL_UART_Receive_IT+0x26>
 800684c:	88fb      	ldrh	r3, [r7, #6]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d101      	bne.n	8006856 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e039      	b.n	80068ca <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800685c:	2b01      	cmp	r3, #1
 800685e:	d101      	bne.n	8006864 <HAL_UART_Receive_IT+0x38>
 8006860:	2302      	movs	r3, #2
 8006862:	e032      	b.n	80068ca <HAL_UART_Receive_IT+0x9e>
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2201      	movs	r2, #1
 8006868:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	68ba      	ldr	r2, [r7, #8]
 8006870:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	88fa      	ldrh	r2, [r7, #6]
 8006876:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	88fa      	ldrh	r2, [r7, #6]
 800687c:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2200      	movs	r2, #0
 8006882:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2222      	movs	r2, #34	; 0x22
 8006888:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68da      	ldr	r2, [r3, #12]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068a2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	695a      	ldr	r2, [r3, #20]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f042 0201 	orr.w	r2, r2, #1
 80068b2:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	68da      	ldr	r2, [r3, #12]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f042 0220 	orr.w	r2, r2, #32
 80068c2:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80068c4:	2300      	movs	r3, #0
 80068c6:	e000      	b.n	80068ca <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80068c8:	2302      	movs	r3, #2
  }
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3714      	adds	r7, #20
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bc80      	pop	{r7}
 80068d2:	4770      	bx	lr

080068d4 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b088      	sub	sp, #32
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	695b      	ldr	r3, [r3, #20]
 80068f2:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 80068f4:	2300      	movs	r3, #0
 80068f6:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 80068f8:	2300      	movs	r3, #0
 80068fa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80068fc:	69fb      	ldr	r3, [r7, #28]
 80068fe:	f003 030f 	and.w	r3, r3, #15
 8006902:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d10d      	bne.n	8006926 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800690a:	69fb      	ldr	r3, [r7, #28]
 800690c:	f003 0320 	and.w	r3, r3, #32
 8006910:	2b00      	cmp	r3, #0
 8006912:	d008      	beq.n	8006926 <HAL_UART_IRQHandler+0x52>
 8006914:	69bb      	ldr	r3, [r7, #24]
 8006916:	f003 0320 	and.w	r3, r3, #32
 800691a:	2b00      	cmp	r3, #0
 800691c:	d003      	beq.n	8006926 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 f979 	bl	8006c16 <UART_Receive_IT>
      return;
 8006924:	e0cb      	b.n	8006abe <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	2b00      	cmp	r3, #0
 800692a:	f000 80ab 	beq.w	8006a84 <HAL_UART_IRQHandler+0x1b0>
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	f003 0301 	and.w	r3, r3, #1
 8006934:	2b00      	cmp	r3, #0
 8006936:	d105      	bne.n	8006944 <HAL_UART_IRQHandler+0x70>
 8006938:	69bb      	ldr	r3, [r7, #24]
 800693a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800693e:	2b00      	cmp	r3, #0
 8006940:	f000 80a0 	beq.w	8006a84 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	f003 0301 	and.w	r3, r3, #1
 800694a:	2b00      	cmp	r3, #0
 800694c:	d00a      	beq.n	8006964 <HAL_UART_IRQHandler+0x90>
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006954:	2b00      	cmp	r3, #0
 8006956:	d005      	beq.n	8006964 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800695c:	f043 0201 	orr.w	r2, r3, #1
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006964:	69fb      	ldr	r3, [r7, #28]
 8006966:	f003 0304 	and.w	r3, r3, #4
 800696a:	2b00      	cmp	r3, #0
 800696c:	d00a      	beq.n	8006984 <HAL_UART_IRQHandler+0xb0>
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	f003 0301 	and.w	r3, r3, #1
 8006974:	2b00      	cmp	r3, #0
 8006976:	d005      	beq.n	8006984 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800697c:	f043 0202 	orr.w	r2, r3, #2
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006984:	69fb      	ldr	r3, [r7, #28]
 8006986:	f003 0302 	and.w	r3, r3, #2
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00a      	beq.n	80069a4 <HAL_UART_IRQHandler+0xd0>
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	f003 0301 	and.w	r3, r3, #1
 8006994:	2b00      	cmp	r3, #0
 8006996:	d005      	beq.n	80069a4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800699c:	f043 0204 	orr.w	r2, r3, #4
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	f003 0308 	and.w	r3, r3, #8
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d00a      	beq.n	80069c4 <HAL_UART_IRQHandler+0xf0>
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	f003 0301 	and.w	r3, r3, #1
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d005      	beq.n	80069c4 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069bc:	f043 0208 	orr.w	r2, r3, #8
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d077      	beq.n	8006abc <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80069cc:	69fb      	ldr	r3, [r7, #28]
 80069ce:	f003 0320 	and.w	r3, r3, #32
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d007      	beq.n	80069e6 <HAL_UART_IRQHandler+0x112>
 80069d6:	69bb      	ldr	r3, [r7, #24]
 80069d8:	f003 0320 	and.w	r3, r3, #32
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d002      	beq.n	80069e6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f000 f918 	bl	8006c16 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	695b      	ldr	r3, [r3, #20]
 80069ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	bf14      	ite	ne
 80069f4:	2301      	movne	r3, #1
 80069f6:	2300      	moveq	r3, #0
 80069f8:	b2db      	uxtb	r3, r3
 80069fa:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a00:	f003 0308 	and.w	r3, r3, #8
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d102      	bne.n	8006a0e <HAL_UART_IRQHandler+0x13a>
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d031      	beq.n	8006a72 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f000 f863 	bl	8006ada <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	695b      	ldr	r3, [r3, #20]
 8006a1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d023      	beq.n	8006a6a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	695a      	ldr	r2, [r3, #20]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a30:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d013      	beq.n	8006a62 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a3e:	4a21      	ldr	r2, [pc, #132]	; (8006ac4 <HAL_UART_IRQHandler+0x1f0>)
 8006a40:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a46:	4618      	mov	r0, r3
 8006a48:	f7fe f9bc 	bl	8004dc4 <HAL_DMA_Abort_IT>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d016      	beq.n	8006a80 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a58:	687a      	ldr	r2, [r7, #4]
 8006a5a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006a5c:	4610      	mov	r0, r2
 8006a5e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a60:	e00e      	b.n	8006a80 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f7fd fa84 	bl	8003f70 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a68:	e00a      	b.n	8006a80 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f7fd fa80 	bl	8003f70 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a70:	e006      	b.n	8006a80 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f7fd fa7c 	bl	8003f70 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006a7e:	e01d      	b.n	8006abc <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a80:	bf00      	nop
    return;
 8006a82:	e01b      	b.n	8006abc <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006a84:	69fb      	ldr	r3, [r7, #28]
 8006a86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d008      	beq.n	8006aa0 <HAL_UART_IRQHandler+0x1cc>
 8006a8e:	69bb      	ldr	r3, [r7, #24]
 8006a90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d003      	beq.n	8006aa0 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f000 f84f 	bl	8006b3c <UART_Transmit_IT>
    return;
 8006a9e:	e00e      	b.n	8006abe <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006aa0:	69fb      	ldr	r3, [r7, #28]
 8006aa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d009      	beq.n	8006abe <HAL_UART_IRQHandler+0x1ea>
 8006aaa:	69bb      	ldr	r3, [r7, #24]
 8006aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d004      	beq.n	8006abe <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f000 f896 	bl	8006be6 <UART_EndTransmit_IT>
    return;
 8006aba:	e000      	b.n	8006abe <HAL_UART_IRQHandler+0x1ea>
    return;
 8006abc:	bf00      	nop
  }
}
 8006abe:	3720      	adds	r7, #32
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}
 8006ac4:	08006b15 	.word	0x08006b15

08006ac8 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b083      	sub	sp, #12
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8006ad0:	bf00      	nop
 8006ad2:	370c      	adds	r7, #12
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bc80      	pop	{r7}
 8006ad8:	4770      	bx	lr

08006ada <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ada:	b480      	push	{r7}
 8006adc:	b083      	sub	sp, #12
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	68da      	ldr	r2, [r3, #12]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006af0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	695a      	ldr	r2, [r3, #20]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f022 0201 	bic.w	r2, r2, #1
 8006b00:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2220      	movs	r2, #32
 8006b06:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006b0a:	bf00      	nop
 8006b0c:	370c      	adds	r7, #12
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bc80      	pop	{r7}
 8006b12:	4770      	bx	lr

08006b14 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b20:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8006b2e:	68f8      	ldr	r0, [r7, #12]
 8006b30:	f7fd fa1e 	bl	8003f70 <HAL_UART_ErrorCallback>
}
 8006b34:	bf00      	nop
 8006b36:	3710      	adds	r7, #16
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}

08006b3c <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b085      	sub	sp, #20
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006b4a:	b2db      	uxtb	r3, r3
 8006b4c:	2b21      	cmp	r3, #33	; 0x21
 8006b4e:	d144      	bne.n	8006bda <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b58:	d11a      	bne.n	8006b90 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6a1b      	ldr	r3, [r3, #32]
 8006b5e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	881b      	ldrh	r3, [r3, #0]
 8006b64:	461a      	mov	r2, r3
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b6e:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	691b      	ldr	r3, [r3, #16]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d105      	bne.n	8006b84 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6a1b      	ldr	r3, [r3, #32]
 8006b7c:	1c9a      	adds	r2, r3, #2
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	621a      	str	r2, [r3, #32]
 8006b82:	e00e      	b.n	8006ba2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6a1b      	ldr	r3, [r3, #32]
 8006b88:	1c5a      	adds	r2, r3, #1
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	621a      	str	r2, [r3, #32]
 8006b8e:	e008      	b.n	8006ba2 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6a1b      	ldr	r3, [r3, #32]
 8006b94:	1c59      	adds	r1, r3, #1
 8006b96:	687a      	ldr	r2, [r7, #4]
 8006b98:	6211      	str	r1, [r2, #32]
 8006b9a:	781a      	ldrb	r2, [r3, #0]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006ba6:	b29b      	uxth	r3, r3
 8006ba8:	3b01      	subs	r3, #1
 8006baa:	b29b      	uxth	r3, r3
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	4619      	mov	r1, r3
 8006bb0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d10f      	bne.n	8006bd6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	68da      	ldr	r2, [r3, #12]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006bc4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	68da      	ldr	r2, [r3, #12]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006bd4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	e000      	b.n	8006bdc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006bda:	2302      	movs	r3, #2
  }
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3714      	adds	r7, #20
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bc80      	pop	{r7}
 8006be4:	4770      	bx	lr

08006be6 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006be6:	b580      	push	{r7, lr}
 8006be8:	b082      	sub	sp, #8
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	68da      	ldr	r2, [r3, #12]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bfc:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2220      	movs	r2, #32
 8006c02:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f7ff ff5e 	bl	8006ac8 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8006c0c:	2300      	movs	r3, #0
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3708      	adds	r7, #8
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}

08006c16 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006c16:	b580      	push	{r7, lr}
 8006c18:	b084      	sub	sp, #16
 8006c1a:	af00      	add	r7, sp, #0
 8006c1c:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	2b22      	cmp	r3, #34	; 0x22
 8006c28:	d171      	bne.n	8006d0e <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c32:	d123      	bne.n	8006c7c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c38:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	691b      	ldr	r3, [r3, #16]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d10e      	bne.n	8006c60 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c4e:	b29a      	uxth	r2, r3
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c58:	1c9a      	adds	r2, r3, #2
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	629a      	str	r2, [r3, #40]	; 0x28
 8006c5e:	e029      	b.n	8006cb4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	b2db      	uxtb	r3, r3
 8006c6a:	b29a      	uxth	r2, r3
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c74:	1c5a      	adds	r2, r3, #1
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	629a      	str	r2, [r3, #40]	; 0x28
 8006c7a:	e01b      	b.n	8006cb4 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	691b      	ldr	r3, [r3, #16]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d10a      	bne.n	8006c9a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	6858      	ldr	r0, [r3, #4]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c8e:	1c59      	adds	r1, r3, #1
 8006c90:	687a      	ldr	r2, [r7, #4]
 8006c92:	6291      	str	r1, [r2, #40]	; 0x28
 8006c94:	b2c2      	uxtb	r2, r0
 8006c96:	701a      	strb	r2, [r3, #0]
 8006c98:	e00c      	b.n	8006cb4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	b2da      	uxtb	r2, r3
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ca6:	1c58      	adds	r0, r3, #1
 8006ca8:	6879      	ldr	r1, [r7, #4]
 8006caa:	6288      	str	r0, [r1, #40]	; 0x28
 8006cac:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006cb0:	b2d2      	uxtb	r2, r2
 8006cb2:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	3b01      	subs	r3, #1
 8006cbc:	b29b      	uxth	r3, r3
 8006cbe:	687a      	ldr	r2, [r7, #4]
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d120      	bne.n	8006d0a <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	68da      	ldr	r2, [r3, #12]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f022 0220 	bic.w	r2, r2, #32
 8006cd6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	68da      	ldr	r2, [r3, #12]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ce6:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	695a      	ldr	r2, [r3, #20]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f022 0201 	bic.w	r2, r2, #1
 8006cf6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2220      	movs	r2, #32
 8006cfc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f7fd f80b 	bl	8003d1c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8006d06:	2300      	movs	r3, #0
 8006d08:	e002      	b.n	8006d10 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	e000      	b.n	8006d10 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006d0e:	2302      	movs	r3, #2
  }
}
 8006d10:	4618      	mov	r0, r3
 8006d12:	3710      	adds	r7, #16
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}

08006d18 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d18:	b5b0      	push	{r4, r5, r7, lr}
 8006d1a:	b084      	sub	sp, #16
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006d20:	2300      	movs	r3, #0
 8006d22:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	691b      	ldr	r3, [r3, #16]
 8006d2a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	68da      	ldr	r2, [r3, #12]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	430a      	orrs	r2, r1
 8006d38:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	689a      	ldr	r2, [r3, #8]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	691b      	ldr	r3, [r3, #16]
 8006d42:	431a      	orrs	r2, r3
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	695b      	ldr	r3, [r3, #20]
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	68fa      	ldr	r2, [r7, #12]
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	68db      	ldr	r3, [r3, #12]
 8006d56:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006d5a:	f023 030c 	bic.w	r3, r3, #12
 8006d5e:	687a      	ldr	r2, [r7, #4]
 8006d60:	6812      	ldr	r2, [r2, #0]
 8006d62:	68f9      	ldr	r1, [r7, #12]
 8006d64:	430b      	orrs	r3, r1
 8006d66:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	695b      	ldr	r3, [r3, #20]
 8006d6e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	699a      	ldr	r2, [r3, #24]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	430a      	orrs	r2, r1
 8006d7c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a6f      	ldr	r2, [pc, #444]	; (8006f40 <UART_SetConfig+0x228>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d16b      	bne.n	8006e60 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006d88:	f7fe fe2e 	bl	80059e8 <HAL_RCC_GetPCLK2Freq>
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	4613      	mov	r3, r2
 8006d90:	009b      	lsls	r3, r3, #2
 8006d92:	4413      	add	r3, r2
 8006d94:	009a      	lsls	r2, r3, #2
 8006d96:	441a      	add	r2, r3
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006da2:	4a68      	ldr	r2, [pc, #416]	; (8006f44 <UART_SetConfig+0x22c>)
 8006da4:	fba2 2303 	umull	r2, r3, r2, r3
 8006da8:	095b      	lsrs	r3, r3, #5
 8006daa:	011c      	lsls	r4, r3, #4
 8006dac:	f7fe fe1c 	bl	80059e8 <HAL_RCC_GetPCLK2Freq>
 8006db0:	4602      	mov	r2, r0
 8006db2:	4613      	mov	r3, r2
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	4413      	add	r3, r2
 8006db8:	009a      	lsls	r2, r3, #2
 8006dba:	441a      	add	r2, r3
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	009b      	lsls	r3, r3, #2
 8006dc2:	fbb2 f5f3 	udiv	r5, r2, r3
 8006dc6:	f7fe fe0f 	bl	80059e8 <HAL_RCC_GetPCLK2Freq>
 8006dca:	4602      	mov	r2, r0
 8006dcc:	4613      	mov	r3, r2
 8006dce:	009b      	lsls	r3, r3, #2
 8006dd0:	4413      	add	r3, r2
 8006dd2:	009a      	lsls	r2, r3, #2
 8006dd4:	441a      	add	r2, r3
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	009b      	lsls	r3, r3, #2
 8006ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006de0:	4a58      	ldr	r2, [pc, #352]	; (8006f44 <UART_SetConfig+0x22c>)
 8006de2:	fba2 2303 	umull	r2, r3, r2, r3
 8006de6:	095b      	lsrs	r3, r3, #5
 8006de8:	2264      	movs	r2, #100	; 0x64
 8006dea:	fb02 f303 	mul.w	r3, r2, r3
 8006dee:	1aeb      	subs	r3, r5, r3
 8006df0:	011b      	lsls	r3, r3, #4
 8006df2:	3332      	adds	r3, #50	; 0x32
 8006df4:	4a53      	ldr	r2, [pc, #332]	; (8006f44 <UART_SetConfig+0x22c>)
 8006df6:	fba2 2303 	umull	r2, r3, r2, r3
 8006dfa:	095b      	lsrs	r3, r3, #5
 8006dfc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e00:	441c      	add	r4, r3
 8006e02:	f7fe fdf1 	bl	80059e8 <HAL_RCC_GetPCLK2Freq>
 8006e06:	4602      	mov	r2, r0
 8006e08:	4613      	mov	r3, r2
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	4413      	add	r3, r2
 8006e0e:	009a      	lsls	r2, r3, #2
 8006e10:	441a      	add	r2, r3
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	685b      	ldr	r3, [r3, #4]
 8006e16:	009b      	lsls	r3, r3, #2
 8006e18:	fbb2 f5f3 	udiv	r5, r2, r3
 8006e1c:	f7fe fde4 	bl	80059e8 <HAL_RCC_GetPCLK2Freq>
 8006e20:	4602      	mov	r2, r0
 8006e22:	4613      	mov	r3, r2
 8006e24:	009b      	lsls	r3, r3, #2
 8006e26:	4413      	add	r3, r2
 8006e28:	009a      	lsls	r2, r3, #2
 8006e2a:	441a      	add	r2, r3
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	009b      	lsls	r3, r3, #2
 8006e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e36:	4a43      	ldr	r2, [pc, #268]	; (8006f44 <UART_SetConfig+0x22c>)
 8006e38:	fba2 2303 	umull	r2, r3, r2, r3
 8006e3c:	095b      	lsrs	r3, r3, #5
 8006e3e:	2264      	movs	r2, #100	; 0x64
 8006e40:	fb02 f303 	mul.w	r3, r2, r3
 8006e44:	1aeb      	subs	r3, r5, r3
 8006e46:	011b      	lsls	r3, r3, #4
 8006e48:	3332      	adds	r3, #50	; 0x32
 8006e4a:	4a3e      	ldr	r2, [pc, #248]	; (8006f44 <UART_SetConfig+0x22c>)
 8006e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e50:	095b      	lsrs	r3, r3, #5
 8006e52:	f003 020f 	and.w	r2, r3, #15
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4422      	add	r2, r4
 8006e5c:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8006e5e:	e06a      	b.n	8006f36 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006e60:	f7fe fdae 	bl	80059c0 <HAL_RCC_GetPCLK1Freq>
 8006e64:	4602      	mov	r2, r0
 8006e66:	4613      	mov	r3, r2
 8006e68:	009b      	lsls	r3, r3, #2
 8006e6a:	4413      	add	r3, r2
 8006e6c:	009a      	lsls	r2, r3, #2
 8006e6e:	441a      	add	r2, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	009b      	lsls	r3, r3, #2
 8006e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e7a:	4a32      	ldr	r2, [pc, #200]	; (8006f44 <UART_SetConfig+0x22c>)
 8006e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e80:	095b      	lsrs	r3, r3, #5
 8006e82:	011c      	lsls	r4, r3, #4
 8006e84:	f7fe fd9c 	bl	80059c0 <HAL_RCC_GetPCLK1Freq>
 8006e88:	4602      	mov	r2, r0
 8006e8a:	4613      	mov	r3, r2
 8006e8c:	009b      	lsls	r3, r3, #2
 8006e8e:	4413      	add	r3, r2
 8006e90:	009a      	lsls	r2, r3, #2
 8006e92:	441a      	add	r2, r3
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	009b      	lsls	r3, r3, #2
 8006e9a:	fbb2 f5f3 	udiv	r5, r2, r3
 8006e9e:	f7fe fd8f 	bl	80059c0 <HAL_RCC_GetPCLK1Freq>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	4613      	mov	r3, r2
 8006ea6:	009b      	lsls	r3, r3, #2
 8006ea8:	4413      	add	r3, r2
 8006eaa:	009a      	lsls	r2, r3, #2
 8006eac:	441a      	add	r2, r3
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	009b      	lsls	r3, r3, #2
 8006eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eb8:	4a22      	ldr	r2, [pc, #136]	; (8006f44 <UART_SetConfig+0x22c>)
 8006eba:	fba2 2303 	umull	r2, r3, r2, r3
 8006ebe:	095b      	lsrs	r3, r3, #5
 8006ec0:	2264      	movs	r2, #100	; 0x64
 8006ec2:	fb02 f303 	mul.w	r3, r2, r3
 8006ec6:	1aeb      	subs	r3, r5, r3
 8006ec8:	011b      	lsls	r3, r3, #4
 8006eca:	3332      	adds	r3, #50	; 0x32
 8006ecc:	4a1d      	ldr	r2, [pc, #116]	; (8006f44 <UART_SetConfig+0x22c>)
 8006ece:	fba2 2303 	umull	r2, r3, r2, r3
 8006ed2:	095b      	lsrs	r3, r3, #5
 8006ed4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ed8:	441c      	add	r4, r3
 8006eda:	f7fe fd71 	bl	80059c0 <HAL_RCC_GetPCLK1Freq>
 8006ede:	4602      	mov	r2, r0
 8006ee0:	4613      	mov	r3, r2
 8006ee2:	009b      	lsls	r3, r3, #2
 8006ee4:	4413      	add	r3, r2
 8006ee6:	009a      	lsls	r2, r3, #2
 8006ee8:	441a      	add	r2, r3
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	009b      	lsls	r3, r3, #2
 8006ef0:	fbb2 f5f3 	udiv	r5, r2, r3
 8006ef4:	f7fe fd64 	bl	80059c0 <HAL_RCC_GetPCLK1Freq>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	4613      	mov	r3, r2
 8006efc:	009b      	lsls	r3, r3, #2
 8006efe:	4413      	add	r3, r2
 8006f00:	009a      	lsls	r2, r3, #2
 8006f02:	441a      	add	r2, r3
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	009b      	lsls	r3, r3, #2
 8006f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f0e:	4a0d      	ldr	r2, [pc, #52]	; (8006f44 <UART_SetConfig+0x22c>)
 8006f10:	fba2 2303 	umull	r2, r3, r2, r3
 8006f14:	095b      	lsrs	r3, r3, #5
 8006f16:	2264      	movs	r2, #100	; 0x64
 8006f18:	fb02 f303 	mul.w	r3, r2, r3
 8006f1c:	1aeb      	subs	r3, r5, r3
 8006f1e:	011b      	lsls	r3, r3, #4
 8006f20:	3332      	adds	r3, #50	; 0x32
 8006f22:	4a08      	ldr	r2, [pc, #32]	; (8006f44 <UART_SetConfig+0x22c>)
 8006f24:	fba2 2303 	umull	r2, r3, r2, r3
 8006f28:	095b      	lsrs	r3, r3, #5
 8006f2a:	f003 020f 	and.w	r2, r3, #15
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4422      	add	r2, r4
 8006f34:	609a      	str	r2, [r3, #8]
}
 8006f36:	bf00      	nop
 8006f38:	3710      	adds	r7, #16
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bdb0      	pop	{r4, r5, r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	40013800 	.word	0x40013800
 8006f44:	51eb851f 	.word	0x51eb851f

08006f48 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8006f48:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8006f4a:	e003      	b.n	8006f54 <LoopCopyDataInit>

08006f4c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8006f4c:	4b12      	ldr	r3, [pc, #72]	; (8006f98 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8006f4e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006f50:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006f52:	3104      	adds	r1, #4

08006f54 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006f54:	4811      	ldr	r0, [pc, #68]	; (8006f9c <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8006f56:	4b12      	ldr	r3, [pc, #72]	; (8006fa0 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8006f58:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8006f5a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8006f5c:	d3f6      	bcc.n	8006f4c <CopyDataInit>
  ldr r2, =_sbss
 8006f5e:	4a11      	ldr	r2, [pc, #68]	; (8006fa4 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8006f60:	e002      	b.n	8006f68 <LoopFillZerobss>

08006f62 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006f62:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006f64:	f842 3b04 	str.w	r3, [r2], #4

08006f68 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8006f68:	4b0f      	ldr	r3, [pc, #60]	; (8006fa8 <LoopPaintStack+0x30>)
  cmp r2, r3
 8006f6a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8006f6c:	d3f9      	bcc.n	8006f62 <FillZerobss>

  ldr r3, =0x55555555
 8006f6e:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8006f72:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8006f76:	4a0c      	ldr	r2, [pc, #48]	; (8006fa8 <LoopPaintStack+0x30>)

08006f78 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8006f78:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8006f7c:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8006f7e:	d1fb      	bne.n	8006f78 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006f80:	f7fd f9a0 	bl	80042c4 <SystemInit>
    bl  SystemCoreClockUpdate
 8006f84:	f7fd f9d2 	bl	800432c <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8006f88:	f7fb fce0 	bl	800294c <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8006f8c:	f000 f816 	bl	8006fbc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006f90:	f7fa fad2 	bl	8001538 <main>
  b Infinite_Loop
 8006f94:	f000 b80a 	b.w	8006fac <Default_Handler>
  ldr r3, =_sidata
 8006f98:	0800de80 	.word	0x0800de80
  ldr r0, =_sdata
 8006f9c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006fa0:	200009d8 	.word	0x200009d8
  ldr r2, =_sbss
 8006fa4:	200009d8 	.word	0x200009d8
  ldr r3, = _ebss
 8006fa8:	2000117c 	.word	0x2000117c

08006fac <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006fac:	e7fe      	b.n	8006fac <Default_Handler>
	...

08006fb0 <__errno>:
 8006fb0:	4b01      	ldr	r3, [pc, #4]	; (8006fb8 <__errno+0x8>)
 8006fb2:	6818      	ldr	r0, [r3, #0]
 8006fb4:	4770      	bx	lr
 8006fb6:	bf00      	nop
 8006fb8:	2000002c 	.word	0x2000002c

08006fbc <__libc_init_array>:
 8006fbc:	b570      	push	{r4, r5, r6, lr}
 8006fbe:	2600      	movs	r6, #0
 8006fc0:	4d0c      	ldr	r5, [pc, #48]	; (8006ff4 <__libc_init_array+0x38>)
 8006fc2:	4c0d      	ldr	r4, [pc, #52]	; (8006ff8 <__libc_init_array+0x3c>)
 8006fc4:	1b64      	subs	r4, r4, r5
 8006fc6:	10a4      	asrs	r4, r4, #2
 8006fc8:	42a6      	cmp	r6, r4
 8006fca:	d109      	bne.n	8006fe0 <__libc_init_array+0x24>
 8006fcc:	f006 f948 	bl	800d260 <_init>
 8006fd0:	2600      	movs	r6, #0
 8006fd2:	4d0a      	ldr	r5, [pc, #40]	; (8006ffc <__libc_init_array+0x40>)
 8006fd4:	4c0a      	ldr	r4, [pc, #40]	; (8007000 <__libc_init_array+0x44>)
 8006fd6:	1b64      	subs	r4, r4, r5
 8006fd8:	10a4      	asrs	r4, r4, #2
 8006fda:	42a6      	cmp	r6, r4
 8006fdc:	d105      	bne.n	8006fea <__libc_init_array+0x2e>
 8006fde:	bd70      	pop	{r4, r5, r6, pc}
 8006fe0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fe4:	4798      	blx	r3
 8006fe6:	3601      	adds	r6, #1
 8006fe8:	e7ee      	b.n	8006fc8 <__libc_init_array+0xc>
 8006fea:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fee:	4798      	blx	r3
 8006ff0:	3601      	adds	r6, #1
 8006ff2:	e7f2      	b.n	8006fda <__libc_init_array+0x1e>
 8006ff4:	0800de74 	.word	0x0800de74
 8006ff8:	0800de74 	.word	0x0800de74
 8006ffc:	0800de74 	.word	0x0800de74
 8007000:	0800de7c 	.word	0x0800de7c

08007004 <malloc>:
 8007004:	4b02      	ldr	r3, [pc, #8]	; (8007010 <malloc+0xc>)
 8007006:	4601      	mov	r1, r0
 8007008:	6818      	ldr	r0, [r3, #0]
 800700a:	f000 b803 	b.w	8007014 <_malloc_r>
 800700e:	bf00      	nop
 8007010:	2000002c 	.word	0x2000002c

08007014 <_malloc_r>:
 8007014:	f101 030b 	add.w	r3, r1, #11
 8007018:	2b16      	cmp	r3, #22
 800701a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800701e:	4605      	mov	r5, r0
 8007020:	d906      	bls.n	8007030 <_malloc_r+0x1c>
 8007022:	f033 0707 	bics.w	r7, r3, #7
 8007026:	d504      	bpl.n	8007032 <_malloc_r+0x1e>
 8007028:	230c      	movs	r3, #12
 800702a:	602b      	str	r3, [r5, #0]
 800702c:	2400      	movs	r4, #0
 800702e:	e1ae      	b.n	800738e <_malloc_r+0x37a>
 8007030:	2710      	movs	r7, #16
 8007032:	42b9      	cmp	r1, r7
 8007034:	d8f8      	bhi.n	8007028 <_malloc_r+0x14>
 8007036:	4628      	mov	r0, r5
 8007038:	f000 fa36 	bl	80074a8 <__malloc_lock>
 800703c:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8007040:	4ec3      	ldr	r6, [pc, #780]	; (8007350 <_malloc_r+0x33c>)
 8007042:	d238      	bcs.n	80070b6 <_malloc_r+0xa2>
 8007044:	f107 0208 	add.w	r2, r7, #8
 8007048:	4432      	add	r2, r6
 800704a:	6854      	ldr	r4, [r2, #4]
 800704c:	f1a2 0108 	sub.w	r1, r2, #8
 8007050:	428c      	cmp	r4, r1
 8007052:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8007056:	d102      	bne.n	800705e <_malloc_r+0x4a>
 8007058:	68d4      	ldr	r4, [r2, #12]
 800705a:	42a2      	cmp	r2, r4
 800705c:	d010      	beq.n	8007080 <_malloc_r+0x6c>
 800705e:	6863      	ldr	r3, [r4, #4]
 8007060:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8007064:	f023 0303 	bic.w	r3, r3, #3
 8007068:	60ca      	str	r2, [r1, #12]
 800706a:	4423      	add	r3, r4
 800706c:	6091      	str	r1, [r2, #8]
 800706e:	685a      	ldr	r2, [r3, #4]
 8007070:	f042 0201 	orr.w	r2, r2, #1
 8007074:	605a      	str	r2, [r3, #4]
 8007076:	4628      	mov	r0, r5
 8007078:	f000 fa1c 	bl	80074b4 <__malloc_unlock>
 800707c:	3408      	adds	r4, #8
 800707e:	e186      	b.n	800738e <_malloc_r+0x37a>
 8007080:	3302      	adds	r3, #2
 8007082:	4ab4      	ldr	r2, [pc, #720]	; (8007354 <_malloc_r+0x340>)
 8007084:	6934      	ldr	r4, [r6, #16]
 8007086:	4611      	mov	r1, r2
 8007088:	4294      	cmp	r4, r2
 800708a:	d077      	beq.n	800717c <_malloc_r+0x168>
 800708c:	6860      	ldr	r0, [r4, #4]
 800708e:	f020 0c03 	bic.w	ip, r0, #3
 8007092:	ebac 0007 	sub.w	r0, ip, r7
 8007096:	280f      	cmp	r0, #15
 8007098:	dd48      	ble.n	800712c <_malloc_r+0x118>
 800709a:	19e1      	adds	r1, r4, r7
 800709c:	f040 0301 	orr.w	r3, r0, #1
 80070a0:	f047 0701 	orr.w	r7, r7, #1
 80070a4:	6067      	str	r7, [r4, #4]
 80070a6:	e9c6 1104 	strd	r1, r1, [r6, #16]
 80070aa:	e9c1 2202 	strd	r2, r2, [r1, #8]
 80070ae:	604b      	str	r3, [r1, #4]
 80070b0:	f844 000c 	str.w	r0, [r4, ip]
 80070b4:	e7df      	b.n	8007076 <_malloc_r+0x62>
 80070b6:	0a7b      	lsrs	r3, r7, #9
 80070b8:	d02a      	beq.n	8007110 <_malloc_r+0xfc>
 80070ba:	2b04      	cmp	r3, #4
 80070bc:	d812      	bhi.n	80070e4 <_malloc_r+0xd0>
 80070be:	09bb      	lsrs	r3, r7, #6
 80070c0:	3338      	adds	r3, #56	; 0x38
 80070c2:	1c5a      	adds	r2, r3, #1
 80070c4:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80070c8:	6854      	ldr	r4, [r2, #4]
 80070ca:	f1a2 0c08 	sub.w	ip, r2, #8
 80070ce:	4564      	cmp	r4, ip
 80070d0:	d006      	beq.n	80070e0 <_malloc_r+0xcc>
 80070d2:	6862      	ldr	r2, [r4, #4]
 80070d4:	f022 0203 	bic.w	r2, r2, #3
 80070d8:	1bd0      	subs	r0, r2, r7
 80070da:	280f      	cmp	r0, #15
 80070dc:	dd1c      	ble.n	8007118 <_malloc_r+0x104>
 80070de:	3b01      	subs	r3, #1
 80070e0:	3301      	adds	r3, #1
 80070e2:	e7ce      	b.n	8007082 <_malloc_r+0x6e>
 80070e4:	2b14      	cmp	r3, #20
 80070e6:	d801      	bhi.n	80070ec <_malloc_r+0xd8>
 80070e8:	335b      	adds	r3, #91	; 0x5b
 80070ea:	e7ea      	b.n	80070c2 <_malloc_r+0xae>
 80070ec:	2b54      	cmp	r3, #84	; 0x54
 80070ee:	d802      	bhi.n	80070f6 <_malloc_r+0xe2>
 80070f0:	0b3b      	lsrs	r3, r7, #12
 80070f2:	336e      	adds	r3, #110	; 0x6e
 80070f4:	e7e5      	b.n	80070c2 <_malloc_r+0xae>
 80070f6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80070fa:	d802      	bhi.n	8007102 <_malloc_r+0xee>
 80070fc:	0bfb      	lsrs	r3, r7, #15
 80070fe:	3377      	adds	r3, #119	; 0x77
 8007100:	e7df      	b.n	80070c2 <_malloc_r+0xae>
 8007102:	f240 5254 	movw	r2, #1364	; 0x554
 8007106:	4293      	cmp	r3, r2
 8007108:	d804      	bhi.n	8007114 <_malloc_r+0x100>
 800710a:	0cbb      	lsrs	r3, r7, #18
 800710c:	337c      	adds	r3, #124	; 0x7c
 800710e:	e7d8      	b.n	80070c2 <_malloc_r+0xae>
 8007110:	233f      	movs	r3, #63	; 0x3f
 8007112:	e7d6      	b.n	80070c2 <_malloc_r+0xae>
 8007114:	237e      	movs	r3, #126	; 0x7e
 8007116:	e7d4      	b.n	80070c2 <_malloc_r+0xae>
 8007118:	2800      	cmp	r0, #0
 800711a:	68e1      	ldr	r1, [r4, #12]
 800711c:	db04      	blt.n	8007128 <_malloc_r+0x114>
 800711e:	68a3      	ldr	r3, [r4, #8]
 8007120:	60d9      	str	r1, [r3, #12]
 8007122:	608b      	str	r3, [r1, #8]
 8007124:	18a3      	adds	r3, r4, r2
 8007126:	e7a2      	b.n	800706e <_malloc_r+0x5a>
 8007128:	460c      	mov	r4, r1
 800712a:	e7d0      	b.n	80070ce <_malloc_r+0xba>
 800712c:	2800      	cmp	r0, #0
 800712e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8007132:	db07      	blt.n	8007144 <_malloc_r+0x130>
 8007134:	44a4      	add	ip, r4
 8007136:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800713a:	f043 0301 	orr.w	r3, r3, #1
 800713e:	f8cc 3004 	str.w	r3, [ip, #4]
 8007142:	e798      	b.n	8007076 <_malloc_r+0x62>
 8007144:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8007148:	6870      	ldr	r0, [r6, #4]
 800714a:	f080 809e 	bcs.w	800728a <_malloc_r+0x276>
 800714e:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8007152:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8007156:	f04f 0c01 	mov.w	ip, #1
 800715a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800715e:	ea4c 0000 	orr.w	r0, ip, r0
 8007162:	3201      	adds	r2, #1
 8007164:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8007168:	6070      	str	r0, [r6, #4]
 800716a:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800716e:	3808      	subs	r0, #8
 8007170:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8007174:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8007178:	f8cc 400c 	str.w	r4, [ip, #12]
 800717c:	2001      	movs	r0, #1
 800717e:	109a      	asrs	r2, r3, #2
 8007180:	fa00 f202 	lsl.w	r2, r0, r2
 8007184:	6870      	ldr	r0, [r6, #4]
 8007186:	4290      	cmp	r0, r2
 8007188:	d326      	bcc.n	80071d8 <_malloc_r+0x1c4>
 800718a:	4210      	tst	r0, r2
 800718c:	d106      	bne.n	800719c <_malloc_r+0x188>
 800718e:	f023 0303 	bic.w	r3, r3, #3
 8007192:	0052      	lsls	r2, r2, #1
 8007194:	4210      	tst	r0, r2
 8007196:	f103 0304 	add.w	r3, r3, #4
 800719a:	d0fa      	beq.n	8007192 <_malloc_r+0x17e>
 800719c:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 80071a0:	46c1      	mov	r9, r8
 80071a2:	469e      	mov	lr, r3
 80071a4:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80071a8:	454c      	cmp	r4, r9
 80071aa:	f040 80b3 	bne.w	8007314 <_malloc_r+0x300>
 80071ae:	f10e 0e01 	add.w	lr, lr, #1
 80071b2:	f01e 0f03 	tst.w	lr, #3
 80071b6:	f109 0908 	add.w	r9, r9, #8
 80071ba:	d1f3      	bne.n	80071a4 <_malloc_r+0x190>
 80071bc:	0798      	lsls	r0, r3, #30
 80071be:	f040 80ec 	bne.w	800739a <_malloc_r+0x386>
 80071c2:	6873      	ldr	r3, [r6, #4]
 80071c4:	ea23 0302 	bic.w	r3, r3, r2
 80071c8:	6073      	str	r3, [r6, #4]
 80071ca:	6870      	ldr	r0, [r6, #4]
 80071cc:	0052      	lsls	r2, r2, #1
 80071ce:	4290      	cmp	r0, r2
 80071d0:	d302      	bcc.n	80071d8 <_malloc_r+0x1c4>
 80071d2:	2a00      	cmp	r2, #0
 80071d4:	f040 80ed 	bne.w	80073b2 <_malloc_r+0x39e>
 80071d8:	f8d6 b008 	ldr.w	fp, [r6, #8]
 80071dc:	f8db 1004 	ldr.w	r1, [fp, #4]
 80071e0:	f021 0903 	bic.w	r9, r1, #3
 80071e4:	45b9      	cmp	r9, r7
 80071e6:	d304      	bcc.n	80071f2 <_malloc_r+0x1de>
 80071e8:	eba9 0207 	sub.w	r2, r9, r7
 80071ec:	2a0f      	cmp	r2, #15
 80071ee:	f300 8148 	bgt.w	8007482 <_malloc_r+0x46e>
 80071f2:	4a59      	ldr	r2, [pc, #356]	; (8007358 <_malloc_r+0x344>)
 80071f4:	eb0b 0309 	add.w	r3, fp, r9
 80071f8:	6811      	ldr	r1, [r2, #0]
 80071fa:	2008      	movs	r0, #8
 80071fc:	3110      	adds	r1, #16
 80071fe:	4439      	add	r1, r7
 8007200:	9301      	str	r3, [sp, #4]
 8007202:	9100      	str	r1, [sp, #0]
 8007204:	f001 fc4a 	bl	8008a9c <sysconf>
 8007208:	e9dd 1300 	ldrd	r1, r3, [sp]
 800720c:	4680      	mov	r8, r0
 800720e:	4a53      	ldr	r2, [pc, #332]	; (800735c <_malloc_r+0x348>)
 8007210:	6810      	ldr	r0, [r2, #0]
 8007212:	3001      	adds	r0, #1
 8007214:	bf1f      	itttt	ne
 8007216:	f101 31ff 	addne.w	r1, r1, #4294967295	; 0xffffffff
 800721a:	4441      	addne	r1, r8
 800721c:	f1c8 0000 	rsbne	r0, r8, #0
 8007220:	4001      	andne	r1, r0
 8007222:	4628      	mov	r0, r5
 8007224:	e9cd 1300 	strd	r1, r3, [sp]
 8007228:	f7fb fc2c 	bl	8002a84 <_sbrk_r>
 800722c:	1c42      	adds	r2, r0, #1
 800722e:	4604      	mov	r4, r0
 8007230:	f000 80fb 	beq.w	800742a <_malloc_r+0x416>
 8007234:	9b01      	ldr	r3, [sp, #4]
 8007236:	9900      	ldr	r1, [sp, #0]
 8007238:	4283      	cmp	r3, r0
 800723a:	4a48      	ldr	r2, [pc, #288]	; (800735c <_malloc_r+0x348>)
 800723c:	d902      	bls.n	8007244 <_malloc_r+0x230>
 800723e:	45b3      	cmp	fp, r6
 8007240:	f040 80f3 	bne.w	800742a <_malloc_r+0x416>
 8007244:	f8df a120 	ldr.w	sl, [pc, #288]	; 8007368 <_malloc_r+0x354>
 8007248:	42a3      	cmp	r3, r4
 800724a:	f8da 0000 	ldr.w	r0, [sl]
 800724e:	f108 3cff 	add.w	ip, r8, #4294967295	; 0xffffffff
 8007252:	eb00 0e01 	add.w	lr, r0, r1
 8007256:	f8ca e000 	str.w	lr, [sl]
 800725a:	f040 80ac 	bne.w	80073b6 <_malloc_r+0x3a2>
 800725e:	ea13 0f0c 	tst.w	r3, ip
 8007262:	f040 80a8 	bne.w	80073b6 <_malloc_r+0x3a2>
 8007266:	68b3      	ldr	r3, [r6, #8]
 8007268:	4449      	add	r1, r9
 800726a:	f041 0101 	orr.w	r1, r1, #1
 800726e:	6059      	str	r1, [r3, #4]
 8007270:	4a3b      	ldr	r2, [pc, #236]	; (8007360 <_malloc_r+0x34c>)
 8007272:	f8da 3000 	ldr.w	r3, [sl]
 8007276:	6811      	ldr	r1, [r2, #0]
 8007278:	428b      	cmp	r3, r1
 800727a:	bf88      	it	hi
 800727c:	6013      	strhi	r3, [r2, #0]
 800727e:	4a39      	ldr	r2, [pc, #228]	; (8007364 <_malloc_r+0x350>)
 8007280:	6811      	ldr	r1, [r2, #0]
 8007282:	428b      	cmp	r3, r1
 8007284:	bf88      	it	hi
 8007286:	6013      	strhi	r3, [r2, #0]
 8007288:	e0cf      	b.n	800742a <_malloc_r+0x416>
 800728a:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 800728e:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8007292:	d218      	bcs.n	80072c6 <_malloc_r+0x2b2>
 8007294:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8007298:	3238      	adds	r2, #56	; 0x38
 800729a:	f102 0e01 	add.w	lr, r2, #1
 800729e:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 80072a2:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 80072a6:	45f0      	cmp	r8, lr
 80072a8:	d12b      	bne.n	8007302 <_malloc_r+0x2ee>
 80072aa:	f04f 0c01 	mov.w	ip, #1
 80072ae:	1092      	asrs	r2, r2, #2
 80072b0:	fa0c f202 	lsl.w	r2, ip, r2
 80072b4:	4310      	orrs	r0, r2
 80072b6:	6070      	str	r0, [r6, #4]
 80072b8:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80072bc:	f8c8 4008 	str.w	r4, [r8, #8]
 80072c0:	f8ce 400c 	str.w	r4, [lr, #12]
 80072c4:	e75a      	b.n	800717c <_malloc_r+0x168>
 80072c6:	2a14      	cmp	r2, #20
 80072c8:	d801      	bhi.n	80072ce <_malloc_r+0x2ba>
 80072ca:	325b      	adds	r2, #91	; 0x5b
 80072cc:	e7e5      	b.n	800729a <_malloc_r+0x286>
 80072ce:	2a54      	cmp	r2, #84	; 0x54
 80072d0:	d803      	bhi.n	80072da <_malloc_r+0x2c6>
 80072d2:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80072d6:	326e      	adds	r2, #110	; 0x6e
 80072d8:	e7df      	b.n	800729a <_malloc_r+0x286>
 80072da:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80072de:	d803      	bhi.n	80072e8 <_malloc_r+0x2d4>
 80072e0:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80072e4:	3277      	adds	r2, #119	; 0x77
 80072e6:	e7d8      	b.n	800729a <_malloc_r+0x286>
 80072e8:	f240 5e54 	movw	lr, #1364	; 0x554
 80072ec:	4572      	cmp	r2, lr
 80072ee:	bf96      	itet	ls
 80072f0:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80072f4:	227e      	movhi	r2, #126	; 0x7e
 80072f6:	327c      	addls	r2, #124	; 0x7c
 80072f8:	e7cf      	b.n	800729a <_malloc_r+0x286>
 80072fa:	f8de e008 	ldr.w	lr, [lr, #8]
 80072fe:	45f0      	cmp	r8, lr
 8007300:	d005      	beq.n	800730e <_malloc_r+0x2fa>
 8007302:	f8de 2004 	ldr.w	r2, [lr, #4]
 8007306:	f022 0203 	bic.w	r2, r2, #3
 800730a:	4562      	cmp	r2, ip
 800730c:	d8f5      	bhi.n	80072fa <_malloc_r+0x2e6>
 800730e:	f8de 800c 	ldr.w	r8, [lr, #12]
 8007312:	e7d1      	b.n	80072b8 <_malloc_r+0x2a4>
 8007314:	6860      	ldr	r0, [r4, #4]
 8007316:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800731a:	f020 0003 	bic.w	r0, r0, #3
 800731e:	eba0 0a07 	sub.w	sl, r0, r7
 8007322:	f1ba 0f0f 	cmp.w	sl, #15
 8007326:	dd21      	ble.n	800736c <_malloc_r+0x358>
 8007328:	68a3      	ldr	r3, [r4, #8]
 800732a:	19e2      	adds	r2, r4, r7
 800732c:	f047 0701 	orr.w	r7, r7, #1
 8007330:	6067      	str	r7, [r4, #4]
 8007332:	f8c3 c00c 	str.w	ip, [r3, #12]
 8007336:	f8cc 3008 	str.w	r3, [ip, #8]
 800733a:	f04a 0301 	orr.w	r3, sl, #1
 800733e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8007342:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8007346:	6053      	str	r3, [r2, #4]
 8007348:	f844 a000 	str.w	sl, [r4, r0]
 800734c:	e693      	b.n	8007076 <_malloc_r+0x62>
 800734e:	bf00      	nop
 8007350:	20000458 	.word	0x20000458
 8007354:	20000460 	.word	0x20000460
 8007358:	200010b8 	.word	0x200010b8
 800735c:	20000860 	.word	0x20000860
 8007360:	200010b0 	.word	0x200010b0
 8007364:	200010b4 	.word	0x200010b4
 8007368:	20001088 	.word	0x20001088
 800736c:	f1ba 0f00 	cmp.w	sl, #0
 8007370:	db11      	blt.n	8007396 <_malloc_r+0x382>
 8007372:	4420      	add	r0, r4
 8007374:	6843      	ldr	r3, [r0, #4]
 8007376:	f043 0301 	orr.w	r3, r3, #1
 800737a:	6043      	str	r3, [r0, #4]
 800737c:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8007380:	4628      	mov	r0, r5
 8007382:	f8c3 c00c 	str.w	ip, [r3, #12]
 8007386:	f8cc 3008 	str.w	r3, [ip, #8]
 800738a:	f000 f893 	bl	80074b4 <__malloc_unlock>
 800738e:	4620      	mov	r0, r4
 8007390:	b003      	add	sp, #12
 8007392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007396:	4664      	mov	r4, ip
 8007398:	e706      	b.n	80071a8 <_malloc_r+0x194>
 800739a:	f858 0908 	ldr.w	r0, [r8], #-8
 800739e:	3b01      	subs	r3, #1
 80073a0:	4540      	cmp	r0, r8
 80073a2:	f43f af0b 	beq.w	80071bc <_malloc_r+0x1a8>
 80073a6:	e710      	b.n	80071ca <_malloc_r+0x1b6>
 80073a8:	3304      	adds	r3, #4
 80073aa:	0052      	lsls	r2, r2, #1
 80073ac:	4210      	tst	r0, r2
 80073ae:	d0fb      	beq.n	80073a8 <_malloc_r+0x394>
 80073b0:	e6f4      	b.n	800719c <_malloc_r+0x188>
 80073b2:	4673      	mov	r3, lr
 80073b4:	e7fa      	b.n	80073ac <_malloc_r+0x398>
 80073b6:	6810      	ldr	r0, [r2, #0]
 80073b8:	3001      	adds	r0, #1
 80073ba:	bf1b      	ittet	ne
 80073bc:	1ae3      	subne	r3, r4, r3
 80073be:	4473      	addne	r3, lr
 80073c0:	6014      	streq	r4, [r2, #0]
 80073c2:	f8ca 3000 	strne.w	r3, [sl]
 80073c6:	f014 0307 	ands.w	r3, r4, #7
 80073ca:	bf0e      	itee	eq
 80073cc:	4618      	moveq	r0, r3
 80073ce:	f1c3 0008 	rsbne	r0, r3, #8
 80073d2:	1824      	addne	r4, r4, r0
 80073d4:	1862      	adds	r2, r4, r1
 80073d6:	ea02 010c 	and.w	r1, r2, ip
 80073da:	4480      	add	r8, r0
 80073dc:	eba8 0801 	sub.w	r8, r8, r1
 80073e0:	ea08 080c 	and.w	r8, r8, ip
 80073e4:	4641      	mov	r1, r8
 80073e6:	4628      	mov	r0, r5
 80073e8:	9301      	str	r3, [sp, #4]
 80073ea:	9200      	str	r2, [sp, #0]
 80073ec:	f7fb fb4a 	bl	8002a84 <_sbrk_r>
 80073f0:	1c43      	adds	r3, r0, #1
 80073f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073f6:	d105      	bne.n	8007404 <_malloc_r+0x3f0>
 80073f8:	b32b      	cbz	r3, 8007446 <_malloc_r+0x432>
 80073fa:	f04f 0800 	mov.w	r8, #0
 80073fe:	f1a3 0008 	sub.w	r0, r3, #8
 8007402:	4410      	add	r0, r2
 8007404:	f8da 2000 	ldr.w	r2, [sl]
 8007408:	1b00      	subs	r0, r0, r4
 800740a:	4440      	add	r0, r8
 800740c:	4442      	add	r2, r8
 800740e:	f040 0001 	orr.w	r0, r0, #1
 8007412:	45b3      	cmp	fp, r6
 8007414:	60b4      	str	r4, [r6, #8]
 8007416:	f8ca 2000 	str.w	r2, [sl]
 800741a:	6060      	str	r0, [r4, #4]
 800741c:	f43f af28 	beq.w	8007270 <_malloc_r+0x25c>
 8007420:	f1b9 0f0f 	cmp.w	r9, #15
 8007424:	d812      	bhi.n	800744c <_malloc_r+0x438>
 8007426:	2301      	movs	r3, #1
 8007428:	6063      	str	r3, [r4, #4]
 800742a:	68b3      	ldr	r3, [r6, #8]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	f023 0303 	bic.w	r3, r3, #3
 8007432:	42bb      	cmp	r3, r7
 8007434:	eba3 0207 	sub.w	r2, r3, r7
 8007438:	d301      	bcc.n	800743e <_malloc_r+0x42a>
 800743a:	2a0f      	cmp	r2, #15
 800743c:	dc21      	bgt.n	8007482 <_malloc_r+0x46e>
 800743e:	4628      	mov	r0, r5
 8007440:	f000 f838 	bl	80074b4 <__malloc_unlock>
 8007444:	e5f2      	b.n	800702c <_malloc_r+0x18>
 8007446:	4610      	mov	r0, r2
 8007448:	4698      	mov	r8, r3
 800744a:	e7db      	b.n	8007404 <_malloc_r+0x3f0>
 800744c:	2205      	movs	r2, #5
 800744e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8007452:	f1a9 090c 	sub.w	r9, r9, #12
 8007456:	f029 0907 	bic.w	r9, r9, #7
 800745a:	f003 0301 	and.w	r3, r3, #1
 800745e:	ea43 0309 	orr.w	r3, r3, r9
 8007462:	f8cb 3004 	str.w	r3, [fp, #4]
 8007466:	f1b9 0f0f 	cmp.w	r9, #15
 800746a:	eb0b 0309 	add.w	r3, fp, r9
 800746e:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8007472:	f67f aefd 	bls.w	8007270 <_malloc_r+0x25c>
 8007476:	4628      	mov	r0, r5
 8007478:	f10b 0108 	add.w	r1, fp, #8
 800747c:	f003 fdf4 	bl	800b068 <_free_r>
 8007480:	e6f6      	b.n	8007270 <_malloc_r+0x25c>
 8007482:	68b4      	ldr	r4, [r6, #8]
 8007484:	f047 0301 	orr.w	r3, r7, #1
 8007488:	f042 0201 	orr.w	r2, r2, #1
 800748c:	4427      	add	r7, r4
 800748e:	6063      	str	r3, [r4, #4]
 8007490:	60b7      	str	r7, [r6, #8]
 8007492:	607a      	str	r2, [r7, #4]
 8007494:	e5ef      	b.n	8007076 <_malloc_r+0x62>
 8007496:	bf00      	nop

08007498 <memset>:
 8007498:	4603      	mov	r3, r0
 800749a:	4402      	add	r2, r0
 800749c:	4293      	cmp	r3, r2
 800749e:	d100      	bne.n	80074a2 <memset+0xa>
 80074a0:	4770      	bx	lr
 80074a2:	f803 1b01 	strb.w	r1, [r3], #1
 80074a6:	e7f9      	b.n	800749c <memset+0x4>

080074a8 <__malloc_lock>:
 80074a8:	4801      	ldr	r0, [pc, #4]	; (80074b0 <__malloc_lock+0x8>)
 80074aa:	f004 b80d 	b.w	800b4c8 <__retarget_lock_acquire_recursive>
 80074ae:	bf00      	nop
 80074b0:	20001170 	.word	0x20001170

080074b4 <__malloc_unlock>:
 80074b4:	4801      	ldr	r0, [pc, #4]	; (80074bc <__malloc_unlock+0x8>)
 80074b6:	f004 b808 	b.w	800b4ca <__retarget_lock_release_recursive>
 80074ba:	bf00      	nop
 80074bc:	20001170 	.word	0x20001170

080074c0 <printf>:
 80074c0:	b40f      	push	{r0, r1, r2, r3}
 80074c2:	b507      	push	{r0, r1, r2, lr}
 80074c4:	4906      	ldr	r1, [pc, #24]	; (80074e0 <printf+0x20>)
 80074c6:	ab04      	add	r3, sp, #16
 80074c8:	6808      	ldr	r0, [r1, #0]
 80074ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80074ce:	6881      	ldr	r1, [r0, #8]
 80074d0:	9301      	str	r3, [sp, #4]
 80074d2:	f001 faf1 	bl	8008ab8 <_vfprintf_r>
 80074d6:	b003      	add	sp, #12
 80074d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80074dc:	b004      	add	sp, #16
 80074de:	4770      	bx	lr
 80074e0:	2000002c 	.word	0x2000002c

080074e4 <_puts_r>:
 80074e4:	b530      	push	{r4, r5, lr}
 80074e6:	4605      	mov	r5, r0
 80074e8:	b089      	sub	sp, #36	; 0x24
 80074ea:	4608      	mov	r0, r1
 80074ec:	460c      	mov	r4, r1
 80074ee:	f7f8 fe2f 	bl	8000150 <strlen>
 80074f2:	4b1e      	ldr	r3, [pc, #120]	; (800756c <_puts_r+0x88>)
 80074f4:	e9cd 4004 	strd	r4, r0, [sp, #16]
 80074f8:	9306      	str	r3, [sp, #24]
 80074fa:	2301      	movs	r3, #1
 80074fc:	4418      	add	r0, r3
 80074fe:	9307      	str	r3, [sp, #28]
 8007500:	ab04      	add	r3, sp, #16
 8007502:	9301      	str	r3, [sp, #4]
 8007504:	2302      	movs	r3, #2
 8007506:	9302      	str	r3, [sp, #8]
 8007508:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800750a:	68ac      	ldr	r4, [r5, #8]
 800750c:	9003      	str	r0, [sp, #12]
 800750e:	b913      	cbnz	r3, 8007516 <_puts_r+0x32>
 8007510:	4628      	mov	r0, r5
 8007512:	f003 fd19 	bl	800af48 <__sinit>
 8007516:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007518:	07db      	lsls	r3, r3, #31
 800751a:	d405      	bmi.n	8007528 <_puts_r+0x44>
 800751c:	89a3      	ldrh	r3, [r4, #12]
 800751e:	0598      	lsls	r0, r3, #22
 8007520:	d402      	bmi.n	8007528 <_puts_r+0x44>
 8007522:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007524:	f003 ffd0 	bl	800b4c8 <__retarget_lock_acquire_recursive>
 8007528:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800752c:	0499      	lsls	r1, r3, #18
 800752e:	d406      	bmi.n	800753e <_puts_r+0x5a>
 8007530:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007534:	81a3      	strh	r3, [r4, #12]
 8007536:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007538:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800753c:	6663      	str	r3, [r4, #100]	; 0x64
 800753e:	4628      	mov	r0, r5
 8007540:	aa01      	add	r2, sp, #4
 8007542:	4621      	mov	r1, r4
 8007544:	f003 fe50 	bl	800b1e8 <__sfvwrite_r>
 8007548:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800754a:	2800      	cmp	r0, #0
 800754c:	bf14      	ite	ne
 800754e:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 8007552:	250a      	moveq	r5, #10
 8007554:	07da      	lsls	r2, r3, #31
 8007556:	d405      	bmi.n	8007564 <_puts_r+0x80>
 8007558:	89a3      	ldrh	r3, [r4, #12]
 800755a:	059b      	lsls	r3, r3, #22
 800755c:	d402      	bmi.n	8007564 <_puts_r+0x80>
 800755e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007560:	f003 ffb3 	bl	800b4ca <__retarget_lock_release_recursive>
 8007564:	4628      	mov	r0, r5
 8007566:	b009      	add	sp, #36	; 0x24
 8007568:	bd30      	pop	{r4, r5, pc}
 800756a:	bf00      	nop
 800756c:	0800dd5e 	.word	0x0800dd5e

08007570 <puts>:
 8007570:	4b02      	ldr	r3, [pc, #8]	; (800757c <puts+0xc>)
 8007572:	4601      	mov	r1, r0
 8007574:	6818      	ldr	r0, [r3, #0]
 8007576:	f7ff bfb5 	b.w	80074e4 <_puts_r>
 800757a:	bf00      	nop
 800757c:	2000002c 	.word	0x2000002c

08007580 <setvbuf>:
 8007580:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007584:	461d      	mov	r5, r3
 8007586:	4b59      	ldr	r3, [pc, #356]	; (80076ec <setvbuf+0x16c>)
 8007588:	4604      	mov	r4, r0
 800758a:	681f      	ldr	r7, [r3, #0]
 800758c:	460e      	mov	r6, r1
 800758e:	4690      	mov	r8, r2
 8007590:	b127      	cbz	r7, 800759c <setvbuf+0x1c>
 8007592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007594:	b913      	cbnz	r3, 800759c <setvbuf+0x1c>
 8007596:	4638      	mov	r0, r7
 8007598:	f003 fcd6 	bl	800af48 <__sinit>
 800759c:	f1b8 0f02 	cmp.w	r8, #2
 80075a0:	d006      	beq.n	80075b0 <setvbuf+0x30>
 80075a2:	f1b8 0f01 	cmp.w	r8, #1
 80075a6:	f200 809b 	bhi.w	80076e0 <setvbuf+0x160>
 80075aa:	2d00      	cmp	r5, #0
 80075ac:	f2c0 8098 	blt.w	80076e0 <setvbuf+0x160>
 80075b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80075b2:	07db      	lsls	r3, r3, #31
 80075b4:	d405      	bmi.n	80075c2 <setvbuf+0x42>
 80075b6:	89a3      	ldrh	r3, [r4, #12]
 80075b8:	0598      	lsls	r0, r3, #22
 80075ba:	d402      	bmi.n	80075c2 <setvbuf+0x42>
 80075bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075be:	f003 ff83 	bl	800b4c8 <__retarget_lock_acquire_recursive>
 80075c2:	4621      	mov	r1, r4
 80075c4:	4638      	mov	r0, r7
 80075c6:	f003 fc53 	bl	800ae70 <_fflush_r>
 80075ca:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80075cc:	b141      	cbz	r1, 80075e0 <setvbuf+0x60>
 80075ce:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80075d2:	4299      	cmp	r1, r3
 80075d4:	d002      	beq.n	80075dc <setvbuf+0x5c>
 80075d6:	4638      	mov	r0, r7
 80075d8:	f003 fd46 	bl	800b068 <_free_r>
 80075dc:	2300      	movs	r3, #0
 80075de:	6323      	str	r3, [r4, #48]	; 0x30
 80075e0:	2300      	movs	r3, #0
 80075e2:	61a3      	str	r3, [r4, #24]
 80075e4:	6063      	str	r3, [r4, #4]
 80075e6:	89a3      	ldrh	r3, [r4, #12]
 80075e8:	0619      	lsls	r1, r3, #24
 80075ea:	d503      	bpl.n	80075f4 <setvbuf+0x74>
 80075ec:	4638      	mov	r0, r7
 80075ee:	6921      	ldr	r1, [r4, #16]
 80075f0:	f003 fd3a 	bl	800b068 <_free_r>
 80075f4:	89a3      	ldrh	r3, [r4, #12]
 80075f6:	f1b8 0f02 	cmp.w	r8, #2
 80075fa:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80075fe:	f023 0303 	bic.w	r3, r3, #3
 8007602:	81a3      	strh	r3, [r4, #12]
 8007604:	d068      	beq.n	80076d8 <setvbuf+0x158>
 8007606:	ab01      	add	r3, sp, #4
 8007608:	466a      	mov	r2, sp
 800760a:	4621      	mov	r1, r4
 800760c:	4638      	mov	r0, r7
 800760e:	f003 ff5d 	bl	800b4cc <__swhatbuf_r>
 8007612:	89a3      	ldrh	r3, [r4, #12]
 8007614:	4318      	orrs	r0, r3
 8007616:	81a0      	strh	r0, [r4, #12]
 8007618:	bb35      	cbnz	r5, 8007668 <setvbuf+0xe8>
 800761a:	9d00      	ldr	r5, [sp, #0]
 800761c:	4628      	mov	r0, r5
 800761e:	f7ff fcf1 	bl	8007004 <malloc>
 8007622:	4606      	mov	r6, r0
 8007624:	2800      	cmp	r0, #0
 8007626:	d152      	bne.n	80076ce <setvbuf+0x14e>
 8007628:	f8dd 9000 	ldr.w	r9, [sp]
 800762c:	45a9      	cmp	r9, r5
 800762e:	d147      	bne.n	80076c0 <setvbuf+0x140>
 8007630:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007634:	2200      	movs	r2, #0
 8007636:	60a2      	str	r2, [r4, #8]
 8007638:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800763c:	6022      	str	r2, [r4, #0]
 800763e:	6122      	str	r2, [r4, #16]
 8007640:	2201      	movs	r2, #1
 8007642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007646:	6162      	str	r2, [r4, #20]
 8007648:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800764a:	f043 0302 	orr.w	r3, r3, #2
 800764e:	07d2      	lsls	r2, r2, #31
 8007650:	81a3      	strh	r3, [r4, #12]
 8007652:	d405      	bmi.n	8007660 <setvbuf+0xe0>
 8007654:	f413 7f00 	tst.w	r3, #512	; 0x200
 8007658:	d102      	bne.n	8007660 <setvbuf+0xe0>
 800765a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800765c:	f003 ff35 	bl	800b4ca <__retarget_lock_release_recursive>
 8007660:	4628      	mov	r0, r5
 8007662:	b003      	add	sp, #12
 8007664:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007668:	2e00      	cmp	r6, #0
 800766a:	d0d7      	beq.n	800761c <setvbuf+0x9c>
 800766c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800766e:	b913      	cbnz	r3, 8007676 <setvbuf+0xf6>
 8007670:	4638      	mov	r0, r7
 8007672:	f003 fc69 	bl	800af48 <__sinit>
 8007676:	9b00      	ldr	r3, [sp, #0]
 8007678:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800767c:	42ab      	cmp	r3, r5
 800767e:	bf18      	it	ne
 8007680:	89a3      	ldrhne	r3, [r4, #12]
 8007682:	6026      	str	r6, [r4, #0]
 8007684:	bf1c      	itt	ne
 8007686:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 800768a:	81a3      	strhne	r3, [r4, #12]
 800768c:	f1b8 0f01 	cmp.w	r8, #1
 8007690:	bf02      	ittt	eq
 8007692:	89a3      	ldrheq	r3, [r4, #12]
 8007694:	f043 0301 	orreq.w	r3, r3, #1
 8007698:	81a3      	strheq	r3, [r4, #12]
 800769a:	89a2      	ldrh	r2, [r4, #12]
 800769c:	f012 0308 	ands.w	r3, r2, #8
 80076a0:	d01c      	beq.n	80076dc <setvbuf+0x15c>
 80076a2:	07d3      	lsls	r3, r2, #31
 80076a4:	bf41      	itttt	mi
 80076a6:	2300      	movmi	r3, #0
 80076a8:	426d      	negmi	r5, r5
 80076aa:	60a3      	strmi	r3, [r4, #8]
 80076ac:	61a5      	strmi	r5, [r4, #24]
 80076ae:	bf58      	it	pl
 80076b0:	60a5      	strpl	r5, [r4, #8]
 80076b2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80076b4:	f015 0501 	ands.w	r5, r5, #1
 80076b8:	d115      	bne.n	80076e6 <setvbuf+0x166>
 80076ba:	f412 7f00 	tst.w	r2, #512	; 0x200
 80076be:	e7cb      	b.n	8007658 <setvbuf+0xd8>
 80076c0:	4648      	mov	r0, r9
 80076c2:	f7ff fc9f 	bl	8007004 <malloc>
 80076c6:	4606      	mov	r6, r0
 80076c8:	2800      	cmp	r0, #0
 80076ca:	d0b1      	beq.n	8007630 <setvbuf+0xb0>
 80076cc:	464d      	mov	r5, r9
 80076ce:	89a3      	ldrh	r3, [r4, #12]
 80076d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076d4:	81a3      	strh	r3, [r4, #12]
 80076d6:	e7c9      	b.n	800766c <setvbuf+0xec>
 80076d8:	2500      	movs	r5, #0
 80076da:	e7ab      	b.n	8007634 <setvbuf+0xb4>
 80076dc:	60a3      	str	r3, [r4, #8]
 80076de:	e7e8      	b.n	80076b2 <setvbuf+0x132>
 80076e0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80076e4:	e7bc      	b.n	8007660 <setvbuf+0xe0>
 80076e6:	2500      	movs	r5, #0
 80076e8:	e7ba      	b.n	8007660 <setvbuf+0xe0>
 80076ea:	bf00      	nop
 80076ec:	2000002c 	.word	0x2000002c

080076f0 <_svfprintf_r>:
 80076f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076f4:	b0d3      	sub	sp, #332	; 0x14c
 80076f6:	468b      	mov	fp, r1
 80076f8:	9207      	str	r2, [sp, #28]
 80076fa:	461e      	mov	r6, r3
 80076fc:	4681      	mov	r9, r0
 80076fe:	f003 fedd 	bl	800b4bc <_localeconv_r>
 8007702:	6803      	ldr	r3, [r0, #0]
 8007704:	4618      	mov	r0, r3
 8007706:	9318      	str	r3, [sp, #96]	; 0x60
 8007708:	f7f8 fd22 	bl	8000150 <strlen>
 800770c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007710:	9012      	str	r0, [sp, #72]	; 0x48
 8007712:	061a      	lsls	r2, r3, #24
 8007714:	d518      	bpl.n	8007748 <_svfprintf_r+0x58>
 8007716:	f8db 3010 	ldr.w	r3, [fp, #16]
 800771a:	b9ab      	cbnz	r3, 8007748 <_svfprintf_r+0x58>
 800771c:	2140      	movs	r1, #64	; 0x40
 800771e:	4648      	mov	r0, r9
 8007720:	f7ff fc78 	bl	8007014 <_malloc_r>
 8007724:	f8cb 0000 	str.w	r0, [fp]
 8007728:	f8cb 0010 	str.w	r0, [fp, #16]
 800772c:	b948      	cbnz	r0, 8007742 <_svfprintf_r+0x52>
 800772e:	230c      	movs	r3, #12
 8007730:	f8c9 3000 	str.w	r3, [r9]
 8007734:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007738:	9313      	str	r3, [sp, #76]	; 0x4c
 800773a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800773c:	b053      	add	sp, #332	; 0x14c
 800773e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007742:	2340      	movs	r3, #64	; 0x40
 8007744:	f8cb 3014 	str.w	r3, [fp, #20]
 8007748:	2500      	movs	r5, #0
 800774a:	2200      	movs	r2, #0
 800774c:	2300      	movs	r3, #0
 800774e:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8007752:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007756:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800775a:	ac29      	add	r4, sp, #164	; 0xa4
 800775c:	9426      	str	r4, [sp, #152]	; 0x98
 800775e:	9508      	str	r5, [sp, #32]
 8007760:	950e      	str	r5, [sp, #56]	; 0x38
 8007762:	9516      	str	r5, [sp, #88]	; 0x58
 8007764:	9519      	str	r5, [sp, #100]	; 0x64
 8007766:	9513      	str	r5, [sp, #76]	; 0x4c
 8007768:	9b07      	ldr	r3, [sp, #28]
 800776a:	461d      	mov	r5, r3
 800776c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007770:	b10a      	cbz	r2, 8007776 <_svfprintf_r+0x86>
 8007772:	2a25      	cmp	r2, #37	; 0x25
 8007774:	d1f9      	bne.n	800776a <_svfprintf_r+0x7a>
 8007776:	9b07      	ldr	r3, [sp, #28]
 8007778:	1aef      	subs	r7, r5, r3
 800777a:	d00d      	beq.n	8007798 <_svfprintf_r+0xa8>
 800777c:	e9c4 3700 	strd	r3, r7, [r4]
 8007780:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007782:	443b      	add	r3, r7
 8007784:	9328      	str	r3, [sp, #160]	; 0xa0
 8007786:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007788:	3301      	adds	r3, #1
 800778a:	2b07      	cmp	r3, #7
 800778c:	9327      	str	r3, [sp, #156]	; 0x9c
 800778e:	dc78      	bgt.n	8007882 <_svfprintf_r+0x192>
 8007790:	3408      	adds	r4, #8
 8007792:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007794:	443b      	add	r3, r7
 8007796:	9313      	str	r3, [sp, #76]	; 0x4c
 8007798:	782b      	ldrb	r3, [r5, #0]
 800779a:	2b00      	cmp	r3, #0
 800779c:	f001 8142 	beq.w	8008a24 <_svfprintf_r+0x1334>
 80077a0:	2300      	movs	r3, #0
 80077a2:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80077a6:	469a      	mov	sl, r3
 80077a8:	270a      	movs	r7, #10
 80077aa:	212b      	movs	r1, #43	; 0x2b
 80077ac:	3501      	adds	r5, #1
 80077ae:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80077b2:	9314      	str	r3, [sp, #80]	; 0x50
 80077b4:	462a      	mov	r2, r5
 80077b6:	f812 3b01 	ldrb.w	r3, [r2], #1
 80077ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80077bc:	920f      	str	r2, [sp, #60]	; 0x3c
 80077be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077c0:	3b20      	subs	r3, #32
 80077c2:	2b5a      	cmp	r3, #90	; 0x5a
 80077c4:	f200 85a0 	bhi.w	8008308 <_svfprintf_r+0xc18>
 80077c8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80077cc:	059e007e 	.word	0x059e007e
 80077d0:	0086059e 	.word	0x0086059e
 80077d4:	059e059e 	.word	0x059e059e
 80077d8:	0065059e 	.word	0x0065059e
 80077dc:	059e059e 	.word	0x059e059e
 80077e0:	00930089 	.word	0x00930089
 80077e4:	0090059e 	.word	0x0090059e
 80077e8:	059e0096 	.word	0x059e0096
 80077ec:	00b300b0 	.word	0x00b300b0
 80077f0:	00b300b3 	.word	0x00b300b3
 80077f4:	00b300b3 	.word	0x00b300b3
 80077f8:	00b300b3 	.word	0x00b300b3
 80077fc:	00b300b3 	.word	0x00b300b3
 8007800:	059e059e 	.word	0x059e059e
 8007804:	059e059e 	.word	0x059e059e
 8007808:	059e059e 	.word	0x059e059e
 800780c:	011d059e 	.word	0x011d059e
 8007810:	00e0059e 	.word	0x00e0059e
 8007814:	011d00f3 	.word	0x011d00f3
 8007818:	011d011d 	.word	0x011d011d
 800781c:	059e059e 	.word	0x059e059e
 8007820:	059e059e 	.word	0x059e059e
 8007824:	059e00c3 	.word	0x059e00c3
 8007828:	0471059e 	.word	0x0471059e
 800782c:	059e059e 	.word	0x059e059e
 8007830:	04b8059e 	.word	0x04b8059e
 8007834:	04da059e 	.word	0x04da059e
 8007838:	059e059e 	.word	0x059e059e
 800783c:	059e04f9 	.word	0x059e04f9
 8007840:	059e059e 	.word	0x059e059e
 8007844:	059e059e 	.word	0x059e059e
 8007848:	059e059e 	.word	0x059e059e
 800784c:	011d059e 	.word	0x011d059e
 8007850:	00e0059e 	.word	0x00e0059e
 8007854:	011d00f5 	.word	0x011d00f5
 8007858:	011d011d 	.word	0x011d011d
 800785c:	00f500c6 	.word	0x00f500c6
 8007860:	059e00da 	.word	0x059e00da
 8007864:	059e00d3 	.word	0x059e00d3
 8007868:	0473044e 	.word	0x0473044e
 800786c:	00da04a7 	.word	0x00da04a7
 8007870:	04b8059e 	.word	0x04b8059e
 8007874:	04dc007c 	.word	0x04dc007c
 8007878:	059e059e 	.word	0x059e059e
 800787c:	059e0516 	.word	0x059e0516
 8007880:	007c      	.short	0x007c
 8007882:	4659      	mov	r1, fp
 8007884:	4648      	mov	r0, r9
 8007886:	aa26      	add	r2, sp, #152	; 0x98
 8007888:	f004 fc2a 	bl	800c0e0 <__ssprint_r>
 800788c:	2800      	cmp	r0, #0
 800788e:	f040 8128 	bne.w	8007ae2 <_svfprintf_r+0x3f2>
 8007892:	ac29      	add	r4, sp, #164	; 0xa4
 8007894:	e77d      	b.n	8007792 <_svfprintf_r+0xa2>
 8007896:	4648      	mov	r0, r9
 8007898:	f003 fe10 	bl	800b4bc <_localeconv_r>
 800789c:	6843      	ldr	r3, [r0, #4]
 800789e:	4618      	mov	r0, r3
 80078a0:	9319      	str	r3, [sp, #100]	; 0x64
 80078a2:	f7f8 fc55 	bl	8000150 <strlen>
 80078a6:	9016      	str	r0, [sp, #88]	; 0x58
 80078a8:	4648      	mov	r0, r9
 80078aa:	f003 fe07 	bl	800b4bc <_localeconv_r>
 80078ae:	6883      	ldr	r3, [r0, #8]
 80078b0:	212b      	movs	r1, #43	; 0x2b
 80078b2:	930e      	str	r3, [sp, #56]	; 0x38
 80078b4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80078b6:	b12b      	cbz	r3, 80078c4 <_svfprintf_r+0x1d4>
 80078b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078ba:	b11b      	cbz	r3, 80078c4 <_svfprintf_r+0x1d4>
 80078bc:	781b      	ldrb	r3, [r3, #0]
 80078be:	b10b      	cbz	r3, 80078c4 <_svfprintf_r+0x1d4>
 80078c0:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80078c4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80078c6:	e775      	b.n	80077b4 <_svfprintf_r+0xc4>
 80078c8:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d1f9      	bne.n	80078c4 <_svfprintf_r+0x1d4>
 80078d0:	2320      	movs	r3, #32
 80078d2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80078d6:	e7f5      	b.n	80078c4 <_svfprintf_r+0x1d4>
 80078d8:	f04a 0a01 	orr.w	sl, sl, #1
 80078dc:	e7f2      	b.n	80078c4 <_svfprintf_r+0x1d4>
 80078de:	f856 3b04 	ldr.w	r3, [r6], #4
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	9314      	str	r3, [sp, #80]	; 0x50
 80078e6:	daed      	bge.n	80078c4 <_svfprintf_r+0x1d4>
 80078e8:	425b      	negs	r3, r3
 80078ea:	9314      	str	r3, [sp, #80]	; 0x50
 80078ec:	f04a 0a04 	orr.w	sl, sl, #4
 80078f0:	e7e8      	b.n	80078c4 <_svfprintf_r+0x1d4>
 80078f2:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 80078f6:	e7e5      	b.n	80078c4 <_svfprintf_r+0x1d4>
 80078f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80078fa:	f812 3b01 	ldrb.w	r3, [r2], #1
 80078fe:	2b2a      	cmp	r3, #42	; 0x2a
 8007900:	930b      	str	r3, [sp, #44]	; 0x2c
 8007902:	d110      	bne.n	8007926 <_svfprintf_r+0x236>
 8007904:	f856 0b04 	ldr.w	r0, [r6], #4
 8007908:	920f      	str	r2, [sp, #60]	; 0x3c
 800790a:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 800790e:	e7d9      	b.n	80078c4 <_svfprintf_r+0x1d4>
 8007910:	fb07 3808 	mla	r8, r7, r8, r3
 8007914:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007918:	930b      	str	r3, [sp, #44]	; 0x2c
 800791a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800791c:	3b30      	subs	r3, #48	; 0x30
 800791e:	2b09      	cmp	r3, #9
 8007920:	d9f6      	bls.n	8007910 <_svfprintf_r+0x220>
 8007922:	920f      	str	r2, [sp, #60]	; 0x3c
 8007924:	e74b      	b.n	80077be <_svfprintf_r+0xce>
 8007926:	f04f 0800 	mov.w	r8, #0
 800792a:	e7f6      	b.n	800791a <_svfprintf_r+0x22a>
 800792c:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8007930:	e7c8      	b.n	80078c4 <_svfprintf_r+0x1d4>
 8007932:	2300      	movs	r3, #0
 8007934:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007936:	9314      	str	r3, [sp, #80]	; 0x50
 8007938:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800793a:	9814      	ldr	r0, [sp, #80]	; 0x50
 800793c:	3b30      	subs	r3, #48	; 0x30
 800793e:	fb07 3300 	mla	r3, r7, r0, r3
 8007942:	9314      	str	r3, [sp, #80]	; 0x50
 8007944:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007948:	930b      	str	r3, [sp, #44]	; 0x2c
 800794a:	3b30      	subs	r3, #48	; 0x30
 800794c:	2b09      	cmp	r3, #9
 800794e:	d9f3      	bls.n	8007938 <_svfprintf_r+0x248>
 8007950:	e7e7      	b.n	8007922 <_svfprintf_r+0x232>
 8007952:	f04a 0a08 	orr.w	sl, sl, #8
 8007956:	e7b5      	b.n	80078c4 <_svfprintf_r+0x1d4>
 8007958:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800795a:	781b      	ldrb	r3, [r3, #0]
 800795c:	2b68      	cmp	r3, #104	; 0x68
 800795e:	bf01      	itttt	eq
 8007960:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8007962:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8007966:	3301      	addeq	r3, #1
 8007968:	930f      	streq	r3, [sp, #60]	; 0x3c
 800796a:	bf18      	it	ne
 800796c:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8007970:	e7a8      	b.n	80078c4 <_svfprintf_r+0x1d4>
 8007972:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007974:	781b      	ldrb	r3, [r3, #0]
 8007976:	2b6c      	cmp	r3, #108	; 0x6c
 8007978:	d105      	bne.n	8007986 <_svfprintf_r+0x296>
 800797a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800797c:	3301      	adds	r3, #1
 800797e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007980:	f04a 0a20 	orr.w	sl, sl, #32
 8007984:	e79e      	b.n	80078c4 <_svfprintf_r+0x1d4>
 8007986:	f04a 0a10 	orr.w	sl, sl, #16
 800798a:	e79b      	b.n	80078c4 <_svfprintf_r+0x1d4>
 800798c:	4632      	mov	r2, r6
 800798e:	2000      	movs	r0, #0
 8007990:	f852 3b04 	ldr.w	r3, [r2], #4
 8007994:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007998:	920a      	str	r2, [sp, #40]	; 0x28
 800799a:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800799e:	ab39      	add	r3, sp, #228	; 0xe4
 80079a0:	4607      	mov	r7, r0
 80079a2:	f04f 0801 	mov.w	r8, #1
 80079a6:	4606      	mov	r6, r0
 80079a8:	4605      	mov	r5, r0
 80079aa:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80079ae:	9307      	str	r3, [sp, #28]
 80079b0:	e1a9      	b.n	8007d06 <_svfprintf_r+0x616>
 80079b2:	f04a 0a10 	orr.w	sl, sl, #16
 80079b6:	f01a 0f20 	tst.w	sl, #32
 80079ba:	d011      	beq.n	80079e0 <_svfprintf_r+0x2f0>
 80079bc:	3607      	adds	r6, #7
 80079be:	f026 0307 	bic.w	r3, r6, #7
 80079c2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80079c6:	930a      	str	r3, [sp, #40]	; 0x28
 80079c8:	2e00      	cmp	r6, #0
 80079ca:	f177 0300 	sbcs.w	r3, r7, #0
 80079ce:	da05      	bge.n	80079dc <_svfprintf_r+0x2ec>
 80079d0:	232d      	movs	r3, #45	; 0x2d
 80079d2:	4276      	negs	r6, r6
 80079d4:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80079d8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80079dc:	2301      	movs	r3, #1
 80079de:	e377      	b.n	80080d0 <_svfprintf_r+0x9e0>
 80079e0:	1d33      	adds	r3, r6, #4
 80079e2:	f01a 0f10 	tst.w	sl, #16
 80079e6:	930a      	str	r3, [sp, #40]	; 0x28
 80079e8:	d002      	beq.n	80079f0 <_svfprintf_r+0x300>
 80079ea:	6836      	ldr	r6, [r6, #0]
 80079ec:	17f7      	asrs	r7, r6, #31
 80079ee:	e7eb      	b.n	80079c8 <_svfprintf_r+0x2d8>
 80079f0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80079f4:	6836      	ldr	r6, [r6, #0]
 80079f6:	d001      	beq.n	80079fc <_svfprintf_r+0x30c>
 80079f8:	b236      	sxth	r6, r6
 80079fa:	e7f7      	b.n	80079ec <_svfprintf_r+0x2fc>
 80079fc:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007a00:	bf18      	it	ne
 8007a02:	b276      	sxtbne	r6, r6
 8007a04:	e7f2      	b.n	80079ec <_svfprintf_r+0x2fc>
 8007a06:	3607      	adds	r6, #7
 8007a08:	f026 0307 	bic.w	r3, r6, #7
 8007a0c:	4619      	mov	r1, r3
 8007a0e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007a12:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007a16:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8007a1a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007a1e:	910a      	str	r1, [sp, #40]	; 0x28
 8007a20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007a24:	4630      	mov	r0, r6
 8007a26:	4629      	mov	r1, r5
 8007a28:	4b32      	ldr	r3, [pc, #200]	; (8007af4 <_svfprintf_r+0x404>)
 8007a2a:	f7f8 ffef 	bl	8000a0c <__aeabi_dcmpun>
 8007a2e:	bb08      	cbnz	r0, 8007a74 <_svfprintf_r+0x384>
 8007a30:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007a34:	4630      	mov	r0, r6
 8007a36:	4629      	mov	r1, r5
 8007a38:	4b2e      	ldr	r3, [pc, #184]	; (8007af4 <_svfprintf_r+0x404>)
 8007a3a:	f7f8 ffc9 	bl	80009d0 <__aeabi_dcmple>
 8007a3e:	b9c8      	cbnz	r0, 8007a74 <_svfprintf_r+0x384>
 8007a40:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007a44:	2200      	movs	r2, #0
 8007a46:	2300      	movs	r3, #0
 8007a48:	f7f8 ffb8 	bl	80009bc <__aeabi_dcmplt>
 8007a4c:	b110      	cbz	r0, 8007a54 <_svfprintf_r+0x364>
 8007a4e:	232d      	movs	r3, #45	; 0x2d
 8007a50:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007a54:	4a28      	ldr	r2, [pc, #160]	; (8007af8 <_svfprintf_r+0x408>)
 8007a56:	4829      	ldr	r0, [pc, #164]	; (8007afc <_svfprintf_r+0x40c>)
 8007a58:	4613      	mov	r3, r2
 8007a5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007a5c:	2700      	movs	r7, #0
 8007a5e:	2947      	cmp	r1, #71	; 0x47
 8007a60:	bfc8      	it	gt
 8007a62:	4603      	movgt	r3, r0
 8007a64:	f04f 0803 	mov.w	r8, #3
 8007a68:	9307      	str	r3, [sp, #28]
 8007a6a:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8007a6e:	463e      	mov	r6, r7
 8007a70:	f000 bc24 	b.w	80082bc <_svfprintf_r+0xbcc>
 8007a74:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007a78:	4610      	mov	r0, r2
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	f7f8 ffc6 	bl	8000a0c <__aeabi_dcmpun>
 8007a80:	4607      	mov	r7, r0
 8007a82:	b148      	cbz	r0, 8007a98 <_svfprintf_r+0x3a8>
 8007a84:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a86:	4a1e      	ldr	r2, [pc, #120]	; (8007b00 <_svfprintf_r+0x410>)
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	bfb8      	it	lt
 8007a8c:	232d      	movlt	r3, #45	; 0x2d
 8007a8e:	481d      	ldr	r0, [pc, #116]	; (8007b04 <_svfprintf_r+0x414>)
 8007a90:	bfb8      	it	lt
 8007a92:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8007a96:	e7df      	b.n	8007a58 <_svfprintf_r+0x368>
 8007a98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a9a:	f023 0320 	bic.w	r3, r3, #32
 8007a9e:	2b41      	cmp	r3, #65	; 0x41
 8007aa0:	930c      	str	r3, [sp, #48]	; 0x30
 8007aa2:	d131      	bne.n	8007b08 <_svfprintf_r+0x418>
 8007aa4:	2330      	movs	r3, #48	; 0x30
 8007aa6:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007aaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007aac:	f04a 0a02 	orr.w	sl, sl, #2
 8007ab0:	2b61      	cmp	r3, #97	; 0x61
 8007ab2:	bf0c      	ite	eq
 8007ab4:	2378      	moveq	r3, #120	; 0x78
 8007ab6:	2358      	movne	r3, #88	; 0x58
 8007ab8:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8007abc:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007ac0:	f340 81fa 	ble.w	8007eb8 <_svfprintf_r+0x7c8>
 8007ac4:	4648      	mov	r0, r9
 8007ac6:	f108 0101 	add.w	r1, r8, #1
 8007aca:	f7ff faa3 	bl	8007014 <_malloc_r>
 8007ace:	9007      	str	r0, [sp, #28]
 8007ad0:	2800      	cmp	r0, #0
 8007ad2:	f040 81f4 	bne.w	8007ebe <_svfprintf_r+0x7ce>
 8007ad6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007ada:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ade:	f8ab 300c 	strh.w	r3, [fp, #12]
 8007ae2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007ae6:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007aea:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007aec:	bf18      	it	ne
 8007aee:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 8007af2:	e621      	b.n	8007738 <_svfprintf_r+0x48>
 8007af4:	7fefffff 	.word	0x7fefffff
 8007af8:	0800dab4 	.word	0x0800dab4
 8007afc:	0800dab8 	.word	0x0800dab8
 8007b00:	0800dabc 	.word	0x0800dabc
 8007b04:	0800dac0 	.word	0x0800dac0
 8007b08:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8007b0c:	f000 81d9 	beq.w	8007ec2 <_svfprintf_r+0x7d2>
 8007b10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b12:	2b47      	cmp	r3, #71	; 0x47
 8007b14:	d105      	bne.n	8007b22 <_svfprintf_r+0x432>
 8007b16:	f1b8 0f00 	cmp.w	r8, #0
 8007b1a:	d102      	bne.n	8007b22 <_svfprintf_r+0x432>
 8007b1c:	4647      	mov	r7, r8
 8007b1e:	f04f 0801 	mov.w	r8, #1
 8007b22:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8007b26:	9315      	str	r3, [sp, #84]	; 0x54
 8007b28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007b2a:	1e1d      	subs	r5, r3, #0
 8007b2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007b2e:	9308      	str	r3, [sp, #32]
 8007b30:	bfb7      	itett	lt
 8007b32:	462b      	movlt	r3, r5
 8007b34:	2300      	movge	r3, #0
 8007b36:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8007b3a:	232d      	movlt	r3, #45	; 0x2d
 8007b3c:	931c      	str	r3, [sp, #112]	; 0x70
 8007b3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b40:	2b41      	cmp	r3, #65	; 0x41
 8007b42:	f040 81d7 	bne.w	8007ef4 <_svfprintf_r+0x804>
 8007b46:	aa20      	add	r2, sp, #128	; 0x80
 8007b48:	4629      	mov	r1, r5
 8007b4a:	9808      	ldr	r0, [sp, #32]
 8007b4c:	f004 fa3e 	bl	800bfcc <frexp>
 8007b50:	2200      	movs	r2, #0
 8007b52:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007b56:	f7f8 fcbf 	bl	80004d8 <__aeabi_dmul>
 8007b5a:	4602      	mov	r2, r0
 8007b5c:	460b      	mov	r3, r1
 8007b5e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007b62:	2200      	movs	r2, #0
 8007b64:	2300      	movs	r3, #0
 8007b66:	f7f8 ff1f 	bl	80009a8 <__aeabi_dcmpeq>
 8007b6a:	b108      	cbz	r0, 8007b70 <_svfprintf_r+0x480>
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	9320      	str	r3, [sp, #128]	; 0x80
 8007b70:	4eb4      	ldr	r6, [pc, #720]	; (8007e44 <_svfprintf_r+0x754>)
 8007b72:	4bb5      	ldr	r3, [pc, #724]	; (8007e48 <_svfprintf_r+0x758>)
 8007b74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007b76:	9d07      	ldr	r5, [sp, #28]
 8007b78:	2a61      	cmp	r2, #97	; 0x61
 8007b7a:	bf18      	it	ne
 8007b7c:	461e      	movne	r6, r3
 8007b7e:	9617      	str	r6, [sp, #92]	; 0x5c
 8007b80:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 8007b84:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	4bb0      	ldr	r3, [pc, #704]	; (8007e4c <_svfprintf_r+0x75c>)
 8007b8c:	f7f8 fca4 	bl	80004d8 <__aeabi_dmul>
 8007b90:	4602      	mov	r2, r0
 8007b92:	460b      	mov	r3, r1
 8007b94:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007b98:	f7f8 ff4e 	bl	8000a38 <__aeabi_d2iz>
 8007b9c:	901d      	str	r0, [sp, #116]	; 0x74
 8007b9e:	f7f8 fc31 	bl	8000404 <__aeabi_i2d>
 8007ba2:	4602      	mov	r2, r0
 8007ba4:	460b      	mov	r3, r1
 8007ba6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007baa:	f7f8 fadd 	bl	8000168 <__aeabi_dsub>
 8007bae:	4602      	mov	r2, r0
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007bb6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007bb8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007bba:	960d      	str	r6, [sp, #52]	; 0x34
 8007bbc:	5c9b      	ldrb	r3, [r3, r2]
 8007bbe:	f805 3b01 	strb.w	r3, [r5], #1
 8007bc2:	1c73      	adds	r3, r6, #1
 8007bc4:	d006      	beq.n	8007bd4 <_svfprintf_r+0x4e4>
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	2300      	movs	r3, #0
 8007bca:	3e01      	subs	r6, #1
 8007bcc:	f7f8 feec 	bl	80009a8 <__aeabi_dcmpeq>
 8007bd0:	2800      	cmp	r0, #0
 8007bd2:	d0d7      	beq.n	8007b84 <_svfprintf_r+0x494>
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007bda:	4b9d      	ldr	r3, [pc, #628]	; (8007e50 <_svfprintf_r+0x760>)
 8007bdc:	f7f8 ff0c 	bl	80009f8 <__aeabi_dcmpgt>
 8007be0:	b960      	cbnz	r0, 8007bfc <_svfprintf_r+0x50c>
 8007be2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007be6:	2200      	movs	r2, #0
 8007be8:	4b99      	ldr	r3, [pc, #612]	; (8007e50 <_svfprintf_r+0x760>)
 8007bea:	f7f8 fedd 	bl	80009a8 <__aeabi_dcmpeq>
 8007bee:	2800      	cmp	r0, #0
 8007bf0:	f000 817b 	beq.w	8007eea <_svfprintf_r+0x7fa>
 8007bf4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007bf6:	07d8      	lsls	r0, r3, #31
 8007bf8:	f140 8177 	bpl.w	8007eea <_svfprintf_r+0x7fa>
 8007bfc:	2030      	movs	r0, #48	; 0x30
 8007bfe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007c00:	9524      	str	r5, [sp, #144]	; 0x90
 8007c02:	7bd9      	ldrb	r1, [r3, #15]
 8007c04:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007c06:	1e53      	subs	r3, r2, #1
 8007c08:	9324      	str	r3, [sp, #144]	; 0x90
 8007c0a:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007c0e:	428b      	cmp	r3, r1
 8007c10:	f000 815a 	beq.w	8007ec8 <_svfprintf_r+0x7d8>
 8007c14:	2b39      	cmp	r3, #57	; 0x39
 8007c16:	bf0b      	itete	eq
 8007c18:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8007c1a:	3301      	addne	r3, #1
 8007c1c:	7a9b      	ldrbeq	r3, [r3, #10]
 8007c1e:	b2db      	uxtbne	r3, r3
 8007c20:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007c24:	9b07      	ldr	r3, [sp, #28]
 8007c26:	1aeb      	subs	r3, r5, r3
 8007c28:	9308      	str	r3, [sp, #32]
 8007c2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c2c:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007c2e:	2b47      	cmp	r3, #71	; 0x47
 8007c30:	f040 81ad 	bne.w	8007f8e <_svfprintf_r+0x89e>
 8007c34:	1ce9      	adds	r1, r5, #3
 8007c36:	db02      	blt.n	8007c3e <_svfprintf_r+0x54e>
 8007c38:	45a8      	cmp	r8, r5
 8007c3a:	f280 81cf 	bge.w	8007fdc <_svfprintf_r+0x8ec>
 8007c3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c40:	3b02      	subs	r3, #2
 8007c42:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c46:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8007c4a:	f021 0120 	bic.w	r1, r1, #32
 8007c4e:	2941      	cmp	r1, #65	; 0x41
 8007c50:	bf08      	it	eq
 8007c52:	320f      	addeq	r2, #15
 8007c54:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8007c58:	bf06      	itte	eq
 8007c5a:	b2d2      	uxtbeq	r2, r2
 8007c5c:	2101      	moveq	r1, #1
 8007c5e:	2100      	movne	r1, #0
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8007c66:	bfb4      	ite	lt
 8007c68:	222d      	movlt	r2, #45	; 0x2d
 8007c6a:	222b      	movge	r2, #43	; 0x2b
 8007c6c:	9320      	str	r3, [sp, #128]	; 0x80
 8007c6e:	bfb8      	it	lt
 8007c70:	f1c5 0301 	rsblt	r3, r5, #1
 8007c74:	2b09      	cmp	r3, #9
 8007c76:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8007c7a:	f340 819e 	ble.w	8007fba <_svfprintf_r+0x8ca>
 8007c7e:	260a      	movs	r6, #10
 8007c80:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8007c84:	fb93 f5f6 	sdiv	r5, r3, r6
 8007c88:	4611      	mov	r1, r2
 8007c8a:	fb06 3015 	mls	r0, r6, r5, r3
 8007c8e:	3030      	adds	r0, #48	; 0x30
 8007c90:	f801 0c01 	strb.w	r0, [r1, #-1]
 8007c94:	4618      	mov	r0, r3
 8007c96:	2863      	cmp	r0, #99	; 0x63
 8007c98:	462b      	mov	r3, r5
 8007c9a:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8007c9e:	dcf1      	bgt.n	8007c84 <_svfprintf_r+0x594>
 8007ca0:	3330      	adds	r3, #48	; 0x30
 8007ca2:	1e88      	subs	r0, r1, #2
 8007ca4:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007ca8:	4603      	mov	r3, r0
 8007caa:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007cae:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8007cb2:	42ab      	cmp	r3, r5
 8007cb4:	f0c0 817c 	bcc.w	8007fb0 <_svfprintf_r+0x8c0>
 8007cb8:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8007cbc:	1a52      	subs	r2, r2, r1
 8007cbe:	42a8      	cmp	r0, r5
 8007cc0:	bf88      	it	hi
 8007cc2:	2200      	movhi	r2, #0
 8007cc4:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8007cc8:	441a      	add	r2, r3
 8007cca:	ab22      	add	r3, sp, #136	; 0x88
 8007ccc:	1ad3      	subs	r3, r2, r3
 8007cce:	9a08      	ldr	r2, [sp, #32]
 8007cd0:	931a      	str	r3, [sp, #104]	; 0x68
 8007cd2:	2a01      	cmp	r2, #1
 8007cd4:	eb03 0802 	add.w	r8, r3, r2
 8007cd8:	dc02      	bgt.n	8007ce0 <_svfprintf_r+0x5f0>
 8007cda:	f01a 0f01 	tst.w	sl, #1
 8007cde:	d001      	beq.n	8007ce4 <_svfprintf_r+0x5f4>
 8007ce0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ce2:	4498      	add	r8, r3
 8007ce4:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8007ce8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007cec:	9315      	str	r3, [sp, #84]	; 0x54
 8007cee:	2300      	movs	r3, #0
 8007cf0:	461d      	mov	r5, r3
 8007cf2:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007cf6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007cf8:	b113      	cbz	r3, 8007d00 <_svfprintf_r+0x610>
 8007cfa:	232d      	movs	r3, #45	; 0x2d
 8007cfc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007d00:	2600      	movs	r6, #0
 8007d02:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8007d06:	4546      	cmp	r6, r8
 8007d08:	4633      	mov	r3, r6
 8007d0a:	bfb8      	it	lt
 8007d0c:	4643      	movlt	r3, r8
 8007d0e:	9315      	str	r3, [sp, #84]	; 0x54
 8007d10:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007d14:	b113      	cbz	r3, 8007d1c <_svfprintf_r+0x62c>
 8007d16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d18:	3301      	adds	r3, #1
 8007d1a:	9315      	str	r3, [sp, #84]	; 0x54
 8007d1c:	f01a 0302 	ands.w	r3, sl, #2
 8007d20:	931c      	str	r3, [sp, #112]	; 0x70
 8007d22:	bf1e      	ittt	ne
 8007d24:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8007d26:	3302      	addne	r3, #2
 8007d28:	9315      	strne	r3, [sp, #84]	; 0x54
 8007d2a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8007d2e:	931d      	str	r3, [sp, #116]	; 0x74
 8007d30:	d121      	bne.n	8007d76 <_svfprintf_r+0x686>
 8007d32:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007d36:	1a9b      	subs	r3, r3, r2
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	9317      	str	r3, [sp, #92]	; 0x5c
 8007d3c:	dd1b      	ble.n	8007d76 <_svfprintf_r+0x686>
 8007d3e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007d42:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007d44:	3301      	adds	r3, #1
 8007d46:	2810      	cmp	r0, #16
 8007d48:	4842      	ldr	r0, [pc, #264]	; (8007e54 <_svfprintf_r+0x764>)
 8007d4a:	f104 0108 	add.w	r1, r4, #8
 8007d4e:	6020      	str	r0, [r4, #0]
 8007d50:	f300 82e6 	bgt.w	8008320 <_svfprintf_r+0xc30>
 8007d54:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007d56:	2b07      	cmp	r3, #7
 8007d58:	4402      	add	r2, r0
 8007d5a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007d5e:	6060      	str	r0, [r4, #4]
 8007d60:	f340 82f3 	ble.w	800834a <_svfprintf_r+0xc5a>
 8007d64:	4659      	mov	r1, fp
 8007d66:	4648      	mov	r0, r9
 8007d68:	aa26      	add	r2, sp, #152	; 0x98
 8007d6a:	f004 f9b9 	bl	800c0e0 <__ssprint_r>
 8007d6e:	2800      	cmp	r0, #0
 8007d70:	f040 8636 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 8007d74:	ac29      	add	r4, sp, #164	; 0xa4
 8007d76:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007d7a:	b173      	cbz	r3, 8007d9a <_svfprintf_r+0x6aa>
 8007d7c:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8007d80:	6023      	str	r3, [r4, #0]
 8007d82:	2301      	movs	r3, #1
 8007d84:	6063      	str	r3, [r4, #4]
 8007d86:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007d88:	3301      	adds	r3, #1
 8007d8a:	9328      	str	r3, [sp, #160]	; 0xa0
 8007d8c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007d8e:	3301      	adds	r3, #1
 8007d90:	2b07      	cmp	r3, #7
 8007d92:	9327      	str	r3, [sp, #156]	; 0x9c
 8007d94:	f300 82db 	bgt.w	800834e <_svfprintf_r+0xc5e>
 8007d98:	3408      	adds	r4, #8
 8007d9a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007d9c:	b16b      	cbz	r3, 8007dba <_svfprintf_r+0x6ca>
 8007d9e:	ab1f      	add	r3, sp, #124	; 0x7c
 8007da0:	6023      	str	r3, [r4, #0]
 8007da2:	2302      	movs	r3, #2
 8007da4:	6063      	str	r3, [r4, #4]
 8007da6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007da8:	3302      	adds	r3, #2
 8007daa:	9328      	str	r3, [sp, #160]	; 0xa0
 8007dac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007dae:	3301      	adds	r3, #1
 8007db0:	2b07      	cmp	r3, #7
 8007db2:	9327      	str	r3, [sp, #156]	; 0x9c
 8007db4:	f300 82d5 	bgt.w	8008362 <_svfprintf_r+0xc72>
 8007db8:	3408      	adds	r4, #8
 8007dba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007dbc:	2b80      	cmp	r3, #128	; 0x80
 8007dbe:	d121      	bne.n	8007e04 <_svfprintf_r+0x714>
 8007dc0:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007dc4:	1a9b      	subs	r3, r3, r2
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	9317      	str	r3, [sp, #92]	; 0x5c
 8007dca:	dd1b      	ble.n	8007e04 <_svfprintf_r+0x714>
 8007dcc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007dd0:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007dd2:	3301      	adds	r3, #1
 8007dd4:	2810      	cmp	r0, #16
 8007dd6:	4820      	ldr	r0, [pc, #128]	; (8007e58 <_svfprintf_r+0x768>)
 8007dd8:	f104 0108 	add.w	r1, r4, #8
 8007ddc:	6020      	str	r0, [r4, #0]
 8007dde:	f300 82ca 	bgt.w	8008376 <_svfprintf_r+0xc86>
 8007de2:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007de4:	2b07      	cmp	r3, #7
 8007de6:	4402      	add	r2, r0
 8007de8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007dec:	6060      	str	r0, [r4, #4]
 8007dee:	f340 82d7 	ble.w	80083a0 <_svfprintf_r+0xcb0>
 8007df2:	4659      	mov	r1, fp
 8007df4:	4648      	mov	r0, r9
 8007df6:	aa26      	add	r2, sp, #152	; 0x98
 8007df8:	f004 f972 	bl	800c0e0 <__ssprint_r>
 8007dfc:	2800      	cmp	r0, #0
 8007dfe:	f040 85ef 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 8007e02:	ac29      	add	r4, sp, #164	; 0xa4
 8007e04:	eba6 0608 	sub.w	r6, r6, r8
 8007e08:	2e00      	cmp	r6, #0
 8007e0a:	dd27      	ble.n	8007e5c <_svfprintf_r+0x76c>
 8007e0c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007e10:	4811      	ldr	r0, [pc, #68]	; (8007e58 <_svfprintf_r+0x768>)
 8007e12:	2e10      	cmp	r6, #16
 8007e14:	f103 0301 	add.w	r3, r3, #1
 8007e18:	f104 0108 	add.w	r1, r4, #8
 8007e1c:	6020      	str	r0, [r4, #0]
 8007e1e:	f300 82c1 	bgt.w	80083a4 <_svfprintf_r+0xcb4>
 8007e22:	6066      	str	r6, [r4, #4]
 8007e24:	2b07      	cmp	r3, #7
 8007e26:	4416      	add	r6, r2
 8007e28:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007e2c:	f340 82cd 	ble.w	80083ca <_svfprintf_r+0xcda>
 8007e30:	4659      	mov	r1, fp
 8007e32:	4648      	mov	r0, r9
 8007e34:	aa26      	add	r2, sp, #152	; 0x98
 8007e36:	f004 f953 	bl	800c0e0 <__ssprint_r>
 8007e3a:	2800      	cmp	r0, #0
 8007e3c:	f040 85d0 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 8007e40:	ac29      	add	r4, sp, #164	; 0xa4
 8007e42:	e00b      	b.n	8007e5c <_svfprintf_r+0x76c>
 8007e44:	0800dac4 	.word	0x0800dac4
 8007e48:	0800dad5 	.word	0x0800dad5
 8007e4c:	40300000 	.word	0x40300000
 8007e50:	3fe00000 	.word	0x3fe00000
 8007e54:	0800dae8 	.word	0x0800dae8
 8007e58:	0800daf8 	.word	0x0800daf8
 8007e5c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007e60:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8007e62:	f040 82b9 	bne.w	80083d8 <_svfprintf_r+0xce8>
 8007e66:	9b07      	ldr	r3, [sp, #28]
 8007e68:	4446      	add	r6, r8
 8007e6a:	e9c4 3800 	strd	r3, r8, [r4]
 8007e6e:	9628      	str	r6, [sp, #160]	; 0xa0
 8007e70:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007e72:	3301      	adds	r3, #1
 8007e74:	2b07      	cmp	r3, #7
 8007e76:	9327      	str	r3, [sp, #156]	; 0x9c
 8007e78:	f300 82f4 	bgt.w	8008464 <_svfprintf_r+0xd74>
 8007e7c:	3408      	adds	r4, #8
 8007e7e:	f01a 0f04 	tst.w	sl, #4
 8007e82:	f040 858e 	bne.w	80089a2 <_svfprintf_r+0x12b2>
 8007e86:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8007e8a:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007e8c:	428a      	cmp	r2, r1
 8007e8e:	bfac      	ite	ge
 8007e90:	189b      	addge	r3, r3, r2
 8007e92:	185b      	addlt	r3, r3, r1
 8007e94:	9313      	str	r3, [sp, #76]	; 0x4c
 8007e96:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007e98:	b13b      	cbz	r3, 8007eaa <_svfprintf_r+0x7ba>
 8007e9a:	4659      	mov	r1, fp
 8007e9c:	4648      	mov	r0, r9
 8007e9e:	aa26      	add	r2, sp, #152	; 0x98
 8007ea0:	f004 f91e 	bl	800c0e0 <__ssprint_r>
 8007ea4:	2800      	cmp	r0, #0
 8007ea6:	f040 859b 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 8007eaa:	2300      	movs	r3, #0
 8007eac:	9327      	str	r3, [sp, #156]	; 0x9c
 8007eae:	2f00      	cmp	r7, #0
 8007eb0:	f040 85b2 	bne.w	8008a18 <_svfprintf_r+0x1328>
 8007eb4:	ac29      	add	r4, sp, #164	; 0xa4
 8007eb6:	e0e3      	b.n	8008080 <_svfprintf_r+0x990>
 8007eb8:	ab39      	add	r3, sp, #228	; 0xe4
 8007eba:	9307      	str	r3, [sp, #28]
 8007ebc:	e631      	b.n	8007b22 <_svfprintf_r+0x432>
 8007ebe:	9f07      	ldr	r7, [sp, #28]
 8007ec0:	e62f      	b.n	8007b22 <_svfprintf_r+0x432>
 8007ec2:	f04f 0806 	mov.w	r8, #6
 8007ec6:	e62c      	b.n	8007b22 <_svfprintf_r+0x432>
 8007ec8:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007ecc:	e69a      	b.n	8007c04 <_svfprintf_r+0x514>
 8007ece:	f803 0b01 	strb.w	r0, [r3], #1
 8007ed2:	1aca      	subs	r2, r1, r3
 8007ed4:	2a00      	cmp	r2, #0
 8007ed6:	dafa      	bge.n	8007ece <_svfprintf_r+0x7de>
 8007ed8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007eda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007edc:	3201      	adds	r2, #1
 8007ede:	f103 0301 	add.w	r3, r3, #1
 8007ee2:	bfb8      	it	lt
 8007ee4:	2300      	movlt	r3, #0
 8007ee6:	441d      	add	r5, r3
 8007ee8:	e69c      	b.n	8007c24 <_svfprintf_r+0x534>
 8007eea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007eec:	462b      	mov	r3, r5
 8007eee:	2030      	movs	r0, #48	; 0x30
 8007ef0:	18a9      	adds	r1, r5, r2
 8007ef2:	e7ee      	b.n	8007ed2 <_svfprintf_r+0x7e2>
 8007ef4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ef6:	2b46      	cmp	r3, #70	; 0x46
 8007ef8:	d005      	beq.n	8007f06 <_svfprintf_r+0x816>
 8007efa:	2b45      	cmp	r3, #69	; 0x45
 8007efc:	d11b      	bne.n	8007f36 <_svfprintf_r+0x846>
 8007efe:	f108 0601 	add.w	r6, r8, #1
 8007f02:	2302      	movs	r3, #2
 8007f04:	e001      	b.n	8007f0a <_svfprintf_r+0x81a>
 8007f06:	4646      	mov	r6, r8
 8007f08:	2303      	movs	r3, #3
 8007f0a:	aa24      	add	r2, sp, #144	; 0x90
 8007f0c:	9204      	str	r2, [sp, #16]
 8007f0e:	aa21      	add	r2, sp, #132	; 0x84
 8007f10:	9203      	str	r2, [sp, #12]
 8007f12:	aa20      	add	r2, sp, #128	; 0x80
 8007f14:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007f18:	9300      	str	r3, [sp, #0]
 8007f1a:	4648      	mov	r0, r9
 8007f1c:	462b      	mov	r3, r5
 8007f1e:	9a08      	ldr	r2, [sp, #32]
 8007f20:	f002 f95a 	bl	800a1d8 <_dtoa_r>
 8007f24:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f26:	9007      	str	r0, [sp, #28]
 8007f28:	2b47      	cmp	r3, #71	; 0x47
 8007f2a:	d106      	bne.n	8007f3a <_svfprintf_r+0x84a>
 8007f2c:	f01a 0f01 	tst.w	sl, #1
 8007f30:	d103      	bne.n	8007f3a <_svfprintf_r+0x84a>
 8007f32:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8007f34:	e676      	b.n	8007c24 <_svfprintf_r+0x534>
 8007f36:	4646      	mov	r6, r8
 8007f38:	e7e3      	b.n	8007f02 <_svfprintf_r+0x812>
 8007f3a:	9b07      	ldr	r3, [sp, #28]
 8007f3c:	4433      	add	r3, r6
 8007f3e:	930d      	str	r3, [sp, #52]	; 0x34
 8007f40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f42:	2b46      	cmp	r3, #70	; 0x46
 8007f44:	d111      	bne.n	8007f6a <_svfprintf_r+0x87a>
 8007f46:	9b07      	ldr	r3, [sp, #28]
 8007f48:	781b      	ldrb	r3, [r3, #0]
 8007f4a:	2b30      	cmp	r3, #48	; 0x30
 8007f4c:	d109      	bne.n	8007f62 <_svfprintf_r+0x872>
 8007f4e:	2200      	movs	r2, #0
 8007f50:	2300      	movs	r3, #0
 8007f52:	4629      	mov	r1, r5
 8007f54:	9808      	ldr	r0, [sp, #32]
 8007f56:	f7f8 fd27 	bl	80009a8 <__aeabi_dcmpeq>
 8007f5a:	b910      	cbnz	r0, 8007f62 <_svfprintf_r+0x872>
 8007f5c:	f1c6 0601 	rsb	r6, r6, #1
 8007f60:	9620      	str	r6, [sp, #128]	; 0x80
 8007f62:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007f64:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007f66:	441a      	add	r2, r3
 8007f68:	920d      	str	r2, [sp, #52]	; 0x34
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	4629      	mov	r1, r5
 8007f70:	9808      	ldr	r0, [sp, #32]
 8007f72:	f7f8 fd19 	bl	80009a8 <__aeabi_dcmpeq>
 8007f76:	b108      	cbz	r0, 8007f7c <_svfprintf_r+0x88c>
 8007f78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f7a:	9324      	str	r3, [sp, #144]	; 0x90
 8007f7c:	2230      	movs	r2, #48	; 0x30
 8007f7e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007f80:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007f82:	4299      	cmp	r1, r3
 8007f84:	d9d5      	bls.n	8007f32 <_svfprintf_r+0x842>
 8007f86:	1c59      	adds	r1, r3, #1
 8007f88:	9124      	str	r1, [sp, #144]	; 0x90
 8007f8a:	701a      	strb	r2, [r3, #0]
 8007f8c:	e7f7      	b.n	8007f7e <_svfprintf_r+0x88e>
 8007f8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f90:	2b46      	cmp	r3, #70	; 0x46
 8007f92:	f47f ae57 	bne.w	8007c44 <_svfprintf_r+0x554>
 8007f96:	f00a 0301 	and.w	r3, sl, #1
 8007f9a:	2d00      	cmp	r5, #0
 8007f9c:	ea43 0308 	orr.w	r3, r3, r8
 8007fa0:	dd18      	ble.n	8007fd4 <_svfprintf_r+0x8e4>
 8007fa2:	b383      	cbz	r3, 8008006 <_svfprintf_r+0x916>
 8007fa4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007fa6:	18eb      	adds	r3, r5, r3
 8007fa8:	4498      	add	r8, r3
 8007faa:	2366      	movs	r3, #102	; 0x66
 8007fac:	930b      	str	r3, [sp, #44]	; 0x2c
 8007fae:	e030      	b.n	8008012 <_svfprintf_r+0x922>
 8007fb0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007fb4:	f802 6b01 	strb.w	r6, [r2], #1
 8007fb8:	e67b      	b.n	8007cb2 <_svfprintf_r+0x5c2>
 8007fba:	b941      	cbnz	r1, 8007fce <_svfprintf_r+0x8de>
 8007fbc:	2230      	movs	r2, #48	; 0x30
 8007fbe:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8007fc2:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007fc6:	3330      	adds	r3, #48	; 0x30
 8007fc8:	f802 3b01 	strb.w	r3, [r2], #1
 8007fcc:	e67d      	b.n	8007cca <_svfprintf_r+0x5da>
 8007fce:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007fd2:	e7f8      	b.n	8007fc6 <_svfprintf_r+0x8d6>
 8007fd4:	b1cb      	cbz	r3, 800800a <_svfprintf_r+0x91a>
 8007fd6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007fd8:	3301      	adds	r3, #1
 8007fda:	e7e5      	b.n	8007fa8 <_svfprintf_r+0x8b8>
 8007fdc:	9b08      	ldr	r3, [sp, #32]
 8007fde:	429d      	cmp	r5, r3
 8007fe0:	db07      	blt.n	8007ff2 <_svfprintf_r+0x902>
 8007fe2:	f01a 0f01 	tst.w	sl, #1
 8007fe6:	d029      	beq.n	800803c <_svfprintf_r+0x94c>
 8007fe8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007fea:	eb05 0803 	add.w	r8, r5, r3
 8007fee:	2367      	movs	r3, #103	; 0x67
 8007ff0:	e7dc      	b.n	8007fac <_svfprintf_r+0x8bc>
 8007ff2:	9b08      	ldr	r3, [sp, #32]
 8007ff4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007ff6:	2d00      	cmp	r5, #0
 8007ff8:	eb03 0802 	add.w	r8, r3, r2
 8007ffc:	dcf7      	bgt.n	8007fee <_svfprintf_r+0x8fe>
 8007ffe:	f1c5 0301 	rsb	r3, r5, #1
 8008002:	4498      	add	r8, r3
 8008004:	e7f3      	b.n	8007fee <_svfprintf_r+0x8fe>
 8008006:	46a8      	mov	r8, r5
 8008008:	e7cf      	b.n	8007faa <_svfprintf_r+0x8ba>
 800800a:	2366      	movs	r3, #102	; 0x66
 800800c:	f04f 0801 	mov.w	r8, #1
 8008010:	930b      	str	r3, [sp, #44]	; 0x2c
 8008012:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8008016:	930d      	str	r3, [sp, #52]	; 0x34
 8008018:	d023      	beq.n	8008062 <_svfprintf_r+0x972>
 800801a:	2300      	movs	r3, #0
 800801c:	2d00      	cmp	r5, #0
 800801e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8008022:	f77f ae68 	ble.w	8007cf6 <_svfprintf_r+0x606>
 8008026:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008028:	781b      	ldrb	r3, [r3, #0]
 800802a:	2bff      	cmp	r3, #255	; 0xff
 800802c:	d108      	bne.n	8008040 <_svfprintf_r+0x950>
 800802e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008032:	4413      	add	r3, r2
 8008034:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008036:	fb02 8803 	mla	r8, r2, r3, r8
 800803a:	e65c      	b.n	8007cf6 <_svfprintf_r+0x606>
 800803c:	46a8      	mov	r8, r5
 800803e:	e7d6      	b.n	8007fee <_svfprintf_r+0x8fe>
 8008040:	42ab      	cmp	r3, r5
 8008042:	daf4      	bge.n	800802e <_svfprintf_r+0x93e>
 8008044:	1aed      	subs	r5, r5, r3
 8008046:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008048:	785b      	ldrb	r3, [r3, #1]
 800804a:	b133      	cbz	r3, 800805a <_svfprintf_r+0x96a>
 800804c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800804e:	3301      	adds	r3, #1
 8008050:	930d      	str	r3, [sp, #52]	; 0x34
 8008052:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008054:	3301      	adds	r3, #1
 8008056:	930e      	str	r3, [sp, #56]	; 0x38
 8008058:	e7e5      	b.n	8008026 <_svfprintf_r+0x936>
 800805a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800805c:	3301      	adds	r3, #1
 800805e:	930c      	str	r3, [sp, #48]	; 0x30
 8008060:	e7e1      	b.n	8008026 <_svfprintf_r+0x936>
 8008062:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008064:	930c      	str	r3, [sp, #48]	; 0x30
 8008066:	e646      	b.n	8007cf6 <_svfprintf_r+0x606>
 8008068:	4632      	mov	r2, r6
 800806a:	f852 3b04 	ldr.w	r3, [r2], #4
 800806e:	f01a 0f20 	tst.w	sl, #32
 8008072:	920a      	str	r2, [sp, #40]	; 0x28
 8008074:	d009      	beq.n	800808a <_svfprintf_r+0x99a>
 8008076:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008078:	4610      	mov	r0, r2
 800807a:	17d1      	asrs	r1, r2, #31
 800807c:	e9c3 0100 	strd	r0, r1, [r3]
 8008080:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008082:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008084:	9307      	str	r3, [sp, #28]
 8008086:	f7ff bb6f 	b.w	8007768 <_svfprintf_r+0x78>
 800808a:	f01a 0f10 	tst.w	sl, #16
 800808e:	d002      	beq.n	8008096 <_svfprintf_r+0x9a6>
 8008090:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008092:	601a      	str	r2, [r3, #0]
 8008094:	e7f4      	b.n	8008080 <_svfprintf_r+0x990>
 8008096:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800809a:	d002      	beq.n	80080a2 <_svfprintf_r+0x9b2>
 800809c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800809e:	801a      	strh	r2, [r3, #0]
 80080a0:	e7ee      	b.n	8008080 <_svfprintf_r+0x990>
 80080a2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80080a6:	d0f3      	beq.n	8008090 <_svfprintf_r+0x9a0>
 80080a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80080aa:	701a      	strb	r2, [r3, #0]
 80080ac:	e7e8      	b.n	8008080 <_svfprintf_r+0x990>
 80080ae:	f04a 0a10 	orr.w	sl, sl, #16
 80080b2:	f01a 0f20 	tst.w	sl, #32
 80080b6:	d01e      	beq.n	80080f6 <_svfprintf_r+0xa06>
 80080b8:	3607      	adds	r6, #7
 80080ba:	f026 0307 	bic.w	r3, r6, #7
 80080be:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80080c2:	930a      	str	r3, [sp, #40]	; 0x28
 80080c4:	2300      	movs	r3, #0
 80080c6:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80080ca:	2200      	movs	r2, #0
 80080cc:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 80080d0:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 80080d4:	f000 84b1 	beq.w	8008a3a <_svfprintf_r+0x134a>
 80080d8:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 80080dc:	920c      	str	r2, [sp, #48]	; 0x30
 80080de:	ea56 0207 	orrs.w	r2, r6, r7
 80080e2:	f040 84b0 	bne.w	8008a46 <_svfprintf_r+0x1356>
 80080e6:	f1b8 0f00 	cmp.w	r8, #0
 80080ea:	f000 8103 	beq.w	80082f4 <_svfprintf_r+0xc04>
 80080ee:	2b01      	cmp	r3, #1
 80080f0:	f040 84ac 	bne.w	8008a4c <_svfprintf_r+0x135c>
 80080f4:	e098      	b.n	8008228 <_svfprintf_r+0xb38>
 80080f6:	1d33      	adds	r3, r6, #4
 80080f8:	f01a 0f10 	tst.w	sl, #16
 80080fc:	930a      	str	r3, [sp, #40]	; 0x28
 80080fe:	d001      	beq.n	8008104 <_svfprintf_r+0xa14>
 8008100:	6836      	ldr	r6, [r6, #0]
 8008102:	e003      	b.n	800810c <_svfprintf_r+0xa1c>
 8008104:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008108:	d002      	beq.n	8008110 <_svfprintf_r+0xa20>
 800810a:	8836      	ldrh	r6, [r6, #0]
 800810c:	2700      	movs	r7, #0
 800810e:	e7d9      	b.n	80080c4 <_svfprintf_r+0x9d4>
 8008110:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008114:	d0f4      	beq.n	8008100 <_svfprintf_r+0xa10>
 8008116:	7836      	ldrb	r6, [r6, #0]
 8008118:	e7f8      	b.n	800810c <_svfprintf_r+0xa1c>
 800811a:	4633      	mov	r3, r6
 800811c:	f853 6b04 	ldr.w	r6, [r3], #4
 8008120:	2278      	movs	r2, #120	; 0x78
 8008122:	930a      	str	r3, [sp, #40]	; 0x28
 8008124:	f647 0330 	movw	r3, #30768	; 0x7830
 8008128:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800812c:	4ba8      	ldr	r3, [pc, #672]	; (80083d0 <_svfprintf_r+0xce0>)
 800812e:	2700      	movs	r7, #0
 8008130:	931b      	str	r3, [sp, #108]	; 0x6c
 8008132:	f04a 0a02 	orr.w	sl, sl, #2
 8008136:	2302      	movs	r3, #2
 8008138:	920b      	str	r2, [sp, #44]	; 0x2c
 800813a:	e7c6      	b.n	80080ca <_svfprintf_r+0x9da>
 800813c:	4632      	mov	r2, r6
 800813e:	2500      	movs	r5, #0
 8008140:	f852 3b04 	ldr.w	r3, [r2], #4
 8008144:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8008148:	9307      	str	r3, [sp, #28]
 800814a:	920a      	str	r2, [sp, #40]	; 0x28
 800814c:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8008150:	d010      	beq.n	8008174 <_svfprintf_r+0xa84>
 8008152:	4642      	mov	r2, r8
 8008154:	4629      	mov	r1, r5
 8008156:	9807      	ldr	r0, [sp, #28]
 8008158:	f003 fa24 	bl	800b5a4 <memchr>
 800815c:	4607      	mov	r7, r0
 800815e:	2800      	cmp	r0, #0
 8008160:	f43f ac85 	beq.w	8007a6e <_svfprintf_r+0x37e>
 8008164:	9b07      	ldr	r3, [sp, #28]
 8008166:	462f      	mov	r7, r5
 8008168:	462e      	mov	r6, r5
 800816a:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800816e:	eba0 0803 	sub.w	r8, r0, r3
 8008172:	e5c8      	b.n	8007d06 <_svfprintf_r+0x616>
 8008174:	9807      	ldr	r0, [sp, #28]
 8008176:	f7f7 ffeb 	bl	8000150 <strlen>
 800817a:	462f      	mov	r7, r5
 800817c:	4680      	mov	r8, r0
 800817e:	e476      	b.n	8007a6e <_svfprintf_r+0x37e>
 8008180:	f04a 0a10 	orr.w	sl, sl, #16
 8008184:	f01a 0f20 	tst.w	sl, #32
 8008188:	d007      	beq.n	800819a <_svfprintf_r+0xaaa>
 800818a:	3607      	adds	r6, #7
 800818c:	f026 0307 	bic.w	r3, r6, #7
 8008190:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008194:	930a      	str	r3, [sp, #40]	; 0x28
 8008196:	2301      	movs	r3, #1
 8008198:	e797      	b.n	80080ca <_svfprintf_r+0x9da>
 800819a:	1d33      	adds	r3, r6, #4
 800819c:	f01a 0f10 	tst.w	sl, #16
 80081a0:	930a      	str	r3, [sp, #40]	; 0x28
 80081a2:	d001      	beq.n	80081a8 <_svfprintf_r+0xab8>
 80081a4:	6836      	ldr	r6, [r6, #0]
 80081a6:	e003      	b.n	80081b0 <_svfprintf_r+0xac0>
 80081a8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80081ac:	d002      	beq.n	80081b4 <_svfprintf_r+0xac4>
 80081ae:	8836      	ldrh	r6, [r6, #0]
 80081b0:	2700      	movs	r7, #0
 80081b2:	e7f0      	b.n	8008196 <_svfprintf_r+0xaa6>
 80081b4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80081b8:	d0f4      	beq.n	80081a4 <_svfprintf_r+0xab4>
 80081ba:	7836      	ldrb	r6, [r6, #0]
 80081bc:	e7f8      	b.n	80081b0 <_svfprintf_r+0xac0>
 80081be:	4b85      	ldr	r3, [pc, #532]	; (80083d4 <_svfprintf_r+0xce4>)
 80081c0:	f01a 0f20 	tst.w	sl, #32
 80081c4:	931b      	str	r3, [sp, #108]	; 0x6c
 80081c6:	d019      	beq.n	80081fc <_svfprintf_r+0xb0c>
 80081c8:	3607      	adds	r6, #7
 80081ca:	f026 0307 	bic.w	r3, r6, #7
 80081ce:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80081d2:	930a      	str	r3, [sp, #40]	; 0x28
 80081d4:	f01a 0f01 	tst.w	sl, #1
 80081d8:	d00a      	beq.n	80081f0 <_svfprintf_r+0xb00>
 80081da:	ea56 0307 	orrs.w	r3, r6, r7
 80081de:	d007      	beq.n	80081f0 <_svfprintf_r+0xb00>
 80081e0:	2330      	movs	r3, #48	; 0x30
 80081e2:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80081e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081e8:	f04a 0a02 	orr.w	sl, sl, #2
 80081ec:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80081f0:	2302      	movs	r3, #2
 80081f2:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80081f6:	e768      	b.n	80080ca <_svfprintf_r+0x9da>
 80081f8:	4b75      	ldr	r3, [pc, #468]	; (80083d0 <_svfprintf_r+0xce0>)
 80081fa:	e7e1      	b.n	80081c0 <_svfprintf_r+0xad0>
 80081fc:	1d33      	adds	r3, r6, #4
 80081fe:	f01a 0f10 	tst.w	sl, #16
 8008202:	930a      	str	r3, [sp, #40]	; 0x28
 8008204:	d001      	beq.n	800820a <_svfprintf_r+0xb1a>
 8008206:	6836      	ldr	r6, [r6, #0]
 8008208:	e003      	b.n	8008212 <_svfprintf_r+0xb22>
 800820a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800820e:	d002      	beq.n	8008216 <_svfprintf_r+0xb26>
 8008210:	8836      	ldrh	r6, [r6, #0]
 8008212:	2700      	movs	r7, #0
 8008214:	e7de      	b.n	80081d4 <_svfprintf_r+0xae4>
 8008216:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800821a:	d0f4      	beq.n	8008206 <_svfprintf_r+0xb16>
 800821c:	7836      	ldrb	r6, [r6, #0]
 800821e:	e7f8      	b.n	8008212 <_svfprintf_r+0xb22>
 8008220:	2f00      	cmp	r7, #0
 8008222:	bf08      	it	eq
 8008224:	2e0a      	cmpeq	r6, #10
 8008226:	d206      	bcs.n	8008236 <_svfprintf_r+0xb46>
 8008228:	3630      	adds	r6, #48	; 0x30
 800822a:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800822e:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8008232:	f000 bc2d 	b.w	8008a90 <_svfprintf_r+0x13a0>
 8008236:	2300      	movs	r3, #0
 8008238:	9308      	str	r3, [sp, #32]
 800823a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800823c:	ad52      	add	r5, sp, #328	; 0x148
 800823e:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8008242:	1e6b      	subs	r3, r5, #1
 8008244:	9307      	str	r3, [sp, #28]
 8008246:	220a      	movs	r2, #10
 8008248:	2300      	movs	r3, #0
 800824a:	4630      	mov	r0, r6
 800824c:	4639      	mov	r1, r7
 800824e:	f7f8 fc6b 	bl	8000b28 <__aeabi_uldivmod>
 8008252:	9b08      	ldr	r3, [sp, #32]
 8008254:	3230      	adds	r2, #48	; 0x30
 8008256:	3301      	adds	r3, #1
 8008258:	f805 2c01 	strb.w	r2, [r5, #-1]
 800825c:	9308      	str	r3, [sp, #32]
 800825e:	f1ba 0f00 	cmp.w	sl, #0
 8008262:	d019      	beq.n	8008298 <_svfprintf_r+0xba8>
 8008264:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008266:	9a08      	ldr	r2, [sp, #32]
 8008268:	781b      	ldrb	r3, [r3, #0]
 800826a:	429a      	cmp	r2, r3
 800826c:	d114      	bne.n	8008298 <_svfprintf_r+0xba8>
 800826e:	2aff      	cmp	r2, #255	; 0xff
 8008270:	d012      	beq.n	8008298 <_svfprintf_r+0xba8>
 8008272:	2f00      	cmp	r7, #0
 8008274:	bf08      	it	eq
 8008276:	2e0a      	cmpeq	r6, #10
 8008278:	d30e      	bcc.n	8008298 <_svfprintf_r+0xba8>
 800827a:	9b07      	ldr	r3, [sp, #28]
 800827c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800827e:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008280:	1a9b      	subs	r3, r3, r2
 8008282:	4618      	mov	r0, r3
 8008284:	9307      	str	r3, [sp, #28]
 8008286:	f003 ff18 	bl	800c0ba <strncpy>
 800828a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800828c:	785d      	ldrb	r5, [r3, #1]
 800828e:	b1ed      	cbz	r5, 80082cc <_svfprintf_r+0xbdc>
 8008290:	3301      	adds	r3, #1
 8008292:	930e      	str	r3, [sp, #56]	; 0x38
 8008294:	2300      	movs	r3, #0
 8008296:	9308      	str	r3, [sp, #32]
 8008298:	220a      	movs	r2, #10
 800829a:	2300      	movs	r3, #0
 800829c:	4630      	mov	r0, r6
 800829e:	4639      	mov	r1, r7
 80082a0:	f7f8 fc42 	bl	8000b28 <__aeabi_uldivmod>
 80082a4:	2f00      	cmp	r7, #0
 80082a6:	bf08      	it	eq
 80082a8:	2e0a      	cmpeq	r6, #10
 80082aa:	d20b      	bcs.n	80082c4 <_svfprintf_r+0xbd4>
 80082ac:	2700      	movs	r7, #0
 80082ae:	9b07      	ldr	r3, [sp, #28]
 80082b0:	aa52      	add	r2, sp, #328	; 0x148
 80082b2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80082b6:	4646      	mov	r6, r8
 80082b8:	eba2 0803 	sub.w	r8, r2, r3
 80082bc:	463d      	mov	r5, r7
 80082be:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 80082c2:	e520      	b.n	8007d06 <_svfprintf_r+0x616>
 80082c4:	4606      	mov	r6, r0
 80082c6:	460f      	mov	r7, r1
 80082c8:	9d07      	ldr	r5, [sp, #28]
 80082ca:	e7ba      	b.n	8008242 <_svfprintf_r+0xb52>
 80082cc:	9508      	str	r5, [sp, #32]
 80082ce:	e7e3      	b.n	8008298 <_svfprintf_r+0xba8>
 80082d0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80082d2:	f006 030f 	and.w	r3, r6, #15
 80082d6:	5cd3      	ldrb	r3, [r2, r3]
 80082d8:	9a07      	ldr	r2, [sp, #28]
 80082da:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80082de:	0933      	lsrs	r3, r6, #4
 80082e0:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80082e4:	9207      	str	r2, [sp, #28]
 80082e6:	093a      	lsrs	r2, r7, #4
 80082e8:	461e      	mov	r6, r3
 80082ea:	4617      	mov	r7, r2
 80082ec:	ea56 0307 	orrs.w	r3, r6, r7
 80082f0:	d1ee      	bne.n	80082d0 <_svfprintf_r+0xbe0>
 80082f2:	e7db      	b.n	80082ac <_svfprintf_r+0xbbc>
 80082f4:	b933      	cbnz	r3, 8008304 <_svfprintf_r+0xc14>
 80082f6:	f01a 0f01 	tst.w	sl, #1
 80082fa:	d003      	beq.n	8008304 <_svfprintf_r+0xc14>
 80082fc:	2330      	movs	r3, #48	; 0x30
 80082fe:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8008302:	e794      	b.n	800822e <_svfprintf_r+0xb3e>
 8008304:	ab52      	add	r3, sp, #328	; 0x148
 8008306:	e3c3      	b.n	8008a90 <_svfprintf_r+0x13a0>
 8008308:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800830a:	2b00      	cmp	r3, #0
 800830c:	f000 838a 	beq.w	8008a24 <_svfprintf_r+0x1334>
 8008310:	2000      	movs	r0, #0
 8008312:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008316:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800831a:	960a      	str	r6, [sp, #40]	; 0x28
 800831c:	f7ff bb3f 	b.w	800799e <_svfprintf_r+0x2ae>
 8008320:	2010      	movs	r0, #16
 8008322:	2b07      	cmp	r3, #7
 8008324:	4402      	add	r2, r0
 8008326:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800832a:	6060      	str	r0, [r4, #4]
 800832c:	dd08      	ble.n	8008340 <_svfprintf_r+0xc50>
 800832e:	4659      	mov	r1, fp
 8008330:	4648      	mov	r0, r9
 8008332:	aa26      	add	r2, sp, #152	; 0x98
 8008334:	f003 fed4 	bl	800c0e0 <__ssprint_r>
 8008338:	2800      	cmp	r0, #0
 800833a:	f040 8351 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 800833e:	a929      	add	r1, sp, #164	; 0xa4
 8008340:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008342:	460c      	mov	r4, r1
 8008344:	3b10      	subs	r3, #16
 8008346:	9317      	str	r3, [sp, #92]	; 0x5c
 8008348:	e4f9      	b.n	8007d3e <_svfprintf_r+0x64e>
 800834a:	460c      	mov	r4, r1
 800834c:	e513      	b.n	8007d76 <_svfprintf_r+0x686>
 800834e:	4659      	mov	r1, fp
 8008350:	4648      	mov	r0, r9
 8008352:	aa26      	add	r2, sp, #152	; 0x98
 8008354:	f003 fec4 	bl	800c0e0 <__ssprint_r>
 8008358:	2800      	cmp	r0, #0
 800835a:	f040 8341 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 800835e:	ac29      	add	r4, sp, #164	; 0xa4
 8008360:	e51b      	b.n	8007d9a <_svfprintf_r+0x6aa>
 8008362:	4659      	mov	r1, fp
 8008364:	4648      	mov	r0, r9
 8008366:	aa26      	add	r2, sp, #152	; 0x98
 8008368:	f003 feba 	bl	800c0e0 <__ssprint_r>
 800836c:	2800      	cmp	r0, #0
 800836e:	f040 8337 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 8008372:	ac29      	add	r4, sp, #164	; 0xa4
 8008374:	e521      	b.n	8007dba <_svfprintf_r+0x6ca>
 8008376:	2010      	movs	r0, #16
 8008378:	2b07      	cmp	r3, #7
 800837a:	4402      	add	r2, r0
 800837c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008380:	6060      	str	r0, [r4, #4]
 8008382:	dd08      	ble.n	8008396 <_svfprintf_r+0xca6>
 8008384:	4659      	mov	r1, fp
 8008386:	4648      	mov	r0, r9
 8008388:	aa26      	add	r2, sp, #152	; 0x98
 800838a:	f003 fea9 	bl	800c0e0 <__ssprint_r>
 800838e:	2800      	cmp	r0, #0
 8008390:	f040 8326 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 8008394:	a929      	add	r1, sp, #164	; 0xa4
 8008396:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008398:	460c      	mov	r4, r1
 800839a:	3b10      	subs	r3, #16
 800839c:	9317      	str	r3, [sp, #92]	; 0x5c
 800839e:	e515      	b.n	8007dcc <_svfprintf_r+0x6dc>
 80083a0:	460c      	mov	r4, r1
 80083a2:	e52f      	b.n	8007e04 <_svfprintf_r+0x714>
 80083a4:	2010      	movs	r0, #16
 80083a6:	2b07      	cmp	r3, #7
 80083a8:	4402      	add	r2, r0
 80083aa:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80083ae:	6060      	str	r0, [r4, #4]
 80083b0:	dd08      	ble.n	80083c4 <_svfprintf_r+0xcd4>
 80083b2:	4659      	mov	r1, fp
 80083b4:	4648      	mov	r0, r9
 80083b6:	aa26      	add	r2, sp, #152	; 0x98
 80083b8:	f003 fe92 	bl	800c0e0 <__ssprint_r>
 80083bc:	2800      	cmp	r0, #0
 80083be:	f040 830f 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 80083c2:	a929      	add	r1, sp, #164	; 0xa4
 80083c4:	460c      	mov	r4, r1
 80083c6:	3e10      	subs	r6, #16
 80083c8:	e520      	b.n	8007e0c <_svfprintf_r+0x71c>
 80083ca:	460c      	mov	r4, r1
 80083cc:	e546      	b.n	8007e5c <_svfprintf_r+0x76c>
 80083ce:	bf00      	nop
 80083d0:	0800dac4 	.word	0x0800dac4
 80083d4:	0800dad5 	.word	0x0800dad5
 80083d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083da:	2b65      	cmp	r3, #101	; 0x65
 80083dc:	f340 824a 	ble.w	8008874 <_svfprintf_r+0x1184>
 80083e0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80083e4:	2200      	movs	r2, #0
 80083e6:	2300      	movs	r3, #0
 80083e8:	f7f8 fade 	bl	80009a8 <__aeabi_dcmpeq>
 80083ec:	2800      	cmp	r0, #0
 80083ee:	d06a      	beq.n	80084c6 <_svfprintf_r+0xdd6>
 80083f0:	4b6f      	ldr	r3, [pc, #444]	; (80085b0 <_svfprintf_r+0xec0>)
 80083f2:	6023      	str	r3, [r4, #0]
 80083f4:	2301      	movs	r3, #1
 80083f6:	441e      	add	r6, r3
 80083f8:	6063      	str	r3, [r4, #4]
 80083fa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80083fc:	9628      	str	r6, [sp, #160]	; 0xa0
 80083fe:	3301      	adds	r3, #1
 8008400:	2b07      	cmp	r3, #7
 8008402:	9327      	str	r3, [sp, #156]	; 0x9c
 8008404:	dc38      	bgt.n	8008478 <_svfprintf_r+0xd88>
 8008406:	3408      	adds	r4, #8
 8008408:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800840a:	9a08      	ldr	r2, [sp, #32]
 800840c:	4293      	cmp	r3, r2
 800840e:	db03      	blt.n	8008418 <_svfprintf_r+0xd28>
 8008410:	f01a 0f01 	tst.w	sl, #1
 8008414:	f43f ad33 	beq.w	8007e7e <_svfprintf_r+0x78e>
 8008418:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800841a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800841c:	6023      	str	r3, [r4, #0]
 800841e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008420:	6063      	str	r3, [r4, #4]
 8008422:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008424:	4413      	add	r3, r2
 8008426:	9328      	str	r3, [sp, #160]	; 0xa0
 8008428:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800842a:	3301      	adds	r3, #1
 800842c:	2b07      	cmp	r3, #7
 800842e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008430:	dc2c      	bgt.n	800848c <_svfprintf_r+0xd9c>
 8008432:	3408      	adds	r4, #8
 8008434:	9b08      	ldr	r3, [sp, #32]
 8008436:	1e5d      	subs	r5, r3, #1
 8008438:	2d00      	cmp	r5, #0
 800843a:	f77f ad20 	ble.w	8007e7e <_svfprintf_r+0x78e>
 800843e:	f04f 0810 	mov.w	r8, #16
 8008442:	4e5c      	ldr	r6, [pc, #368]	; (80085b4 <_svfprintf_r+0xec4>)
 8008444:	2d10      	cmp	r5, #16
 8008446:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800844a:	f104 0108 	add.w	r1, r4, #8
 800844e:	f103 0301 	add.w	r3, r3, #1
 8008452:	6026      	str	r6, [r4, #0]
 8008454:	dc24      	bgt.n	80084a0 <_svfprintf_r+0xdb0>
 8008456:	6065      	str	r5, [r4, #4]
 8008458:	2b07      	cmp	r3, #7
 800845a:	4415      	add	r5, r2
 800845c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008460:	f340 829c 	ble.w	800899c <_svfprintf_r+0x12ac>
 8008464:	4659      	mov	r1, fp
 8008466:	4648      	mov	r0, r9
 8008468:	aa26      	add	r2, sp, #152	; 0x98
 800846a:	f003 fe39 	bl	800c0e0 <__ssprint_r>
 800846e:	2800      	cmp	r0, #0
 8008470:	f040 82b6 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 8008474:	ac29      	add	r4, sp, #164	; 0xa4
 8008476:	e502      	b.n	8007e7e <_svfprintf_r+0x78e>
 8008478:	4659      	mov	r1, fp
 800847a:	4648      	mov	r0, r9
 800847c:	aa26      	add	r2, sp, #152	; 0x98
 800847e:	f003 fe2f 	bl	800c0e0 <__ssprint_r>
 8008482:	2800      	cmp	r0, #0
 8008484:	f040 82ac 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 8008488:	ac29      	add	r4, sp, #164	; 0xa4
 800848a:	e7bd      	b.n	8008408 <_svfprintf_r+0xd18>
 800848c:	4659      	mov	r1, fp
 800848e:	4648      	mov	r0, r9
 8008490:	aa26      	add	r2, sp, #152	; 0x98
 8008492:	f003 fe25 	bl	800c0e0 <__ssprint_r>
 8008496:	2800      	cmp	r0, #0
 8008498:	f040 82a2 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 800849c:	ac29      	add	r4, sp, #164	; 0xa4
 800849e:	e7c9      	b.n	8008434 <_svfprintf_r+0xd44>
 80084a0:	3210      	adds	r2, #16
 80084a2:	2b07      	cmp	r3, #7
 80084a4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80084a8:	f8c4 8004 	str.w	r8, [r4, #4]
 80084ac:	dd08      	ble.n	80084c0 <_svfprintf_r+0xdd0>
 80084ae:	4659      	mov	r1, fp
 80084b0:	4648      	mov	r0, r9
 80084b2:	aa26      	add	r2, sp, #152	; 0x98
 80084b4:	f003 fe14 	bl	800c0e0 <__ssprint_r>
 80084b8:	2800      	cmp	r0, #0
 80084ba:	f040 8291 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 80084be:	a929      	add	r1, sp, #164	; 0xa4
 80084c0:	460c      	mov	r4, r1
 80084c2:	3d10      	subs	r5, #16
 80084c4:	e7be      	b.n	8008444 <_svfprintf_r+0xd54>
 80084c6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	dc75      	bgt.n	80085b8 <_svfprintf_r+0xec8>
 80084cc:	4b38      	ldr	r3, [pc, #224]	; (80085b0 <_svfprintf_r+0xec0>)
 80084ce:	6023      	str	r3, [r4, #0]
 80084d0:	2301      	movs	r3, #1
 80084d2:	441e      	add	r6, r3
 80084d4:	6063      	str	r3, [r4, #4]
 80084d6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80084d8:	9628      	str	r6, [sp, #160]	; 0xa0
 80084da:	3301      	adds	r3, #1
 80084dc:	2b07      	cmp	r3, #7
 80084de:	9327      	str	r3, [sp, #156]	; 0x9c
 80084e0:	dc3e      	bgt.n	8008560 <_svfprintf_r+0xe70>
 80084e2:	3408      	adds	r4, #8
 80084e4:	9908      	ldr	r1, [sp, #32]
 80084e6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80084e8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80084ea:	430a      	orrs	r2, r1
 80084ec:	f00a 0101 	and.w	r1, sl, #1
 80084f0:	430a      	orrs	r2, r1
 80084f2:	f43f acc4 	beq.w	8007e7e <_svfprintf_r+0x78e>
 80084f6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80084f8:	6022      	str	r2, [r4, #0]
 80084fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80084fc:	4413      	add	r3, r2
 80084fe:	9328      	str	r3, [sp, #160]	; 0xa0
 8008500:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008502:	6062      	str	r2, [r4, #4]
 8008504:	3301      	adds	r3, #1
 8008506:	2b07      	cmp	r3, #7
 8008508:	9327      	str	r3, [sp, #156]	; 0x9c
 800850a:	dc33      	bgt.n	8008574 <_svfprintf_r+0xe84>
 800850c:	3408      	adds	r4, #8
 800850e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008510:	2d00      	cmp	r5, #0
 8008512:	da1c      	bge.n	800854e <_svfprintf_r+0xe5e>
 8008514:	4623      	mov	r3, r4
 8008516:	f04f 0810 	mov.w	r8, #16
 800851a:	4e26      	ldr	r6, [pc, #152]	; (80085b4 <_svfprintf_r+0xec4>)
 800851c:	426d      	negs	r5, r5
 800851e:	2d10      	cmp	r5, #16
 8008520:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8008524:	f104 0408 	add.w	r4, r4, #8
 8008528:	f102 0201 	add.w	r2, r2, #1
 800852c:	601e      	str	r6, [r3, #0]
 800852e:	dc2b      	bgt.n	8008588 <_svfprintf_r+0xe98>
 8008530:	605d      	str	r5, [r3, #4]
 8008532:	2a07      	cmp	r2, #7
 8008534:	440d      	add	r5, r1
 8008536:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800853a:	dd08      	ble.n	800854e <_svfprintf_r+0xe5e>
 800853c:	4659      	mov	r1, fp
 800853e:	4648      	mov	r0, r9
 8008540:	aa26      	add	r2, sp, #152	; 0x98
 8008542:	f003 fdcd 	bl	800c0e0 <__ssprint_r>
 8008546:	2800      	cmp	r0, #0
 8008548:	f040 824a 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 800854c:	ac29      	add	r4, sp, #164	; 0xa4
 800854e:	9b07      	ldr	r3, [sp, #28]
 8008550:	9a08      	ldr	r2, [sp, #32]
 8008552:	6023      	str	r3, [r4, #0]
 8008554:	9b08      	ldr	r3, [sp, #32]
 8008556:	6063      	str	r3, [r4, #4]
 8008558:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800855a:	4413      	add	r3, r2
 800855c:	9328      	str	r3, [sp, #160]	; 0xa0
 800855e:	e487      	b.n	8007e70 <_svfprintf_r+0x780>
 8008560:	4659      	mov	r1, fp
 8008562:	4648      	mov	r0, r9
 8008564:	aa26      	add	r2, sp, #152	; 0x98
 8008566:	f003 fdbb 	bl	800c0e0 <__ssprint_r>
 800856a:	2800      	cmp	r0, #0
 800856c:	f040 8238 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 8008570:	ac29      	add	r4, sp, #164	; 0xa4
 8008572:	e7b7      	b.n	80084e4 <_svfprintf_r+0xdf4>
 8008574:	4659      	mov	r1, fp
 8008576:	4648      	mov	r0, r9
 8008578:	aa26      	add	r2, sp, #152	; 0x98
 800857a:	f003 fdb1 	bl	800c0e0 <__ssprint_r>
 800857e:	2800      	cmp	r0, #0
 8008580:	f040 822e 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 8008584:	ac29      	add	r4, sp, #164	; 0xa4
 8008586:	e7c2      	b.n	800850e <_svfprintf_r+0xe1e>
 8008588:	3110      	adds	r1, #16
 800858a:	2a07      	cmp	r2, #7
 800858c:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8008590:	f8c3 8004 	str.w	r8, [r3, #4]
 8008594:	dd08      	ble.n	80085a8 <_svfprintf_r+0xeb8>
 8008596:	4659      	mov	r1, fp
 8008598:	4648      	mov	r0, r9
 800859a:	aa26      	add	r2, sp, #152	; 0x98
 800859c:	f003 fda0 	bl	800c0e0 <__ssprint_r>
 80085a0:	2800      	cmp	r0, #0
 80085a2:	f040 821d 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 80085a6:	ac29      	add	r4, sp, #164	; 0xa4
 80085a8:	4623      	mov	r3, r4
 80085aa:	3d10      	subs	r5, #16
 80085ac:	e7b7      	b.n	800851e <_svfprintf_r+0xe2e>
 80085ae:	bf00      	nop
 80085b0:	0800dae6 	.word	0x0800dae6
 80085b4:	0800daf8 	.word	0x0800daf8
 80085b8:	9b08      	ldr	r3, [sp, #32]
 80085ba:	42ab      	cmp	r3, r5
 80085bc:	bfa8      	it	ge
 80085be:	462b      	movge	r3, r5
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	4698      	mov	r8, r3
 80085c4:	dd0b      	ble.n	80085de <_svfprintf_r+0xeee>
 80085c6:	9b07      	ldr	r3, [sp, #28]
 80085c8:	4446      	add	r6, r8
 80085ca:	e9c4 3800 	strd	r3, r8, [r4]
 80085ce:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80085d0:	9628      	str	r6, [sp, #160]	; 0xa0
 80085d2:	3301      	adds	r3, #1
 80085d4:	2b07      	cmp	r3, #7
 80085d6:	9327      	str	r3, [sp, #156]	; 0x9c
 80085d8:	f300 808f 	bgt.w	80086fa <_svfprintf_r+0x100a>
 80085dc:	3408      	adds	r4, #8
 80085de:	f1b8 0f00 	cmp.w	r8, #0
 80085e2:	bfb4      	ite	lt
 80085e4:	462e      	movlt	r6, r5
 80085e6:	eba5 0608 	subge.w	r6, r5, r8
 80085ea:	2e00      	cmp	r6, #0
 80085ec:	dd1c      	ble.n	8008628 <_svfprintf_r+0xf38>
 80085ee:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8008870 <_svfprintf_r+0x1180>
 80085f2:	2e10      	cmp	r6, #16
 80085f4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80085f8:	f104 0108 	add.w	r1, r4, #8
 80085fc:	f103 0301 	add.w	r3, r3, #1
 8008600:	f8c4 8000 	str.w	r8, [r4]
 8008604:	f300 8083 	bgt.w	800870e <_svfprintf_r+0x101e>
 8008608:	6066      	str	r6, [r4, #4]
 800860a:	2b07      	cmp	r3, #7
 800860c:	4416      	add	r6, r2
 800860e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008612:	f340 808f 	ble.w	8008734 <_svfprintf_r+0x1044>
 8008616:	4659      	mov	r1, fp
 8008618:	4648      	mov	r0, r9
 800861a:	aa26      	add	r2, sp, #152	; 0x98
 800861c:	f003 fd60 	bl	800c0e0 <__ssprint_r>
 8008620:	2800      	cmp	r0, #0
 8008622:	f040 81dd 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 8008626:	ac29      	add	r4, sp, #164	; 0xa4
 8008628:	9b07      	ldr	r3, [sp, #28]
 800862a:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 800862e:	441d      	add	r5, r3
 8008630:	d00c      	beq.n	800864c <_svfprintf_r+0xf5c>
 8008632:	4e8f      	ldr	r6, [pc, #572]	; (8008870 <_svfprintf_r+0x1180>)
 8008634:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008636:	2b00      	cmp	r3, #0
 8008638:	d17e      	bne.n	8008738 <_svfprintf_r+0x1048>
 800863a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800863c:	2b00      	cmp	r3, #0
 800863e:	d17e      	bne.n	800873e <_svfprintf_r+0x104e>
 8008640:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8008644:	4413      	add	r3, r2
 8008646:	429d      	cmp	r5, r3
 8008648:	bf28      	it	cs
 800864a:	461d      	movcs	r5, r3
 800864c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800864e:	9a08      	ldr	r2, [sp, #32]
 8008650:	4293      	cmp	r3, r2
 8008652:	db02      	blt.n	800865a <_svfprintf_r+0xf6a>
 8008654:	f01a 0f01 	tst.w	sl, #1
 8008658:	d00e      	beq.n	8008678 <_svfprintf_r+0xf88>
 800865a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800865c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800865e:	6023      	str	r3, [r4, #0]
 8008660:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008662:	6063      	str	r3, [r4, #4]
 8008664:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008666:	4413      	add	r3, r2
 8008668:	9328      	str	r3, [sp, #160]	; 0xa0
 800866a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800866c:	3301      	adds	r3, #1
 800866e:	2b07      	cmp	r3, #7
 8008670:	9327      	str	r3, [sp, #156]	; 0x9c
 8008672:	f300 80e8 	bgt.w	8008846 <_svfprintf_r+0x1156>
 8008676:	3408      	adds	r4, #8
 8008678:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800867a:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 800867e:	440b      	add	r3, r1
 8008680:	1b8e      	subs	r6, r1, r6
 8008682:	1b5a      	subs	r2, r3, r5
 8008684:	4296      	cmp	r6, r2
 8008686:	bfa8      	it	ge
 8008688:	4616      	movge	r6, r2
 800868a:	2e00      	cmp	r6, #0
 800868c:	dd0b      	ble.n	80086a6 <_svfprintf_r+0xfb6>
 800868e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008690:	e9c4 5600 	strd	r5, r6, [r4]
 8008694:	4433      	add	r3, r6
 8008696:	9328      	str	r3, [sp, #160]	; 0xa0
 8008698:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800869a:	3301      	adds	r3, #1
 800869c:	2b07      	cmp	r3, #7
 800869e:	9327      	str	r3, [sp, #156]	; 0x9c
 80086a0:	f300 80db 	bgt.w	800885a <_svfprintf_r+0x116a>
 80086a4:	3408      	adds	r4, #8
 80086a6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80086a8:	9b08      	ldr	r3, [sp, #32]
 80086aa:	2e00      	cmp	r6, #0
 80086ac:	eba3 0505 	sub.w	r5, r3, r5
 80086b0:	bfa8      	it	ge
 80086b2:	1bad      	subge	r5, r5, r6
 80086b4:	2d00      	cmp	r5, #0
 80086b6:	f77f abe2 	ble.w	8007e7e <_svfprintf_r+0x78e>
 80086ba:	f04f 0810 	mov.w	r8, #16
 80086be:	4e6c      	ldr	r6, [pc, #432]	; (8008870 <_svfprintf_r+0x1180>)
 80086c0:	2d10      	cmp	r5, #16
 80086c2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80086c6:	f104 0108 	add.w	r1, r4, #8
 80086ca:	f103 0301 	add.w	r3, r3, #1
 80086ce:	6026      	str	r6, [r4, #0]
 80086d0:	f77f aec1 	ble.w	8008456 <_svfprintf_r+0xd66>
 80086d4:	3210      	adds	r2, #16
 80086d6:	2b07      	cmp	r3, #7
 80086d8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80086dc:	f8c4 8004 	str.w	r8, [r4, #4]
 80086e0:	dd08      	ble.n	80086f4 <_svfprintf_r+0x1004>
 80086e2:	4659      	mov	r1, fp
 80086e4:	4648      	mov	r0, r9
 80086e6:	aa26      	add	r2, sp, #152	; 0x98
 80086e8:	f003 fcfa 	bl	800c0e0 <__ssprint_r>
 80086ec:	2800      	cmp	r0, #0
 80086ee:	f040 8177 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 80086f2:	a929      	add	r1, sp, #164	; 0xa4
 80086f4:	460c      	mov	r4, r1
 80086f6:	3d10      	subs	r5, #16
 80086f8:	e7e2      	b.n	80086c0 <_svfprintf_r+0xfd0>
 80086fa:	4659      	mov	r1, fp
 80086fc:	4648      	mov	r0, r9
 80086fe:	aa26      	add	r2, sp, #152	; 0x98
 8008700:	f003 fcee 	bl	800c0e0 <__ssprint_r>
 8008704:	2800      	cmp	r0, #0
 8008706:	f040 816b 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 800870a:	ac29      	add	r4, sp, #164	; 0xa4
 800870c:	e767      	b.n	80085de <_svfprintf_r+0xeee>
 800870e:	2010      	movs	r0, #16
 8008710:	2b07      	cmp	r3, #7
 8008712:	4402      	add	r2, r0
 8008714:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008718:	6060      	str	r0, [r4, #4]
 800871a:	dd08      	ble.n	800872e <_svfprintf_r+0x103e>
 800871c:	4659      	mov	r1, fp
 800871e:	4648      	mov	r0, r9
 8008720:	aa26      	add	r2, sp, #152	; 0x98
 8008722:	f003 fcdd 	bl	800c0e0 <__ssprint_r>
 8008726:	2800      	cmp	r0, #0
 8008728:	f040 815a 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 800872c:	a929      	add	r1, sp, #164	; 0xa4
 800872e:	460c      	mov	r4, r1
 8008730:	3e10      	subs	r6, #16
 8008732:	e75e      	b.n	80085f2 <_svfprintf_r+0xf02>
 8008734:	460c      	mov	r4, r1
 8008736:	e777      	b.n	8008628 <_svfprintf_r+0xf38>
 8008738:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800873a:	2b00      	cmp	r3, #0
 800873c:	d052      	beq.n	80087e4 <_svfprintf_r+0x10f4>
 800873e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008740:	3b01      	subs	r3, #1
 8008742:	930c      	str	r3, [sp, #48]	; 0x30
 8008744:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008746:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008748:	6023      	str	r3, [r4, #0]
 800874a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800874c:	6063      	str	r3, [r4, #4]
 800874e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008750:	4413      	add	r3, r2
 8008752:	9328      	str	r3, [sp, #160]	; 0xa0
 8008754:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008756:	3301      	adds	r3, #1
 8008758:	2b07      	cmp	r3, #7
 800875a:	9327      	str	r3, [sp, #156]	; 0x9c
 800875c:	dc49      	bgt.n	80087f2 <_svfprintf_r+0x1102>
 800875e:	3408      	adds	r4, #8
 8008760:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8008764:	eb03 0802 	add.w	r8, r3, r2
 8008768:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800876a:	eba8 0805 	sub.w	r8, r8, r5
 800876e:	781b      	ldrb	r3, [r3, #0]
 8008770:	4598      	cmp	r8, r3
 8008772:	bfa8      	it	ge
 8008774:	4698      	movge	r8, r3
 8008776:	f1b8 0f00 	cmp.w	r8, #0
 800877a:	dd0a      	ble.n	8008792 <_svfprintf_r+0x10a2>
 800877c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800877e:	e9c4 5800 	strd	r5, r8, [r4]
 8008782:	4443      	add	r3, r8
 8008784:	9328      	str	r3, [sp, #160]	; 0xa0
 8008786:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008788:	3301      	adds	r3, #1
 800878a:	2b07      	cmp	r3, #7
 800878c:	9327      	str	r3, [sp, #156]	; 0x9c
 800878e:	dc3a      	bgt.n	8008806 <_svfprintf_r+0x1116>
 8008790:	3408      	adds	r4, #8
 8008792:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008794:	f1b8 0f00 	cmp.w	r8, #0
 8008798:	781b      	ldrb	r3, [r3, #0]
 800879a:	bfb4      	ite	lt
 800879c:	4698      	movlt	r8, r3
 800879e:	eba3 0808 	subge.w	r8, r3, r8
 80087a2:	f1b8 0f00 	cmp.w	r8, #0
 80087a6:	dd19      	ble.n	80087dc <_svfprintf_r+0x10ec>
 80087a8:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80087ac:	f1b8 0f10 	cmp.w	r8, #16
 80087b0:	f102 0201 	add.w	r2, r2, #1
 80087b4:	f104 0108 	add.w	r1, r4, #8
 80087b8:	6026      	str	r6, [r4, #0]
 80087ba:	dc2e      	bgt.n	800881a <_svfprintf_r+0x112a>
 80087bc:	4443      	add	r3, r8
 80087be:	2a07      	cmp	r2, #7
 80087c0:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80087c4:	f8c4 8004 	str.w	r8, [r4, #4]
 80087c8:	dd3b      	ble.n	8008842 <_svfprintf_r+0x1152>
 80087ca:	4659      	mov	r1, fp
 80087cc:	4648      	mov	r0, r9
 80087ce:	aa26      	add	r2, sp, #152	; 0x98
 80087d0:	f003 fc86 	bl	800c0e0 <__ssprint_r>
 80087d4:	2800      	cmp	r0, #0
 80087d6:	f040 8103 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 80087da:	ac29      	add	r4, sp, #164	; 0xa4
 80087dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80087de:	781b      	ldrb	r3, [r3, #0]
 80087e0:	441d      	add	r5, r3
 80087e2:	e727      	b.n	8008634 <_svfprintf_r+0xf44>
 80087e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80087e6:	3b01      	subs	r3, #1
 80087e8:	930e      	str	r3, [sp, #56]	; 0x38
 80087ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087ec:	3b01      	subs	r3, #1
 80087ee:	930d      	str	r3, [sp, #52]	; 0x34
 80087f0:	e7a8      	b.n	8008744 <_svfprintf_r+0x1054>
 80087f2:	4659      	mov	r1, fp
 80087f4:	4648      	mov	r0, r9
 80087f6:	aa26      	add	r2, sp, #152	; 0x98
 80087f8:	f003 fc72 	bl	800c0e0 <__ssprint_r>
 80087fc:	2800      	cmp	r0, #0
 80087fe:	f040 80ef 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 8008802:	ac29      	add	r4, sp, #164	; 0xa4
 8008804:	e7ac      	b.n	8008760 <_svfprintf_r+0x1070>
 8008806:	4659      	mov	r1, fp
 8008808:	4648      	mov	r0, r9
 800880a:	aa26      	add	r2, sp, #152	; 0x98
 800880c:	f003 fc68 	bl	800c0e0 <__ssprint_r>
 8008810:	2800      	cmp	r0, #0
 8008812:	f040 80e5 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 8008816:	ac29      	add	r4, sp, #164	; 0xa4
 8008818:	e7bb      	b.n	8008792 <_svfprintf_r+0x10a2>
 800881a:	2010      	movs	r0, #16
 800881c:	2a07      	cmp	r2, #7
 800881e:	4403      	add	r3, r0
 8008820:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008824:	6060      	str	r0, [r4, #4]
 8008826:	dd08      	ble.n	800883a <_svfprintf_r+0x114a>
 8008828:	4659      	mov	r1, fp
 800882a:	4648      	mov	r0, r9
 800882c:	aa26      	add	r2, sp, #152	; 0x98
 800882e:	f003 fc57 	bl	800c0e0 <__ssprint_r>
 8008832:	2800      	cmp	r0, #0
 8008834:	f040 80d4 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 8008838:	a929      	add	r1, sp, #164	; 0xa4
 800883a:	460c      	mov	r4, r1
 800883c:	f1a8 0810 	sub.w	r8, r8, #16
 8008840:	e7b2      	b.n	80087a8 <_svfprintf_r+0x10b8>
 8008842:	460c      	mov	r4, r1
 8008844:	e7ca      	b.n	80087dc <_svfprintf_r+0x10ec>
 8008846:	4659      	mov	r1, fp
 8008848:	4648      	mov	r0, r9
 800884a:	aa26      	add	r2, sp, #152	; 0x98
 800884c:	f003 fc48 	bl	800c0e0 <__ssprint_r>
 8008850:	2800      	cmp	r0, #0
 8008852:	f040 80c5 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 8008856:	ac29      	add	r4, sp, #164	; 0xa4
 8008858:	e70e      	b.n	8008678 <_svfprintf_r+0xf88>
 800885a:	4659      	mov	r1, fp
 800885c:	4648      	mov	r0, r9
 800885e:	aa26      	add	r2, sp, #152	; 0x98
 8008860:	f003 fc3e 	bl	800c0e0 <__ssprint_r>
 8008864:	2800      	cmp	r0, #0
 8008866:	f040 80bb 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 800886a:	ac29      	add	r4, sp, #164	; 0xa4
 800886c:	e71b      	b.n	80086a6 <_svfprintf_r+0xfb6>
 800886e:	bf00      	nop
 8008870:	0800daf8 	.word	0x0800daf8
 8008874:	9a08      	ldr	r2, [sp, #32]
 8008876:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008878:	2a01      	cmp	r2, #1
 800887a:	9a07      	ldr	r2, [sp, #28]
 800887c:	f106 0601 	add.w	r6, r6, #1
 8008880:	6022      	str	r2, [r4, #0]
 8008882:	f04f 0201 	mov.w	r2, #1
 8008886:	f103 0301 	add.w	r3, r3, #1
 800888a:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800888e:	f104 0508 	add.w	r5, r4, #8
 8008892:	6062      	str	r2, [r4, #4]
 8008894:	dc02      	bgt.n	800889c <_svfprintf_r+0x11ac>
 8008896:	f01a 0f01 	tst.w	sl, #1
 800889a:	d07a      	beq.n	8008992 <_svfprintf_r+0x12a2>
 800889c:	2b07      	cmp	r3, #7
 800889e:	dd08      	ble.n	80088b2 <_svfprintf_r+0x11c2>
 80088a0:	4659      	mov	r1, fp
 80088a2:	4648      	mov	r0, r9
 80088a4:	aa26      	add	r2, sp, #152	; 0x98
 80088a6:	f003 fc1b 	bl	800c0e0 <__ssprint_r>
 80088aa:	2800      	cmp	r0, #0
 80088ac:	f040 8098 	bne.w	80089e0 <_svfprintf_r+0x12f0>
 80088b0:	ad29      	add	r5, sp, #164	; 0xa4
 80088b2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80088b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80088b6:	602b      	str	r3, [r5, #0]
 80088b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088ba:	606b      	str	r3, [r5, #4]
 80088bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80088be:	4413      	add	r3, r2
 80088c0:	9328      	str	r3, [sp, #160]	; 0xa0
 80088c2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80088c4:	3301      	adds	r3, #1
 80088c6:	2b07      	cmp	r3, #7
 80088c8:	9327      	str	r3, [sp, #156]	; 0x9c
 80088ca:	dc32      	bgt.n	8008932 <_svfprintf_r+0x1242>
 80088cc:	3508      	adds	r5, #8
 80088ce:	9b08      	ldr	r3, [sp, #32]
 80088d0:	2200      	movs	r2, #0
 80088d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80088d6:	1e5c      	subs	r4, r3, #1
 80088d8:	2300      	movs	r3, #0
 80088da:	f7f8 f865 	bl	80009a8 <__aeabi_dcmpeq>
 80088de:	2800      	cmp	r0, #0
 80088e0:	d130      	bne.n	8008944 <_svfprintf_r+0x1254>
 80088e2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80088e4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80088e6:	9807      	ldr	r0, [sp, #28]
 80088e8:	9a08      	ldr	r2, [sp, #32]
 80088ea:	3101      	adds	r1, #1
 80088ec:	3b01      	subs	r3, #1
 80088ee:	3001      	adds	r0, #1
 80088f0:	4413      	add	r3, r2
 80088f2:	2907      	cmp	r1, #7
 80088f4:	e9c5 0400 	strd	r0, r4, [r5]
 80088f8:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 80088fc:	dd4c      	ble.n	8008998 <_svfprintf_r+0x12a8>
 80088fe:	4659      	mov	r1, fp
 8008900:	4648      	mov	r0, r9
 8008902:	aa26      	add	r2, sp, #152	; 0x98
 8008904:	f003 fbec 	bl	800c0e0 <__ssprint_r>
 8008908:	2800      	cmp	r0, #0
 800890a:	d169      	bne.n	80089e0 <_svfprintf_r+0x12f0>
 800890c:	ad29      	add	r5, sp, #164	; 0xa4
 800890e:	ab22      	add	r3, sp, #136	; 0x88
 8008910:	602b      	str	r3, [r5, #0]
 8008912:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008914:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008916:	606b      	str	r3, [r5, #4]
 8008918:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800891a:	4413      	add	r3, r2
 800891c:	9328      	str	r3, [sp, #160]	; 0xa0
 800891e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008920:	3301      	adds	r3, #1
 8008922:	2b07      	cmp	r3, #7
 8008924:	9327      	str	r3, [sp, #156]	; 0x9c
 8008926:	f73f ad9d 	bgt.w	8008464 <_svfprintf_r+0xd74>
 800892a:	f105 0408 	add.w	r4, r5, #8
 800892e:	f7ff baa6 	b.w	8007e7e <_svfprintf_r+0x78e>
 8008932:	4659      	mov	r1, fp
 8008934:	4648      	mov	r0, r9
 8008936:	aa26      	add	r2, sp, #152	; 0x98
 8008938:	f003 fbd2 	bl	800c0e0 <__ssprint_r>
 800893c:	2800      	cmp	r0, #0
 800893e:	d14f      	bne.n	80089e0 <_svfprintf_r+0x12f0>
 8008940:	ad29      	add	r5, sp, #164	; 0xa4
 8008942:	e7c4      	b.n	80088ce <_svfprintf_r+0x11de>
 8008944:	2c00      	cmp	r4, #0
 8008946:	dde2      	ble.n	800890e <_svfprintf_r+0x121e>
 8008948:	f04f 0810 	mov.w	r8, #16
 800894c:	4e51      	ldr	r6, [pc, #324]	; (8008a94 <_svfprintf_r+0x13a4>)
 800894e:	2c10      	cmp	r4, #16
 8008950:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008954:	f105 0108 	add.w	r1, r5, #8
 8008958:	f103 0301 	add.w	r3, r3, #1
 800895c:	602e      	str	r6, [r5, #0]
 800895e:	dc07      	bgt.n	8008970 <_svfprintf_r+0x1280>
 8008960:	606c      	str	r4, [r5, #4]
 8008962:	2b07      	cmp	r3, #7
 8008964:	4414      	add	r4, r2
 8008966:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800896a:	dcc8      	bgt.n	80088fe <_svfprintf_r+0x120e>
 800896c:	460d      	mov	r5, r1
 800896e:	e7ce      	b.n	800890e <_svfprintf_r+0x121e>
 8008970:	3210      	adds	r2, #16
 8008972:	2b07      	cmp	r3, #7
 8008974:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008978:	f8c5 8004 	str.w	r8, [r5, #4]
 800897c:	dd06      	ble.n	800898c <_svfprintf_r+0x129c>
 800897e:	4659      	mov	r1, fp
 8008980:	4648      	mov	r0, r9
 8008982:	aa26      	add	r2, sp, #152	; 0x98
 8008984:	f003 fbac 	bl	800c0e0 <__ssprint_r>
 8008988:	bb50      	cbnz	r0, 80089e0 <_svfprintf_r+0x12f0>
 800898a:	a929      	add	r1, sp, #164	; 0xa4
 800898c:	460d      	mov	r5, r1
 800898e:	3c10      	subs	r4, #16
 8008990:	e7dd      	b.n	800894e <_svfprintf_r+0x125e>
 8008992:	2b07      	cmp	r3, #7
 8008994:	ddbb      	ble.n	800890e <_svfprintf_r+0x121e>
 8008996:	e7b2      	b.n	80088fe <_svfprintf_r+0x120e>
 8008998:	3508      	adds	r5, #8
 800899a:	e7b8      	b.n	800890e <_svfprintf_r+0x121e>
 800899c:	460c      	mov	r4, r1
 800899e:	f7ff ba6e 	b.w	8007e7e <_svfprintf_r+0x78e>
 80089a2:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80089a6:	1a9d      	subs	r5, r3, r2
 80089a8:	2d00      	cmp	r5, #0
 80089aa:	f77f aa6c 	ble.w	8007e86 <_svfprintf_r+0x796>
 80089ae:	f04f 0810 	mov.w	r8, #16
 80089b2:	4e39      	ldr	r6, [pc, #228]	; (8008a98 <_svfprintf_r+0x13a8>)
 80089b4:	2d10      	cmp	r5, #16
 80089b6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80089ba:	6026      	str	r6, [r4, #0]
 80089bc:	f103 0301 	add.w	r3, r3, #1
 80089c0:	dc17      	bgt.n	80089f2 <_svfprintf_r+0x1302>
 80089c2:	6065      	str	r5, [r4, #4]
 80089c4:	2b07      	cmp	r3, #7
 80089c6:	4415      	add	r5, r2
 80089c8:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80089cc:	f77f aa5b 	ble.w	8007e86 <_svfprintf_r+0x796>
 80089d0:	4659      	mov	r1, fp
 80089d2:	4648      	mov	r0, r9
 80089d4:	aa26      	add	r2, sp, #152	; 0x98
 80089d6:	f003 fb83 	bl	800c0e0 <__ssprint_r>
 80089da:	2800      	cmp	r0, #0
 80089dc:	f43f aa53 	beq.w	8007e86 <_svfprintf_r+0x796>
 80089e0:	2f00      	cmp	r7, #0
 80089e2:	f43f a87e 	beq.w	8007ae2 <_svfprintf_r+0x3f2>
 80089e6:	4639      	mov	r1, r7
 80089e8:	4648      	mov	r0, r9
 80089ea:	f002 fb3d 	bl	800b068 <_free_r>
 80089ee:	f7ff b878 	b.w	8007ae2 <_svfprintf_r+0x3f2>
 80089f2:	3210      	adds	r2, #16
 80089f4:	2b07      	cmp	r3, #7
 80089f6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80089fa:	f8c4 8004 	str.w	r8, [r4, #4]
 80089fe:	dc02      	bgt.n	8008a06 <_svfprintf_r+0x1316>
 8008a00:	3408      	adds	r4, #8
 8008a02:	3d10      	subs	r5, #16
 8008a04:	e7d6      	b.n	80089b4 <_svfprintf_r+0x12c4>
 8008a06:	4659      	mov	r1, fp
 8008a08:	4648      	mov	r0, r9
 8008a0a:	aa26      	add	r2, sp, #152	; 0x98
 8008a0c:	f003 fb68 	bl	800c0e0 <__ssprint_r>
 8008a10:	2800      	cmp	r0, #0
 8008a12:	d1e5      	bne.n	80089e0 <_svfprintf_r+0x12f0>
 8008a14:	ac29      	add	r4, sp, #164	; 0xa4
 8008a16:	e7f4      	b.n	8008a02 <_svfprintf_r+0x1312>
 8008a18:	4639      	mov	r1, r7
 8008a1a:	4648      	mov	r0, r9
 8008a1c:	f002 fb24 	bl	800b068 <_free_r>
 8008a20:	f7ff ba48 	b.w	8007eb4 <_svfprintf_r+0x7c4>
 8008a24:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	f43f a85b 	beq.w	8007ae2 <_svfprintf_r+0x3f2>
 8008a2c:	4659      	mov	r1, fp
 8008a2e:	4648      	mov	r0, r9
 8008a30:	aa26      	add	r2, sp, #152	; 0x98
 8008a32:	f003 fb55 	bl	800c0e0 <__ssprint_r>
 8008a36:	f7ff b854 	b.w	8007ae2 <_svfprintf_r+0x3f2>
 8008a3a:	ea56 0207 	orrs.w	r2, r6, r7
 8008a3e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8008a42:	f43f ab54 	beq.w	80080ee <_svfprintf_r+0x9fe>
 8008a46:	2b01      	cmp	r3, #1
 8008a48:	f43f abea 	beq.w	8008220 <_svfprintf_r+0xb30>
 8008a4c:	2b02      	cmp	r3, #2
 8008a4e:	ab52      	add	r3, sp, #328	; 0x148
 8008a50:	9307      	str	r3, [sp, #28]
 8008a52:	f43f ac3d 	beq.w	80082d0 <_svfprintf_r+0xbe0>
 8008a56:	9907      	ldr	r1, [sp, #28]
 8008a58:	f006 0307 	and.w	r3, r6, #7
 8008a5c:	460a      	mov	r2, r1
 8008a5e:	3330      	adds	r3, #48	; 0x30
 8008a60:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8008a64:	9207      	str	r2, [sp, #28]
 8008a66:	08f2      	lsrs	r2, r6, #3
 8008a68:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8008a6c:	08f8      	lsrs	r0, r7, #3
 8008a6e:	4616      	mov	r6, r2
 8008a70:	4607      	mov	r7, r0
 8008a72:	ea56 0207 	orrs.w	r2, r6, r7
 8008a76:	d1ee      	bne.n	8008a56 <_svfprintf_r+0x1366>
 8008a78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a7a:	07d2      	lsls	r2, r2, #31
 8008a7c:	f57f ac16 	bpl.w	80082ac <_svfprintf_r+0xbbc>
 8008a80:	2b30      	cmp	r3, #48	; 0x30
 8008a82:	f43f ac13 	beq.w	80082ac <_svfprintf_r+0xbbc>
 8008a86:	2330      	movs	r3, #48	; 0x30
 8008a88:	9a07      	ldr	r2, [sp, #28]
 8008a8a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008a8e:	1e8b      	subs	r3, r1, #2
 8008a90:	9307      	str	r3, [sp, #28]
 8008a92:	e40b      	b.n	80082ac <_svfprintf_r+0xbbc>
 8008a94:	0800daf8 	.word	0x0800daf8
 8008a98:	0800dae8 	.word	0x0800dae8

08008a9c <sysconf>:
 8008a9c:	2808      	cmp	r0, #8
 8008a9e:	b508      	push	{r3, lr}
 8008aa0:	d006      	beq.n	8008ab0 <sysconf+0x14>
 8008aa2:	f7fe fa85 	bl	8006fb0 <__errno>
 8008aa6:	2316      	movs	r3, #22
 8008aa8:	6003      	str	r3, [r0, #0]
 8008aaa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008aae:	bd08      	pop	{r3, pc}
 8008ab0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8008ab4:	e7fb      	b.n	8008aae <sysconf+0x12>
	...

08008ab8 <_vfprintf_r>:
 8008ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008abc:	b0d3      	sub	sp, #332	; 0x14c
 8008abe:	468a      	mov	sl, r1
 8008ac0:	4691      	mov	r9, r2
 8008ac2:	461c      	mov	r4, r3
 8008ac4:	461e      	mov	r6, r3
 8008ac6:	4683      	mov	fp, r0
 8008ac8:	f002 fcf8 	bl	800b4bc <_localeconv_r>
 8008acc:	6803      	ldr	r3, [r0, #0]
 8008ace:	4618      	mov	r0, r3
 8008ad0:	9318      	str	r3, [sp, #96]	; 0x60
 8008ad2:	f7f7 fb3d 	bl	8000150 <strlen>
 8008ad6:	9012      	str	r0, [sp, #72]	; 0x48
 8008ad8:	f1bb 0f00 	cmp.w	fp, #0
 8008adc:	d005      	beq.n	8008aea <_vfprintf_r+0x32>
 8008ade:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8008ae2:	b913      	cbnz	r3, 8008aea <_vfprintf_r+0x32>
 8008ae4:	4658      	mov	r0, fp
 8008ae6:	f002 fa2f 	bl	800af48 <__sinit>
 8008aea:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8008aee:	07da      	lsls	r2, r3, #31
 8008af0:	d407      	bmi.n	8008b02 <_vfprintf_r+0x4a>
 8008af2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008af6:	059b      	lsls	r3, r3, #22
 8008af8:	d403      	bmi.n	8008b02 <_vfprintf_r+0x4a>
 8008afa:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8008afe:	f002 fce3 	bl	800b4c8 <__retarget_lock_acquire_recursive>
 8008b02:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8008b06:	049f      	lsls	r7, r3, #18
 8008b08:	d409      	bmi.n	8008b1e <_vfprintf_r+0x66>
 8008b0a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008b0e:	f8aa 300c 	strh.w	r3, [sl, #12]
 8008b12:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8008b16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008b1a:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8008b1e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008b22:	071d      	lsls	r5, r3, #28
 8008b24:	d502      	bpl.n	8008b2c <_vfprintf_r+0x74>
 8008b26:	f8da 3010 	ldr.w	r3, [sl, #16]
 8008b2a:	b9c3      	cbnz	r3, 8008b5e <_vfprintf_r+0xa6>
 8008b2c:	4651      	mov	r1, sl
 8008b2e:	4658      	mov	r0, fp
 8008b30:	f001 fa5c 	bl	8009fec <__swsetup_r>
 8008b34:	b198      	cbz	r0, 8008b5e <_vfprintf_r+0xa6>
 8008b36:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8008b3a:	07dc      	lsls	r4, r3, #31
 8008b3c:	d506      	bpl.n	8008b4c <_vfprintf_r+0x94>
 8008b3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008b42:	9313      	str	r3, [sp, #76]	; 0x4c
 8008b44:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8008b46:	b053      	add	sp, #332	; 0x14c
 8008b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b4c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008b50:	0598      	lsls	r0, r3, #22
 8008b52:	d4f4      	bmi.n	8008b3e <_vfprintf_r+0x86>
 8008b54:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8008b58:	f002 fcb7 	bl	800b4ca <__retarget_lock_release_recursive>
 8008b5c:	e7ef      	b.n	8008b3e <_vfprintf_r+0x86>
 8008b5e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008b62:	f003 021a 	and.w	r2, r3, #26
 8008b66:	2a0a      	cmp	r2, #10
 8008b68:	d115      	bne.n	8008b96 <_vfprintf_r+0xde>
 8008b6a:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8008b6e:	2a00      	cmp	r2, #0
 8008b70:	db11      	blt.n	8008b96 <_vfprintf_r+0xde>
 8008b72:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8008b76:	07d1      	lsls	r1, r2, #31
 8008b78:	d405      	bmi.n	8008b86 <_vfprintf_r+0xce>
 8008b7a:	059a      	lsls	r2, r3, #22
 8008b7c:	d403      	bmi.n	8008b86 <_vfprintf_r+0xce>
 8008b7e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8008b82:	f002 fca2 	bl	800b4ca <__retarget_lock_release_recursive>
 8008b86:	4623      	mov	r3, r4
 8008b88:	464a      	mov	r2, r9
 8008b8a:	4651      	mov	r1, sl
 8008b8c:	4658      	mov	r0, fp
 8008b8e:	f001 f9b3 	bl	8009ef8 <__sbprintf>
 8008b92:	9013      	str	r0, [sp, #76]	; 0x4c
 8008b94:	e7d6      	b.n	8008b44 <_vfprintf_r+0x8c>
 8008b96:	2500      	movs	r5, #0
 8008b98:	2200      	movs	r2, #0
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8008ba0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008ba4:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8008ba8:	ac29      	add	r4, sp, #164	; 0xa4
 8008baa:	9426      	str	r4, [sp, #152]	; 0x98
 8008bac:	9508      	str	r5, [sp, #32]
 8008bae:	950e      	str	r5, [sp, #56]	; 0x38
 8008bb0:	9516      	str	r5, [sp, #88]	; 0x58
 8008bb2:	9519      	str	r5, [sp, #100]	; 0x64
 8008bb4:	9513      	str	r5, [sp, #76]	; 0x4c
 8008bb6:	464b      	mov	r3, r9
 8008bb8:	461d      	mov	r5, r3
 8008bba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bbe:	b10a      	cbz	r2, 8008bc4 <_vfprintf_r+0x10c>
 8008bc0:	2a25      	cmp	r2, #37	; 0x25
 8008bc2:	d1f9      	bne.n	8008bb8 <_vfprintf_r+0x100>
 8008bc4:	ebb5 0709 	subs.w	r7, r5, r9
 8008bc8:	d00d      	beq.n	8008be6 <_vfprintf_r+0x12e>
 8008bca:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008bcc:	e9c4 9700 	strd	r9, r7, [r4]
 8008bd0:	443b      	add	r3, r7
 8008bd2:	9328      	str	r3, [sp, #160]	; 0xa0
 8008bd4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	2b07      	cmp	r3, #7
 8008bda:	9327      	str	r3, [sp, #156]	; 0x9c
 8008bdc:	dc7a      	bgt.n	8008cd4 <_vfprintf_r+0x21c>
 8008bde:	3408      	adds	r4, #8
 8008be0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008be2:	443b      	add	r3, r7
 8008be4:	9313      	str	r3, [sp, #76]	; 0x4c
 8008be6:	782b      	ldrb	r3, [r5, #0]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	f001 813d 	beq.w	8009e68 <_vfprintf_r+0x13b0>
 8008bee:	2300      	movs	r3, #0
 8008bf0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008bf4:	4698      	mov	r8, r3
 8008bf6:	270a      	movs	r7, #10
 8008bf8:	212b      	movs	r1, #43	; 0x2b
 8008bfa:	3501      	adds	r5, #1
 8008bfc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008c00:	9207      	str	r2, [sp, #28]
 8008c02:	9314      	str	r3, [sp, #80]	; 0x50
 8008c04:	462a      	mov	r2, r5
 8008c06:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008c0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c0c:	4613      	mov	r3, r2
 8008c0e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c12:	3b20      	subs	r3, #32
 8008c14:	2b5a      	cmp	r3, #90	; 0x5a
 8008c16:	f200 85a6 	bhi.w	8009766 <_vfprintf_r+0xcae>
 8008c1a:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008c1e:	007e      	.short	0x007e
 8008c20:	05a405a4 	.word	0x05a405a4
 8008c24:	05a40086 	.word	0x05a40086
 8008c28:	05a405a4 	.word	0x05a405a4
 8008c2c:	05a40065 	.word	0x05a40065
 8008c30:	008905a4 	.word	0x008905a4
 8008c34:	05a40093 	.word	0x05a40093
 8008c38:	00960090 	.word	0x00960090
 8008c3c:	00b205a4 	.word	0x00b205a4
 8008c40:	00b500b5 	.word	0x00b500b5
 8008c44:	00b500b5 	.word	0x00b500b5
 8008c48:	00b500b5 	.word	0x00b500b5
 8008c4c:	00b500b5 	.word	0x00b500b5
 8008c50:	05a400b5 	.word	0x05a400b5
 8008c54:	05a405a4 	.word	0x05a405a4
 8008c58:	05a405a4 	.word	0x05a405a4
 8008c5c:	05a405a4 	.word	0x05a405a4
 8008c60:	05a4011f 	.word	0x05a4011f
 8008c64:	00f500e2 	.word	0x00f500e2
 8008c68:	011f011f 	.word	0x011f011f
 8008c6c:	05a4011f 	.word	0x05a4011f
 8008c70:	05a405a4 	.word	0x05a405a4
 8008c74:	00c505a4 	.word	0x00c505a4
 8008c78:	05a405a4 	.word	0x05a405a4
 8008c7c:	05a40484 	.word	0x05a40484
 8008c80:	05a405a4 	.word	0x05a405a4
 8008c84:	05a404cb 	.word	0x05a404cb
 8008c88:	05a404ec 	.word	0x05a404ec
 8008c8c:	050b05a4 	.word	0x050b05a4
 8008c90:	05a405a4 	.word	0x05a405a4
 8008c94:	05a405a4 	.word	0x05a405a4
 8008c98:	05a405a4 	.word	0x05a405a4
 8008c9c:	05a405a4 	.word	0x05a405a4
 8008ca0:	05a4011f 	.word	0x05a4011f
 8008ca4:	00f700e2 	.word	0x00f700e2
 8008ca8:	011f011f 	.word	0x011f011f
 8008cac:	00c8011f 	.word	0x00c8011f
 8008cb0:	00dc00f7 	.word	0x00dc00f7
 8008cb4:	00d505a4 	.word	0x00d505a4
 8008cb8:	046105a4 	.word	0x046105a4
 8008cbc:	04ba0486 	.word	0x04ba0486
 8008cc0:	05a400dc 	.word	0x05a400dc
 8008cc4:	007c04cb 	.word	0x007c04cb
 8008cc8:	05a404ee 	.word	0x05a404ee
 8008ccc:	052805a4 	.word	0x052805a4
 8008cd0:	007c05a4 	.word	0x007c05a4
 8008cd4:	4651      	mov	r1, sl
 8008cd6:	4658      	mov	r0, fp
 8008cd8:	aa26      	add	r2, sp, #152	; 0x98
 8008cda:	f003 fa7c 	bl	800c1d6 <__sprint_r>
 8008cde:	2800      	cmp	r0, #0
 8008ce0:	f040 8127 	bne.w	8008f32 <_vfprintf_r+0x47a>
 8008ce4:	ac29      	add	r4, sp, #164	; 0xa4
 8008ce6:	e77b      	b.n	8008be0 <_vfprintf_r+0x128>
 8008ce8:	4658      	mov	r0, fp
 8008cea:	f002 fbe7 	bl	800b4bc <_localeconv_r>
 8008cee:	6843      	ldr	r3, [r0, #4]
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	9319      	str	r3, [sp, #100]	; 0x64
 8008cf4:	f7f7 fa2c 	bl	8000150 <strlen>
 8008cf8:	9016      	str	r0, [sp, #88]	; 0x58
 8008cfa:	4658      	mov	r0, fp
 8008cfc:	f002 fbde 	bl	800b4bc <_localeconv_r>
 8008d00:	6883      	ldr	r3, [r0, #8]
 8008d02:	212b      	movs	r1, #43	; 0x2b
 8008d04:	930e      	str	r3, [sp, #56]	; 0x38
 8008d06:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008d08:	b12b      	cbz	r3, 8008d16 <_vfprintf_r+0x25e>
 8008d0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d0c:	b11b      	cbz	r3, 8008d16 <_vfprintf_r+0x25e>
 8008d0e:	781b      	ldrb	r3, [r3, #0]
 8008d10:	b10b      	cbz	r3, 8008d16 <_vfprintf_r+0x25e>
 8008d12:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8008d16:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008d18:	e774      	b.n	8008c04 <_vfprintf_r+0x14c>
 8008d1a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d1f9      	bne.n	8008d16 <_vfprintf_r+0x25e>
 8008d22:	2320      	movs	r3, #32
 8008d24:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008d28:	e7f5      	b.n	8008d16 <_vfprintf_r+0x25e>
 8008d2a:	f048 0801 	orr.w	r8, r8, #1
 8008d2e:	e7f2      	b.n	8008d16 <_vfprintf_r+0x25e>
 8008d30:	f856 3b04 	ldr.w	r3, [r6], #4
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	9314      	str	r3, [sp, #80]	; 0x50
 8008d38:	daed      	bge.n	8008d16 <_vfprintf_r+0x25e>
 8008d3a:	425b      	negs	r3, r3
 8008d3c:	9314      	str	r3, [sp, #80]	; 0x50
 8008d3e:	f048 0804 	orr.w	r8, r8, #4
 8008d42:	e7e8      	b.n	8008d16 <_vfprintf_r+0x25e>
 8008d44:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8008d48:	e7e5      	b.n	8008d16 <_vfprintf_r+0x25e>
 8008d4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d50:	2a2a      	cmp	r2, #42	; 0x2a
 8008d52:	920b      	str	r2, [sp, #44]	; 0x2c
 8008d54:	d112      	bne.n	8008d7c <_vfprintf_r+0x2c4>
 8008d56:	f856 0b04 	ldr.w	r0, [r6], #4
 8008d5a:	930f      	str	r3, [sp, #60]	; 0x3c
 8008d5c:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8008d60:	9207      	str	r2, [sp, #28]
 8008d62:	e7d8      	b.n	8008d16 <_vfprintf_r+0x25e>
 8008d64:	9807      	ldr	r0, [sp, #28]
 8008d66:	fb07 2200 	mla	r2, r7, r0, r2
 8008d6a:	9207      	str	r2, [sp, #28]
 8008d6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d70:	920b      	str	r2, [sp, #44]	; 0x2c
 8008d72:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d74:	3a30      	subs	r2, #48	; 0x30
 8008d76:	2a09      	cmp	r2, #9
 8008d78:	d9f4      	bls.n	8008d64 <_vfprintf_r+0x2ac>
 8008d7a:	e748      	b.n	8008c0e <_vfprintf_r+0x156>
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	9207      	str	r2, [sp, #28]
 8008d80:	e7f7      	b.n	8008d72 <_vfprintf_r+0x2ba>
 8008d82:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8008d86:	e7c6      	b.n	8008d16 <_vfprintf_r+0x25e>
 8008d88:	2200      	movs	r2, #0
 8008d8a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d8c:	9214      	str	r2, [sp, #80]	; 0x50
 8008d8e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d90:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008d92:	3a30      	subs	r2, #48	; 0x30
 8008d94:	fb07 2200 	mla	r2, r7, r0, r2
 8008d98:	9214      	str	r2, [sp, #80]	; 0x50
 8008d9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d9e:	920b      	str	r2, [sp, #44]	; 0x2c
 8008da0:	3a30      	subs	r2, #48	; 0x30
 8008da2:	2a09      	cmp	r2, #9
 8008da4:	d9f3      	bls.n	8008d8e <_vfprintf_r+0x2d6>
 8008da6:	e732      	b.n	8008c0e <_vfprintf_r+0x156>
 8008da8:	f048 0808 	orr.w	r8, r8, #8
 8008dac:	e7b3      	b.n	8008d16 <_vfprintf_r+0x25e>
 8008dae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008db0:	781b      	ldrb	r3, [r3, #0]
 8008db2:	2b68      	cmp	r3, #104	; 0x68
 8008db4:	bf01      	itttt	eq
 8008db6:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8008db8:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8008dbc:	3301      	addeq	r3, #1
 8008dbe:	930f      	streq	r3, [sp, #60]	; 0x3c
 8008dc0:	bf18      	it	ne
 8008dc2:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8008dc6:	e7a6      	b.n	8008d16 <_vfprintf_r+0x25e>
 8008dc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008dca:	781b      	ldrb	r3, [r3, #0]
 8008dcc:	2b6c      	cmp	r3, #108	; 0x6c
 8008dce:	d105      	bne.n	8008ddc <_vfprintf_r+0x324>
 8008dd0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008dd2:	3301      	adds	r3, #1
 8008dd4:	930f      	str	r3, [sp, #60]	; 0x3c
 8008dd6:	f048 0820 	orr.w	r8, r8, #32
 8008dda:	e79c      	b.n	8008d16 <_vfprintf_r+0x25e>
 8008ddc:	f048 0810 	orr.w	r8, r8, #16
 8008de0:	e799      	b.n	8008d16 <_vfprintf_r+0x25e>
 8008de2:	4632      	mov	r2, r6
 8008de4:	2000      	movs	r0, #0
 8008de6:	f852 3b04 	ldr.w	r3, [r2], #4
 8008dea:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008dee:	920a      	str	r2, [sp, #40]	; 0x28
 8008df0:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008df4:	2301      	movs	r3, #1
 8008df6:	4607      	mov	r7, r0
 8008df8:	4606      	mov	r6, r0
 8008dfa:	4605      	mov	r5, r0
 8008dfc:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8008e00:	9307      	str	r3, [sp, #28]
 8008e02:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8008e06:	e1b4      	b.n	8009172 <_vfprintf_r+0x6ba>
 8008e08:	f048 0810 	orr.w	r8, r8, #16
 8008e0c:	f018 0f20 	tst.w	r8, #32
 8008e10:	d011      	beq.n	8008e36 <_vfprintf_r+0x37e>
 8008e12:	3607      	adds	r6, #7
 8008e14:	f026 0307 	bic.w	r3, r6, #7
 8008e18:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008e1c:	930a      	str	r3, [sp, #40]	; 0x28
 8008e1e:	2e00      	cmp	r6, #0
 8008e20:	f177 0300 	sbcs.w	r3, r7, #0
 8008e24:	da05      	bge.n	8008e32 <_vfprintf_r+0x37a>
 8008e26:	232d      	movs	r3, #45	; 0x2d
 8008e28:	4276      	negs	r6, r6
 8008e2a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8008e2e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008e32:	2301      	movs	r3, #1
 8008e34:	e388      	b.n	8009548 <_vfprintf_r+0xa90>
 8008e36:	1d33      	adds	r3, r6, #4
 8008e38:	f018 0f10 	tst.w	r8, #16
 8008e3c:	930a      	str	r3, [sp, #40]	; 0x28
 8008e3e:	d002      	beq.n	8008e46 <_vfprintf_r+0x38e>
 8008e40:	6836      	ldr	r6, [r6, #0]
 8008e42:	17f7      	asrs	r7, r6, #31
 8008e44:	e7eb      	b.n	8008e1e <_vfprintf_r+0x366>
 8008e46:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008e4a:	6836      	ldr	r6, [r6, #0]
 8008e4c:	d001      	beq.n	8008e52 <_vfprintf_r+0x39a>
 8008e4e:	b236      	sxth	r6, r6
 8008e50:	e7f7      	b.n	8008e42 <_vfprintf_r+0x38a>
 8008e52:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008e56:	bf18      	it	ne
 8008e58:	b276      	sxtbne	r6, r6
 8008e5a:	e7f2      	b.n	8008e42 <_vfprintf_r+0x38a>
 8008e5c:	3607      	adds	r6, #7
 8008e5e:	f026 0307 	bic.w	r3, r6, #7
 8008e62:	4619      	mov	r1, r3
 8008e64:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8008e68:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008e6c:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8008e70:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8008e74:	910a      	str	r1, [sp, #40]	; 0x28
 8008e76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008e7a:	4630      	mov	r0, r6
 8008e7c:	4629      	mov	r1, r5
 8008e7e:	4b3c      	ldr	r3, [pc, #240]	; (8008f70 <_vfprintf_r+0x4b8>)
 8008e80:	f7f7 fdc4 	bl	8000a0c <__aeabi_dcmpun>
 8008e84:	bb00      	cbnz	r0, 8008ec8 <_vfprintf_r+0x410>
 8008e86:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008e8a:	4630      	mov	r0, r6
 8008e8c:	4629      	mov	r1, r5
 8008e8e:	4b38      	ldr	r3, [pc, #224]	; (8008f70 <_vfprintf_r+0x4b8>)
 8008e90:	f7f7 fd9e 	bl	80009d0 <__aeabi_dcmple>
 8008e94:	b9c0      	cbnz	r0, 8008ec8 <_vfprintf_r+0x410>
 8008e96:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	f7f7 fd8d 	bl	80009bc <__aeabi_dcmplt>
 8008ea2:	b110      	cbz	r0, 8008eaa <_vfprintf_r+0x3f2>
 8008ea4:	232d      	movs	r3, #45	; 0x2d
 8008ea6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008eaa:	4a32      	ldr	r2, [pc, #200]	; (8008f74 <_vfprintf_r+0x4bc>)
 8008eac:	4832      	ldr	r0, [pc, #200]	; (8008f78 <_vfprintf_r+0x4c0>)
 8008eae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008eb0:	2700      	movs	r7, #0
 8008eb2:	2b47      	cmp	r3, #71	; 0x47
 8008eb4:	bfd4      	ite	le
 8008eb6:	4691      	movle	r9, r2
 8008eb8:	4681      	movgt	r9, r0
 8008eba:	2303      	movs	r3, #3
 8008ebc:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8008ec0:	9307      	str	r3, [sp, #28]
 8008ec2:	463e      	mov	r6, r7
 8008ec4:	f001 b80e 	b.w	8009ee4 <_vfprintf_r+0x142c>
 8008ec8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008ecc:	4610      	mov	r0, r2
 8008ece:	4619      	mov	r1, r3
 8008ed0:	f7f7 fd9c 	bl	8000a0c <__aeabi_dcmpun>
 8008ed4:	4607      	mov	r7, r0
 8008ed6:	b148      	cbz	r0, 8008eec <_vfprintf_r+0x434>
 8008ed8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008eda:	4a28      	ldr	r2, [pc, #160]	; (8008f7c <_vfprintf_r+0x4c4>)
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	bfb8      	it	lt
 8008ee0:	232d      	movlt	r3, #45	; 0x2d
 8008ee2:	4827      	ldr	r0, [pc, #156]	; (8008f80 <_vfprintf_r+0x4c8>)
 8008ee4:	bfb8      	it	lt
 8008ee6:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8008eea:	e7e0      	b.n	8008eae <_vfprintf_r+0x3f6>
 8008eec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008eee:	f023 0320 	bic.w	r3, r3, #32
 8008ef2:	2b41      	cmp	r3, #65	; 0x41
 8008ef4:	930c      	str	r3, [sp, #48]	; 0x30
 8008ef6:	d12e      	bne.n	8008f56 <_vfprintf_r+0x49e>
 8008ef8:	2330      	movs	r3, #48	; 0x30
 8008efa:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008efe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f00:	f048 0802 	orr.w	r8, r8, #2
 8008f04:	2b61      	cmp	r3, #97	; 0x61
 8008f06:	bf0c      	ite	eq
 8008f08:	2378      	moveq	r3, #120	; 0x78
 8008f0a:	2358      	movne	r3, #88	; 0x58
 8008f0c:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008f10:	9b07      	ldr	r3, [sp, #28]
 8008f12:	2b63      	cmp	r3, #99	; 0x63
 8008f14:	dd36      	ble.n	8008f84 <_vfprintf_r+0x4cc>
 8008f16:	4658      	mov	r0, fp
 8008f18:	1c59      	adds	r1, r3, #1
 8008f1a:	f7fe f87b 	bl	8007014 <_malloc_r>
 8008f1e:	4681      	mov	r9, r0
 8008f20:	2800      	cmp	r0, #0
 8008f22:	f040 8201 	bne.w	8009328 <_vfprintf_r+0x870>
 8008f26:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008f2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f2e:	f8aa 300c 	strh.w	r3, [sl, #12]
 8008f32:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8008f36:	07d9      	lsls	r1, r3, #31
 8008f38:	d407      	bmi.n	8008f4a <_vfprintf_r+0x492>
 8008f3a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008f3e:	059a      	lsls	r2, r3, #22
 8008f40:	d403      	bmi.n	8008f4a <_vfprintf_r+0x492>
 8008f42:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8008f46:	f002 fac0 	bl	800b4ca <__retarget_lock_release_recursive>
 8008f4a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008f4e:	065b      	lsls	r3, r3, #25
 8008f50:	f57f adf8 	bpl.w	8008b44 <_vfprintf_r+0x8c>
 8008f54:	e5f3      	b.n	8008b3e <_vfprintf_r+0x86>
 8008f56:	9b07      	ldr	r3, [sp, #28]
 8008f58:	3301      	adds	r3, #1
 8008f5a:	f000 81e7 	beq.w	800932c <_vfprintf_r+0x874>
 8008f5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f60:	2b47      	cmp	r3, #71	; 0x47
 8008f62:	d111      	bne.n	8008f88 <_vfprintf_r+0x4d0>
 8008f64:	9b07      	ldr	r3, [sp, #28]
 8008f66:	b97b      	cbnz	r3, 8008f88 <_vfprintf_r+0x4d0>
 8008f68:	461f      	mov	r7, r3
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	9307      	str	r3, [sp, #28]
 8008f6e:	e00b      	b.n	8008f88 <_vfprintf_r+0x4d0>
 8008f70:	7fefffff 	.word	0x7fefffff
 8008f74:	0800dab4 	.word	0x0800dab4
 8008f78:	0800dab8 	.word	0x0800dab8
 8008f7c:	0800dabc 	.word	0x0800dabc
 8008f80:	0800dac0 	.word	0x0800dac0
 8008f84:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8008f88:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8008f8c:	9315      	str	r3, [sp, #84]	; 0x54
 8008f8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008f90:	1e1d      	subs	r5, r3, #0
 8008f92:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008f94:	9308      	str	r3, [sp, #32]
 8008f96:	bfb7      	itett	lt
 8008f98:	462b      	movlt	r3, r5
 8008f9a:	2300      	movge	r3, #0
 8008f9c:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8008fa0:	232d      	movlt	r3, #45	; 0x2d
 8008fa2:	931c      	str	r3, [sp, #112]	; 0x70
 8008fa4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008fa6:	2b41      	cmp	r3, #65	; 0x41
 8008fa8:	f040 81d8 	bne.w	800935c <_vfprintf_r+0x8a4>
 8008fac:	aa20      	add	r2, sp, #128	; 0x80
 8008fae:	4629      	mov	r1, r5
 8008fb0:	9808      	ldr	r0, [sp, #32]
 8008fb2:	f003 f80b 	bl	800bfcc <frexp>
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008fbc:	f7f7 fa8c 	bl	80004d8 <__aeabi_dmul>
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	460b      	mov	r3, r1
 8008fc4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	2300      	movs	r3, #0
 8008fcc:	f7f7 fcec 	bl	80009a8 <__aeabi_dcmpeq>
 8008fd0:	b108      	cbz	r0, 8008fd6 <_vfprintf_r+0x51e>
 8008fd2:	2301      	movs	r3, #1
 8008fd4:	9320      	str	r3, [sp, #128]	; 0x80
 8008fd6:	4bb2      	ldr	r3, [pc, #712]	; (80092a0 <_vfprintf_r+0x7e8>)
 8008fd8:	4eb2      	ldr	r6, [pc, #712]	; (80092a4 <_vfprintf_r+0x7ec>)
 8008fda:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008fdc:	464d      	mov	r5, r9
 8008fde:	2a61      	cmp	r2, #97	; 0x61
 8008fe0:	bf18      	it	ne
 8008fe2:	461e      	movne	r6, r3
 8008fe4:	9b07      	ldr	r3, [sp, #28]
 8008fe6:	9617      	str	r6, [sp, #92]	; 0x5c
 8008fe8:	1e5e      	subs	r6, r3, #1
 8008fea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008fee:	2200      	movs	r2, #0
 8008ff0:	4bad      	ldr	r3, [pc, #692]	; (80092a8 <_vfprintf_r+0x7f0>)
 8008ff2:	f7f7 fa71 	bl	80004d8 <__aeabi_dmul>
 8008ff6:	4602      	mov	r2, r0
 8008ff8:	460b      	mov	r3, r1
 8008ffa:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008ffe:	f7f7 fd1b 	bl	8000a38 <__aeabi_d2iz>
 8009002:	901d      	str	r0, [sp, #116]	; 0x74
 8009004:	f7f7 f9fe 	bl	8000404 <__aeabi_i2d>
 8009008:	4602      	mov	r2, r0
 800900a:	460b      	mov	r3, r1
 800900c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009010:	f7f7 f8aa 	bl	8000168 <__aeabi_dsub>
 8009014:	4602      	mov	r2, r0
 8009016:	460b      	mov	r3, r1
 8009018:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800901c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800901e:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009020:	960d      	str	r6, [sp, #52]	; 0x34
 8009022:	5c9b      	ldrb	r3, [r3, r2]
 8009024:	f805 3b01 	strb.w	r3, [r5], #1
 8009028:	1c73      	adds	r3, r6, #1
 800902a:	d006      	beq.n	800903a <_vfprintf_r+0x582>
 800902c:	2200      	movs	r2, #0
 800902e:	2300      	movs	r3, #0
 8009030:	3e01      	subs	r6, #1
 8009032:	f7f7 fcb9 	bl	80009a8 <__aeabi_dcmpeq>
 8009036:	2800      	cmp	r0, #0
 8009038:	d0d7      	beq.n	8008fea <_vfprintf_r+0x532>
 800903a:	2200      	movs	r2, #0
 800903c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009040:	4b9a      	ldr	r3, [pc, #616]	; (80092ac <_vfprintf_r+0x7f4>)
 8009042:	f7f7 fcd9 	bl	80009f8 <__aeabi_dcmpgt>
 8009046:	b960      	cbnz	r0, 8009062 <_vfprintf_r+0x5aa>
 8009048:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800904c:	2200      	movs	r2, #0
 800904e:	4b97      	ldr	r3, [pc, #604]	; (80092ac <_vfprintf_r+0x7f4>)
 8009050:	f7f7 fcaa 	bl	80009a8 <__aeabi_dcmpeq>
 8009054:	2800      	cmp	r0, #0
 8009056:	f000 817c 	beq.w	8009352 <_vfprintf_r+0x89a>
 800905a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800905c:	07da      	lsls	r2, r3, #31
 800905e:	f140 8178 	bpl.w	8009352 <_vfprintf_r+0x89a>
 8009062:	2030      	movs	r0, #48	; 0x30
 8009064:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009066:	9524      	str	r5, [sp, #144]	; 0x90
 8009068:	7bd9      	ldrb	r1, [r3, #15]
 800906a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800906c:	1e53      	subs	r3, r2, #1
 800906e:	9324      	str	r3, [sp, #144]	; 0x90
 8009070:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8009074:	428b      	cmp	r3, r1
 8009076:	f000 815b 	beq.w	8009330 <_vfprintf_r+0x878>
 800907a:	2b39      	cmp	r3, #57	; 0x39
 800907c:	bf0b      	itete	eq
 800907e:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8009080:	3301      	addne	r3, #1
 8009082:	7a9b      	ldrbeq	r3, [r3, #10]
 8009084:	b2db      	uxtbne	r3, r3
 8009086:	f802 3c01 	strb.w	r3, [r2, #-1]
 800908a:	eba5 0309 	sub.w	r3, r5, r9
 800908e:	9308      	str	r3, [sp, #32]
 8009090:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009092:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009094:	2b47      	cmp	r3, #71	; 0x47
 8009096:	f040 81ae 	bne.w	80093f6 <_vfprintf_r+0x93e>
 800909a:	1ceb      	adds	r3, r5, #3
 800909c:	db03      	blt.n	80090a6 <_vfprintf_r+0x5ee>
 800909e:	9b07      	ldr	r3, [sp, #28]
 80090a0:	429d      	cmp	r5, r3
 80090a2:	f340 81d3 	ble.w	800944c <_vfprintf_r+0x994>
 80090a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090a8:	3b02      	subs	r3, #2
 80090aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80090ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80090ae:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80090b2:	f021 0120 	bic.w	r1, r1, #32
 80090b6:	2941      	cmp	r1, #65	; 0x41
 80090b8:	bf08      	it	eq
 80090ba:	320f      	addeq	r2, #15
 80090bc:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 80090c0:	bf06      	itte	eq
 80090c2:	b2d2      	uxtbeq	r2, r2
 80090c4:	2101      	moveq	r1, #1
 80090c6:	2100      	movne	r1, #0
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80090ce:	bfb4      	ite	lt
 80090d0:	222d      	movlt	r2, #45	; 0x2d
 80090d2:	222b      	movge	r2, #43	; 0x2b
 80090d4:	9320      	str	r3, [sp, #128]	; 0x80
 80090d6:	bfb8      	it	lt
 80090d8:	f1c5 0301 	rsblt	r3, r5, #1
 80090dc:	2b09      	cmp	r3, #9
 80090de:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80090e2:	f340 81a1 	ble.w	8009428 <_vfprintf_r+0x970>
 80090e6:	260a      	movs	r6, #10
 80090e8:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80090ec:	fb93 f5f6 	sdiv	r5, r3, r6
 80090f0:	4611      	mov	r1, r2
 80090f2:	fb06 3015 	mls	r0, r6, r5, r3
 80090f6:	3030      	adds	r0, #48	; 0x30
 80090f8:	f801 0c01 	strb.w	r0, [r1, #-1]
 80090fc:	4618      	mov	r0, r3
 80090fe:	2863      	cmp	r0, #99	; 0x63
 8009100:	462b      	mov	r3, r5
 8009102:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8009106:	dcf1      	bgt.n	80090ec <_vfprintf_r+0x634>
 8009108:	3330      	adds	r3, #48	; 0x30
 800910a:	1e88      	subs	r0, r1, #2
 800910c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009110:	4603      	mov	r3, r0
 8009112:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8009116:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800911a:	42ab      	cmp	r3, r5
 800911c:	f0c0 817f 	bcc.w	800941e <_vfprintf_r+0x966>
 8009120:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8009124:	1a52      	subs	r2, r2, r1
 8009126:	42a8      	cmp	r0, r5
 8009128:	bf88      	it	hi
 800912a:	2200      	movhi	r2, #0
 800912c:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8009130:	441a      	add	r2, r3
 8009132:	ab22      	add	r3, sp, #136	; 0x88
 8009134:	1ad3      	subs	r3, r2, r3
 8009136:	9a08      	ldr	r2, [sp, #32]
 8009138:	931a      	str	r3, [sp, #104]	; 0x68
 800913a:	2a01      	cmp	r2, #1
 800913c:	4413      	add	r3, r2
 800913e:	9307      	str	r3, [sp, #28]
 8009140:	dc02      	bgt.n	8009148 <_vfprintf_r+0x690>
 8009142:	f018 0f01 	tst.w	r8, #1
 8009146:	d003      	beq.n	8009150 <_vfprintf_r+0x698>
 8009148:	9b07      	ldr	r3, [sp, #28]
 800914a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800914c:	4413      	add	r3, r2
 800914e:	9307      	str	r3, [sp, #28]
 8009150:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8009154:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009158:	9315      	str	r3, [sp, #84]	; 0x54
 800915a:	2300      	movs	r3, #0
 800915c:	461d      	mov	r5, r3
 800915e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8009162:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009164:	b113      	cbz	r3, 800916c <_vfprintf_r+0x6b4>
 8009166:	232d      	movs	r3, #45	; 0x2d
 8009168:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800916c:	2600      	movs	r6, #0
 800916e:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8009172:	9b07      	ldr	r3, [sp, #28]
 8009174:	42b3      	cmp	r3, r6
 8009176:	bfb8      	it	lt
 8009178:	4633      	movlt	r3, r6
 800917a:	9315      	str	r3, [sp, #84]	; 0x54
 800917c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009180:	b113      	cbz	r3, 8009188 <_vfprintf_r+0x6d0>
 8009182:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009184:	3301      	adds	r3, #1
 8009186:	9315      	str	r3, [sp, #84]	; 0x54
 8009188:	f018 0302 	ands.w	r3, r8, #2
 800918c:	931c      	str	r3, [sp, #112]	; 0x70
 800918e:	bf1e      	ittt	ne
 8009190:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8009192:	3302      	addne	r3, #2
 8009194:	9315      	strne	r3, [sp, #84]	; 0x54
 8009196:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800919a:	931d      	str	r3, [sp, #116]	; 0x74
 800919c:	d121      	bne.n	80091e2 <_vfprintf_r+0x72a>
 800919e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80091a2:	1a9b      	subs	r3, r3, r2
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	9317      	str	r3, [sp, #92]	; 0x5c
 80091a8:	dd1b      	ble.n	80091e2 <_vfprintf_r+0x72a>
 80091aa:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80091ae:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80091b0:	3301      	adds	r3, #1
 80091b2:	2810      	cmp	r0, #16
 80091b4:	483e      	ldr	r0, [pc, #248]	; (80092b0 <_vfprintf_r+0x7f8>)
 80091b6:	f104 0108 	add.w	r1, r4, #8
 80091ba:	6020      	str	r0, [r4, #0]
 80091bc:	f300 82df 	bgt.w	800977e <_vfprintf_r+0xcc6>
 80091c0:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80091c2:	2b07      	cmp	r3, #7
 80091c4:	4402      	add	r2, r0
 80091c6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80091ca:	6060      	str	r0, [r4, #4]
 80091cc:	f340 82ec 	ble.w	80097a8 <_vfprintf_r+0xcf0>
 80091d0:	4651      	mov	r1, sl
 80091d2:	4658      	mov	r0, fp
 80091d4:	aa26      	add	r2, sp, #152	; 0x98
 80091d6:	f002 fffe 	bl	800c1d6 <__sprint_r>
 80091da:	2800      	cmp	r0, #0
 80091dc:	f040 8622 	bne.w	8009e24 <_vfprintf_r+0x136c>
 80091e0:	ac29      	add	r4, sp, #164	; 0xa4
 80091e2:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80091e6:	b173      	cbz	r3, 8009206 <_vfprintf_r+0x74e>
 80091e8:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 80091ec:	6023      	str	r3, [r4, #0]
 80091ee:	2301      	movs	r3, #1
 80091f0:	6063      	str	r3, [r4, #4]
 80091f2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80091f4:	3301      	adds	r3, #1
 80091f6:	9328      	str	r3, [sp, #160]	; 0xa0
 80091f8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80091fa:	3301      	adds	r3, #1
 80091fc:	2b07      	cmp	r3, #7
 80091fe:	9327      	str	r3, [sp, #156]	; 0x9c
 8009200:	f300 82d4 	bgt.w	80097ac <_vfprintf_r+0xcf4>
 8009204:	3408      	adds	r4, #8
 8009206:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009208:	b16b      	cbz	r3, 8009226 <_vfprintf_r+0x76e>
 800920a:	ab1f      	add	r3, sp, #124	; 0x7c
 800920c:	6023      	str	r3, [r4, #0]
 800920e:	2302      	movs	r3, #2
 8009210:	6063      	str	r3, [r4, #4]
 8009212:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009214:	3302      	adds	r3, #2
 8009216:	9328      	str	r3, [sp, #160]	; 0xa0
 8009218:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800921a:	3301      	adds	r3, #1
 800921c:	2b07      	cmp	r3, #7
 800921e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009220:	f300 82ce 	bgt.w	80097c0 <_vfprintf_r+0xd08>
 8009224:	3408      	adds	r4, #8
 8009226:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009228:	2b80      	cmp	r3, #128	; 0x80
 800922a:	d121      	bne.n	8009270 <_vfprintf_r+0x7b8>
 800922c:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009230:	1a9b      	subs	r3, r3, r2
 8009232:	2b00      	cmp	r3, #0
 8009234:	9317      	str	r3, [sp, #92]	; 0x5c
 8009236:	dd1b      	ble.n	8009270 <_vfprintf_r+0x7b8>
 8009238:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800923c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800923e:	3301      	adds	r3, #1
 8009240:	2810      	cmp	r0, #16
 8009242:	481c      	ldr	r0, [pc, #112]	; (80092b4 <_vfprintf_r+0x7fc>)
 8009244:	f104 0108 	add.w	r1, r4, #8
 8009248:	6020      	str	r0, [r4, #0]
 800924a:	f300 82c3 	bgt.w	80097d4 <_vfprintf_r+0xd1c>
 800924e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009250:	2b07      	cmp	r3, #7
 8009252:	4402      	add	r2, r0
 8009254:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009258:	6060      	str	r0, [r4, #4]
 800925a:	f340 82d0 	ble.w	80097fe <_vfprintf_r+0xd46>
 800925e:	4651      	mov	r1, sl
 8009260:	4658      	mov	r0, fp
 8009262:	aa26      	add	r2, sp, #152	; 0x98
 8009264:	f002 ffb7 	bl	800c1d6 <__sprint_r>
 8009268:	2800      	cmp	r0, #0
 800926a:	f040 85db 	bne.w	8009e24 <_vfprintf_r+0x136c>
 800926e:	ac29      	add	r4, sp, #164	; 0xa4
 8009270:	9b07      	ldr	r3, [sp, #28]
 8009272:	1af6      	subs	r6, r6, r3
 8009274:	2e00      	cmp	r6, #0
 8009276:	dd28      	ble.n	80092ca <_vfprintf_r+0x812>
 8009278:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800927c:	480d      	ldr	r0, [pc, #52]	; (80092b4 <_vfprintf_r+0x7fc>)
 800927e:	2e10      	cmp	r6, #16
 8009280:	f103 0301 	add.w	r3, r3, #1
 8009284:	f104 0108 	add.w	r1, r4, #8
 8009288:	6020      	str	r0, [r4, #0]
 800928a:	f300 82ba 	bgt.w	8009802 <_vfprintf_r+0xd4a>
 800928e:	6066      	str	r6, [r4, #4]
 8009290:	2b07      	cmp	r3, #7
 8009292:	4416      	add	r6, r2
 8009294:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009298:	f340 82c6 	ble.w	8009828 <_vfprintf_r+0xd70>
 800929c:	e00c      	b.n	80092b8 <_vfprintf_r+0x800>
 800929e:	bf00      	nop
 80092a0:	0800dad5 	.word	0x0800dad5
 80092a4:	0800dac4 	.word	0x0800dac4
 80092a8:	40300000 	.word	0x40300000
 80092ac:	3fe00000 	.word	0x3fe00000
 80092b0:	0800db08 	.word	0x0800db08
 80092b4:	0800db18 	.word	0x0800db18
 80092b8:	4651      	mov	r1, sl
 80092ba:	4658      	mov	r0, fp
 80092bc:	aa26      	add	r2, sp, #152	; 0x98
 80092be:	f002 ff8a 	bl	800c1d6 <__sprint_r>
 80092c2:	2800      	cmp	r0, #0
 80092c4:	f040 85ae 	bne.w	8009e24 <_vfprintf_r+0x136c>
 80092c8:	ac29      	add	r4, sp, #164	; 0xa4
 80092ca:	f418 7f80 	tst.w	r8, #256	; 0x100
 80092ce:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80092d0:	f040 82b0 	bne.w	8009834 <_vfprintf_r+0xd7c>
 80092d4:	9b07      	ldr	r3, [sp, #28]
 80092d6:	f8c4 9000 	str.w	r9, [r4]
 80092da:	441e      	add	r6, r3
 80092dc:	6063      	str	r3, [r4, #4]
 80092de:	9628      	str	r6, [sp, #160]	; 0xa0
 80092e0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80092e2:	3301      	adds	r3, #1
 80092e4:	2b07      	cmp	r3, #7
 80092e6:	9327      	str	r3, [sp, #156]	; 0x9c
 80092e8:	f300 82ea 	bgt.w	80098c0 <_vfprintf_r+0xe08>
 80092ec:	3408      	adds	r4, #8
 80092ee:	f018 0f04 	tst.w	r8, #4
 80092f2:	f040 8578 	bne.w	8009de6 <_vfprintf_r+0x132e>
 80092f6:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80092fa:	9915      	ldr	r1, [sp, #84]	; 0x54
 80092fc:	428a      	cmp	r2, r1
 80092fe:	bfac      	ite	ge
 8009300:	189b      	addge	r3, r3, r2
 8009302:	185b      	addlt	r3, r3, r1
 8009304:	9313      	str	r3, [sp, #76]	; 0x4c
 8009306:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009308:	b13b      	cbz	r3, 800931a <_vfprintf_r+0x862>
 800930a:	4651      	mov	r1, sl
 800930c:	4658      	mov	r0, fp
 800930e:	aa26      	add	r2, sp, #152	; 0x98
 8009310:	f002 ff61 	bl	800c1d6 <__sprint_r>
 8009314:	2800      	cmp	r0, #0
 8009316:	f040 8585 	bne.w	8009e24 <_vfprintf_r+0x136c>
 800931a:	2300      	movs	r3, #0
 800931c:	9327      	str	r3, [sp, #156]	; 0x9c
 800931e:	2f00      	cmp	r7, #0
 8009320:	f040 859c 	bne.w	8009e5c <_vfprintf_r+0x13a4>
 8009324:	ac29      	add	r4, sp, #164	; 0xa4
 8009326:	e0e7      	b.n	80094f8 <_vfprintf_r+0xa40>
 8009328:	4607      	mov	r7, r0
 800932a:	e62d      	b.n	8008f88 <_vfprintf_r+0x4d0>
 800932c:	2306      	movs	r3, #6
 800932e:	e61d      	b.n	8008f6c <_vfprintf_r+0x4b4>
 8009330:	f802 0c01 	strb.w	r0, [r2, #-1]
 8009334:	e699      	b.n	800906a <_vfprintf_r+0x5b2>
 8009336:	f803 0b01 	strb.w	r0, [r3], #1
 800933a:	1aca      	subs	r2, r1, r3
 800933c:	2a00      	cmp	r2, #0
 800933e:	dafa      	bge.n	8009336 <_vfprintf_r+0x87e>
 8009340:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009342:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009344:	3201      	adds	r2, #1
 8009346:	f103 0301 	add.w	r3, r3, #1
 800934a:	bfb8      	it	lt
 800934c:	2300      	movlt	r3, #0
 800934e:	441d      	add	r5, r3
 8009350:	e69b      	b.n	800908a <_vfprintf_r+0x5d2>
 8009352:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009354:	462b      	mov	r3, r5
 8009356:	2030      	movs	r0, #48	; 0x30
 8009358:	18a9      	adds	r1, r5, r2
 800935a:	e7ee      	b.n	800933a <_vfprintf_r+0x882>
 800935c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800935e:	2b46      	cmp	r3, #70	; 0x46
 8009360:	d005      	beq.n	800936e <_vfprintf_r+0x8b6>
 8009362:	2b45      	cmp	r3, #69	; 0x45
 8009364:	d11b      	bne.n	800939e <_vfprintf_r+0x8e6>
 8009366:	9b07      	ldr	r3, [sp, #28]
 8009368:	1c5e      	adds	r6, r3, #1
 800936a:	2302      	movs	r3, #2
 800936c:	e001      	b.n	8009372 <_vfprintf_r+0x8ba>
 800936e:	2303      	movs	r3, #3
 8009370:	9e07      	ldr	r6, [sp, #28]
 8009372:	aa24      	add	r2, sp, #144	; 0x90
 8009374:	9204      	str	r2, [sp, #16]
 8009376:	aa21      	add	r2, sp, #132	; 0x84
 8009378:	9203      	str	r2, [sp, #12]
 800937a:	aa20      	add	r2, sp, #128	; 0x80
 800937c:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8009380:	9300      	str	r3, [sp, #0]
 8009382:	4658      	mov	r0, fp
 8009384:	462b      	mov	r3, r5
 8009386:	9a08      	ldr	r2, [sp, #32]
 8009388:	f000 ff26 	bl	800a1d8 <_dtoa_r>
 800938c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800938e:	4681      	mov	r9, r0
 8009390:	2b47      	cmp	r3, #71	; 0x47
 8009392:	d106      	bne.n	80093a2 <_vfprintf_r+0x8ea>
 8009394:	f018 0f01 	tst.w	r8, #1
 8009398:	d103      	bne.n	80093a2 <_vfprintf_r+0x8ea>
 800939a:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800939c:	e675      	b.n	800908a <_vfprintf_r+0x5d2>
 800939e:	9e07      	ldr	r6, [sp, #28]
 80093a0:	e7e3      	b.n	800936a <_vfprintf_r+0x8b2>
 80093a2:	eb09 0306 	add.w	r3, r9, r6
 80093a6:	930d      	str	r3, [sp, #52]	; 0x34
 80093a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093aa:	2b46      	cmp	r3, #70	; 0x46
 80093ac:	d111      	bne.n	80093d2 <_vfprintf_r+0x91a>
 80093ae:	f899 3000 	ldrb.w	r3, [r9]
 80093b2:	2b30      	cmp	r3, #48	; 0x30
 80093b4:	d109      	bne.n	80093ca <_vfprintf_r+0x912>
 80093b6:	2200      	movs	r2, #0
 80093b8:	2300      	movs	r3, #0
 80093ba:	4629      	mov	r1, r5
 80093bc:	9808      	ldr	r0, [sp, #32]
 80093be:	f7f7 faf3 	bl	80009a8 <__aeabi_dcmpeq>
 80093c2:	b910      	cbnz	r0, 80093ca <_vfprintf_r+0x912>
 80093c4:	f1c6 0601 	rsb	r6, r6, #1
 80093c8:	9620      	str	r6, [sp, #128]	; 0x80
 80093ca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80093cc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80093ce:	441a      	add	r2, r3
 80093d0:	920d      	str	r2, [sp, #52]	; 0x34
 80093d2:	2200      	movs	r2, #0
 80093d4:	2300      	movs	r3, #0
 80093d6:	4629      	mov	r1, r5
 80093d8:	9808      	ldr	r0, [sp, #32]
 80093da:	f7f7 fae5 	bl	80009a8 <__aeabi_dcmpeq>
 80093de:	b108      	cbz	r0, 80093e4 <_vfprintf_r+0x92c>
 80093e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80093e2:	9324      	str	r3, [sp, #144]	; 0x90
 80093e4:	2230      	movs	r2, #48	; 0x30
 80093e6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80093e8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80093ea:	4299      	cmp	r1, r3
 80093ec:	d9d5      	bls.n	800939a <_vfprintf_r+0x8e2>
 80093ee:	1c59      	adds	r1, r3, #1
 80093f0:	9124      	str	r1, [sp, #144]	; 0x90
 80093f2:	701a      	strb	r2, [r3, #0]
 80093f4:	e7f7      	b.n	80093e6 <_vfprintf_r+0x92e>
 80093f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093f8:	2b46      	cmp	r3, #70	; 0x46
 80093fa:	f47f ae57 	bne.w	80090ac <_vfprintf_r+0x5f4>
 80093fe:	9a07      	ldr	r2, [sp, #28]
 8009400:	f008 0301 	and.w	r3, r8, #1
 8009404:	2d00      	cmp	r5, #0
 8009406:	ea43 0302 	orr.w	r3, r3, r2
 800940a:	dd1a      	ble.n	8009442 <_vfprintf_r+0x98a>
 800940c:	2b00      	cmp	r3, #0
 800940e:	d034      	beq.n	800947a <_vfprintf_r+0x9c2>
 8009410:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009412:	18eb      	adds	r3, r5, r3
 8009414:	441a      	add	r2, r3
 8009416:	9207      	str	r2, [sp, #28]
 8009418:	2366      	movs	r3, #102	; 0x66
 800941a:	930b      	str	r3, [sp, #44]	; 0x2c
 800941c:	e033      	b.n	8009486 <_vfprintf_r+0x9ce>
 800941e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009422:	f802 6b01 	strb.w	r6, [r2], #1
 8009426:	e678      	b.n	800911a <_vfprintf_r+0x662>
 8009428:	b941      	cbnz	r1, 800943c <_vfprintf_r+0x984>
 800942a:	2230      	movs	r2, #48	; 0x30
 800942c:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8009430:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8009434:	3330      	adds	r3, #48	; 0x30
 8009436:	f802 3b01 	strb.w	r3, [r2], #1
 800943a:	e67a      	b.n	8009132 <_vfprintf_r+0x67a>
 800943c:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8009440:	e7f8      	b.n	8009434 <_vfprintf_r+0x97c>
 8009442:	b1e3      	cbz	r3, 800947e <_vfprintf_r+0x9c6>
 8009444:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009446:	9a07      	ldr	r2, [sp, #28]
 8009448:	3301      	adds	r3, #1
 800944a:	e7e3      	b.n	8009414 <_vfprintf_r+0x95c>
 800944c:	9b08      	ldr	r3, [sp, #32]
 800944e:	429d      	cmp	r5, r3
 8009450:	db07      	blt.n	8009462 <_vfprintf_r+0x9aa>
 8009452:	f018 0f01 	tst.w	r8, #1
 8009456:	d02d      	beq.n	80094b4 <_vfprintf_r+0x9fc>
 8009458:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800945a:	18eb      	adds	r3, r5, r3
 800945c:	9307      	str	r3, [sp, #28]
 800945e:	2367      	movs	r3, #103	; 0x67
 8009460:	e7db      	b.n	800941a <_vfprintf_r+0x962>
 8009462:	9b08      	ldr	r3, [sp, #32]
 8009464:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009466:	2d00      	cmp	r5, #0
 8009468:	4413      	add	r3, r2
 800946a:	9307      	str	r3, [sp, #28]
 800946c:	dcf7      	bgt.n	800945e <_vfprintf_r+0x9a6>
 800946e:	9a07      	ldr	r2, [sp, #28]
 8009470:	f1c5 0301 	rsb	r3, r5, #1
 8009474:	441a      	add	r2, r3
 8009476:	4613      	mov	r3, r2
 8009478:	e7f0      	b.n	800945c <_vfprintf_r+0x9a4>
 800947a:	9507      	str	r5, [sp, #28]
 800947c:	e7cc      	b.n	8009418 <_vfprintf_r+0x960>
 800947e:	2366      	movs	r3, #102	; 0x66
 8009480:	930b      	str	r3, [sp, #44]	; 0x2c
 8009482:	2301      	movs	r3, #1
 8009484:	9307      	str	r3, [sp, #28]
 8009486:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800948a:	930d      	str	r3, [sp, #52]	; 0x34
 800948c:	d025      	beq.n	80094da <_vfprintf_r+0xa22>
 800948e:	2300      	movs	r3, #0
 8009490:	2d00      	cmp	r5, #0
 8009492:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8009496:	f77f ae64 	ble.w	8009162 <_vfprintf_r+0x6aa>
 800949a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800949c:	781b      	ldrb	r3, [r3, #0]
 800949e:	2bff      	cmp	r3, #255	; 0xff
 80094a0:	d10a      	bne.n	80094b8 <_vfprintf_r+0xa00>
 80094a2:	9907      	ldr	r1, [sp, #28]
 80094a4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80094a8:	4413      	add	r3, r2
 80094aa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80094ac:	fb02 1303 	mla	r3, r2, r3, r1
 80094b0:	9307      	str	r3, [sp, #28]
 80094b2:	e656      	b.n	8009162 <_vfprintf_r+0x6aa>
 80094b4:	9507      	str	r5, [sp, #28]
 80094b6:	e7d2      	b.n	800945e <_vfprintf_r+0x9a6>
 80094b8:	42ab      	cmp	r3, r5
 80094ba:	daf2      	bge.n	80094a2 <_vfprintf_r+0x9ea>
 80094bc:	1aed      	subs	r5, r5, r3
 80094be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80094c0:	785b      	ldrb	r3, [r3, #1]
 80094c2:	b133      	cbz	r3, 80094d2 <_vfprintf_r+0xa1a>
 80094c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094c6:	3301      	adds	r3, #1
 80094c8:	930d      	str	r3, [sp, #52]	; 0x34
 80094ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80094cc:	3301      	adds	r3, #1
 80094ce:	930e      	str	r3, [sp, #56]	; 0x38
 80094d0:	e7e3      	b.n	800949a <_vfprintf_r+0x9e2>
 80094d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094d4:	3301      	adds	r3, #1
 80094d6:	930c      	str	r3, [sp, #48]	; 0x30
 80094d8:	e7df      	b.n	800949a <_vfprintf_r+0x9e2>
 80094da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094dc:	930c      	str	r3, [sp, #48]	; 0x30
 80094de:	e640      	b.n	8009162 <_vfprintf_r+0x6aa>
 80094e0:	4632      	mov	r2, r6
 80094e2:	f852 3b04 	ldr.w	r3, [r2], #4
 80094e6:	f018 0f20 	tst.w	r8, #32
 80094ea:	920a      	str	r2, [sp, #40]	; 0x28
 80094ec:	d009      	beq.n	8009502 <_vfprintf_r+0xa4a>
 80094ee:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80094f0:	4610      	mov	r0, r2
 80094f2:	17d1      	asrs	r1, r2, #31
 80094f4:	e9c3 0100 	strd	r0, r1, [r3]
 80094f8:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80094fa:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 80094fe:	f7ff bb5a 	b.w	8008bb6 <_vfprintf_r+0xfe>
 8009502:	f018 0f10 	tst.w	r8, #16
 8009506:	d002      	beq.n	800950e <_vfprintf_r+0xa56>
 8009508:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800950a:	601a      	str	r2, [r3, #0]
 800950c:	e7f4      	b.n	80094f8 <_vfprintf_r+0xa40>
 800950e:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009512:	d002      	beq.n	800951a <_vfprintf_r+0xa62>
 8009514:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009516:	801a      	strh	r2, [r3, #0]
 8009518:	e7ee      	b.n	80094f8 <_vfprintf_r+0xa40>
 800951a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800951e:	d0f3      	beq.n	8009508 <_vfprintf_r+0xa50>
 8009520:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009522:	701a      	strb	r2, [r3, #0]
 8009524:	e7e8      	b.n	80094f8 <_vfprintf_r+0xa40>
 8009526:	f048 0810 	orr.w	r8, r8, #16
 800952a:	f018 0f20 	tst.w	r8, #32
 800952e:	d01e      	beq.n	800956e <_vfprintf_r+0xab6>
 8009530:	3607      	adds	r6, #7
 8009532:	f026 0307 	bic.w	r3, r6, #7
 8009536:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800953a:	930a      	str	r3, [sp, #40]	; 0x28
 800953c:	2300      	movs	r3, #0
 800953e:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8009542:	2200      	movs	r2, #0
 8009544:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8009548:	9a07      	ldr	r2, [sp, #28]
 800954a:	3201      	adds	r2, #1
 800954c:	f000 849b 	beq.w	8009e86 <_vfprintf_r+0x13ce>
 8009550:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8009554:	920c      	str	r2, [sp, #48]	; 0x30
 8009556:	ea56 0207 	orrs.w	r2, r6, r7
 800955a:	f040 849a 	bne.w	8009e92 <_vfprintf_r+0x13da>
 800955e:	9a07      	ldr	r2, [sp, #28]
 8009560:	2a00      	cmp	r2, #0
 8009562:	f000 80f5 	beq.w	8009750 <_vfprintf_r+0xc98>
 8009566:	2b01      	cmp	r3, #1
 8009568:	f040 8496 	bne.w	8009e98 <_vfprintf_r+0x13e0>
 800956c:	e097      	b.n	800969e <_vfprintf_r+0xbe6>
 800956e:	1d33      	adds	r3, r6, #4
 8009570:	f018 0f10 	tst.w	r8, #16
 8009574:	930a      	str	r3, [sp, #40]	; 0x28
 8009576:	d001      	beq.n	800957c <_vfprintf_r+0xac4>
 8009578:	6836      	ldr	r6, [r6, #0]
 800957a:	e003      	b.n	8009584 <_vfprintf_r+0xacc>
 800957c:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009580:	d002      	beq.n	8009588 <_vfprintf_r+0xad0>
 8009582:	8836      	ldrh	r6, [r6, #0]
 8009584:	2700      	movs	r7, #0
 8009586:	e7d9      	b.n	800953c <_vfprintf_r+0xa84>
 8009588:	f418 7f00 	tst.w	r8, #512	; 0x200
 800958c:	d0f4      	beq.n	8009578 <_vfprintf_r+0xac0>
 800958e:	7836      	ldrb	r6, [r6, #0]
 8009590:	e7f8      	b.n	8009584 <_vfprintf_r+0xacc>
 8009592:	4633      	mov	r3, r6
 8009594:	f853 6b04 	ldr.w	r6, [r3], #4
 8009598:	2278      	movs	r2, #120	; 0x78
 800959a:	930a      	str	r3, [sp, #40]	; 0x28
 800959c:	f647 0330 	movw	r3, #30768	; 0x7830
 80095a0:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 80095a4:	4ba1      	ldr	r3, [pc, #644]	; (800982c <_vfprintf_r+0xd74>)
 80095a6:	2700      	movs	r7, #0
 80095a8:	931b      	str	r3, [sp, #108]	; 0x6c
 80095aa:	f048 0802 	orr.w	r8, r8, #2
 80095ae:	2302      	movs	r3, #2
 80095b0:	920b      	str	r2, [sp, #44]	; 0x2c
 80095b2:	e7c6      	b.n	8009542 <_vfprintf_r+0xa8a>
 80095b4:	4633      	mov	r3, r6
 80095b6:	2500      	movs	r5, #0
 80095b8:	f853 9b04 	ldr.w	r9, [r3], #4
 80095bc:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80095c0:	930a      	str	r3, [sp, #40]	; 0x28
 80095c2:	9b07      	ldr	r3, [sp, #28]
 80095c4:	1c5e      	adds	r6, r3, #1
 80095c6:	d010      	beq.n	80095ea <_vfprintf_r+0xb32>
 80095c8:	461a      	mov	r2, r3
 80095ca:	4629      	mov	r1, r5
 80095cc:	4648      	mov	r0, r9
 80095ce:	f001 ffe9 	bl	800b5a4 <memchr>
 80095d2:	4607      	mov	r7, r0
 80095d4:	2800      	cmp	r0, #0
 80095d6:	f43f ac74 	beq.w	8008ec2 <_vfprintf_r+0x40a>
 80095da:	eba0 0309 	sub.w	r3, r0, r9
 80095de:	462f      	mov	r7, r5
 80095e0:	462e      	mov	r6, r5
 80095e2:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 80095e6:	9307      	str	r3, [sp, #28]
 80095e8:	e5c3      	b.n	8009172 <_vfprintf_r+0x6ba>
 80095ea:	4648      	mov	r0, r9
 80095ec:	f7f6 fdb0 	bl	8000150 <strlen>
 80095f0:	462f      	mov	r7, r5
 80095f2:	9007      	str	r0, [sp, #28]
 80095f4:	e465      	b.n	8008ec2 <_vfprintf_r+0x40a>
 80095f6:	f048 0810 	orr.w	r8, r8, #16
 80095fa:	f018 0f20 	tst.w	r8, #32
 80095fe:	d007      	beq.n	8009610 <_vfprintf_r+0xb58>
 8009600:	3607      	adds	r6, #7
 8009602:	f026 0307 	bic.w	r3, r6, #7
 8009606:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800960a:	930a      	str	r3, [sp, #40]	; 0x28
 800960c:	2301      	movs	r3, #1
 800960e:	e798      	b.n	8009542 <_vfprintf_r+0xa8a>
 8009610:	1d33      	adds	r3, r6, #4
 8009612:	f018 0f10 	tst.w	r8, #16
 8009616:	930a      	str	r3, [sp, #40]	; 0x28
 8009618:	d001      	beq.n	800961e <_vfprintf_r+0xb66>
 800961a:	6836      	ldr	r6, [r6, #0]
 800961c:	e003      	b.n	8009626 <_vfprintf_r+0xb6e>
 800961e:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009622:	d002      	beq.n	800962a <_vfprintf_r+0xb72>
 8009624:	8836      	ldrh	r6, [r6, #0]
 8009626:	2700      	movs	r7, #0
 8009628:	e7f0      	b.n	800960c <_vfprintf_r+0xb54>
 800962a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800962e:	d0f4      	beq.n	800961a <_vfprintf_r+0xb62>
 8009630:	7836      	ldrb	r6, [r6, #0]
 8009632:	e7f8      	b.n	8009626 <_vfprintf_r+0xb6e>
 8009634:	4b7e      	ldr	r3, [pc, #504]	; (8009830 <_vfprintf_r+0xd78>)
 8009636:	f018 0f20 	tst.w	r8, #32
 800963a:	931b      	str	r3, [sp, #108]	; 0x6c
 800963c:	d019      	beq.n	8009672 <_vfprintf_r+0xbba>
 800963e:	3607      	adds	r6, #7
 8009640:	f026 0307 	bic.w	r3, r6, #7
 8009644:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009648:	930a      	str	r3, [sp, #40]	; 0x28
 800964a:	f018 0f01 	tst.w	r8, #1
 800964e:	d00a      	beq.n	8009666 <_vfprintf_r+0xbae>
 8009650:	ea56 0307 	orrs.w	r3, r6, r7
 8009654:	d007      	beq.n	8009666 <_vfprintf_r+0xbae>
 8009656:	2330      	movs	r3, #48	; 0x30
 8009658:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800965c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800965e:	f048 0802 	orr.w	r8, r8, #2
 8009662:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8009666:	2302      	movs	r3, #2
 8009668:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800966c:	e769      	b.n	8009542 <_vfprintf_r+0xa8a>
 800966e:	4b6f      	ldr	r3, [pc, #444]	; (800982c <_vfprintf_r+0xd74>)
 8009670:	e7e1      	b.n	8009636 <_vfprintf_r+0xb7e>
 8009672:	1d33      	adds	r3, r6, #4
 8009674:	f018 0f10 	tst.w	r8, #16
 8009678:	930a      	str	r3, [sp, #40]	; 0x28
 800967a:	d001      	beq.n	8009680 <_vfprintf_r+0xbc8>
 800967c:	6836      	ldr	r6, [r6, #0]
 800967e:	e003      	b.n	8009688 <_vfprintf_r+0xbd0>
 8009680:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009684:	d002      	beq.n	800968c <_vfprintf_r+0xbd4>
 8009686:	8836      	ldrh	r6, [r6, #0]
 8009688:	2700      	movs	r7, #0
 800968a:	e7de      	b.n	800964a <_vfprintf_r+0xb92>
 800968c:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009690:	d0f4      	beq.n	800967c <_vfprintf_r+0xbc4>
 8009692:	7836      	ldrb	r6, [r6, #0]
 8009694:	e7f8      	b.n	8009688 <_vfprintf_r+0xbd0>
 8009696:	2f00      	cmp	r7, #0
 8009698:	bf08      	it	eq
 800969a:	2e0a      	cmpeq	r6, #10
 800969c:	d206      	bcs.n	80096ac <_vfprintf_r+0xbf4>
 800969e:	3630      	adds	r6, #48	; 0x30
 80096a0:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 80096a4:	f20d 1947 	addw	r9, sp, #327	; 0x147
 80096a8:	f000 bc14 	b.w	8009ed4 <_vfprintf_r+0x141c>
 80096ac:	2300      	movs	r3, #0
 80096ae:	9308      	str	r3, [sp, #32]
 80096b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80096b2:	ad52      	add	r5, sp, #328	; 0x148
 80096b4:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 80096b8:	220a      	movs	r2, #10
 80096ba:	2300      	movs	r3, #0
 80096bc:	4630      	mov	r0, r6
 80096be:	4639      	mov	r1, r7
 80096c0:	f7f7 fa32 	bl	8000b28 <__aeabi_uldivmod>
 80096c4:	9b08      	ldr	r3, [sp, #32]
 80096c6:	3230      	adds	r2, #48	; 0x30
 80096c8:	3301      	adds	r3, #1
 80096ca:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80096ce:	f805 2c01 	strb.w	r2, [r5, #-1]
 80096d2:	9308      	str	r3, [sp, #32]
 80096d4:	f1b8 0f00 	cmp.w	r8, #0
 80096d8:	d019      	beq.n	800970e <_vfprintf_r+0xc56>
 80096da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096dc:	9a08      	ldr	r2, [sp, #32]
 80096de:	781b      	ldrb	r3, [r3, #0]
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d114      	bne.n	800970e <_vfprintf_r+0xc56>
 80096e4:	2aff      	cmp	r2, #255	; 0xff
 80096e6:	d012      	beq.n	800970e <_vfprintf_r+0xc56>
 80096e8:	2f00      	cmp	r7, #0
 80096ea:	bf08      	it	eq
 80096ec:	2e0a      	cmpeq	r6, #10
 80096ee:	d30e      	bcc.n	800970e <_vfprintf_r+0xc56>
 80096f0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80096f2:	9919      	ldr	r1, [sp, #100]	; 0x64
 80096f4:	eba9 0903 	sub.w	r9, r9, r3
 80096f8:	461a      	mov	r2, r3
 80096fa:	4648      	mov	r0, r9
 80096fc:	f002 fcdd 	bl	800c0ba <strncpy>
 8009700:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009702:	785d      	ldrb	r5, [r3, #1]
 8009704:	b195      	cbz	r5, 800972c <_vfprintf_r+0xc74>
 8009706:	3301      	adds	r3, #1
 8009708:	930e      	str	r3, [sp, #56]	; 0x38
 800970a:	2300      	movs	r3, #0
 800970c:	9308      	str	r3, [sp, #32]
 800970e:	220a      	movs	r2, #10
 8009710:	2300      	movs	r3, #0
 8009712:	4630      	mov	r0, r6
 8009714:	4639      	mov	r1, r7
 8009716:	f7f7 fa07 	bl	8000b28 <__aeabi_uldivmod>
 800971a:	2f00      	cmp	r7, #0
 800971c:	bf08      	it	eq
 800971e:	2e0a      	cmpeq	r6, #10
 8009720:	f0c0 83d8 	bcc.w	8009ed4 <_vfprintf_r+0x141c>
 8009724:	4606      	mov	r6, r0
 8009726:	460f      	mov	r7, r1
 8009728:	464d      	mov	r5, r9
 800972a:	e7c5      	b.n	80096b8 <_vfprintf_r+0xc00>
 800972c:	9508      	str	r5, [sp, #32]
 800972e:	e7ee      	b.n	800970e <_vfprintf_r+0xc56>
 8009730:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009732:	f006 030f 	and.w	r3, r6, #15
 8009736:	5cd3      	ldrb	r3, [r2, r3]
 8009738:	093a      	lsrs	r2, r7, #4
 800973a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800973e:	0933      	lsrs	r3, r6, #4
 8009740:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8009744:	461e      	mov	r6, r3
 8009746:	4617      	mov	r7, r2
 8009748:	ea56 0307 	orrs.w	r3, r6, r7
 800974c:	d1f0      	bne.n	8009730 <_vfprintf_r+0xc78>
 800974e:	e3c1      	b.n	8009ed4 <_vfprintf_r+0x141c>
 8009750:	b933      	cbnz	r3, 8009760 <_vfprintf_r+0xca8>
 8009752:	f018 0f01 	tst.w	r8, #1
 8009756:	d003      	beq.n	8009760 <_vfprintf_r+0xca8>
 8009758:	2330      	movs	r3, #48	; 0x30
 800975a:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800975e:	e7a1      	b.n	80096a4 <_vfprintf_r+0xbec>
 8009760:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8009764:	e3b6      	b.n	8009ed4 <_vfprintf_r+0x141c>
 8009766:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009768:	2b00      	cmp	r3, #0
 800976a:	f000 837d 	beq.w	8009e68 <_vfprintf_r+0x13b0>
 800976e:	2000      	movs	r0, #0
 8009770:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8009774:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8009778:	960a      	str	r6, [sp, #40]	; 0x28
 800977a:	f7ff bb3b 	b.w	8008df4 <_vfprintf_r+0x33c>
 800977e:	2010      	movs	r0, #16
 8009780:	2b07      	cmp	r3, #7
 8009782:	4402      	add	r2, r0
 8009784:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009788:	6060      	str	r0, [r4, #4]
 800978a:	dd08      	ble.n	800979e <_vfprintf_r+0xce6>
 800978c:	4651      	mov	r1, sl
 800978e:	4658      	mov	r0, fp
 8009790:	aa26      	add	r2, sp, #152	; 0x98
 8009792:	f002 fd20 	bl	800c1d6 <__sprint_r>
 8009796:	2800      	cmp	r0, #0
 8009798:	f040 8344 	bne.w	8009e24 <_vfprintf_r+0x136c>
 800979c:	a929      	add	r1, sp, #164	; 0xa4
 800979e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80097a0:	460c      	mov	r4, r1
 80097a2:	3b10      	subs	r3, #16
 80097a4:	9317      	str	r3, [sp, #92]	; 0x5c
 80097a6:	e500      	b.n	80091aa <_vfprintf_r+0x6f2>
 80097a8:	460c      	mov	r4, r1
 80097aa:	e51a      	b.n	80091e2 <_vfprintf_r+0x72a>
 80097ac:	4651      	mov	r1, sl
 80097ae:	4658      	mov	r0, fp
 80097b0:	aa26      	add	r2, sp, #152	; 0x98
 80097b2:	f002 fd10 	bl	800c1d6 <__sprint_r>
 80097b6:	2800      	cmp	r0, #0
 80097b8:	f040 8334 	bne.w	8009e24 <_vfprintf_r+0x136c>
 80097bc:	ac29      	add	r4, sp, #164	; 0xa4
 80097be:	e522      	b.n	8009206 <_vfprintf_r+0x74e>
 80097c0:	4651      	mov	r1, sl
 80097c2:	4658      	mov	r0, fp
 80097c4:	aa26      	add	r2, sp, #152	; 0x98
 80097c6:	f002 fd06 	bl	800c1d6 <__sprint_r>
 80097ca:	2800      	cmp	r0, #0
 80097cc:	f040 832a 	bne.w	8009e24 <_vfprintf_r+0x136c>
 80097d0:	ac29      	add	r4, sp, #164	; 0xa4
 80097d2:	e528      	b.n	8009226 <_vfprintf_r+0x76e>
 80097d4:	2010      	movs	r0, #16
 80097d6:	2b07      	cmp	r3, #7
 80097d8:	4402      	add	r2, r0
 80097da:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80097de:	6060      	str	r0, [r4, #4]
 80097e0:	dd08      	ble.n	80097f4 <_vfprintf_r+0xd3c>
 80097e2:	4651      	mov	r1, sl
 80097e4:	4658      	mov	r0, fp
 80097e6:	aa26      	add	r2, sp, #152	; 0x98
 80097e8:	f002 fcf5 	bl	800c1d6 <__sprint_r>
 80097ec:	2800      	cmp	r0, #0
 80097ee:	f040 8319 	bne.w	8009e24 <_vfprintf_r+0x136c>
 80097f2:	a929      	add	r1, sp, #164	; 0xa4
 80097f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80097f6:	460c      	mov	r4, r1
 80097f8:	3b10      	subs	r3, #16
 80097fa:	9317      	str	r3, [sp, #92]	; 0x5c
 80097fc:	e51c      	b.n	8009238 <_vfprintf_r+0x780>
 80097fe:	460c      	mov	r4, r1
 8009800:	e536      	b.n	8009270 <_vfprintf_r+0x7b8>
 8009802:	2010      	movs	r0, #16
 8009804:	2b07      	cmp	r3, #7
 8009806:	4402      	add	r2, r0
 8009808:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800980c:	6060      	str	r0, [r4, #4]
 800980e:	dd08      	ble.n	8009822 <_vfprintf_r+0xd6a>
 8009810:	4651      	mov	r1, sl
 8009812:	4658      	mov	r0, fp
 8009814:	aa26      	add	r2, sp, #152	; 0x98
 8009816:	f002 fcde 	bl	800c1d6 <__sprint_r>
 800981a:	2800      	cmp	r0, #0
 800981c:	f040 8302 	bne.w	8009e24 <_vfprintf_r+0x136c>
 8009820:	a929      	add	r1, sp, #164	; 0xa4
 8009822:	460c      	mov	r4, r1
 8009824:	3e10      	subs	r6, #16
 8009826:	e527      	b.n	8009278 <_vfprintf_r+0x7c0>
 8009828:	460c      	mov	r4, r1
 800982a:	e54e      	b.n	80092ca <_vfprintf_r+0x812>
 800982c:	0800dac4 	.word	0x0800dac4
 8009830:	0800dad5 	.word	0x0800dad5
 8009834:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009836:	2b65      	cmp	r3, #101	; 0x65
 8009838:	f340 8238 	ble.w	8009cac <_vfprintf_r+0x11f4>
 800983c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009840:	2200      	movs	r2, #0
 8009842:	2300      	movs	r3, #0
 8009844:	f7f7 f8b0 	bl	80009a8 <__aeabi_dcmpeq>
 8009848:	2800      	cmp	r0, #0
 800984a:	d06a      	beq.n	8009922 <_vfprintf_r+0xe6a>
 800984c:	4b6e      	ldr	r3, [pc, #440]	; (8009a08 <_vfprintf_r+0xf50>)
 800984e:	6023      	str	r3, [r4, #0]
 8009850:	2301      	movs	r3, #1
 8009852:	441e      	add	r6, r3
 8009854:	6063      	str	r3, [r4, #4]
 8009856:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009858:	9628      	str	r6, [sp, #160]	; 0xa0
 800985a:	3301      	adds	r3, #1
 800985c:	2b07      	cmp	r3, #7
 800985e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009860:	dc38      	bgt.n	80098d4 <_vfprintf_r+0xe1c>
 8009862:	3408      	adds	r4, #8
 8009864:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009866:	9a08      	ldr	r2, [sp, #32]
 8009868:	4293      	cmp	r3, r2
 800986a:	db03      	blt.n	8009874 <_vfprintf_r+0xdbc>
 800986c:	f018 0f01 	tst.w	r8, #1
 8009870:	f43f ad3d 	beq.w	80092ee <_vfprintf_r+0x836>
 8009874:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009876:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009878:	6023      	str	r3, [r4, #0]
 800987a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800987c:	6063      	str	r3, [r4, #4]
 800987e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009880:	4413      	add	r3, r2
 8009882:	9328      	str	r3, [sp, #160]	; 0xa0
 8009884:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009886:	3301      	adds	r3, #1
 8009888:	2b07      	cmp	r3, #7
 800988a:	9327      	str	r3, [sp, #156]	; 0x9c
 800988c:	dc2c      	bgt.n	80098e8 <_vfprintf_r+0xe30>
 800988e:	3408      	adds	r4, #8
 8009890:	9b08      	ldr	r3, [sp, #32]
 8009892:	1e5d      	subs	r5, r3, #1
 8009894:	2d00      	cmp	r5, #0
 8009896:	f77f ad2a 	ble.w	80092ee <_vfprintf_r+0x836>
 800989a:	f04f 0910 	mov.w	r9, #16
 800989e:	4e5b      	ldr	r6, [pc, #364]	; (8009a0c <_vfprintf_r+0xf54>)
 80098a0:	2d10      	cmp	r5, #16
 80098a2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80098a6:	f104 0108 	add.w	r1, r4, #8
 80098aa:	f103 0301 	add.w	r3, r3, #1
 80098ae:	6026      	str	r6, [r4, #0]
 80098b0:	dc24      	bgt.n	80098fc <_vfprintf_r+0xe44>
 80098b2:	6065      	str	r5, [r4, #4]
 80098b4:	2b07      	cmp	r3, #7
 80098b6:	4415      	add	r5, r2
 80098b8:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80098bc:	f340 8290 	ble.w	8009de0 <_vfprintf_r+0x1328>
 80098c0:	4651      	mov	r1, sl
 80098c2:	4658      	mov	r0, fp
 80098c4:	aa26      	add	r2, sp, #152	; 0x98
 80098c6:	f002 fc86 	bl	800c1d6 <__sprint_r>
 80098ca:	2800      	cmp	r0, #0
 80098cc:	f040 82aa 	bne.w	8009e24 <_vfprintf_r+0x136c>
 80098d0:	ac29      	add	r4, sp, #164	; 0xa4
 80098d2:	e50c      	b.n	80092ee <_vfprintf_r+0x836>
 80098d4:	4651      	mov	r1, sl
 80098d6:	4658      	mov	r0, fp
 80098d8:	aa26      	add	r2, sp, #152	; 0x98
 80098da:	f002 fc7c 	bl	800c1d6 <__sprint_r>
 80098de:	2800      	cmp	r0, #0
 80098e0:	f040 82a0 	bne.w	8009e24 <_vfprintf_r+0x136c>
 80098e4:	ac29      	add	r4, sp, #164	; 0xa4
 80098e6:	e7bd      	b.n	8009864 <_vfprintf_r+0xdac>
 80098e8:	4651      	mov	r1, sl
 80098ea:	4658      	mov	r0, fp
 80098ec:	aa26      	add	r2, sp, #152	; 0x98
 80098ee:	f002 fc72 	bl	800c1d6 <__sprint_r>
 80098f2:	2800      	cmp	r0, #0
 80098f4:	f040 8296 	bne.w	8009e24 <_vfprintf_r+0x136c>
 80098f8:	ac29      	add	r4, sp, #164	; 0xa4
 80098fa:	e7c9      	b.n	8009890 <_vfprintf_r+0xdd8>
 80098fc:	3210      	adds	r2, #16
 80098fe:	2b07      	cmp	r3, #7
 8009900:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009904:	f8c4 9004 	str.w	r9, [r4, #4]
 8009908:	dd08      	ble.n	800991c <_vfprintf_r+0xe64>
 800990a:	4651      	mov	r1, sl
 800990c:	4658      	mov	r0, fp
 800990e:	aa26      	add	r2, sp, #152	; 0x98
 8009910:	f002 fc61 	bl	800c1d6 <__sprint_r>
 8009914:	2800      	cmp	r0, #0
 8009916:	f040 8285 	bne.w	8009e24 <_vfprintf_r+0x136c>
 800991a:	a929      	add	r1, sp, #164	; 0xa4
 800991c:	460c      	mov	r4, r1
 800991e:	3d10      	subs	r5, #16
 8009920:	e7be      	b.n	80098a0 <_vfprintf_r+0xde8>
 8009922:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009924:	2b00      	cmp	r3, #0
 8009926:	dc73      	bgt.n	8009a10 <_vfprintf_r+0xf58>
 8009928:	4b37      	ldr	r3, [pc, #220]	; (8009a08 <_vfprintf_r+0xf50>)
 800992a:	6023      	str	r3, [r4, #0]
 800992c:	2301      	movs	r3, #1
 800992e:	441e      	add	r6, r3
 8009930:	6063      	str	r3, [r4, #4]
 8009932:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009934:	9628      	str	r6, [sp, #160]	; 0xa0
 8009936:	3301      	adds	r3, #1
 8009938:	2b07      	cmp	r3, #7
 800993a:	9327      	str	r3, [sp, #156]	; 0x9c
 800993c:	dc3c      	bgt.n	80099b8 <_vfprintf_r+0xf00>
 800993e:	3408      	adds	r4, #8
 8009940:	9908      	ldr	r1, [sp, #32]
 8009942:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009944:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009946:	430a      	orrs	r2, r1
 8009948:	f008 0101 	and.w	r1, r8, #1
 800994c:	430a      	orrs	r2, r1
 800994e:	f43f acce 	beq.w	80092ee <_vfprintf_r+0x836>
 8009952:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009954:	6022      	str	r2, [r4, #0]
 8009956:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009958:	4413      	add	r3, r2
 800995a:	9328      	str	r3, [sp, #160]	; 0xa0
 800995c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800995e:	6062      	str	r2, [r4, #4]
 8009960:	3301      	adds	r3, #1
 8009962:	2b07      	cmp	r3, #7
 8009964:	9327      	str	r3, [sp, #156]	; 0x9c
 8009966:	dc31      	bgt.n	80099cc <_vfprintf_r+0xf14>
 8009968:	3408      	adds	r4, #8
 800996a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800996c:	2d00      	cmp	r5, #0
 800996e:	da1a      	bge.n	80099a6 <_vfprintf_r+0xeee>
 8009970:	4623      	mov	r3, r4
 8009972:	4e26      	ldr	r6, [pc, #152]	; (8009a0c <_vfprintf_r+0xf54>)
 8009974:	426d      	negs	r5, r5
 8009976:	2d10      	cmp	r5, #16
 8009978:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800997c:	f104 0408 	add.w	r4, r4, #8
 8009980:	f102 0201 	add.w	r2, r2, #1
 8009984:	601e      	str	r6, [r3, #0]
 8009986:	dc2b      	bgt.n	80099e0 <_vfprintf_r+0xf28>
 8009988:	605d      	str	r5, [r3, #4]
 800998a:	2a07      	cmp	r2, #7
 800998c:	440d      	add	r5, r1
 800998e:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8009992:	dd08      	ble.n	80099a6 <_vfprintf_r+0xeee>
 8009994:	4651      	mov	r1, sl
 8009996:	4658      	mov	r0, fp
 8009998:	aa26      	add	r2, sp, #152	; 0x98
 800999a:	f002 fc1c 	bl	800c1d6 <__sprint_r>
 800999e:	2800      	cmp	r0, #0
 80099a0:	f040 8240 	bne.w	8009e24 <_vfprintf_r+0x136c>
 80099a4:	ac29      	add	r4, sp, #164	; 0xa4
 80099a6:	9b08      	ldr	r3, [sp, #32]
 80099a8:	9a08      	ldr	r2, [sp, #32]
 80099aa:	6063      	str	r3, [r4, #4]
 80099ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80099ae:	f8c4 9000 	str.w	r9, [r4]
 80099b2:	4413      	add	r3, r2
 80099b4:	9328      	str	r3, [sp, #160]	; 0xa0
 80099b6:	e493      	b.n	80092e0 <_vfprintf_r+0x828>
 80099b8:	4651      	mov	r1, sl
 80099ba:	4658      	mov	r0, fp
 80099bc:	aa26      	add	r2, sp, #152	; 0x98
 80099be:	f002 fc0a 	bl	800c1d6 <__sprint_r>
 80099c2:	2800      	cmp	r0, #0
 80099c4:	f040 822e 	bne.w	8009e24 <_vfprintf_r+0x136c>
 80099c8:	ac29      	add	r4, sp, #164	; 0xa4
 80099ca:	e7b9      	b.n	8009940 <_vfprintf_r+0xe88>
 80099cc:	4651      	mov	r1, sl
 80099ce:	4658      	mov	r0, fp
 80099d0:	aa26      	add	r2, sp, #152	; 0x98
 80099d2:	f002 fc00 	bl	800c1d6 <__sprint_r>
 80099d6:	2800      	cmp	r0, #0
 80099d8:	f040 8224 	bne.w	8009e24 <_vfprintf_r+0x136c>
 80099dc:	ac29      	add	r4, sp, #164	; 0xa4
 80099de:	e7c4      	b.n	800996a <_vfprintf_r+0xeb2>
 80099e0:	2010      	movs	r0, #16
 80099e2:	2a07      	cmp	r2, #7
 80099e4:	4401      	add	r1, r0
 80099e6:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80099ea:	6058      	str	r0, [r3, #4]
 80099ec:	dd08      	ble.n	8009a00 <_vfprintf_r+0xf48>
 80099ee:	4651      	mov	r1, sl
 80099f0:	4658      	mov	r0, fp
 80099f2:	aa26      	add	r2, sp, #152	; 0x98
 80099f4:	f002 fbef 	bl	800c1d6 <__sprint_r>
 80099f8:	2800      	cmp	r0, #0
 80099fa:	f040 8213 	bne.w	8009e24 <_vfprintf_r+0x136c>
 80099fe:	ac29      	add	r4, sp, #164	; 0xa4
 8009a00:	4623      	mov	r3, r4
 8009a02:	3d10      	subs	r5, #16
 8009a04:	e7b7      	b.n	8009976 <_vfprintf_r+0xebe>
 8009a06:	bf00      	nop
 8009a08:	0800dae6 	.word	0x0800dae6
 8009a0c:	0800db18 	.word	0x0800db18
 8009a10:	9b08      	ldr	r3, [sp, #32]
 8009a12:	42ab      	cmp	r3, r5
 8009a14:	bfa8      	it	ge
 8009a16:	462b      	movge	r3, r5
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	9307      	str	r3, [sp, #28]
 8009a1c:	dd0a      	ble.n	8009a34 <_vfprintf_r+0xf7c>
 8009a1e:	441e      	add	r6, r3
 8009a20:	e9c4 9300 	strd	r9, r3, [r4]
 8009a24:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009a26:	9628      	str	r6, [sp, #160]	; 0xa0
 8009a28:	3301      	adds	r3, #1
 8009a2a:	2b07      	cmp	r3, #7
 8009a2c:	9327      	str	r3, [sp, #156]	; 0x9c
 8009a2e:	f300 8088 	bgt.w	8009b42 <_vfprintf_r+0x108a>
 8009a32:	3408      	adds	r4, #8
 8009a34:	9b07      	ldr	r3, [sp, #28]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	bfb4      	ite	lt
 8009a3a:	462e      	movlt	r6, r5
 8009a3c:	1aee      	subge	r6, r5, r3
 8009a3e:	2e00      	cmp	r6, #0
 8009a40:	dd19      	ble.n	8009a76 <_vfprintf_r+0xfbe>
 8009a42:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009a46:	4898      	ldr	r0, [pc, #608]	; (8009ca8 <_vfprintf_r+0x11f0>)
 8009a48:	2e10      	cmp	r6, #16
 8009a4a:	f103 0301 	add.w	r3, r3, #1
 8009a4e:	f104 0108 	add.w	r1, r4, #8
 8009a52:	6020      	str	r0, [r4, #0]
 8009a54:	dc7f      	bgt.n	8009b56 <_vfprintf_r+0x109e>
 8009a56:	6066      	str	r6, [r4, #4]
 8009a58:	2b07      	cmp	r3, #7
 8009a5a:	4416      	add	r6, r2
 8009a5c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009a60:	f340 808c 	ble.w	8009b7c <_vfprintf_r+0x10c4>
 8009a64:	4651      	mov	r1, sl
 8009a66:	4658      	mov	r0, fp
 8009a68:	aa26      	add	r2, sp, #152	; 0x98
 8009a6a:	f002 fbb4 	bl	800c1d6 <__sprint_r>
 8009a6e:	2800      	cmp	r0, #0
 8009a70:	f040 81d8 	bne.w	8009e24 <_vfprintf_r+0x136c>
 8009a74:	ac29      	add	r4, sp, #164	; 0xa4
 8009a76:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8009a7a:	444d      	add	r5, r9
 8009a7c:	d00a      	beq.n	8009a94 <_vfprintf_r+0xfdc>
 8009a7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d17d      	bne.n	8009b80 <_vfprintf_r+0x10c8>
 8009a84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d17d      	bne.n	8009b86 <_vfprintf_r+0x10ce>
 8009a8a:	9b08      	ldr	r3, [sp, #32]
 8009a8c:	444b      	add	r3, r9
 8009a8e:	429d      	cmp	r5, r3
 8009a90:	bf28      	it	cs
 8009a92:	461d      	movcs	r5, r3
 8009a94:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009a96:	9a08      	ldr	r2, [sp, #32]
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	db02      	blt.n	8009aa2 <_vfprintf_r+0xfea>
 8009a9c:	f018 0f01 	tst.w	r8, #1
 8009aa0:	d00e      	beq.n	8009ac0 <_vfprintf_r+0x1008>
 8009aa2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009aa4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009aa6:	6023      	str	r3, [r4, #0]
 8009aa8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009aaa:	6063      	str	r3, [r4, #4]
 8009aac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009aae:	4413      	add	r3, r2
 8009ab0:	9328      	str	r3, [sp, #160]	; 0xa0
 8009ab2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009ab4:	3301      	adds	r3, #1
 8009ab6:	2b07      	cmp	r3, #7
 8009ab8:	9327      	str	r3, [sp, #156]	; 0x9c
 8009aba:	f300 80e0 	bgt.w	8009c7e <_vfprintf_r+0x11c6>
 8009abe:	3408      	adds	r4, #8
 8009ac0:	9b08      	ldr	r3, [sp, #32]
 8009ac2:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8009ac4:	eb09 0203 	add.w	r2, r9, r3
 8009ac8:	1b9e      	subs	r6, r3, r6
 8009aca:	1b52      	subs	r2, r2, r5
 8009acc:	4296      	cmp	r6, r2
 8009ace:	bfa8      	it	ge
 8009ad0:	4616      	movge	r6, r2
 8009ad2:	2e00      	cmp	r6, #0
 8009ad4:	dd0b      	ble.n	8009aee <_vfprintf_r+0x1036>
 8009ad6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009ad8:	e9c4 5600 	strd	r5, r6, [r4]
 8009adc:	4433      	add	r3, r6
 8009ade:	9328      	str	r3, [sp, #160]	; 0xa0
 8009ae0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009ae2:	3301      	adds	r3, #1
 8009ae4:	2b07      	cmp	r3, #7
 8009ae6:	9327      	str	r3, [sp, #156]	; 0x9c
 8009ae8:	f300 80d3 	bgt.w	8009c92 <_vfprintf_r+0x11da>
 8009aec:	3408      	adds	r4, #8
 8009aee:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009af0:	9b08      	ldr	r3, [sp, #32]
 8009af2:	2e00      	cmp	r6, #0
 8009af4:	eba3 0505 	sub.w	r5, r3, r5
 8009af8:	bfa8      	it	ge
 8009afa:	1bad      	subge	r5, r5, r6
 8009afc:	2d00      	cmp	r5, #0
 8009afe:	f77f abf6 	ble.w	80092ee <_vfprintf_r+0x836>
 8009b02:	f04f 0910 	mov.w	r9, #16
 8009b06:	4e68      	ldr	r6, [pc, #416]	; (8009ca8 <_vfprintf_r+0x11f0>)
 8009b08:	2d10      	cmp	r5, #16
 8009b0a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009b0e:	f104 0108 	add.w	r1, r4, #8
 8009b12:	f103 0301 	add.w	r3, r3, #1
 8009b16:	6026      	str	r6, [r4, #0]
 8009b18:	f77f aecb 	ble.w	80098b2 <_vfprintf_r+0xdfa>
 8009b1c:	3210      	adds	r2, #16
 8009b1e:	2b07      	cmp	r3, #7
 8009b20:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009b24:	f8c4 9004 	str.w	r9, [r4, #4]
 8009b28:	dd08      	ble.n	8009b3c <_vfprintf_r+0x1084>
 8009b2a:	4651      	mov	r1, sl
 8009b2c:	4658      	mov	r0, fp
 8009b2e:	aa26      	add	r2, sp, #152	; 0x98
 8009b30:	f002 fb51 	bl	800c1d6 <__sprint_r>
 8009b34:	2800      	cmp	r0, #0
 8009b36:	f040 8175 	bne.w	8009e24 <_vfprintf_r+0x136c>
 8009b3a:	a929      	add	r1, sp, #164	; 0xa4
 8009b3c:	460c      	mov	r4, r1
 8009b3e:	3d10      	subs	r5, #16
 8009b40:	e7e2      	b.n	8009b08 <_vfprintf_r+0x1050>
 8009b42:	4651      	mov	r1, sl
 8009b44:	4658      	mov	r0, fp
 8009b46:	aa26      	add	r2, sp, #152	; 0x98
 8009b48:	f002 fb45 	bl	800c1d6 <__sprint_r>
 8009b4c:	2800      	cmp	r0, #0
 8009b4e:	f040 8169 	bne.w	8009e24 <_vfprintf_r+0x136c>
 8009b52:	ac29      	add	r4, sp, #164	; 0xa4
 8009b54:	e76e      	b.n	8009a34 <_vfprintf_r+0xf7c>
 8009b56:	2010      	movs	r0, #16
 8009b58:	2b07      	cmp	r3, #7
 8009b5a:	4402      	add	r2, r0
 8009b5c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009b60:	6060      	str	r0, [r4, #4]
 8009b62:	dd08      	ble.n	8009b76 <_vfprintf_r+0x10be>
 8009b64:	4651      	mov	r1, sl
 8009b66:	4658      	mov	r0, fp
 8009b68:	aa26      	add	r2, sp, #152	; 0x98
 8009b6a:	f002 fb34 	bl	800c1d6 <__sprint_r>
 8009b6e:	2800      	cmp	r0, #0
 8009b70:	f040 8158 	bne.w	8009e24 <_vfprintf_r+0x136c>
 8009b74:	a929      	add	r1, sp, #164	; 0xa4
 8009b76:	460c      	mov	r4, r1
 8009b78:	3e10      	subs	r6, #16
 8009b7a:	e762      	b.n	8009a42 <_vfprintf_r+0xf8a>
 8009b7c:	460c      	mov	r4, r1
 8009b7e:	e77a      	b.n	8009a76 <_vfprintf_r+0xfbe>
 8009b80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d04b      	beq.n	8009c1e <_vfprintf_r+0x1166>
 8009b86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b88:	3b01      	subs	r3, #1
 8009b8a:	930c      	str	r3, [sp, #48]	; 0x30
 8009b8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009b8e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009b90:	6023      	str	r3, [r4, #0]
 8009b92:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009b94:	6063      	str	r3, [r4, #4]
 8009b96:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009b98:	4413      	add	r3, r2
 8009b9a:	9328      	str	r3, [sp, #160]	; 0xa0
 8009b9c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009b9e:	3301      	adds	r3, #1
 8009ba0:	2b07      	cmp	r3, #7
 8009ba2:	9327      	str	r3, [sp, #156]	; 0x9c
 8009ba4:	dc42      	bgt.n	8009c2c <_vfprintf_r+0x1174>
 8009ba6:	3408      	adds	r4, #8
 8009ba8:	9b08      	ldr	r3, [sp, #32]
 8009baa:	444b      	add	r3, r9
 8009bac:	1b5a      	subs	r2, r3, r5
 8009bae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009bb0:	781b      	ldrb	r3, [r3, #0]
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	bfa8      	it	ge
 8009bb6:	4613      	movge	r3, r2
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	461e      	mov	r6, r3
 8009bbc:	dd0a      	ble.n	8009bd4 <_vfprintf_r+0x111c>
 8009bbe:	e9c4 5300 	strd	r5, r3, [r4]
 8009bc2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009bc4:	4433      	add	r3, r6
 8009bc6:	9328      	str	r3, [sp, #160]	; 0xa0
 8009bc8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009bca:	3301      	adds	r3, #1
 8009bcc:	2b07      	cmp	r3, #7
 8009bce:	9327      	str	r3, [sp, #156]	; 0x9c
 8009bd0:	dc36      	bgt.n	8009c40 <_vfprintf_r+0x1188>
 8009bd2:	3408      	adds	r4, #8
 8009bd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009bd6:	2e00      	cmp	r6, #0
 8009bd8:	781b      	ldrb	r3, [r3, #0]
 8009bda:	bfb4      	ite	lt
 8009bdc:	461e      	movlt	r6, r3
 8009bde:	1b9e      	subge	r6, r3, r6
 8009be0:	2e00      	cmp	r6, #0
 8009be2:	dd18      	ble.n	8009c16 <_vfprintf_r+0x115e>
 8009be4:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8009be8:	482f      	ldr	r0, [pc, #188]	; (8009ca8 <_vfprintf_r+0x11f0>)
 8009bea:	2e10      	cmp	r6, #16
 8009bec:	f102 0201 	add.w	r2, r2, #1
 8009bf0:	f104 0108 	add.w	r1, r4, #8
 8009bf4:	6020      	str	r0, [r4, #0]
 8009bf6:	dc2d      	bgt.n	8009c54 <_vfprintf_r+0x119c>
 8009bf8:	4433      	add	r3, r6
 8009bfa:	2a07      	cmp	r2, #7
 8009bfc:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009c00:	6066      	str	r6, [r4, #4]
 8009c02:	dd3a      	ble.n	8009c7a <_vfprintf_r+0x11c2>
 8009c04:	4651      	mov	r1, sl
 8009c06:	4658      	mov	r0, fp
 8009c08:	aa26      	add	r2, sp, #152	; 0x98
 8009c0a:	f002 fae4 	bl	800c1d6 <__sprint_r>
 8009c0e:	2800      	cmp	r0, #0
 8009c10:	f040 8108 	bne.w	8009e24 <_vfprintf_r+0x136c>
 8009c14:	ac29      	add	r4, sp, #164	; 0xa4
 8009c16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c18:	781b      	ldrb	r3, [r3, #0]
 8009c1a:	441d      	add	r5, r3
 8009c1c:	e72f      	b.n	8009a7e <_vfprintf_r+0xfc6>
 8009c1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c20:	3b01      	subs	r3, #1
 8009c22:	930e      	str	r3, [sp, #56]	; 0x38
 8009c24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c26:	3b01      	subs	r3, #1
 8009c28:	930d      	str	r3, [sp, #52]	; 0x34
 8009c2a:	e7af      	b.n	8009b8c <_vfprintf_r+0x10d4>
 8009c2c:	4651      	mov	r1, sl
 8009c2e:	4658      	mov	r0, fp
 8009c30:	aa26      	add	r2, sp, #152	; 0x98
 8009c32:	f002 fad0 	bl	800c1d6 <__sprint_r>
 8009c36:	2800      	cmp	r0, #0
 8009c38:	f040 80f4 	bne.w	8009e24 <_vfprintf_r+0x136c>
 8009c3c:	ac29      	add	r4, sp, #164	; 0xa4
 8009c3e:	e7b3      	b.n	8009ba8 <_vfprintf_r+0x10f0>
 8009c40:	4651      	mov	r1, sl
 8009c42:	4658      	mov	r0, fp
 8009c44:	aa26      	add	r2, sp, #152	; 0x98
 8009c46:	f002 fac6 	bl	800c1d6 <__sprint_r>
 8009c4a:	2800      	cmp	r0, #0
 8009c4c:	f040 80ea 	bne.w	8009e24 <_vfprintf_r+0x136c>
 8009c50:	ac29      	add	r4, sp, #164	; 0xa4
 8009c52:	e7bf      	b.n	8009bd4 <_vfprintf_r+0x111c>
 8009c54:	2010      	movs	r0, #16
 8009c56:	2a07      	cmp	r2, #7
 8009c58:	4403      	add	r3, r0
 8009c5a:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009c5e:	6060      	str	r0, [r4, #4]
 8009c60:	dd08      	ble.n	8009c74 <_vfprintf_r+0x11bc>
 8009c62:	4651      	mov	r1, sl
 8009c64:	4658      	mov	r0, fp
 8009c66:	aa26      	add	r2, sp, #152	; 0x98
 8009c68:	f002 fab5 	bl	800c1d6 <__sprint_r>
 8009c6c:	2800      	cmp	r0, #0
 8009c6e:	f040 80d9 	bne.w	8009e24 <_vfprintf_r+0x136c>
 8009c72:	a929      	add	r1, sp, #164	; 0xa4
 8009c74:	460c      	mov	r4, r1
 8009c76:	3e10      	subs	r6, #16
 8009c78:	e7b4      	b.n	8009be4 <_vfprintf_r+0x112c>
 8009c7a:	460c      	mov	r4, r1
 8009c7c:	e7cb      	b.n	8009c16 <_vfprintf_r+0x115e>
 8009c7e:	4651      	mov	r1, sl
 8009c80:	4658      	mov	r0, fp
 8009c82:	aa26      	add	r2, sp, #152	; 0x98
 8009c84:	f002 faa7 	bl	800c1d6 <__sprint_r>
 8009c88:	2800      	cmp	r0, #0
 8009c8a:	f040 80cb 	bne.w	8009e24 <_vfprintf_r+0x136c>
 8009c8e:	ac29      	add	r4, sp, #164	; 0xa4
 8009c90:	e716      	b.n	8009ac0 <_vfprintf_r+0x1008>
 8009c92:	4651      	mov	r1, sl
 8009c94:	4658      	mov	r0, fp
 8009c96:	aa26      	add	r2, sp, #152	; 0x98
 8009c98:	f002 fa9d 	bl	800c1d6 <__sprint_r>
 8009c9c:	2800      	cmp	r0, #0
 8009c9e:	f040 80c1 	bne.w	8009e24 <_vfprintf_r+0x136c>
 8009ca2:	ac29      	add	r4, sp, #164	; 0xa4
 8009ca4:	e723      	b.n	8009aee <_vfprintf_r+0x1036>
 8009ca6:	bf00      	nop
 8009ca8:	0800db18 	.word	0x0800db18
 8009cac:	9a08      	ldr	r2, [sp, #32]
 8009cae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009cb0:	2a01      	cmp	r2, #1
 8009cb2:	f106 0601 	add.w	r6, r6, #1
 8009cb6:	f103 0301 	add.w	r3, r3, #1
 8009cba:	f104 0508 	add.w	r5, r4, #8
 8009cbe:	dc03      	bgt.n	8009cc8 <_vfprintf_r+0x1210>
 8009cc0:	f018 0f01 	tst.w	r8, #1
 8009cc4:	f000 8081 	beq.w	8009dca <_vfprintf_r+0x1312>
 8009cc8:	2201      	movs	r2, #1
 8009cca:	2b07      	cmp	r3, #7
 8009ccc:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009cd0:	f8c4 9000 	str.w	r9, [r4]
 8009cd4:	6062      	str	r2, [r4, #4]
 8009cd6:	dd08      	ble.n	8009cea <_vfprintf_r+0x1232>
 8009cd8:	4651      	mov	r1, sl
 8009cda:	4658      	mov	r0, fp
 8009cdc:	aa26      	add	r2, sp, #152	; 0x98
 8009cde:	f002 fa7a 	bl	800c1d6 <__sprint_r>
 8009ce2:	2800      	cmp	r0, #0
 8009ce4:	f040 809e 	bne.w	8009e24 <_vfprintf_r+0x136c>
 8009ce8:	ad29      	add	r5, sp, #164	; 0xa4
 8009cea:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009cec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009cee:	602b      	str	r3, [r5, #0]
 8009cf0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009cf2:	606b      	str	r3, [r5, #4]
 8009cf4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009cf6:	4413      	add	r3, r2
 8009cf8:	9328      	str	r3, [sp, #160]	; 0xa0
 8009cfa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009cfc:	3301      	adds	r3, #1
 8009cfe:	2b07      	cmp	r3, #7
 8009d00:	9327      	str	r3, [sp, #156]	; 0x9c
 8009d02:	dc32      	bgt.n	8009d6a <_vfprintf_r+0x12b2>
 8009d04:	3508      	adds	r5, #8
 8009d06:	9b08      	ldr	r3, [sp, #32]
 8009d08:	2200      	movs	r2, #0
 8009d0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009d0e:	1e5c      	subs	r4, r3, #1
 8009d10:	2300      	movs	r3, #0
 8009d12:	f7f6 fe49 	bl	80009a8 <__aeabi_dcmpeq>
 8009d16:	2800      	cmp	r0, #0
 8009d18:	d130      	bne.n	8009d7c <_vfprintf_r+0x12c4>
 8009d1a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009d1c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009d1e:	9a08      	ldr	r2, [sp, #32]
 8009d20:	3101      	adds	r1, #1
 8009d22:	3b01      	subs	r3, #1
 8009d24:	f109 0001 	add.w	r0, r9, #1
 8009d28:	4413      	add	r3, r2
 8009d2a:	2907      	cmp	r1, #7
 8009d2c:	e9c5 0400 	strd	r0, r4, [r5]
 8009d30:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8009d34:	dd52      	ble.n	8009ddc <_vfprintf_r+0x1324>
 8009d36:	4651      	mov	r1, sl
 8009d38:	4658      	mov	r0, fp
 8009d3a:	aa26      	add	r2, sp, #152	; 0x98
 8009d3c:	f002 fa4b 	bl	800c1d6 <__sprint_r>
 8009d40:	2800      	cmp	r0, #0
 8009d42:	d16f      	bne.n	8009e24 <_vfprintf_r+0x136c>
 8009d44:	ad29      	add	r5, sp, #164	; 0xa4
 8009d46:	ab22      	add	r3, sp, #136	; 0x88
 8009d48:	602b      	str	r3, [r5, #0]
 8009d4a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009d4c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009d4e:	606b      	str	r3, [r5, #4]
 8009d50:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009d52:	4413      	add	r3, r2
 8009d54:	9328      	str	r3, [sp, #160]	; 0xa0
 8009d56:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009d58:	3301      	adds	r3, #1
 8009d5a:	2b07      	cmp	r3, #7
 8009d5c:	9327      	str	r3, [sp, #156]	; 0x9c
 8009d5e:	f73f adaf 	bgt.w	80098c0 <_vfprintf_r+0xe08>
 8009d62:	f105 0408 	add.w	r4, r5, #8
 8009d66:	f7ff bac2 	b.w	80092ee <_vfprintf_r+0x836>
 8009d6a:	4651      	mov	r1, sl
 8009d6c:	4658      	mov	r0, fp
 8009d6e:	aa26      	add	r2, sp, #152	; 0x98
 8009d70:	f002 fa31 	bl	800c1d6 <__sprint_r>
 8009d74:	2800      	cmp	r0, #0
 8009d76:	d155      	bne.n	8009e24 <_vfprintf_r+0x136c>
 8009d78:	ad29      	add	r5, sp, #164	; 0xa4
 8009d7a:	e7c4      	b.n	8009d06 <_vfprintf_r+0x124e>
 8009d7c:	2c00      	cmp	r4, #0
 8009d7e:	dde2      	ble.n	8009d46 <_vfprintf_r+0x128e>
 8009d80:	f04f 0910 	mov.w	r9, #16
 8009d84:	4e5a      	ldr	r6, [pc, #360]	; (8009ef0 <_vfprintf_r+0x1438>)
 8009d86:	2c10      	cmp	r4, #16
 8009d88:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009d8c:	f105 0108 	add.w	r1, r5, #8
 8009d90:	f103 0301 	add.w	r3, r3, #1
 8009d94:	602e      	str	r6, [r5, #0]
 8009d96:	dc07      	bgt.n	8009da8 <_vfprintf_r+0x12f0>
 8009d98:	606c      	str	r4, [r5, #4]
 8009d9a:	2b07      	cmp	r3, #7
 8009d9c:	4414      	add	r4, r2
 8009d9e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8009da2:	dcc8      	bgt.n	8009d36 <_vfprintf_r+0x127e>
 8009da4:	460d      	mov	r5, r1
 8009da6:	e7ce      	b.n	8009d46 <_vfprintf_r+0x128e>
 8009da8:	3210      	adds	r2, #16
 8009daa:	2b07      	cmp	r3, #7
 8009dac:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009db0:	f8c5 9004 	str.w	r9, [r5, #4]
 8009db4:	dd06      	ble.n	8009dc4 <_vfprintf_r+0x130c>
 8009db6:	4651      	mov	r1, sl
 8009db8:	4658      	mov	r0, fp
 8009dba:	aa26      	add	r2, sp, #152	; 0x98
 8009dbc:	f002 fa0b 	bl	800c1d6 <__sprint_r>
 8009dc0:	bb80      	cbnz	r0, 8009e24 <_vfprintf_r+0x136c>
 8009dc2:	a929      	add	r1, sp, #164	; 0xa4
 8009dc4:	460d      	mov	r5, r1
 8009dc6:	3c10      	subs	r4, #16
 8009dc8:	e7dd      	b.n	8009d86 <_vfprintf_r+0x12ce>
 8009dca:	2201      	movs	r2, #1
 8009dcc:	2b07      	cmp	r3, #7
 8009dce:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009dd2:	f8c4 9000 	str.w	r9, [r4]
 8009dd6:	6062      	str	r2, [r4, #4]
 8009dd8:	ddb5      	ble.n	8009d46 <_vfprintf_r+0x128e>
 8009dda:	e7ac      	b.n	8009d36 <_vfprintf_r+0x127e>
 8009ddc:	3508      	adds	r5, #8
 8009dde:	e7b2      	b.n	8009d46 <_vfprintf_r+0x128e>
 8009de0:	460c      	mov	r4, r1
 8009de2:	f7ff ba84 	b.w	80092ee <_vfprintf_r+0x836>
 8009de6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009dea:	1a9d      	subs	r5, r3, r2
 8009dec:	2d00      	cmp	r5, #0
 8009dee:	f77f aa82 	ble.w	80092f6 <_vfprintf_r+0x83e>
 8009df2:	f04f 0810 	mov.w	r8, #16
 8009df6:	4e3f      	ldr	r6, [pc, #252]	; (8009ef4 <_vfprintf_r+0x143c>)
 8009df8:	2d10      	cmp	r5, #16
 8009dfa:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009dfe:	6026      	str	r6, [r4, #0]
 8009e00:	f103 0301 	add.w	r3, r3, #1
 8009e04:	dc17      	bgt.n	8009e36 <_vfprintf_r+0x137e>
 8009e06:	6065      	str	r5, [r4, #4]
 8009e08:	2b07      	cmp	r3, #7
 8009e0a:	4415      	add	r5, r2
 8009e0c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009e10:	f77f aa71 	ble.w	80092f6 <_vfprintf_r+0x83e>
 8009e14:	4651      	mov	r1, sl
 8009e16:	4658      	mov	r0, fp
 8009e18:	aa26      	add	r2, sp, #152	; 0x98
 8009e1a:	f002 f9dc 	bl	800c1d6 <__sprint_r>
 8009e1e:	2800      	cmp	r0, #0
 8009e20:	f43f aa69 	beq.w	80092f6 <_vfprintf_r+0x83e>
 8009e24:	2f00      	cmp	r7, #0
 8009e26:	f43f a884 	beq.w	8008f32 <_vfprintf_r+0x47a>
 8009e2a:	4639      	mov	r1, r7
 8009e2c:	4658      	mov	r0, fp
 8009e2e:	f001 f91b 	bl	800b068 <_free_r>
 8009e32:	f7ff b87e 	b.w	8008f32 <_vfprintf_r+0x47a>
 8009e36:	3210      	adds	r2, #16
 8009e38:	2b07      	cmp	r3, #7
 8009e3a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009e3e:	f8c4 8004 	str.w	r8, [r4, #4]
 8009e42:	dc02      	bgt.n	8009e4a <_vfprintf_r+0x1392>
 8009e44:	3408      	adds	r4, #8
 8009e46:	3d10      	subs	r5, #16
 8009e48:	e7d6      	b.n	8009df8 <_vfprintf_r+0x1340>
 8009e4a:	4651      	mov	r1, sl
 8009e4c:	4658      	mov	r0, fp
 8009e4e:	aa26      	add	r2, sp, #152	; 0x98
 8009e50:	f002 f9c1 	bl	800c1d6 <__sprint_r>
 8009e54:	2800      	cmp	r0, #0
 8009e56:	d1e5      	bne.n	8009e24 <_vfprintf_r+0x136c>
 8009e58:	ac29      	add	r4, sp, #164	; 0xa4
 8009e5a:	e7f4      	b.n	8009e46 <_vfprintf_r+0x138e>
 8009e5c:	4639      	mov	r1, r7
 8009e5e:	4658      	mov	r0, fp
 8009e60:	f001 f902 	bl	800b068 <_free_r>
 8009e64:	f7ff ba5e 	b.w	8009324 <_vfprintf_r+0x86c>
 8009e68:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009e6a:	b91b      	cbnz	r3, 8009e74 <_vfprintf_r+0x13bc>
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009e70:	f7ff b85f 	b.w	8008f32 <_vfprintf_r+0x47a>
 8009e74:	4651      	mov	r1, sl
 8009e76:	4658      	mov	r0, fp
 8009e78:	aa26      	add	r2, sp, #152	; 0x98
 8009e7a:	f002 f9ac 	bl	800c1d6 <__sprint_r>
 8009e7e:	2800      	cmp	r0, #0
 8009e80:	d0f4      	beq.n	8009e6c <_vfprintf_r+0x13b4>
 8009e82:	f7ff b856 	b.w	8008f32 <_vfprintf_r+0x47a>
 8009e86:	ea56 0207 	orrs.w	r2, r6, r7
 8009e8a:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8009e8e:	f43f ab6a 	beq.w	8009566 <_vfprintf_r+0xaae>
 8009e92:	2b01      	cmp	r3, #1
 8009e94:	f43f abff 	beq.w	8009696 <_vfprintf_r+0xbde>
 8009e98:	2b02      	cmp	r3, #2
 8009e9a:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8009e9e:	f43f ac47 	beq.w	8009730 <_vfprintf_r+0xc78>
 8009ea2:	08f2      	lsrs	r2, r6, #3
 8009ea4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8009ea8:	08f8      	lsrs	r0, r7, #3
 8009eaa:	f006 0307 	and.w	r3, r6, #7
 8009eae:	4607      	mov	r7, r0
 8009eb0:	4616      	mov	r6, r2
 8009eb2:	3330      	adds	r3, #48	; 0x30
 8009eb4:	ea56 0207 	orrs.w	r2, r6, r7
 8009eb8:	4649      	mov	r1, r9
 8009eba:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8009ebe:	d1f0      	bne.n	8009ea2 <_vfprintf_r+0x13ea>
 8009ec0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ec2:	07d0      	lsls	r0, r2, #31
 8009ec4:	d506      	bpl.n	8009ed4 <_vfprintf_r+0x141c>
 8009ec6:	2b30      	cmp	r3, #48	; 0x30
 8009ec8:	d004      	beq.n	8009ed4 <_vfprintf_r+0x141c>
 8009eca:	2330      	movs	r3, #48	; 0x30
 8009ecc:	f809 3c01 	strb.w	r3, [r9, #-1]
 8009ed0:	f1a1 0902 	sub.w	r9, r1, #2
 8009ed4:	2700      	movs	r7, #0
 8009ed6:	ab52      	add	r3, sp, #328	; 0x148
 8009ed8:	eba3 0309 	sub.w	r3, r3, r9
 8009edc:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8009ee0:	9e07      	ldr	r6, [sp, #28]
 8009ee2:	9307      	str	r3, [sp, #28]
 8009ee4:	463d      	mov	r5, r7
 8009ee6:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8009eea:	f7ff b942 	b.w	8009172 <_vfprintf_r+0x6ba>
 8009eee:	bf00      	nop
 8009ef0:	0800db18 	.word	0x0800db18
 8009ef4:	0800db08 	.word	0x0800db08

08009ef8 <__sbprintf>:
 8009ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009efa:	461f      	mov	r7, r3
 8009efc:	898b      	ldrh	r3, [r1, #12]
 8009efe:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8009f02:	f023 0302 	bic.w	r3, r3, #2
 8009f06:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009f0a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009f0c:	4615      	mov	r5, r2
 8009f0e:	9319      	str	r3, [sp, #100]	; 0x64
 8009f10:	89cb      	ldrh	r3, [r1, #14]
 8009f12:	4606      	mov	r6, r0
 8009f14:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009f18:	69cb      	ldr	r3, [r1, #28]
 8009f1a:	a816      	add	r0, sp, #88	; 0x58
 8009f1c:	9307      	str	r3, [sp, #28]
 8009f1e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8009f20:	460c      	mov	r4, r1
 8009f22:	9309      	str	r3, [sp, #36]	; 0x24
 8009f24:	ab1a      	add	r3, sp, #104	; 0x68
 8009f26:	9300      	str	r3, [sp, #0]
 8009f28:	9304      	str	r3, [sp, #16]
 8009f2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f2e:	9302      	str	r3, [sp, #8]
 8009f30:	9305      	str	r3, [sp, #20]
 8009f32:	2300      	movs	r3, #0
 8009f34:	9306      	str	r3, [sp, #24]
 8009f36:	f001 fac5 	bl	800b4c4 <__retarget_lock_init_recursive>
 8009f3a:	462a      	mov	r2, r5
 8009f3c:	463b      	mov	r3, r7
 8009f3e:	4669      	mov	r1, sp
 8009f40:	4630      	mov	r0, r6
 8009f42:	f7fe fdb9 	bl	8008ab8 <_vfprintf_r>
 8009f46:	1e05      	subs	r5, r0, #0
 8009f48:	db07      	blt.n	8009f5a <__sbprintf+0x62>
 8009f4a:	4669      	mov	r1, sp
 8009f4c:	4630      	mov	r0, r6
 8009f4e:	f000 ff8f 	bl	800ae70 <_fflush_r>
 8009f52:	2800      	cmp	r0, #0
 8009f54:	bf18      	it	ne
 8009f56:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 8009f5a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8009f5e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009f60:	065b      	lsls	r3, r3, #25
 8009f62:	bf42      	ittt	mi
 8009f64:	89a3      	ldrhmi	r3, [r4, #12]
 8009f66:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8009f6a:	81a3      	strhmi	r3, [r4, #12]
 8009f6c:	f001 faab 	bl	800b4c6 <__retarget_lock_close_recursive>
 8009f70:	4628      	mov	r0, r5
 8009f72:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8009f76:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009f78 <_vsnprintf_r>:
 8009f78:	b530      	push	{r4, r5, lr}
 8009f7a:	1e14      	subs	r4, r2, #0
 8009f7c:	4605      	mov	r5, r0
 8009f7e:	b09b      	sub	sp, #108	; 0x6c
 8009f80:	4618      	mov	r0, r3
 8009f82:	da05      	bge.n	8009f90 <_vsnprintf_r+0x18>
 8009f84:	238b      	movs	r3, #139	; 0x8b
 8009f86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009f8a:	602b      	str	r3, [r5, #0]
 8009f8c:	b01b      	add	sp, #108	; 0x6c
 8009f8e:	bd30      	pop	{r4, r5, pc}
 8009f90:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009f94:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009f98:	bf0c      	ite	eq
 8009f9a:	4623      	moveq	r3, r4
 8009f9c:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8009fa0:	9302      	str	r3, [sp, #8]
 8009fa2:	9305      	str	r3, [sp, #20]
 8009fa4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009fa8:	4602      	mov	r2, r0
 8009faa:	9100      	str	r1, [sp, #0]
 8009fac:	9104      	str	r1, [sp, #16]
 8009fae:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009fb2:	4669      	mov	r1, sp
 8009fb4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009fb6:	4628      	mov	r0, r5
 8009fb8:	f7fd fb9a 	bl	80076f0 <_svfprintf_r>
 8009fbc:	1c43      	adds	r3, r0, #1
 8009fbe:	bfbc      	itt	lt
 8009fc0:	238b      	movlt	r3, #139	; 0x8b
 8009fc2:	602b      	strlt	r3, [r5, #0]
 8009fc4:	2c00      	cmp	r4, #0
 8009fc6:	d0e1      	beq.n	8009f8c <_vsnprintf_r+0x14>
 8009fc8:	2200      	movs	r2, #0
 8009fca:	9b00      	ldr	r3, [sp, #0]
 8009fcc:	701a      	strb	r2, [r3, #0]
 8009fce:	e7dd      	b.n	8009f8c <_vsnprintf_r+0x14>

08009fd0 <vsnprintf>:
 8009fd0:	b507      	push	{r0, r1, r2, lr}
 8009fd2:	9300      	str	r3, [sp, #0]
 8009fd4:	4613      	mov	r3, r2
 8009fd6:	460a      	mov	r2, r1
 8009fd8:	4601      	mov	r1, r0
 8009fda:	4803      	ldr	r0, [pc, #12]	; (8009fe8 <vsnprintf+0x18>)
 8009fdc:	6800      	ldr	r0, [r0, #0]
 8009fde:	f7ff ffcb 	bl	8009f78 <_vsnprintf_r>
 8009fe2:	b003      	add	sp, #12
 8009fe4:	f85d fb04 	ldr.w	pc, [sp], #4
 8009fe8:	2000002c 	.word	0x2000002c

08009fec <__swsetup_r>:
 8009fec:	b538      	push	{r3, r4, r5, lr}
 8009fee:	4b2a      	ldr	r3, [pc, #168]	; (800a098 <__swsetup_r+0xac>)
 8009ff0:	4605      	mov	r5, r0
 8009ff2:	6818      	ldr	r0, [r3, #0]
 8009ff4:	460c      	mov	r4, r1
 8009ff6:	b118      	cbz	r0, 800a000 <__swsetup_r+0x14>
 8009ff8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009ffa:	b90b      	cbnz	r3, 800a000 <__swsetup_r+0x14>
 8009ffc:	f000 ffa4 	bl	800af48 <__sinit>
 800a000:	89a3      	ldrh	r3, [r4, #12]
 800a002:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a006:	0718      	lsls	r0, r3, #28
 800a008:	d422      	bmi.n	800a050 <__swsetup_r+0x64>
 800a00a:	06d9      	lsls	r1, r3, #27
 800a00c:	d407      	bmi.n	800a01e <__swsetup_r+0x32>
 800a00e:	2309      	movs	r3, #9
 800a010:	602b      	str	r3, [r5, #0]
 800a012:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a016:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a01a:	81a3      	strh	r3, [r4, #12]
 800a01c:	e034      	b.n	800a088 <__swsetup_r+0x9c>
 800a01e:	0758      	lsls	r0, r3, #29
 800a020:	d512      	bpl.n	800a048 <__swsetup_r+0x5c>
 800a022:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a024:	b141      	cbz	r1, 800a038 <__swsetup_r+0x4c>
 800a026:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a02a:	4299      	cmp	r1, r3
 800a02c:	d002      	beq.n	800a034 <__swsetup_r+0x48>
 800a02e:	4628      	mov	r0, r5
 800a030:	f001 f81a 	bl	800b068 <_free_r>
 800a034:	2300      	movs	r3, #0
 800a036:	6323      	str	r3, [r4, #48]	; 0x30
 800a038:	89a3      	ldrh	r3, [r4, #12]
 800a03a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a03e:	81a3      	strh	r3, [r4, #12]
 800a040:	2300      	movs	r3, #0
 800a042:	6063      	str	r3, [r4, #4]
 800a044:	6923      	ldr	r3, [r4, #16]
 800a046:	6023      	str	r3, [r4, #0]
 800a048:	89a3      	ldrh	r3, [r4, #12]
 800a04a:	f043 0308 	orr.w	r3, r3, #8
 800a04e:	81a3      	strh	r3, [r4, #12]
 800a050:	6923      	ldr	r3, [r4, #16]
 800a052:	b94b      	cbnz	r3, 800a068 <__swsetup_r+0x7c>
 800a054:	89a3      	ldrh	r3, [r4, #12]
 800a056:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a05a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a05e:	d003      	beq.n	800a068 <__swsetup_r+0x7c>
 800a060:	4621      	mov	r1, r4
 800a062:	4628      	mov	r0, r5
 800a064:	f001 fa5e 	bl	800b524 <__smakebuf_r>
 800a068:	89a0      	ldrh	r0, [r4, #12]
 800a06a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a06e:	f010 0301 	ands.w	r3, r0, #1
 800a072:	d00a      	beq.n	800a08a <__swsetup_r+0x9e>
 800a074:	2300      	movs	r3, #0
 800a076:	60a3      	str	r3, [r4, #8]
 800a078:	6963      	ldr	r3, [r4, #20]
 800a07a:	425b      	negs	r3, r3
 800a07c:	61a3      	str	r3, [r4, #24]
 800a07e:	6923      	ldr	r3, [r4, #16]
 800a080:	b943      	cbnz	r3, 800a094 <__swsetup_r+0xa8>
 800a082:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a086:	d1c4      	bne.n	800a012 <__swsetup_r+0x26>
 800a088:	bd38      	pop	{r3, r4, r5, pc}
 800a08a:	0781      	lsls	r1, r0, #30
 800a08c:	bf58      	it	pl
 800a08e:	6963      	ldrpl	r3, [r4, #20]
 800a090:	60a3      	str	r3, [r4, #8]
 800a092:	e7f4      	b.n	800a07e <__swsetup_r+0x92>
 800a094:	2000      	movs	r0, #0
 800a096:	e7f7      	b.n	800a088 <__swsetup_r+0x9c>
 800a098:	2000002c 	.word	0x2000002c

0800a09c <register_fini>:
 800a09c:	4b02      	ldr	r3, [pc, #8]	; (800a0a8 <register_fini+0xc>)
 800a09e:	b113      	cbz	r3, 800a0a6 <register_fini+0xa>
 800a0a0:	4802      	ldr	r0, [pc, #8]	; (800a0ac <register_fini+0x10>)
 800a0a2:	f000 b805 	b.w	800a0b0 <atexit>
 800a0a6:	4770      	bx	lr
 800a0a8:	00000000 	.word	0x00000000
 800a0ac:	0800af99 	.word	0x0800af99

0800a0b0 <atexit>:
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	4601      	mov	r1, r0
 800a0b4:	461a      	mov	r2, r3
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	f002 bd92 	b.w	800cbe0 <__register_exitproc>

0800a0bc <quorem>:
 800a0bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0c0:	6903      	ldr	r3, [r0, #16]
 800a0c2:	690c      	ldr	r4, [r1, #16]
 800a0c4:	4607      	mov	r7, r0
 800a0c6:	42a3      	cmp	r3, r4
 800a0c8:	f2c0 8083 	blt.w	800a1d2 <quorem+0x116>
 800a0cc:	3c01      	subs	r4, #1
 800a0ce:	f100 0514 	add.w	r5, r0, #20
 800a0d2:	f101 0814 	add.w	r8, r1, #20
 800a0d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a0da:	9301      	str	r3, [sp, #4]
 800a0dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a0e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a0e4:	3301      	adds	r3, #1
 800a0e6:	429a      	cmp	r2, r3
 800a0e8:	fbb2 f6f3 	udiv	r6, r2, r3
 800a0ec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a0f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a0f4:	d332      	bcc.n	800a15c <quorem+0xa0>
 800a0f6:	f04f 0e00 	mov.w	lr, #0
 800a0fa:	4640      	mov	r0, r8
 800a0fc:	46ac      	mov	ip, r5
 800a0fe:	46f2      	mov	sl, lr
 800a100:	f850 2b04 	ldr.w	r2, [r0], #4
 800a104:	b293      	uxth	r3, r2
 800a106:	fb06 e303 	mla	r3, r6, r3, lr
 800a10a:	0c12      	lsrs	r2, r2, #16
 800a10c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a110:	fb06 e202 	mla	r2, r6, r2, lr
 800a114:	b29b      	uxth	r3, r3
 800a116:	ebaa 0303 	sub.w	r3, sl, r3
 800a11a:	f8dc a000 	ldr.w	sl, [ip]
 800a11e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a122:	fa1f fa8a 	uxth.w	sl, sl
 800a126:	4453      	add	r3, sl
 800a128:	fa1f fa82 	uxth.w	sl, r2
 800a12c:	f8dc 2000 	ldr.w	r2, [ip]
 800a130:	4581      	cmp	r9, r0
 800a132:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a136:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a13a:	b29b      	uxth	r3, r3
 800a13c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a140:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a144:	f84c 3b04 	str.w	r3, [ip], #4
 800a148:	d2da      	bcs.n	800a100 <quorem+0x44>
 800a14a:	f855 300b 	ldr.w	r3, [r5, fp]
 800a14e:	b92b      	cbnz	r3, 800a15c <quorem+0xa0>
 800a150:	9b01      	ldr	r3, [sp, #4]
 800a152:	3b04      	subs	r3, #4
 800a154:	429d      	cmp	r5, r3
 800a156:	461a      	mov	r2, r3
 800a158:	d32f      	bcc.n	800a1ba <quorem+0xfe>
 800a15a:	613c      	str	r4, [r7, #16]
 800a15c:	4638      	mov	r0, r7
 800a15e:	f001 fc83 	bl	800ba68 <__mcmp>
 800a162:	2800      	cmp	r0, #0
 800a164:	db25      	blt.n	800a1b2 <quorem+0xf6>
 800a166:	4628      	mov	r0, r5
 800a168:	f04f 0c00 	mov.w	ip, #0
 800a16c:	3601      	adds	r6, #1
 800a16e:	f858 1b04 	ldr.w	r1, [r8], #4
 800a172:	f8d0 e000 	ldr.w	lr, [r0]
 800a176:	b28b      	uxth	r3, r1
 800a178:	ebac 0303 	sub.w	r3, ip, r3
 800a17c:	fa1f f28e 	uxth.w	r2, lr
 800a180:	4413      	add	r3, r2
 800a182:	0c0a      	lsrs	r2, r1, #16
 800a184:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a188:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a18c:	b29b      	uxth	r3, r3
 800a18e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a192:	45c1      	cmp	r9, r8
 800a194:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a198:	f840 3b04 	str.w	r3, [r0], #4
 800a19c:	d2e7      	bcs.n	800a16e <quorem+0xb2>
 800a19e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a1a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a1a6:	b922      	cbnz	r2, 800a1b2 <quorem+0xf6>
 800a1a8:	3b04      	subs	r3, #4
 800a1aa:	429d      	cmp	r5, r3
 800a1ac:	461a      	mov	r2, r3
 800a1ae:	d30a      	bcc.n	800a1c6 <quorem+0x10a>
 800a1b0:	613c      	str	r4, [r7, #16]
 800a1b2:	4630      	mov	r0, r6
 800a1b4:	b003      	add	sp, #12
 800a1b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1ba:	6812      	ldr	r2, [r2, #0]
 800a1bc:	3b04      	subs	r3, #4
 800a1be:	2a00      	cmp	r2, #0
 800a1c0:	d1cb      	bne.n	800a15a <quorem+0x9e>
 800a1c2:	3c01      	subs	r4, #1
 800a1c4:	e7c6      	b.n	800a154 <quorem+0x98>
 800a1c6:	6812      	ldr	r2, [r2, #0]
 800a1c8:	3b04      	subs	r3, #4
 800a1ca:	2a00      	cmp	r2, #0
 800a1cc:	d1f0      	bne.n	800a1b0 <quorem+0xf4>
 800a1ce:	3c01      	subs	r4, #1
 800a1d0:	e7eb      	b.n	800a1aa <quorem+0xee>
 800a1d2:	2000      	movs	r0, #0
 800a1d4:	e7ee      	b.n	800a1b4 <quorem+0xf8>
	...

0800a1d8 <_dtoa_r>:
 800a1d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1dc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800a1de:	b097      	sub	sp, #92	; 0x5c
 800a1e0:	4681      	mov	r9, r0
 800a1e2:	4614      	mov	r4, r2
 800a1e4:	461d      	mov	r5, r3
 800a1e6:	4692      	mov	sl, r2
 800a1e8:	469b      	mov	fp, r3
 800a1ea:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800a1ec:	b149      	cbz	r1, 800a202 <_dtoa_r+0x2a>
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a1f2:	4093      	lsls	r3, r2
 800a1f4:	608b      	str	r3, [r1, #8]
 800a1f6:	604a      	str	r2, [r1, #4]
 800a1f8:	f001 fa2f 	bl	800b65a <_Bfree>
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800a202:	1e2b      	subs	r3, r5, #0
 800a204:	bfad      	iteet	ge
 800a206:	2300      	movge	r3, #0
 800a208:	2201      	movlt	r2, #1
 800a20a:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a20e:	6033      	strge	r3, [r6, #0]
 800a210:	4ba3      	ldr	r3, [pc, #652]	; (800a4a0 <_dtoa_r+0x2c8>)
 800a212:	bfb8      	it	lt
 800a214:	6032      	strlt	r2, [r6, #0]
 800a216:	ea33 030b 	bics.w	r3, r3, fp
 800a21a:	f8cd b00c 	str.w	fp, [sp, #12]
 800a21e:	d119      	bne.n	800a254 <_dtoa_r+0x7c>
 800a220:	f242 730f 	movw	r3, #9999	; 0x270f
 800a224:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a226:	6013      	str	r3, [r2, #0]
 800a228:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a22c:	4323      	orrs	r3, r4
 800a22e:	f000 857b 	beq.w	800ad28 <_dtoa_r+0xb50>
 800a232:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a234:	b90b      	cbnz	r3, 800a23a <_dtoa_r+0x62>
 800a236:	4b9b      	ldr	r3, [pc, #620]	; (800a4a4 <_dtoa_r+0x2cc>)
 800a238:	e020      	b.n	800a27c <_dtoa_r+0xa4>
 800a23a:	4b9a      	ldr	r3, [pc, #616]	; (800a4a4 <_dtoa_r+0x2cc>)
 800a23c:	9306      	str	r3, [sp, #24]
 800a23e:	3303      	adds	r3, #3
 800a240:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a242:	6013      	str	r3, [r2, #0]
 800a244:	9806      	ldr	r0, [sp, #24]
 800a246:	b017      	add	sp, #92	; 0x5c
 800a248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a24c:	4b96      	ldr	r3, [pc, #600]	; (800a4a8 <_dtoa_r+0x2d0>)
 800a24e:	9306      	str	r3, [sp, #24]
 800a250:	3308      	adds	r3, #8
 800a252:	e7f5      	b.n	800a240 <_dtoa_r+0x68>
 800a254:	2200      	movs	r2, #0
 800a256:	2300      	movs	r3, #0
 800a258:	4650      	mov	r0, sl
 800a25a:	4659      	mov	r1, fp
 800a25c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800a260:	f7f6 fba2 	bl	80009a8 <__aeabi_dcmpeq>
 800a264:	4607      	mov	r7, r0
 800a266:	b158      	cbz	r0, 800a280 <_dtoa_r+0xa8>
 800a268:	2301      	movs	r3, #1
 800a26a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a26c:	6013      	str	r3, [r2, #0]
 800a26e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a270:	2b00      	cmp	r3, #0
 800a272:	f000 8556 	beq.w	800ad22 <_dtoa_r+0xb4a>
 800a276:	488d      	ldr	r0, [pc, #564]	; (800a4ac <_dtoa_r+0x2d4>)
 800a278:	6018      	str	r0, [r3, #0]
 800a27a:	1e43      	subs	r3, r0, #1
 800a27c:	9306      	str	r3, [sp, #24]
 800a27e:	e7e1      	b.n	800a244 <_dtoa_r+0x6c>
 800a280:	ab14      	add	r3, sp, #80	; 0x50
 800a282:	9301      	str	r3, [sp, #4]
 800a284:	ab15      	add	r3, sp, #84	; 0x54
 800a286:	9300      	str	r3, [sp, #0]
 800a288:	4648      	mov	r0, r9
 800a28a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a28e:	f001 fc97 	bl	800bbc0 <__d2b>
 800a292:	9b03      	ldr	r3, [sp, #12]
 800a294:	4680      	mov	r8, r0
 800a296:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800a29a:	2e00      	cmp	r6, #0
 800a29c:	d07f      	beq.n	800a39e <_dtoa_r+0x1c6>
 800a29e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a2a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a2a4:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800a2a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a2ac:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800a2b0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a2b4:	9713      	str	r7, [sp, #76]	; 0x4c
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	4b7d      	ldr	r3, [pc, #500]	; (800a4b0 <_dtoa_r+0x2d8>)
 800a2ba:	f7f5 ff55 	bl	8000168 <__aeabi_dsub>
 800a2be:	a372      	add	r3, pc, #456	; (adr r3, 800a488 <_dtoa_r+0x2b0>)
 800a2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2c4:	f7f6 f908 	bl	80004d8 <__aeabi_dmul>
 800a2c8:	a371      	add	r3, pc, #452	; (adr r3, 800a490 <_dtoa_r+0x2b8>)
 800a2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ce:	f7f5 ff4d 	bl	800016c <__adddf3>
 800a2d2:	4604      	mov	r4, r0
 800a2d4:	4630      	mov	r0, r6
 800a2d6:	460d      	mov	r5, r1
 800a2d8:	f7f6 f894 	bl	8000404 <__aeabi_i2d>
 800a2dc:	a36e      	add	r3, pc, #440	; (adr r3, 800a498 <_dtoa_r+0x2c0>)
 800a2de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2e2:	f7f6 f8f9 	bl	80004d8 <__aeabi_dmul>
 800a2e6:	4602      	mov	r2, r0
 800a2e8:	460b      	mov	r3, r1
 800a2ea:	4620      	mov	r0, r4
 800a2ec:	4629      	mov	r1, r5
 800a2ee:	f7f5 ff3d 	bl	800016c <__adddf3>
 800a2f2:	4604      	mov	r4, r0
 800a2f4:	460d      	mov	r5, r1
 800a2f6:	f7f6 fb9f 	bl	8000a38 <__aeabi_d2iz>
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	9003      	str	r0, [sp, #12]
 800a2fe:	2300      	movs	r3, #0
 800a300:	4620      	mov	r0, r4
 800a302:	4629      	mov	r1, r5
 800a304:	f7f6 fb5a 	bl	80009bc <__aeabi_dcmplt>
 800a308:	b150      	cbz	r0, 800a320 <_dtoa_r+0x148>
 800a30a:	9803      	ldr	r0, [sp, #12]
 800a30c:	f7f6 f87a 	bl	8000404 <__aeabi_i2d>
 800a310:	4622      	mov	r2, r4
 800a312:	462b      	mov	r3, r5
 800a314:	f7f6 fb48 	bl	80009a8 <__aeabi_dcmpeq>
 800a318:	b910      	cbnz	r0, 800a320 <_dtoa_r+0x148>
 800a31a:	9b03      	ldr	r3, [sp, #12]
 800a31c:	3b01      	subs	r3, #1
 800a31e:	9303      	str	r3, [sp, #12]
 800a320:	9b03      	ldr	r3, [sp, #12]
 800a322:	2b16      	cmp	r3, #22
 800a324:	d858      	bhi.n	800a3d8 <_dtoa_r+0x200>
 800a326:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a32a:	9a03      	ldr	r2, [sp, #12]
 800a32c:	4b61      	ldr	r3, [pc, #388]	; (800a4b4 <_dtoa_r+0x2dc>)
 800a32e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a332:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a336:	f7f6 fb41 	bl	80009bc <__aeabi_dcmplt>
 800a33a:	2800      	cmp	r0, #0
 800a33c:	d04e      	beq.n	800a3dc <_dtoa_r+0x204>
 800a33e:	9b03      	ldr	r3, [sp, #12]
 800a340:	3b01      	subs	r3, #1
 800a342:	9303      	str	r3, [sp, #12]
 800a344:	2300      	movs	r3, #0
 800a346:	930f      	str	r3, [sp, #60]	; 0x3c
 800a348:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a34a:	1b9e      	subs	r6, r3, r6
 800a34c:	1e73      	subs	r3, r6, #1
 800a34e:	9309      	str	r3, [sp, #36]	; 0x24
 800a350:	bf49      	itett	mi
 800a352:	f1c6 0301 	rsbmi	r3, r6, #1
 800a356:	2300      	movpl	r3, #0
 800a358:	9308      	strmi	r3, [sp, #32]
 800a35a:	2300      	movmi	r3, #0
 800a35c:	bf54      	ite	pl
 800a35e:	9308      	strpl	r3, [sp, #32]
 800a360:	9309      	strmi	r3, [sp, #36]	; 0x24
 800a362:	9b03      	ldr	r3, [sp, #12]
 800a364:	2b00      	cmp	r3, #0
 800a366:	db3b      	blt.n	800a3e0 <_dtoa_r+0x208>
 800a368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a36a:	9a03      	ldr	r2, [sp, #12]
 800a36c:	4413      	add	r3, r2
 800a36e:	9309      	str	r3, [sp, #36]	; 0x24
 800a370:	2300      	movs	r3, #0
 800a372:	920e      	str	r2, [sp, #56]	; 0x38
 800a374:	930a      	str	r3, [sp, #40]	; 0x28
 800a376:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a378:	2b09      	cmp	r3, #9
 800a37a:	d86b      	bhi.n	800a454 <_dtoa_r+0x27c>
 800a37c:	2b05      	cmp	r3, #5
 800a37e:	bfc4      	itt	gt
 800a380:	3b04      	subgt	r3, #4
 800a382:	9320      	strgt	r3, [sp, #128]	; 0x80
 800a384:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a386:	bfc8      	it	gt
 800a388:	2400      	movgt	r4, #0
 800a38a:	f1a3 0302 	sub.w	r3, r3, #2
 800a38e:	bfd8      	it	le
 800a390:	2401      	movle	r4, #1
 800a392:	2b03      	cmp	r3, #3
 800a394:	d869      	bhi.n	800a46a <_dtoa_r+0x292>
 800a396:	e8df f003 	tbb	[pc, r3]
 800a39a:	392c      	.short	0x392c
 800a39c:	5b37      	.short	0x5b37
 800a39e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800a3a2:	441e      	add	r6, r3
 800a3a4:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800a3a8:	2b20      	cmp	r3, #32
 800a3aa:	dd10      	ble.n	800a3ce <_dtoa_r+0x1f6>
 800a3ac:	9a03      	ldr	r2, [sp, #12]
 800a3ae:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800a3b2:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800a3b6:	409a      	lsls	r2, r3
 800a3b8:	fa24 f000 	lsr.w	r0, r4, r0
 800a3bc:	4310      	orrs	r0, r2
 800a3be:	f7f6 f811 	bl	80003e4 <__aeabi_ui2d>
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800a3c8:	3e01      	subs	r6, #1
 800a3ca:	9313      	str	r3, [sp, #76]	; 0x4c
 800a3cc:	e773      	b.n	800a2b6 <_dtoa_r+0xde>
 800a3ce:	f1c3 0320 	rsb	r3, r3, #32
 800a3d2:	fa04 f003 	lsl.w	r0, r4, r3
 800a3d6:	e7f2      	b.n	800a3be <_dtoa_r+0x1e6>
 800a3d8:	2301      	movs	r3, #1
 800a3da:	e7b4      	b.n	800a346 <_dtoa_r+0x16e>
 800a3dc:	900f      	str	r0, [sp, #60]	; 0x3c
 800a3de:	e7b3      	b.n	800a348 <_dtoa_r+0x170>
 800a3e0:	9b08      	ldr	r3, [sp, #32]
 800a3e2:	9a03      	ldr	r2, [sp, #12]
 800a3e4:	1a9b      	subs	r3, r3, r2
 800a3e6:	9308      	str	r3, [sp, #32]
 800a3e8:	4253      	negs	r3, r2
 800a3ea:	930a      	str	r3, [sp, #40]	; 0x28
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	930e      	str	r3, [sp, #56]	; 0x38
 800a3f0:	e7c1      	b.n	800a376 <_dtoa_r+0x19e>
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a3f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	dc39      	bgt.n	800a470 <_dtoa_r+0x298>
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	461a      	mov	r2, r3
 800a400:	9304      	str	r3, [sp, #16]
 800a402:	9307      	str	r3, [sp, #28]
 800a404:	9221      	str	r2, [sp, #132]	; 0x84
 800a406:	e00c      	b.n	800a422 <_dtoa_r+0x24a>
 800a408:	2301      	movs	r3, #1
 800a40a:	e7f3      	b.n	800a3f4 <_dtoa_r+0x21c>
 800a40c:	2300      	movs	r3, #0
 800a40e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a410:	930b      	str	r3, [sp, #44]	; 0x2c
 800a412:	9b03      	ldr	r3, [sp, #12]
 800a414:	4413      	add	r3, r2
 800a416:	9304      	str	r3, [sp, #16]
 800a418:	3301      	adds	r3, #1
 800a41a:	2b01      	cmp	r3, #1
 800a41c:	9307      	str	r3, [sp, #28]
 800a41e:	bfb8      	it	lt
 800a420:	2301      	movlt	r3, #1
 800a422:	2200      	movs	r2, #0
 800a424:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800a428:	2204      	movs	r2, #4
 800a42a:	f102 0014 	add.w	r0, r2, #20
 800a42e:	4298      	cmp	r0, r3
 800a430:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800a434:	d920      	bls.n	800a478 <_dtoa_r+0x2a0>
 800a436:	4648      	mov	r0, r9
 800a438:	f001 f8ea 	bl	800b610 <_Balloc>
 800a43c:	9006      	str	r0, [sp, #24]
 800a43e:	2800      	cmp	r0, #0
 800a440:	d13e      	bne.n	800a4c0 <_dtoa_r+0x2e8>
 800a442:	4602      	mov	r2, r0
 800a444:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a448:	4b1b      	ldr	r3, [pc, #108]	; (800a4b8 <_dtoa_r+0x2e0>)
 800a44a:	481c      	ldr	r0, [pc, #112]	; (800a4bc <_dtoa_r+0x2e4>)
 800a44c:	f002 fc08 	bl	800cc60 <__assert_func>
 800a450:	2301      	movs	r3, #1
 800a452:	e7dc      	b.n	800a40e <_dtoa_r+0x236>
 800a454:	2401      	movs	r4, #1
 800a456:	2300      	movs	r3, #0
 800a458:	940b      	str	r4, [sp, #44]	; 0x2c
 800a45a:	9320      	str	r3, [sp, #128]	; 0x80
 800a45c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a460:	2200      	movs	r2, #0
 800a462:	9304      	str	r3, [sp, #16]
 800a464:	9307      	str	r3, [sp, #28]
 800a466:	2312      	movs	r3, #18
 800a468:	e7cc      	b.n	800a404 <_dtoa_r+0x22c>
 800a46a:	2301      	movs	r3, #1
 800a46c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a46e:	e7f5      	b.n	800a45c <_dtoa_r+0x284>
 800a470:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a472:	9304      	str	r3, [sp, #16]
 800a474:	9307      	str	r3, [sp, #28]
 800a476:	e7d4      	b.n	800a422 <_dtoa_r+0x24a>
 800a478:	3101      	adds	r1, #1
 800a47a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800a47e:	0052      	lsls	r2, r2, #1
 800a480:	e7d3      	b.n	800a42a <_dtoa_r+0x252>
 800a482:	bf00      	nop
 800a484:	f3af 8000 	nop.w
 800a488:	636f4361 	.word	0x636f4361
 800a48c:	3fd287a7 	.word	0x3fd287a7
 800a490:	8b60c8b3 	.word	0x8b60c8b3
 800a494:	3fc68a28 	.word	0x3fc68a28
 800a498:	509f79fb 	.word	0x509f79fb
 800a49c:	3fd34413 	.word	0x3fd34413
 800a4a0:	7ff00000 	.word	0x7ff00000
 800a4a4:	0800db28 	.word	0x0800db28
 800a4a8:	0800db2c 	.word	0x0800db2c
 800a4ac:	0800dae7 	.word	0x0800dae7
 800a4b0:	3ff80000 	.word	0x3ff80000
 800a4b4:	0800dc30 	.word	0x0800dc30
 800a4b8:	0800db35 	.word	0x0800db35
 800a4bc:	0800db46 	.word	0x0800db46
 800a4c0:	9b06      	ldr	r3, [sp, #24]
 800a4c2:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800a4c6:	9b07      	ldr	r3, [sp, #28]
 800a4c8:	2b0e      	cmp	r3, #14
 800a4ca:	f200 80a1 	bhi.w	800a610 <_dtoa_r+0x438>
 800a4ce:	2c00      	cmp	r4, #0
 800a4d0:	f000 809e 	beq.w	800a610 <_dtoa_r+0x438>
 800a4d4:	9b03      	ldr	r3, [sp, #12]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	dd34      	ble.n	800a544 <_dtoa_r+0x36c>
 800a4da:	4a96      	ldr	r2, [pc, #600]	; (800a734 <_dtoa_r+0x55c>)
 800a4dc:	f003 030f 	and.w	r3, r3, #15
 800a4e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a4e4:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a4e8:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800a4ec:	9b03      	ldr	r3, [sp, #12]
 800a4ee:	05d8      	lsls	r0, r3, #23
 800a4f0:	ea4f 1523 	mov.w	r5, r3, asr #4
 800a4f4:	d516      	bpl.n	800a524 <_dtoa_r+0x34c>
 800a4f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a4fa:	4b8f      	ldr	r3, [pc, #572]	; (800a738 <_dtoa_r+0x560>)
 800a4fc:	2603      	movs	r6, #3
 800a4fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a502:	f7f6 f913 	bl	800072c <__aeabi_ddiv>
 800a506:	4682      	mov	sl, r0
 800a508:	468b      	mov	fp, r1
 800a50a:	f005 050f 	and.w	r5, r5, #15
 800a50e:	4c8a      	ldr	r4, [pc, #552]	; (800a738 <_dtoa_r+0x560>)
 800a510:	b955      	cbnz	r5, 800a528 <_dtoa_r+0x350>
 800a512:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a516:	4650      	mov	r0, sl
 800a518:	4659      	mov	r1, fp
 800a51a:	f7f6 f907 	bl	800072c <__aeabi_ddiv>
 800a51e:	4682      	mov	sl, r0
 800a520:	468b      	mov	fp, r1
 800a522:	e028      	b.n	800a576 <_dtoa_r+0x39e>
 800a524:	2602      	movs	r6, #2
 800a526:	e7f2      	b.n	800a50e <_dtoa_r+0x336>
 800a528:	07e9      	lsls	r1, r5, #31
 800a52a:	d508      	bpl.n	800a53e <_dtoa_r+0x366>
 800a52c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a530:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a534:	f7f5 ffd0 	bl	80004d8 <__aeabi_dmul>
 800a538:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a53c:	3601      	adds	r6, #1
 800a53e:	106d      	asrs	r5, r5, #1
 800a540:	3408      	adds	r4, #8
 800a542:	e7e5      	b.n	800a510 <_dtoa_r+0x338>
 800a544:	f000 809f 	beq.w	800a686 <_dtoa_r+0x4ae>
 800a548:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a54c:	9b03      	ldr	r3, [sp, #12]
 800a54e:	2602      	movs	r6, #2
 800a550:	425c      	negs	r4, r3
 800a552:	4b78      	ldr	r3, [pc, #480]	; (800a734 <_dtoa_r+0x55c>)
 800a554:	f004 020f 	and.w	r2, r4, #15
 800a558:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a55c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a560:	f7f5 ffba 	bl	80004d8 <__aeabi_dmul>
 800a564:	2300      	movs	r3, #0
 800a566:	4682      	mov	sl, r0
 800a568:	468b      	mov	fp, r1
 800a56a:	4d73      	ldr	r5, [pc, #460]	; (800a738 <_dtoa_r+0x560>)
 800a56c:	1124      	asrs	r4, r4, #4
 800a56e:	2c00      	cmp	r4, #0
 800a570:	d17e      	bne.n	800a670 <_dtoa_r+0x498>
 800a572:	2b00      	cmp	r3, #0
 800a574:	d1d3      	bne.n	800a51e <_dtoa_r+0x346>
 800a576:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a578:	2b00      	cmp	r3, #0
 800a57a:	f000 8086 	beq.w	800a68a <_dtoa_r+0x4b2>
 800a57e:	2200      	movs	r2, #0
 800a580:	4650      	mov	r0, sl
 800a582:	4659      	mov	r1, fp
 800a584:	4b6d      	ldr	r3, [pc, #436]	; (800a73c <_dtoa_r+0x564>)
 800a586:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800a58a:	f7f6 fa17 	bl	80009bc <__aeabi_dcmplt>
 800a58e:	2800      	cmp	r0, #0
 800a590:	d07b      	beq.n	800a68a <_dtoa_r+0x4b2>
 800a592:	9b07      	ldr	r3, [sp, #28]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d078      	beq.n	800a68a <_dtoa_r+0x4b2>
 800a598:	9b04      	ldr	r3, [sp, #16]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	dd36      	ble.n	800a60c <_dtoa_r+0x434>
 800a59e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a5a2:	9b03      	ldr	r3, [sp, #12]
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	1e5d      	subs	r5, r3, #1
 800a5a8:	4b65      	ldr	r3, [pc, #404]	; (800a740 <_dtoa_r+0x568>)
 800a5aa:	f7f5 ff95 	bl	80004d8 <__aeabi_dmul>
 800a5ae:	4682      	mov	sl, r0
 800a5b0:	468b      	mov	fp, r1
 800a5b2:	9c04      	ldr	r4, [sp, #16]
 800a5b4:	3601      	adds	r6, #1
 800a5b6:	4630      	mov	r0, r6
 800a5b8:	f7f5 ff24 	bl	8000404 <__aeabi_i2d>
 800a5bc:	4652      	mov	r2, sl
 800a5be:	465b      	mov	r3, fp
 800a5c0:	f7f5 ff8a 	bl	80004d8 <__aeabi_dmul>
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	4b5f      	ldr	r3, [pc, #380]	; (800a744 <_dtoa_r+0x56c>)
 800a5c8:	f7f5 fdd0 	bl	800016c <__adddf3>
 800a5cc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a5d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a5d4:	9611      	str	r6, [sp, #68]	; 0x44
 800a5d6:	2c00      	cmp	r4, #0
 800a5d8:	d15a      	bne.n	800a690 <_dtoa_r+0x4b8>
 800a5da:	2200      	movs	r2, #0
 800a5dc:	4650      	mov	r0, sl
 800a5de:	4659      	mov	r1, fp
 800a5e0:	4b59      	ldr	r3, [pc, #356]	; (800a748 <_dtoa_r+0x570>)
 800a5e2:	f7f5 fdc1 	bl	8000168 <__aeabi_dsub>
 800a5e6:	4633      	mov	r3, r6
 800a5e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a5ea:	4682      	mov	sl, r0
 800a5ec:	468b      	mov	fp, r1
 800a5ee:	f7f6 fa03 	bl	80009f8 <__aeabi_dcmpgt>
 800a5f2:	2800      	cmp	r0, #0
 800a5f4:	f040 828b 	bne.w	800ab0e <_dtoa_r+0x936>
 800a5f8:	4650      	mov	r0, sl
 800a5fa:	4659      	mov	r1, fp
 800a5fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a5fe:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a602:	f7f6 f9db 	bl	80009bc <__aeabi_dcmplt>
 800a606:	2800      	cmp	r0, #0
 800a608:	f040 827f 	bne.w	800ab0a <_dtoa_r+0x932>
 800a60c:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800a610:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a612:	2b00      	cmp	r3, #0
 800a614:	f2c0 814d 	blt.w	800a8b2 <_dtoa_r+0x6da>
 800a618:	9a03      	ldr	r2, [sp, #12]
 800a61a:	2a0e      	cmp	r2, #14
 800a61c:	f300 8149 	bgt.w	800a8b2 <_dtoa_r+0x6da>
 800a620:	4b44      	ldr	r3, [pc, #272]	; (800a734 <_dtoa_r+0x55c>)
 800a622:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a626:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a62a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a62e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a630:	2b00      	cmp	r3, #0
 800a632:	f280 80d6 	bge.w	800a7e2 <_dtoa_r+0x60a>
 800a636:	9b07      	ldr	r3, [sp, #28]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	f300 80d2 	bgt.w	800a7e2 <_dtoa_r+0x60a>
 800a63e:	f040 8263 	bne.w	800ab08 <_dtoa_r+0x930>
 800a642:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a646:	2200      	movs	r2, #0
 800a648:	4b3f      	ldr	r3, [pc, #252]	; (800a748 <_dtoa_r+0x570>)
 800a64a:	f7f5 ff45 	bl	80004d8 <__aeabi_dmul>
 800a64e:	4652      	mov	r2, sl
 800a650:	465b      	mov	r3, fp
 800a652:	f7f6 f9c7 	bl	80009e4 <__aeabi_dcmpge>
 800a656:	9c07      	ldr	r4, [sp, #28]
 800a658:	4625      	mov	r5, r4
 800a65a:	2800      	cmp	r0, #0
 800a65c:	f040 823c 	bne.w	800aad8 <_dtoa_r+0x900>
 800a660:	2331      	movs	r3, #49	; 0x31
 800a662:	9e06      	ldr	r6, [sp, #24]
 800a664:	f806 3b01 	strb.w	r3, [r6], #1
 800a668:	9b03      	ldr	r3, [sp, #12]
 800a66a:	3301      	adds	r3, #1
 800a66c:	9303      	str	r3, [sp, #12]
 800a66e:	e237      	b.n	800aae0 <_dtoa_r+0x908>
 800a670:	07e2      	lsls	r2, r4, #31
 800a672:	d505      	bpl.n	800a680 <_dtoa_r+0x4a8>
 800a674:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a678:	f7f5 ff2e 	bl	80004d8 <__aeabi_dmul>
 800a67c:	2301      	movs	r3, #1
 800a67e:	3601      	adds	r6, #1
 800a680:	1064      	asrs	r4, r4, #1
 800a682:	3508      	adds	r5, #8
 800a684:	e773      	b.n	800a56e <_dtoa_r+0x396>
 800a686:	2602      	movs	r6, #2
 800a688:	e775      	b.n	800a576 <_dtoa_r+0x39e>
 800a68a:	9d03      	ldr	r5, [sp, #12]
 800a68c:	9c07      	ldr	r4, [sp, #28]
 800a68e:	e792      	b.n	800a5b6 <_dtoa_r+0x3de>
 800a690:	9906      	ldr	r1, [sp, #24]
 800a692:	4b28      	ldr	r3, [pc, #160]	; (800a734 <_dtoa_r+0x55c>)
 800a694:	4421      	add	r1, r4
 800a696:	9112      	str	r1, [sp, #72]	; 0x48
 800a698:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a69a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a69e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800a6a2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a6a6:	2900      	cmp	r1, #0
 800a6a8:	d052      	beq.n	800a750 <_dtoa_r+0x578>
 800a6aa:	2000      	movs	r0, #0
 800a6ac:	4927      	ldr	r1, [pc, #156]	; (800a74c <_dtoa_r+0x574>)
 800a6ae:	f7f6 f83d 	bl	800072c <__aeabi_ddiv>
 800a6b2:	4632      	mov	r2, r6
 800a6b4:	463b      	mov	r3, r7
 800a6b6:	f7f5 fd57 	bl	8000168 <__aeabi_dsub>
 800a6ba:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a6be:	9e06      	ldr	r6, [sp, #24]
 800a6c0:	4659      	mov	r1, fp
 800a6c2:	4650      	mov	r0, sl
 800a6c4:	f7f6 f9b8 	bl	8000a38 <__aeabi_d2iz>
 800a6c8:	4604      	mov	r4, r0
 800a6ca:	f7f5 fe9b 	bl	8000404 <__aeabi_i2d>
 800a6ce:	4602      	mov	r2, r0
 800a6d0:	460b      	mov	r3, r1
 800a6d2:	4650      	mov	r0, sl
 800a6d4:	4659      	mov	r1, fp
 800a6d6:	f7f5 fd47 	bl	8000168 <__aeabi_dsub>
 800a6da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a6de:	3430      	adds	r4, #48	; 0x30
 800a6e0:	f806 4b01 	strb.w	r4, [r6], #1
 800a6e4:	4682      	mov	sl, r0
 800a6e6:	468b      	mov	fp, r1
 800a6e8:	f7f6 f968 	bl	80009bc <__aeabi_dcmplt>
 800a6ec:	2800      	cmp	r0, #0
 800a6ee:	d170      	bne.n	800a7d2 <_dtoa_r+0x5fa>
 800a6f0:	4652      	mov	r2, sl
 800a6f2:	465b      	mov	r3, fp
 800a6f4:	2000      	movs	r0, #0
 800a6f6:	4911      	ldr	r1, [pc, #68]	; (800a73c <_dtoa_r+0x564>)
 800a6f8:	f7f5 fd36 	bl	8000168 <__aeabi_dsub>
 800a6fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a700:	f7f6 f95c 	bl	80009bc <__aeabi_dcmplt>
 800a704:	2800      	cmp	r0, #0
 800a706:	f040 80b6 	bne.w	800a876 <_dtoa_r+0x69e>
 800a70a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a70c:	429e      	cmp	r6, r3
 800a70e:	f43f af7d 	beq.w	800a60c <_dtoa_r+0x434>
 800a712:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a716:	2200      	movs	r2, #0
 800a718:	4b09      	ldr	r3, [pc, #36]	; (800a740 <_dtoa_r+0x568>)
 800a71a:	f7f5 fedd 	bl	80004d8 <__aeabi_dmul>
 800a71e:	2200      	movs	r2, #0
 800a720:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a724:	4b06      	ldr	r3, [pc, #24]	; (800a740 <_dtoa_r+0x568>)
 800a726:	4650      	mov	r0, sl
 800a728:	4659      	mov	r1, fp
 800a72a:	f7f5 fed5 	bl	80004d8 <__aeabi_dmul>
 800a72e:	4682      	mov	sl, r0
 800a730:	468b      	mov	fp, r1
 800a732:	e7c5      	b.n	800a6c0 <_dtoa_r+0x4e8>
 800a734:	0800dc30 	.word	0x0800dc30
 800a738:	0800dc08 	.word	0x0800dc08
 800a73c:	3ff00000 	.word	0x3ff00000
 800a740:	40240000 	.word	0x40240000
 800a744:	401c0000 	.word	0x401c0000
 800a748:	40140000 	.word	0x40140000
 800a74c:	3fe00000 	.word	0x3fe00000
 800a750:	4630      	mov	r0, r6
 800a752:	4639      	mov	r1, r7
 800a754:	f7f5 fec0 	bl	80004d8 <__aeabi_dmul>
 800a758:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a75c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800a75e:	9e06      	ldr	r6, [sp, #24]
 800a760:	4659      	mov	r1, fp
 800a762:	4650      	mov	r0, sl
 800a764:	f7f6 f968 	bl	8000a38 <__aeabi_d2iz>
 800a768:	4604      	mov	r4, r0
 800a76a:	f7f5 fe4b 	bl	8000404 <__aeabi_i2d>
 800a76e:	4602      	mov	r2, r0
 800a770:	460b      	mov	r3, r1
 800a772:	4650      	mov	r0, sl
 800a774:	4659      	mov	r1, fp
 800a776:	f7f5 fcf7 	bl	8000168 <__aeabi_dsub>
 800a77a:	3430      	adds	r4, #48	; 0x30
 800a77c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a77e:	f806 4b01 	strb.w	r4, [r6], #1
 800a782:	429e      	cmp	r6, r3
 800a784:	4682      	mov	sl, r0
 800a786:	468b      	mov	fp, r1
 800a788:	f04f 0200 	mov.w	r2, #0
 800a78c:	d123      	bne.n	800a7d6 <_dtoa_r+0x5fe>
 800a78e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a792:	4bb2      	ldr	r3, [pc, #712]	; (800aa5c <_dtoa_r+0x884>)
 800a794:	f7f5 fcea 	bl	800016c <__adddf3>
 800a798:	4602      	mov	r2, r0
 800a79a:	460b      	mov	r3, r1
 800a79c:	4650      	mov	r0, sl
 800a79e:	4659      	mov	r1, fp
 800a7a0:	f7f6 f92a 	bl	80009f8 <__aeabi_dcmpgt>
 800a7a4:	2800      	cmp	r0, #0
 800a7a6:	d166      	bne.n	800a876 <_dtoa_r+0x69e>
 800a7a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a7ac:	2000      	movs	r0, #0
 800a7ae:	49ab      	ldr	r1, [pc, #684]	; (800aa5c <_dtoa_r+0x884>)
 800a7b0:	f7f5 fcda 	bl	8000168 <__aeabi_dsub>
 800a7b4:	4602      	mov	r2, r0
 800a7b6:	460b      	mov	r3, r1
 800a7b8:	4650      	mov	r0, sl
 800a7ba:	4659      	mov	r1, fp
 800a7bc:	f7f6 f8fe 	bl	80009bc <__aeabi_dcmplt>
 800a7c0:	2800      	cmp	r0, #0
 800a7c2:	f43f af23 	beq.w	800a60c <_dtoa_r+0x434>
 800a7c6:	463e      	mov	r6, r7
 800a7c8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a7cc:	3f01      	subs	r7, #1
 800a7ce:	2b30      	cmp	r3, #48	; 0x30
 800a7d0:	d0f9      	beq.n	800a7c6 <_dtoa_r+0x5ee>
 800a7d2:	9503      	str	r5, [sp, #12]
 800a7d4:	e03e      	b.n	800a854 <_dtoa_r+0x67c>
 800a7d6:	4ba2      	ldr	r3, [pc, #648]	; (800aa60 <_dtoa_r+0x888>)
 800a7d8:	f7f5 fe7e 	bl	80004d8 <__aeabi_dmul>
 800a7dc:	4682      	mov	sl, r0
 800a7de:	468b      	mov	fp, r1
 800a7e0:	e7be      	b.n	800a760 <_dtoa_r+0x588>
 800a7e2:	4654      	mov	r4, sl
 800a7e4:	f04f 0a00 	mov.w	sl, #0
 800a7e8:	465d      	mov	r5, fp
 800a7ea:	9e06      	ldr	r6, [sp, #24]
 800a7ec:	f8df b270 	ldr.w	fp, [pc, #624]	; 800aa60 <_dtoa_r+0x888>
 800a7f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7f4:	4620      	mov	r0, r4
 800a7f6:	4629      	mov	r1, r5
 800a7f8:	f7f5 ff98 	bl	800072c <__aeabi_ddiv>
 800a7fc:	f7f6 f91c 	bl	8000a38 <__aeabi_d2iz>
 800a800:	4607      	mov	r7, r0
 800a802:	f7f5 fdff 	bl	8000404 <__aeabi_i2d>
 800a806:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a80a:	f7f5 fe65 	bl	80004d8 <__aeabi_dmul>
 800a80e:	4602      	mov	r2, r0
 800a810:	460b      	mov	r3, r1
 800a812:	4620      	mov	r0, r4
 800a814:	4629      	mov	r1, r5
 800a816:	f7f5 fca7 	bl	8000168 <__aeabi_dsub>
 800a81a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800a81e:	f806 4b01 	strb.w	r4, [r6], #1
 800a822:	9c06      	ldr	r4, [sp, #24]
 800a824:	9d07      	ldr	r5, [sp, #28]
 800a826:	1b34      	subs	r4, r6, r4
 800a828:	42a5      	cmp	r5, r4
 800a82a:	4602      	mov	r2, r0
 800a82c:	460b      	mov	r3, r1
 800a82e:	d133      	bne.n	800a898 <_dtoa_r+0x6c0>
 800a830:	f7f5 fc9c 	bl	800016c <__adddf3>
 800a834:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a838:	4604      	mov	r4, r0
 800a83a:	460d      	mov	r5, r1
 800a83c:	f7f6 f8dc 	bl	80009f8 <__aeabi_dcmpgt>
 800a840:	b9c0      	cbnz	r0, 800a874 <_dtoa_r+0x69c>
 800a842:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a846:	4620      	mov	r0, r4
 800a848:	4629      	mov	r1, r5
 800a84a:	f7f6 f8ad 	bl	80009a8 <__aeabi_dcmpeq>
 800a84e:	b108      	cbz	r0, 800a854 <_dtoa_r+0x67c>
 800a850:	07fb      	lsls	r3, r7, #31
 800a852:	d40f      	bmi.n	800a874 <_dtoa_r+0x69c>
 800a854:	4648      	mov	r0, r9
 800a856:	4641      	mov	r1, r8
 800a858:	f000 feff 	bl	800b65a <_Bfree>
 800a85c:	2300      	movs	r3, #0
 800a85e:	9803      	ldr	r0, [sp, #12]
 800a860:	7033      	strb	r3, [r6, #0]
 800a862:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a864:	3001      	adds	r0, #1
 800a866:	6018      	str	r0, [r3, #0]
 800a868:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	f43f acea 	beq.w	800a244 <_dtoa_r+0x6c>
 800a870:	601e      	str	r6, [r3, #0]
 800a872:	e4e7      	b.n	800a244 <_dtoa_r+0x6c>
 800a874:	9d03      	ldr	r5, [sp, #12]
 800a876:	4633      	mov	r3, r6
 800a878:	461e      	mov	r6, r3
 800a87a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a87e:	2a39      	cmp	r2, #57	; 0x39
 800a880:	d106      	bne.n	800a890 <_dtoa_r+0x6b8>
 800a882:	9a06      	ldr	r2, [sp, #24]
 800a884:	429a      	cmp	r2, r3
 800a886:	d1f7      	bne.n	800a878 <_dtoa_r+0x6a0>
 800a888:	2230      	movs	r2, #48	; 0x30
 800a88a:	9906      	ldr	r1, [sp, #24]
 800a88c:	3501      	adds	r5, #1
 800a88e:	700a      	strb	r2, [r1, #0]
 800a890:	781a      	ldrb	r2, [r3, #0]
 800a892:	3201      	adds	r2, #1
 800a894:	701a      	strb	r2, [r3, #0]
 800a896:	e79c      	b.n	800a7d2 <_dtoa_r+0x5fa>
 800a898:	4652      	mov	r2, sl
 800a89a:	465b      	mov	r3, fp
 800a89c:	f7f5 fe1c 	bl	80004d8 <__aeabi_dmul>
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	4604      	mov	r4, r0
 800a8a6:	460d      	mov	r5, r1
 800a8a8:	f7f6 f87e 	bl	80009a8 <__aeabi_dcmpeq>
 800a8ac:	2800      	cmp	r0, #0
 800a8ae:	d09f      	beq.n	800a7f0 <_dtoa_r+0x618>
 800a8b0:	e7d0      	b.n	800a854 <_dtoa_r+0x67c>
 800a8b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a8b4:	2a00      	cmp	r2, #0
 800a8b6:	f000 80cb 	beq.w	800aa50 <_dtoa_r+0x878>
 800a8ba:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a8bc:	2a01      	cmp	r2, #1
 800a8be:	f300 80ae 	bgt.w	800aa1e <_dtoa_r+0x846>
 800a8c2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a8c4:	2a00      	cmp	r2, #0
 800a8c6:	f000 80a6 	beq.w	800aa16 <_dtoa_r+0x83e>
 800a8ca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a8ce:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a8d0:	9e08      	ldr	r6, [sp, #32]
 800a8d2:	9a08      	ldr	r2, [sp, #32]
 800a8d4:	2101      	movs	r1, #1
 800a8d6:	441a      	add	r2, r3
 800a8d8:	9208      	str	r2, [sp, #32]
 800a8da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8dc:	4648      	mov	r0, r9
 800a8de:	441a      	add	r2, r3
 800a8e0:	9209      	str	r2, [sp, #36]	; 0x24
 800a8e2:	f000 ff5b 	bl	800b79c <__i2b>
 800a8e6:	4605      	mov	r5, r0
 800a8e8:	2e00      	cmp	r6, #0
 800a8ea:	dd0c      	ble.n	800a906 <_dtoa_r+0x72e>
 800a8ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	dd09      	ble.n	800a906 <_dtoa_r+0x72e>
 800a8f2:	42b3      	cmp	r3, r6
 800a8f4:	bfa8      	it	ge
 800a8f6:	4633      	movge	r3, r6
 800a8f8:	9a08      	ldr	r2, [sp, #32]
 800a8fa:	1af6      	subs	r6, r6, r3
 800a8fc:	1ad2      	subs	r2, r2, r3
 800a8fe:	9208      	str	r2, [sp, #32]
 800a900:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a902:	1ad3      	subs	r3, r2, r3
 800a904:	9309      	str	r3, [sp, #36]	; 0x24
 800a906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a908:	b1f3      	cbz	r3, 800a948 <_dtoa_r+0x770>
 800a90a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	f000 80a3 	beq.w	800aa58 <_dtoa_r+0x880>
 800a912:	2c00      	cmp	r4, #0
 800a914:	dd10      	ble.n	800a938 <_dtoa_r+0x760>
 800a916:	4629      	mov	r1, r5
 800a918:	4622      	mov	r2, r4
 800a91a:	4648      	mov	r0, r9
 800a91c:	f000 fff8 	bl	800b910 <__pow5mult>
 800a920:	4642      	mov	r2, r8
 800a922:	4601      	mov	r1, r0
 800a924:	4605      	mov	r5, r0
 800a926:	4648      	mov	r0, r9
 800a928:	f000 ff4e 	bl	800b7c8 <__multiply>
 800a92c:	4607      	mov	r7, r0
 800a92e:	4641      	mov	r1, r8
 800a930:	4648      	mov	r0, r9
 800a932:	f000 fe92 	bl	800b65a <_Bfree>
 800a936:	46b8      	mov	r8, r7
 800a938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a93a:	1b1a      	subs	r2, r3, r4
 800a93c:	d004      	beq.n	800a948 <_dtoa_r+0x770>
 800a93e:	4641      	mov	r1, r8
 800a940:	4648      	mov	r0, r9
 800a942:	f000 ffe5 	bl	800b910 <__pow5mult>
 800a946:	4680      	mov	r8, r0
 800a948:	2101      	movs	r1, #1
 800a94a:	4648      	mov	r0, r9
 800a94c:	f000 ff26 	bl	800b79c <__i2b>
 800a950:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a952:	4604      	mov	r4, r0
 800a954:	2b00      	cmp	r3, #0
 800a956:	f340 8085 	ble.w	800aa64 <_dtoa_r+0x88c>
 800a95a:	461a      	mov	r2, r3
 800a95c:	4601      	mov	r1, r0
 800a95e:	4648      	mov	r0, r9
 800a960:	f000 ffd6 	bl	800b910 <__pow5mult>
 800a964:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a966:	4604      	mov	r4, r0
 800a968:	2b01      	cmp	r3, #1
 800a96a:	dd7e      	ble.n	800aa6a <_dtoa_r+0x892>
 800a96c:	2700      	movs	r7, #0
 800a96e:	6923      	ldr	r3, [r4, #16]
 800a970:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a974:	6918      	ldr	r0, [r3, #16]
 800a976:	f000 fec3 	bl	800b700 <__hi0bits>
 800a97a:	f1c0 0020 	rsb	r0, r0, #32
 800a97e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a980:	4418      	add	r0, r3
 800a982:	f010 001f 	ands.w	r0, r0, #31
 800a986:	f000 808e 	beq.w	800aaa6 <_dtoa_r+0x8ce>
 800a98a:	f1c0 0320 	rsb	r3, r0, #32
 800a98e:	2b04      	cmp	r3, #4
 800a990:	f340 8087 	ble.w	800aaa2 <_dtoa_r+0x8ca>
 800a994:	f1c0 001c 	rsb	r0, r0, #28
 800a998:	9b08      	ldr	r3, [sp, #32]
 800a99a:	4406      	add	r6, r0
 800a99c:	4403      	add	r3, r0
 800a99e:	9308      	str	r3, [sp, #32]
 800a9a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9a2:	4403      	add	r3, r0
 800a9a4:	9309      	str	r3, [sp, #36]	; 0x24
 800a9a6:	9b08      	ldr	r3, [sp, #32]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	dd05      	ble.n	800a9b8 <_dtoa_r+0x7e0>
 800a9ac:	4641      	mov	r1, r8
 800a9ae:	461a      	mov	r2, r3
 800a9b0:	4648      	mov	r0, r9
 800a9b2:	f000 ffed 	bl	800b990 <__lshift>
 800a9b6:	4680      	mov	r8, r0
 800a9b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	dd05      	ble.n	800a9ca <_dtoa_r+0x7f2>
 800a9be:	4621      	mov	r1, r4
 800a9c0:	461a      	mov	r2, r3
 800a9c2:	4648      	mov	r0, r9
 800a9c4:	f000 ffe4 	bl	800b990 <__lshift>
 800a9c8:	4604      	mov	r4, r0
 800a9ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d06c      	beq.n	800aaaa <_dtoa_r+0x8d2>
 800a9d0:	4621      	mov	r1, r4
 800a9d2:	4640      	mov	r0, r8
 800a9d4:	f001 f848 	bl	800ba68 <__mcmp>
 800a9d8:	2800      	cmp	r0, #0
 800a9da:	da66      	bge.n	800aaaa <_dtoa_r+0x8d2>
 800a9dc:	9b03      	ldr	r3, [sp, #12]
 800a9de:	4641      	mov	r1, r8
 800a9e0:	3b01      	subs	r3, #1
 800a9e2:	9303      	str	r3, [sp, #12]
 800a9e4:	220a      	movs	r2, #10
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	4648      	mov	r0, r9
 800a9ea:	f000 fe3f 	bl	800b66c <__multadd>
 800a9ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9f0:	4680      	mov	r8, r0
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	f000 819f 	beq.w	800ad36 <_dtoa_r+0xb5e>
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	4629      	mov	r1, r5
 800a9fc:	220a      	movs	r2, #10
 800a9fe:	4648      	mov	r0, r9
 800aa00:	f000 fe34 	bl	800b66c <__multadd>
 800aa04:	9b04      	ldr	r3, [sp, #16]
 800aa06:	4605      	mov	r5, r0
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	f300 8089 	bgt.w	800ab20 <_dtoa_r+0x948>
 800aa0e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800aa10:	2b02      	cmp	r3, #2
 800aa12:	dc52      	bgt.n	800aaba <_dtoa_r+0x8e2>
 800aa14:	e084      	b.n	800ab20 <_dtoa_r+0x948>
 800aa16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aa18:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aa1c:	e757      	b.n	800a8ce <_dtoa_r+0x6f6>
 800aa1e:	9b07      	ldr	r3, [sp, #28]
 800aa20:	1e5c      	subs	r4, r3, #1
 800aa22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa24:	42a3      	cmp	r3, r4
 800aa26:	bfb7      	itett	lt
 800aa28:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800aa2a:	1b1c      	subge	r4, r3, r4
 800aa2c:	1ae2      	sublt	r2, r4, r3
 800aa2e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800aa30:	bfbe      	ittt	lt
 800aa32:	940a      	strlt	r4, [sp, #40]	; 0x28
 800aa34:	189b      	addlt	r3, r3, r2
 800aa36:	930e      	strlt	r3, [sp, #56]	; 0x38
 800aa38:	9b07      	ldr	r3, [sp, #28]
 800aa3a:	bfb8      	it	lt
 800aa3c:	2400      	movlt	r4, #0
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	bfb7      	itett	lt
 800aa42:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800aa46:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800aa4a:	1a9e      	sublt	r6, r3, r2
 800aa4c:	2300      	movlt	r3, #0
 800aa4e:	e740      	b.n	800a8d2 <_dtoa_r+0x6fa>
 800aa50:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800aa52:	9e08      	ldr	r6, [sp, #32]
 800aa54:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800aa56:	e747      	b.n	800a8e8 <_dtoa_r+0x710>
 800aa58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa5a:	e770      	b.n	800a93e <_dtoa_r+0x766>
 800aa5c:	3fe00000 	.word	0x3fe00000
 800aa60:	40240000 	.word	0x40240000
 800aa64:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800aa66:	2b01      	cmp	r3, #1
 800aa68:	dc17      	bgt.n	800aa9a <_dtoa_r+0x8c2>
 800aa6a:	f1ba 0f00 	cmp.w	sl, #0
 800aa6e:	d114      	bne.n	800aa9a <_dtoa_r+0x8c2>
 800aa70:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aa74:	b99b      	cbnz	r3, 800aa9e <_dtoa_r+0x8c6>
 800aa76:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800aa7a:	0d3f      	lsrs	r7, r7, #20
 800aa7c:	053f      	lsls	r7, r7, #20
 800aa7e:	b137      	cbz	r7, 800aa8e <_dtoa_r+0x8b6>
 800aa80:	2701      	movs	r7, #1
 800aa82:	9b08      	ldr	r3, [sp, #32]
 800aa84:	3301      	adds	r3, #1
 800aa86:	9308      	str	r3, [sp, #32]
 800aa88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa8a:	3301      	adds	r3, #1
 800aa8c:	9309      	str	r3, [sp, #36]	; 0x24
 800aa8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	f47f af6c 	bne.w	800a96e <_dtoa_r+0x796>
 800aa96:	2001      	movs	r0, #1
 800aa98:	e771      	b.n	800a97e <_dtoa_r+0x7a6>
 800aa9a:	2700      	movs	r7, #0
 800aa9c:	e7f7      	b.n	800aa8e <_dtoa_r+0x8b6>
 800aa9e:	4657      	mov	r7, sl
 800aaa0:	e7f5      	b.n	800aa8e <_dtoa_r+0x8b6>
 800aaa2:	d080      	beq.n	800a9a6 <_dtoa_r+0x7ce>
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	301c      	adds	r0, #28
 800aaa8:	e776      	b.n	800a998 <_dtoa_r+0x7c0>
 800aaaa:	9b07      	ldr	r3, [sp, #28]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	dc31      	bgt.n	800ab14 <_dtoa_r+0x93c>
 800aab0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800aab2:	2b02      	cmp	r3, #2
 800aab4:	dd2e      	ble.n	800ab14 <_dtoa_r+0x93c>
 800aab6:	9b07      	ldr	r3, [sp, #28]
 800aab8:	9304      	str	r3, [sp, #16]
 800aaba:	9b04      	ldr	r3, [sp, #16]
 800aabc:	b963      	cbnz	r3, 800aad8 <_dtoa_r+0x900>
 800aabe:	4621      	mov	r1, r4
 800aac0:	2205      	movs	r2, #5
 800aac2:	4648      	mov	r0, r9
 800aac4:	f000 fdd2 	bl	800b66c <__multadd>
 800aac8:	4601      	mov	r1, r0
 800aaca:	4604      	mov	r4, r0
 800aacc:	4640      	mov	r0, r8
 800aace:	f000 ffcb 	bl	800ba68 <__mcmp>
 800aad2:	2800      	cmp	r0, #0
 800aad4:	f73f adc4 	bgt.w	800a660 <_dtoa_r+0x488>
 800aad8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aada:	9e06      	ldr	r6, [sp, #24]
 800aadc:	43db      	mvns	r3, r3
 800aade:	9303      	str	r3, [sp, #12]
 800aae0:	2700      	movs	r7, #0
 800aae2:	4621      	mov	r1, r4
 800aae4:	4648      	mov	r0, r9
 800aae6:	f000 fdb8 	bl	800b65a <_Bfree>
 800aaea:	2d00      	cmp	r5, #0
 800aaec:	f43f aeb2 	beq.w	800a854 <_dtoa_r+0x67c>
 800aaf0:	b12f      	cbz	r7, 800aafe <_dtoa_r+0x926>
 800aaf2:	42af      	cmp	r7, r5
 800aaf4:	d003      	beq.n	800aafe <_dtoa_r+0x926>
 800aaf6:	4639      	mov	r1, r7
 800aaf8:	4648      	mov	r0, r9
 800aafa:	f000 fdae 	bl	800b65a <_Bfree>
 800aafe:	4629      	mov	r1, r5
 800ab00:	4648      	mov	r0, r9
 800ab02:	f000 fdaa 	bl	800b65a <_Bfree>
 800ab06:	e6a5      	b.n	800a854 <_dtoa_r+0x67c>
 800ab08:	2400      	movs	r4, #0
 800ab0a:	4625      	mov	r5, r4
 800ab0c:	e7e4      	b.n	800aad8 <_dtoa_r+0x900>
 800ab0e:	9503      	str	r5, [sp, #12]
 800ab10:	4625      	mov	r5, r4
 800ab12:	e5a5      	b.n	800a660 <_dtoa_r+0x488>
 800ab14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	f000 80c4 	beq.w	800aca4 <_dtoa_r+0xacc>
 800ab1c:	9b07      	ldr	r3, [sp, #28]
 800ab1e:	9304      	str	r3, [sp, #16]
 800ab20:	2e00      	cmp	r6, #0
 800ab22:	dd05      	ble.n	800ab30 <_dtoa_r+0x958>
 800ab24:	4629      	mov	r1, r5
 800ab26:	4632      	mov	r2, r6
 800ab28:	4648      	mov	r0, r9
 800ab2a:	f000 ff31 	bl	800b990 <__lshift>
 800ab2e:	4605      	mov	r5, r0
 800ab30:	2f00      	cmp	r7, #0
 800ab32:	d058      	beq.n	800abe6 <_dtoa_r+0xa0e>
 800ab34:	4648      	mov	r0, r9
 800ab36:	6869      	ldr	r1, [r5, #4]
 800ab38:	f000 fd6a 	bl	800b610 <_Balloc>
 800ab3c:	4606      	mov	r6, r0
 800ab3e:	b920      	cbnz	r0, 800ab4a <_dtoa_r+0x972>
 800ab40:	4602      	mov	r2, r0
 800ab42:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ab46:	4b80      	ldr	r3, [pc, #512]	; (800ad48 <_dtoa_r+0xb70>)
 800ab48:	e47f      	b.n	800a44a <_dtoa_r+0x272>
 800ab4a:	692a      	ldr	r2, [r5, #16]
 800ab4c:	f105 010c 	add.w	r1, r5, #12
 800ab50:	3202      	adds	r2, #2
 800ab52:	0092      	lsls	r2, r2, #2
 800ab54:	300c      	adds	r0, #12
 800ab56:	f000 fd33 	bl	800b5c0 <memcpy>
 800ab5a:	2201      	movs	r2, #1
 800ab5c:	4631      	mov	r1, r6
 800ab5e:	4648      	mov	r0, r9
 800ab60:	f000 ff16 	bl	800b990 <__lshift>
 800ab64:	462f      	mov	r7, r5
 800ab66:	4605      	mov	r5, r0
 800ab68:	9b06      	ldr	r3, [sp, #24]
 800ab6a:	9a06      	ldr	r2, [sp, #24]
 800ab6c:	3301      	adds	r3, #1
 800ab6e:	9307      	str	r3, [sp, #28]
 800ab70:	9b04      	ldr	r3, [sp, #16]
 800ab72:	4413      	add	r3, r2
 800ab74:	930a      	str	r3, [sp, #40]	; 0x28
 800ab76:	f00a 0301 	and.w	r3, sl, #1
 800ab7a:	9309      	str	r3, [sp, #36]	; 0x24
 800ab7c:	9b07      	ldr	r3, [sp, #28]
 800ab7e:	4621      	mov	r1, r4
 800ab80:	4640      	mov	r0, r8
 800ab82:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800ab86:	f7ff fa99 	bl	800a0bc <quorem>
 800ab8a:	4639      	mov	r1, r7
 800ab8c:	9004      	str	r0, [sp, #16]
 800ab8e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ab92:	4640      	mov	r0, r8
 800ab94:	f000 ff68 	bl	800ba68 <__mcmp>
 800ab98:	462a      	mov	r2, r5
 800ab9a:	9008      	str	r0, [sp, #32]
 800ab9c:	4621      	mov	r1, r4
 800ab9e:	4648      	mov	r0, r9
 800aba0:	f000 ff7e 	bl	800baa0 <__mdiff>
 800aba4:	68c2      	ldr	r2, [r0, #12]
 800aba6:	4606      	mov	r6, r0
 800aba8:	b9fa      	cbnz	r2, 800abea <_dtoa_r+0xa12>
 800abaa:	4601      	mov	r1, r0
 800abac:	4640      	mov	r0, r8
 800abae:	f000 ff5b 	bl	800ba68 <__mcmp>
 800abb2:	4602      	mov	r2, r0
 800abb4:	4631      	mov	r1, r6
 800abb6:	4648      	mov	r0, r9
 800abb8:	920b      	str	r2, [sp, #44]	; 0x2c
 800abba:	f000 fd4e 	bl	800b65a <_Bfree>
 800abbe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800abc0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800abc2:	9e07      	ldr	r6, [sp, #28]
 800abc4:	ea43 0102 	orr.w	r1, r3, r2
 800abc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abca:	430b      	orrs	r3, r1
 800abcc:	d10f      	bne.n	800abee <_dtoa_r+0xa16>
 800abce:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800abd2:	d028      	beq.n	800ac26 <_dtoa_r+0xa4e>
 800abd4:	9b08      	ldr	r3, [sp, #32]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	dd02      	ble.n	800abe0 <_dtoa_r+0xa08>
 800abda:	9b04      	ldr	r3, [sp, #16]
 800abdc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800abe0:	f88b a000 	strb.w	sl, [fp]
 800abe4:	e77d      	b.n	800aae2 <_dtoa_r+0x90a>
 800abe6:	4628      	mov	r0, r5
 800abe8:	e7bc      	b.n	800ab64 <_dtoa_r+0x98c>
 800abea:	2201      	movs	r2, #1
 800abec:	e7e2      	b.n	800abb4 <_dtoa_r+0x9dc>
 800abee:	9b08      	ldr	r3, [sp, #32]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	db04      	blt.n	800abfe <_dtoa_r+0xa26>
 800abf4:	9920      	ldr	r1, [sp, #128]	; 0x80
 800abf6:	430b      	orrs	r3, r1
 800abf8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800abfa:	430b      	orrs	r3, r1
 800abfc:	d120      	bne.n	800ac40 <_dtoa_r+0xa68>
 800abfe:	2a00      	cmp	r2, #0
 800ac00:	ddee      	ble.n	800abe0 <_dtoa_r+0xa08>
 800ac02:	4641      	mov	r1, r8
 800ac04:	2201      	movs	r2, #1
 800ac06:	4648      	mov	r0, r9
 800ac08:	f000 fec2 	bl	800b990 <__lshift>
 800ac0c:	4621      	mov	r1, r4
 800ac0e:	4680      	mov	r8, r0
 800ac10:	f000 ff2a 	bl	800ba68 <__mcmp>
 800ac14:	2800      	cmp	r0, #0
 800ac16:	dc03      	bgt.n	800ac20 <_dtoa_r+0xa48>
 800ac18:	d1e2      	bne.n	800abe0 <_dtoa_r+0xa08>
 800ac1a:	f01a 0f01 	tst.w	sl, #1
 800ac1e:	d0df      	beq.n	800abe0 <_dtoa_r+0xa08>
 800ac20:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ac24:	d1d9      	bne.n	800abda <_dtoa_r+0xa02>
 800ac26:	2339      	movs	r3, #57	; 0x39
 800ac28:	f88b 3000 	strb.w	r3, [fp]
 800ac2c:	4633      	mov	r3, r6
 800ac2e:	461e      	mov	r6, r3
 800ac30:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ac34:	3b01      	subs	r3, #1
 800ac36:	2a39      	cmp	r2, #57	; 0x39
 800ac38:	d06a      	beq.n	800ad10 <_dtoa_r+0xb38>
 800ac3a:	3201      	adds	r2, #1
 800ac3c:	701a      	strb	r2, [r3, #0]
 800ac3e:	e750      	b.n	800aae2 <_dtoa_r+0x90a>
 800ac40:	2a00      	cmp	r2, #0
 800ac42:	dd07      	ble.n	800ac54 <_dtoa_r+0xa7c>
 800ac44:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ac48:	d0ed      	beq.n	800ac26 <_dtoa_r+0xa4e>
 800ac4a:	f10a 0301 	add.w	r3, sl, #1
 800ac4e:	f88b 3000 	strb.w	r3, [fp]
 800ac52:	e746      	b.n	800aae2 <_dtoa_r+0x90a>
 800ac54:	9b07      	ldr	r3, [sp, #28]
 800ac56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ac58:	f803 ac01 	strb.w	sl, [r3, #-1]
 800ac5c:	4293      	cmp	r3, r2
 800ac5e:	d041      	beq.n	800ace4 <_dtoa_r+0xb0c>
 800ac60:	4641      	mov	r1, r8
 800ac62:	2300      	movs	r3, #0
 800ac64:	220a      	movs	r2, #10
 800ac66:	4648      	mov	r0, r9
 800ac68:	f000 fd00 	bl	800b66c <__multadd>
 800ac6c:	42af      	cmp	r7, r5
 800ac6e:	4680      	mov	r8, r0
 800ac70:	f04f 0300 	mov.w	r3, #0
 800ac74:	f04f 020a 	mov.w	r2, #10
 800ac78:	4639      	mov	r1, r7
 800ac7a:	4648      	mov	r0, r9
 800ac7c:	d107      	bne.n	800ac8e <_dtoa_r+0xab6>
 800ac7e:	f000 fcf5 	bl	800b66c <__multadd>
 800ac82:	4607      	mov	r7, r0
 800ac84:	4605      	mov	r5, r0
 800ac86:	9b07      	ldr	r3, [sp, #28]
 800ac88:	3301      	adds	r3, #1
 800ac8a:	9307      	str	r3, [sp, #28]
 800ac8c:	e776      	b.n	800ab7c <_dtoa_r+0x9a4>
 800ac8e:	f000 fced 	bl	800b66c <__multadd>
 800ac92:	4629      	mov	r1, r5
 800ac94:	4607      	mov	r7, r0
 800ac96:	2300      	movs	r3, #0
 800ac98:	220a      	movs	r2, #10
 800ac9a:	4648      	mov	r0, r9
 800ac9c:	f000 fce6 	bl	800b66c <__multadd>
 800aca0:	4605      	mov	r5, r0
 800aca2:	e7f0      	b.n	800ac86 <_dtoa_r+0xaae>
 800aca4:	9b07      	ldr	r3, [sp, #28]
 800aca6:	9304      	str	r3, [sp, #16]
 800aca8:	9e06      	ldr	r6, [sp, #24]
 800acaa:	4621      	mov	r1, r4
 800acac:	4640      	mov	r0, r8
 800acae:	f7ff fa05 	bl	800a0bc <quorem>
 800acb2:	9b06      	ldr	r3, [sp, #24]
 800acb4:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800acb8:	f806 ab01 	strb.w	sl, [r6], #1
 800acbc:	1af2      	subs	r2, r6, r3
 800acbe:	9b04      	ldr	r3, [sp, #16]
 800acc0:	4293      	cmp	r3, r2
 800acc2:	dd07      	ble.n	800acd4 <_dtoa_r+0xafc>
 800acc4:	4641      	mov	r1, r8
 800acc6:	2300      	movs	r3, #0
 800acc8:	220a      	movs	r2, #10
 800acca:	4648      	mov	r0, r9
 800accc:	f000 fcce 	bl	800b66c <__multadd>
 800acd0:	4680      	mov	r8, r0
 800acd2:	e7ea      	b.n	800acaa <_dtoa_r+0xad2>
 800acd4:	9b04      	ldr	r3, [sp, #16]
 800acd6:	2700      	movs	r7, #0
 800acd8:	2b00      	cmp	r3, #0
 800acda:	bfcc      	ite	gt
 800acdc:	461e      	movgt	r6, r3
 800acde:	2601      	movle	r6, #1
 800ace0:	9b06      	ldr	r3, [sp, #24]
 800ace2:	441e      	add	r6, r3
 800ace4:	4641      	mov	r1, r8
 800ace6:	2201      	movs	r2, #1
 800ace8:	4648      	mov	r0, r9
 800acea:	f000 fe51 	bl	800b990 <__lshift>
 800acee:	4621      	mov	r1, r4
 800acf0:	4680      	mov	r8, r0
 800acf2:	f000 feb9 	bl	800ba68 <__mcmp>
 800acf6:	2800      	cmp	r0, #0
 800acf8:	dc98      	bgt.n	800ac2c <_dtoa_r+0xa54>
 800acfa:	d102      	bne.n	800ad02 <_dtoa_r+0xb2a>
 800acfc:	f01a 0f01 	tst.w	sl, #1
 800ad00:	d194      	bne.n	800ac2c <_dtoa_r+0xa54>
 800ad02:	4633      	mov	r3, r6
 800ad04:	461e      	mov	r6, r3
 800ad06:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad0a:	2a30      	cmp	r2, #48	; 0x30
 800ad0c:	d0fa      	beq.n	800ad04 <_dtoa_r+0xb2c>
 800ad0e:	e6e8      	b.n	800aae2 <_dtoa_r+0x90a>
 800ad10:	9a06      	ldr	r2, [sp, #24]
 800ad12:	429a      	cmp	r2, r3
 800ad14:	d18b      	bne.n	800ac2e <_dtoa_r+0xa56>
 800ad16:	9b03      	ldr	r3, [sp, #12]
 800ad18:	3301      	adds	r3, #1
 800ad1a:	9303      	str	r3, [sp, #12]
 800ad1c:	2331      	movs	r3, #49	; 0x31
 800ad1e:	7013      	strb	r3, [r2, #0]
 800ad20:	e6df      	b.n	800aae2 <_dtoa_r+0x90a>
 800ad22:	4b0a      	ldr	r3, [pc, #40]	; (800ad4c <_dtoa_r+0xb74>)
 800ad24:	f7ff baaa 	b.w	800a27c <_dtoa_r+0xa4>
 800ad28:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	f47f aa8e 	bne.w	800a24c <_dtoa_r+0x74>
 800ad30:	4b07      	ldr	r3, [pc, #28]	; (800ad50 <_dtoa_r+0xb78>)
 800ad32:	f7ff baa3 	b.w	800a27c <_dtoa_r+0xa4>
 800ad36:	9b04      	ldr	r3, [sp, #16]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	dcb5      	bgt.n	800aca8 <_dtoa_r+0xad0>
 800ad3c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ad3e:	2b02      	cmp	r3, #2
 800ad40:	f73f aebb 	bgt.w	800aaba <_dtoa_r+0x8e2>
 800ad44:	e7b0      	b.n	800aca8 <_dtoa_r+0xad0>
 800ad46:	bf00      	nop
 800ad48:	0800db35 	.word	0x0800db35
 800ad4c:	0800dae6 	.word	0x0800dae6
 800ad50:	0800db2c 	.word	0x0800db2c

0800ad54 <__sflush_r>:
 800ad54:	898b      	ldrh	r3, [r1, #12]
 800ad56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad5a:	4605      	mov	r5, r0
 800ad5c:	0718      	lsls	r0, r3, #28
 800ad5e:	460c      	mov	r4, r1
 800ad60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ad64:	d45f      	bmi.n	800ae26 <__sflush_r+0xd2>
 800ad66:	684b      	ldr	r3, [r1, #4]
 800ad68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	818a      	strh	r2, [r1, #12]
 800ad70:	dc05      	bgt.n	800ad7e <__sflush_r+0x2a>
 800ad72:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	dc02      	bgt.n	800ad7e <__sflush_r+0x2a>
 800ad78:	2000      	movs	r0, #0
 800ad7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ad80:	2e00      	cmp	r6, #0
 800ad82:	d0f9      	beq.n	800ad78 <__sflush_r+0x24>
 800ad84:	2300      	movs	r3, #0
 800ad86:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ad8a:	682f      	ldr	r7, [r5, #0]
 800ad8c:	602b      	str	r3, [r5, #0]
 800ad8e:	d036      	beq.n	800adfe <__sflush_r+0xaa>
 800ad90:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800ad92:	89a3      	ldrh	r3, [r4, #12]
 800ad94:	075a      	lsls	r2, r3, #29
 800ad96:	d505      	bpl.n	800ada4 <__sflush_r+0x50>
 800ad98:	6863      	ldr	r3, [r4, #4]
 800ad9a:	1ac0      	subs	r0, r0, r3
 800ad9c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800ad9e:	b10b      	cbz	r3, 800ada4 <__sflush_r+0x50>
 800ada0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ada2:	1ac0      	subs	r0, r0, r3
 800ada4:	2300      	movs	r3, #0
 800ada6:	4602      	mov	r2, r0
 800ada8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800adaa:	4628      	mov	r0, r5
 800adac:	69e1      	ldr	r1, [r4, #28]
 800adae:	47b0      	blx	r6
 800adb0:	1c43      	adds	r3, r0, #1
 800adb2:	89a3      	ldrh	r3, [r4, #12]
 800adb4:	d106      	bne.n	800adc4 <__sflush_r+0x70>
 800adb6:	6829      	ldr	r1, [r5, #0]
 800adb8:	291d      	cmp	r1, #29
 800adba:	d830      	bhi.n	800ae1e <__sflush_r+0xca>
 800adbc:	4a2b      	ldr	r2, [pc, #172]	; (800ae6c <__sflush_r+0x118>)
 800adbe:	40ca      	lsrs	r2, r1
 800adc0:	07d6      	lsls	r6, r2, #31
 800adc2:	d52c      	bpl.n	800ae1e <__sflush_r+0xca>
 800adc4:	2200      	movs	r2, #0
 800adc6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800adca:	b21b      	sxth	r3, r3
 800adcc:	6062      	str	r2, [r4, #4]
 800adce:	6922      	ldr	r2, [r4, #16]
 800add0:	04d9      	lsls	r1, r3, #19
 800add2:	81a3      	strh	r3, [r4, #12]
 800add4:	6022      	str	r2, [r4, #0]
 800add6:	d504      	bpl.n	800ade2 <__sflush_r+0x8e>
 800add8:	1c42      	adds	r2, r0, #1
 800adda:	d101      	bne.n	800ade0 <__sflush_r+0x8c>
 800addc:	682b      	ldr	r3, [r5, #0]
 800adde:	b903      	cbnz	r3, 800ade2 <__sflush_r+0x8e>
 800ade0:	6520      	str	r0, [r4, #80]	; 0x50
 800ade2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ade4:	602f      	str	r7, [r5, #0]
 800ade6:	2900      	cmp	r1, #0
 800ade8:	d0c6      	beq.n	800ad78 <__sflush_r+0x24>
 800adea:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800adee:	4299      	cmp	r1, r3
 800adf0:	d002      	beq.n	800adf8 <__sflush_r+0xa4>
 800adf2:	4628      	mov	r0, r5
 800adf4:	f000 f938 	bl	800b068 <_free_r>
 800adf8:	2000      	movs	r0, #0
 800adfa:	6320      	str	r0, [r4, #48]	; 0x30
 800adfc:	e7bd      	b.n	800ad7a <__sflush_r+0x26>
 800adfe:	69e1      	ldr	r1, [r4, #28]
 800ae00:	2301      	movs	r3, #1
 800ae02:	4628      	mov	r0, r5
 800ae04:	47b0      	blx	r6
 800ae06:	1c41      	adds	r1, r0, #1
 800ae08:	d1c3      	bne.n	800ad92 <__sflush_r+0x3e>
 800ae0a:	682b      	ldr	r3, [r5, #0]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d0c0      	beq.n	800ad92 <__sflush_r+0x3e>
 800ae10:	2b1d      	cmp	r3, #29
 800ae12:	d001      	beq.n	800ae18 <__sflush_r+0xc4>
 800ae14:	2b16      	cmp	r3, #22
 800ae16:	d101      	bne.n	800ae1c <__sflush_r+0xc8>
 800ae18:	602f      	str	r7, [r5, #0]
 800ae1a:	e7ad      	b.n	800ad78 <__sflush_r+0x24>
 800ae1c:	89a3      	ldrh	r3, [r4, #12]
 800ae1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae22:	81a3      	strh	r3, [r4, #12]
 800ae24:	e7a9      	b.n	800ad7a <__sflush_r+0x26>
 800ae26:	690f      	ldr	r7, [r1, #16]
 800ae28:	2f00      	cmp	r7, #0
 800ae2a:	d0a5      	beq.n	800ad78 <__sflush_r+0x24>
 800ae2c:	079b      	lsls	r3, r3, #30
 800ae2e:	bf18      	it	ne
 800ae30:	2300      	movne	r3, #0
 800ae32:	680e      	ldr	r6, [r1, #0]
 800ae34:	bf08      	it	eq
 800ae36:	694b      	ldreq	r3, [r1, #20]
 800ae38:	eba6 0807 	sub.w	r8, r6, r7
 800ae3c:	600f      	str	r7, [r1, #0]
 800ae3e:	608b      	str	r3, [r1, #8]
 800ae40:	f1b8 0f00 	cmp.w	r8, #0
 800ae44:	dd98      	ble.n	800ad78 <__sflush_r+0x24>
 800ae46:	4643      	mov	r3, r8
 800ae48:	463a      	mov	r2, r7
 800ae4a:	4628      	mov	r0, r5
 800ae4c:	69e1      	ldr	r1, [r4, #28]
 800ae4e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ae50:	47b0      	blx	r6
 800ae52:	2800      	cmp	r0, #0
 800ae54:	dc06      	bgt.n	800ae64 <__sflush_r+0x110>
 800ae56:	89a3      	ldrh	r3, [r4, #12]
 800ae58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ae5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae60:	81a3      	strh	r3, [r4, #12]
 800ae62:	e78a      	b.n	800ad7a <__sflush_r+0x26>
 800ae64:	4407      	add	r7, r0
 800ae66:	eba8 0800 	sub.w	r8, r8, r0
 800ae6a:	e7e9      	b.n	800ae40 <__sflush_r+0xec>
 800ae6c:	20400001 	.word	0x20400001

0800ae70 <_fflush_r>:
 800ae70:	b538      	push	{r3, r4, r5, lr}
 800ae72:	460c      	mov	r4, r1
 800ae74:	4605      	mov	r5, r0
 800ae76:	b118      	cbz	r0, 800ae80 <_fflush_r+0x10>
 800ae78:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ae7a:	b90b      	cbnz	r3, 800ae80 <_fflush_r+0x10>
 800ae7c:	f000 f864 	bl	800af48 <__sinit>
 800ae80:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800ae84:	b1b8      	cbz	r0, 800aeb6 <_fflush_r+0x46>
 800ae86:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae88:	07db      	lsls	r3, r3, #31
 800ae8a:	d404      	bmi.n	800ae96 <_fflush_r+0x26>
 800ae8c:	0581      	lsls	r1, r0, #22
 800ae8e:	d402      	bmi.n	800ae96 <_fflush_r+0x26>
 800ae90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae92:	f000 fb19 	bl	800b4c8 <__retarget_lock_acquire_recursive>
 800ae96:	4628      	mov	r0, r5
 800ae98:	4621      	mov	r1, r4
 800ae9a:	f7ff ff5b 	bl	800ad54 <__sflush_r>
 800ae9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aea0:	4605      	mov	r5, r0
 800aea2:	07da      	lsls	r2, r3, #31
 800aea4:	d405      	bmi.n	800aeb2 <_fflush_r+0x42>
 800aea6:	89a3      	ldrh	r3, [r4, #12]
 800aea8:	059b      	lsls	r3, r3, #22
 800aeaa:	d402      	bmi.n	800aeb2 <_fflush_r+0x42>
 800aeac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aeae:	f000 fb0c 	bl	800b4ca <__retarget_lock_release_recursive>
 800aeb2:	4628      	mov	r0, r5
 800aeb4:	bd38      	pop	{r3, r4, r5, pc}
 800aeb6:	4605      	mov	r5, r0
 800aeb8:	e7fb      	b.n	800aeb2 <_fflush_r+0x42>
	...

0800aebc <std>:
 800aebc:	2300      	movs	r3, #0
 800aebe:	b510      	push	{r4, lr}
 800aec0:	4604      	mov	r4, r0
 800aec2:	e9c0 3300 	strd	r3, r3, [r0]
 800aec6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aeca:	6083      	str	r3, [r0, #8]
 800aecc:	8181      	strh	r1, [r0, #12]
 800aece:	6643      	str	r3, [r0, #100]	; 0x64
 800aed0:	81c2      	strh	r2, [r0, #14]
 800aed2:	6183      	str	r3, [r0, #24]
 800aed4:	4619      	mov	r1, r3
 800aed6:	2208      	movs	r2, #8
 800aed8:	305c      	adds	r0, #92	; 0x5c
 800aeda:	f7fc fadd 	bl	8007498 <memset>
 800aede:	4b07      	ldr	r3, [pc, #28]	; (800aefc <std+0x40>)
 800aee0:	61e4      	str	r4, [r4, #28]
 800aee2:	6223      	str	r3, [r4, #32]
 800aee4:	4b06      	ldr	r3, [pc, #24]	; (800af00 <std+0x44>)
 800aee6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800aeea:	6263      	str	r3, [r4, #36]	; 0x24
 800aeec:	4b05      	ldr	r3, [pc, #20]	; (800af04 <std+0x48>)
 800aeee:	62a3      	str	r3, [r4, #40]	; 0x28
 800aef0:	4b05      	ldr	r3, [pc, #20]	; (800af08 <std+0x4c>)
 800aef2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aef8:	f000 bae4 	b.w	800b4c4 <__retarget_lock_init_recursive>
 800aefc:	0800c035 	.word	0x0800c035
 800af00:	0800c057 	.word	0x0800c057
 800af04:	0800c08f 	.word	0x0800c08f
 800af08:	0800c0b3 	.word	0x0800c0b3

0800af0c <_cleanup_r>:
 800af0c:	4901      	ldr	r1, [pc, #4]	; (800af14 <_cleanup_r+0x8>)
 800af0e:	f000 bab5 	b.w	800b47c <_fwalk_reent>
 800af12:	bf00      	nop
 800af14:	0800cd19 	.word	0x0800cd19

0800af18 <__sfp_lock_acquire>:
 800af18:	4801      	ldr	r0, [pc, #4]	; (800af20 <__sfp_lock_acquire+0x8>)
 800af1a:	f000 bad5 	b.w	800b4c8 <__retarget_lock_acquire_recursive>
 800af1e:	bf00      	nop
 800af20:	20001174 	.word	0x20001174

0800af24 <__sfp_lock_release>:
 800af24:	4801      	ldr	r0, [pc, #4]	; (800af2c <__sfp_lock_release+0x8>)
 800af26:	f000 bad0 	b.w	800b4ca <__retarget_lock_release_recursive>
 800af2a:	bf00      	nop
 800af2c:	20001174 	.word	0x20001174

0800af30 <__sinit_lock_acquire>:
 800af30:	4801      	ldr	r0, [pc, #4]	; (800af38 <__sinit_lock_acquire+0x8>)
 800af32:	f000 bac9 	b.w	800b4c8 <__retarget_lock_acquire_recursive>
 800af36:	bf00      	nop
 800af38:	2000116f 	.word	0x2000116f

0800af3c <__sinit_lock_release>:
 800af3c:	4801      	ldr	r0, [pc, #4]	; (800af44 <__sinit_lock_release+0x8>)
 800af3e:	f000 bac4 	b.w	800b4ca <__retarget_lock_release_recursive>
 800af42:	bf00      	nop
 800af44:	2000116f 	.word	0x2000116f

0800af48 <__sinit>:
 800af48:	b510      	push	{r4, lr}
 800af4a:	4604      	mov	r4, r0
 800af4c:	f7ff fff0 	bl	800af30 <__sinit_lock_acquire>
 800af50:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800af52:	b11a      	cbz	r2, 800af5c <__sinit+0x14>
 800af54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af58:	f7ff bff0 	b.w	800af3c <__sinit_lock_release>
 800af5c:	4b0d      	ldr	r3, [pc, #52]	; (800af94 <__sinit+0x4c>)
 800af5e:	2104      	movs	r1, #4
 800af60:	63e3      	str	r3, [r4, #60]	; 0x3c
 800af62:	2303      	movs	r3, #3
 800af64:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800af68:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800af6c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800af70:	6860      	ldr	r0, [r4, #4]
 800af72:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800af76:	f7ff ffa1 	bl	800aebc <std>
 800af7a:	2201      	movs	r2, #1
 800af7c:	2109      	movs	r1, #9
 800af7e:	68a0      	ldr	r0, [r4, #8]
 800af80:	f7ff ff9c 	bl	800aebc <std>
 800af84:	2202      	movs	r2, #2
 800af86:	2112      	movs	r1, #18
 800af88:	68e0      	ldr	r0, [r4, #12]
 800af8a:	f7ff ff97 	bl	800aebc <std>
 800af8e:	2301      	movs	r3, #1
 800af90:	63a3      	str	r3, [r4, #56]	; 0x38
 800af92:	e7df      	b.n	800af54 <__sinit+0xc>
 800af94:	0800af0d 	.word	0x0800af0d

0800af98 <__libc_fini_array>:
 800af98:	b538      	push	{r3, r4, r5, lr}
 800af9a:	4d07      	ldr	r5, [pc, #28]	; (800afb8 <__libc_fini_array+0x20>)
 800af9c:	4c07      	ldr	r4, [pc, #28]	; (800afbc <__libc_fini_array+0x24>)
 800af9e:	1b64      	subs	r4, r4, r5
 800afa0:	10a4      	asrs	r4, r4, #2
 800afa2:	b91c      	cbnz	r4, 800afac <__libc_fini_array+0x14>
 800afa4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800afa8:	f002 b960 	b.w	800d26c <_fini>
 800afac:	3c01      	subs	r4, #1
 800afae:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800afb2:	4798      	blx	r3
 800afb4:	e7f5      	b.n	800afa2 <__libc_fini_array+0xa>
 800afb6:	bf00      	nop
 800afb8:	0800de7c 	.word	0x0800de7c
 800afbc:	0800de80 	.word	0x0800de80

0800afc0 <_malloc_trim_r>:
 800afc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afc4:	4606      	mov	r6, r0
 800afc6:	2008      	movs	r0, #8
 800afc8:	460c      	mov	r4, r1
 800afca:	f7fd fd67 	bl	8008a9c <sysconf>
 800afce:	4680      	mov	r8, r0
 800afd0:	4f22      	ldr	r7, [pc, #136]	; (800b05c <_malloc_trim_r+0x9c>)
 800afd2:	4630      	mov	r0, r6
 800afd4:	f7fc fa68 	bl	80074a8 <__malloc_lock>
 800afd8:	68bb      	ldr	r3, [r7, #8]
 800afda:	685d      	ldr	r5, [r3, #4]
 800afdc:	f025 0503 	bic.w	r5, r5, #3
 800afe0:	1b2c      	subs	r4, r5, r4
 800afe2:	3c11      	subs	r4, #17
 800afe4:	4444      	add	r4, r8
 800afe6:	fbb4 f4f8 	udiv	r4, r4, r8
 800afea:	3c01      	subs	r4, #1
 800afec:	fb08 f404 	mul.w	r4, r8, r4
 800aff0:	45a0      	cmp	r8, r4
 800aff2:	dd05      	ble.n	800b000 <_malloc_trim_r+0x40>
 800aff4:	4630      	mov	r0, r6
 800aff6:	f7fc fa5d 	bl	80074b4 <__malloc_unlock>
 800affa:	2000      	movs	r0, #0
 800affc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b000:	2100      	movs	r1, #0
 800b002:	4630      	mov	r0, r6
 800b004:	f7f7 fd3e 	bl	8002a84 <_sbrk_r>
 800b008:	68bb      	ldr	r3, [r7, #8]
 800b00a:	442b      	add	r3, r5
 800b00c:	4298      	cmp	r0, r3
 800b00e:	d1f1      	bne.n	800aff4 <_malloc_trim_r+0x34>
 800b010:	4630      	mov	r0, r6
 800b012:	4261      	negs	r1, r4
 800b014:	f7f7 fd36 	bl	8002a84 <_sbrk_r>
 800b018:	3001      	adds	r0, #1
 800b01a:	d110      	bne.n	800b03e <_malloc_trim_r+0x7e>
 800b01c:	2100      	movs	r1, #0
 800b01e:	4630      	mov	r0, r6
 800b020:	f7f7 fd30 	bl	8002a84 <_sbrk_r>
 800b024:	68ba      	ldr	r2, [r7, #8]
 800b026:	1a83      	subs	r3, r0, r2
 800b028:	2b0f      	cmp	r3, #15
 800b02a:	dde3      	ble.n	800aff4 <_malloc_trim_r+0x34>
 800b02c:	490c      	ldr	r1, [pc, #48]	; (800b060 <_malloc_trim_r+0xa0>)
 800b02e:	f043 0301 	orr.w	r3, r3, #1
 800b032:	6809      	ldr	r1, [r1, #0]
 800b034:	6053      	str	r3, [r2, #4]
 800b036:	1a40      	subs	r0, r0, r1
 800b038:	490a      	ldr	r1, [pc, #40]	; (800b064 <_malloc_trim_r+0xa4>)
 800b03a:	6008      	str	r0, [r1, #0]
 800b03c:	e7da      	b.n	800aff4 <_malloc_trim_r+0x34>
 800b03e:	68bb      	ldr	r3, [r7, #8]
 800b040:	4a08      	ldr	r2, [pc, #32]	; (800b064 <_malloc_trim_r+0xa4>)
 800b042:	1b2d      	subs	r5, r5, r4
 800b044:	f045 0501 	orr.w	r5, r5, #1
 800b048:	605d      	str	r5, [r3, #4]
 800b04a:	6813      	ldr	r3, [r2, #0]
 800b04c:	4630      	mov	r0, r6
 800b04e:	1b1c      	subs	r4, r3, r4
 800b050:	6014      	str	r4, [r2, #0]
 800b052:	f7fc fa2f 	bl	80074b4 <__malloc_unlock>
 800b056:	2001      	movs	r0, #1
 800b058:	e7d0      	b.n	800affc <_malloc_trim_r+0x3c>
 800b05a:	bf00      	nop
 800b05c:	20000458 	.word	0x20000458
 800b060:	20000860 	.word	0x20000860
 800b064:	20001088 	.word	0x20001088

0800b068 <_free_r>:
 800b068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b06a:	4605      	mov	r5, r0
 800b06c:	460f      	mov	r7, r1
 800b06e:	2900      	cmp	r1, #0
 800b070:	f000 80b1 	beq.w	800b1d6 <_free_r+0x16e>
 800b074:	f7fc fa18 	bl	80074a8 <__malloc_lock>
 800b078:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800b07c:	4856      	ldr	r0, [pc, #344]	; (800b1d8 <_free_r+0x170>)
 800b07e:	f022 0401 	bic.w	r4, r2, #1
 800b082:	f1a7 0308 	sub.w	r3, r7, #8
 800b086:	eb03 0c04 	add.w	ip, r3, r4
 800b08a:	6881      	ldr	r1, [r0, #8]
 800b08c:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800b090:	4561      	cmp	r1, ip
 800b092:	f026 0603 	bic.w	r6, r6, #3
 800b096:	f002 0201 	and.w	r2, r2, #1
 800b09a:	d11b      	bne.n	800b0d4 <_free_r+0x6c>
 800b09c:	4434      	add	r4, r6
 800b09e:	b93a      	cbnz	r2, 800b0b0 <_free_r+0x48>
 800b0a0:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800b0a4:	1a9b      	subs	r3, r3, r2
 800b0a6:	4414      	add	r4, r2
 800b0a8:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800b0ac:	60ca      	str	r2, [r1, #12]
 800b0ae:	6091      	str	r1, [r2, #8]
 800b0b0:	f044 0201 	orr.w	r2, r4, #1
 800b0b4:	605a      	str	r2, [r3, #4]
 800b0b6:	6083      	str	r3, [r0, #8]
 800b0b8:	4b48      	ldr	r3, [pc, #288]	; (800b1dc <_free_r+0x174>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	42a3      	cmp	r3, r4
 800b0be:	d804      	bhi.n	800b0ca <_free_r+0x62>
 800b0c0:	4b47      	ldr	r3, [pc, #284]	; (800b1e0 <_free_r+0x178>)
 800b0c2:	4628      	mov	r0, r5
 800b0c4:	6819      	ldr	r1, [r3, #0]
 800b0c6:	f7ff ff7b 	bl	800afc0 <_malloc_trim_r>
 800b0ca:	4628      	mov	r0, r5
 800b0cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b0d0:	f7fc b9f0 	b.w	80074b4 <__malloc_unlock>
 800b0d4:	f8cc 6004 	str.w	r6, [ip, #4]
 800b0d8:	2a00      	cmp	r2, #0
 800b0da:	d138      	bne.n	800b14e <_free_r+0xe6>
 800b0dc:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800b0e0:	f100 0708 	add.w	r7, r0, #8
 800b0e4:	1a5b      	subs	r3, r3, r1
 800b0e6:	440c      	add	r4, r1
 800b0e8:	6899      	ldr	r1, [r3, #8]
 800b0ea:	42b9      	cmp	r1, r7
 800b0ec:	d031      	beq.n	800b152 <_free_r+0xea>
 800b0ee:	68df      	ldr	r7, [r3, #12]
 800b0f0:	60cf      	str	r7, [r1, #12]
 800b0f2:	60b9      	str	r1, [r7, #8]
 800b0f4:	eb0c 0106 	add.w	r1, ip, r6
 800b0f8:	6849      	ldr	r1, [r1, #4]
 800b0fa:	07c9      	lsls	r1, r1, #31
 800b0fc:	d40b      	bmi.n	800b116 <_free_r+0xae>
 800b0fe:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800b102:	4434      	add	r4, r6
 800b104:	bb3a      	cbnz	r2, 800b156 <_free_r+0xee>
 800b106:	4e37      	ldr	r6, [pc, #220]	; (800b1e4 <_free_r+0x17c>)
 800b108:	42b1      	cmp	r1, r6
 800b10a:	d124      	bne.n	800b156 <_free_r+0xee>
 800b10c:	2201      	movs	r2, #1
 800b10e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b112:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800b116:	f044 0101 	orr.w	r1, r4, #1
 800b11a:	6059      	str	r1, [r3, #4]
 800b11c:	511c      	str	r4, [r3, r4]
 800b11e:	2a00      	cmp	r2, #0
 800b120:	d1d3      	bne.n	800b0ca <_free_r+0x62>
 800b122:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800b126:	d21b      	bcs.n	800b160 <_free_r+0xf8>
 800b128:	0961      	lsrs	r1, r4, #5
 800b12a:	08e2      	lsrs	r2, r4, #3
 800b12c:	2401      	movs	r4, #1
 800b12e:	408c      	lsls	r4, r1
 800b130:	6841      	ldr	r1, [r0, #4]
 800b132:	3201      	adds	r2, #1
 800b134:	430c      	orrs	r4, r1
 800b136:	6044      	str	r4, [r0, #4]
 800b138:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800b13c:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800b140:	3908      	subs	r1, #8
 800b142:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800b146:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800b14a:	60e3      	str	r3, [r4, #12]
 800b14c:	e7bd      	b.n	800b0ca <_free_r+0x62>
 800b14e:	2200      	movs	r2, #0
 800b150:	e7d0      	b.n	800b0f4 <_free_r+0x8c>
 800b152:	2201      	movs	r2, #1
 800b154:	e7ce      	b.n	800b0f4 <_free_r+0x8c>
 800b156:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800b15a:	60ce      	str	r6, [r1, #12]
 800b15c:	60b1      	str	r1, [r6, #8]
 800b15e:	e7da      	b.n	800b116 <_free_r+0xae>
 800b160:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800b164:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800b168:	d214      	bcs.n	800b194 <_free_r+0x12c>
 800b16a:	09a2      	lsrs	r2, r4, #6
 800b16c:	3238      	adds	r2, #56	; 0x38
 800b16e:	1c51      	adds	r1, r2, #1
 800b170:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800b174:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800b178:	428e      	cmp	r6, r1
 800b17a:	d125      	bne.n	800b1c8 <_free_r+0x160>
 800b17c:	2401      	movs	r4, #1
 800b17e:	1092      	asrs	r2, r2, #2
 800b180:	fa04 f202 	lsl.w	r2, r4, r2
 800b184:	6844      	ldr	r4, [r0, #4]
 800b186:	4322      	orrs	r2, r4
 800b188:	6042      	str	r2, [r0, #4]
 800b18a:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800b18e:	60b3      	str	r3, [r6, #8]
 800b190:	60cb      	str	r3, [r1, #12]
 800b192:	e79a      	b.n	800b0ca <_free_r+0x62>
 800b194:	2a14      	cmp	r2, #20
 800b196:	d801      	bhi.n	800b19c <_free_r+0x134>
 800b198:	325b      	adds	r2, #91	; 0x5b
 800b19a:	e7e8      	b.n	800b16e <_free_r+0x106>
 800b19c:	2a54      	cmp	r2, #84	; 0x54
 800b19e:	d802      	bhi.n	800b1a6 <_free_r+0x13e>
 800b1a0:	0b22      	lsrs	r2, r4, #12
 800b1a2:	326e      	adds	r2, #110	; 0x6e
 800b1a4:	e7e3      	b.n	800b16e <_free_r+0x106>
 800b1a6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800b1aa:	d802      	bhi.n	800b1b2 <_free_r+0x14a>
 800b1ac:	0be2      	lsrs	r2, r4, #15
 800b1ae:	3277      	adds	r2, #119	; 0x77
 800b1b0:	e7dd      	b.n	800b16e <_free_r+0x106>
 800b1b2:	f240 5154 	movw	r1, #1364	; 0x554
 800b1b6:	428a      	cmp	r2, r1
 800b1b8:	bf96      	itet	ls
 800b1ba:	0ca2      	lsrls	r2, r4, #18
 800b1bc:	227e      	movhi	r2, #126	; 0x7e
 800b1be:	327c      	addls	r2, #124	; 0x7c
 800b1c0:	e7d5      	b.n	800b16e <_free_r+0x106>
 800b1c2:	6889      	ldr	r1, [r1, #8]
 800b1c4:	428e      	cmp	r6, r1
 800b1c6:	d004      	beq.n	800b1d2 <_free_r+0x16a>
 800b1c8:	684a      	ldr	r2, [r1, #4]
 800b1ca:	f022 0203 	bic.w	r2, r2, #3
 800b1ce:	42a2      	cmp	r2, r4
 800b1d0:	d8f7      	bhi.n	800b1c2 <_free_r+0x15a>
 800b1d2:	68ce      	ldr	r6, [r1, #12]
 800b1d4:	e7d9      	b.n	800b18a <_free_r+0x122>
 800b1d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1d8:	20000458 	.word	0x20000458
 800b1dc:	20000864 	.word	0x20000864
 800b1e0:	200010b8 	.word	0x200010b8
 800b1e4:	20000460 	.word	0x20000460

0800b1e8 <__sfvwrite_r>:
 800b1e8:	6893      	ldr	r3, [r2, #8]
 800b1ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1ee:	4606      	mov	r6, r0
 800b1f0:	460c      	mov	r4, r1
 800b1f2:	4690      	mov	r8, r2
 800b1f4:	b91b      	cbnz	r3, 800b1fe <__sfvwrite_r+0x16>
 800b1f6:	2000      	movs	r0, #0
 800b1f8:	b003      	add	sp, #12
 800b1fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1fe:	898b      	ldrh	r3, [r1, #12]
 800b200:	0718      	lsls	r0, r3, #28
 800b202:	d550      	bpl.n	800b2a6 <__sfvwrite_r+0xbe>
 800b204:	690b      	ldr	r3, [r1, #16]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d04d      	beq.n	800b2a6 <__sfvwrite_r+0xbe>
 800b20a:	89a3      	ldrh	r3, [r4, #12]
 800b20c:	f8d8 7000 	ldr.w	r7, [r8]
 800b210:	f013 0902 	ands.w	r9, r3, #2
 800b214:	d16c      	bne.n	800b2f0 <__sfvwrite_r+0x108>
 800b216:	f013 0301 	ands.w	r3, r3, #1
 800b21a:	f000 809c 	beq.w	800b356 <__sfvwrite_r+0x16e>
 800b21e:	4648      	mov	r0, r9
 800b220:	46ca      	mov	sl, r9
 800b222:	46cb      	mov	fp, r9
 800b224:	f1bb 0f00 	cmp.w	fp, #0
 800b228:	f000 8103 	beq.w	800b432 <__sfvwrite_r+0x24a>
 800b22c:	b950      	cbnz	r0, 800b244 <__sfvwrite_r+0x5c>
 800b22e:	465a      	mov	r2, fp
 800b230:	210a      	movs	r1, #10
 800b232:	4650      	mov	r0, sl
 800b234:	f000 f9b6 	bl	800b5a4 <memchr>
 800b238:	2800      	cmp	r0, #0
 800b23a:	f000 80ff 	beq.w	800b43c <__sfvwrite_r+0x254>
 800b23e:	3001      	adds	r0, #1
 800b240:	eba0 090a 	sub.w	r9, r0, sl
 800b244:	6820      	ldr	r0, [r4, #0]
 800b246:	6921      	ldr	r1, [r4, #16]
 800b248:	45d9      	cmp	r9, fp
 800b24a:	464a      	mov	r2, r9
 800b24c:	bf28      	it	cs
 800b24e:	465a      	movcs	r2, fp
 800b250:	4288      	cmp	r0, r1
 800b252:	6963      	ldr	r3, [r4, #20]
 800b254:	f240 80f5 	bls.w	800b442 <__sfvwrite_r+0x25a>
 800b258:	68a5      	ldr	r5, [r4, #8]
 800b25a:	441d      	add	r5, r3
 800b25c:	42aa      	cmp	r2, r5
 800b25e:	f340 80f0 	ble.w	800b442 <__sfvwrite_r+0x25a>
 800b262:	4651      	mov	r1, sl
 800b264:	462a      	mov	r2, r5
 800b266:	f000 f9b9 	bl	800b5dc <memmove>
 800b26a:	6823      	ldr	r3, [r4, #0]
 800b26c:	4621      	mov	r1, r4
 800b26e:	442b      	add	r3, r5
 800b270:	4630      	mov	r0, r6
 800b272:	6023      	str	r3, [r4, #0]
 800b274:	f7ff fdfc 	bl	800ae70 <_fflush_r>
 800b278:	2800      	cmp	r0, #0
 800b27a:	d167      	bne.n	800b34c <__sfvwrite_r+0x164>
 800b27c:	ebb9 0905 	subs.w	r9, r9, r5
 800b280:	f040 80f7 	bne.w	800b472 <__sfvwrite_r+0x28a>
 800b284:	4621      	mov	r1, r4
 800b286:	4630      	mov	r0, r6
 800b288:	f7ff fdf2 	bl	800ae70 <_fflush_r>
 800b28c:	2800      	cmp	r0, #0
 800b28e:	d15d      	bne.n	800b34c <__sfvwrite_r+0x164>
 800b290:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800b294:	44aa      	add	sl, r5
 800b296:	ebab 0b05 	sub.w	fp, fp, r5
 800b29a:	1b55      	subs	r5, r2, r5
 800b29c:	f8c8 5008 	str.w	r5, [r8, #8]
 800b2a0:	2d00      	cmp	r5, #0
 800b2a2:	d1bf      	bne.n	800b224 <__sfvwrite_r+0x3c>
 800b2a4:	e7a7      	b.n	800b1f6 <__sfvwrite_r+0xe>
 800b2a6:	4621      	mov	r1, r4
 800b2a8:	4630      	mov	r0, r6
 800b2aa:	f7fe fe9f 	bl	8009fec <__swsetup_r>
 800b2ae:	2800      	cmp	r0, #0
 800b2b0:	d0ab      	beq.n	800b20a <__sfvwrite_r+0x22>
 800b2b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b2b6:	e79f      	b.n	800b1f8 <__sfvwrite_r+0x10>
 800b2b8:	e9d7 b900 	ldrd	fp, r9, [r7]
 800b2bc:	3708      	adds	r7, #8
 800b2be:	f1b9 0f00 	cmp.w	r9, #0
 800b2c2:	d0f9      	beq.n	800b2b8 <__sfvwrite_r+0xd0>
 800b2c4:	45d1      	cmp	r9, sl
 800b2c6:	464b      	mov	r3, r9
 800b2c8:	465a      	mov	r2, fp
 800b2ca:	bf28      	it	cs
 800b2cc:	4653      	movcs	r3, sl
 800b2ce:	4630      	mov	r0, r6
 800b2d0:	69e1      	ldr	r1, [r4, #28]
 800b2d2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b2d4:	47a8      	blx	r5
 800b2d6:	2800      	cmp	r0, #0
 800b2d8:	dd38      	ble.n	800b34c <__sfvwrite_r+0x164>
 800b2da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b2de:	4483      	add	fp, r0
 800b2e0:	eba9 0900 	sub.w	r9, r9, r0
 800b2e4:	1a18      	subs	r0, r3, r0
 800b2e6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b2ea:	2800      	cmp	r0, #0
 800b2ec:	d1e7      	bne.n	800b2be <__sfvwrite_r+0xd6>
 800b2ee:	e782      	b.n	800b1f6 <__sfvwrite_r+0xe>
 800b2f0:	f04f 0b00 	mov.w	fp, #0
 800b2f4:	f8df a180 	ldr.w	sl, [pc, #384]	; 800b478 <__sfvwrite_r+0x290>
 800b2f8:	46d9      	mov	r9, fp
 800b2fa:	e7e0      	b.n	800b2be <__sfvwrite_r+0xd6>
 800b2fc:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800b300:	3708      	adds	r7, #8
 800b302:	f1ba 0f00 	cmp.w	sl, #0
 800b306:	d0f9      	beq.n	800b2fc <__sfvwrite_r+0x114>
 800b308:	89a3      	ldrh	r3, [r4, #12]
 800b30a:	68a2      	ldr	r2, [r4, #8]
 800b30c:	0599      	lsls	r1, r3, #22
 800b30e:	6820      	ldr	r0, [r4, #0]
 800b310:	d563      	bpl.n	800b3da <__sfvwrite_r+0x1f2>
 800b312:	4552      	cmp	r2, sl
 800b314:	d836      	bhi.n	800b384 <__sfvwrite_r+0x19c>
 800b316:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800b31a:	d033      	beq.n	800b384 <__sfvwrite_r+0x19c>
 800b31c:	6921      	ldr	r1, [r4, #16]
 800b31e:	6965      	ldr	r5, [r4, #20]
 800b320:	eba0 0b01 	sub.w	fp, r0, r1
 800b324:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b328:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b32c:	f10b 0201 	add.w	r2, fp, #1
 800b330:	106d      	asrs	r5, r5, #1
 800b332:	4452      	add	r2, sl
 800b334:	4295      	cmp	r5, r2
 800b336:	bf38      	it	cc
 800b338:	4615      	movcc	r5, r2
 800b33a:	055b      	lsls	r3, r3, #21
 800b33c:	d53d      	bpl.n	800b3ba <__sfvwrite_r+0x1d2>
 800b33e:	4629      	mov	r1, r5
 800b340:	4630      	mov	r0, r6
 800b342:	f7fb fe67 	bl	8007014 <_malloc_r>
 800b346:	b948      	cbnz	r0, 800b35c <__sfvwrite_r+0x174>
 800b348:	230c      	movs	r3, #12
 800b34a:	6033      	str	r3, [r6, #0]
 800b34c:	89a3      	ldrh	r3, [r4, #12]
 800b34e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b352:	81a3      	strh	r3, [r4, #12]
 800b354:	e7ad      	b.n	800b2b2 <__sfvwrite_r+0xca>
 800b356:	4699      	mov	r9, r3
 800b358:	469a      	mov	sl, r3
 800b35a:	e7d2      	b.n	800b302 <__sfvwrite_r+0x11a>
 800b35c:	465a      	mov	r2, fp
 800b35e:	6921      	ldr	r1, [r4, #16]
 800b360:	9001      	str	r0, [sp, #4]
 800b362:	f000 f92d 	bl	800b5c0 <memcpy>
 800b366:	89a2      	ldrh	r2, [r4, #12]
 800b368:	9b01      	ldr	r3, [sp, #4]
 800b36a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b36e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b372:	81a2      	strh	r2, [r4, #12]
 800b374:	4652      	mov	r2, sl
 800b376:	6123      	str	r3, [r4, #16]
 800b378:	6165      	str	r5, [r4, #20]
 800b37a:	445b      	add	r3, fp
 800b37c:	eba5 050b 	sub.w	r5, r5, fp
 800b380:	6023      	str	r3, [r4, #0]
 800b382:	60a5      	str	r5, [r4, #8]
 800b384:	4552      	cmp	r2, sl
 800b386:	bf28      	it	cs
 800b388:	4652      	movcs	r2, sl
 800b38a:	4655      	mov	r5, sl
 800b38c:	4649      	mov	r1, r9
 800b38e:	6820      	ldr	r0, [r4, #0]
 800b390:	9201      	str	r2, [sp, #4]
 800b392:	f000 f923 	bl	800b5dc <memmove>
 800b396:	68a3      	ldr	r3, [r4, #8]
 800b398:	9a01      	ldr	r2, [sp, #4]
 800b39a:	1a9b      	subs	r3, r3, r2
 800b39c:	60a3      	str	r3, [r4, #8]
 800b39e:	6823      	ldr	r3, [r4, #0]
 800b3a0:	441a      	add	r2, r3
 800b3a2:	6022      	str	r2, [r4, #0]
 800b3a4:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800b3a8:	44a9      	add	r9, r5
 800b3aa:	ebaa 0a05 	sub.w	sl, sl, r5
 800b3ae:	1b45      	subs	r5, r0, r5
 800b3b0:	f8c8 5008 	str.w	r5, [r8, #8]
 800b3b4:	2d00      	cmp	r5, #0
 800b3b6:	d1a4      	bne.n	800b302 <__sfvwrite_r+0x11a>
 800b3b8:	e71d      	b.n	800b1f6 <__sfvwrite_r+0xe>
 800b3ba:	462a      	mov	r2, r5
 800b3bc:	4630      	mov	r0, r6
 800b3be:	f000 fc5b 	bl	800bc78 <_realloc_r>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	2800      	cmp	r0, #0
 800b3c6:	d1d5      	bne.n	800b374 <__sfvwrite_r+0x18c>
 800b3c8:	4630      	mov	r0, r6
 800b3ca:	6921      	ldr	r1, [r4, #16]
 800b3cc:	f7ff fe4c 	bl	800b068 <_free_r>
 800b3d0:	89a3      	ldrh	r3, [r4, #12]
 800b3d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b3d6:	81a3      	strh	r3, [r4, #12]
 800b3d8:	e7b6      	b.n	800b348 <__sfvwrite_r+0x160>
 800b3da:	6923      	ldr	r3, [r4, #16]
 800b3dc:	4283      	cmp	r3, r0
 800b3de:	d302      	bcc.n	800b3e6 <__sfvwrite_r+0x1fe>
 800b3e0:	6961      	ldr	r1, [r4, #20]
 800b3e2:	4551      	cmp	r1, sl
 800b3e4:	d915      	bls.n	800b412 <__sfvwrite_r+0x22a>
 800b3e6:	4552      	cmp	r2, sl
 800b3e8:	bf28      	it	cs
 800b3ea:	4652      	movcs	r2, sl
 800b3ec:	4615      	mov	r5, r2
 800b3ee:	4649      	mov	r1, r9
 800b3f0:	f000 f8f4 	bl	800b5dc <memmove>
 800b3f4:	68a3      	ldr	r3, [r4, #8]
 800b3f6:	6822      	ldr	r2, [r4, #0]
 800b3f8:	1b5b      	subs	r3, r3, r5
 800b3fa:	442a      	add	r2, r5
 800b3fc:	60a3      	str	r3, [r4, #8]
 800b3fe:	6022      	str	r2, [r4, #0]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d1cf      	bne.n	800b3a4 <__sfvwrite_r+0x1bc>
 800b404:	4621      	mov	r1, r4
 800b406:	4630      	mov	r0, r6
 800b408:	f7ff fd32 	bl	800ae70 <_fflush_r>
 800b40c:	2800      	cmp	r0, #0
 800b40e:	d0c9      	beq.n	800b3a4 <__sfvwrite_r+0x1bc>
 800b410:	e79c      	b.n	800b34c <__sfvwrite_r+0x164>
 800b412:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800b416:	459a      	cmp	sl, r3
 800b418:	bf38      	it	cc
 800b41a:	4653      	movcc	r3, sl
 800b41c:	fb93 f3f1 	sdiv	r3, r3, r1
 800b420:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b422:	434b      	muls	r3, r1
 800b424:	464a      	mov	r2, r9
 800b426:	4630      	mov	r0, r6
 800b428:	69e1      	ldr	r1, [r4, #28]
 800b42a:	47a8      	blx	r5
 800b42c:	1e05      	subs	r5, r0, #0
 800b42e:	dcb9      	bgt.n	800b3a4 <__sfvwrite_r+0x1bc>
 800b430:	e78c      	b.n	800b34c <__sfvwrite_r+0x164>
 800b432:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b436:	2000      	movs	r0, #0
 800b438:	3708      	adds	r7, #8
 800b43a:	e6f3      	b.n	800b224 <__sfvwrite_r+0x3c>
 800b43c:	f10b 0901 	add.w	r9, fp, #1
 800b440:	e700      	b.n	800b244 <__sfvwrite_r+0x5c>
 800b442:	4293      	cmp	r3, r2
 800b444:	dc08      	bgt.n	800b458 <__sfvwrite_r+0x270>
 800b446:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b448:	4652      	mov	r2, sl
 800b44a:	4630      	mov	r0, r6
 800b44c:	69e1      	ldr	r1, [r4, #28]
 800b44e:	47a8      	blx	r5
 800b450:	1e05      	subs	r5, r0, #0
 800b452:	f73f af13 	bgt.w	800b27c <__sfvwrite_r+0x94>
 800b456:	e779      	b.n	800b34c <__sfvwrite_r+0x164>
 800b458:	4651      	mov	r1, sl
 800b45a:	9201      	str	r2, [sp, #4]
 800b45c:	f000 f8be 	bl	800b5dc <memmove>
 800b460:	9a01      	ldr	r2, [sp, #4]
 800b462:	68a3      	ldr	r3, [r4, #8]
 800b464:	4615      	mov	r5, r2
 800b466:	1a9b      	subs	r3, r3, r2
 800b468:	60a3      	str	r3, [r4, #8]
 800b46a:	6823      	ldr	r3, [r4, #0]
 800b46c:	4413      	add	r3, r2
 800b46e:	6023      	str	r3, [r4, #0]
 800b470:	e704      	b.n	800b27c <__sfvwrite_r+0x94>
 800b472:	2001      	movs	r0, #1
 800b474:	e70c      	b.n	800b290 <__sfvwrite_r+0xa8>
 800b476:	bf00      	nop
 800b478:	7ffffc00 	.word	0x7ffffc00

0800b47c <_fwalk_reent>:
 800b47c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b480:	4606      	mov	r6, r0
 800b482:	4688      	mov	r8, r1
 800b484:	2700      	movs	r7, #0
 800b486:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800b48a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b48e:	f1b9 0901 	subs.w	r9, r9, #1
 800b492:	d505      	bpl.n	800b4a0 <_fwalk_reent+0x24>
 800b494:	6824      	ldr	r4, [r4, #0]
 800b496:	2c00      	cmp	r4, #0
 800b498:	d1f7      	bne.n	800b48a <_fwalk_reent+0xe>
 800b49a:	4638      	mov	r0, r7
 800b49c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4a0:	89ab      	ldrh	r3, [r5, #12]
 800b4a2:	2b01      	cmp	r3, #1
 800b4a4:	d907      	bls.n	800b4b6 <_fwalk_reent+0x3a>
 800b4a6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b4aa:	3301      	adds	r3, #1
 800b4ac:	d003      	beq.n	800b4b6 <_fwalk_reent+0x3a>
 800b4ae:	4629      	mov	r1, r5
 800b4b0:	4630      	mov	r0, r6
 800b4b2:	47c0      	blx	r8
 800b4b4:	4307      	orrs	r7, r0
 800b4b6:	3568      	adds	r5, #104	; 0x68
 800b4b8:	e7e9      	b.n	800b48e <_fwalk_reent+0x12>
	...

0800b4bc <_localeconv_r>:
 800b4bc:	4800      	ldr	r0, [pc, #0]	; (800b4c0 <_localeconv_r+0x4>)
 800b4be:	4770      	bx	lr
 800b4c0:	2000095c 	.word	0x2000095c

0800b4c4 <__retarget_lock_init_recursive>:
 800b4c4:	4770      	bx	lr

0800b4c6 <__retarget_lock_close_recursive>:
 800b4c6:	4770      	bx	lr

0800b4c8 <__retarget_lock_acquire_recursive>:
 800b4c8:	4770      	bx	lr

0800b4ca <__retarget_lock_release_recursive>:
 800b4ca:	4770      	bx	lr

0800b4cc <__swhatbuf_r>:
 800b4cc:	b570      	push	{r4, r5, r6, lr}
 800b4ce:	460e      	mov	r6, r1
 800b4d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4d4:	4614      	mov	r4, r2
 800b4d6:	2900      	cmp	r1, #0
 800b4d8:	461d      	mov	r5, r3
 800b4da:	b096      	sub	sp, #88	; 0x58
 800b4dc:	da09      	bge.n	800b4f2 <__swhatbuf_r+0x26>
 800b4de:	2200      	movs	r2, #0
 800b4e0:	89b3      	ldrh	r3, [r6, #12]
 800b4e2:	602a      	str	r2, [r5, #0]
 800b4e4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800b4e8:	d116      	bne.n	800b518 <__swhatbuf_r+0x4c>
 800b4ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4ee:	6023      	str	r3, [r4, #0]
 800b4f0:	e015      	b.n	800b51e <__swhatbuf_r+0x52>
 800b4f2:	466a      	mov	r2, sp
 800b4f4:	f001 fce4 	bl	800cec0 <_fstat_r>
 800b4f8:	2800      	cmp	r0, #0
 800b4fa:	dbf0      	blt.n	800b4de <__swhatbuf_r+0x12>
 800b4fc:	9a01      	ldr	r2, [sp, #4]
 800b4fe:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800b502:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b506:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b50a:	425a      	negs	r2, r3
 800b50c:	415a      	adcs	r2, r3
 800b50e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b512:	602a      	str	r2, [r5, #0]
 800b514:	6023      	str	r3, [r4, #0]
 800b516:	e002      	b.n	800b51e <__swhatbuf_r+0x52>
 800b518:	2340      	movs	r3, #64	; 0x40
 800b51a:	4610      	mov	r0, r2
 800b51c:	6023      	str	r3, [r4, #0]
 800b51e:	b016      	add	sp, #88	; 0x58
 800b520:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b524 <__smakebuf_r>:
 800b524:	898b      	ldrh	r3, [r1, #12]
 800b526:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b528:	079d      	lsls	r5, r3, #30
 800b52a:	4606      	mov	r6, r0
 800b52c:	460c      	mov	r4, r1
 800b52e:	d507      	bpl.n	800b540 <__smakebuf_r+0x1c>
 800b530:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800b534:	6023      	str	r3, [r4, #0]
 800b536:	6123      	str	r3, [r4, #16]
 800b538:	2301      	movs	r3, #1
 800b53a:	6163      	str	r3, [r4, #20]
 800b53c:	b002      	add	sp, #8
 800b53e:	bd70      	pop	{r4, r5, r6, pc}
 800b540:	466a      	mov	r2, sp
 800b542:	ab01      	add	r3, sp, #4
 800b544:	f7ff ffc2 	bl	800b4cc <__swhatbuf_r>
 800b548:	9900      	ldr	r1, [sp, #0]
 800b54a:	4605      	mov	r5, r0
 800b54c:	4630      	mov	r0, r6
 800b54e:	f7fb fd61 	bl	8007014 <_malloc_r>
 800b552:	b948      	cbnz	r0, 800b568 <__smakebuf_r+0x44>
 800b554:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b558:	059a      	lsls	r2, r3, #22
 800b55a:	d4ef      	bmi.n	800b53c <__smakebuf_r+0x18>
 800b55c:	f023 0303 	bic.w	r3, r3, #3
 800b560:	f043 0302 	orr.w	r3, r3, #2
 800b564:	81a3      	strh	r3, [r4, #12]
 800b566:	e7e3      	b.n	800b530 <__smakebuf_r+0xc>
 800b568:	4b0d      	ldr	r3, [pc, #52]	; (800b5a0 <__smakebuf_r+0x7c>)
 800b56a:	63f3      	str	r3, [r6, #60]	; 0x3c
 800b56c:	89a3      	ldrh	r3, [r4, #12]
 800b56e:	6020      	str	r0, [r4, #0]
 800b570:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b574:	81a3      	strh	r3, [r4, #12]
 800b576:	9b00      	ldr	r3, [sp, #0]
 800b578:	6120      	str	r0, [r4, #16]
 800b57a:	6163      	str	r3, [r4, #20]
 800b57c:	9b01      	ldr	r3, [sp, #4]
 800b57e:	b15b      	cbz	r3, 800b598 <__smakebuf_r+0x74>
 800b580:	4630      	mov	r0, r6
 800b582:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b586:	f001 fcad 	bl	800cee4 <_isatty_r>
 800b58a:	b128      	cbz	r0, 800b598 <__smakebuf_r+0x74>
 800b58c:	89a3      	ldrh	r3, [r4, #12]
 800b58e:	f023 0303 	bic.w	r3, r3, #3
 800b592:	f043 0301 	orr.w	r3, r3, #1
 800b596:	81a3      	strh	r3, [r4, #12]
 800b598:	89a0      	ldrh	r0, [r4, #12]
 800b59a:	4305      	orrs	r5, r0
 800b59c:	81a5      	strh	r5, [r4, #12]
 800b59e:	e7cd      	b.n	800b53c <__smakebuf_r+0x18>
 800b5a0:	0800af0d 	.word	0x0800af0d

0800b5a4 <memchr>:
 800b5a4:	4603      	mov	r3, r0
 800b5a6:	b510      	push	{r4, lr}
 800b5a8:	b2c9      	uxtb	r1, r1
 800b5aa:	4402      	add	r2, r0
 800b5ac:	4293      	cmp	r3, r2
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	d101      	bne.n	800b5b6 <memchr+0x12>
 800b5b2:	2000      	movs	r0, #0
 800b5b4:	e003      	b.n	800b5be <memchr+0x1a>
 800b5b6:	7804      	ldrb	r4, [r0, #0]
 800b5b8:	3301      	adds	r3, #1
 800b5ba:	428c      	cmp	r4, r1
 800b5bc:	d1f6      	bne.n	800b5ac <memchr+0x8>
 800b5be:	bd10      	pop	{r4, pc}

0800b5c0 <memcpy>:
 800b5c0:	440a      	add	r2, r1
 800b5c2:	4291      	cmp	r1, r2
 800b5c4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800b5c8:	d100      	bne.n	800b5cc <memcpy+0xc>
 800b5ca:	4770      	bx	lr
 800b5cc:	b510      	push	{r4, lr}
 800b5ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b5d2:	4291      	cmp	r1, r2
 800b5d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b5d8:	d1f9      	bne.n	800b5ce <memcpy+0xe>
 800b5da:	bd10      	pop	{r4, pc}

0800b5dc <memmove>:
 800b5dc:	4288      	cmp	r0, r1
 800b5de:	b510      	push	{r4, lr}
 800b5e0:	eb01 0402 	add.w	r4, r1, r2
 800b5e4:	d902      	bls.n	800b5ec <memmove+0x10>
 800b5e6:	4284      	cmp	r4, r0
 800b5e8:	4623      	mov	r3, r4
 800b5ea:	d807      	bhi.n	800b5fc <memmove+0x20>
 800b5ec:	1e43      	subs	r3, r0, #1
 800b5ee:	42a1      	cmp	r1, r4
 800b5f0:	d008      	beq.n	800b604 <memmove+0x28>
 800b5f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b5f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b5fa:	e7f8      	b.n	800b5ee <memmove+0x12>
 800b5fc:	4601      	mov	r1, r0
 800b5fe:	4402      	add	r2, r0
 800b600:	428a      	cmp	r2, r1
 800b602:	d100      	bne.n	800b606 <memmove+0x2a>
 800b604:	bd10      	pop	{r4, pc}
 800b606:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b60a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b60e:	e7f7      	b.n	800b600 <memmove+0x24>

0800b610 <_Balloc>:
 800b610:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800b612:	b570      	push	{r4, r5, r6, lr}
 800b614:	4605      	mov	r5, r0
 800b616:	460c      	mov	r4, r1
 800b618:	b17b      	cbz	r3, 800b63a <_Balloc+0x2a>
 800b61a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800b61c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800b620:	b9a0      	cbnz	r0, 800b64c <_Balloc+0x3c>
 800b622:	2101      	movs	r1, #1
 800b624:	fa01 f604 	lsl.w	r6, r1, r4
 800b628:	1d72      	adds	r2, r6, #5
 800b62a:	4628      	mov	r0, r5
 800b62c:	0092      	lsls	r2, r2, #2
 800b62e:	f001 fb35 	bl	800cc9c <_calloc_r>
 800b632:	b148      	cbz	r0, 800b648 <_Balloc+0x38>
 800b634:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800b638:	e00b      	b.n	800b652 <_Balloc+0x42>
 800b63a:	2221      	movs	r2, #33	; 0x21
 800b63c:	2104      	movs	r1, #4
 800b63e:	f001 fb2d 	bl	800cc9c <_calloc_r>
 800b642:	64e8      	str	r0, [r5, #76]	; 0x4c
 800b644:	2800      	cmp	r0, #0
 800b646:	d1e8      	bne.n	800b61a <_Balloc+0xa>
 800b648:	2000      	movs	r0, #0
 800b64a:	bd70      	pop	{r4, r5, r6, pc}
 800b64c:	6802      	ldr	r2, [r0, #0]
 800b64e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800b652:	2300      	movs	r3, #0
 800b654:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b658:	e7f7      	b.n	800b64a <_Balloc+0x3a>

0800b65a <_Bfree>:
 800b65a:	b131      	cbz	r1, 800b66a <_Bfree+0x10>
 800b65c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800b65e:	684a      	ldr	r2, [r1, #4]
 800b660:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b664:	6008      	str	r0, [r1, #0]
 800b666:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800b66a:	4770      	bx	lr

0800b66c <__multadd>:
 800b66c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b670:	4698      	mov	r8, r3
 800b672:	460c      	mov	r4, r1
 800b674:	2300      	movs	r3, #0
 800b676:	690e      	ldr	r6, [r1, #16]
 800b678:	4607      	mov	r7, r0
 800b67a:	f101 0014 	add.w	r0, r1, #20
 800b67e:	6805      	ldr	r5, [r0, #0]
 800b680:	3301      	adds	r3, #1
 800b682:	b2a9      	uxth	r1, r5
 800b684:	fb02 8101 	mla	r1, r2, r1, r8
 800b688:	0c2d      	lsrs	r5, r5, #16
 800b68a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b68e:	fb02 c505 	mla	r5, r2, r5, ip
 800b692:	b289      	uxth	r1, r1
 800b694:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b698:	429e      	cmp	r6, r3
 800b69a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b69e:	f840 1b04 	str.w	r1, [r0], #4
 800b6a2:	dcec      	bgt.n	800b67e <__multadd+0x12>
 800b6a4:	f1b8 0f00 	cmp.w	r8, #0
 800b6a8:	d022      	beq.n	800b6f0 <__multadd+0x84>
 800b6aa:	68a3      	ldr	r3, [r4, #8]
 800b6ac:	42b3      	cmp	r3, r6
 800b6ae:	dc19      	bgt.n	800b6e4 <__multadd+0x78>
 800b6b0:	6861      	ldr	r1, [r4, #4]
 800b6b2:	4638      	mov	r0, r7
 800b6b4:	3101      	adds	r1, #1
 800b6b6:	f7ff ffab 	bl	800b610 <_Balloc>
 800b6ba:	4605      	mov	r5, r0
 800b6bc:	b928      	cbnz	r0, 800b6ca <__multadd+0x5e>
 800b6be:	4602      	mov	r2, r0
 800b6c0:	21b5      	movs	r1, #181	; 0xb5
 800b6c2:	4b0d      	ldr	r3, [pc, #52]	; (800b6f8 <__multadd+0x8c>)
 800b6c4:	480d      	ldr	r0, [pc, #52]	; (800b6fc <__multadd+0x90>)
 800b6c6:	f001 facb 	bl	800cc60 <__assert_func>
 800b6ca:	6922      	ldr	r2, [r4, #16]
 800b6cc:	f104 010c 	add.w	r1, r4, #12
 800b6d0:	3202      	adds	r2, #2
 800b6d2:	0092      	lsls	r2, r2, #2
 800b6d4:	300c      	adds	r0, #12
 800b6d6:	f7ff ff73 	bl	800b5c0 <memcpy>
 800b6da:	4621      	mov	r1, r4
 800b6dc:	4638      	mov	r0, r7
 800b6de:	f7ff ffbc 	bl	800b65a <_Bfree>
 800b6e2:	462c      	mov	r4, r5
 800b6e4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b6e8:	3601      	adds	r6, #1
 800b6ea:	f8c3 8014 	str.w	r8, [r3, #20]
 800b6ee:	6126      	str	r6, [r4, #16]
 800b6f0:	4620      	mov	r0, r4
 800b6f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6f6:	bf00      	nop
 800b6f8:	0800db35 	.word	0x0800db35
 800b6fc:	0800dba5 	.word	0x0800dba5

0800b700 <__hi0bits>:
 800b700:	0c02      	lsrs	r2, r0, #16
 800b702:	0412      	lsls	r2, r2, #16
 800b704:	4603      	mov	r3, r0
 800b706:	b9ca      	cbnz	r2, 800b73c <__hi0bits+0x3c>
 800b708:	0403      	lsls	r3, r0, #16
 800b70a:	2010      	movs	r0, #16
 800b70c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b710:	bf04      	itt	eq
 800b712:	021b      	lsleq	r3, r3, #8
 800b714:	3008      	addeq	r0, #8
 800b716:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b71a:	bf04      	itt	eq
 800b71c:	011b      	lsleq	r3, r3, #4
 800b71e:	3004      	addeq	r0, #4
 800b720:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b724:	bf04      	itt	eq
 800b726:	009b      	lsleq	r3, r3, #2
 800b728:	3002      	addeq	r0, #2
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	db05      	blt.n	800b73a <__hi0bits+0x3a>
 800b72e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800b732:	f100 0001 	add.w	r0, r0, #1
 800b736:	bf08      	it	eq
 800b738:	2020      	moveq	r0, #32
 800b73a:	4770      	bx	lr
 800b73c:	2000      	movs	r0, #0
 800b73e:	e7e5      	b.n	800b70c <__hi0bits+0xc>

0800b740 <__lo0bits>:
 800b740:	6803      	ldr	r3, [r0, #0]
 800b742:	4602      	mov	r2, r0
 800b744:	f013 0007 	ands.w	r0, r3, #7
 800b748:	d00b      	beq.n	800b762 <__lo0bits+0x22>
 800b74a:	07d9      	lsls	r1, r3, #31
 800b74c:	d422      	bmi.n	800b794 <__lo0bits+0x54>
 800b74e:	0798      	lsls	r0, r3, #30
 800b750:	bf49      	itett	mi
 800b752:	085b      	lsrmi	r3, r3, #1
 800b754:	089b      	lsrpl	r3, r3, #2
 800b756:	2001      	movmi	r0, #1
 800b758:	6013      	strmi	r3, [r2, #0]
 800b75a:	bf5c      	itt	pl
 800b75c:	2002      	movpl	r0, #2
 800b75e:	6013      	strpl	r3, [r2, #0]
 800b760:	4770      	bx	lr
 800b762:	b299      	uxth	r1, r3
 800b764:	b909      	cbnz	r1, 800b76a <__lo0bits+0x2a>
 800b766:	2010      	movs	r0, #16
 800b768:	0c1b      	lsrs	r3, r3, #16
 800b76a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b76e:	bf04      	itt	eq
 800b770:	0a1b      	lsreq	r3, r3, #8
 800b772:	3008      	addeq	r0, #8
 800b774:	0719      	lsls	r1, r3, #28
 800b776:	bf04      	itt	eq
 800b778:	091b      	lsreq	r3, r3, #4
 800b77a:	3004      	addeq	r0, #4
 800b77c:	0799      	lsls	r1, r3, #30
 800b77e:	bf04      	itt	eq
 800b780:	089b      	lsreq	r3, r3, #2
 800b782:	3002      	addeq	r0, #2
 800b784:	07d9      	lsls	r1, r3, #31
 800b786:	d403      	bmi.n	800b790 <__lo0bits+0x50>
 800b788:	085b      	lsrs	r3, r3, #1
 800b78a:	f100 0001 	add.w	r0, r0, #1
 800b78e:	d003      	beq.n	800b798 <__lo0bits+0x58>
 800b790:	6013      	str	r3, [r2, #0]
 800b792:	4770      	bx	lr
 800b794:	2000      	movs	r0, #0
 800b796:	4770      	bx	lr
 800b798:	2020      	movs	r0, #32
 800b79a:	4770      	bx	lr

0800b79c <__i2b>:
 800b79c:	b510      	push	{r4, lr}
 800b79e:	460c      	mov	r4, r1
 800b7a0:	2101      	movs	r1, #1
 800b7a2:	f7ff ff35 	bl	800b610 <_Balloc>
 800b7a6:	4602      	mov	r2, r0
 800b7a8:	b928      	cbnz	r0, 800b7b6 <__i2b+0x1a>
 800b7aa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b7ae:	4b04      	ldr	r3, [pc, #16]	; (800b7c0 <__i2b+0x24>)
 800b7b0:	4804      	ldr	r0, [pc, #16]	; (800b7c4 <__i2b+0x28>)
 800b7b2:	f001 fa55 	bl	800cc60 <__assert_func>
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	6144      	str	r4, [r0, #20]
 800b7ba:	6103      	str	r3, [r0, #16]
 800b7bc:	bd10      	pop	{r4, pc}
 800b7be:	bf00      	nop
 800b7c0:	0800db35 	.word	0x0800db35
 800b7c4:	0800dba5 	.word	0x0800dba5

0800b7c8 <__multiply>:
 800b7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7cc:	4614      	mov	r4, r2
 800b7ce:	690a      	ldr	r2, [r1, #16]
 800b7d0:	6923      	ldr	r3, [r4, #16]
 800b7d2:	460d      	mov	r5, r1
 800b7d4:	429a      	cmp	r2, r3
 800b7d6:	bfbe      	ittt	lt
 800b7d8:	460b      	movlt	r3, r1
 800b7da:	4625      	movlt	r5, r4
 800b7dc:	461c      	movlt	r4, r3
 800b7de:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b7e2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b7e6:	68ab      	ldr	r3, [r5, #8]
 800b7e8:	6869      	ldr	r1, [r5, #4]
 800b7ea:	eb0a 0709 	add.w	r7, sl, r9
 800b7ee:	42bb      	cmp	r3, r7
 800b7f0:	b085      	sub	sp, #20
 800b7f2:	bfb8      	it	lt
 800b7f4:	3101      	addlt	r1, #1
 800b7f6:	f7ff ff0b 	bl	800b610 <_Balloc>
 800b7fa:	b930      	cbnz	r0, 800b80a <__multiply+0x42>
 800b7fc:	4602      	mov	r2, r0
 800b7fe:	f240 115d 	movw	r1, #349	; 0x15d
 800b802:	4b41      	ldr	r3, [pc, #260]	; (800b908 <__multiply+0x140>)
 800b804:	4841      	ldr	r0, [pc, #260]	; (800b90c <__multiply+0x144>)
 800b806:	f001 fa2b 	bl	800cc60 <__assert_func>
 800b80a:	f100 0614 	add.w	r6, r0, #20
 800b80e:	4633      	mov	r3, r6
 800b810:	2200      	movs	r2, #0
 800b812:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b816:	4543      	cmp	r3, r8
 800b818:	d31e      	bcc.n	800b858 <__multiply+0x90>
 800b81a:	f105 0c14 	add.w	ip, r5, #20
 800b81e:	f104 0314 	add.w	r3, r4, #20
 800b822:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b826:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b82a:	9202      	str	r2, [sp, #8]
 800b82c:	ebac 0205 	sub.w	r2, ip, r5
 800b830:	3a15      	subs	r2, #21
 800b832:	f022 0203 	bic.w	r2, r2, #3
 800b836:	3204      	adds	r2, #4
 800b838:	f105 0115 	add.w	r1, r5, #21
 800b83c:	458c      	cmp	ip, r1
 800b83e:	bf38      	it	cc
 800b840:	2204      	movcc	r2, #4
 800b842:	9201      	str	r2, [sp, #4]
 800b844:	9a02      	ldr	r2, [sp, #8]
 800b846:	9303      	str	r3, [sp, #12]
 800b848:	429a      	cmp	r2, r3
 800b84a:	d808      	bhi.n	800b85e <__multiply+0x96>
 800b84c:	2f00      	cmp	r7, #0
 800b84e:	dc55      	bgt.n	800b8fc <__multiply+0x134>
 800b850:	6107      	str	r7, [r0, #16]
 800b852:	b005      	add	sp, #20
 800b854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b858:	f843 2b04 	str.w	r2, [r3], #4
 800b85c:	e7db      	b.n	800b816 <__multiply+0x4e>
 800b85e:	f8b3 a000 	ldrh.w	sl, [r3]
 800b862:	f1ba 0f00 	cmp.w	sl, #0
 800b866:	d020      	beq.n	800b8aa <__multiply+0xe2>
 800b868:	46b1      	mov	r9, r6
 800b86a:	2200      	movs	r2, #0
 800b86c:	f105 0e14 	add.w	lr, r5, #20
 800b870:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b874:	f8d9 b000 	ldr.w	fp, [r9]
 800b878:	b2a1      	uxth	r1, r4
 800b87a:	fa1f fb8b 	uxth.w	fp, fp
 800b87e:	fb0a b101 	mla	r1, sl, r1, fp
 800b882:	4411      	add	r1, r2
 800b884:	f8d9 2000 	ldr.w	r2, [r9]
 800b888:	0c24      	lsrs	r4, r4, #16
 800b88a:	0c12      	lsrs	r2, r2, #16
 800b88c:	fb0a 2404 	mla	r4, sl, r4, r2
 800b890:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b894:	b289      	uxth	r1, r1
 800b896:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b89a:	45f4      	cmp	ip, lr
 800b89c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b8a0:	f849 1b04 	str.w	r1, [r9], #4
 800b8a4:	d8e4      	bhi.n	800b870 <__multiply+0xa8>
 800b8a6:	9901      	ldr	r1, [sp, #4]
 800b8a8:	5072      	str	r2, [r6, r1]
 800b8aa:	9a03      	ldr	r2, [sp, #12]
 800b8ac:	3304      	adds	r3, #4
 800b8ae:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b8b2:	f1b9 0f00 	cmp.w	r9, #0
 800b8b6:	d01f      	beq.n	800b8f8 <__multiply+0x130>
 800b8b8:	46b6      	mov	lr, r6
 800b8ba:	f04f 0a00 	mov.w	sl, #0
 800b8be:	6834      	ldr	r4, [r6, #0]
 800b8c0:	f105 0114 	add.w	r1, r5, #20
 800b8c4:	880a      	ldrh	r2, [r1, #0]
 800b8c6:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b8ca:	b2a4      	uxth	r4, r4
 800b8cc:	fb09 b202 	mla	r2, r9, r2, fp
 800b8d0:	4492      	add	sl, r2
 800b8d2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b8d6:	f84e 4b04 	str.w	r4, [lr], #4
 800b8da:	f851 4b04 	ldr.w	r4, [r1], #4
 800b8de:	f8be 2000 	ldrh.w	r2, [lr]
 800b8e2:	0c24      	lsrs	r4, r4, #16
 800b8e4:	fb09 2404 	mla	r4, r9, r4, r2
 800b8e8:	458c      	cmp	ip, r1
 800b8ea:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b8ee:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b8f2:	d8e7      	bhi.n	800b8c4 <__multiply+0xfc>
 800b8f4:	9a01      	ldr	r2, [sp, #4]
 800b8f6:	50b4      	str	r4, [r6, r2]
 800b8f8:	3604      	adds	r6, #4
 800b8fa:	e7a3      	b.n	800b844 <__multiply+0x7c>
 800b8fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b900:	2b00      	cmp	r3, #0
 800b902:	d1a5      	bne.n	800b850 <__multiply+0x88>
 800b904:	3f01      	subs	r7, #1
 800b906:	e7a1      	b.n	800b84c <__multiply+0x84>
 800b908:	0800db35 	.word	0x0800db35
 800b90c:	0800dba5 	.word	0x0800dba5

0800b910 <__pow5mult>:
 800b910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b914:	4615      	mov	r5, r2
 800b916:	f012 0203 	ands.w	r2, r2, #3
 800b91a:	4606      	mov	r6, r0
 800b91c:	460f      	mov	r7, r1
 800b91e:	d007      	beq.n	800b930 <__pow5mult+0x20>
 800b920:	4c1a      	ldr	r4, [pc, #104]	; (800b98c <__pow5mult+0x7c>)
 800b922:	3a01      	subs	r2, #1
 800b924:	2300      	movs	r3, #0
 800b926:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b92a:	f7ff fe9f 	bl	800b66c <__multadd>
 800b92e:	4607      	mov	r7, r0
 800b930:	10ad      	asrs	r5, r5, #2
 800b932:	d027      	beq.n	800b984 <__pow5mult+0x74>
 800b934:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800b936:	b944      	cbnz	r4, 800b94a <__pow5mult+0x3a>
 800b938:	f240 2171 	movw	r1, #625	; 0x271
 800b93c:	4630      	mov	r0, r6
 800b93e:	f7ff ff2d 	bl	800b79c <__i2b>
 800b942:	2300      	movs	r3, #0
 800b944:	4604      	mov	r4, r0
 800b946:	64b0      	str	r0, [r6, #72]	; 0x48
 800b948:	6003      	str	r3, [r0, #0]
 800b94a:	f04f 0900 	mov.w	r9, #0
 800b94e:	07eb      	lsls	r3, r5, #31
 800b950:	d50a      	bpl.n	800b968 <__pow5mult+0x58>
 800b952:	4639      	mov	r1, r7
 800b954:	4622      	mov	r2, r4
 800b956:	4630      	mov	r0, r6
 800b958:	f7ff ff36 	bl	800b7c8 <__multiply>
 800b95c:	4680      	mov	r8, r0
 800b95e:	4639      	mov	r1, r7
 800b960:	4630      	mov	r0, r6
 800b962:	f7ff fe7a 	bl	800b65a <_Bfree>
 800b966:	4647      	mov	r7, r8
 800b968:	106d      	asrs	r5, r5, #1
 800b96a:	d00b      	beq.n	800b984 <__pow5mult+0x74>
 800b96c:	6820      	ldr	r0, [r4, #0]
 800b96e:	b938      	cbnz	r0, 800b980 <__pow5mult+0x70>
 800b970:	4622      	mov	r2, r4
 800b972:	4621      	mov	r1, r4
 800b974:	4630      	mov	r0, r6
 800b976:	f7ff ff27 	bl	800b7c8 <__multiply>
 800b97a:	6020      	str	r0, [r4, #0]
 800b97c:	f8c0 9000 	str.w	r9, [r0]
 800b980:	4604      	mov	r4, r0
 800b982:	e7e4      	b.n	800b94e <__pow5mult+0x3e>
 800b984:	4638      	mov	r0, r7
 800b986:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b98a:	bf00      	nop
 800b98c:	0800dcf8 	.word	0x0800dcf8

0800b990 <__lshift>:
 800b990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b994:	460c      	mov	r4, r1
 800b996:	4607      	mov	r7, r0
 800b998:	4691      	mov	r9, r2
 800b99a:	6923      	ldr	r3, [r4, #16]
 800b99c:	6849      	ldr	r1, [r1, #4]
 800b99e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b9a2:	68a3      	ldr	r3, [r4, #8]
 800b9a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b9a8:	f108 0601 	add.w	r6, r8, #1
 800b9ac:	42b3      	cmp	r3, r6
 800b9ae:	db0b      	blt.n	800b9c8 <__lshift+0x38>
 800b9b0:	4638      	mov	r0, r7
 800b9b2:	f7ff fe2d 	bl	800b610 <_Balloc>
 800b9b6:	4605      	mov	r5, r0
 800b9b8:	b948      	cbnz	r0, 800b9ce <__lshift+0x3e>
 800b9ba:	4602      	mov	r2, r0
 800b9bc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b9c0:	4b27      	ldr	r3, [pc, #156]	; (800ba60 <__lshift+0xd0>)
 800b9c2:	4828      	ldr	r0, [pc, #160]	; (800ba64 <__lshift+0xd4>)
 800b9c4:	f001 f94c 	bl	800cc60 <__assert_func>
 800b9c8:	3101      	adds	r1, #1
 800b9ca:	005b      	lsls	r3, r3, #1
 800b9cc:	e7ee      	b.n	800b9ac <__lshift+0x1c>
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	f100 0114 	add.w	r1, r0, #20
 800b9d4:	f100 0210 	add.w	r2, r0, #16
 800b9d8:	4618      	mov	r0, r3
 800b9da:	4553      	cmp	r3, sl
 800b9dc:	db33      	blt.n	800ba46 <__lshift+0xb6>
 800b9de:	6920      	ldr	r0, [r4, #16]
 800b9e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b9e4:	f104 0314 	add.w	r3, r4, #20
 800b9e8:	f019 091f 	ands.w	r9, r9, #31
 800b9ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b9f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b9f4:	d02b      	beq.n	800ba4e <__lshift+0xbe>
 800b9f6:	468a      	mov	sl, r1
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	f1c9 0e20 	rsb	lr, r9, #32
 800b9fe:	6818      	ldr	r0, [r3, #0]
 800ba00:	fa00 f009 	lsl.w	r0, r0, r9
 800ba04:	4302      	orrs	r2, r0
 800ba06:	f84a 2b04 	str.w	r2, [sl], #4
 800ba0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba0e:	459c      	cmp	ip, r3
 800ba10:	fa22 f20e 	lsr.w	r2, r2, lr
 800ba14:	d8f3      	bhi.n	800b9fe <__lshift+0x6e>
 800ba16:	ebac 0304 	sub.w	r3, ip, r4
 800ba1a:	3b15      	subs	r3, #21
 800ba1c:	f023 0303 	bic.w	r3, r3, #3
 800ba20:	3304      	adds	r3, #4
 800ba22:	f104 0015 	add.w	r0, r4, #21
 800ba26:	4584      	cmp	ip, r0
 800ba28:	bf38      	it	cc
 800ba2a:	2304      	movcc	r3, #4
 800ba2c:	50ca      	str	r2, [r1, r3]
 800ba2e:	b10a      	cbz	r2, 800ba34 <__lshift+0xa4>
 800ba30:	f108 0602 	add.w	r6, r8, #2
 800ba34:	3e01      	subs	r6, #1
 800ba36:	4638      	mov	r0, r7
 800ba38:	4621      	mov	r1, r4
 800ba3a:	612e      	str	r6, [r5, #16]
 800ba3c:	f7ff fe0d 	bl	800b65a <_Bfree>
 800ba40:	4628      	mov	r0, r5
 800ba42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba46:	f842 0f04 	str.w	r0, [r2, #4]!
 800ba4a:	3301      	adds	r3, #1
 800ba4c:	e7c5      	b.n	800b9da <__lshift+0x4a>
 800ba4e:	3904      	subs	r1, #4
 800ba50:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba54:	459c      	cmp	ip, r3
 800ba56:	f841 2f04 	str.w	r2, [r1, #4]!
 800ba5a:	d8f9      	bhi.n	800ba50 <__lshift+0xc0>
 800ba5c:	e7ea      	b.n	800ba34 <__lshift+0xa4>
 800ba5e:	bf00      	nop
 800ba60:	0800db35 	.word	0x0800db35
 800ba64:	0800dba5 	.word	0x0800dba5

0800ba68 <__mcmp>:
 800ba68:	4603      	mov	r3, r0
 800ba6a:	690a      	ldr	r2, [r1, #16]
 800ba6c:	6900      	ldr	r0, [r0, #16]
 800ba6e:	b530      	push	{r4, r5, lr}
 800ba70:	1a80      	subs	r0, r0, r2
 800ba72:	d10d      	bne.n	800ba90 <__mcmp+0x28>
 800ba74:	3314      	adds	r3, #20
 800ba76:	3114      	adds	r1, #20
 800ba78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ba7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ba80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ba84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ba88:	4295      	cmp	r5, r2
 800ba8a:	d002      	beq.n	800ba92 <__mcmp+0x2a>
 800ba8c:	d304      	bcc.n	800ba98 <__mcmp+0x30>
 800ba8e:	2001      	movs	r0, #1
 800ba90:	bd30      	pop	{r4, r5, pc}
 800ba92:	42a3      	cmp	r3, r4
 800ba94:	d3f4      	bcc.n	800ba80 <__mcmp+0x18>
 800ba96:	e7fb      	b.n	800ba90 <__mcmp+0x28>
 800ba98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ba9c:	e7f8      	b.n	800ba90 <__mcmp+0x28>
	...

0800baa0 <__mdiff>:
 800baa0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baa4:	460c      	mov	r4, r1
 800baa6:	4606      	mov	r6, r0
 800baa8:	4611      	mov	r1, r2
 800baaa:	4620      	mov	r0, r4
 800baac:	4692      	mov	sl, r2
 800baae:	f7ff ffdb 	bl	800ba68 <__mcmp>
 800bab2:	1e05      	subs	r5, r0, #0
 800bab4:	d111      	bne.n	800bada <__mdiff+0x3a>
 800bab6:	4629      	mov	r1, r5
 800bab8:	4630      	mov	r0, r6
 800baba:	f7ff fda9 	bl	800b610 <_Balloc>
 800babe:	4602      	mov	r2, r0
 800bac0:	b928      	cbnz	r0, 800bace <__mdiff+0x2e>
 800bac2:	f240 2132 	movw	r1, #562	; 0x232
 800bac6:	4b3c      	ldr	r3, [pc, #240]	; (800bbb8 <__mdiff+0x118>)
 800bac8:	483c      	ldr	r0, [pc, #240]	; (800bbbc <__mdiff+0x11c>)
 800baca:	f001 f8c9 	bl	800cc60 <__assert_func>
 800bace:	2301      	movs	r3, #1
 800bad0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bad4:	4610      	mov	r0, r2
 800bad6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bada:	bfa4      	itt	ge
 800badc:	4653      	movge	r3, sl
 800bade:	46a2      	movge	sl, r4
 800bae0:	4630      	mov	r0, r6
 800bae2:	f8da 1004 	ldr.w	r1, [sl, #4]
 800bae6:	bfa6      	itte	ge
 800bae8:	461c      	movge	r4, r3
 800baea:	2500      	movge	r5, #0
 800baec:	2501      	movlt	r5, #1
 800baee:	f7ff fd8f 	bl	800b610 <_Balloc>
 800baf2:	4602      	mov	r2, r0
 800baf4:	b918      	cbnz	r0, 800bafe <__mdiff+0x5e>
 800baf6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bafa:	4b2f      	ldr	r3, [pc, #188]	; (800bbb8 <__mdiff+0x118>)
 800bafc:	e7e4      	b.n	800bac8 <__mdiff+0x28>
 800bafe:	f100 0814 	add.w	r8, r0, #20
 800bb02:	f8da 7010 	ldr.w	r7, [sl, #16]
 800bb06:	60c5      	str	r5, [r0, #12]
 800bb08:	f04f 0c00 	mov.w	ip, #0
 800bb0c:	f10a 0514 	add.w	r5, sl, #20
 800bb10:	f10a 0010 	add.w	r0, sl, #16
 800bb14:	46c2      	mov	sl, r8
 800bb16:	6926      	ldr	r6, [r4, #16]
 800bb18:	f104 0914 	add.w	r9, r4, #20
 800bb1c:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800bb20:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bb24:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800bb28:	f859 3b04 	ldr.w	r3, [r9], #4
 800bb2c:	fa1f f18b 	uxth.w	r1, fp
 800bb30:	4461      	add	r1, ip
 800bb32:	fa1f fc83 	uxth.w	ip, r3
 800bb36:	0c1b      	lsrs	r3, r3, #16
 800bb38:	eba1 010c 	sub.w	r1, r1, ip
 800bb3c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bb40:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800bb44:	b289      	uxth	r1, r1
 800bb46:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800bb4a:	454e      	cmp	r6, r9
 800bb4c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800bb50:	f84a 3b04 	str.w	r3, [sl], #4
 800bb54:	d8e6      	bhi.n	800bb24 <__mdiff+0x84>
 800bb56:	1b33      	subs	r3, r6, r4
 800bb58:	3b15      	subs	r3, #21
 800bb5a:	f023 0303 	bic.w	r3, r3, #3
 800bb5e:	3415      	adds	r4, #21
 800bb60:	3304      	adds	r3, #4
 800bb62:	42a6      	cmp	r6, r4
 800bb64:	bf38      	it	cc
 800bb66:	2304      	movcc	r3, #4
 800bb68:	441d      	add	r5, r3
 800bb6a:	4443      	add	r3, r8
 800bb6c:	461e      	mov	r6, r3
 800bb6e:	462c      	mov	r4, r5
 800bb70:	4574      	cmp	r4, lr
 800bb72:	d30e      	bcc.n	800bb92 <__mdiff+0xf2>
 800bb74:	f10e 0103 	add.w	r1, lr, #3
 800bb78:	1b49      	subs	r1, r1, r5
 800bb7a:	f021 0103 	bic.w	r1, r1, #3
 800bb7e:	3d03      	subs	r5, #3
 800bb80:	45ae      	cmp	lr, r5
 800bb82:	bf38      	it	cc
 800bb84:	2100      	movcc	r1, #0
 800bb86:	4419      	add	r1, r3
 800bb88:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800bb8c:	b18b      	cbz	r3, 800bbb2 <__mdiff+0x112>
 800bb8e:	6117      	str	r7, [r2, #16]
 800bb90:	e7a0      	b.n	800bad4 <__mdiff+0x34>
 800bb92:	f854 8b04 	ldr.w	r8, [r4], #4
 800bb96:	fa1f f188 	uxth.w	r1, r8
 800bb9a:	4461      	add	r1, ip
 800bb9c:	1408      	asrs	r0, r1, #16
 800bb9e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800bba2:	b289      	uxth	r1, r1
 800bba4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bba8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bbac:	f846 1b04 	str.w	r1, [r6], #4
 800bbb0:	e7de      	b.n	800bb70 <__mdiff+0xd0>
 800bbb2:	3f01      	subs	r7, #1
 800bbb4:	e7e8      	b.n	800bb88 <__mdiff+0xe8>
 800bbb6:	bf00      	nop
 800bbb8:	0800db35 	.word	0x0800db35
 800bbbc:	0800dba5 	.word	0x0800dba5

0800bbc0 <__d2b>:
 800bbc0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800bbc4:	2101      	movs	r1, #1
 800bbc6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800bbca:	4690      	mov	r8, r2
 800bbcc:	461d      	mov	r5, r3
 800bbce:	f7ff fd1f 	bl	800b610 <_Balloc>
 800bbd2:	4604      	mov	r4, r0
 800bbd4:	b930      	cbnz	r0, 800bbe4 <__d2b+0x24>
 800bbd6:	4602      	mov	r2, r0
 800bbd8:	f240 310a 	movw	r1, #778	; 0x30a
 800bbdc:	4b24      	ldr	r3, [pc, #144]	; (800bc70 <__d2b+0xb0>)
 800bbde:	4825      	ldr	r0, [pc, #148]	; (800bc74 <__d2b+0xb4>)
 800bbe0:	f001 f83e 	bl	800cc60 <__assert_func>
 800bbe4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800bbe8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800bbec:	bb2d      	cbnz	r5, 800bc3a <__d2b+0x7a>
 800bbee:	9301      	str	r3, [sp, #4]
 800bbf0:	f1b8 0300 	subs.w	r3, r8, #0
 800bbf4:	d026      	beq.n	800bc44 <__d2b+0x84>
 800bbf6:	4668      	mov	r0, sp
 800bbf8:	9300      	str	r3, [sp, #0]
 800bbfa:	f7ff fda1 	bl	800b740 <__lo0bits>
 800bbfe:	9900      	ldr	r1, [sp, #0]
 800bc00:	b1f0      	cbz	r0, 800bc40 <__d2b+0x80>
 800bc02:	9a01      	ldr	r2, [sp, #4]
 800bc04:	f1c0 0320 	rsb	r3, r0, #32
 800bc08:	fa02 f303 	lsl.w	r3, r2, r3
 800bc0c:	430b      	orrs	r3, r1
 800bc0e:	40c2      	lsrs	r2, r0
 800bc10:	6163      	str	r3, [r4, #20]
 800bc12:	9201      	str	r2, [sp, #4]
 800bc14:	9b01      	ldr	r3, [sp, #4]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	bf14      	ite	ne
 800bc1a:	2102      	movne	r1, #2
 800bc1c:	2101      	moveq	r1, #1
 800bc1e:	61a3      	str	r3, [r4, #24]
 800bc20:	6121      	str	r1, [r4, #16]
 800bc22:	b1c5      	cbz	r5, 800bc56 <__d2b+0x96>
 800bc24:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bc28:	4405      	add	r5, r0
 800bc2a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bc2e:	603d      	str	r5, [r7, #0]
 800bc30:	6030      	str	r0, [r6, #0]
 800bc32:	4620      	mov	r0, r4
 800bc34:	b002      	add	sp, #8
 800bc36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc3a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bc3e:	e7d6      	b.n	800bbee <__d2b+0x2e>
 800bc40:	6161      	str	r1, [r4, #20]
 800bc42:	e7e7      	b.n	800bc14 <__d2b+0x54>
 800bc44:	a801      	add	r0, sp, #4
 800bc46:	f7ff fd7b 	bl	800b740 <__lo0bits>
 800bc4a:	2101      	movs	r1, #1
 800bc4c:	9b01      	ldr	r3, [sp, #4]
 800bc4e:	6121      	str	r1, [r4, #16]
 800bc50:	6163      	str	r3, [r4, #20]
 800bc52:	3020      	adds	r0, #32
 800bc54:	e7e5      	b.n	800bc22 <__d2b+0x62>
 800bc56:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800bc5a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bc5e:	6038      	str	r0, [r7, #0]
 800bc60:	6918      	ldr	r0, [r3, #16]
 800bc62:	f7ff fd4d 	bl	800b700 <__hi0bits>
 800bc66:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800bc6a:	6031      	str	r1, [r6, #0]
 800bc6c:	e7e1      	b.n	800bc32 <__d2b+0x72>
 800bc6e:	bf00      	nop
 800bc70:	0800db35 	.word	0x0800db35
 800bc74:	0800dba5 	.word	0x0800dba5

0800bc78 <_realloc_r>:
 800bc78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc7c:	460c      	mov	r4, r1
 800bc7e:	4681      	mov	r9, r0
 800bc80:	4611      	mov	r1, r2
 800bc82:	b924      	cbnz	r4, 800bc8e <_realloc_r+0x16>
 800bc84:	b003      	add	sp, #12
 800bc86:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc8a:	f7fb b9c3 	b.w	8007014 <_malloc_r>
 800bc8e:	9201      	str	r2, [sp, #4]
 800bc90:	f7fb fc0a 	bl	80074a8 <__malloc_lock>
 800bc94:	9901      	ldr	r1, [sp, #4]
 800bc96:	f101 080b 	add.w	r8, r1, #11
 800bc9a:	f1b8 0f16 	cmp.w	r8, #22
 800bc9e:	d90b      	bls.n	800bcb8 <_realloc_r+0x40>
 800bca0:	f038 0807 	bics.w	r8, r8, #7
 800bca4:	d50a      	bpl.n	800bcbc <_realloc_r+0x44>
 800bca6:	230c      	movs	r3, #12
 800bca8:	f04f 0b00 	mov.w	fp, #0
 800bcac:	f8c9 3000 	str.w	r3, [r9]
 800bcb0:	4658      	mov	r0, fp
 800bcb2:	b003      	add	sp, #12
 800bcb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcb8:	f04f 0810 	mov.w	r8, #16
 800bcbc:	4588      	cmp	r8, r1
 800bcbe:	d3f2      	bcc.n	800bca6 <_realloc_r+0x2e>
 800bcc0:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800bcc4:	f1a4 0a08 	sub.w	sl, r4, #8
 800bcc8:	f025 0603 	bic.w	r6, r5, #3
 800bccc:	45b0      	cmp	r8, r6
 800bcce:	f340 8173 	ble.w	800bfb8 <_realloc_r+0x340>
 800bcd2:	48aa      	ldr	r0, [pc, #680]	; (800bf7c <_realloc_r+0x304>)
 800bcd4:	eb0a 0306 	add.w	r3, sl, r6
 800bcd8:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800bcdc:	685a      	ldr	r2, [r3, #4]
 800bcde:	459c      	cmp	ip, r3
 800bce0:	9001      	str	r0, [sp, #4]
 800bce2:	d005      	beq.n	800bcf0 <_realloc_r+0x78>
 800bce4:	f022 0001 	bic.w	r0, r2, #1
 800bce8:	4418      	add	r0, r3
 800bcea:	6840      	ldr	r0, [r0, #4]
 800bcec:	07c7      	lsls	r7, r0, #31
 800bcee:	d427      	bmi.n	800bd40 <_realloc_r+0xc8>
 800bcf0:	f022 0203 	bic.w	r2, r2, #3
 800bcf4:	459c      	cmp	ip, r3
 800bcf6:	eb06 0702 	add.w	r7, r6, r2
 800bcfa:	d119      	bne.n	800bd30 <_realloc_r+0xb8>
 800bcfc:	f108 0010 	add.w	r0, r8, #16
 800bd00:	42b8      	cmp	r0, r7
 800bd02:	dc1f      	bgt.n	800bd44 <_realloc_r+0xcc>
 800bd04:	9a01      	ldr	r2, [sp, #4]
 800bd06:	eba7 0708 	sub.w	r7, r7, r8
 800bd0a:	eb0a 0308 	add.w	r3, sl, r8
 800bd0e:	f047 0701 	orr.w	r7, r7, #1
 800bd12:	6093      	str	r3, [r2, #8]
 800bd14:	605f      	str	r7, [r3, #4]
 800bd16:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800bd1a:	4648      	mov	r0, r9
 800bd1c:	f003 0301 	and.w	r3, r3, #1
 800bd20:	ea43 0308 	orr.w	r3, r3, r8
 800bd24:	f844 3c04 	str.w	r3, [r4, #-4]
 800bd28:	f7fb fbc4 	bl	80074b4 <__malloc_unlock>
 800bd2c:	46a3      	mov	fp, r4
 800bd2e:	e7bf      	b.n	800bcb0 <_realloc_r+0x38>
 800bd30:	45b8      	cmp	r8, r7
 800bd32:	dc07      	bgt.n	800bd44 <_realloc_r+0xcc>
 800bd34:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800bd38:	60da      	str	r2, [r3, #12]
 800bd3a:	6093      	str	r3, [r2, #8]
 800bd3c:	4655      	mov	r5, sl
 800bd3e:	e080      	b.n	800be42 <_realloc_r+0x1ca>
 800bd40:	2200      	movs	r2, #0
 800bd42:	4613      	mov	r3, r2
 800bd44:	07e8      	lsls	r0, r5, #31
 800bd46:	f100 80e8 	bmi.w	800bf1a <_realloc_r+0x2a2>
 800bd4a:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800bd4e:	ebaa 0505 	sub.w	r5, sl, r5
 800bd52:	6868      	ldr	r0, [r5, #4]
 800bd54:	f020 0003 	bic.w	r0, r0, #3
 800bd58:	eb00 0b06 	add.w	fp, r0, r6
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	f000 80a7 	beq.w	800beb0 <_realloc_r+0x238>
 800bd62:	459c      	cmp	ip, r3
 800bd64:	eb02 070b 	add.w	r7, r2, fp
 800bd68:	d14b      	bne.n	800be02 <_realloc_r+0x18a>
 800bd6a:	f108 0310 	add.w	r3, r8, #16
 800bd6e:	42bb      	cmp	r3, r7
 800bd70:	f300 809e 	bgt.w	800beb0 <_realloc_r+0x238>
 800bd74:	46ab      	mov	fp, r5
 800bd76:	68eb      	ldr	r3, [r5, #12]
 800bd78:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800bd7c:	60d3      	str	r3, [r2, #12]
 800bd7e:	609a      	str	r2, [r3, #8]
 800bd80:	1f32      	subs	r2, r6, #4
 800bd82:	2a24      	cmp	r2, #36	; 0x24
 800bd84:	d838      	bhi.n	800bdf8 <_realloc_r+0x180>
 800bd86:	2a13      	cmp	r2, #19
 800bd88:	d934      	bls.n	800bdf4 <_realloc_r+0x17c>
 800bd8a:	6823      	ldr	r3, [r4, #0]
 800bd8c:	2a1b      	cmp	r2, #27
 800bd8e:	60ab      	str	r3, [r5, #8]
 800bd90:	6863      	ldr	r3, [r4, #4]
 800bd92:	60eb      	str	r3, [r5, #12]
 800bd94:	d81b      	bhi.n	800bdce <_realloc_r+0x156>
 800bd96:	3408      	adds	r4, #8
 800bd98:	f105 0310 	add.w	r3, r5, #16
 800bd9c:	6822      	ldr	r2, [r4, #0]
 800bd9e:	601a      	str	r2, [r3, #0]
 800bda0:	6862      	ldr	r2, [r4, #4]
 800bda2:	605a      	str	r2, [r3, #4]
 800bda4:	68a2      	ldr	r2, [r4, #8]
 800bda6:	609a      	str	r2, [r3, #8]
 800bda8:	9a01      	ldr	r2, [sp, #4]
 800bdaa:	eba7 0708 	sub.w	r7, r7, r8
 800bdae:	eb05 0308 	add.w	r3, r5, r8
 800bdb2:	f047 0701 	orr.w	r7, r7, #1
 800bdb6:	6093      	str	r3, [r2, #8]
 800bdb8:	605f      	str	r7, [r3, #4]
 800bdba:	686b      	ldr	r3, [r5, #4]
 800bdbc:	f003 0301 	and.w	r3, r3, #1
 800bdc0:	ea43 0308 	orr.w	r3, r3, r8
 800bdc4:	606b      	str	r3, [r5, #4]
 800bdc6:	4648      	mov	r0, r9
 800bdc8:	f7fb fb74 	bl	80074b4 <__malloc_unlock>
 800bdcc:	e770      	b.n	800bcb0 <_realloc_r+0x38>
 800bdce:	68a3      	ldr	r3, [r4, #8]
 800bdd0:	2a24      	cmp	r2, #36	; 0x24
 800bdd2:	612b      	str	r3, [r5, #16]
 800bdd4:	68e3      	ldr	r3, [r4, #12]
 800bdd6:	bf18      	it	ne
 800bdd8:	3410      	addne	r4, #16
 800bdda:	616b      	str	r3, [r5, #20]
 800bddc:	bf09      	itett	eq
 800bdde:	6923      	ldreq	r3, [r4, #16]
 800bde0:	f105 0318 	addne.w	r3, r5, #24
 800bde4:	61ab      	streq	r3, [r5, #24]
 800bde6:	6962      	ldreq	r2, [r4, #20]
 800bde8:	bf02      	ittt	eq
 800bdea:	f105 0320 	addeq.w	r3, r5, #32
 800bdee:	61ea      	streq	r2, [r5, #28]
 800bdf0:	3418      	addeq	r4, #24
 800bdf2:	e7d3      	b.n	800bd9c <_realloc_r+0x124>
 800bdf4:	465b      	mov	r3, fp
 800bdf6:	e7d1      	b.n	800bd9c <_realloc_r+0x124>
 800bdf8:	4621      	mov	r1, r4
 800bdfa:	4658      	mov	r0, fp
 800bdfc:	f7ff fbee 	bl	800b5dc <memmove>
 800be00:	e7d2      	b.n	800bda8 <_realloc_r+0x130>
 800be02:	45b8      	cmp	r8, r7
 800be04:	dc54      	bgt.n	800beb0 <_realloc_r+0x238>
 800be06:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800be0a:	4628      	mov	r0, r5
 800be0c:	60da      	str	r2, [r3, #12]
 800be0e:	6093      	str	r3, [r2, #8]
 800be10:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800be14:	68eb      	ldr	r3, [r5, #12]
 800be16:	60d3      	str	r3, [r2, #12]
 800be18:	609a      	str	r2, [r3, #8]
 800be1a:	1f32      	subs	r2, r6, #4
 800be1c:	2a24      	cmp	r2, #36	; 0x24
 800be1e:	d843      	bhi.n	800bea8 <_realloc_r+0x230>
 800be20:	2a13      	cmp	r2, #19
 800be22:	d908      	bls.n	800be36 <_realloc_r+0x1be>
 800be24:	6823      	ldr	r3, [r4, #0]
 800be26:	2a1b      	cmp	r2, #27
 800be28:	60ab      	str	r3, [r5, #8]
 800be2a:	6863      	ldr	r3, [r4, #4]
 800be2c:	60eb      	str	r3, [r5, #12]
 800be2e:	d828      	bhi.n	800be82 <_realloc_r+0x20a>
 800be30:	3408      	adds	r4, #8
 800be32:	f105 0010 	add.w	r0, r5, #16
 800be36:	6823      	ldr	r3, [r4, #0]
 800be38:	6003      	str	r3, [r0, #0]
 800be3a:	6863      	ldr	r3, [r4, #4]
 800be3c:	6043      	str	r3, [r0, #4]
 800be3e:	68a3      	ldr	r3, [r4, #8]
 800be40:	6083      	str	r3, [r0, #8]
 800be42:	686a      	ldr	r2, [r5, #4]
 800be44:	eba7 0008 	sub.w	r0, r7, r8
 800be48:	280f      	cmp	r0, #15
 800be4a:	f002 0201 	and.w	r2, r2, #1
 800be4e:	eb05 0307 	add.w	r3, r5, r7
 800be52:	f240 80b3 	bls.w	800bfbc <_realloc_r+0x344>
 800be56:	eb05 0108 	add.w	r1, r5, r8
 800be5a:	ea48 0202 	orr.w	r2, r8, r2
 800be5e:	f040 0001 	orr.w	r0, r0, #1
 800be62:	606a      	str	r2, [r5, #4]
 800be64:	6048      	str	r0, [r1, #4]
 800be66:	685a      	ldr	r2, [r3, #4]
 800be68:	4648      	mov	r0, r9
 800be6a:	f042 0201 	orr.w	r2, r2, #1
 800be6e:	605a      	str	r2, [r3, #4]
 800be70:	3108      	adds	r1, #8
 800be72:	f7ff f8f9 	bl	800b068 <_free_r>
 800be76:	4648      	mov	r0, r9
 800be78:	f7fb fb1c 	bl	80074b4 <__malloc_unlock>
 800be7c:	f105 0b08 	add.w	fp, r5, #8
 800be80:	e716      	b.n	800bcb0 <_realloc_r+0x38>
 800be82:	68a3      	ldr	r3, [r4, #8]
 800be84:	2a24      	cmp	r2, #36	; 0x24
 800be86:	612b      	str	r3, [r5, #16]
 800be88:	68e3      	ldr	r3, [r4, #12]
 800be8a:	bf18      	it	ne
 800be8c:	f105 0018 	addne.w	r0, r5, #24
 800be90:	616b      	str	r3, [r5, #20]
 800be92:	bf09      	itett	eq
 800be94:	6923      	ldreq	r3, [r4, #16]
 800be96:	3410      	addne	r4, #16
 800be98:	61ab      	streq	r3, [r5, #24]
 800be9a:	6963      	ldreq	r3, [r4, #20]
 800be9c:	bf02      	ittt	eq
 800be9e:	f105 0020 	addeq.w	r0, r5, #32
 800bea2:	61eb      	streq	r3, [r5, #28]
 800bea4:	3418      	addeq	r4, #24
 800bea6:	e7c6      	b.n	800be36 <_realloc_r+0x1be>
 800bea8:	4621      	mov	r1, r4
 800beaa:	f7ff fb97 	bl	800b5dc <memmove>
 800beae:	e7c8      	b.n	800be42 <_realloc_r+0x1ca>
 800beb0:	45d8      	cmp	r8, fp
 800beb2:	dc32      	bgt.n	800bf1a <_realloc_r+0x2a2>
 800beb4:	4628      	mov	r0, r5
 800beb6:	68eb      	ldr	r3, [r5, #12]
 800beb8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800bebc:	60d3      	str	r3, [r2, #12]
 800bebe:	609a      	str	r2, [r3, #8]
 800bec0:	1f32      	subs	r2, r6, #4
 800bec2:	2a24      	cmp	r2, #36	; 0x24
 800bec4:	d825      	bhi.n	800bf12 <_realloc_r+0x29a>
 800bec6:	2a13      	cmp	r2, #19
 800bec8:	d908      	bls.n	800bedc <_realloc_r+0x264>
 800beca:	6823      	ldr	r3, [r4, #0]
 800becc:	2a1b      	cmp	r2, #27
 800bece:	60ab      	str	r3, [r5, #8]
 800bed0:	6863      	ldr	r3, [r4, #4]
 800bed2:	60eb      	str	r3, [r5, #12]
 800bed4:	d80a      	bhi.n	800beec <_realloc_r+0x274>
 800bed6:	3408      	adds	r4, #8
 800bed8:	f105 0010 	add.w	r0, r5, #16
 800bedc:	6823      	ldr	r3, [r4, #0]
 800bede:	6003      	str	r3, [r0, #0]
 800bee0:	6863      	ldr	r3, [r4, #4]
 800bee2:	6043      	str	r3, [r0, #4]
 800bee4:	68a3      	ldr	r3, [r4, #8]
 800bee6:	6083      	str	r3, [r0, #8]
 800bee8:	465f      	mov	r7, fp
 800beea:	e7aa      	b.n	800be42 <_realloc_r+0x1ca>
 800beec:	68a3      	ldr	r3, [r4, #8]
 800beee:	2a24      	cmp	r2, #36	; 0x24
 800bef0:	612b      	str	r3, [r5, #16]
 800bef2:	68e3      	ldr	r3, [r4, #12]
 800bef4:	bf18      	it	ne
 800bef6:	f105 0018 	addne.w	r0, r5, #24
 800befa:	616b      	str	r3, [r5, #20]
 800befc:	bf09      	itett	eq
 800befe:	6923      	ldreq	r3, [r4, #16]
 800bf00:	3410      	addne	r4, #16
 800bf02:	61ab      	streq	r3, [r5, #24]
 800bf04:	6963      	ldreq	r3, [r4, #20]
 800bf06:	bf02      	ittt	eq
 800bf08:	f105 0020 	addeq.w	r0, r5, #32
 800bf0c:	61eb      	streq	r3, [r5, #28]
 800bf0e:	3418      	addeq	r4, #24
 800bf10:	e7e4      	b.n	800bedc <_realloc_r+0x264>
 800bf12:	4621      	mov	r1, r4
 800bf14:	f7ff fb62 	bl	800b5dc <memmove>
 800bf18:	e7e6      	b.n	800bee8 <_realloc_r+0x270>
 800bf1a:	4648      	mov	r0, r9
 800bf1c:	f7fb f87a 	bl	8007014 <_malloc_r>
 800bf20:	4683      	mov	fp, r0
 800bf22:	2800      	cmp	r0, #0
 800bf24:	f43f af4f 	beq.w	800bdc6 <_realloc_r+0x14e>
 800bf28:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800bf2c:	f1a0 0208 	sub.w	r2, r0, #8
 800bf30:	f023 0301 	bic.w	r3, r3, #1
 800bf34:	4453      	add	r3, sl
 800bf36:	4293      	cmp	r3, r2
 800bf38:	d105      	bne.n	800bf46 <_realloc_r+0x2ce>
 800bf3a:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800bf3e:	f027 0703 	bic.w	r7, r7, #3
 800bf42:	4437      	add	r7, r6
 800bf44:	e6fa      	b.n	800bd3c <_realloc_r+0xc4>
 800bf46:	1f32      	subs	r2, r6, #4
 800bf48:	2a24      	cmp	r2, #36	; 0x24
 800bf4a:	d831      	bhi.n	800bfb0 <_realloc_r+0x338>
 800bf4c:	2a13      	cmp	r2, #19
 800bf4e:	d92c      	bls.n	800bfaa <_realloc_r+0x332>
 800bf50:	6823      	ldr	r3, [r4, #0]
 800bf52:	2a1b      	cmp	r2, #27
 800bf54:	6003      	str	r3, [r0, #0]
 800bf56:	6863      	ldr	r3, [r4, #4]
 800bf58:	6043      	str	r3, [r0, #4]
 800bf5a:	d811      	bhi.n	800bf80 <_realloc_r+0x308>
 800bf5c:	f104 0208 	add.w	r2, r4, #8
 800bf60:	f100 0308 	add.w	r3, r0, #8
 800bf64:	6811      	ldr	r1, [r2, #0]
 800bf66:	6019      	str	r1, [r3, #0]
 800bf68:	6851      	ldr	r1, [r2, #4]
 800bf6a:	6059      	str	r1, [r3, #4]
 800bf6c:	6892      	ldr	r2, [r2, #8]
 800bf6e:	609a      	str	r2, [r3, #8]
 800bf70:	4621      	mov	r1, r4
 800bf72:	4648      	mov	r0, r9
 800bf74:	f7ff f878 	bl	800b068 <_free_r>
 800bf78:	e725      	b.n	800bdc6 <_realloc_r+0x14e>
 800bf7a:	bf00      	nop
 800bf7c:	20000458 	.word	0x20000458
 800bf80:	68a3      	ldr	r3, [r4, #8]
 800bf82:	2a24      	cmp	r2, #36	; 0x24
 800bf84:	6083      	str	r3, [r0, #8]
 800bf86:	68e3      	ldr	r3, [r4, #12]
 800bf88:	bf18      	it	ne
 800bf8a:	f104 0210 	addne.w	r2, r4, #16
 800bf8e:	60c3      	str	r3, [r0, #12]
 800bf90:	bf09      	itett	eq
 800bf92:	6923      	ldreq	r3, [r4, #16]
 800bf94:	f100 0310 	addne.w	r3, r0, #16
 800bf98:	6103      	streq	r3, [r0, #16]
 800bf9a:	6961      	ldreq	r1, [r4, #20]
 800bf9c:	bf02      	ittt	eq
 800bf9e:	f104 0218 	addeq.w	r2, r4, #24
 800bfa2:	f100 0318 	addeq.w	r3, r0, #24
 800bfa6:	6141      	streq	r1, [r0, #20]
 800bfa8:	e7dc      	b.n	800bf64 <_realloc_r+0x2ec>
 800bfaa:	4603      	mov	r3, r0
 800bfac:	4622      	mov	r2, r4
 800bfae:	e7d9      	b.n	800bf64 <_realloc_r+0x2ec>
 800bfb0:	4621      	mov	r1, r4
 800bfb2:	f7ff fb13 	bl	800b5dc <memmove>
 800bfb6:	e7db      	b.n	800bf70 <_realloc_r+0x2f8>
 800bfb8:	4637      	mov	r7, r6
 800bfba:	e6bf      	b.n	800bd3c <_realloc_r+0xc4>
 800bfbc:	4317      	orrs	r7, r2
 800bfbe:	606f      	str	r7, [r5, #4]
 800bfc0:	685a      	ldr	r2, [r3, #4]
 800bfc2:	f042 0201 	orr.w	r2, r2, #1
 800bfc6:	605a      	str	r2, [r3, #4]
 800bfc8:	e755      	b.n	800be76 <_realloc_r+0x1fe>
 800bfca:	bf00      	nop

0800bfcc <frexp>:
 800bfcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfce:	4617      	mov	r7, r2
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	603a      	str	r2, [r7, #0]
 800bfd4:	4a14      	ldr	r2, [pc, #80]	; (800c028 <frexp+0x5c>)
 800bfd6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800bfda:	4296      	cmp	r6, r2
 800bfdc:	4604      	mov	r4, r0
 800bfde:	460d      	mov	r5, r1
 800bfe0:	460b      	mov	r3, r1
 800bfe2:	dc1e      	bgt.n	800c022 <frexp+0x56>
 800bfe4:	4602      	mov	r2, r0
 800bfe6:	4332      	orrs	r2, r6
 800bfe8:	d01b      	beq.n	800c022 <frexp+0x56>
 800bfea:	4a10      	ldr	r2, [pc, #64]	; (800c02c <frexp+0x60>)
 800bfec:	400a      	ands	r2, r1
 800bfee:	b952      	cbnz	r2, 800c006 <frexp+0x3a>
 800bff0:	2200      	movs	r2, #0
 800bff2:	4b0f      	ldr	r3, [pc, #60]	; (800c030 <frexp+0x64>)
 800bff4:	f7f4 fa70 	bl	80004d8 <__aeabi_dmul>
 800bff8:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800bffc:	4604      	mov	r4, r0
 800bffe:	460b      	mov	r3, r1
 800c000:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c004:	603a      	str	r2, [r7, #0]
 800c006:	683a      	ldr	r2, [r7, #0]
 800c008:	1536      	asrs	r6, r6, #20
 800c00a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c00e:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800c012:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c016:	4416      	add	r6, r2
 800c018:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800c01c:	603e      	str	r6, [r7, #0]
 800c01e:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800c022:	4620      	mov	r0, r4
 800c024:	4629      	mov	r1, r5
 800c026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c028:	7fefffff 	.word	0x7fefffff
 800c02c:	7ff00000 	.word	0x7ff00000
 800c030:	43500000 	.word	0x43500000

0800c034 <__sread>:
 800c034:	b510      	push	{r4, lr}
 800c036:	460c      	mov	r4, r1
 800c038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c03c:	f000 ff8c 	bl	800cf58 <_read_r>
 800c040:	2800      	cmp	r0, #0
 800c042:	bfab      	itete	ge
 800c044:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800c046:	89a3      	ldrhlt	r3, [r4, #12]
 800c048:	181b      	addge	r3, r3, r0
 800c04a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c04e:	bfac      	ite	ge
 800c050:	6523      	strge	r3, [r4, #80]	; 0x50
 800c052:	81a3      	strhlt	r3, [r4, #12]
 800c054:	bd10      	pop	{r4, pc}

0800c056 <__swrite>:
 800c056:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c05a:	461f      	mov	r7, r3
 800c05c:	898b      	ldrh	r3, [r1, #12]
 800c05e:	4605      	mov	r5, r0
 800c060:	05db      	lsls	r3, r3, #23
 800c062:	460c      	mov	r4, r1
 800c064:	4616      	mov	r6, r2
 800c066:	d505      	bpl.n	800c074 <__swrite+0x1e>
 800c068:	2302      	movs	r3, #2
 800c06a:	2200      	movs	r2, #0
 800c06c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c070:	f000 ff4e 	bl	800cf10 <_lseek_r>
 800c074:	89a3      	ldrh	r3, [r4, #12]
 800c076:	4632      	mov	r2, r6
 800c078:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c07c:	81a3      	strh	r3, [r4, #12]
 800c07e:	4628      	mov	r0, r5
 800c080:	463b      	mov	r3, r7
 800c082:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c086:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c08a:	f000 bd97 	b.w	800cbbc <_write_r>

0800c08e <__sseek>:
 800c08e:	b510      	push	{r4, lr}
 800c090:	460c      	mov	r4, r1
 800c092:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c096:	f000 ff3b 	bl	800cf10 <_lseek_r>
 800c09a:	1c43      	adds	r3, r0, #1
 800c09c:	89a3      	ldrh	r3, [r4, #12]
 800c09e:	bf15      	itete	ne
 800c0a0:	6520      	strne	r0, [r4, #80]	; 0x50
 800c0a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c0a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c0aa:	81a3      	strheq	r3, [r4, #12]
 800c0ac:	bf18      	it	ne
 800c0ae:	81a3      	strhne	r3, [r4, #12]
 800c0b0:	bd10      	pop	{r4, pc}

0800c0b2 <__sclose>:
 800c0b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0b6:	f000 be1f 	b.w	800ccf8 <_close_r>

0800c0ba <strncpy>:
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	b510      	push	{r4, lr}
 800c0be:	3901      	subs	r1, #1
 800c0c0:	b132      	cbz	r2, 800c0d0 <strncpy+0x16>
 800c0c2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c0c6:	3a01      	subs	r2, #1
 800c0c8:	f803 4b01 	strb.w	r4, [r3], #1
 800c0cc:	2c00      	cmp	r4, #0
 800c0ce:	d1f7      	bne.n	800c0c0 <strncpy+0x6>
 800c0d0:	2100      	movs	r1, #0
 800c0d2:	441a      	add	r2, r3
 800c0d4:	4293      	cmp	r3, r2
 800c0d6:	d100      	bne.n	800c0da <strncpy+0x20>
 800c0d8:	bd10      	pop	{r4, pc}
 800c0da:	f803 1b01 	strb.w	r1, [r3], #1
 800c0de:	e7f9      	b.n	800c0d4 <strncpy+0x1a>

0800c0e0 <__ssprint_r>:
 800c0e0:	6893      	ldr	r3, [r2, #8]
 800c0e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0e6:	4680      	mov	r8, r0
 800c0e8:	460c      	mov	r4, r1
 800c0ea:	4617      	mov	r7, r2
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d061      	beq.n	800c1b4 <__ssprint_r+0xd4>
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	469b      	mov	fp, r3
 800c0f4:	f8d2 a000 	ldr.w	sl, [r2]
 800c0f8:	9301      	str	r3, [sp, #4]
 800c0fa:	f1bb 0f00 	cmp.w	fp, #0
 800c0fe:	d02b      	beq.n	800c158 <__ssprint_r+0x78>
 800c100:	68a6      	ldr	r6, [r4, #8]
 800c102:	45b3      	cmp	fp, r6
 800c104:	d342      	bcc.n	800c18c <__ssprint_r+0xac>
 800c106:	89a2      	ldrh	r2, [r4, #12]
 800c108:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c10c:	d03e      	beq.n	800c18c <__ssprint_r+0xac>
 800c10e:	6825      	ldr	r5, [r4, #0]
 800c110:	6921      	ldr	r1, [r4, #16]
 800c112:	eba5 0901 	sub.w	r9, r5, r1
 800c116:	6965      	ldr	r5, [r4, #20]
 800c118:	f109 0001 	add.w	r0, r9, #1
 800c11c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c120:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c124:	106d      	asrs	r5, r5, #1
 800c126:	4458      	add	r0, fp
 800c128:	4285      	cmp	r5, r0
 800c12a:	bf38      	it	cc
 800c12c:	4605      	movcc	r5, r0
 800c12e:	0553      	lsls	r3, r2, #21
 800c130:	d545      	bpl.n	800c1be <__ssprint_r+0xde>
 800c132:	4629      	mov	r1, r5
 800c134:	4640      	mov	r0, r8
 800c136:	f7fa ff6d 	bl	8007014 <_malloc_r>
 800c13a:	4606      	mov	r6, r0
 800c13c:	b9a0      	cbnz	r0, 800c168 <__ssprint_r+0x88>
 800c13e:	230c      	movs	r3, #12
 800c140:	f8c8 3000 	str.w	r3, [r8]
 800c144:	89a3      	ldrh	r3, [r4, #12]
 800c146:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c14a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c14e:	81a3      	strh	r3, [r4, #12]
 800c150:	2300      	movs	r3, #0
 800c152:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800c156:	e02f      	b.n	800c1b8 <__ssprint_r+0xd8>
 800c158:	f8da 3000 	ldr.w	r3, [sl]
 800c15c:	f8da b004 	ldr.w	fp, [sl, #4]
 800c160:	9301      	str	r3, [sp, #4]
 800c162:	f10a 0a08 	add.w	sl, sl, #8
 800c166:	e7c8      	b.n	800c0fa <__ssprint_r+0x1a>
 800c168:	464a      	mov	r2, r9
 800c16a:	6921      	ldr	r1, [r4, #16]
 800c16c:	f7ff fa28 	bl	800b5c0 <memcpy>
 800c170:	89a2      	ldrh	r2, [r4, #12]
 800c172:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c176:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c17a:	81a2      	strh	r2, [r4, #12]
 800c17c:	6126      	str	r6, [r4, #16]
 800c17e:	444e      	add	r6, r9
 800c180:	6026      	str	r6, [r4, #0]
 800c182:	465e      	mov	r6, fp
 800c184:	6165      	str	r5, [r4, #20]
 800c186:	eba5 0509 	sub.w	r5, r5, r9
 800c18a:	60a5      	str	r5, [r4, #8]
 800c18c:	455e      	cmp	r6, fp
 800c18e:	bf28      	it	cs
 800c190:	465e      	movcs	r6, fp
 800c192:	9901      	ldr	r1, [sp, #4]
 800c194:	4632      	mov	r2, r6
 800c196:	6820      	ldr	r0, [r4, #0]
 800c198:	f7ff fa20 	bl	800b5dc <memmove>
 800c19c:	68a2      	ldr	r2, [r4, #8]
 800c19e:	1b92      	subs	r2, r2, r6
 800c1a0:	60a2      	str	r2, [r4, #8]
 800c1a2:	6822      	ldr	r2, [r4, #0]
 800c1a4:	4432      	add	r2, r6
 800c1a6:	6022      	str	r2, [r4, #0]
 800c1a8:	68ba      	ldr	r2, [r7, #8]
 800c1aa:	eba2 030b 	sub.w	r3, r2, fp
 800c1ae:	60bb      	str	r3, [r7, #8]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d1d1      	bne.n	800c158 <__ssprint_r+0x78>
 800c1b4:	2000      	movs	r0, #0
 800c1b6:	6078      	str	r0, [r7, #4]
 800c1b8:	b003      	add	sp, #12
 800c1ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1be:	462a      	mov	r2, r5
 800c1c0:	4640      	mov	r0, r8
 800c1c2:	f7ff fd59 	bl	800bc78 <_realloc_r>
 800c1c6:	4606      	mov	r6, r0
 800c1c8:	2800      	cmp	r0, #0
 800c1ca:	d1d7      	bne.n	800c17c <__ssprint_r+0x9c>
 800c1cc:	4640      	mov	r0, r8
 800c1ce:	6921      	ldr	r1, [r4, #16]
 800c1d0:	f7fe ff4a 	bl	800b068 <_free_r>
 800c1d4:	e7b3      	b.n	800c13e <__ssprint_r+0x5e>

0800c1d6 <__sprint_r>:
 800c1d6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1da:	6893      	ldr	r3, [r2, #8]
 800c1dc:	4680      	mov	r8, r0
 800c1de:	460f      	mov	r7, r1
 800c1e0:	4614      	mov	r4, r2
 800c1e2:	b91b      	cbnz	r3, 800c1ec <__sprint_r+0x16>
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	6053      	str	r3, [r2, #4]
 800c1e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1ec:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800c1ee:	049d      	lsls	r5, r3, #18
 800c1f0:	d520      	bpl.n	800c234 <__sprint_r+0x5e>
 800c1f2:	6815      	ldr	r5, [r2, #0]
 800c1f4:	3508      	adds	r5, #8
 800c1f6:	f04f 0900 	mov.w	r9, #0
 800c1fa:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800c1fe:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800c202:	45ca      	cmp	sl, r9
 800c204:	dc0b      	bgt.n	800c21e <__sprint_r+0x48>
 800c206:	68a0      	ldr	r0, [r4, #8]
 800c208:	f026 0603 	bic.w	r6, r6, #3
 800c20c:	1b80      	subs	r0, r0, r6
 800c20e:	60a0      	str	r0, [r4, #8]
 800c210:	3508      	adds	r5, #8
 800c212:	2800      	cmp	r0, #0
 800c214:	d1ef      	bne.n	800c1f6 <__sprint_r+0x20>
 800c216:	2300      	movs	r3, #0
 800c218:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800c21c:	e7e4      	b.n	800c1e8 <__sprint_r+0x12>
 800c21e:	463a      	mov	r2, r7
 800c220:	4640      	mov	r0, r8
 800c222:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800c226:	f000 fe22 	bl	800ce6e <_fputwc_r>
 800c22a:	1c43      	adds	r3, r0, #1
 800c22c:	d0f3      	beq.n	800c216 <__sprint_r+0x40>
 800c22e:	f109 0901 	add.w	r9, r9, #1
 800c232:	e7e6      	b.n	800c202 <__sprint_r+0x2c>
 800c234:	f7fe ffd8 	bl	800b1e8 <__sfvwrite_r>
 800c238:	e7ed      	b.n	800c216 <__sprint_r+0x40>
	...

0800c23c <_vfiprintf_r>:
 800c23c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c240:	b0bb      	sub	sp, #236	; 0xec
 800c242:	460f      	mov	r7, r1
 800c244:	461d      	mov	r5, r3
 800c246:	461c      	mov	r4, r3
 800c248:	4681      	mov	r9, r0
 800c24a:	9202      	str	r2, [sp, #8]
 800c24c:	b118      	cbz	r0, 800c256 <_vfiprintf_r+0x1a>
 800c24e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c250:	b90b      	cbnz	r3, 800c256 <_vfiprintf_r+0x1a>
 800c252:	f7fe fe79 	bl	800af48 <__sinit>
 800c256:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c258:	07d8      	lsls	r0, r3, #31
 800c25a:	d405      	bmi.n	800c268 <_vfiprintf_r+0x2c>
 800c25c:	89bb      	ldrh	r3, [r7, #12]
 800c25e:	0599      	lsls	r1, r3, #22
 800c260:	d402      	bmi.n	800c268 <_vfiprintf_r+0x2c>
 800c262:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c264:	f7ff f930 	bl	800b4c8 <__retarget_lock_acquire_recursive>
 800c268:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c26c:	049a      	lsls	r2, r3, #18
 800c26e:	d406      	bmi.n	800c27e <_vfiprintf_r+0x42>
 800c270:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c274:	81bb      	strh	r3, [r7, #12]
 800c276:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c278:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c27c:	667b      	str	r3, [r7, #100]	; 0x64
 800c27e:	89bb      	ldrh	r3, [r7, #12]
 800c280:	071e      	lsls	r6, r3, #28
 800c282:	d501      	bpl.n	800c288 <_vfiprintf_r+0x4c>
 800c284:	693b      	ldr	r3, [r7, #16]
 800c286:	b9ab      	cbnz	r3, 800c2b4 <_vfiprintf_r+0x78>
 800c288:	4639      	mov	r1, r7
 800c28a:	4648      	mov	r0, r9
 800c28c:	f7fd feae 	bl	8009fec <__swsetup_r>
 800c290:	b180      	cbz	r0, 800c2b4 <_vfiprintf_r+0x78>
 800c292:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c294:	07d8      	lsls	r0, r3, #31
 800c296:	d506      	bpl.n	800c2a6 <_vfiprintf_r+0x6a>
 800c298:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c29c:	9303      	str	r3, [sp, #12]
 800c29e:	9803      	ldr	r0, [sp, #12]
 800c2a0:	b03b      	add	sp, #236	; 0xec
 800c2a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2a6:	89bb      	ldrh	r3, [r7, #12]
 800c2a8:	0599      	lsls	r1, r3, #22
 800c2aa:	d4f5      	bmi.n	800c298 <_vfiprintf_r+0x5c>
 800c2ac:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c2ae:	f7ff f90c 	bl	800b4ca <__retarget_lock_release_recursive>
 800c2b2:	e7f1      	b.n	800c298 <_vfiprintf_r+0x5c>
 800c2b4:	89bb      	ldrh	r3, [r7, #12]
 800c2b6:	f003 021a 	and.w	r2, r3, #26
 800c2ba:	2a0a      	cmp	r2, #10
 800c2bc:	d113      	bne.n	800c2e6 <_vfiprintf_r+0xaa>
 800c2be:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800c2c2:	2a00      	cmp	r2, #0
 800c2c4:	db0f      	blt.n	800c2e6 <_vfiprintf_r+0xaa>
 800c2c6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c2c8:	07d2      	lsls	r2, r2, #31
 800c2ca:	d404      	bmi.n	800c2d6 <_vfiprintf_r+0x9a>
 800c2cc:	059e      	lsls	r6, r3, #22
 800c2ce:	d402      	bmi.n	800c2d6 <_vfiprintf_r+0x9a>
 800c2d0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c2d2:	f7ff f8fa 	bl	800b4ca <__retarget_lock_release_recursive>
 800c2d6:	462b      	mov	r3, r5
 800c2d8:	4639      	mov	r1, r7
 800c2da:	4648      	mov	r0, r9
 800c2dc:	9a02      	ldr	r2, [sp, #8]
 800c2de:	f000 fc2d 	bl	800cb3c <__sbprintf>
 800c2e2:	9003      	str	r0, [sp, #12]
 800c2e4:	e7db      	b.n	800c29e <_vfiprintf_r+0x62>
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800c2ec:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800c2f0:	ae11      	add	r6, sp, #68	; 0x44
 800c2f2:	960e      	str	r6, [sp, #56]	; 0x38
 800c2f4:	9308      	str	r3, [sp, #32]
 800c2f6:	930a      	str	r3, [sp, #40]	; 0x28
 800c2f8:	9303      	str	r3, [sp, #12]
 800c2fa:	9b02      	ldr	r3, [sp, #8]
 800c2fc:	461d      	mov	r5, r3
 800c2fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c302:	b10a      	cbz	r2, 800c308 <_vfiprintf_r+0xcc>
 800c304:	2a25      	cmp	r2, #37	; 0x25
 800c306:	d1f9      	bne.n	800c2fc <_vfiprintf_r+0xc0>
 800c308:	9b02      	ldr	r3, [sp, #8]
 800c30a:	ebb5 0803 	subs.w	r8, r5, r3
 800c30e:	d00d      	beq.n	800c32c <_vfiprintf_r+0xf0>
 800c310:	e9c6 3800 	strd	r3, r8, [r6]
 800c314:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c316:	4443      	add	r3, r8
 800c318:	9310      	str	r3, [sp, #64]	; 0x40
 800c31a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c31c:	3301      	adds	r3, #1
 800c31e:	2b07      	cmp	r3, #7
 800c320:	930f      	str	r3, [sp, #60]	; 0x3c
 800c322:	dc75      	bgt.n	800c410 <_vfiprintf_r+0x1d4>
 800c324:	3608      	adds	r6, #8
 800c326:	9b03      	ldr	r3, [sp, #12]
 800c328:	4443      	add	r3, r8
 800c32a:	9303      	str	r3, [sp, #12]
 800c32c:	782b      	ldrb	r3, [r5, #0]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	f000 83c6 	beq.w	800cac0 <_vfiprintf_r+0x884>
 800c334:	2300      	movs	r3, #0
 800c336:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800c33a:	469a      	mov	sl, r3
 800c33c:	1c6a      	adds	r2, r5, #1
 800c33e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c342:	9101      	str	r1, [sp, #4]
 800c344:	9304      	str	r3, [sp, #16]
 800c346:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c34a:	9202      	str	r2, [sp, #8]
 800c34c:	f1a3 0220 	sub.w	r2, r3, #32
 800c350:	2a5a      	cmp	r2, #90	; 0x5a
 800c352:	f200 830e 	bhi.w	800c972 <_vfiprintf_r+0x736>
 800c356:	e8df f012 	tbh	[pc, r2, lsl #1]
 800c35a:	0098      	.short	0x0098
 800c35c:	030c030c 	.word	0x030c030c
 800c360:	030c00a0 	.word	0x030c00a0
 800c364:	030c030c 	.word	0x030c030c
 800c368:	030c0080 	.word	0x030c0080
 800c36c:	00a3030c 	.word	0x00a3030c
 800c370:	030c00ad 	.word	0x030c00ad
 800c374:	00af00aa 	.word	0x00af00aa
 800c378:	00ca030c 	.word	0x00ca030c
 800c37c:	00cd00cd 	.word	0x00cd00cd
 800c380:	00cd00cd 	.word	0x00cd00cd
 800c384:	00cd00cd 	.word	0x00cd00cd
 800c388:	00cd00cd 	.word	0x00cd00cd
 800c38c:	030c00cd 	.word	0x030c00cd
 800c390:	030c030c 	.word	0x030c030c
 800c394:	030c030c 	.word	0x030c030c
 800c398:	030c030c 	.word	0x030c030c
 800c39c:	030c030c 	.word	0x030c030c
 800c3a0:	010500f7 	.word	0x010500f7
 800c3a4:	030c030c 	.word	0x030c030c
 800c3a8:	030c030c 	.word	0x030c030c
 800c3ac:	030c030c 	.word	0x030c030c
 800c3b0:	030c030c 	.word	0x030c030c
 800c3b4:	030c030c 	.word	0x030c030c
 800c3b8:	030c014b 	.word	0x030c014b
 800c3bc:	030c030c 	.word	0x030c030c
 800c3c0:	030c0191 	.word	0x030c0191
 800c3c4:	030c026f 	.word	0x030c026f
 800c3c8:	028d030c 	.word	0x028d030c
 800c3cc:	030c030c 	.word	0x030c030c
 800c3d0:	030c030c 	.word	0x030c030c
 800c3d4:	030c030c 	.word	0x030c030c
 800c3d8:	030c030c 	.word	0x030c030c
 800c3dc:	030c030c 	.word	0x030c030c
 800c3e0:	010700f7 	.word	0x010700f7
 800c3e4:	030c030c 	.word	0x030c030c
 800c3e8:	00dd030c 	.word	0x00dd030c
 800c3ec:	00f10107 	.word	0x00f10107
 800c3f0:	00ea030c 	.word	0x00ea030c
 800c3f4:	012e030c 	.word	0x012e030c
 800c3f8:	0180014d 	.word	0x0180014d
 800c3fc:	030c00f1 	.word	0x030c00f1
 800c400:	00960191 	.word	0x00960191
 800c404:	030c0271 	.word	0x030c0271
 800c408:	0065030c 	.word	0x0065030c
 800c40c:	0096030c 	.word	0x0096030c
 800c410:	4639      	mov	r1, r7
 800c412:	4648      	mov	r0, r9
 800c414:	aa0e      	add	r2, sp, #56	; 0x38
 800c416:	f7ff fede 	bl	800c1d6 <__sprint_r>
 800c41a:	2800      	cmp	r0, #0
 800c41c:	f040 832f 	bne.w	800ca7e <_vfiprintf_r+0x842>
 800c420:	ae11      	add	r6, sp, #68	; 0x44
 800c422:	e780      	b.n	800c326 <_vfiprintf_r+0xea>
 800c424:	4a94      	ldr	r2, [pc, #592]	; (800c678 <_vfiprintf_r+0x43c>)
 800c426:	f01a 0f20 	tst.w	sl, #32
 800c42a:	9206      	str	r2, [sp, #24]
 800c42c:	f000 8224 	beq.w	800c878 <_vfiprintf_r+0x63c>
 800c430:	3407      	adds	r4, #7
 800c432:	f024 0b07 	bic.w	fp, r4, #7
 800c436:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800c43a:	f01a 0f01 	tst.w	sl, #1
 800c43e:	d009      	beq.n	800c454 <_vfiprintf_r+0x218>
 800c440:	ea54 0205 	orrs.w	r2, r4, r5
 800c444:	bf1f      	itttt	ne
 800c446:	2230      	movne	r2, #48	; 0x30
 800c448:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800c44c:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800c450:	f04a 0a02 	orrne.w	sl, sl, #2
 800c454:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800c458:	e10b      	b.n	800c672 <_vfiprintf_r+0x436>
 800c45a:	4648      	mov	r0, r9
 800c45c:	f7ff f82e 	bl	800b4bc <_localeconv_r>
 800c460:	6843      	ldr	r3, [r0, #4]
 800c462:	4618      	mov	r0, r3
 800c464:	930a      	str	r3, [sp, #40]	; 0x28
 800c466:	f7f3 fe73 	bl	8000150 <strlen>
 800c46a:	9008      	str	r0, [sp, #32]
 800c46c:	4648      	mov	r0, r9
 800c46e:	f7ff f825 	bl	800b4bc <_localeconv_r>
 800c472:	6883      	ldr	r3, [r0, #8]
 800c474:	9307      	str	r3, [sp, #28]
 800c476:	9b08      	ldr	r3, [sp, #32]
 800c478:	b12b      	cbz	r3, 800c486 <_vfiprintf_r+0x24a>
 800c47a:	9b07      	ldr	r3, [sp, #28]
 800c47c:	b11b      	cbz	r3, 800c486 <_vfiprintf_r+0x24a>
 800c47e:	781b      	ldrb	r3, [r3, #0]
 800c480:	b10b      	cbz	r3, 800c486 <_vfiprintf_r+0x24a>
 800c482:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800c486:	9a02      	ldr	r2, [sp, #8]
 800c488:	e75d      	b.n	800c346 <_vfiprintf_r+0x10a>
 800c48a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d1f9      	bne.n	800c486 <_vfiprintf_r+0x24a>
 800c492:	2320      	movs	r3, #32
 800c494:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c498:	e7f5      	b.n	800c486 <_vfiprintf_r+0x24a>
 800c49a:	f04a 0a01 	orr.w	sl, sl, #1
 800c49e:	e7f2      	b.n	800c486 <_vfiprintf_r+0x24a>
 800c4a0:	f854 3b04 	ldr.w	r3, [r4], #4
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	9304      	str	r3, [sp, #16]
 800c4a8:	daed      	bge.n	800c486 <_vfiprintf_r+0x24a>
 800c4aa:	425b      	negs	r3, r3
 800c4ac:	9304      	str	r3, [sp, #16]
 800c4ae:	f04a 0a04 	orr.w	sl, sl, #4
 800c4b2:	e7e8      	b.n	800c486 <_vfiprintf_r+0x24a>
 800c4b4:	232b      	movs	r3, #43	; 0x2b
 800c4b6:	e7ed      	b.n	800c494 <_vfiprintf_r+0x258>
 800c4b8:	9a02      	ldr	r2, [sp, #8]
 800c4ba:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c4be:	2b2a      	cmp	r3, #42	; 0x2a
 800c4c0:	d112      	bne.n	800c4e8 <_vfiprintf_r+0x2ac>
 800c4c2:	f854 0b04 	ldr.w	r0, [r4], #4
 800c4c6:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800c4ca:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c4ce:	e7da      	b.n	800c486 <_vfiprintf_r+0x24a>
 800c4d0:	200a      	movs	r0, #10
 800c4d2:	9b01      	ldr	r3, [sp, #4]
 800c4d4:	fb00 1303 	mla	r3, r0, r3, r1
 800c4d8:	9301      	str	r3, [sp, #4]
 800c4da:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c4de:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c4e2:	2909      	cmp	r1, #9
 800c4e4:	d9f4      	bls.n	800c4d0 <_vfiprintf_r+0x294>
 800c4e6:	e730      	b.n	800c34a <_vfiprintf_r+0x10e>
 800c4e8:	2100      	movs	r1, #0
 800c4ea:	9101      	str	r1, [sp, #4]
 800c4ec:	e7f7      	b.n	800c4de <_vfiprintf_r+0x2a2>
 800c4ee:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800c4f2:	e7c8      	b.n	800c486 <_vfiprintf_r+0x24a>
 800c4f4:	2100      	movs	r1, #0
 800c4f6:	9a02      	ldr	r2, [sp, #8]
 800c4f8:	9104      	str	r1, [sp, #16]
 800c4fa:	200a      	movs	r0, #10
 800c4fc:	9904      	ldr	r1, [sp, #16]
 800c4fe:	3b30      	subs	r3, #48	; 0x30
 800c500:	fb00 3301 	mla	r3, r0, r1, r3
 800c504:	9304      	str	r3, [sp, #16]
 800c506:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c50a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c50e:	2909      	cmp	r1, #9
 800c510:	d9f3      	bls.n	800c4fa <_vfiprintf_r+0x2be>
 800c512:	e71a      	b.n	800c34a <_vfiprintf_r+0x10e>
 800c514:	9b02      	ldr	r3, [sp, #8]
 800c516:	781b      	ldrb	r3, [r3, #0]
 800c518:	2b68      	cmp	r3, #104	; 0x68
 800c51a:	bf01      	itttt	eq
 800c51c:	9b02      	ldreq	r3, [sp, #8]
 800c51e:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800c522:	3301      	addeq	r3, #1
 800c524:	9302      	streq	r3, [sp, #8]
 800c526:	bf18      	it	ne
 800c528:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800c52c:	e7ab      	b.n	800c486 <_vfiprintf_r+0x24a>
 800c52e:	9b02      	ldr	r3, [sp, #8]
 800c530:	781b      	ldrb	r3, [r3, #0]
 800c532:	2b6c      	cmp	r3, #108	; 0x6c
 800c534:	d105      	bne.n	800c542 <_vfiprintf_r+0x306>
 800c536:	9b02      	ldr	r3, [sp, #8]
 800c538:	3301      	adds	r3, #1
 800c53a:	9302      	str	r3, [sp, #8]
 800c53c:	f04a 0a20 	orr.w	sl, sl, #32
 800c540:	e7a1      	b.n	800c486 <_vfiprintf_r+0x24a>
 800c542:	f04a 0a10 	orr.w	sl, sl, #16
 800c546:	e79e      	b.n	800c486 <_vfiprintf_r+0x24a>
 800c548:	46a3      	mov	fp, r4
 800c54a:	2100      	movs	r1, #0
 800c54c:	f85b 3b04 	ldr.w	r3, [fp], #4
 800c550:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800c554:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800c558:	2301      	movs	r3, #1
 800c55a:	460d      	mov	r5, r1
 800c55c:	9301      	str	r3, [sp, #4]
 800c55e:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800c562:	e0a0      	b.n	800c6a6 <_vfiprintf_r+0x46a>
 800c564:	f04a 0a10 	orr.w	sl, sl, #16
 800c568:	f01a 0f20 	tst.w	sl, #32
 800c56c:	d010      	beq.n	800c590 <_vfiprintf_r+0x354>
 800c56e:	3407      	adds	r4, #7
 800c570:	f024 0b07 	bic.w	fp, r4, #7
 800c574:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800c578:	2c00      	cmp	r4, #0
 800c57a:	f175 0300 	sbcs.w	r3, r5, #0
 800c57e:	da05      	bge.n	800c58c <_vfiprintf_r+0x350>
 800c580:	232d      	movs	r3, #45	; 0x2d
 800c582:	4264      	negs	r4, r4
 800c584:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800c588:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c58c:	2301      	movs	r3, #1
 800c58e:	e03f      	b.n	800c610 <_vfiprintf_r+0x3d4>
 800c590:	f01a 0f10 	tst.w	sl, #16
 800c594:	f104 0b04 	add.w	fp, r4, #4
 800c598:	d002      	beq.n	800c5a0 <_vfiprintf_r+0x364>
 800c59a:	6824      	ldr	r4, [r4, #0]
 800c59c:	17e5      	asrs	r5, r4, #31
 800c59e:	e7eb      	b.n	800c578 <_vfiprintf_r+0x33c>
 800c5a0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c5a4:	6824      	ldr	r4, [r4, #0]
 800c5a6:	d001      	beq.n	800c5ac <_vfiprintf_r+0x370>
 800c5a8:	b224      	sxth	r4, r4
 800c5aa:	e7f7      	b.n	800c59c <_vfiprintf_r+0x360>
 800c5ac:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c5b0:	bf18      	it	ne
 800c5b2:	b264      	sxtbne	r4, r4
 800c5b4:	e7f2      	b.n	800c59c <_vfiprintf_r+0x360>
 800c5b6:	f01a 0f20 	tst.w	sl, #32
 800c5ba:	f854 3b04 	ldr.w	r3, [r4], #4
 800c5be:	d005      	beq.n	800c5cc <_vfiprintf_r+0x390>
 800c5c0:	9a03      	ldr	r2, [sp, #12]
 800c5c2:	4610      	mov	r0, r2
 800c5c4:	17d1      	asrs	r1, r2, #31
 800c5c6:	e9c3 0100 	strd	r0, r1, [r3]
 800c5ca:	e696      	b.n	800c2fa <_vfiprintf_r+0xbe>
 800c5cc:	f01a 0f10 	tst.w	sl, #16
 800c5d0:	d002      	beq.n	800c5d8 <_vfiprintf_r+0x39c>
 800c5d2:	9a03      	ldr	r2, [sp, #12]
 800c5d4:	601a      	str	r2, [r3, #0]
 800c5d6:	e690      	b.n	800c2fa <_vfiprintf_r+0xbe>
 800c5d8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c5dc:	d002      	beq.n	800c5e4 <_vfiprintf_r+0x3a8>
 800c5de:	9a03      	ldr	r2, [sp, #12]
 800c5e0:	801a      	strh	r2, [r3, #0]
 800c5e2:	e68a      	b.n	800c2fa <_vfiprintf_r+0xbe>
 800c5e4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c5e8:	d0f3      	beq.n	800c5d2 <_vfiprintf_r+0x396>
 800c5ea:	9a03      	ldr	r2, [sp, #12]
 800c5ec:	701a      	strb	r2, [r3, #0]
 800c5ee:	e684      	b.n	800c2fa <_vfiprintf_r+0xbe>
 800c5f0:	f04a 0a10 	orr.w	sl, sl, #16
 800c5f4:	f01a 0f20 	tst.w	sl, #32
 800c5f8:	d01d      	beq.n	800c636 <_vfiprintf_r+0x3fa>
 800c5fa:	3407      	adds	r4, #7
 800c5fc:	f024 0b07 	bic.w	fp, r4, #7
 800c600:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800c604:	2300      	movs	r3, #0
 800c606:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800c60a:	2200      	movs	r2, #0
 800c60c:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800c610:	9a01      	ldr	r2, [sp, #4]
 800c612:	3201      	adds	r2, #1
 800c614:	f000 8261 	beq.w	800cada <_vfiprintf_r+0x89e>
 800c618:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800c61c:	9205      	str	r2, [sp, #20]
 800c61e:	ea54 0205 	orrs.w	r2, r4, r5
 800c622:	f040 8260 	bne.w	800cae6 <_vfiprintf_r+0x8aa>
 800c626:	9a01      	ldr	r2, [sp, #4]
 800c628:	2a00      	cmp	r2, #0
 800c62a:	f000 8197 	beq.w	800c95c <_vfiprintf_r+0x720>
 800c62e:	2b01      	cmp	r3, #1
 800c630:	f040 825c 	bne.w	800caec <_vfiprintf_r+0x8b0>
 800c634:	e136      	b.n	800c8a4 <_vfiprintf_r+0x668>
 800c636:	f01a 0f10 	tst.w	sl, #16
 800c63a:	f104 0b04 	add.w	fp, r4, #4
 800c63e:	d001      	beq.n	800c644 <_vfiprintf_r+0x408>
 800c640:	6824      	ldr	r4, [r4, #0]
 800c642:	e003      	b.n	800c64c <_vfiprintf_r+0x410>
 800c644:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c648:	d002      	beq.n	800c650 <_vfiprintf_r+0x414>
 800c64a:	8824      	ldrh	r4, [r4, #0]
 800c64c:	2500      	movs	r5, #0
 800c64e:	e7d9      	b.n	800c604 <_vfiprintf_r+0x3c8>
 800c650:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c654:	d0f4      	beq.n	800c640 <_vfiprintf_r+0x404>
 800c656:	7824      	ldrb	r4, [r4, #0]
 800c658:	e7f8      	b.n	800c64c <_vfiprintf_r+0x410>
 800c65a:	f647 0330 	movw	r3, #30768	; 0x7830
 800c65e:	46a3      	mov	fp, r4
 800c660:	2500      	movs	r5, #0
 800c662:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800c666:	4b04      	ldr	r3, [pc, #16]	; (800c678 <_vfiprintf_r+0x43c>)
 800c668:	f85b 4b04 	ldr.w	r4, [fp], #4
 800c66c:	f04a 0a02 	orr.w	sl, sl, #2
 800c670:	9306      	str	r3, [sp, #24]
 800c672:	2302      	movs	r3, #2
 800c674:	e7c9      	b.n	800c60a <_vfiprintf_r+0x3ce>
 800c676:	bf00      	nop
 800c678:	0800dac4 	.word	0x0800dac4
 800c67c:	46a3      	mov	fp, r4
 800c67e:	2500      	movs	r5, #0
 800c680:	9b01      	ldr	r3, [sp, #4]
 800c682:	f85b 8b04 	ldr.w	r8, [fp], #4
 800c686:	1c5c      	adds	r4, r3, #1
 800c688:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800c68c:	f000 80cf 	beq.w	800c82e <_vfiprintf_r+0x5f2>
 800c690:	461a      	mov	r2, r3
 800c692:	4629      	mov	r1, r5
 800c694:	4640      	mov	r0, r8
 800c696:	f7fe ff85 	bl	800b5a4 <memchr>
 800c69a:	2800      	cmp	r0, #0
 800c69c:	f000 8173 	beq.w	800c986 <_vfiprintf_r+0x74a>
 800c6a0:	eba0 0308 	sub.w	r3, r0, r8
 800c6a4:	9301      	str	r3, [sp, #4]
 800c6a6:	9b01      	ldr	r3, [sp, #4]
 800c6a8:	42ab      	cmp	r3, r5
 800c6aa:	bfb8      	it	lt
 800c6ac:	462b      	movlt	r3, r5
 800c6ae:	9305      	str	r3, [sp, #20]
 800c6b0:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c6b4:	b113      	cbz	r3, 800c6bc <_vfiprintf_r+0x480>
 800c6b6:	9b05      	ldr	r3, [sp, #20]
 800c6b8:	3301      	adds	r3, #1
 800c6ba:	9305      	str	r3, [sp, #20]
 800c6bc:	f01a 0302 	ands.w	r3, sl, #2
 800c6c0:	9309      	str	r3, [sp, #36]	; 0x24
 800c6c2:	bf1e      	ittt	ne
 800c6c4:	9b05      	ldrne	r3, [sp, #20]
 800c6c6:	3302      	addne	r3, #2
 800c6c8:	9305      	strne	r3, [sp, #20]
 800c6ca:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800c6ce:	930b      	str	r3, [sp, #44]	; 0x2c
 800c6d0:	d11f      	bne.n	800c712 <_vfiprintf_r+0x4d6>
 800c6d2:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800c6d6:	1a9c      	subs	r4, r3, r2
 800c6d8:	2c00      	cmp	r4, #0
 800c6da:	dd1a      	ble.n	800c712 <_vfiprintf_r+0x4d6>
 800c6dc:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800c6e0:	48b4      	ldr	r0, [pc, #720]	; (800c9b4 <_vfiprintf_r+0x778>)
 800c6e2:	2c10      	cmp	r4, #16
 800c6e4:	f103 0301 	add.w	r3, r3, #1
 800c6e8:	f106 0108 	add.w	r1, r6, #8
 800c6ec:	6030      	str	r0, [r6, #0]
 800c6ee:	f300 814c 	bgt.w	800c98a <_vfiprintf_r+0x74e>
 800c6f2:	6074      	str	r4, [r6, #4]
 800c6f4:	2b07      	cmp	r3, #7
 800c6f6:	4414      	add	r4, r2
 800c6f8:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800c6fc:	f340 8157 	ble.w	800c9ae <_vfiprintf_r+0x772>
 800c700:	4639      	mov	r1, r7
 800c702:	4648      	mov	r0, r9
 800c704:	aa0e      	add	r2, sp, #56	; 0x38
 800c706:	f7ff fd66 	bl	800c1d6 <__sprint_r>
 800c70a:	2800      	cmp	r0, #0
 800c70c:	f040 81b7 	bne.w	800ca7e <_vfiprintf_r+0x842>
 800c710:	ae11      	add	r6, sp, #68	; 0x44
 800c712:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c716:	b173      	cbz	r3, 800c736 <_vfiprintf_r+0x4fa>
 800c718:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800c71c:	6032      	str	r2, [r6, #0]
 800c71e:	2201      	movs	r2, #1
 800c720:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c722:	6072      	str	r2, [r6, #4]
 800c724:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c726:	3301      	adds	r3, #1
 800c728:	3201      	adds	r2, #1
 800c72a:	2b07      	cmp	r3, #7
 800c72c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c730:	f300 8146 	bgt.w	800c9c0 <_vfiprintf_r+0x784>
 800c734:	3608      	adds	r6, #8
 800c736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c738:	b16b      	cbz	r3, 800c756 <_vfiprintf_r+0x51a>
 800c73a:	aa0d      	add	r2, sp, #52	; 0x34
 800c73c:	6032      	str	r2, [r6, #0]
 800c73e:	2202      	movs	r2, #2
 800c740:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c742:	6072      	str	r2, [r6, #4]
 800c744:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c746:	3301      	adds	r3, #1
 800c748:	3202      	adds	r2, #2
 800c74a:	2b07      	cmp	r3, #7
 800c74c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c750:	f300 813f 	bgt.w	800c9d2 <_vfiprintf_r+0x796>
 800c754:	3608      	adds	r6, #8
 800c756:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c758:	2b80      	cmp	r3, #128	; 0x80
 800c75a:	d11f      	bne.n	800c79c <_vfiprintf_r+0x560>
 800c75c:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800c760:	1a9c      	subs	r4, r3, r2
 800c762:	2c00      	cmp	r4, #0
 800c764:	dd1a      	ble.n	800c79c <_vfiprintf_r+0x560>
 800c766:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800c76a:	4893      	ldr	r0, [pc, #588]	; (800c9b8 <_vfiprintf_r+0x77c>)
 800c76c:	2c10      	cmp	r4, #16
 800c76e:	f103 0301 	add.w	r3, r3, #1
 800c772:	f106 0108 	add.w	r1, r6, #8
 800c776:	6030      	str	r0, [r6, #0]
 800c778:	f300 8134 	bgt.w	800c9e4 <_vfiprintf_r+0x7a8>
 800c77c:	6074      	str	r4, [r6, #4]
 800c77e:	2b07      	cmp	r3, #7
 800c780:	4414      	add	r4, r2
 800c782:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800c786:	f340 813f 	ble.w	800ca08 <_vfiprintf_r+0x7cc>
 800c78a:	4639      	mov	r1, r7
 800c78c:	4648      	mov	r0, r9
 800c78e:	aa0e      	add	r2, sp, #56	; 0x38
 800c790:	f7ff fd21 	bl	800c1d6 <__sprint_r>
 800c794:	2800      	cmp	r0, #0
 800c796:	f040 8172 	bne.w	800ca7e <_vfiprintf_r+0x842>
 800c79a:	ae11      	add	r6, sp, #68	; 0x44
 800c79c:	9b01      	ldr	r3, [sp, #4]
 800c79e:	1aec      	subs	r4, r5, r3
 800c7a0:	2c00      	cmp	r4, #0
 800c7a2:	dd1a      	ble.n	800c7da <_vfiprintf_r+0x59e>
 800c7a4:	4d84      	ldr	r5, [pc, #528]	; (800c9b8 <_vfiprintf_r+0x77c>)
 800c7a6:	2c10      	cmp	r4, #16
 800c7a8:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800c7ac:	f106 0208 	add.w	r2, r6, #8
 800c7b0:	f103 0301 	add.w	r3, r3, #1
 800c7b4:	6035      	str	r5, [r6, #0]
 800c7b6:	f300 8129 	bgt.w	800ca0c <_vfiprintf_r+0x7d0>
 800c7ba:	6074      	str	r4, [r6, #4]
 800c7bc:	2b07      	cmp	r3, #7
 800c7be:	440c      	add	r4, r1
 800c7c0:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800c7c4:	f340 8133 	ble.w	800ca2e <_vfiprintf_r+0x7f2>
 800c7c8:	4639      	mov	r1, r7
 800c7ca:	4648      	mov	r0, r9
 800c7cc:	aa0e      	add	r2, sp, #56	; 0x38
 800c7ce:	f7ff fd02 	bl	800c1d6 <__sprint_r>
 800c7d2:	2800      	cmp	r0, #0
 800c7d4:	f040 8153 	bne.w	800ca7e <_vfiprintf_r+0x842>
 800c7d8:	ae11      	add	r6, sp, #68	; 0x44
 800c7da:	9b01      	ldr	r3, [sp, #4]
 800c7dc:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c7de:	6073      	str	r3, [r6, #4]
 800c7e0:	4418      	add	r0, r3
 800c7e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c7e4:	f8c6 8000 	str.w	r8, [r6]
 800c7e8:	3301      	adds	r3, #1
 800c7ea:	2b07      	cmp	r3, #7
 800c7ec:	9010      	str	r0, [sp, #64]	; 0x40
 800c7ee:	930f      	str	r3, [sp, #60]	; 0x3c
 800c7f0:	f300 811f 	bgt.w	800ca32 <_vfiprintf_r+0x7f6>
 800c7f4:	f106 0308 	add.w	r3, r6, #8
 800c7f8:	f01a 0f04 	tst.w	sl, #4
 800c7fc:	f040 8121 	bne.w	800ca42 <_vfiprintf_r+0x806>
 800c800:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800c804:	9905      	ldr	r1, [sp, #20]
 800c806:	428a      	cmp	r2, r1
 800c808:	bfac      	ite	ge
 800c80a:	189b      	addge	r3, r3, r2
 800c80c:	185b      	addlt	r3, r3, r1
 800c80e:	9303      	str	r3, [sp, #12]
 800c810:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c812:	b13b      	cbz	r3, 800c824 <_vfiprintf_r+0x5e8>
 800c814:	4639      	mov	r1, r7
 800c816:	4648      	mov	r0, r9
 800c818:	aa0e      	add	r2, sp, #56	; 0x38
 800c81a:	f7ff fcdc 	bl	800c1d6 <__sprint_r>
 800c81e:	2800      	cmp	r0, #0
 800c820:	f040 812d 	bne.w	800ca7e <_vfiprintf_r+0x842>
 800c824:	2300      	movs	r3, #0
 800c826:	465c      	mov	r4, fp
 800c828:	930f      	str	r3, [sp, #60]	; 0x3c
 800c82a:	ae11      	add	r6, sp, #68	; 0x44
 800c82c:	e565      	b.n	800c2fa <_vfiprintf_r+0xbe>
 800c82e:	4640      	mov	r0, r8
 800c830:	f7f3 fc8e 	bl	8000150 <strlen>
 800c834:	9001      	str	r0, [sp, #4]
 800c836:	e736      	b.n	800c6a6 <_vfiprintf_r+0x46a>
 800c838:	f04a 0a10 	orr.w	sl, sl, #16
 800c83c:	f01a 0f20 	tst.w	sl, #32
 800c840:	d006      	beq.n	800c850 <_vfiprintf_r+0x614>
 800c842:	3407      	adds	r4, #7
 800c844:	f024 0b07 	bic.w	fp, r4, #7
 800c848:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800c84c:	2301      	movs	r3, #1
 800c84e:	e6dc      	b.n	800c60a <_vfiprintf_r+0x3ce>
 800c850:	f01a 0f10 	tst.w	sl, #16
 800c854:	f104 0b04 	add.w	fp, r4, #4
 800c858:	d001      	beq.n	800c85e <_vfiprintf_r+0x622>
 800c85a:	6824      	ldr	r4, [r4, #0]
 800c85c:	e003      	b.n	800c866 <_vfiprintf_r+0x62a>
 800c85e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c862:	d002      	beq.n	800c86a <_vfiprintf_r+0x62e>
 800c864:	8824      	ldrh	r4, [r4, #0]
 800c866:	2500      	movs	r5, #0
 800c868:	e7f0      	b.n	800c84c <_vfiprintf_r+0x610>
 800c86a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c86e:	d0f4      	beq.n	800c85a <_vfiprintf_r+0x61e>
 800c870:	7824      	ldrb	r4, [r4, #0]
 800c872:	e7f8      	b.n	800c866 <_vfiprintf_r+0x62a>
 800c874:	4a51      	ldr	r2, [pc, #324]	; (800c9bc <_vfiprintf_r+0x780>)
 800c876:	e5d6      	b.n	800c426 <_vfiprintf_r+0x1ea>
 800c878:	f01a 0f10 	tst.w	sl, #16
 800c87c:	f104 0b04 	add.w	fp, r4, #4
 800c880:	d001      	beq.n	800c886 <_vfiprintf_r+0x64a>
 800c882:	6824      	ldr	r4, [r4, #0]
 800c884:	e003      	b.n	800c88e <_vfiprintf_r+0x652>
 800c886:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c88a:	d002      	beq.n	800c892 <_vfiprintf_r+0x656>
 800c88c:	8824      	ldrh	r4, [r4, #0]
 800c88e:	2500      	movs	r5, #0
 800c890:	e5d3      	b.n	800c43a <_vfiprintf_r+0x1fe>
 800c892:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c896:	d0f4      	beq.n	800c882 <_vfiprintf_r+0x646>
 800c898:	7824      	ldrb	r4, [r4, #0]
 800c89a:	e7f8      	b.n	800c88e <_vfiprintf_r+0x652>
 800c89c:	2d00      	cmp	r5, #0
 800c89e:	bf08      	it	eq
 800c8a0:	2c0a      	cmpeq	r4, #10
 800c8a2:	d205      	bcs.n	800c8b0 <_vfiprintf_r+0x674>
 800c8a4:	3430      	adds	r4, #48	; 0x30
 800c8a6:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800c8aa:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800c8ae:	e13b      	b.n	800cb28 <_vfiprintf_r+0x8ec>
 800c8b0:	f04f 0a00 	mov.w	sl, #0
 800c8b4:	ab3a      	add	r3, sp, #232	; 0xe8
 800c8b6:	9309      	str	r3, [sp, #36]	; 0x24
 800c8b8:	9b05      	ldr	r3, [sp, #20]
 800c8ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c8be:	930b      	str	r3, [sp, #44]	; 0x2c
 800c8c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8c2:	220a      	movs	r2, #10
 800c8c4:	4620      	mov	r0, r4
 800c8c6:	4629      	mov	r1, r5
 800c8c8:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800c8cc:	2300      	movs	r3, #0
 800c8ce:	f7f4 f92b 	bl	8000b28 <__aeabi_uldivmod>
 800c8d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8d4:	3230      	adds	r2, #48	; 0x30
 800c8d6:	f803 2c01 	strb.w	r2, [r3, #-1]
 800c8da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8dc:	f10a 0a01 	add.w	sl, sl, #1
 800c8e0:	b1d3      	cbz	r3, 800c918 <_vfiprintf_r+0x6dc>
 800c8e2:	9b07      	ldr	r3, [sp, #28]
 800c8e4:	781b      	ldrb	r3, [r3, #0]
 800c8e6:	4553      	cmp	r3, sl
 800c8e8:	d116      	bne.n	800c918 <_vfiprintf_r+0x6dc>
 800c8ea:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800c8ee:	d013      	beq.n	800c918 <_vfiprintf_r+0x6dc>
 800c8f0:	2d00      	cmp	r5, #0
 800c8f2:	bf08      	it	eq
 800c8f4:	2c0a      	cmpeq	r4, #10
 800c8f6:	d30f      	bcc.n	800c918 <_vfiprintf_r+0x6dc>
 800c8f8:	9b08      	ldr	r3, [sp, #32]
 800c8fa:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c8fc:	eba8 0803 	sub.w	r8, r8, r3
 800c900:	461a      	mov	r2, r3
 800c902:	4640      	mov	r0, r8
 800c904:	f7ff fbd9 	bl	800c0ba <strncpy>
 800c908:	9b07      	ldr	r3, [sp, #28]
 800c90a:	785b      	ldrb	r3, [r3, #1]
 800c90c:	b1a3      	cbz	r3, 800c938 <_vfiprintf_r+0x6fc>
 800c90e:	f04f 0a00 	mov.w	sl, #0
 800c912:	9b07      	ldr	r3, [sp, #28]
 800c914:	3301      	adds	r3, #1
 800c916:	9307      	str	r3, [sp, #28]
 800c918:	220a      	movs	r2, #10
 800c91a:	2300      	movs	r3, #0
 800c91c:	4620      	mov	r0, r4
 800c91e:	4629      	mov	r1, r5
 800c920:	f7f4 f902 	bl	8000b28 <__aeabi_uldivmod>
 800c924:	2d00      	cmp	r5, #0
 800c926:	bf08      	it	eq
 800c928:	2c0a      	cmpeq	r4, #10
 800c92a:	f0c0 80fd 	bcc.w	800cb28 <_vfiprintf_r+0x8ec>
 800c92e:	4604      	mov	r4, r0
 800c930:	460d      	mov	r5, r1
 800c932:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800c936:	e7c3      	b.n	800c8c0 <_vfiprintf_r+0x684>
 800c938:	469a      	mov	sl, r3
 800c93a:	e7ed      	b.n	800c918 <_vfiprintf_r+0x6dc>
 800c93c:	9a06      	ldr	r2, [sp, #24]
 800c93e:	f004 030f 	and.w	r3, r4, #15
 800c942:	5cd3      	ldrb	r3, [r2, r3]
 800c944:	092a      	lsrs	r2, r5, #4
 800c946:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800c94a:	0923      	lsrs	r3, r4, #4
 800c94c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800c950:	461c      	mov	r4, r3
 800c952:	4615      	mov	r5, r2
 800c954:	ea54 0305 	orrs.w	r3, r4, r5
 800c958:	d1f0      	bne.n	800c93c <_vfiprintf_r+0x700>
 800c95a:	e0e5      	b.n	800cb28 <_vfiprintf_r+0x8ec>
 800c95c:	b933      	cbnz	r3, 800c96c <_vfiprintf_r+0x730>
 800c95e:	f01a 0f01 	tst.w	sl, #1
 800c962:	d003      	beq.n	800c96c <_vfiprintf_r+0x730>
 800c964:	2330      	movs	r3, #48	; 0x30
 800c966:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800c96a:	e79e      	b.n	800c8aa <_vfiprintf_r+0x66e>
 800c96c:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800c970:	e0da      	b.n	800cb28 <_vfiprintf_r+0x8ec>
 800c972:	2b00      	cmp	r3, #0
 800c974:	f000 80a4 	beq.w	800cac0 <_vfiprintf_r+0x884>
 800c978:	2100      	movs	r1, #0
 800c97a:	46a3      	mov	fp, r4
 800c97c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800c980:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800c984:	e5e8      	b.n	800c558 <_vfiprintf_r+0x31c>
 800c986:	4605      	mov	r5, r0
 800c988:	e68d      	b.n	800c6a6 <_vfiprintf_r+0x46a>
 800c98a:	2010      	movs	r0, #16
 800c98c:	2b07      	cmp	r3, #7
 800c98e:	4402      	add	r2, r0
 800c990:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c994:	6070      	str	r0, [r6, #4]
 800c996:	dd07      	ble.n	800c9a8 <_vfiprintf_r+0x76c>
 800c998:	4639      	mov	r1, r7
 800c99a:	4648      	mov	r0, r9
 800c99c:	aa0e      	add	r2, sp, #56	; 0x38
 800c99e:	f7ff fc1a 	bl	800c1d6 <__sprint_r>
 800c9a2:	2800      	cmp	r0, #0
 800c9a4:	d16b      	bne.n	800ca7e <_vfiprintf_r+0x842>
 800c9a6:	a911      	add	r1, sp, #68	; 0x44
 800c9a8:	460e      	mov	r6, r1
 800c9aa:	3c10      	subs	r4, #16
 800c9ac:	e696      	b.n	800c6dc <_vfiprintf_r+0x4a0>
 800c9ae:	460e      	mov	r6, r1
 800c9b0:	e6af      	b.n	800c712 <_vfiprintf_r+0x4d6>
 800c9b2:	bf00      	nop
 800c9b4:	0800dd04 	.word	0x0800dd04
 800c9b8:	0800dd14 	.word	0x0800dd14
 800c9bc:	0800dad5 	.word	0x0800dad5
 800c9c0:	4639      	mov	r1, r7
 800c9c2:	4648      	mov	r0, r9
 800c9c4:	aa0e      	add	r2, sp, #56	; 0x38
 800c9c6:	f7ff fc06 	bl	800c1d6 <__sprint_r>
 800c9ca:	2800      	cmp	r0, #0
 800c9cc:	d157      	bne.n	800ca7e <_vfiprintf_r+0x842>
 800c9ce:	ae11      	add	r6, sp, #68	; 0x44
 800c9d0:	e6b1      	b.n	800c736 <_vfiprintf_r+0x4fa>
 800c9d2:	4639      	mov	r1, r7
 800c9d4:	4648      	mov	r0, r9
 800c9d6:	aa0e      	add	r2, sp, #56	; 0x38
 800c9d8:	f7ff fbfd 	bl	800c1d6 <__sprint_r>
 800c9dc:	2800      	cmp	r0, #0
 800c9de:	d14e      	bne.n	800ca7e <_vfiprintf_r+0x842>
 800c9e0:	ae11      	add	r6, sp, #68	; 0x44
 800c9e2:	e6b8      	b.n	800c756 <_vfiprintf_r+0x51a>
 800c9e4:	2010      	movs	r0, #16
 800c9e6:	2b07      	cmp	r3, #7
 800c9e8:	4402      	add	r2, r0
 800c9ea:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c9ee:	6070      	str	r0, [r6, #4]
 800c9f0:	dd07      	ble.n	800ca02 <_vfiprintf_r+0x7c6>
 800c9f2:	4639      	mov	r1, r7
 800c9f4:	4648      	mov	r0, r9
 800c9f6:	aa0e      	add	r2, sp, #56	; 0x38
 800c9f8:	f7ff fbed 	bl	800c1d6 <__sprint_r>
 800c9fc:	2800      	cmp	r0, #0
 800c9fe:	d13e      	bne.n	800ca7e <_vfiprintf_r+0x842>
 800ca00:	a911      	add	r1, sp, #68	; 0x44
 800ca02:	460e      	mov	r6, r1
 800ca04:	3c10      	subs	r4, #16
 800ca06:	e6ae      	b.n	800c766 <_vfiprintf_r+0x52a>
 800ca08:	460e      	mov	r6, r1
 800ca0a:	e6c7      	b.n	800c79c <_vfiprintf_r+0x560>
 800ca0c:	2010      	movs	r0, #16
 800ca0e:	2b07      	cmp	r3, #7
 800ca10:	4401      	add	r1, r0
 800ca12:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800ca16:	6070      	str	r0, [r6, #4]
 800ca18:	dd06      	ble.n	800ca28 <_vfiprintf_r+0x7ec>
 800ca1a:	4639      	mov	r1, r7
 800ca1c:	4648      	mov	r0, r9
 800ca1e:	aa0e      	add	r2, sp, #56	; 0x38
 800ca20:	f7ff fbd9 	bl	800c1d6 <__sprint_r>
 800ca24:	bb58      	cbnz	r0, 800ca7e <_vfiprintf_r+0x842>
 800ca26:	aa11      	add	r2, sp, #68	; 0x44
 800ca28:	4616      	mov	r6, r2
 800ca2a:	3c10      	subs	r4, #16
 800ca2c:	e6bb      	b.n	800c7a6 <_vfiprintf_r+0x56a>
 800ca2e:	4616      	mov	r6, r2
 800ca30:	e6d3      	b.n	800c7da <_vfiprintf_r+0x59e>
 800ca32:	4639      	mov	r1, r7
 800ca34:	4648      	mov	r0, r9
 800ca36:	aa0e      	add	r2, sp, #56	; 0x38
 800ca38:	f7ff fbcd 	bl	800c1d6 <__sprint_r>
 800ca3c:	b9f8      	cbnz	r0, 800ca7e <_vfiprintf_r+0x842>
 800ca3e:	ab11      	add	r3, sp, #68	; 0x44
 800ca40:	e6da      	b.n	800c7f8 <_vfiprintf_r+0x5bc>
 800ca42:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800ca46:	1a54      	subs	r4, r2, r1
 800ca48:	2c00      	cmp	r4, #0
 800ca4a:	f77f aed9 	ble.w	800c800 <_vfiprintf_r+0x5c4>
 800ca4e:	2610      	movs	r6, #16
 800ca50:	4d39      	ldr	r5, [pc, #228]	; (800cb38 <_vfiprintf_r+0x8fc>)
 800ca52:	2c10      	cmp	r4, #16
 800ca54:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800ca58:	601d      	str	r5, [r3, #0]
 800ca5a:	f102 0201 	add.w	r2, r2, #1
 800ca5e:	dc1d      	bgt.n	800ca9c <_vfiprintf_r+0x860>
 800ca60:	605c      	str	r4, [r3, #4]
 800ca62:	2a07      	cmp	r2, #7
 800ca64:	440c      	add	r4, r1
 800ca66:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800ca6a:	f77f aec9 	ble.w	800c800 <_vfiprintf_r+0x5c4>
 800ca6e:	4639      	mov	r1, r7
 800ca70:	4648      	mov	r0, r9
 800ca72:	aa0e      	add	r2, sp, #56	; 0x38
 800ca74:	f7ff fbaf 	bl	800c1d6 <__sprint_r>
 800ca78:	2800      	cmp	r0, #0
 800ca7a:	f43f aec1 	beq.w	800c800 <_vfiprintf_r+0x5c4>
 800ca7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ca80:	07d9      	lsls	r1, r3, #31
 800ca82:	d405      	bmi.n	800ca90 <_vfiprintf_r+0x854>
 800ca84:	89bb      	ldrh	r3, [r7, #12]
 800ca86:	059a      	lsls	r2, r3, #22
 800ca88:	d402      	bmi.n	800ca90 <_vfiprintf_r+0x854>
 800ca8a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ca8c:	f7fe fd1d 	bl	800b4ca <__retarget_lock_release_recursive>
 800ca90:	89bb      	ldrh	r3, [r7, #12]
 800ca92:	065b      	lsls	r3, r3, #25
 800ca94:	f57f ac03 	bpl.w	800c29e <_vfiprintf_r+0x62>
 800ca98:	f7ff bbfe 	b.w	800c298 <_vfiprintf_r+0x5c>
 800ca9c:	3110      	adds	r1, #16
 800ca9e:	2a07      	cmp	r2, #7
 800caa0:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800caa4:	605e      	str	r6, [r3, #4]
 800caa6:	dc02      	bgt.n	800caae <_vfiprintf_r+0x872>
 800caa8:	3308      	adds	r3, #8
 800caaa:	3c10      	subs	r4, #16
 800caac:	e7d1      	b.n	800ca52 <_vfiprintf_r+0x816>
 800caae:	4639      	mov	r1, r7
 800cab0:	4648      	mov	r0, r9
 800cab2:	aa0e      	add	r2, sp, #56	; 0x38
 800cab4:	f7ff fb8f 	bl	800c1d6 <__sprint_r>
 800cab8:	2800      	cmp	r0, #0
 800caba:	d1e0      	bne.n	800ca7e <_vfiprintf_r+0x842>
 800cabc:	ab11      	add	r3, sp, #68	; 0x44
 800cabe:	e7f4      	b.n	800caaa <_vfiprintf_r+0x86e>
 800cac0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cac2:	b913      	cbnz	r3, 800caca <_vfiprintf_r+0x88e>
 800cac4:	2300      	movs	r3, #0
 800cac6:	930f      	str	r3, [sp, #60]	; 0x3c
 800cac8:	e7d9      	b.n	800ca7e <_vfiprintf_r+0x842>
 800caca:	4639      	mov	r1, r7
 800cacc:	4648      	mov	r0, r9
 800cace:	aa0e      	add	r2, sp, #56	; 0x38
 800cad0:	f7ff fb81 	bl	800c1d6 <__sprint_r>
 800cad4:	2800      	cmp	r0, #0
 800cad6:	d0f5      	beq.n	800cac4 <_vfiprintf_r+0x888>
 800cad8:	e7d1      	b.n	800ca7e <_vfiprintf_r+0x842>
 800cada:	ea54 0205 	orrs.w	r2, r4, r5
 800cade:	f8cd a014 	str.w	sl, [sp, #20]
 800cae2:	f43f ada4 	beq.w	800c62e <_vfiprintf_r+0x3f2>
 800cae6:	2b01      	cmp	r3, #1
 800cae8:	f43f aed8 	beq.w	800c89c <_vfiprintf_r+0x660>
 800caec:	2b02      	cmp	r3, #2
 800caee:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800caf2:	f43f af23 	beq.w	800c93c <_vfiprintf_r+0x700>
 800caf6:	08e2      	lsrs	r2, r4, #3
 800caf8:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800cafc:	08e8      	lsrs	r0, r5, #3
 800cafe:	f004 0307 	and.w	r3, r4, #7
 800cb02:	4605      	mov	r5, r0
 800cb04:	4614      	mov	r4, r2
 800cb06:	3330      	adds	r3, #48	; 0x30
 800cb08:	ea54 0205 	orrs.w	r2, r4, r5
 800cb0c:	4641      	mov	r1, r8
 800cb0e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800cb12:	d1f0      	bne.n	800caf6 <_vfiprintf_r+0x8ba>
 800cb14:	9a05      	ldr	r2, [sp, #20]
 800cb16:	07d0      	lsls	r0, r2, #31
 800cb18:	d506      	bpl.n	800cb28 <_vfiprintf_r+0x8ec>
 800cb1a:	2b30      	cmp	r3, #48	; 0x30
 800cb1c:	d004      	beq.n	800cb28 <_vfiprintf_r+0x8ec>
 800cb1e:	2330      	movs	r3, #48	; 0x30
 800cb20:	f808 3c01 	strb.w	r3, [r8, #-1]
 800cb24:	f1a1 0802 	sub.w	r8, r1, #2
 800cb28:	ab3a      	add	r3, sp, #232	; 0xe8
 800cb2a:	eba3 0308 	sub.w	r3, r3, r8
 800cb2e:	9d01      	ldr	r5, [sp, #4]
 800cb30:	f8dd a014 	ldr.w	sl, [sp, #20]
 800cb34:	9301      	str	r3, [sp, #4]
 800cb36:	e5b6      	b.n	800c6a6 <_vfiprintf_r+0x46a>
 800cb38:	0800dd04 	.word	0x0800dd04

0800cb3c <__sbprintf>:
 800cb3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb3e:	461f      	mov	r7, r3
 800cb40:	898b      	ldrh	r3, [r1, #12]
 800cb42:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800cb46:	f023 0302 	bic.w	r3, r3, #2
 800cb4a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800cb4e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800cb50:	4615      	mov	r5, r2
 800cb52:	9319      	str	r3, [sp, #100]	; 0x64
 800cb54:	89cb      	ldrh	r3, [r1, #14]
 800cb56:	4606      	mov	r6, r0
 800cb58:	f8ad 300e 	strh.w	r3, [sp, #14]
 800cb5c:	69cb      	ldr	r3, [r1, #28]
 800cb5e:	a816      	add	r0, sp, #88	; 0x58
 800cb60:	9307      	str	r3, [sp, #28]
 800cb62:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800cb64:	460c      	mov	r4, r1
 800cb66:	9309      	str	r3, [sp, #36]	; 0x24
 800cb68:	ab1a      	add	r3, sp, #104	; 0x68
 800cb6a:	9300      	str	r3, [sp, #0]
 800cb6c:	9304      	str	r3, [sp, #16]
 800cb6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cb72:	9302      	str	r3, [sp, #8]
 800cb74:	9305      	str	r3, [sp, #20]
 800cb76:	2300      	movs	r3, #0
 800cb78:	9306      	str	r3, [sp, #24]
 800cb7a:	f7fe fca3 	bl	800b4c4 <__retarget_lock_init_recursive>
 800cb7e:	462a      	mov	r2, r5
 800cb80:	463b      	mov	r3, r7
 800cb82:	4669      	mov	r1, sp
 800cb84:	4630      	mov	r0, r6
 800cb86:	f7ff fb59 	bl	800c23c <_vfiprintf_r>
 800cb8a:	1e05      	subs	r5, r0, #0
 800cb8c:	db07      	blt.n	800cb9e <__sbprintf+0x62>
 800cb8e:	4669      	mov	r1, sp
 800cb90:	4630      	mov	r0, r6
 800cb92:	f7fe f96d 	bl	800ae70 <_fflush_r>
 800cb96:	2800      	cmp	r0, #0
 800cb98:	bf18      	it	ne
 800cb9a:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 800cb9e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800cba2:	9816      	ldr	r0, [sp, #88]	; 0x58
 800cba4:	065b      	lsls	r3, r3, #25
 800cba6:	bf42      	ittt	mi
 800cba8:	89a3      	ldrhmi	r3, [r4, #12]
 800cbaa:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800cbae:	81a3      	strhmi	r3, [r4, #12]
 800cbb0:	f7fe fc89 	bl	800b4c6 <__retarget_lock_close_recursive>
 800cbb4:	4628      	mov	r0, r5
 800cbb6:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800cbba:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cbbc <_write_r>:
 800cbbc:	b538      	push	{r3, r4, r5, lr}
 800cbbe:	4604      	mov	r4, r0
 800cbc0:	4608      	mov	r0, r1
 800cbc2:	4611      	mov	r1, r2
 800cbc4:	2200      	movs	r2, #0
 800cbc6:	4d05      	ldr	r5, [pc, #20]	; (800cbdc <_write_r+0x20>)
 800cbc8:	602a      	str	r2, [r5, #0]
 800cbca:	461a      	mov	r2, r3
 800cbcc:	f7f5 ffe0 	bl	8002b90 <_write>
 800cbd0:	1c43      	adds	r3, r0, #1
 800cbd2:	d102      	bne.n	800cbda <_write_r+0x1e>
 800cbd4:	682b      	ldr	r3, [r5, #0]
 800cbd6:	b103      	cbz	r3, 800cbda <_write_r+0x1e>
 800cbd8:	6023      	str	r3, [r4, #0]
 800cbda:	bd38      	pop	{r3, r4, r5, pc}
 800cbdc:	20001178 	.word	0x20001178

0800cbe0 <__register_exitproc>:
 800cbe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cbe4:	4d1c      	ldr	r5, [pc, #112]	; (800cc58 <__register_exitproc+0x78>)
 800cbe6:	4606      	mov	r6, r0
 800cbe8:	6828      	ldr	r0, [r5, #0]
 800cbea:	4698      	mov	r8, r3
 800cbec:	460f      	mov	r7, r1
 800cbee:	4691      	mov	r9, r2
 800cbf0:	f7fe fc6a 	bl	800b4c8 <__retarget_lock_acquire_recursive>
 800cbf4:	4b19      	ldr	r3, [pc, #100]	; (800cc5c <__register_exitproc+0x7c>)
 800cbf6:	4628      	mov	r0, r5
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800cbfe:	b91c      	cbnz	r4, 800cc08 <__register_exitproc+0x28>
 800cc00:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800cc04:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800cc08:	6865      	ldr	r5, [r4, #4]
 800cc0a:	6800      	ldr	r0, [r0, #0]
 800cc0c:	2d1f      	cmp	r5, #31
 800cc0e:	dd05      	ble.n	800cc1c <__register_exitproc+0x3c>
 800cc10:	f7fe fc5b 	bl	800b4ca <__retarget_lock_release_recursive>
 800cc14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cc18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc1c:	b19e      	cbz	r6, 800cc46 <__register_exitproc+0x66>
 800cc1e:	2201      	movs	r2, #1
 800cc20:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800cc24:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800cc28:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800cc2c:	40aa      	lsls	r2, r5
 800cc2e:	4313      	orrs	r3, r2
 800cc30:	2e02      	cmp	r6, #2
 800cc32:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800cc36:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800cc3a:	bf02      	ittt	eq
 800cc3c:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800cc40:	431a      	orreq	r2, r3
 800cc42:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800cc46:	1c6b      	adds	r3, r5, #1
 800cc48:	3502      	adds	r5, #2
 800cc4a:	6063      	str	r3, [r4, #4]
 800cc4c:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800cc50:	f7fe fc3b 	bl	800b4ca <__retarget_lock_release_recursive>
 800cc54:	2000      	movs	r0, #0
 800cc56:	e7df      	b.n	800cc18 <__register_exitproc+0x38>
 800cc58:	20000868 	.word	0x20000868
 800cc5c:	0800dab0 	.word	0x0800dab0

0800cc60 <__assert_func>:
 800cc60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cc62:	4614      	mov	r4, r2
 800cc64:	461a      	mov	r2, r3
 800cc66:	4b09      	ldr	r3, [pc, #36]	; (800cc8c <__assert_func+0x2c>)
 800cc68:	4605      	mov	r5, r0
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	68d8      	ldr	r0, [r3, #12]
 800cc6e:	b14c      	cbz	r4, 800cc84 <__assert_func+0x24>
 800cc70:	4b07      	ldr	r3, [pc, #28]	; (800cc90 <__assert_func+0x30>)
 800cc72:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cc76:	9100      	str	r1, [sp, #0]
 800cc78:	462b      	mov	r3, r5
 800cc7a:	4906      	ldr	r1, [pc, #24]	; (800cc94 <__assert_func+0x34>)
 800cc7c:	f000 f8a4 	bl	800cdc8 <fiprintf>
 800cc80:	f000 f9e9 	bl	800d056 <abort>
 800cc84:	4b04      	ldr	r3, [pc, #16]	; (800cc98 <__assert_func+0x38>)
 800cc86:	461c      	mov	r4, r3
 800cc88:	e7f3      	b.n	800cc72 <__assert_func+0x12>
 800cc8a:	bf00      	nop
 800cc8c:	2000002c 	.word	0x2000002c
 800cc90:	0800dd24 	.word	0x0800dd24
 800cc94:	0800dd31 	.word	0x0800dd31
 800cc98:	0800dd5f 	.word	0x0800dd5f

0800cc9c <_calloc_r>:
 800cc9c:	b510      	push	{r4, lr}
 800cc9e:	4351      	muls	r1, r2
 800cca0:	f7fa f9b8 	bl	8007014 <_malloc_r>
 800cca4:	4604      	mov	r4, r0
 800cca6:	b198      	cbz	r0, 800ccd0 <_calloc_r+0x34>
 800cca8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800ccac:	f022 0203 	bic.w	r2, r2, #3
 800ccb0:	3a04      	subs	r2, #4
 800ccb2:	2a24      	cmp	r2, #36	; 0x24
 800ccb4:	d81b      	bhi.n	800ccee <_calloc_r+0x52>
 800ccb6:	2a13      	cmp	r2, #19
 800ccb8:	d917      	bls.n	800ccea <_calloc_r+0x4e>
 800ccba:	2100      	movs	r1, #0
 800ccbc:	2a1b      	cmp	r2, #27
 800ccbe:	e9c0 1100 	strd	r1, r1, [r0]
 800ccc2:	d807      	bhi.n	800ccd4 <_calloc_r+0x38>
 800ccc4:	f100 0308 	add.w	r3, r0, #8
 800ccc8:	2200      	movs	r2, #0
 800ccca:	e9c3 2200 	strd	r2, r2, [r3]
 800ccce:	609a      	str	r2, [r3, #8]
 800ccd0:	4620      	mov	r0, r4
 800ccd2:	bd10      	pop	{r4, pc}
 800ccd4:	2a24      	cmp	r2, #36	; 0x24
 800ccd6:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800ccda:	bf11      	iteee	ne
 800ccdc:	f100 0310 	addne.w	r3, r0, #16
 800cce0:	6101      	streq	r1, [r0, #16]
 800cce2:	f100 0318 	addeq.w	r3, r0, #24
 800cce6:	6141      	streq	r1, [r0, #20]
 800cce8:	e7ee      	b.n	800ccc8 <_calloc_r+0x2c>
 800ccea:	4603      	mov	r3, r0
 800ccec:	e7ec      	b.n	800ccc8 <_calloc_r+0x2c>
 800ccee:	2100      	movs	r1, #0
 800ccf0:	f7fa fbd2 	bl	8007498 <memset>
 800ccf4:	e7ec      	b.n	800ccd0 <_calloc_r+0x34>
	...

0800ccf8 <_close_r>:
 800ccf8:	b538      	push	{r3, r4, r5, lr}
 800ccfa:	2300      	movs	r3, #0
 800ccfc:	4d05      	ldr	r5, [pc, #20]	; (800cd14 <_close_r+0x1c>)
 800ccfe:	4604      	mov	r4, r0
 800cd00:	4608      	mov	r0, r1
 800cd02:	602b      	str	r3, [r5, #0]
 800cd04:	f000 fa6a 	bl	800d1dc <_close>
 800cd08:	1c43      	adds	r3, r0, #1
 800cd0a:	d102      	bne.n	800cd12 <_close_r+0x1a>
 800cd0c:	682b      	ldr	r3, [r5, #0]
 800cd0e:	b103      	cbz	r3, 800cd12 <_close_r+0x1a>
 800cd10:	6023      	str	r3, [r4, #0]
 800cd12:	bd38      	pop	{r3, r4, r5, pc}
 800cd14:	20001178 	.word	0x20001178

0800cd18 <_fclose_r>:
 800cd18:	b570      	push	{r4, r5, r6, lr}
 800cd1a:	4606      	mov	r6, r0
 800cd1c:	460c      	mov	r4, r1
 800cd1e:	b911      	cbnz	r1, 800cd26 <_fclose_r+0xe>
 800cd20:	2500      	movs	r5, #0
 800cd22:	4628      	mov	r0, r5
 800cd24:	bd70      	pop	{r4, r5, r6, pc}
 800cd26:	b118      	cbz	r0, 800cd30 <_fclose_r+0x18>
 800cd28:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800cd2a:	b90b      	cbnz	r3, 800cd30 <_fclose_r+0x18>
 800cd2c:	f7fe f90c 	bl	800af48 <__sinit>
 800cd30:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cd32:	07d8      	lsls	r0, r3, #31
 800cd34:	d405      	bmi.n	800cd42 <_fclose_r+0x2a>
 800cd36:	89a3      	ldrh	r3, [r4, #12]
 800cd38:	0599      	lsls	r1, r3, #22
 800cd3a:	d402      	bmi.n	800cd42 <_fclose_r+0x2a>
 800cd3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cd3e:	f7fe fbc3 	bl	800b4c8 <__retarget_lock_acquire_recursive>
 800cd42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd46:	b93b      	cbnz	r3, 800cd58 <_fclose_r+0x40>
 800cd48:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800cd4a:	f015 0501 	ands.w	r5, r5, #1
 800cd4e:	d1e7      	bne.n	800cd20 <_fclose_r+0x8>
 800cd50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cd52:	f7fe fbba 	bl	800b4ca <__retarget_lock_release_recursive>
 800cd56:	e7e4      	b.n	800cd22 <_fclose_r+0xa>
 800cd58:	4621      	mov	r1, r4
 800cd5a:	4630      	mov	r0, r6
 800cd5c:	f7fd fffa 	bl	800ad54 <__sflush_r>
 800cd60:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800cd62:	4605      	mov	r5, r0
 800cd64:	b133      	cbz	r3, 800cd74 <_fclose_r+0x5c>
 800cd66:	4630      	mov	r0, r6
 800cd68:	69e1      	ldr	r1, [r4, #28]
 800cd6a:	4798      	blx	r3
 800cd6c:	2800      	cmp	r0, #0
 800cd6e:	bfb8      	it	lt
 800cd70:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 800cd74:	89a3      	ldrh	r3, [r4, #12]
 800cd76:	061a      	lsls	r2, r3, #24
 800cd78:	d503      	bpl.n	800cd82 <_fclose_r+0x6a>
 800cd7a:	4630      	mov	r0, r6
 800cd7c:	6921      	ldr	r1, [r4, #16]
 800cd7e:	f7fe f973 	bl	800b068 <_free_r>
 800cd82:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800cd84:	b141      	cbz	r1, 800cd98 <_fclose_r+0x80>
 800cd86:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800cd8a:	4299      	cmp	r1, r3
 800cd8c:	d002      	beq.n	800cd94 <_fclose_r+0x7c>
 800cd8e:	4630      	mov	r0, r6
 800cd90:	f7fe f96a 	bl	800b068 <_free_r>
 800cd94:	2300      	movs	r3, #0
 800cd96:	6323      	str	r3, [r4, #48]	; 0x30
 800cd98:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800cd9a:	b121      	cbz	r1, 800cda6 <_fclose_r+0x8e>
 800cd9c:	4630      	mov	r0, r6
 800cd9e:	f7fe f963 	bl	800b068 <_free_r>
 800cda2:	2300      	movs	r3, #0
 800cda4:	6463      	str	r3, [r4, #68]	; 0x44
 800cda6:	f7fe f8b7 	bl	800af18 <__sfp_lock_acquire>
 800cdaa:	2300      	movs	r3, #0
 800cdac:	81a3      	strh	r3, [r4, #12]
 800cdae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cdb0:	07db      	lsls	r3, r3, #31
 800cdb2:	d402      	bmi.n	800cdba <_fclose_r+0xa2>
 800cdb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cdb6:	f7fe fb88 	bl	800b4ca <__retarget_lock_release_recursive>
 800cdba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cdbc:	f7fe fb83 	bl	800b4c6 <__retarget_lock_close_recursive>
 800cdc0:	f7fe f8b0 	bl	800af24 <__sfp_lock_release>
 800cdc4:	e7ad      	b.n	800cd22 <_fclose_r+0xa>
	...

0800cdc8 <fiprintf>:
 800cdc8:	b40e      	push	{r1, r2, r3}
 800cdca:	b503      	push	{r0, r1, lr}
 800cdcc:	4601      	mov	r1, r0
 800cdce:	ab03      	add	r3, sp, #12
 800cdd0:	4805      	ldr	r0, [pc, #20]	; (800cde8 <fiprintf+0x20>)
 800cdd2:	f853 2b04 	ldr.w	r2, [r3], #4
 800cdd6:	6800      	ldr	r0, [r0, #0]
 800cdd8:	9301      	str	r3, [sp, #4]
 800cdda:	f7ff fa2f 	bl	800c23c <_vfiprintf_r>
 800cdde:	b002      	add	sp, #8
 800cde0:	f85d eb04 	ldr.w	lr, [sp], #4
 800cde4:	b003      	add	sp, #12
 800cde6:	4770      	bx	lr
 800cde8:	2000002c 	.word	0x2000002c

0800cdec <__fputwc>:
 800cdec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cdf0:	4680      	mov	r8, r0
 800cdf2:	460e      	mov	r6, r1
 800cdf4:	4615      	mov	r5, r2
 800cdf6:	f000 f885 	bl	800cf04 <__locale_mb_cur_max>
 800cdfa:	2801      	cmp	r0, #1
 800cdfc:	4604      	mov	r4, r0
 800cdfe:	d11b      	bne.n	800ce38 <__fputwc+0x4c>
 800ce00:	1e73      	subs	r3, r6, #1
 800ce02:	2bfe      	cmp	r3, #254	; 0xfe
 800ce04:	d818      	bhi.n	800ce38 <__fputwc+0x4c>
 800ce06:	f88d 6004 	strb.w	r6, [sp, #4]
 800ce0a:	2700      	movs	r7, #0
 800ce0c:	f10d 0904 	add.w	r9, sp, #4
 800ce10:	42a7      	cmp	r7, r4
 800ce12:	d020      	beq.n	800ce56 <__fputwc+0x6a>
 800ce14:	68ab      	ldr	r3, [r5, #8]
 800ce16:	f817 1009 	ldrb.w	r1, [r7, r9]
 800ce1a:	3b01      	subs	r3, #1
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	60ab      	str	r3, [r5, #8]
 800ce20:	da04      	bge.n	800ce2c <__fputwc+0x40>
 800ce22:	69aa      	ldr	r2, [r5, #24]
 800ce24:	4293      	cmp	r3, r2
 800ce26:	db1a      	blt.n	800ce5e <__fputwc+0x72>
 800ce28:	290a      	cmp	r1, #10
 800ce2a:	d018      	beq.n	800ce5e <__fputwc+0x72>
 800ce2c:	682b      	ldr	r3, [r5, #0]
 800ce2e:	1c5a      	adds	r2, r3, #1
 800ce30:	602a      	str	r2, [r5, #0]
 800ce32:	7019      	strb	r1, [r3, #0]
 800ce34:	3701      	adds	r7, #1
 800ce36:	e7eb      	b.n	800ce10 <__fputwc+0x24>
 800ce38:	4632      	mov	r2, r6
 800ce3a:	4640      	mov	r0, r8
 800ce3c:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800ce40:	a901      	add	r1, sp, #4
 800ce42:	f000 f8e5 	bl	800d010 <_wcrtomb_r>
 800ce46:	1c42      	adds	r2, r0, #1
 800ce48:	4604      	mov	r4, r0
 800ce4a:	d1de      	bne.n	800ce0a <__fputwc+0x1e>
 800ce4c:	4606      	mov	r6, r0
 800ce4e:	89ab      	ldrh	r3, [r5, #12]
 800ce50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce54:	81ab      	strh	r3, [r5, #12]
 800ce56:	4630      	mov	r0, r6
 800ce58:	b003      	add	sp, #12
 800ce5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce5e:	462a      	mov	r2, r5
 800ce60:	4640      	mov	r0, r8
 800ce62:	f000 f88b 	bl	800cf7c <__swbuf_r>
 800ce66:	1c43      	adds	r3, r0, #1
 800ce68:	d1e4      	bne.n	800ce34 <__fputwc+0x48>
 800ce6a:	4606      	mov	r6, r0
 800ce6c:	e7f3      	b.n	800ce56 <__fputwc+0x6a>

0800ce6e <_fputwc_r>:
 800ce6e:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800ce70:	b570      	push	{r4, r5, r6, lr}
 800ce72:	07db      	lsls	r3, r3, #31
 800ce74:	4605      	mov	r5, r0
 800ce76:	460e      	mov	r6, r1
 800ce78:	4614      	mov	r4, r2
 800ce7a:	d405      	bmi.n	800ce88 <_fputwc_r+0x1a>
 800ce7c:	8993      	ldrh	r3, [r2, #12]
 800ce7e:	0598      	lsls	r0, r3, #22
 800ce80:	d402      	bmi.n	800ce88 <_fputwc_r+0x1a>
 800ce82:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800ce84:	f7fe fb20 	bl	800b4c8 <__retarget_lock_acquire_recursive>
 800ce88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce8c:	0499      	lsls	r1, r3, #18
 800ce8e:	d406      	bmi.n	800ce9e <_fputwc_r+0x30>
 800ce90:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ce94:	81a3      	strh	r3, [r4, #12]
 800ce96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ce98:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ce9c:	6663      	str	r3, [r4, #100]	; 0x64
 800ce9e:	4622      	mov	r2, r4
 800cea0:	4628      	mov	r0, r5
 800cea2:	4631      	mov	r1, r6
 800cea4:	f7ff ffa2 	bl	800cdec <__fputwc>
 800cea8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ceaa:	4605      	mov	r5, r0
 800ceac:	07da      	lsls	r2, r3, #31
 800ceae:	d405      	bmi.n	800cebc <_fputwc_r+0x4e>
 800ceb0:	89a3      	ldrh	r3, [r4, #12]
 800ceb2:	059b      	lsls	r3, r3, #22
 800ceb4:	d402      	bmi.n	800cebc <_fputwc_r+0x4e>
 800ceb6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ceb8:	f7fe fb07 	bl	800b4ca <__retarget_lock_release_recursive>
 800cebc:	4628      	mov	r0, r5
 800cebe:	bd70      	pop	{r4, r5, r6, pc}

0800cec0 <_fstat_r>:
 800cec0:	b538      	push	{r3, r4, r5, lr}
 800cec2:	2300      	movs	r3, #0
 800cec4:	4d06      	ldr	r5, [pc, #24]	; (800cee0 <_fstat_r+0x20>)
 800cec6:	4604      	mov	r4, r0
 800cec8:	4608      	mov	r0, r1
 800ceca:	4611      	mov	r1, r2
 800cecc:	602b      	str	r3, [r5, #0]
 800cece:	f7f5 fd87 	bl	80029e0 <_fstat>
 800ced2:	1c43      	adds	r3, r0, #1
 800ced4:	d102      	bne.n	800cedc <_fstat_r+0x1c>
 800ced6:	682b      	ldr	r3, [r5, #0]
 800ced8:	b103      	cbz	r3, 800cedc <_fstat_r+0x1c>
 800ceda:	6023      	str	r3, [r4, #0]
 800cedc:	bd38      	pop	{r3, r4, r5, pc}
 800cede:	bf00      	nop
 800cee0:	20001178 	.word	0x20001178

0800cee4 <_isatty_r>:
 800cee4:	b538      	push	{r3, r4, r5, lr}
 800cee6:	2300      	movs	r3, #0
 800cee8:	4d05      	ldr	r5, [pc, #20]	; (800cf00 <_isatty_r+0x1c>)
 800ceea:	4604      	mov	r4, r0
 800ceec:	4608      	mov	r0, r1
 800ceee:	602b      	str	r3, [r5, #0]
 800cef0:	f000 f99a 	bl	800d228 <_isatty>
 800cef4:	1c43      	adds	r3, r0, #1
 800cef6:	d102      	bne.n	800cefe <_isatty_r+0x1a>
 800cef8:	682b      	ldr	r3, [r5, #0]
 800cefa:	b103      	cbz	r3, 800cefe <_isatty_r+0x1a>
 800cefc:	6023      	str	r3, [r4, #0]
 800cefe:	bd38      	pop	{r3, r4, r5, pc}
 800cf00:	20001178 	.word	0x20001178

0800cf04 <__locale_mb_cur_max>:
 800cf04:	4b01      	ldr	r3, [pc, #4]	; (800cf0c <__locale_mb_cur_max+0x8>)
 800cf06:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800cf0a:	4770      	bx	lr
 800cf0c:	2000086c 	.word	0x2000086c

0800cf10 <_lseek_r>:
 800cf10:	b538      	push	{r3, r4, r5, lr}
 800cf12:	4604      	mov	r4, r0
 800cf14:	4608      	mov	r0, r1
 800cf16:	4611      	mov	r1, r2
 800cf18:	2200      	movs	r2, #0
 800cf1a:	4d05      	ldr	r5, [pc, #20]	; (800cf30 <_lseek_r+0x20>)
 800cf1c:	602a      	str	r2, [r5, #0]
 800cf1e:	461a      	mov	r2, r3
 800cf20:	f000 f94c 	bl	800d1bc <_lseek>
 800cf24:	1c43      	adds	r3, r0, #1
 800cf26:	d102      	bne.n	800cf2e <_lseek_r+0x1e>
 800cf28:	682b      	ldr	r3, [r5, #0]
 800cf2a:	b103      	cbz	r3, 800cf2e <_lseek_r+0x1e>
 800cf2c:	6023      	str	r3, [r4, #0]
 800cf2e:	bd38      	pop	{r3, r4, r5, pc}
 800cf30:	20001178 	.word	0x20001178

0800cf34 <__ascii_mbtowc>:
 800cf34:	b082      	sub	sp, #8
 800cf36:	b901      	cbnz	r1, 800cf3a <__ascii_mbtowc+0x6>
 800cf38:	a901      	add	r1, sp, #4
 800cf3a:	b142      	cbz	r2, 800cf4e <__ascii_mbtowc+0x1a>
 800cf3c:	b14b      	cbz	r3, 800cf52 <__ascii_mbtowc+0x1e>
 800cf3e:	7813      	ldrb	r3, [r2, #0]
 800cf40:	600b      	str	r3, [r1, #0]
 800cf42:	7812      	ldrb	r2, [r2, #0]
 800cf44:	1e10      	subs	r0, r2, #0
 800cf46:	bf18      	it	ne
 800cf48:	2001      	movne	r0, #1
 800cf4a:	b002      	add	sp, #8
 800cf4c:	4770      	bx	lr
 800cf4e:	4610      	mov	r0, r2
 800cf50:	e7fb      	b.n	800cf4a <__ascii_mbtowc+0x16>
 800cf52:	f06f 0001 	mvn.w	r0, #1
 800cf56:	e7f8      	b.n	800cf4a <__ascii_mbtowc+0x16>

0800cf58 <_read_r>:
 800cf58:	b538      	push	{r3, r4, r5, lr}
 800cf5a:	4604      	mov	r4, r0
 800cf5c:	4608      	mov	r0, r1
 800cf5e:	4611      	mov	r1, r2
 800cf60:	2200      	movs	r2, #0
 800cf62:	4d05      	ldr	r5, [pc, #20]	; (800cf78 <_read_r+0x20>)
 800cf64:	602a      	str	r2, [r5, #0]
 800cf66:	461a      	mov	r2, r3
 800cf68:	f7f5 fdd4 	bl	8002b14 <_read>
 800cf6c:	1c43      	adds	r3, r0, #1
 800cf6e:	d102      	bne.n	800cf76 <_read_r+0x1e>
 800cf70:	682b      	ldr	r3, [r5, #0]
 800cf72:	b103      	cbz	r3, 800cf76 <_read_r+0x1e>
 800cf74:	6023      	str	r3, [r4, #0]
 800cf76:	bd38      	pop	{r3, r4, r5, pc}
 800cf78:	20001178 	.word	0x20001178

0800cf7c <__swbuf_r>:
 800cf7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf7e:	460e      	mov	r6, r1
 800cf80:	4614      	mov	r4, r2
 800cf82:	4605      	mov	r5, r0
 800cf84:	b118      	cbz	r0, 800cf8e <__swbuf_r+0x12>
 800cf86:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800cf88:	b90b      	cbnz	r3, 800cf8e <__swbuf_r+0x12>
 800cf8a:	f7fd ffdd 	bl	800af48 <__sinit>
 800cf8e:	69a3      	ldr	r3, [r4, #24]
 800cf90:	60a3      	str	r3, [r4, #8]
 800cf92:	89a3      	ldrh	r3, [r4, #12]
 800cf94:	0719      	lsls	r1, r3, #28
 800cf96:	d529      	bpl.n	800cfec <__swbuf_r+0x70>
 800cf98:	6923      	ldr	r3, [r4, #16]
 800cf9a:	b33b      	cbz	r3, 800cfec <__swbuf_r+0x70>
 800cf9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfa0:	b2f6      	uxtb	r6, r6
 800cfa2:	049a      	lsls	r2, r3, #18
 800cfa4:	4637      	mov	r7, r6
 800cfa6:	d52a      	bpl.n	800cffe <__swbuf_r+0x82>
 800cfa8:	6823      	ldr	r3, [r4, #0]
 800cfaa:	6920      	ldr	r0, [r4, #16]
 800cfac:	1a18      	subs	r0, r3, r0
 800cfae:	6963      	ldr	r3, [r4, #20]
 800cfb0:	4283      	cmp	r3, r0
 800cfb2:	dc04      	bgt.n	800cfbe <__swbuf_r+0x42>
 800cfb4:	4621      	mov	r1, r4
 800cfb6:	4628      	mov	r0, r5
 800cfb8:	f7fd ff5a 	bl	800ae70 <_fflush_r>
 800cfbc:	b9e0      	cbnz	r0, 800cff8 <__swbuf_r+0x7c>
 800cfbe:	68a3      	ldr	r3, [r4, #8]
 800cfc0:	3001      	adds	r0, #1
 800cfc2:	3b01      	subs	r3, #1
 800cfc4:	60a3      	str	r3, [r4, #8]
 800cfc6:	6823      	ldr	r3, [r4, #0]
 800cfc8:	1c5a      	adds	r2, r3, #1
 800cfca:	6022      	str	r2, [r4, #0]
 800cfcc:	701e      	strb	r6, [r3, #0]
 800cfce:	6963      	ldr	r3, [r4, #20]
 800cfd0:	4283      	cmp	r3, r0
 800cfd2:	d004      	beq.n	800cfde <__swbuf_r+0x62>
 800cfd4:	89a3      	ldrh	r3, [r4, #12]
 800cfd6:	07db      	lsls	r3, r3, #31
 800cfd8:	d506      	bpl.n	800cfe8 <__swbuf_r+0x6c>
 800cfda:	2e0a      	cmp	r6, #10
 800cfdc:	d104      	bne.n	800cfe8 <__swbuf_r+0x6c>
 800cfde:	4621      	mov	r1, r4
 800cfe0:	4628      	mov	r0, r5
 800cfe2:	f7fd ff45 	bl	800ae70 <_fflush_r>
 800cfe6:	b938      	cbnz	r0, 800cff8 <__swbuf_r+0x7c>
 800cfe8:	4638      	mov	r0, r7
 800cfea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfec:	4621      	mov	r1, r4
 800cfee:	4628      	mov	r0, r5
 800cff0:	f7fc fffc 	bl	8009fec <__swsetup_r>
 800cff4:	2800      	cmp	r0, #0
 800cff6:	d0d1      	beq.n	800cf9c <__swbuf_r+0x20>
 800cff8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800cffc:	e7f4      	b.n	800cfe8 <__swbuf_r+0x6c>
 800cffe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d002:	81a3      	strh	r3, [r4, #12]
 800d004:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d006:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d00a:	6663      	str	r3, [r4, #100]	; 0x64
 800d00c:	e7cc      	b.n	800cfa8 <__swbuf_r+0x2c>
	...

0800d010 <_wcrtomb_r>:
 800d010:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d012:	4c09      	ldr	r4, [pc, #36]	; (800d038 <_wcrtomb_r+0x28>)
 800d014:	4605      	mov	r5, r0
 800d016:	461e      	mov	r6, r3
 800d018:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800d01c:	b085      	sub	sp, #20
 800d01e:	b909      	cbnz	r1, 800d024 <_wcrtomb_r+0x14>
 800d020:	460a      	mov	r2, r1
 800d022:	a901      	add	r1, sp, #4
 800d024:	47b8      	blx	r7
 800d026:	1c43      	adds	r3, r0, #1
 800d028:	bf01      	itttt	eq
 800d02a:	2300      	moveq	r3, #0
 800d02c:	6033      	streq	r3, [r6, #0]
 800d02e:	238a      	moveq	r3, #138	; 0x8a
 800d030:	602b      	streq	r3, [r5, #0]
 800d032:	b005      	add	sp, #20
 800d034:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d036:	bf00      	nop
 800d038:	2000086c 	.word	0x2000086c

0800d03c <__ascii_wctomb>:
 800d03c:	4603      	mov	r3, r0
 800d03e:	4608      	mov	r0, r1
 800d040:	b141      	cbz	r1, 800d054 <__ascii_wctomb+0x18>
 800d042:	2aff      	cmp	r2, #255	; 0xff
 800d044:	d904      	bls.n	800d050 <__ascii_wctomb+0x14>
 800d046:	228a      	movs	r2, #138	; 0x8a
 800d048:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d04c:	601a      	str	r2, [r3, #0]
 800d04e:	4770      	bx	lr
 800d050:	2001      	movs	r0, #1
 800d052:	700a      	strb	r2, [r1, #0]
 800d054:	4770      	bx	lr

0800d056 <abort>:
 800d056:	2006      	movs	r0, #6
 800d058:	b508      	push	{r3, lr}
 800d05a:	f000 f82d 	bl	800d0b8 <raise>
 800d05e:	2001      	movs	r0, #1
 800d060:	f7f5 fcb2 	bl	80029c8 <_exit>

0800d064 <_raise_r>:
 800d064:	291f      	cmp	r1, #31
 800d066:	b538      	push	{r3, r4, r5, lr}
 800d068:	4604      	mov	r4, r0
 800d06a:	460d      	mov	r5, r1
 800d06c:	d904      	bls.n	800d078 <_raise_r+0x14>
 800d06e:	2316      	movs	r3, #22
 800d070:	6003      	str	r3, [r0, #0]
 800d072:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d076:	bd38      	pop	{r3, r4, r5, pc}
 800d078:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800d07c:	b112      	cbz	r2, 800d084 <_raise_r+0x20>
 800d07e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d082:	b94b      	cbnz	r3, 800d098 <_raise_r+0x34>
 800d084:	4620      	mov	r0, r4
 800d086:	f000 f831 	bl	800d0ec <_getpid_r>
 800d08a:	462a      	mov	r2, r5
 800d08c:	4601      	mov	r1, r0
 800d08e:	4620      	mov	r0, r4
 800d090:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d094:	f000 b818 	b.w	800d0c8 <_kill_r>
 800d098:	2b01      	cmp	r3, #1
 800d09a:	d00a      	beq.n	800d0b2 <_raise_r+0x4e>
 800d09c:	1c59      	adds	r1, r3, #1
 800d09e:	d103      	bne.n	800d0a8 <_raise_r+0x44>
 800d0a0:	2316      	movs	r3, #22
 800d0a2:	6003      	str	r3, [r0, #0]
 800d0a4:	2001      	movs	r0, #1
 800d0a6:	e7e6      	b.n	800d076 <_raise_r+0x12>
 800d0a8:	2400      	movs	r4, #0
 800d0aa:	4628      	mov	r0, r5
 800d0ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d0b0:	4798      	blx	r3
 800d0b2:	2000      	movs	r0, #0
 800d0b4:	e7df      	b.n	800d076 <_raise_r+0x12>
	...

0800d0b8 <raise>:
 800d0b8:	4b02      	ldr	r3, [pc, #8]	; (800d0c4 <raise+0xc>)
 800d0ba:	4601      	mov	r1, r0
 800d0bc:	6818      	ldr	r0, [r3, #0]
 800d0be:	f7ff bfd1 	b.w	800d064 <_raise_r>
 800d0c2:	bf00      	nop
 800d0c4:	2000002c 	.word	0x2000002c

0800d0c8 <_kill_r>:
 800d0c8:	b538      	push	{r3, r4, r5, lr}
 800d0ca:	2300      	movs	r3, #0
 800d0cc:	4d06      	ldr	r5, [pc, #24]	; (800d0e8 <_kill_r+0x20>)
 800d0ce:	4604      	mov	r4, r0
 800d0d0:	4608      	mov	r0, r1
 800d0d2:	4611      	mov	r1, r2
 800d0d4:	602b      	str	r3, [r5, #0]
 800d0d6:	f7f5 fc99 	bl	8002a0c <_kill>
 800d0da:	1c43      	adds	r3, r0, #1
 800d0dc:	d102      	bne.n	800d0e4 <_kill_r+0x1c>
 800d0de:	682b      	ldr	r3, [r5, #0]
 800d0e0:	b103      	cbz	r3, 800d0e4 <_kill_r+0x1c>
 800d0e2:	6023      	str	r3, [r4, #0]
 800d0e4:	bd38      	pop	{r3, r4, r5, pc}
 800d0e6:	bf00      	nop
 800d0e8:	20001178 	.word	0x20001178

0800d0ec <_getpid_r>:
 800d0ec:	f7f5 bc87 	b.w	80029fe <_getpid>

0800d0f0 <findslot>:
 800d0f0:	4b0a      	ldr	r3, [pc, #40]	; (800d11c <findslot+0x2c>)
 800d0f2:	b510      	push	{r4, lr}
 800d0f4:	4604      	mov	r4, r0
 800d0f6:	6818      	ldr	r0, [r3, #0]
 800d0f8:	b118      	cbz	r0, 800d102 <findslot+0x12>
 800d0fa:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d0fc:	b90b      	cbnz	r3, 800d102 <findslot+0x12>
 800d0fe:	f7fd ff23 	bl	800af48 <__sinit>
 800d102:	2c13      	cmp	r4, #19
 800d104:	d807      	bhi.n	800d116 <findslot+0x26>
 800d106:	4806      	ldr	r0, [pc, #24]	; (800d120 <findslot+0x30>)
 800d108:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800d10c:	3201      	adds	r2, #1
 800d10e:	d002      	beq.n	800d116 <findslot+0x26>
 800d110:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800d114:	bd10      	pop	{r4, pc}
 800d116:	2000      	movs	r0, #0
 800d118:	e7fc      	b.n	800d114 <findslot+0x24>
 800d11a:	bf00      	nop
 800d11c:	2000002c 	.word	0x2000002c
 800d120:	200010bc 	.word	0x200010bc

0800d124 <checkerror>:
 800d124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d126:	1c43      	adds	r3, r0, #1
 800d128:	4604      	mov	r4, r0
 800d12a:	d109      	bne.n	800d140 <checkerror+0x1c>
 800d12c:	f7f9 ff40 	bl	8006fb0 <__errno>
 800d130:	2613      	movs	r6, #19
 800d132:	4605      	mov	r5, r0
 800d134:	2700      	movs	r7, #0
 800d136:	4630      	mov	r0, r6
 800d138:	4639      	mov	r1, r7
 800d13a:	beab      	bkpt	0x00ab
 800d13c:	4606      	mov	r6, r0
 800d13e:	602e      	str	r6, [r5, #0]
 800d140:	4620      	mov	r0, r4
 800d142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d144 <_swilseek>:
 800d144:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d146:	460c      	mov	r4, r1
 800d148:	4616      	mov	r6, r2
 800d14a:	f7ff ffd1 	bl	800d0f0 <findslot>
 800d14e:	4605      	mov	r5, r0
 800d150:	b940      	cbnz	r0, 800d164 <_swilseek+0x20>
 800d152:	f7f9 ff2d 	bl	8006fb0 <__errno>
 800d156:	2309      	movs	r3, #9
 800d158:	6003      	str	r3, [r0, #0]
 800d15a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800d15e:	4620      	mov	r0, r4
 800d160:	b003      	add	sp, #12
 800d162:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d164:	2e02      	cmp	r6, #2
 800d166:	d903      	bls.n	800d170 <_swilseek+0x2c>
 800d168:	f7f9 ff22 	bl	8006fb0 <__errno>
 800d16c:	2316      	movs	r3, #22
 800d16e:	e7f3      	b.n	800d158 <_swilseek+0x14>
 800d170:	2e01      	cmp	r6, #1
 800d172:	d112      	bne.n	800d19a <_swilseek+0x56>
 800d174:	6843      	ldr	r3, [r0, #4]
 800d176:	18e4      	adds	r4, r4, r3
 800d178:	d4f6      	bmi.n	800d168 <_swilseek+0x24>
 800d17a:	682b      	ldr	r3, [r5, #0]
 800d17c:	260a      	movs	r6, #10
 800d17e:	466f      	mov	r7, sp
 800d180:	e9cd 3400 	strd	r3, r4, [sp]
 800d184:	4630      	mov	r0, r6
 800d186:	4639      	mov	r1, r7
 800d188:	beab      	bkpt	0x00ab
 800d18a:	4606      	mov	r6, r0
 800d18c:	4630      	mov	r0, r6
 800d18e:	f7ff ffc9 	bl	800d124 <checkerror>
 800d192:	2800      	cmp	r0, #0
 800d194:	dbe1      	blt.n	800d15a <_swilseek+0x16>
 800d196:	606c      	str	r4, [r5, #4]
 800d198:	e7e1      	b.n	800d15e <_swilseek+0x1a>
 800d19a:	2e02      	cmp	r6, #2
 800d19c:	d1ed      	bne.n	800d17a <_swilseek+0x36>
 800d19e:	6803      	ldr	r3, [r0, #0]
 800d1a0:	260c      	movs	r6, #12
 800d1a2:	466f      	mov	r7, sp
 800d1a4:	9300      	str	r3, [sp, #0]
 800d1a6:	4630      	mov	r0, r6
 800d1a8:	4639      	mov	r1, r7
 800d1aa:	beab      	bkpt	0x00ab
 800d1ac:	4606      	mov	r6, r0
 800d1ae:	4630      	mov	r0, r6
 800d1b0:	f7ff ffb8 	bl	800d124 <checkerror>
 800d1b4:	1c43      	adds	r3, r0, #1
 800d1b6:	d0d0      	beq.n	800d15a <_swilseek+0x16>
 800d1b8:	4404      	add	r4, r0
 800d1ba:	e7de      	b.n	800d17a <_swilseek+0x36>

0800d1bc <_lseek>:
 800d1bc:	f7ff bfc2 	b.w	800d144 <_swilseek>

0800d1c0 <_swiclose>:
 800d1c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d1c2:	2402      	movs	r4, #2
 800d1c4:	9001      	str	r0, [sp, #4]
 800d1c6:	ad01      	add	r5, sp, #4
 800d1c8:	4620      	mov	r0, r4
 800d1ca:	4629      	mov	r1, r5
 800d1cc:	beab      	bkpt	0x00ab
 800d1ce:	4604      	mov	r4, r0
 800d1d0:	4620      	mov	r0, r4
 800d1d2:	f7ff ffa7 	bl	800d124 <checkerror>
 800d1d6:	b003      	add	sp, #12
 800d1d8:	bd30      	pop	{r4, r5, pc}
	...

0800d1dc <_close>:
 800d1dc:	b538      	push	{r3, r4, r5, lr}
 800d1de:	4605      	mov	r5, r0
 800d1e0:	f7ff ff86 	bl	800d0f0 <findslot>
 800d1e4:	4604      	mov	r4, r0
 800d1e6:	b930      	cbnz	r0, 800d1f6 <_close+0x1a>
 800d1e8:	f7f9 fee2 	bl	8006fb0 <__errno>
 800d1ec:	2309      	movs	r3, #9
 800d1ee:	6003      	str	r3, [r0, #0]
 800d1f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d1f4:	bd38      	pop	{r3, r4, r5, pc}
 800d1f6:	3d01      	subs	r5, #1
 800d1f8:	2d01      	cmp	r5, #1
 800d1fa:	d809      	bhi.n	800d210 <_close+0x34>
 800d1fc:	4b09      	ldr	r3, [pc, #36]	; (800d224 <_close+0x48>)
 800d1fe:	689a      	ldr	r2, [r3, #8]
 800d200:	691b      	ldr	r3, [r3, #16]
 800d202:	429a      	cmp	r2, r3
 800d204:	d104      	bne.n	800d210 <_close+0x34>
 800d206:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d20a:	6003      	str	r3, [r0, #0]
 800d20c:	2000      	movs	r0, #0
 800d20e:	e7f1      	b.n	800d1f4 <_close+0x18>
 800d210:	6820      	ldr	r0, [r4, #0]
 800d212:	f7ff ffd5 	bl	800d1c0 <_swiclose>
 800d216:	2800      	cmp	r0, #0
 800d218:	d1ec      	bne.n	800d1f4 <_close+0x18>
 800d21a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d21e:	6023      	str	r3, [r4, #0]
 800d220:	e7e8      	b.n	800d1f4 <_close+0x18>
 800d222:	bf00      	nop
 800d224:	200010bc 	.word	0x200010bc

0800d228 <_isatty>:
 800d228:	b570      	push	{r4, r5, r6, lr}
 800d22a:	f7ff ff61 	bl	800d0f0 <findslot>
 800d22e:	2509      	movs	r5, #9
 800d230:	4604      	mov	r4, r0
 800d232:	b920      	cbnz	r0, 800d23e <_isatty+0x16>
 800d234:	f7f9 febc 	bl	8006fb0 <__errno>
 800d238:	6005      	str	r5, [r0, #0]
 800d23a:	4620      	mov	r0, r4
 800d23c:	bd70      	pop	{r4, r5, r6, pc}
 800d23e:	4628      	mov	r0, r5
 800d240:	4621      	mov	r1, r4
 800d242:	beab      	bkpt	0x00ab
 800d244:	4604      	mov	r4, r0
 800d246:	2c01      	cmp	r4, #1
 800d248:	d0f7      	beq.n	800d23a <_isatty+0x12>
 800d24a:	f7f9 feb1 	bl	8006fb0 <__errno>
 800d24e:	2400      	movs	r4, #0
 800d250:	4605      	mov	r5, r0
 800d252:	2613      	movs	r6, #19
 800d254:	4630      	mov	r0, r6
 800d256:	4621      	mov	r1, r4
 800d258:	beab      	bkpt	0x00ab
 800d25a:	4606      	mov	r6, r0
 800d25c:	602e      	str	r6, [r5, #0]
 800d25e:	e7ec      	b.n	800d23a <_isatty+0x12>

0800d260 <_init>:
 800d260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d262:	bf00      	nop
 800d264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d266:	bc08      	pop	{r3}
 800d268:	469e      	mov	lr, r3
 800d26a:	4770      	bx	lr

0800d26c <_fini>:
 800d26c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d26e:	bf00      	nop
 800d270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d272:	bc08      	pop	{r3}
 800d274:	469e      	mov	lr, r3
 800d276:	4770      	bx	lr
