v 20031231 1
P 200 100 0 100 1 0 1
{
T 200 150 5 8 1 1 0 6 1
pinnumber=5
T 200 50 5 8 0 1 0 8 1
pinseq=4
T 350 100 9 8 0 1 0 0 1
pinlabel=D
T 350 100 5 8 0 1 0 2 1
pintype=in
}
P 200 1100 0 1100 1 0 1
{
T 200 1150 5 8 1 1 0 6 1
pinnumber=1
T 200 1050 5 8 0 1 0 8 1
pinseq=1
T 350 1100 9 8 0 1 0 0 1
pinlabel=A
T 350 1100 5 8 0 1 0 2 1
pintype=in
}
P 200 800 0 800 1 0 1
{
T 200 850 5 8 1 1 0 6 1
pinnumber=2
T 200 750 5 8 0 1 0 8 1
pinseq=2
T 350 800 9 8 0 1 0 0 1
pinlabel=B
T 350 800 5 8 0 1 0 2 1
pintype=in
}
T 400 100 9 8 1 0 0 0 1
7422
A 36 600 400 312 97 3 0 0 0 -1 -1
P 990 600 1300 600 1 0 1
{
T 1100 650 5 8 1 1 0 0 1
pinnumber=6
T 1100 550 5 8 0 1 0 2 1
pinseq=5
T 950 600 9 8 0 1 0 6 1
pinlabel=Y
T 950 600 5 8 0 1 0 8 1
pintype=oc
}
V 250 1100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 250 800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 250 100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 300 300 600 300 3 0 0 0 -1 -1
L 300 900 600 900 3 0 0 0 -1 -1
T 600 1000 5 10 0 0 0 0 1
device=7422
T 600 1200 5 10 0 0 0 0 1
slot=1
T 600 1400 5 10 0 0 0 0 1
numslots=2
T 600 1600 5 10 0 0 0 0 1
slotdef=1:1,2,4,5,6
T 600 1800 5 10 0 0 0 0 1
slotdef=2:9,10,12,13,8
A 600 700 400 270 76 3 0 0 0 -1 -1
A 600 500 400 14 76 3 0 0 0 -1 -1
L 300 100 300 300 3 0 0 0 -1 -1
L 300 1100 300 900 3 0 0 0 -1 -1
P 200 400 0 400 1 0 1
{
T 200 450 5 8 1 1 0 6 1
pinnumber=4
T 200 350 5 8 0 1 0 8 1
pinseq=3
T 350 400 9 8 0 1 0 0 1
pinlabel=C
T 350 400 5 8 0 1 0 2 1
pintype=in
}
V 250 400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 300 1100 300 1200 3 0 0 0 -1 -1
L 300 0 300 100 3 0 0 0 -1 -1
T 400 1000 8 10 1 1 0 0 1
refdes=U?
T 600 2000 5 10 0 0 0 0 1
footprint=DIP14
T 600 2200 5 10 0 0 0 0 1
description=2 NAND gates with 4 inputs and open collector output
T 600 2400 5 10 0 0 0 0 1
net=Vcc:14
T 600 2600 5 10 0 0 0 0 1
net=GND:7
