Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 11 15:09:11 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 16 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.924        0.000                      0                 1753        0.045        0.000                      0                 1753        4.020        0.000                       0                   769  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.924        0.000                      0                 1721        0.045        0.000                      0                 1721        4.020        0.000                       0                   769  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.090        0.000                      0                   32        0.669        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 3.061ns (44.396%)  route 3.834ns (55.604%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.652     2.946    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=26, routed)          1.375     4.777    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/Q[9]
    SLICE_X40Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.901 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.610     5.511    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.635 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.635    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_8_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.182 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.646     6.828    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry__0_n_5
    SLICE_X37Y91         LUT3 (Prop_lut3_I1_O)        0.327     7.155 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_4/O
                         net (fo=2, routed)           0.645     7.800    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_4_n_0
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.332     8.132 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.132    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_8_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.664 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.664    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__0_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.977 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__1/O[3]
                         net (fo=1, routed)           0.558     9.535    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__1_n_4
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.306     9.841 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer[14]_i_1/O
                         net (fo=1, routed)           0.000     9.841    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/p_1_in[14]
    SLICE_X35Y93         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y93         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[14]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y93         FDCE (Setup_fdce_C_D)        0.031    12.765    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[14]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 3.079ns (45.238%)  route 3.727ns (54.762%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.652     2.946    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=26, routed)          1.375     4.777    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/Q[9]
    SLICE_X40Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.901 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.610     5.511    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.635 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.635    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_8_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.182 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.646     6.828    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry__0_n_5
    SLICE_X37Y91         LUT3 (Prop_lut3_I1_O)        0.327     7.155 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_4/O
                         net (fo=2, routed)           0.645     7.800    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_4_n_0
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.332     8.132 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.132    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_8_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.664 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.664    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__0_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.998 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__1/O[1]
                         net (fo=1, routed)           0.451     9.449    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__1_n_6
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.303     9.752 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer[12]_i_1/O
                         net (fo=1, routed)           0.000     9.752    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/p_1_in[12]
    SLICE_X35Y93         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y93         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[12]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y93         FDCE (Setup_fdce_C_D)        0.029    12.763    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[12]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 3.077ns (45.270%)  route 3.720ns (54.730%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.652     2.946    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=26, routed)          1.375     4.777    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/Q[9]
    SLICE_X40Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.901 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.610     5.511    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.635 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.635    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_8_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.182 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.646     6.828    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry__0_n_5
    SLICE_X37Y91         LUT3 (Prop_lut3_I1_O)        0.327     7.155 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_4/O
                         net (fo=2, routed)           0.645     7.800    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_4_n_0
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.332     8.132 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.132    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_8_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.664 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.664    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__0_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.778 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.778    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__1_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.000 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__2/O[0]
                         net (fo=1, routed)           0.444     9.444    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__2_n_7
    SLICE_X35Y94         LUT5 (Prop_lut5_I3_O)        0.299     9.743 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer[31]_i_2/O
                         net (fo=1, routed)           0.000     9.743    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/p_1_in[31]
    SLICE_X35Y94         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y94         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDCE (Setup_fdce_C_D)        0.031    12.765    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 2.963ns (44.209%)  route 3.739ns (55.791%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.652     2.946    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=26, routed)          1.375     4.777    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/Q[9]
    SLICE_X40Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.901 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.610     5.511    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.635 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.635    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_8_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.182 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.646     6.828    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry__0_n_5
    SLICE_X37Y91         LUT3 (Prop_lut3_I1_O)        0.327     7.155 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_4/O
                         net (fo=2, routed)           0.645     7.800    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_4_n_0
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.332     8.132 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.132    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_8_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.664 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.664    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__0_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.886 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__1/O[0]
                         net (fo=1, routed)           0.463     9.349    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__1_n_7
    SLICE_X35Y94         LUT5 (Prop_lut5_I3_O)        0.299     9.648 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer[11]_i_1/O
                         net (fo=1, routed)           0.000     9.648    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/p_1_in[11]
    SLICE_X35Y94         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y94         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[11]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDCE (Setup_fdce_C_D)        0.031    12.765    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[11]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 2.983ns (44.543%)  route 3.714ns (55.457%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.652     2.946    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=26, routed)          1.375     4.777    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/Q[9]
    SLICE_X40Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.901 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.610     5.511    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.635 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.635    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_8_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.182 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.646     6.828    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry__0_n_5
    SLICE_X37Y91         LUT3 (Prop_lut3_I1_O)        0.327     7.155 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_4/O
                         net (fo=2, routed)           0.645     7.800    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_4_n_0
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.332     8.132 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.132    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_8_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.664 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.664    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__0_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.903 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__1/O[2]
                         net (fo=1, routed)           0.438     9.341    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__1_n_5
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.302     9.643 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer[13]_i_1/O
                         net (fo=1, routed)           0.000     9.643    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/p_1_in[13]
    SLICE_X35Y93         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y93         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[13]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y93         FDCE (Setup_fdce_C_D)        0.031    12.765    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[13]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 2.822ns (42.966%)  route 3.746ns (57.034%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.652     2.946    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=26, routed)          1.375     4.777    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/Q[9]
    SLICE_X40Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.901 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.610     5.511    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.635 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.635    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_8_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.182 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.646     6.828    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry__0_n_5
    SLICE_X37Y91         LUT3 (Prop_lut3_I1_O)        0.327     7.155 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_4/O
                         net (fo=2, routed)           0.645     7.800    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_4_n_0
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.332     8.132 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.132    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_8_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.738 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__0/O[3]
                         net (fo=1, routed)           0.470     9.208    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__0_n_4
    SLICE_X35Y94         LUT5 (Prop_lut5_I3_O)        0.306     9.514 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer[10]_i_1/O
                         net (fo=1, routed)           0.000     9.514    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/p_1_in[10]
    SLICE_X35Y94         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y94         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[10]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDCE (Setup_fdce_C_D)        0.029    12.763    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[10]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 3.007ns (46.526%)  route 3.456ns (53.474%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.699     2.993    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.419     3.412 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q
                         net (fo=23, routed)          1.731     5.143    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/Q[8]
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.296     5.439 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.439    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry_i_4_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.840 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.840    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.174 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry__0/O[1]
                         net (fo=2, routed)           0.568     6.742    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry__0_n_6
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.332     7.074 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry_i_1/O
                         net (fo=2, routed)           0.580     7.654    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry_i_1_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     8.242 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry/CO[3]
                         net (fo=1, routed)           0.000     8.242    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.576 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__0/O[1]
                         net (fo=1, routed)           0.577     9.153    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__0_n_6
    SLICE_X35Y94         LUT5 (Prop_lut5_I3_O)        0.303     9.456 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer[8]_i_1/O
                         net (fo=1, routed)           0.000     9.456    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/p_1_in[8]
    SLICE_X35Y94         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y94         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[8]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDCE (Setup_fdce_C_D)        0.032    12.766    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[8]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 2.759ns (42.452%)  route 3.740ns (57.548%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.652     2.946    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=26, routed)          1.375     4.777    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/Q[9]
    SLICE_X40Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.901 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.610     5.511    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.635 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.635    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___0_carry__0_i_8_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.182 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.646     6.828    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___0_carry__0_n_5
    SLICE_X37Y91         LUT3 (Prop_lut3_I1_O)        0.327     7.155 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_4/O
                         net (fo=2, routed)           0.645     7.800    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_4_n_0
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.332     8.132 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.132    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/i___86_carry__0_i_8_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.679 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__0/O[2]
                         net (fo=1, routed)           0.464     9.143    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer0_inferred__1/i___86_carry__0_n_5
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.302     9.445 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer[9]_i_1/O
                         net (fo=1, routed)           0.000     9.445    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/p_1_in[9]
    SLICE_X35Y93         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y93         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[9]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y93         FDCE (Setup_fdce_C_D)        0.032    12.766    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[9]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert_reg[6][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.807ns (29.124%)  route 4.397ns (70.876%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.698     2.992    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y91         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=24, routed)          1.407     4.855    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert_reg[7][3]_0[0]
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.979 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert[7][0]_i_3/O
                         net (fo=1, routed)           0.000     4.979    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert[7][0]_i_3_n_0
    SLICE_X33Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     5.196 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert_reg[7][0]_i_1/O
                         net (fo=16, routed)          0.912     6.108    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/data_in[0]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.299     6.407 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/bit_array_reg[7]_i_2/O
                         net (fo=1, routed)           0.399     6.806    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/bit_array_reg[7]_i_2_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.930 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/bit_array_reg[7]_i_1/O
                         net (fo=1, routed)           0.591     7.521    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/bit_array_reg[7]_i_1_n_0
    SLICE_X39Y95         LDCE (DToQ_ldce_D_Q)         0.463     7.984 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/bit_array_reg[7]/Q
                         net (fo=6, routed)           0.613     8.597    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/p_0_in[0]
    SLICE_X39Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.721 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert[6][3]_i_2/O
                         net (fo=4, routed)           0.475     9.196    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert[6][3]_i_2_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.479    12.658    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert_reg[6][1]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.528    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert_reg[6][1]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 1.835ns (29.609%)  route 4.363ns (70.391%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.698     2.992    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y91         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=25, routed)          1.383     4.831    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert_reg[7][3]_0[2]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.955 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert[7][2]_i_3/O
                         net (fo=1, routed)           0.000     4.955    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert[7][2]_i_3_n_0
    SLICE_X32Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     5.169 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert_reg[7][2]_i_1/O
                         net (fo=24, routed)          1.051     6.221    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/data_in[2]
    SLICE_X36Y97         LUT6 (Prop_lut6_I4_O)        0.297     6.518 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/bit_array_reg[1]_i_2/O
                         net (fo=1, routed)           0.282     6.800    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/bit_array_reg[1]_i_2_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.924 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/bit_array_reg[1]_i_1/O
                         net (fo=1, routed)           0.466     7.389    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/bit_array_reg[1]_i_1_n_0
    SLICE_X38Y98         LDCE (DToQ_ldce_D_Q)         0.496     7.885 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/bit_array_reg[1]/Q
                         net (fo=10, routed)          0.612     8.497    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/bit_array_reg_n_0_[1]
    SLICE_X37Y98         LUT3 (Prop_lut3_I2_O)        0.124     8.621 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert[0][3]_i_1/O
                         net (fo=4, routed)           0.569     9.190    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert[0][3]_i_1_n_0
    SLICE_X37Y98         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/s00_axi_aclk
    SLICE_X37Y98         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert_reg[0][0]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.529    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/insert_reg[0][0]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  3.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.273ns (51.822%)  route 0.254ns (48.178%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.559     0.895    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[5]/Q
                         net (fo=6, routed)           0.254     1.312    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash2[10]
    SLICE_X34Y100        LUT4 (Prop_lut4_I1_O)        0.045     1.357 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.357    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__1_i_5_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.421 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.421    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__1_n_4
    SLICE_X34Y100        FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.912     1.278    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[11]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.371ns (69.299%)  route 0.164ns (30.701%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.559     0.895    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[7]/Q
                         net (fo=7, routed)           0.164     1.222    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash2[12]
    SLICE_X34Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.267 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.267    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__0_i_3_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.376 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.377    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__0_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.430 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.430    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__1_n_7
    SLICE_X34Y100        FDSE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.912     1.278    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aclk
    SLICE_X34Y100        FDSE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[8]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDSE (Hold_fdse_C_D)         0.134     1.377    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.899%)  route 0.152ns (48.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.641     0.977    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aclk
    SLICE_X34Y100        FDSE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDSE (Prop_fdse_C_Q)         0.164     1.141 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[8]/Q
                         net (fo=7, routed)           0.152     1.293    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash2[13]
    SLICE_X35Y99         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.826     1.192    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_value_reg[8]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.078     1.235    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.274ns (50.386%)  route 0.270ns (49.614%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.559     0.895    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[5]/Q
                         net (fo=6, routed)           0.270     1.328    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash2[10]
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.045     1.373 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     1.373    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__1_i_6_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.438 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.438    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__1_n_5
    SLICE_X34Y100        FDSE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.912     1.278    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aclk
    SLICE_X34Y100        FDSE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[10]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDSE (Hold_fdse_C_D)         0.134     1.377    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.407ns (71.233%)  route 0.164ns (28.767%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.559     0.895    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[7]/Q
                         net (fo=7, routed)           0.164     1.222    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash2[12]
    SLICE_X34Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.267 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.267    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__0_i_3_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.376 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.377    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__0_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.466 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.466    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__1_n_6
    SLICE_X34Y100        FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.912     1.278    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[9]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.411ns (71.433%)  route 0.164ns (28.567%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.559     0.895    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[7]/Q
                         net (fo=7, routed)           0.164     1.222    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash2[12]
    SLICE_X34Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.267 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.267    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__0_i_3_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.376 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.377    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__0_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.417 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.417    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.470 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.470    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__2_n_7
    SLICE_X34Y101        FDSE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.912     1.278    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aclk
    SLICE_X34Y101        FDSE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[12]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y101        FDSE (Hold_fdse_C_D)         0.134     1.377    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.424ns (72.065%)  route 0.164ns (27.935%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.559     0.895    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[7]/Q
                         net (fo=7, routed)           0.164     1.222    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash2[12]
    SLICE_X34Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.267 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.267    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__0_i_3_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.376 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.377    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__0_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.417 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.417    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.483 r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.483    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash0__1_carry__2_n_5
    SLICE_X34Y101        FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.912     1.278    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aclk
    SLICE_X34Y101        FDRE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[14]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.134     1.377    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.236%)  route 0.164ns (53.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.164     1.215    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.840     1.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.924    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.118     1.171    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.063    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.705%)  route 0.366ns (66.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=10, routed)          0.366     1.418    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[3]
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.463 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.463    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[3]
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.092     1.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y89    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y94    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y94    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y93    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y93    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y93    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y89    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y94    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.642ns (19.282%)  route 2.688ns (80.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.465     3.925    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.049 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         2.223     6.272    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/SR[0]
    SLICE_X35Y93         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y93         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[12]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X35Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.362    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[12]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.642ns (19.282%)  route 2.688ns (80.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.465     3.925    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.049 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         2.223     6.272    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/SR[0]
    SLICE_X35Y93         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y93         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[13]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X35Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.362    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[13]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.642ns (19.282%)  route 2.688ns (80.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.465     3.925    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.049 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         2.223     6.272    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/SR[0]
    SLICE_X35Y93         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y93         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[14]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X35Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.362    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[14]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.642ns (19.282%)  route 2.688ns (80.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.465     3.925    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.049 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         2.223     6.272    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/SR[0]
    SLICE_X35Y93         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y93         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[9]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X35Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.362    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[9]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.642ns (19.290%)  route 2.686ns (80.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.465     3.925    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.049 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         2.222     6.270    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/SR[0]
    SLICE_X35Y94         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y94         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[10]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X35Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.362    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[10]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -6.270    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.642ns (19.290%)  route 2.686ns (80.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.465     3.925    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.049 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         2.222     6.270    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/SR[0]
    SLICE_X35Y94         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y94         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[11]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X35Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.362    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[11]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -6.270    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.642ns (19.290%)  route 2.686ns (80.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.465     3.925    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.049 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         2.222     6.270    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/SR[0]
    SLICE_X35Y94         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y94         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X35Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.362    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -6.270    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.642ns (19.290%)  route 2.686ns (80.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.465     3.925    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.049 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         2.222     6.270    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/SR[0]
    SLICE_X35Y94         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.480    12.659    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y94         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[8]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X35Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.362    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[8]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -6.270    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/pwm/counter_256_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.642ns (21.488%)  route 2.346ns (78.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.465     3.925    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.049 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         1.881     5.930    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/pwm/SR[0]
    SLICE_X29Y91         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/pwm/counter_256_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.524    12.703    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/pwm/s00_axi_aclk
    SLICE_X29Y91         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/pwm/counter_256_reg[0]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X29Y91         FDCE (Recov_fdce_C_CLR)     -0.405    12.373    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/pwm/counter_256_reg[0]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/pwm/counter_256_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.642ns (21.488%)  route 2.346ns (78.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.465     3.925    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.049 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         1.881     5.930    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/pwm/SR[0]
    SLICE_X29Y91         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/pwm/counter_256_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         1.524    12.703    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/pwm/s00_axi_aclk
    SLICE_X29Y91         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/pwm/counter_256_reg[1]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X29Y91         FDCE (Recov_fdce_C_CLR)     -0.405    12.373    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/pwm/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                  6.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.209ns (35.207%)  route 0.385ns (64.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.173     1.227    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.272 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         0.212     1.484    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/SR[0]
    SLICE_X35Y89         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.823     1.189    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y89         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[0]/C
                         clock pessimism             -0.281     0.908    
    SLICE_X35Y89         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.209ns (35.207%)  route 0.385ns (64.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.173     1.227    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.272 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         0.212     1.484    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/SR[0]
    SLICE_X35Y89         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.823     1.189    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X35Y89         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[2]/C
                         clock pessimism             -0.281     0.908    
    SLICE_X35Y89         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.209ns (28.231%)  route 0.531ns (71.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.173     1.227    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.272 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         0.359     1.631    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/SR[0]
    SLICE_X36Y90         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.823     1.189    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X36Y90         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[1]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X36Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.209ns (28.231%)  route 0.531ns (71.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.173     1.227    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.272 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         0.359     1.631    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/SR[0]
    SLICE_X36Y90         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.823     1.189    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X36Y90         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[3]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X36Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.321%)  route 0.556ns (72.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.173     1.227    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.272 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         0.383     1.656    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/SR[0]
    SLICE_X41Y93         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.824     1.190    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/s00_axi_aclk
    SLICE_X41Y93         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X41Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.321%)  route 0.556ns (72.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.173     1.227    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.272 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         0.383     1.656    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/SR[0]
    SLICE_X41Y93         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.824     1.190    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/s00_axi_aclk
    SLICE_X41Y93         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/count_reg[0]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X41Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.321%)  route 0.556ns (72.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.173     1.227    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.272 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         0.383     1.656    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/SR[0]
    SLICE_X41Y93         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.824     1.190    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/s00_axi_aclk
    SLICE_X41Y93         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/count_reg[3]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X41Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.321%)  route 0.556ns (72.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.173     1.227    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.272 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         0.383     1.656    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/SR[0]
    SLICE_X41Y93         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.824     1.190    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/s00_axi_aclk
    SLICE_X41Y93         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/count_reg[4]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X41Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.209ns (26.006%)  route 0.595ns (73.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.173     1.227    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.272 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         0.422     1.694    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/SR[0]
    SLICE_X36Y91         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.823     1.189    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/s00_axi_aclk
    SLICE_X36Y91         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[6]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X36Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.209ns (25.101%)  route 0.624ns (74.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.173     1.227    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/s00_axi_aresetn
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.272 f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/axi_awready_i_1/O
                         net (fo=215, routed)         0.451     1.723    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/SR[0]
    SLICE_X40Y94         FDCE                                         f  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=769, routed)         0.824     1.190    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/s00_axi_aclk
    SLICE_X40Y94         FDCE                                         r  design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/count_reg[1]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X40Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.890    





