# ğŸ‘‹ Hi, I'm Bureir Alaboudi

I'm a Computer Engineering student at the University of Michigan with a deep passion for:
- âš™ï¸ Low-level systems and computer architecture
- ğŸš€ High-performance computing (HPC)
- ğŸ§  Building from transistor to application
- ğŸ§ª Tinkering with speculative execution, branch prediction, and cache optimization

I've built everything from custom RISC-V CPUs with out-of-order superscalar pipelines, to CUDA-tiled matrix engines, to debugging frameworks for real-time systems.

---

## ğŸ”§ Current Projects

- **R5SEBA** â€“ My custom 2-way out-of-order RISC-V processor with speculative execution, branch recovery, and associative caches
- **ConvoLite** â€“ A CUDA-optimized deep learning engine with shared memory tiling
- **Î¼Tracker** â€“ An RTL-based microarchitectural profiling framework with integrated testbenches and debug state dumpers

_(Contact me for live walkthroughs or private demonstrations)_

---

## ğŸ“£ Source Code Policy

> Most of my work is kept private to preserve academic integrity and protect proprietary research.
>
> I **do not share sensitive source code publicly**, especially for coursework or competitive designs. Iâ€™m happy to:
> - Walk through live demos or discuss architecture over a call
> - Share commit history and authorship proof
> - Discuss code structure, testing, and performance metrics

ğŸ›¡ï¸ Please reach out for verification before requesting access.

---

## ğŸ”— Connect With Me

- ğŸ“§ Email: `balaboud@umich.edu` `bureirENGR@gmail.com` *(or LinkedIn inbox)*
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/bureir/)
- ğŸ§  [Portfolio](IN PROGRESS)
- ğŸ–¥ï¸ [Favorite Stack](https://github.com/Bureir?tab=repositories): RISC-V | CUDA | SystemVerilog | Python | Bash

---

## ğŸ“Š GitHub Stats (optional flair)

![Bureir's GitHub stats](https://github-readme-stats.vercel.app/api?username=Bureir&show_icons=true&theme=default&hide=prs)

---

*Built with â¤ï¸, grit, and late-night `make clean`*
