{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561458700403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561458700405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 16:01:40 2019 " "Processing started: Tue Jun 25 16:01:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561458700405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561458700405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Motion_Control_with_L298N -c Motion_Control_with_L298N " "Command: quartus_map --read_settings_files=on --write_settings_files=off Motion_Control_with_L298N -c Motion_Control_with_L298N" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561458700406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561458701656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561458701656 ""}
{ "Warning" "WSGN_SEARCH_FILE" "motion_control_with_l298n.v 2 2 " "Using design file motion_control_with_l298n.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Motion_Control_with_L298N " "Found entity 1: Motion_Control_with_L298N" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561458718897 ""} { "Info" "ISGN_ENTITY_NAME" "2 motor_pwm " "Found entity 2: motor_pwm" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561458718897 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561458718897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Motion_Control_with_L298N " "Elaborating entity \"Motion_Control_with_L298N\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561458718902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_motor_duty_cycle motion_control_with_l298n.v(31) " "Verilog HDL or VHDL warning at motion_control_with_l298n.v(31): object \"left_motor_duty_cycle\" assigned a value but never read" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561458718915 "|Motion_Control_with_L298N"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_motor_duty_cycle motion_control_with_l298n.v(32) " "Verilog HDL or VHDL warning at motion_control_with_l298n.v(32): object \"right_motor_duty_cycle\" assigned a value but never read" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561458718915 "|Motion_Control_with_L298N"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "motion_control_with_l298n.v(36) " "Verilog HDL Case Statement warning at motion_control_with_l298n.v(36): incomplete case statement has no default case item" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1561458718917 "|Motion_Control_with_L298N"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "motor_left_forward motion_control_with_l298n.v(34) " "Verilog HDL Always Construct warning at motion_control_with_l298n.v(34): inferring latch(es) for variable \"motor_left_forward\", which holds its previous value in one or more paths through the always construct" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561458718918 "|Motion_Control_with_L298N"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "motor_left_backward motion_control_with_l298n.v(34) " "Verilog HDL Always Construct warning at motion_control_with_l298n.v(34): inferring latch(es) for variable \"motor_left_backward\", which holds its previous value in one or more paths through the always construct" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561458718918 "|Motion_Control_with_L298N"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "motor_right_forward motion_control_with_l298n.v(34) " "Verilog HDL Always Construct warning at motion_control_with_l298n.v(34): inferring latch(es) for variable \"motor_right_forward\", which holds its previous value in one or more paths through the always construct" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561458718918 "|Motion_Control_with_L298N"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "motor_right_backward motion_control_with_l298n.v(34) " "Verilog HDL Always Construct warning at motion_control_with_l298n.v(34): inferring latch(es) for variable \"motor_right_backward\", which holds its previous value in one or more paths through the always construct" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561458718918 "|Motion_Control_with_L298N"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "motor_left_enable motion_control_with_l298n.v(18) " "Output port \"motor_left_enable\" at motion_control_with_l298n.v(18) has no driver" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561458718918 "|Motion_Control_with_L298N"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "motor_right_enable motion_control_with_l298n.v(18) " "Output port \"motor_right_enable\" at motion_control_with_l298n.v(18) has no driver" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561458718919 "|Motion_Control_with_L298N"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "motor_right_backward motion_control_with_l298n.v(34) " "Inferred latch for \"motor_right_backward\" at motion_control_with_l298n.v(34)" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561458718919 "|Motion_Control_with_L298N"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "motor_right_forward motion_control_with_l298n.v(34) " "Inferred latch for \"motor_right_forward\" at motion_control_with_l298n.v(34)" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561458718919 "|Motion_Control_with_L298N"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "motor_left_backward motion_control_with_l298n.v(34) " "Inferred latch for \"motor_left_backward\" at motion_control_with_l298n.v(34)" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561458718919 "|Motion_Control_with_L298N"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "motor_left_forward motion_control_with_l298n.v(34) " "Inferred latch for \"motor_left_forward\" at motion_control_with_l298n.v(34)" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561458718919 "|Motion_Control_with_L298N"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_left_forward\$latch " "Latch motor_left_forward\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA robot_direction\[1\] " "Ports D and ENA on the latch are fed by the same signal robot_direction\[1\]" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561458719800 ""}  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561458719800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_left_backward\$latch " "Latch motor_left_backward\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA robot_direction\[1\] " "Ports D and ENA on the latch are fed by the same signal robot_direction\[1\]" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561458719800 ""}  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561458719800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_right_forward\$latch " "Latch motor_right_forward\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA robot_direction\[0\] " "Ports D and ENA on the latch are fed by the same signal robot_direction\[0\]" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561458719801 ""}  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561458719801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_right_backward\$latch " "Latch motor_right_backward\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA robot_direction\[0\] " "Ports D and ENA on the latch are fed by the same signal robot_direction\[0\]" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561458719801 ""}  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561458719801 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "motor_left_enable GND " "Pin \"motor_left_enable\" is stuck at GND" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561458719824 "|Motion_Control_with_L298N|motor_left_enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "motor_right_enable GND " "Pin \"motor_right_enable\" is stuck at GND" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561458719824 "|Motion_Control_with_L298N|motor_right_enable"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561458719824 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561458719980 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561458720984 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561458720984 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_in " "No output dependent on input pin \"clock_in\"" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561458721169 "|Motion_Control_with_L298N|clock_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "motion_control_with_l298n.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/5_Motion_Control_with_L298N/motion_control_with_l298n.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561458721169 "|Motion_Control_with_L298N|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561458721169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561458721170 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561458721170 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561458721170 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561458721170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561458721228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 16:02:01 2019 " "Processing ended: Tue Jun 25 16:02:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561458721228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561458721228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561458721228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561458721228 ""}
