Classic Timing Analyzer report for Increment
Mon Nov 16 13:30:58 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                    ;
+------------------------------+-------+---------------+-------------+-------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+--------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.472 ns   ; in[0] ; out[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+--------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+-------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To     ;
+-------+-------------------+-----------------+-------+--------+
; N/A   ; None              ; 11.472 ns       ; in[0] ; out[3] ;
; N/A   ; None              ; 11.435 ns       ; in[0] ; out[5] ;
; N/A   ; None              ; 11.179 ns       ; in[0] ; out[2] ;
; N/A   ; None              ; 10.704 ns       ; in[3] ; out[3] ;
; N/A   ; None              ; 10.695 ns       ; in[3] ; out[5] ;
; N/A   ; None              ; 10.600 ns       ; in[0] ; out[6] ;
; N/A   ; None              ; 10.561 ns       ; in[0] ; out[1] ;
; N/A   ; None              ; 10.533 ns       ; in[5] ; out[5] ;
; N/A   ; None              ; 10.495 ns       ; in[1] ; out[3] ;
; N/A   ; None              ; 10.458 ns       ; in[1] ; out[5] ;
; N/A   ; None              ; 10.202 ns       ; in[1] ; out[2] ;
; N/A   ; None              ; 10.050 ns       ; in[4] ; out[5] ;
; N/A   ; None              ; 10.040 ns       ; in[6] ; out[6] ;
; N/A   ; None              ; 9.921 ns        ; in[2] ; out[3] ;
; N/A   ; None              ; 9.884 ns        ; in[2] ; out[5] ;
; N/A   ; None              ; 9.860 ns        ; in[3] ; out[6] ;
; N/A   ; None              ; 9.726 ns        ; in[5] ; out[6] ;
; N/A   ; None              ; 9.694 ns        ; in[0] ; out[4] ;
; N/A   ; None              ; 9.680 ns        ; in[0] ; out[7] ;
; N/A   ; None              ; 9.623 ns        ; in[1] ; out[6] ;
; N/A   ; None              ; 9.600 ns        ; in[2] ; out[2] ;
; N/A   ; None              ; 9.591 ns        ; in[1] ; out[1] ;
; N/A   ; None              ; 9.215 ns        ; in[4] ; out[6] ;
; N/A   ; None              ; 9.155 ns        ; in[6] ; out[7] ;
; N/A   ; None              ; 9.049 ns        ; in[2] ; out[6] ;
; N/A   ; None              ; 8.954 ns        ; in[3] ; out[4] ;
; N/A   ; None              ; 8.940 ns        ; in[3] ; out[7] ;
; N/A   ; None              ; 8.806 ns        ; in[5] ; out[7] ;
; N/A   ; None              ; 8.717 ns        ; in[1] ; out[4] ;
; N/A   ; None              ; 8.703 ns        ; in[1] ; out[7] ;
; N/A   ; None              ; 8.295 ns        ; in[4] ; out[7] ;
; N/A   ; None              ; 8.274 ns        ; in[4] ; out[4] ;
; N/A   ; None              ; 8.143 ns        ; in[2] ; out[4] ;
; N/A   ; None              ; 8.129 ns        ; in[2] ; out[7] ;
; N/A   ; None              ; 8.037 ns        ; in[7] ; out[7] ;
; N/A   ; None              ; 7.102 ns        ; in[0] ; out[0] ;
+-------+-------------------+-----------------+-------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Nov 16 13:30:58 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Increment -c Increment --timing_analysis_only
Info: Longest tpd from source pin "in[0]" to destination pin "out[3]" is 11.472 ns
    Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T8; Fanout = 3; PIN Node = 'in[0]'
    Info: 2: + IC(5.347 ns) + CELL(0.436 ns) = 6.590 ns; Loc. = LCCOMB_X5_Y19_N16; Fanout = 2; COMB Node = 'Add0~2'
    Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.625 ns; Loc. = LCCOMB_X5_Y19_N18; Fanout = 2; COMB Node = 'Add0~6'
    Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 6.750 ns; Loc. = LCCOMB_X5_Y19_N20; Fanout = 1; COMB Node = 'Add0~9'
    Info: 5: + IC(2.724 ns) + CELL(1.998 ns) = 11.472 ns; Loc. = PIN_Y11; Fanout = 0; PIN Node = 'out[3]'
    Info: Total cell delay = 3.401 ns ( 29.65 % )
    Info: Total interconnect delay = 8.071 ns ( 70.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Mon Nov 16 13:30:58 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


