#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Nov 27 13:36:09 2022
# Process ID: 7825
# Current directory: /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/zybo_z7_20_base_20202_PmodGPIO_0_0_synth_1
# Command line: vivado -log zybo_z7_20_base_20202_PmodGPIO_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zybo_z7_20_base_20202_PmodGPIO_0_0.tcl
# Log file: /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/zybo_z7_20_base_20202_PmodGPIO_0_0_synth_1/zybo_z7_20_base_20202_PmodGPIO_0_0.vds
# Journal file: /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/zybo_z7_20_base_20202_PmodGPIO_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source zybo_z7_20_base_20202_PmodGPIO_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2489.969 ; gain = 116.023 ; free physical = 1487 ; free virtual = 6918
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/cole/XilinxShare/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top zybo_z7_20_base_20202_PmodGPIO_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8097
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2513.879 ; gain = 0.000 ; free physical = 170 ; free virtual = 5171
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zybo_z7_20_base_20202_PmodGPIO_0_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/synth/zybo_z7_20_base_20202_PmodGPIO_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'PmodGPIO' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ipshared/deb6/src/PmodGPIO.v:12]
INFO: [Synth 8-638] synthesizing module 'PmodGPIO_axi_gpio_0_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/synth/PmodGPIO_axi_gpio_0_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/synth/PmodGPIO_axi_gpio_0_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'PmodGPIO_axi_gpio_0_0' (8#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/synth/PmodGPIO_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-6157] synthesizing module 'PmodGPIO_pmod_bridge_0_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_pmod_bridge_0_0/synth/PmodGPIO_pmod_bridge_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'pmod_concat' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_pmod_bridge_0_0/src/pmod_concat.v:12]
	Parameter Top_Row_Interface bound to: GPIO - type: string 
	Parameter Bottom_Row_Interface bound to: GPIO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'pmod_concat' (9#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_pmod_bridge_0_0/src/pmod_concat.v:12]
INFO: [Synth 8-6155] done synthesizing module 'PmodGPIO_pmod_bridge_0_0' (10#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_pmod_bridge_0_0/synth/PmodGPIO_pmod_bridge_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'PmodGPIO_xlconcat_0_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_xlconcat_0_0/synth/PmodGPIO_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_xlconcat_0_0/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 4 - type: integer 
	Parameter IN1_WIDTH bound to: 4 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (11#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_xlconcat_0_0/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'PmodGPIO_xlconcat_0_0' (12#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_xlconcat_0_0/synth/PmodGPIO_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'PmodGPIO_xlslice_0_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_xlslice_0_0/synth/PmodGPIO_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_xlslice_t_0_0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (13#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_xlslice_t_0_0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PmodGPIO_xlslice_0_0' (14#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_xlslice_0_0/synth/PmodGPIO_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PmodGPIO_xlslice_0_1' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_xlslice_0_1/synth/PmodGPIO_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_xlslice_t_0_0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (14#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_xlslice_t_0_0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PmodGPIO_xlslice_0_1' (15#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_xlslice_0_1/synth/PmodGPIO_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'PmodGPIO_xlslice_0_2' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_xlslice_0_2/synth/PmodGPIO_xlslice_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'PmodGPIO_xlslice_0_2' (16#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_xlslice_0_2/synth/PmodGPIO_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'PmodGPIO_xlslice_t_0_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_xlslice_t_0_0/synth/PmodGPIO_xlslice_t_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'PmodGPIO_xlslice_t_0_0' (17#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_xlslice_t_0_0/synth/PmodGPIO_xlslice_t_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'PmodGPIO' (18#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ipshared/deb6/src/PmodGPIO.v:12]
INFO: [Synth 8-6155] done synthesizing module 'zybo_z7_20_base_20202_PmodGPIO_0_0' (19#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/synth/zybo_z7_20_base_20202_PmodGPIO_0_0.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2513.879 ; gain = 0.000 ; free physical = 874 ; free virtual = 4289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2513.879 ; gain = 0.000 ; free physical = 946 ; free virtual = 4376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2513.879 ; gain = 0.000 ; free physical = 946 ; free virtual = 4376
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2513.879 ; gain = 0.000 ; free physical = 3828 ; free virtual = 7263
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_ooc.xdc] for cell 'inst'
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0_board.xdc] for cell 'inst/axi_gpio_0/U0'
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0_board.xdc] for cell 'inst/axi_gpio_0/U0'
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0.xdc] for cell 'inst/axi_gpio_0/U0'
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0.xdc] for cell 'inst/axi_gpio_0/U0'
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_pmod_bridge_0_0/PmodGPIO_pmod_bridge_0_0_board.xdc] for cell 'inst/pmod_bridge_0/inst'
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/src/PmodGPIO_pmod_bridge_0_0/PmodGPIO_pmod_bridge_0_0_board.xdc] for cell 'inst/pmod_bridge_0/inst'
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/zybo_z7_20_base_20202_PmodGPIO_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/zybo_z7_20_base_20202_PmodGPIO_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/zybo_z7_20_base_20202_PmodGPIO_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/zybo_z7_20_base_20202_PmodGPIO_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/zybo_z7_20_base_20202_PmodGPIO_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zybo_z7_20_base_20202_PmodGPIO_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zybo_z7_20_base_20202_PmodGPIO_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.812 ; gain = 0.000 ; free physical = 4422 ; free virtual = 7871
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  FDR => FDRE: 48 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2577.812 ; gain = 0.000 ; free physical = 4414 ; free virtual = 7863
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2577.812 ; gain = 63.934 ; free physical = 4551 ; free virtual = 8028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2577.812 ; gain = 63.934 ; free physical = 4551 ; free virtual = 8027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/pmod_bridge_0/inst. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/zybo_z7_20_base_20202_PmodGPIO_0_0_synth_1/dont_touch.xdc, line 29).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/zybo_z7_20_base_20202_PmodGPIO_0_0_synth_1/dont_touch.xdc, line 35).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_gpio_0/U0. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/zybo_z7_20_base_20202_PmodGPIO_0_0_synth_1/dont_touch.xdc, line 42).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlslice_t_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlslice_t_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlslice_o_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlslice_o_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pmod_bridge_0. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/axi_gpio_0/U0/gpio_core_1/GPIO_IO_T[0]. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2577.812 ; gain = 63.934 ; free physical = 4549 ; free virtual = 8026
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2577.812 ; gain = 63.934 ; free physical = 4518 ; free virtual = 8011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 27    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2577.812 ; gain = 63.934 ; free physical = 4469 ; free virtual = 7966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2577.812 ; gain = 63.934 ; free physical = 3771 ; free virtual = 7279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2577.812 ; gain = 63.934 ; free physical = 3741 ; free virtual = 7249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2577.812 ; gain = 63.934 ; free physical = 3708 ; free virtual = 7216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2577.812 ; gain = 63.934 ; free physical = 4151 ; free virtual = 7681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2577.812 ; gain = 63.934 ; free physical = 4151 ; free virtual = 7681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2577.812 ; gain = 63.934 ; free physical = 4148 ; free virtual = 7679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2577.812 ; gain = 63.934 ; free physical = 4149 ; free virtual = 7680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2577.812 ; gain = 63.934 ; free physical = 4148 ; free virtual = 7679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2577.812 ; gain = 63.934 ; free physical = 4147 ; free virtual = 7677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     9|
|3     |LUT3 |     8|
|4     |LUT4 |    12|
|5     |LUT5 |    36|
|6     |LUT6 |     8|
|7     |FDR  |    32|
|8     |FDRE |    79|
|9     |FDSE |     9|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2577.812 ; gain = 63.934 ; free physical = 4145 ; free virtual = 7676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2577.812 ; gain = 0.000 ; free physical = 4200 ; free virtual = 7731
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2577.812 ; gain = 63.934 ; free physical = 4200 ; free virtual = 7731
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2577.812 ; gain = 0.000 ; free physical = 4202 ; free virtual = 7733
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.812 ; gain = 0.000 ; free physical = 4235 ; free virtual = 7757
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDR => FDRE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2577.812 ; gain = 64.031 ; free physical = 4368 ; free virtual = 7890
INFO: [Common 17-1381] The checkpoint '/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/zybo_z7_20_base_20202_PmodGPIO_0_0_synth_1/zybo_z7_20_base_20202_PmodGPIO_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zybo_z7_20_base_20202_PmodGPIO_0_0, cache-ID = ce7a6d86a44d4585
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
INFO: [Common 17-1381] The checkpoint '/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/zybo_z7_20_base_20202_PmodGPIO_0_0_synth_1/zybo_z7_20_base_20202_PmodGPIO_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zybo_z7_20_base_20202_PmodGPIO_0_0_utilization_synth.rpt -pb zybo_z7_20_base_20202_PmodGPIO_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 27 13:36:59 2022...
