HelpInfo,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/Filterwheel/fpga/BuildNumber.vhd'.||Filterwheel.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||Filterwheel.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||Filterwheel.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||Filterwheel.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IOBufP1.vhd'.||Filterwheel.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'.||Filterwheel.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||Filterwheel.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||Filterwheel.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/60||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||Filterwheel.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/61||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||Filterwheel.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.||Filterwheel.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.||Filterwheel.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'.||Filterwheel.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||Filterwheel.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ltc244x_types.vhd'.||Filterwheel.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||Filterwheel.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||Filterwheel.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||Filterwheel.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||Filterwheel.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'.||Filterwheel.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ltc244xaccumulator_types.vhd'.||Filterwheel.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'.||Filterwheel.srr(74);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/74||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Filterwheel.srr(76);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/76||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/118||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/120||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/122||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/124||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/126||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/128||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/132||Filterwheel_sb_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/168||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/170||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/172||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/174||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/176||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/178||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/182||Filterwheel_sb_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CG775||@N: Component CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||Filterwheel.srr(220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/220||coreahblite.v(11);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/11
Implementation;Synthesis||CG168||@W:Type of parameter CAHBLTIIO0 on the instance CAHBLTl1OI1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/224||coreahblite.v(3167);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/3167
Implementation;Synthesis||CG168||@W:Type of parameter CAHBLTlIO0 on the instance CAHBLTl1OI1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/225||coreahblite.v(3167);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/3167
Implementation;Synthesis||CG168||@W:Type of parameter CAHBLTlIlll on the instance CAHBLTl1OI1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/226||coreahblite.v(3167);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/3167
Implementation;Synthesis||CG168||@W:Type of parameter CAHBLTOllll on the instance CAHBLTl1OI1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/227||coreahblite.v(3167);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/3167
Implementation;Synthesis||CG168||@W:Type of parameter CAHBLTl on the instance CAHBLTOOIll is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/228||coreahblite_matrix4x16.v(26888);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/26888
Implementation;Synthesis||CG168||@W:Type of parameter CAHBLTl on the instance CAHBLTIO1I is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/229||coreahblite_masterstage.v(1061);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/1061
Implementation;Synthesis||CL177||@W:Sharing sequential element CAHBLTO1II and merging CAHBLTlIlI. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/277||coreahblite_masterstage.v(2780);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/2780
Implementation;Synthesis||CG168||@W:Type of parameter CAHBLTl on the instance CAHBLTIOIll is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/279||coreahblite_matrix4x16.v(27369);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/27369
Implementation;Synthesis||CG168||@W:Type of parameter CAHBLTl on the instance CAHBLTIO1I is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/280||coreahblite_masterstage.v(1061);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/1061
Implementation;Synthesis||CL177||@W:Sharing sequential element CAHBLTO1II and merging CAHBLTlIlI. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/320||coreahblite_masterstage.v(2780);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/2780
Implementation;Synthesis||CG168||@W:Type of parameter CAHBLTl on the instance CAHBLTO1OI1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/322||coreahblite_matrix4x16.v(27852);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/27852
Implementation;Synthesis||CG168||@W:Type of parameter CAHBLTl on the instance CAHBLTI1OI1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/323||coreahblite_matrix4x16.v(28335);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/28335
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/510||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/511||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/512||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/513||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/514||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/515||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/516||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/517||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/518||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/519||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/520||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/521||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/522||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/523||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/524||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/525||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/526||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/527||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/528||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/529||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/530||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/531||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/532||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/533||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/534||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/535||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||Filterwheel.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/536||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||Filterwheel.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/537||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/538||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/539||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||Filterwheel.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/540||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/550||Filterwheel_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/551||Filterwheel_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/552||Filterwheel_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/553||Filterwheel_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/554||Filterwheel_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module Main from library work||Filterwheel.srr(569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/569||Filterwheel.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel/Filterwheel.v'/linenumber/232
Implementation;Synthesis||CG184||@W:Removing wire AMBA_SLAVE_0_HRDATA_S0_net_0, as it has the load but no drivers.||Filterwheel.srr(570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/570||Filterwheel.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel/Filterwheel.v'/linenumber/140
Implementation;Synthesis||CL156||@W:*Input AMBA_SLAVE_0_HRDATA_S0_net_0[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Filterwheel.srr(574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/574||Filterwheel.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel/Filterwheel.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input XTL is unused.||Filterwheel.srr(585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/585||Filterwheel_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/592||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/593||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/594||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/595||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||Filterwheel.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/596||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||Filterwheel.srr(603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/603||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||Filterwheel.srr(610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/610||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||Filterwheel.srr(617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/617||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||Filterwheel.srr(624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/624||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||Filterwheel.srr(634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/634||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||Filterwheel.srr(635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/635||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||Filterwheel.srr(636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/636||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||Filterwheel.srr(637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/637||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||Filterwheel.srr(638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/638||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||Filterwheel.srr(639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/639||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||Filterwheel.srr(640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/640||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||Filterwheel.srr(641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/641||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||Filterwheel.srr(642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/642||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||Filterwheel.srr(643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/643||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||Filterwheel.srr(644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/644||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||Filterwheel.srr(645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/645||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||Filterwheel.srr(646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/646||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||Filterwheel.srr(647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/647||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||Filterwheel.srr(648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/648||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||Filterwheel.srr(649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/649||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||Filterwheel.srr(650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/650||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||Filterwheel.srr(651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/651||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||Filterwheel.srr(652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/652||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||Filterwheel.srr(653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/653||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||Filterwheel.srr(654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/654||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||Filterwheel.srr(655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/655||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||Filterwheel.srr(656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/656||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||Filterwheel.srr(657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/657||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||Filterwheel.srr(658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/658||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||Filterwheel.srr(659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/659||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||Filterwheel.srr(660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/660||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||Filterwheel.srr(661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/661||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||Filterwheel.srr(662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/662||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||Filterwheel.srr(663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/663||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||Filterwheel.srr(664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/664||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||Filterwheel.srr(665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/665||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||Filterwheel.srr(666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/666||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/124
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||Filterwheel.srr(669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/669||coreahblite.v(926);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/926
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||Filterwheel.srr(671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/671||coreahblite.v(991);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/991
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||Filterwheel.srr(673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/673||coreahblite.v(1056);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1056
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||Filterwheel.srr(675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/675||coreahblite.v(1121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1121
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||Filterwheel.srr(677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/677||coreahblite.v(1179);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1179
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||Filterwheel.srr(679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/679||coreahblite.v(1255);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1255
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||Filterwheel.srr(681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/681||coreahblite.v(1331);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1331
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||Filterwheel.srr(683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/683||coreahblite.v(1407);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1407
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||Filterwheel.srr(685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/685||coreahblite.v(1483);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1483
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||Filterwheel.srr(687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/687||coreahblite.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1559
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||Filterwheel.srr(689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/689||coreahblite.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1635
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||Filterwheel.srr(691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/691||coreahblite.v(1711);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1711
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||Filterwheel.srr(693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/693||coreahblite.v(1787);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1787
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||Filterwheel.srr(695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/695||coreahblite.v(1863);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1863
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||Filterwheel.srr(697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/697||coreahblite.v(1939);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1939
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||Filterwheel.srr(699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/699||coreahblite.v(2015);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/2015
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||Filterwheel.srr(701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/701||coreahblite.v(2091);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/2091
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||Filterwheel.srr(703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/703||coreahblite.v(2167);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/2167
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||Filterwheel.srr(705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/705||coreahblite.v(2243);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/2243
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||Filterwheel.srr(707);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/707||coreahblite.v(2319);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/2319
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||Filterwheel.srr(709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/709||coreahblite.v(2395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/2395
Implementation;Synthesis||CL159||@N: Input HBURST_M0 is unused.||Filterwheel.srr(711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/711||coreahblite.v(942);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/942
Implementation;Synthesis||CL159||@N: Input HPROT_M0 is unused.||Filterwheel.srr(712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/712||coreahblite.v(949);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/949
Implementation;Synthesis||CL159||@N: Input HBURST_M1 is unused.||Filterwheel.srr(713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/713||coreahblite.v(1007);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1007
Implementation;Synthesis||CL159||@N: Input HPROT_M1 is unused.||Filterwheel.srr(714);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/714||coreahblite.v(1014);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1014
Implementation;Synthesis||CL159||@N: Input HBURST_M2 is unused.||Filterwheel.srr(715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/715||coreahblite.v(1072);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1072
Implementation;Synthesis||CL159||@N: Input HPROT_M2 is unused.||Filterwheel.srr(716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/716||coreahblite.v(1079);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1079
Implementation;Synthesis||CL159||@N: Input HBURST_M3 is unused.||Filterwheel.srr(717);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/717||coreahblite.v(1137);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1137
Implementation;Synthesis||CL159||@N: Input HPROT_M3 is unused.||Filterwheel.srr(718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/718||coreahblite.v(1144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite.v'/linenumber/1144
Implementation;Synthesis||CL159||@N: Input HWDATA_M1 is unused.||Filterwheel.srr(721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/721||coreahblite_matrix4x16.v(187);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/187
Implementation;Synthesis||CL159||@N: Input HWDATA_M2 is unused.||Filterwheel.srr(722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/722||coreahblite_matrix4x16.v(228);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/228
Implementation;Synthesis||CL159||@N: Input HWDATA_M3 is unused.||Filterwheel.srr(723);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/723||coreahblite_matrix4x16.v(269);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/269
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||Filterwheel.srr(724);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/724||coreahblite_matrix4x16.v(340);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/340
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||Filterwheel.srr(725);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/725||coreahblite_matrix4x16.v(342);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/342
Implementation;Synthesis||CL159||@N: Input HRESP_S1 is unused.||Filterwheel.srr(726);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/726||coreahblite_matrix4x16.v(344);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/344
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||Filterwheel.srr(727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/727||coreahblite_matrix4x16.v(390);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/390
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||Filterwheel.srr(728);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/728||coreahblite_matrix4x16.v(392);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/392
Implementation;Synthesis||CL159||@N: Input HRESP_S2 is unused.||Filterwheel.srr(729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/729||coreahblite_matrix4x16.v(394);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/394
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||Filterwheel.srr(730);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/730||coreahblite_matrix4x16.v(440);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/440
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||Filterwheel.srr(731);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/731||coreahblite_matrix4x16.v(442);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/442
Implementation;Synthesis||CL159||@N: Input HRESP_S3 is unused.||Filterwheel.srr(732);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/732||coreahblite_matrix4x16.v(444);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/444
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||Filterwheel.srr(733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/733||coreahblite_matrix4x16.v(490);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/490
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||Filterwheel.srr(734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/734||coreahblite_matrix4x16.v(492);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/492
Implementation;Synthesis||CL159||@N: Input HRESP_S4 is unused.||Filterwheel.srr(735);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/735||coreahblite_matrix4x16.v(494);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/494
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||Filterwheel.srr(736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/736||coreahblite_matrix4x16.v(540);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/540
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||Filterwheel.srr(737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/737||coreahblite_matrix4x16.v(542);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/542
Implementation;Synthesis||CL159||@N: Input HRESP_S5 is unused.||Filterwheel.srr(738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/738||coreahblite_matrix4x16.v(544);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/544
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||Filterwheel.srr(739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/739||coreahblite_matrix4x16.v(590);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/590
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||Filterwheel.srr(740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/740||coreahblite_matrix4x16.v(592);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/592
Implementation;Synthesis||CL159||@N: Input HRESP_S6 is unused.||Filterwheel.srr(741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/741||coreahblite_matrix4x16.v(594);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/594
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||Filterwheel.srr(742);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/742||coreahblite_matrix4x16.v(640);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/640
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||Filterwheel.srr(743);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/743||coreahblite_matrix4x16.v(642);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/642
Implementation;Synthesis||CL159||@N: Input HRESP_S7 is unused.||Filterwheel.srr(744);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/744||coreahblite_matrix4x16.v(644);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/644
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||Filterwheel.srr(745);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/745||coreahblite_matrix4x16.v(690);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/690
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||Filterwheel.srr(746);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/746||coreahblite_matrix4x16.v(692);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/692
Implementation;Synthesis||CL159||@N: Input HRESP_S8 is unused.||Filterwheel.srr(747);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/747||coreahblite_matrix4x16.v(694);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/694
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||Filterwheel.srr(748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/748||coreahblite_matrix4x16.v(740);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/740
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||Filterwheel.srr(749);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/749||coreahblite_matrix4x16.v(742);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/742
Implementation;Synthesis||CL159||@N: Input HRESP_S9 is unused.||Filterwheel.srr(750);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/750||coreahblite_matrix4x16.v(744);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/744
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||Filterwheel.srr(751);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/751||coreahblite_matrix4x16.v(790);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/790
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||Filterwheel.srr(752);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/752||coreahblite_matrix4x16.v(792);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/792
Implementation;Synthesis||CL159||@N: Input HRESP_S10 is unused.||Filterwheel.srr(753);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/753||coreahblite_matrix4x16.v(794);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/794
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||Filterwheel.srr(754);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/754||coreahblite_matrix4x16.v(840);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/840
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||Filterwheel.srr(755);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/755||coreahblite_matrix4x16.v(842);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/842
Implementation;Synthesis||CL159||@N: Input HRESP_S11 is unused.||Filterwheel.srr(756);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/756||coreahblite_matrix4x16.v(844);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/844
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||Filterwheel.srr(757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/757||coreahblite_matrix4x16.v(890);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/890
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||Filterwheel.srr(758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/758||coreahblite_matrix4x16.v(892);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/892
Implementation;Synthesis||CL159||@N: Input HRESP_S12 is unused.||Filterwheel.srr(759);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/759||coreahblite_matrix4x16.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/894
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||Filterwheel.srr(760);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/760||coreahblite_matrix4x16.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/940
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||Filterwheel.srr(761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/761||coreahblite_matrix4x16.v(942);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/942
Implementation;Synthesis||CL159||@N: Input HRESP_S13 is unused.||Filterwheel.srr(762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/762||coreahblite_matrix4x16.v(944);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/944
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||Filterwheel.srr(763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/763||coreahblite_matrix4x16.v(990);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/990
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||Filterwheel.srr(764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/764||coreahblite_matrix4x16.v(992);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/992
Implementation;Synthesis||CL159||@N: Input HRESP_S14 is unused.||Filterwheel.srr(765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/765||coreahblite_matrix4x16.v(994);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/994
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||Filterwheel.srr(766);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/766||coreahblite_matrix4x16.v(1040);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/1040
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||Filterwheel.srr(767);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/767||coreahblite_matrix4x16.v(1042);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/1042
Implementation;Synthesis||CL159||@N: Input HRESP_S15 is unused.||Filterwheel.srr(768);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/768||coreahblite_matrix4x16.v(1044);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/1044
Implementation;Synthesis||CL159||@N: Input HRDATA_S16 is unused.||Filterwheel.srr(769);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/769||coreahblite_matrix4x16.v(1090);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/1090
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S16 is unused.||Filterwheel.srr(770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/770||coreahblite_matrix4x16.v(1092);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/1092
Implementation;Synthesis||CL159||@N: Input HRESP_S16 is unused.||Filterwheel.srr(771);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/771||coreahblite_matrix4x16.v(1094);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/1094
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAHBLTOIOI.||Filterwheel.srr(776);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/776||coreahblite_slavearbiter.v(1336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavearbiter.v'/linenumber/1336
Implementation;Synthesis||CL159||@N: Input CAHBLTl1OI is unused.||Filterwheel.srr(797);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/797||coreahblite_masterstage.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input CAHBLTOOII is unused.||Filterwheel.srr(798);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/798||coreahblite_masterstage.v(126);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||Filterwheel.srr(799);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/799||coreahblite_masterstage.v(177);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/177
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||Filterwheel.srr(800);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/800||coreahblite_masterstage.v(179);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/179
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||Filterwheel.srr(801);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/801||coreahblite_masterstage.v(186);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/186
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||Filterwheel.srr(802);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/802||coreahblite_masterstage.v(188);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/188
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||Filterwheel.srr(803);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/803||coreahblite_masterstage.v(195);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/195
Implementation;Synthesis||CL246||@W:Input port bits 16 to 1 of CAHBLTl1OI[16:0] are unused. Assign logic for all port bits or change the input port size.||Filterwheel.srr(810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/810||coreahblite_masterstage.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/119
Implementation;Synthesis||CL246||@W:Input port bits 16 to 1 of CAHBLTOOII[16:0] are unused. Assign logic for all port bits or change the input port size.||Filterwheel.srr(811);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/811||coreahblite_masterstage.v(126);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/126
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/Filterwheel/fpga/BuildNumber.vhd'.||Filterwheel.srr(863);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/863||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||Filterwheel.srr(864);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/864||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||Filterwheel.srr(865);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/865||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||Filterwheel.srr(866);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/866||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IOBufP1.vhd'.||Filterwheel.srr(867);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/867||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'.||Filterwheel.srr(868);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/868||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||Filterwheel.srr(869);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/869||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||Filterwheel.srr(870);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/870||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||Filterwheel.srr(871);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/871||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||Filterwheel.srr(872);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/872||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.||Filterwheel.srr(873);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/873||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.||Filterwheel.srr(874);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/874||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'.||Filterwheel.srr(875);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/875||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||Filterwheel.srr(876);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/876||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ltc244x_types.vhd'.||Filterwheel.srr(877);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/877||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||Filterwheel.srr(878);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/878||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||Filterwheel.srr(879);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/879||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||Filterwheel.srr(880);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/880||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||Filterwheel.srr(881);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/881||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'.||Filterwheel.srr(882);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/882||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ltc244xaccumulator_types.vhd'.||Filterwheel.srr(883);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/883||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'.||Filterwheel.srr(884);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/884||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Filterwheel.srr(886);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/886||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.main.architecture_main.||Filterwheel.srr(887);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/887||Main.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/11
Implementation;Synthesis||CD276||@W:Map for port rxcomplete of component uartrxfifoextclk not found||Filterwheel.srr(888);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/888||UartRxFifoExtClk.vhd(28);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/28
Implementation;Synthesis||CD730||@W:Component declaration has 11 ports but entity declares 12 ports||Filterwheel.srr(889);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/889||Main.vhd(1411);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1411
Implementation;Synthesis||CD326||@W:Port rxcomplete of entity work.uartrxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||Filterwheel.srr(890);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/890||Main.vhd(1411);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1411
Implementation;Synthesis||CD326||@W:Port dbg1 of entity work.uartrxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||Filterwheel.srr(891);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/891||Main.vhd(1411);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1411
Implementation;Synthesis||CD276||@W:Map for port rxcomplete of component uartrxfifoextclk not found||Filterwheel.srr(892);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/892||UartRxFifoExtClk.vhd(28);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/28
Implementation;Synthesis||CD730||@W:Component declaration has 11 ports but entity declares 12 ports||Filterwheel.srr(893);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/893||Main.vhd(1511);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1511
Implementation;Synthesis||CD326||@W:Port rxcomplete of entity work.uartrxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||Filterwheel.srr(894);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/894||Main.vhd(1511);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1511
Implementation;Synthesis||CD326||@W:Port dbg1 of entity work.uartrxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||Filterwheel.srr(895);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/895||Main.vhd(1511);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1511
Implementation;Synthesis||CD276||@W:Map for port rxcomplete of component uartrxfifoextclk not found||Filterwheel.srr(896);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/896||UartRxFifoExtClk.vhd(28);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/28
Implementation;Synthesis||CD730||@W:Component declaration has 11 ports but entity declares 12 ports||Filterwheel.srr(897);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/897||Main.vhd(1610);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1610
Implementation;Synthesis||CD326||@W:Port rxcomplete of entity work.uartrxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||Filterwheel.srr(898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/898||Main.vhd(1610);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1610
Implementation;Synthesis||CD326||@W:Port dbg1 of entity work.uartrxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||Filterwheel.srr(899);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/899||Main.vhd(1610);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1610
Implementation;Synthesis||CD274||@W:Incomplete case statement - add more cases or a when others||Filterwheel.srr(900);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/900||Main.vhd(1960);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1960
Implementation;Synthesis||CD274||@W:Incomplete case statement - add more cases or a when others||Filterwheel.srr(901);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/901||Main.vhd(1973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1973
Implementation;Synthesis||CD274||@W:Incomplete case statement - add more cases or a when others||Filterwheel.srr(902);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/902||Main.vhd(1992);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1992
Implementation;Synthesis||CD274||@W:Incomplete case statement - add more cases or a when others||Filterwheel.srr(903);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/903||Main.vhd(2005);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/2005
Implementation;Synthesis||CD638||@W:Signal ndrdymonitoradc_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(904);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/904||Main.vhd(871);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/871
Implementation;Synthesis||CD638||@W:Signal ncsmonitoradc_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/905||Main.vhd(872);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/872
Implementation;Synthesis||CD638||@W:Signal sckmonitoradc_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(906);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/906||Main.vhd(873);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/873
Implementation;Synthesis||CD638||@W:Signal mosimonitoradc_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/907||Main.vhd(874);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/874
Implementation;Synthesis||CD638||@W:Signal misomonitoradc_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(908);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/908||Main.vhd(875);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/875
Implementation;Synthesis||CD638||@W:Signal monitoradcsample.sample is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/909||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CD638||@W:Signal monitoradcsample.numaccums is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(910);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/910||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CD638||@W:Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/911||Main.vhd(891);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/891
Implementation;Synthesis||CD638||@W:Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(912);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/912||Main.vhd(904);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/904
Implementation;Synthesis||CD638||@W:Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(913);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/913||Main.vhd(910);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/910
Implementation;Synthesis||CD638||@W:Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(914);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/914||Main.vhd(923);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/923
Implementation;Synthesis||CD638||@W:Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/915||Main.vhd(929);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/929
Implementation;Synthesis||CD638||@W:Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/916||Main.vhd(942);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/942
Implementation;Synthesis||CD638||@W:Signal pps_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/917||Main.vhd(946);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/946
Implementation;Synthesis||CD638||@W:Signal ppsdetected is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(918);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/918||Main.vhd(948);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/948
Implementation;Synthesis||CD638||@W:Signal ppscount is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/919||Main.vhd(949);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/949
Implementation;Synthesis||CD638||@W:Signal ppscounter is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(920);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/920||Main.vhd(950);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/950
Implementation;Synthesis||CD638||@W:Signal clkdacreadback is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(921);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/921||Main.vhd(953);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/953
Implementation;Synthesis||CD638||@W:Signal ncsclk_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(922);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/922||Main.vhd(954);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/954
Implementation;Synthesis||CD638||@W:Signal sckclk_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/923||Main.vhd(955);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/955
Implementation;Synthesis||CD638||@W:Signal mosiclk_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/924||Main.vhd(956);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/956
Implementation;Synthesis||CD638||@W:Signal misoclk_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/925||Main.vhd(957);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/957
Implementation;Synthesis||CD638||@W:Signal shootthruixnae is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/926||Main.vhd(1036);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1036
Implementation;Synthesis||CD630||@N: Synthesizing work.fourwiresteppermotordriverports.fourwiresteppermotordriver.||Filterwheel.srr(927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/927||FourWireStepperMotorDriver.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fourwiresteppermotorports.fourwiresteppermotor.||Filterwheel.srr(928);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/928||FourWireStepperMotor.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/11
Implementation;Synthesis||CL240||@W:Signal MotorBMinus is floating; a simulation mismatch is possible.||Filterwheel.srr(931);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/931||FourWireStepperMotor.vhd(23);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/23
Implementation;Synthesis||CL240||@W:Signal MotorBPlus is floating; a simulation mismatch is possible.||Filterwheel.srr(932);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/932||FourWireStepperMotor.vhd(22);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/22
Implementation;Synthesis||CL240||@W:Signal MotorAMinus is floating; a simulation mismatch is possible.||Filterwheel.srr(933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/933||FourWireStepperMotor.vhd(21);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/21
Implementation;Synthesis||CL240||@W:Signal MotorAPlus is floating; a simulation mismatch is possible.||Filterwheel.srr(934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/934||FourWireStepperMotor.vhd(20);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/20
Implementation;Synthesis||CL169||@W:Pruning unused register MotorBMinus_i_4. Make sure that there are no unused intermediate registers.||Filterwheel.srr(935);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/935||FourWireStepperMotor.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register MotorBPlus_i_4. Make sure that there are no unused intermediate registers.||Filterwheel.srr(936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/936||FourWireStepperMotor.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register MotorAMinus_i_4. Make sure that there are no unused intermediate registers.||Filterwheel.srr(937);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/937||FourWireStepperMotor.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register MotorAPlus_i_5. Make sure that there are no unused intermediate registers.||Filterwheel.srr(938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/938||FourWireStepperMotor.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register State_7(1 downto 0). Make sure that there are no unused intermediate registers.||Filterwheel.srr(939);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/939||FourWireStepperMotor.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register LastStep_4. Make sure that there are no unused intermediate registers.||Filterwheel.srr(940);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/940||FourWireStepperMotor.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/55
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||Filterwheel.srr(942);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/942||OneShot.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||Filterwheel.srr(949);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/949||OneShot.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttxfifoextclk.implementation.||Filterwheel.srr(953);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/953||UartTxFifoExtClk.vhd(9);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/9
Implementation;Synthesis||CD233||@N: Using sequential encoding for type states.||Filterwheel.srr(954);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/954||UartTxFifoExtClk.vhd(96);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/96
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Filterwheel.srr(955);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/955||UartTxFifoExtClk.vhd(242);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/242
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp2ports.ibufp2.||Filterwheel.srr(956);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/956||IBufP2.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttx.behaviour.||Filterwheel.srr(960);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/960||UartTx.vhd(6);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.gated_fifo.rtl.||Filterwheel.srr(966);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/966||gated_fifo.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo.rtl.||Filterwheel.srr(967);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/967||fifo_gen.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/11
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||Filterwheel.srr(970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/970||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxfifoextclk.implementation.||Filterwheel.srr(980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/980||UartRxFifoExtClk.vhd(10);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/10
Implementation;Synthesis||CD276||@W:Map for port uartclk of component uartrxextclk not found||Filterwheel.srr(981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/981||UartRxExtClk.vhd(16);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/16
Implementation;Synthesis||CD730||@W:Component declaration has 6 ports but entity declares 7 ports||Filterwheel.srr(982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/982||UartRxFifoExtClk.vhd(108);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/108
Implementation;Synthesis||CD326||@W:Port uartclk of entity work.uartrxextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||Filterwheel.srr(983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/983||UartRxFifoExtClk.vhd(108);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/108
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxextclk.implementation.||Filterwheel.srr(984);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/984||UartRxExtClk.vhd(10);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxraw.behaviour.||Filterwheel.srr(985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/985||UartRxRaw.vhd(8);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp3ports.ibufp3.||Filterwheel.srr(998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/998||IBufP3.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||Filterwheel.srr(1002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1002||ClockDivider.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||Filterwheel.srr(1006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1006||VariableClockDivider.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.registerspaceports.registerspace.||Filterwheel.srr(1010);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1010||RegisterSpace.vhd(12);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/12
Implementation;Synthesis||CD630||@N: Synthesizing work.iobufp2ports.iobufp2.||Filterwheel.srr(1042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1042||IOBufP1.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IOBufP1.vhd'/linenumber/13
Implementation;Synthesis||CD638||@W:Signal temp1 is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(1043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1043||IOBufP1.vhd(25);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IOBufP1.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp1ports.ibufp1.||Filterwheel.srr(1047);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1047||IBufP1.vhd(25);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||Filterwheel.srr(1051);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1051||OneShot.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.buildnumberports.buildnumber.||Filterwheel.srr(1055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1055||BuildNumber.vhd(14);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/BuildNumber.vhd'/linenumber/14
Implementation;Synthesis||CL252||@W:Bit 0 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1061||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 1 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1062||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 2 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1063||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 3 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1064||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 4 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1065||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 5 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1066||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 6 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1067);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1067||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 7 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1068);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1068||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 8 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1069);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1069||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 9 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1070);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1070||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 10 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1071);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1071||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 11 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1072);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1072||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 12 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1073);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1073||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 13 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1074);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1074||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 14 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1075);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1075||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 15 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1076);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1076||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 16 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1077);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1077||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 17 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1078);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1078||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 18 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1079);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1079||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 19 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1080);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1080||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 20 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1081);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1081||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 21 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1082);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1082||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 22 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1083);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1083||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 23 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1084);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1084||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 24 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1085);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1085||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 25 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1086);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1086||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 26 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1087);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1087||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 27 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1088);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1088||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 28 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1089);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1089||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 29 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1090);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1090||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 30 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1091);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1091||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 31 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1092);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1092||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 32 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1093);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1093||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 33 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1094);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1094||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 34 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1095||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 35 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1096);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1096||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 36 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1097||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 37 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1098);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1098||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 38 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1099);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1099||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 39 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1100||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 40 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1101||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 41 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1102||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 42 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1103||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 43 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1104||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 44 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1105||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 45 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1106||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 46 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1107||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 47 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1108||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 0 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1109||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 1 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1110||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 2 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1111||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 3 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1112||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 4 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1113||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 5 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1114||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 6 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1115||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 7 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1116||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 8 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1117||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 9 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1118||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 10 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1119||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 11 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1120||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 12 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1121||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 13 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1122||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 14 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1123||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL252||@W:Bit 15 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1124||Main.vhd(878);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/878
Implementation;Synthesis||CL240||@W:Signal PosLEDEnB is floating; a simulation mismatch is possible.||Filterwheel.srr(1125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1125||Main.vhd(17);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/17
Implementation;Synthesis||CL240||@W:Signal PosLEDEnA is floating; a simulation mismatch is possible.||Filterwheel.srr(1126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1126||Main.vhd(16);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/16
Implementation;Synthesis||CL245||@W:Bit 0 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1127||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 1 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1128||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 2 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1129||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 3 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1130||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 4 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1131||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 5 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1132||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 6 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1133||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 7 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1134||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 8 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1135||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 9 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1136||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 10 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1137||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 11 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1138||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 12 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1139||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 13 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1140||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 14 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1141||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 15 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1142||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 16 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1143||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 17 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1144||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 18 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1145||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 19 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1146||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 20 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1147||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 21 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1148||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 22 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1149||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 23 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1150||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 24 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1151||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 25 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1152||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 26 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1153||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 27 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1154||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 28 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1155||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 29 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1156||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 30 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1157||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 31 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1158||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 32 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1159||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 33 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1160||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 34 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1161||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 35 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1162||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 36 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1163||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 37 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1164||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 38 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1165||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 39 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1166||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 40 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1167);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1167||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 41 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1168||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 42 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1169||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 43 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1170||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 44 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1171||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 45 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1172||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 46 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1173||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 47 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1174||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 48 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1175||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 49 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1176||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 50 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1177||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 51 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1178||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 52 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1179||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 53 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1180||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 54 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1181||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 55 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1182||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 56 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1183||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 57 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1184||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 58 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1185||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 59 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1186||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 60 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1187||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 61 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1188||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 62 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1189||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 63 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1190||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 0 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1191||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 1 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1192||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 2 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1193||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 3 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1194||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 4 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1195||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 5 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1196||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 6 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1197||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 7 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1198||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 8 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1199||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 9 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1200||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 10 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1201||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 11 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1202||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 12 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1203);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1203||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 13 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1204||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 14 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1205||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 15 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1206||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 16 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1207||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 17 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1208||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 18 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1209||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 19 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1210||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 20 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1211||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 21 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1212||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 22 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1213||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 23 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1214||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 24 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1215||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 25 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1216||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 26 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1217||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 27 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1218||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 28 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1219||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 29 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1220||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 30 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1221||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 31 of input actualtickslastsecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1222||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 0 of input clockticksthissecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1223||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 1 of input clockticksthissecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1224||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 2 of input clockticksthissecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1225||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL245||@W:Bit 3 of input clockticksthissecond of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1226||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CL247||@W:Input port bit 7 of rst_count(7 downto 0) is unused ||Filterwheel.srr(1241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1241||VariableClockDivider.vhd(22);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/22
Implementation;Synthesis||CL135||@N: Found sequential shift O with address depth of 3 words and data bit width of 1.||Filterwheel.srr(1246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1246||IBufP3.vhd(31);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/31
Implementation;Synthesis||CL159||@N: Input clk is unused.||Filterwheel.srr(1251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1251||UartRxExtClk.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/13
Implementation;Synthesis||CL159||@N: Input clk is unused.||Filterwheel.srr(1270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1270||FourWireStepperMotor.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/13
Implementation;Synthesis||CL159||@N: Input rst is unused.||Filterwheel.srr(1271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1271||FourWireStepperMotor.vhd(14);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/14
Implementation;Synthesis||CL159||@N: Input Direction is unused.||Filterwheel.srr(1272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1272||FourWireStepperMotor.vhd(17);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/17
Implementation;Synthesis||CL159||@N: Input Step is unused.||Filterwheel.srr(1273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1273||FourWireStepperMotor.vhd(18);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/18
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOlll because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIlll. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1425||coreahblite_matrix4x16.v(32833);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/32833
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIlll because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTIOlll. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1426||coreahblite_matrix4x16.v(33102);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/33102
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOlll because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTIOlll. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1427||coreahblite_matrix4x16.v(32295);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/32295
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTl1Ill because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTIOlll. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1428||coreahblite_matrix4x16.v(32026);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/32026
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTIOlll because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI1Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1429||coreahblite_matrix4x16.v(32564);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/32564
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTO1Ill because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI1Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1430||coreahblite_matrix4x16.v(31488);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/31488
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTl0Ill because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI1Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1431||coreahblite_matrix4x16.v(31219);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/31219
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI1Ill because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI0Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1432||coreahblite_matrix4x16.v(31757);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/31757
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTO0Ill because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI0Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1433||coreahblite_matrix4x16.v(30681);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/30681
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTllIll because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI0Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1434||coreahblite_matrix4x16.v(30412);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/30412
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTIlIll because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI0Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1435||coreahblite_matrix4x16.v(30143);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/30143
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOlIll because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI0Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1436||coreahblite_matrix4x16.v(29874);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/29874
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlIIll because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI0Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1437);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1437||coreahblite_matrix4x16.v(29605);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/29605
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTIIIll because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI0Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1438||coreahblite_matrix4x16.v(29336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/29336
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI0Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1439||coreahblite_matrix4x16.v(29067);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/29067
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1440||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.BootupReset.ClkDiv[9:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1441||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.BootupReset.shot_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1442||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart2ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1443||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart1ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1444||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1445||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.ResetSteps_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1446||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PosLedsEnB_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1447||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PosLedsEnA_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1448||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.MotorEnable_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1449||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. ||Filterwheel.srr(1450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1450||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. ||Filterwheel.srr(1451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1451||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1171||@N: Found instance Main_0.RegisterSpace.DataOut[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1452||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart2BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. ||Filterwheel.srr(1453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1453||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart2BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. ||Filterwheel.srr(1454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1454||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart2BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. ||Filterwheel.srr(1455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1455||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart2BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. ||Filterwheel.srr(1456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1456||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart2BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. ||Filterwheel.srr(1457);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1457||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart2BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. ||Filterwheel.srr(1458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1458||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart2BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1459||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart2TxBitClockDiv.ClkDiv[2:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1460||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||FX1171||@N: Found instance Main_0.RS422_Rx2.Uart.Uart.samplecnt[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1461||UartRxRaw.vhd(37);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/37
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1462||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1463||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1464||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. ||Filterwheel.srr(1465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1465||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. ||Filterwheel.srr(1466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1466||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1467||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.we_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1468||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.re_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1469||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.Last_wone_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1470||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.Last_rone_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1471||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Tx2.UartTxUart.LastGo is being ignored due to limitations in architecture. ||Filterwheel.srr(1472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1472||UartTx.vhd(26);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/26
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Tx2.CurrentState[1:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1473||UartTxFifoExtClk.vhd(178);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/178
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Tx2.NextState[1:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1474||UartTxFifoExtClk.vhd(178);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/178
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ShootThruIxnaeOneShotBMinus.ClkDiv[3:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1475||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ShootThruIxnaeOneShotBMinus.shot_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1476||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.StepperMotor.StepOneShot.ClkDiv[23:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1477||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.StepperMotor.StepOneShot.shot_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1478||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1479||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1480||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1481||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1482||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1483||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1484||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1485||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1486||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1487||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1488||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1489||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1490||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1491||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1492||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1493||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1494||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1495||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1496||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1497||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1498||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1499||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1500||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1501||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1502||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1503||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1504||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1505||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1506||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1507||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1508||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1509||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1510||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseB[3:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1511||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseA[3:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1512||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeBOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1513||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeBOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1514||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeAOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1515||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeAOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1516||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB2OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1517||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB2OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1518||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB1OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1519||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB1OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1520||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB0OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1521||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB0OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1522||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA2OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1523||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA2OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1524||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA1OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1525||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA1OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1526||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA0OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1527||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA0OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1528||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosSenseA[3:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1529||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosSenseB[3:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1530||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseHomeB is being ignored due to limitations in architecture. ||Filterwheel.srr(1531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1531||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseHomeA is being ignored due to limitations in architecture. ||Filterwheel.srr(1532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1532||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseBit2B is being ignored due to limitations in architecture. ||Filterwheel.srr(1533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1533||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseBit2A is being ignored due to limitations in architecture. ||Filterwheel.srr(1534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1534||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseBit1B is being ignored due to limitations in architecture. ||Filterwheel.srr(1535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1535||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseBit1A is being ignored due to limitations in architecture. ||Filterwheel.srr(1536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1536||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseBit0B is being ignored due to limitations in architecture. ||Filterwheel.srr(1537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1537||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseBit0A is being ignored due to limitations in architecture. ||Filterwheel.srr(1538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1538||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1539||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1540||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1541||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1542||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1543||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1544||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1545||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1546||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1547||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1548||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1549||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1550||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1551||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1552||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1553||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1554||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1555||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1556||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1557||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1558||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1559||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1560||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1561||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1562||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1563||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1564||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1565);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1565||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1566);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1566||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1567);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1567||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1568);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1568||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1569||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1570||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1577||Filterwheel_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1578||Filterwheel_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1579||Filterwheel_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1580||Filterwheel_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1581||Filterwheel_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_HRDATA_S0_net_0[31] (in view: work.Filterwheel(verilog)) on net AMBA_SLAVE_0_HRDATA_S0_net_0[31] (in view: work.Filterwheel(verilog)) has its enable tied to GND.||Filterwheel.srr(1582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1582||Filterwheel.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel/Filterwheel.v'/linenumber/140
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_HRDATA_S0_net_0[30] (in view: work.Filterwheel(verilog)) on net AMBA_SLAVE_0_HRDATA_S0_net_0[30] (in view: work.Filterwheel(verilog)) has its enable tied to GND.||Filterwheel.srr(1583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1583||Filterwheel.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel/Filterwheel.v'/linenumber/140
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_HRDATA_S0_net_0[29] (in view: work.Filterwheel(verilog)) on net AMBA_SLAVE_0_HRDATA_S0_net_0[29] (in view: work.Filterwheel(verilog)) has its enable tied to GND.||Filterwheel.srr(1584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1584||Filterwheel.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel/Filterwheel.v'/linenumber/140
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_HRDATA_S0_net_0[28] (in view: work.Filterwheel(verilog)) on net AMBA_SLAVE_0_HRDATA_S0_net_0[28] (in view: work.Filterwheel(verilog)) has its enable tied to GND.||Filterwheel.srr(1585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1585||Filterwheel.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel/Filterwheel.v'/linenumber/140
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_HRDATA_S0_net_0[27] (in view: work.Filterwheel(verilog)) on net AMBA_SLAVE_0_HRDATA_S0_net_0[27] (in view: work.Filterwheel(verilog)) has its enable tied to GND.||Filterwheel.srr(1586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1586||Filterwheel.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel/Filterwheel.v'/linenumber/140
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1587||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1588||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1589||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1590||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1591||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1592||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1593||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1594||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1595||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Main_0.ShootThruIxnaeOneShotAMinus.shot_i is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1596||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MO129||@W:Sequential instance Main_0.ShootThruIxnaeOneShotAPlus.shot_i is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1597||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MO129||@W:Sequential instance Main_0.ShootThruIxnaeOneShotBMinus.shot_i is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1598||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MO129||@W:Sequential instance Main_0.ShootThruIxnaeOneShotBPlus.shot_i is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1599||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1600||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1601||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1602||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1603||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1604||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1605||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||MO129||@W:Sequential instance Main_0.IBufOE.Temp1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1606||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MO129||@W:Sequential instance Main_0.IBufOE.O is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1607||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||BN115||@N: Removing instance CAHBLTlO1I (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_2(verilog)) because it does not drive other instances.||Filterwheel.srr(1614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1614||coreahblite_masterstage.v(2834);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/2834
Implementation;Synthesis||BN115||@N: Removing instance CAHBLTIO1I (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_2(verilog)) because it does not drive other instances.||Filterwheel.srr(1615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1615||coreahblite_masterstage.v(1061);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/1061
Implementation;Synthesis||BN362||@N: Removing sequential instance CAHBLTOIlI (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1616||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN115||@N: Removing instance CAHBLTlO1I (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_1(verilog)) because it does not drive other instances.||Filterwheel.srr(1617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1617||coreahblite_masterstage.v(2834);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/2834
Implementation;Synthesis||BN115||@N: Removing instance CAHBLTIO1I (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_1(verilog)) because it does not drive other instances.||Filterwheel.srr(1618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1618||coreahblite_masterstage.v(1061);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/1061
Implementation;Synthesis||BN362||@N: Removing sequential instance CAHBLTOIlI (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1619||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN115||@N: Removing instance CAHBLTlO1I (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_0(verilog)) because it does not drive other instances.||Filterwheel.srr(1620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1620||coreahblite_masterstage.v(2834);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/2834
Implementation;Synthesis||BN115||@N: Removing instance CAHBLTIO1I (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_0(verilog)) because it does not drive other instances.||Filterwheel.srr(1621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1621||coreahblite_masterstage.v(1061);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/1061
Implementation;Synthesis||BN362||@N: Removing sequential instance CAHBLTOIlI (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1622||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN115||@N: Removing instance CAHBLTIOIll (in view: COREAHBLITE_LIB.CAHBLTIIlll_2_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.||Filterwheel.srr(1623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1623||coreahblite_matrix4x16.v(27369);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/27369
Implementation;Synthesis||BN115||@N: Removing instance CAHBLTO1OI1 (in view: COREAHBLITE_LIB.CAHBLTIIlll_2_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.||Filterwheel.srr(1624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1624||coreahblite_matrix4x16.v(27852);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/27852
Implementation;Synthesis||BN115||@N: Removing instance CAHBLTI1OI1 (in view: COREAHBLITE_LIB.CAHBLTIIlll_2_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.||Filterwheel.srr(1625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1625||coreahblite_matrix4x16.v(28335);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/28335
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_2(implementation)) because it does not drive other instances.||Filterwheel.srr(1626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1626||UartTxFifoExtClk.vhd(165);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/165
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_1(implementation)) because it does not drive other instances.||Filterwheel.srr(1627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1627||UartTxFifoExtClk.vhd(165);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/165
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_0(implementation)) because it does not drive other instances.||Filterwheel.srr(1628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1628||UartTxFifoExtClk.vhd(165);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/165
Implementation;Synthesis||BN362||@N: Removing sequential instance Direction (in view: work.FourWireStepperMotorDriverPorts_102000000_0\.100000(fourwiresteppermotordriver)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1629||FourWireStepperMotorDriver.vhd(108);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/108
Implementation;Synthesis||BN115||@N: Removing instance StepperMotor (in view: work.FourWireStepperMotorDriverPorts_102000000_0\.100000(fourwiresteppermotordriver)) because it does not drive other instances.||Filterwheel.srr(1630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1630||FourWireStepperMotorDriver.vhd(90);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/90
Implementation;Synthesis||BN115||@N: Removing instance ShootThruIxnaeOneShotAPlus (in view: work.Main(architecture_main)) because it does not drive other instances.||Filterwheel.srr(1631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1631||Main.vhd(1802);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1802
Implementation;Synthesis||BN115||@N: Removing instance ShootThruIxnaeOneShotAMinus (in view: work.Main(architecture_main)) because it does not drive other instances.||Filterwheel.srr(1632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1632||Main.vhd(1814);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1814
Implementation;Synthesis||BN115||@N: Removing instance ShootThruIxnaeOneShotBPlus (in view: work.Main(architecture_main)) because it does not drive other instances.||Filterwheel.srr(1633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1633||Main.vhd(1826);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1826
Implementation;Synthesis||BN115||@N: Removing instance ShootThruIxnaeOneShotBMinus (in view: work.Main(architecture_main)) because it does not drive other instances.||Filterwheel.srr(1634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1634||Main.vhd(1838);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1838
Implementation;Synthesis||BN115||@N: Removing instance BuildNumber_i (in view: work.Main(architecture_main)) because it does not drive other instances.||Filterwheel.srr(1635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1635||Main.vhd(1065);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1065
Implementation;Synthesis||BN115||@N: Removing instance IBufOE (in view: work.Main(architecture_main)) because it does not drive other instances.||Filterwheel.srr(1636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1636||Main.vhd(1089);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1637||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1638||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1639||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1640||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1641||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1642||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1643||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1644||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1645||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1646||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1647||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1648||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkDacWrite[15:0] (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1649||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||BN115||@N: Removing instance CAHBLTI0Ill (in view: COREAHBLITE_LIB.CAHBLTIIlll_2_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.||Filterwheel.srr(1650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1650||coreahblite_matrix4x16.v(30950);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_matrix4x16.v'/linenumber/30950
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1651||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1652||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1653||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1654||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1655||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1656||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1657||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance CAHBLTIOIl[3:0] (in view: COREAHBLITE_LIB.CAHBLTOI1I_0s_0_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1658||coreahblite_slavestage.v(297);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavestage.v'/linenumber/297
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1659||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1660||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1661||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1662||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN115||@N: Removing instance CAHBLTlIIl (in view: COREAHBLITE_LIB.CAHBLTOI1I_0s_0_0_0(verilog)) because it does not drive other instances.||Filterwheel.srr(1663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1663||coreahblite_slavestage.v(341);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavestage.v'/linenumber/341
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1664||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1665||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1666||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1667||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_0(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1668||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1669||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1670||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance CAHBLTOIOI[15:0] (in view: COREAHBLITE_LIB.CAHBLTlO0_Z3_layer0_1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1671||coreahblite_slavearbiter.v(1336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavearbiter.v'/linenumber/1336
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist Filterwheel ||Filterwheel.srr(1672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1672||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 1427 sequential elements including Main_0.BootupReset.ClkDiv[9:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1734||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx2.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1735);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1735||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart2TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1736||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx1.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1737||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart1TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1738||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx0.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1739||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart0TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1740||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 112 sequential elements including Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTlO1I.CAHBLTl1l. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1741||coreahblite_defaultslavesm.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_defaultslavesm.v'/linenumber/163
Implementation;Synthesis||MT530||@W:Found inferred clock Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 15 sequential elements including Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1742);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1742||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/912
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Filterwheel.srr(1744);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1744||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1836);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1836||Filterwheel_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1837);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1837||Filterwheel_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1838);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1838||Filterwheel_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1839);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1839||Filterwheel_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1840);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1840||Filterwheel_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_HRDATA_S0_net_0[0] (in view: work.Filterwheel(verilog)) on net AMBA_SLAVE_0_HRDATA_S0_net_0[0] (in view: work.Filterwheel(verilog)) has its enable tied to GND.||Filterwheel.srr(1841);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1841||Filterwheel.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel/Filterwheel.v'/linenumber/140
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_HRDATA_S0_net_0[1] (in view: work.Filterwheel(verilog)) on net AMBA_SLAVE_0_HRDATA_S0_net_0[1] (in view: work.Filterwheel(verilog)) has its enable tied to GND.||Filterwheel.srr(1842);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1842||Filterwheel.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel/Filterwheel.v'/linenumber/140
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_HRDATA_S0_net_0[2] (in view: work.Filterwheel(verilog)) on net AMBA_SLAVE_0_HRDATA_S0_net_0[2] (in view: work.Filterwheel(verilog)) has its enable tied to GND.||Filterwheel.srr(1843);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1843||Filterwheel.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel/Filterwheel.v'/linenumber/140
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_HRDATA_S0_net_0[3] (in view: work.Filterwheel(verilog)) on net AMBA_SLAVE_0_HRDATA_S0_net_0[3] (in view: work.Filterwheel(verilog)) has its enable tied to GND.||Filterwheel.srr(1844);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1844||Filterwheel.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel/Filterwheel.v'/linenumber/140
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_HRDATA_S0_net_0[4] (in view: work.Filterwheel(verilog)) on net AMBA_SLAVE_0_HRDATA_S0_net_0[4] (in view: work.Filterwheel(verilog)) has its enable tied to GND.||Filterwheel.srr(1845);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1845||Filterwheel.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel/Filterwheel.v'/linenumber/140
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1846);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1846||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1847);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1847||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1848);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1848||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1849);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1849||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/929
Implementation;Synthesis||BN132||@W:Removing user instance Main_0.RegisterSpace.WriteClkDac_5 because it is equivalent to instance Main_0.RegisterSpace.PPSCountReset_5. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1854);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1854||RegisterSpace.vhd(786);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/786
Implementation;Synthesis||BN362||@N: Removing sequential instance WriteClkDac (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1855);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1855||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||BN362||@N: Removing sequential instance ReadMonitorAdcSample (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1856);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1856||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||BN362||@N: Removing sequential instance PPSCountReset (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1857||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||BN362||@N: Removing sequential instance WriteAck (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1858);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1858||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||BN362||@N: Removing sequential instance ReadAck (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1859);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1859||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTlOlI[2] (in view view:work.Filterwheel_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Filterwheel.srr(1863);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1863||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTO0lI[16] (in view view:work.Filterwheel_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Filterwheel.srr(1864);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1864||coreahblite_masterstage.v(1133);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/1133
Implementation;Synthesis||BN362||@N: Removing sequential instance CAHBLTIOIl[3] (in view: COREAHBLITE_LIB.CAHBLTOI1I_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1865);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1865||coreahblite_slavestage.v(297);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavestage.v'/linenumber/297
Implementation;Synthesis||BN362||@N: Removing sequential instance CAHBLTIOIl[2] (in view: COREAHBLITE_LIB.CAHBLTOI1I_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1866);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1866||coreahblite_slavestage.v(297);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavestage.v'/linenumber/297
Implementation;Synthesis||BN362||@N: Removing sequential instance CAHBLTIOIl[1] (in view: COREAHBLITE_LIB.CAHBLTOI1I_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1867);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1867||coreahblite_slavestage.v(297);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavestage.v'/linenumber/297
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOIll.CAHBLTlIIl.CAHBLTOIOI[0] is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1886);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1886||coreahblite_slavearbiter.v(1336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavearbiter.v'/linenumber/1336
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOIll.CAHBLTlIIl.CAHBLTOIOI[3] is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1887);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1887||coreahblite_slavearbiter.v(1336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavearbiter.v'/linenumber/1336
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOIll.CAHBLTlIIl.CAHBLTOIOI[4] is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1888);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1888||coreahblite_slavearbiter.v(1336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavearbiter.v'/linenumber/1336
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOIll.CAHBLTlIIl.CAHBLTOIOI[7] is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1889);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1889||coreahblite_slavearbiter.v(1336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavearbiter.v'/linenumber/1336
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOIll.CAHBLTlIIl.CAHBLTOIOI[8] is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1890);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1890||coreahblite_slavearbiter.v(1336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavearbiter.v'/linenumber/1336
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOIll.CAHBLTlIIl.CAHBLTOIOI[11] is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1891);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1891||coreahblite_slavearbiter.v(1336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavearbiter.v'/linenumber/1336
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOIll.CAHBLTlIIl.CAHBLTOIOI[12] is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1892);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1892||coreahblite_slavearbiter.v(1336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavearbiter.v'/linenumber/1336
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOIll.CAHBLTlIIl.CAHBLTOIOI[15] is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1893);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1893||coreahblite_slavearbiter.v(1336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavearbiter.v'/linenumber/1336
Implementation;Synthesis||MO197||@W:Removing FSM register CAHBLTOIOI[14] (in view view:COREAHBLITE_LIB.CAHBLTlO0_Z3_layer0_0(verilog)) because its output is a constant.||Filterwheel.srr(1894);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1894||coreahblite_slavearbiter.v(1336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavearbiter.v'/linenumber/1336
Implementation;Synthesis||MO197||@W:Removing FSM register CAHBLTOIOI[10] (in view view:COREAHBLITE_LIB.CAHBLTlO0_Z3_layer0_0(verilog)) because its output is a constant.||Filterwheel.srr(1895);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1895||coreahblite_slavearbiter.v(1336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavearbiter.v'/linenumber/1336
Implementation;Synthesis||MO197||@W:Removing FSM register CAHBLTOIOI[6] (in view view:COREAHBLITE_LIB.CAHBLTlO0_Z3_layer0_0(verilog)) because its output is a constant.||Filterwheel.srr(1896);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1896||coreahblite_slavearbiter.v(1336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavearbiter.v'/linenumber/1336
Implementation;Synthesis||MO197||@W:Removing FSM register CAHBLTOIOI[2] (in view view:COREAHBLITE_LIB.CAHBLTlO0_Z3_layer0_0(verilog)) because its output is a constant.||Filterwheel.srr(1897);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1897||coreahblite_slavearbiter.v(1336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavearbiter.v'/linenumber/1336
Implementation;Synthesis||MO160||@W:Register bit CAHBLTOIOI[9] (in view view:COREAHBLITE_LIB.CAHBLTlO0_Z3_layer0_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Filterwheel.srr(1898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1898||coreahblite_slavearbiter.v(1336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavearbiter.v'/linenumber/1336
Implementation;Synthesis||MO160||@W:Register bit CAHBLTOIOI[5] (in view view:COREAHBLITE_LIB.CAHBLTlO0_Z3_layer0_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Filterwheel.srr(1899);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1899||coreahblite_slavearbiter.v(1336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_slavearbiter.v'/linenumber/1336
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart0BitClockDiv.ClkDiv[6:0] ||Filterwheel.srr(1909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1909||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart1BitClockDiv.ClkDiv[6:0] ||Filterwheel.srr(1910);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1910||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart2BitClockDiv.ClkDiv[6:0] ||Filterwheel.srr(1911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1911||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.Main(architecture_main) instance StepperMotor.CurrentStep_i[15:0]  ||Filterwheel.srr(1912);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1912||FourWireStepperMotorDriver.vhd(108);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/108
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance StepperMotor.StepOneShot.ClkDiv[23:0] ||Filterwheel.srr(1913);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1913||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance BootupReset.ClkDiv[9:0] ||Filterwheel.srr(1914);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1914||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') StepperMotor.un1_seekstep (in view: work.Main(architecture_main))||Filterwheel.srr(1915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1915||FourWireStepperMotorDriver.vhd(118);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/118
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseA[0] because it is equivalent to instance Main_0.LastPosSenseHomeA. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1916||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseA[1] because it is equivalent to instance Main_0.LastPosSenseBit0A. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1917||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseA[2] because it is equivalent to instance Main_0.LastPosSenseBit1A. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1918);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1918||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseA[3] because it is equivalent to instance Main_0.LastPosSenseBit2A. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1919||Main.vhd(1897);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1897
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseB[0] because it is equivalent to instance Main_0.LastPosSenseHomeB. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1920);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1920||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseB[1] because it is equivalent to instance Main_0.LastPosSenseBit0B. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1921);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1921||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseB[2] because it is equivalent to instance Main_0.LastPosSenseBit1B. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1922);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1922||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseB[3] because it is equivalent to instance Main_0.LastPosSenseBit2B. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1923||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1925||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1926||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1927||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1928);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1928||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1930);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1930||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_0(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1932);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1932||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_0(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1933||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_0(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1934||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1936||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_1(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1937);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1937||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1938||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1939);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1939||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1941);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1941||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_2(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1943);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1943||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_2(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1944);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1944||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_2(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1945);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1945||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1947);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1947||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_3(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1948);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1948||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1949);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1949||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1950);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1950||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1952);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1952||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_4(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1954);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1954||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_4(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1955);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1955||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_4(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1956);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1956||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1960);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1960||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_state[6] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1961);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1961||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTlOlI[0] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1962);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1962||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTlOlI[1] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1963);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1963||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[10] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1964);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1964||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[11] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1966);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1966||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[12] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1968);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1968||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[13] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1970||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[14] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1972);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1972||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[15] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1974);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1974||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[16] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1976);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1976||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[17] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1978||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[18] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1980||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[19] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1982||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[20] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1984);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1984||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[21] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1986||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[22] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1988||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[23] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1990||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[28] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1992||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[29] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1994);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1994||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[30] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1996||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[31] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1998||coreahblite_masterstage.v(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core_obfuscated/coreahblite_masterstage.v'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[0] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2004||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[1] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2005||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[2] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2006||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[3] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2007||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[4] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2008||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[5] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2009||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[6] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2010);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2010||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[7] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2011||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[8] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2012||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[9] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2013||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[10] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2014||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[11] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2015||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[12] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2016||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[13] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2017||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[14] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2018||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[15] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2019||Main.vhd(972);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/972
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif2_core (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2032||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif1_core (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2034||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif0_core (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2036||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2038||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2040||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2042||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2044||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2046);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2046||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2048);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2048||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2049);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2049||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2050);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2050||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2051);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2051||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2052);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2052||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2053||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2054||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2055||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2056||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2057||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2058||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.ddr_settled (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2059||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif3_core (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2061||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2063||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2064||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2065||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2066||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2067);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2067||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2068);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2068||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2069);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2069||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2070);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2070||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_state[5] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2071);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2071||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_state[4] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2072);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2072||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_state[3] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2073);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2073||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_state[2] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2074);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2074||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_state[1] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2075);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2075||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_state[0] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(2076);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2076||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN132||@W:Removing instance Main_0.GenRamAddrBus.1.IBUF_RamAddr_i.O_rep because it is equivalent to instance Main_0.GenRamAddrBus.1.IBUF_RamAddr_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(2077);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2077||IBufP1.vhd(39);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/39
Implementation;Synthesis||BN132||@W:Removing instance Main_0.GenRamAddrBus.3.IBUF_RamAddr_i.O_rep because it is equivalent to instance Main_0.GenRamAddrBus.3.IBUF_RamAddr_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(2078);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2078||IBufP1.vhd(39);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/39
Implementation;Synthesis||BN132||@W:Removing instance Main_0.GenRamAddrBus.5.IBUF_RamAddr_i.O_rep because it is equivalent to instance Main_0.GenRamAddrBus.5.IBUF_RamAddr_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(2079);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2079||IBufP1.vhd(39);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/39
Implementation;Synthesis||BN132||@W:Removing instance Main_0.GenRamAddrBus.7.IBUF_RamAddr_i.O_rep because it is equivalent to instance Main_0.GenRamAddrBus.7.IBUF_RamAddr_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(2080);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2080||IBufP1.vhd(39);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/39
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart2FifoReset_i_arst on CLKINT  I_193 ||Filterwheel.srr(2091);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2091||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart1FifoReset_i_arst on CLKINT  I_194 ||Filterwheel.srr(2092);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2092||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart0FifoReset_i_arst on CLKINT  I_195 ||Filterwheel.srr(2093);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2093||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.shot_i_arst on CLKINT  I_196 ||Filterwheel.srr(2094);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2094||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Filterwheel_sb_0.CORERESETP_0.MSS_HPMS_READY_int on CLKINT  I_197 ||Filterwheel.srr(2095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2095||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk2 on CLKINT  I_198 ||Filterwheel.srr(2096);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2096||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk1 on CLKINT  I_199 ||Filterwheel.srr(2097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2097||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk0 on CLKINT  I_200 ||Filterwheel.srr(2098);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2098||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.StepperMotor.MotorStopped on CLKINT  I_201 ||Filterwheel.srr(2099);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2099||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ResetSteps_i_arst on CLKINT  I_202 ||Filterwheel.srr(2100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2100||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk2 on CLKINT  I_203 ||Filterwheel.srr(2101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2101||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk1 on CLKINT  I_204 ||Filterwheel.srr(2102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2102||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk0 on CLKINT  I_205 ||Filterwheel.srr(2103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2103||null;null
Implementation;Synthesis||MT611||@N: Automatically generated clock Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock is not used and is being removed||Filterwheel.srr(2115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2115||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(2132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2132||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(2133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2133||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(2134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2134||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(2135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2135||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(2136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2136||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(2137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2137||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(2138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2138||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(2139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2139||null;null
Implementation;Synthesis||BW150||@W:Clock Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||Filterwheel.srr(2140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2140||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.||Filterwheel.srr(2151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2151||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2TxBitClockDiv.div_i_1.||Filterwheel.srr(2152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2152||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2BitClockDiv.clko_i_1.||Filterwheel.srr(2153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2153||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1TxBitClockDiv.div_i_0.||Filterwheel.srr(2154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2154||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1BitClockDiv.clko_i_0.||Filterwheel.srr(2155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2155||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0TxBitClockDiv.div_i.||Filterwheel.srr(2156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2156||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0BitClockDiv.clko_i.||Filterwheel.srr(2157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2157||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Filterwheel_sb_0.CCC_0.GL0_net.||Filterwheel.srr(2158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2158||null;null
Implementation;Place and Route;RootName:Filterwheel
Implementation;Place and Route||(null)||Please refer to the log file for details about 5 Warning(s) , 5 Info(s)||Filterwheel_layout_log.log;liberoaction://open_report/file/Filterwheel_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Filterwheel
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||Filterwheel_generateBitstream.log;liberoaction://open_report/file/Filterwheel_generateBitstream.log||(null);(null)
