ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.PLC_MessageHandle,"ax",%progbits
  16              		.align	1
  17              		.global	PLC_MessageHandle
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	PLC_MessageHandle:
  25              	.LFB65:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "tim.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** #include "plc.h"
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** #include "string.h"
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END Includes */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 2


  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** #define PWM_MAX 800
  43:Core/Src/main.c **** #define PWM_MIN 0
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PD */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  48:Core/Src/main.c **** /* USER CODE BEGIN PM */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PM */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE BEGIN PV */
  55:Core/Src/main.c **** typedef enum{
  56:Core/Src/main.c ****   GET_BYTES,
  57:Core/Src/main.c ****   GET_NEW_MESSAGE,
  58:Core/Src/main.c ****   PROCESS_MESSAGE
  59:Core/Src/main.c **** }UARTState;
  60:Core/Src/main.c **** /* USER CODE END PV */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  63:Core/Src/main.c **** void SystemClock_Config(void);
  64:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** void PLC_MessageHandle(PLCMessage message)
  67:Core/Src/main.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 02AB     		add	r3, sp, #8
  39 0006 03E90300 		stmdb	r3, {r0, r1}
  68:Core/Src/main.c ****   switch(message.messageType)
  40              		.loc 1 68 3 view .LVU1
  41              		.loc 1 68 17 is_stmt 0 view .LVU2
  42 000a 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
  43              		.loc 1 68 3 view .LVU3
  44 000e 022B     		cmp	r3, #2
  45 0010 04D0     		beq	.L2
  46 0012 032B     		cmp	r3, #3
  47 0014 39D0     		beq	.L3
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 3


  48              	.L1:
  69:Core/Src/main.c ****   {
  70:Core/Src/main.c ****     case (PLC_ONOFF_MESSAGE):
  71:Core/Src/main.c ****     {
  72:Core/Src/main.c ****       switch(message.device.channel)
  73:Core/Src/main.c ****       {
  74:Core/Src/main.c ****         case (PLC_CHANNEL_01):
  75:Core/Src/main.c ****           if (message.payload == ON)
  76:Core/Src/main.c ****           {
  77:Core/Src/main.c ****             HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
  78:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN1_GPIO_Port, OF_CN1_Pin, 1);
  79:Core/Src/main.c ****           }
  80:Core/Src/main.c ****           else
  81:Core/Src/main.c ****           {
  82:Core/Src/main.c ****             HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
  83:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN1_GPIO_Port, OF_CN1_Pin, 0);
  84:Core/Src/main.c ****           }
  85:Core/Src/main.c ****           break;
  86:Core/Src/main.c ****         case (PLC_CHANNEL_02):
  87:Core/Src/main.c ****           if (message.payload == ON)
  88:Core/Src/main.c ****           {
  89:Core/Src/main.c ****             HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
  90:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN2_GPIO_Port, OF_CN2_Pin, 1);
  91:Core/Src/main.c ****           }
  92:Core/Src/main.c ****           else
  93:Core/Src/main.c ****           {
  94:Core/Src/main.c ****             HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
  95:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN2_GPIO_Port, OF_CN2_Pin, 0);
  96:Core/Src/main.c ****           }
  97:Core/Src/main.c ****           break; 
  98:Core/Src/main.c ****       }
  99:Core/Src/main.c ****       break;
 100:Core/Src/main.c ****     }
 101:Core/Src/main.c ****     case (PLC_PWM_MESSAGE):
 102:Core/Src/main.c ****     {
 103:Core/Src/main.c ****       switch (message.device.channel)
 104:Core/Src/main.c ****       {
 105:Core/Src/main.c ****         case (PLC_CHANNEL_01):
 106:Core/Src/main.c ****           __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, message.payload);
 107:Core/Src/main.c ****           break;
 108:Core/Src/main.c ****         case (PLC_CHANNEL_02):
 109:Core/Src/main.c ****           __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, message.payload);
 110:Core/Src/main.c ****           break;  
 111:Core/Src/main.c ****       }
 112:Core/Src/main.c ****       break;
 113:Core/Src/main.c ****     }
 114:Core/Src/main.c ****     case (PLC_RESPONSE_MESSAGE):
 115:Core/Src/main.c ****       break;
 116:Core/Src/main.c ****     default:
 117:Core/Src/main.c ****       break;
 118:Core/Src/main.c ****   }
 119:Core/Src/main.c **** }
  49              		.loc 1 119 1 view .LVU4
  50 0016 03B0     		add	sp, sp, #12
  51              	.LCFI2:
  52              		.cfi_remember_state
  53              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 4


  54              		@ sp needed
  55 0018 5DF804FB 		ldr	pc, [sp], #4
  56              	.L2:
  57              	.LCFI3:
  58              		.cfi_restore_state
  72:Core/Src/main.c ****       {
  59              		.loc 1 72 7 is_stmt 1 view .LVU5
  72:Core/Src/main.c ****       {
  60              		.loc 1 72 28 is_stmt 0 view .LVU6
  61 001c 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
  62 0020 9B09     		lsrs	r3, r3, #6
  63 0022 012B     		cmp	r3, #1
  64 0024 0FD0     		beq	.L5
  65 0026 022B     		cmp	r3, #2
  66 0028 F5D1     		bne	.L1
  87:Core/Src/main.c ****           {
  67              		.loc 1 87 11 is_stmt 1 view .LVU7
  87:Core/Src/main.c ****           {
  68              		.loc 1 87 22 is_stmt 0 view .LVU8
  69 002a BDF80230 		ldrh	r3, [sp, #2]
  87:Core/Src/main.c ****           {
  70              		.loc 1 87 14 view .LVU9
  71 002e 012B     		cmp	r3, #1
  72 0030 21D0     		beq	.L12
  94:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN2_GPIO_Port, OF_CN2_Pin, 0);
  73              		.loc 1 94 13 is_stmt 1 view .LVU10
  74 0032 0C21     		movs	r1, #12
  75 0034 1E48     		ldr	r0, .L14
  76 0036 FFF7FEFF 		bl	HAL_TIM_PWM_Stop
  77              	.LVL0:
  95:Core/Src/main.c ****           }
  78              		.loc 1 95 13 view .LVU11
  79 003a 0022     		movs	r2, #0
  80 003c 8021     		movs	r1, #128
  81 003e 1D48     		ldr	r0, .L14+4
  82 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
  83              	.LVL1:
  84 0044 E7E7     		b	.L1
  85              	.L5:
  75:Core/Src/main.c ****           {
  86              		.loc 1 75 11 view .LVU12
  75:Core/Src/main.c ****           {
  87              		.loc 1 75 22 is_stmt 0 view .LVU13
  88 0046 BDF80230 		ldrh	r3, [sp, #2]
  75:Core/Src/main.c ****           {
  89              		.loc 1 75 14 view .LVU14
  90 004a 012B     		cmp	r3, #1
  91 004c 09D0     		beq	.L13
  82:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN1_GPIO_Port, OF_CN1_Pin, 0);
  92              		.loc 1 82 13 is_stmt 1 view .LVU15
  93 004e 0821     		movs	r1, #8
  94 0050 1748     		ldr	r0, .L14
  95 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Stop
  96              	.LVL2:
  83:Core/Src/main.c ****           }
  97              		.loc 1 83 13 view .LVU16
  98 0056 0022     		movs	r2, #0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 5


  99 0058 4021     		movs	r1, #64
 100 005a 1648     		ldr	r0, .L14+4
 101 005c FFF7FEFF 		bl	HAL_GPIO_WritePin
 102              	.LVL3:
 103 0060 D9E7     		b	.L1
 104              	.L13:
  77:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN1_GPIO_Port, OF_CN1_Pin, 1);
 105              		.loc 1 77 13 view .LVU17
 106 0062 0821     		movs	r1, #8
 107 0064 1248     		ldr	r0, .L14
 108 0066 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 109              	.LVL4:
  78:Core/Src/main.c ****           }
 110              		.loc 1 78 13 view .LVU18
 111 006a 0122     		movs	r2, #1
 112 006c 4021     		movs	r1, #64
 113 006e 1148     		ldr	r0, .L14+4
 114 0070 FFF7FEFF 		bl	HAL_GPIO_WritePin
 115              	.LVL5:
 116 0074 CFE7     		b	.L1
 117              	.L12:
  89:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN2_GPIO_Port, OF_CN2_Pin, 1);
 118              		.loc 1 89 13 view .LVU19
 119 0076 0C21     		movs	r1, #12
 120 0078 0D48     		ldr	r0, .L14
 121 007a FFF7FEFF 		bl	HAL_TIM_PWM_Start
 122              	.LVL6:
  90:Core/Src/main.c ****           }
 123              		.loc 1 90 13 view .LVU20
 124 007e 0122     		movs	r2, #1
 125 0080 8021     		movs	r1, #128
 126 0082 0C48     		ldr	r0, .L14+4
 127 0084 FFF7FEFF 		bl	HAL_GPIO_WritePin
 128              	.LVL7:
 129 0088 C5E7     		b	.L1
 130              	.L3:
 103:Core/Src/main.c ****       {
 131              		.loc 1 103 7 view .LVU21
 103:Core/Src/main.c ****       {
 132              		.loc 1 103 29 is_stmt 0 view .LVU22
 133 008a 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 134 008e 9B09     		lsrs	r3, r3, #6
 135 0090 012B     		cmp	r3, #1
 136 0092 07D0     		beq	.L9
 137 0094 022B     		cmp	r3, #2
 138 0096 BED1     		bne	.L1
 109:Core/Src/main.c ****           break;  
 139              		.loc 1 109 11 is_stmt 1 view .LVU23
 140 0098 054B     		ldr	r3, .L14
 141 009a 1B68     		ldr	r3, [r3]
 142 009c BDF80220 		ldrh	r2, [sp, #2]
 143 00a0 1A64     		str	r2, [r3, #64]
 110:Core/Src/main.c ****       }
 144              		.loc 1 110 11 view .LVU24
 145              		.loc 1 119 1 is_stmt 0 view .LVU25
 146 00a2 B8E7     		b	.L1
 147              	.L9:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 6


 106:Core/Src/main.c ****           break;
 148              		.loc 1 106 11 is_stmt 1 view .LVU26
 149 00a4 024B     		ldr	r3, .L14
 150 00a6 1B68     		ldr	r3, [r3]
 151 00a8 BDF80220 		ldrh	r2, [sp, #2]
 152 00ac DA63     		str	r2, [r3, #60]
 107:Core/Src/main.c ****         case (PLC_CHANNEL_02):
 153              		.loc 1 107 11 view .LVU27
 154 00ae B2E7     		b	.L1
 155              	.L15:
 156              		.align	2
 157              	.L14:
 158 00b0 00000000 		.word	htim2
 159 00b4 000C0140 		.word	1073810432
 160              		.cfi_endproc
 161              	.LFE65:
 163              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 164              		.align	1
 165              		.global	HAL_UART_RxCpltCallback
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 169              		.fpu softvfp
 171              	HAL_UART_RxCpltCallback:
 172              	.LVL8:
 173              	.LFB68:
 120:Core/Src/main.c **** 
 121:Core/Src/main.c **** /* USER CODE END PFP */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 124:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 125:Core/Src/main.c **** uint8_t UART1_rxBuffer[1];
 126:Core/Src/main.c **** uint8_t message_buffer[PLC_LEN_OF_MESSAGE];
 127:Core/Src/main.c **** uint8_t byte_count = 0;
 128:Core/Src/main.c **** UARTState state = GET_BYTES;
 129:Core/Src/main.c **** /* USER CODE END 0 */
 130:Core/Src/main.c **** 
 131:Core/Src/main.c **** /**
 132:Core/Src/main.c ****   * @brief  The application entry point.
 133:Core/Src/main.c ****   * @retval int
 134:Core/Src/main.c ****   */
 135:Core/Src/main.c **** int main(void)
 136:Core/Src/main.c **** {
 137:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /* USER CODE END 1 */
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 144:Core/Src/main.c ****   HAL_Init();
 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /* USER CODE END Init */
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* Configure the system clock */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 7


 151:Core/Src/main.c ****   SystemClock_Config();
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /* USER CODE END SysInit */
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* Initialize all configured peripherals */
 158:Core/Src/main.c ****   MX_GPIO_Init();
 159:Core/Src/main.c ****   MX_USART1_UART_Init();
 160:Core/Src/main.c ****   MX_ADC1_Init();
 161:Core/Src/main.c ****   MX_DMA_Init();
 162:Core/Src/main.c ****   MX_TIM2_Init();
 163:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 164:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* USER CODE END 2 */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /* Infinite loop */
 169:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   while (1)
 172:Core/Src/main.c ****   {
 173:Core/Src/main.c ****     /* USER CODE END WHILE */
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 176:Core/Src/main.c ****     // for(uint16_t i = PWM_MIN; i <= PWM_MAX; i += 50)
 177:Core/Src/main.c ****     // {
 178:Core/Src/main.c ****     //   __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, i);
 179:Core/Src/main.c ****     //   HAL_Delay(100);
 180:Core/Src/main.c ****     // }
 181:Core/Src/main.c ****     // for(uint16_t i = PWM_MIN; i <= PWM_MAX; i += 50)
 182:Core/Src/main.c ****     // {
 183:Core/Src/main.c ****     //   __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, i);
 184:Core/Src/main.c ****     //   HAL_Delay(100);
 185:Core/Src/main.c ****     // }
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****     // for(uint16_t i = PWM_MAX; i > PWM_MIN; i -= 50)
 188:Core/Src/main.c ****     // {
 189:Core/Src/main.c ****     //   __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, i);
 190:Core/Src/main.c ****     //   HAL_Delay(100);
 191:Core/Src/main.c ****     // }
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****     // HAL_GPIO_TogglePin(OF_CN1_GPIO_Port, OF_CN1_Pin);
 194:Core/Src/main.c ****       // HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 195:Core/Src/main.c ****       // PLCMessage message;
 196:Core/Src/main.c ****       // uint8_t buffer[10];
 197:Core/Src/main.c ****       // char* error = "error";
 198:Core/Src/main.c ****       // if (PLC_MessageParser(UART1_rxBuffer, &message) != HAL_OK)
 199:Core/Src/main.c ****       // {
 200:Core/Src/main.c ****       //   HAL_UART_Transmit_IT(&huart1, (uint8_t*)error, 5);
 201:Core/Src/main.c ****       // }
 202:Core/Src/main.c ****       // else
 203:Core/Src/main.c ****       // {
 204:Core/Src/main.c ****       //   PLC_MessageHandle(message);
 205:Core/Src/main.c ****       // }   
 206:Core/Src/main.c ****       if (state == PROCESS_MESSAGE)
 207:Core/Src/main.c ****       {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 8


 208:Core/Src/main.c ****         //HAL_UART_Transmit_IT(&huart1, message_buffer, 10);
 209:Core/Src/main.c ****         HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 210:Core/Src/main.c ****         PLCMessage message;
 211:Core/Src/main.c ****         if (PLC_MessageParser(message_buffer, &message) != HAL_OK)
 212:Core/Src/main.c ****         {
 213:Core/Src/main.c ****           char* error = "error";
 214:Core/Src/main.c ****           HAL_UART_Transmit_IT(&huart1, (uint8_t*)error, 5);
 215:Core/Src/main.c ****         }
 216:Core/Src/main.c ****         else
 217:Core/Src/main.c ****         {
 218:Core/Src/main.c ****           PLC_MessageHandle(message);
 219:Core/Src/main.c ****         }
 220:Core/Src/main.c ****         state = GET_BYTES;
 221:Core/Src/main.c ****         HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 222:Core/Src/main.c ****       }
 223:Core/Src/main.c ****   }
 224:Core/Src/main.c ****   /* USER CODE END 3 */
 225:Core/Src/main.c **** }
 226:Core/Src/main.c **** /**
 227:Core/Src/main.c ****   * @brief System Clock Configuration
 228:Core/Src/main.c ****   * @retval None
 229:Core/Src/main.c ****   */
 230:Core/Src/main.c **** void SystemClock_Config(void)
 231:Core/Src/main.c **** {
 232:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 233:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 234:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 237:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 238:Core/Src/main.c ****   */
 239:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 240:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 241:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 242:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 243:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 244:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 245:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 246:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 247:Core/Src/main.c ****   {
 248:Core/Src/main.c ****     Error_Handler();
 249:Core/Src/main.c ****   }
 250:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 251:Core/Src/main.c ****   */
 252:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 253:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 254:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 255:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 256:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 257:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 258:Core/Src/main.c **** 
 259:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 260:Core/Src/main.c ****   {
 261:Core/Src/main.c ****     Error_Handler();
 262:Core/Src/main.c ****   }
 263:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 264:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 9


 265:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 266:Core/Src/main.c ****   {
 267:Core/Src/main.c ****     Error_Handler();
 268:Core/Src/main.c ****   }
 269:Core/Src/main.c **** }
 270:Core/Src/main.c **** 
 271:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 272:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 273:Core/Src/main.c **** {
 174              		.loc 1 273 1 view -0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		.loc 1 273 1 is_stmt 0 view .LVU29
 179 0000 08B5     		push	{r3, lr}
 180              	.LCFI4:
 181              		.cfi_def_cfa_offset 8
 182              		.cfi_offset 3, -8
 183              		.cfi_offset 14, -4
 274:Core/Src/main.c ****   switch (state)
 184              		.loc 1 274 3 is_stmt 1 view .LVU30
 185 0002 164B     		ldr	r3, .L24
 186 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 187 0006 13B1     		cbz	r3, .L17
 188 0008 012B     		cmp	r3, #1
 189 000a 13D0     		beq	.L18
 190              	.LVL9:
 191              	.L16:
 275:Core/Src/main.c ****   {
 276:Core/Src/main.c ****     case (GET_BYTES):
 277:Core/Src/main.c ****     {
 278:Core/Src/main.c ****       if (UART1_rxBuffer[0] == '$')
 279:Core/Src/main.c ****       {
 280:Core/Src/main.c ****         state = GET_NEW_MESSAGE;
 281:Core/Src/main.c ****         message_buffer[0] = '$';
 282:Core/Src/main.c ****         byte_count = 1;
 283:Core/Src/main.c ****       }
 284:Core/Src/main.c ****       HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 285:Core/Src/main.c ****       break;
 286:Core/Src/main.c ****     }
 287:Core/Src/main.c ****     case (GET_NEW_MESSAGE):
 288:Core/Src/main.c ****     {
 289:Core/Src/main.c ****       if (byte_count > 8)
 290:Core/Src/main.c ****       {
 291:Core/Src/main.c ****         state = PROCESS_MESSAGE;
 292:Core/Src/main.c ****         break;
 293:Core/Src/main.c ****       }
 294:Core/Src/main.c ****       else
 295:Core/Src/main.c ****       {
 296:Core/Src/main.c ****         message_buffer[byte_count] = UART1_rxBuffer[0];
 297:Core/Src/main.c ****         byte_count++;
 298:Core/Src/main.c ****         HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 299:Core/Src/main.c ****       }
 300:Core/Src/main.c ****       break;
 301:Core/Src/main.c ****     }
 302:Core/Src/main.c ****     default:
 303:Core/Src/main.c ****       break;
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 10


 304:Core/Src/main.c ****   }
 305:Core/Src/main.c ****   //HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 306:Core/Src/main.c **** }
 192              		.loc 1 306 1 is_stmt 0 view .LVU31
 193 000c 08BD     		pop	{r3, pc}
 194              	.LVL10:
 195              	.L17:
 278:Core/Src/main.c ****       {
 196              		.loc 1 278 7 is_stmt 1 view .LVU32
 278:Core/Src/main.c ****       {
 197              		.loc 1 278 25 is_stmt 0 view .LVU33
 198 000e 144B     		ldr	r3, .L24+4
 199 0010 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 278:Core/Src/main.c ****       {
 200              		.loc 1 278 10 view .LVU34
 201 0012 242B     		cmp	r3, #36
 202 0014 05D0     		beq	.L23
 203              	.L20:
 284:Core/Src/main.c ****       break;
 204              		.loc 1 284 7 is_stmt 1 view .LVU35
 205 0016 0122     		movs	r2, #1
 206 0018 1149     		ldr	r1, .L24+4
 207 001a 1248     		ldr	r0, .L24+8
 208              	.LVL11:
 284:Core/Src/main.c ****       break;
 209              		.loc 1 284 7 is_stmt 0 view .LVU36
 210 001c FFF7FEFF 		bl	HAL_UART_Receive_IT
 211              	.LVL12:
 285:Core/Src/main.c ****     }
 212              		.loc 1 285 7 is_stmt 1 view .LVU37
 213 0020 F4E7     		b	.L16
 214              	.LVL13:
 215              	.L23:
 280:Core/Src/main.c ****         message_buffer[0] = '$';
 216              		.loc 1 280 9 view .LVU38
 280:Core/Src/main.c ****         message_buffer[0] = '$';
 217              		.loc 1 280 15 is_stmt 0 view .LVU39
 218 0022 0123     		movs	r3, #1
 219 0024 0D4A     		ldr	r2, .L24
 220 0026 1370     		strb	r3, [r2]
 281:Core/Src/main.c ****         byte_count = 1;
 221              		.loc 1 281 9 is_stmt 1 view .LVU40
 281:Core/Src/main.c ****         byte_count = 1;
 222              		.loc 1 281 27 is_stmt 0 view .LVU41
 223 0028 0F4A     		ldr	r2, .L24+12
 224 002a 2421     		movs	r1, #36
 225 002c 1170     		strb	r1, [r2]
 282:Core/Src/main.c ****       }
 226              		.loc 1 282 9 is_stmt 1 view .LVU42
 282:Core/Src/main.c ****       }
 227              		.loc 1 282 20 is_stmt 0 view .LVU43
 228 002e 0F4A     		ldr	r2, .L24+16
 229 0030 1370     		strb	r3, [r2]
 230 0032 F0E7     		b	.L20
 231              	.L18:
 289:Core/Src/main.c ****       {
 232              		.loc 1 289 7 is_stmt 1 view .LVU44
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 11


 289:Core/Src/main.c ****       {
 233              		.loc 1 289 22 is_stmt 0 view .LVU45
 234 0034 0D4B     		ldr	r3, .L24+16
 235 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 289:Core/Src/main.c ****       {
 236              		.loc 1 289 10 view .LVU46
 237 0038 082B     		cmp	r3, #8
 238 003a 03D9     		bls	.L21
 291:Core/Src/main.c ****         break;
 239              		.loc 1 291 9 is_stmt 1 view .LVU47
 291:Core/Src/main.c ****         break;
 240              		.loc 1 291 15 is_stmt 0 view .LVU48
 241 003c 074B     		ldr	r3, .L24
 242 003e 0222     		movs	r2, #2
 243 0040 1A70     		strb	r2, [r3]
 292:Core/Src/main.c ****       }
 244              		.loc 1 292 9 is_stmt 1 view .LVU49
 245 0042 E3E7     		b	.L16
 246              	.L21:
 296:Core/Src/main.c ****         byte_count++;
 247              		.loc 1 296 9 view .LVU50
 296:Core/Src/main.c ****         byte_count++;
 248              		.loc 1 296 52 is_stmt 0 view .LVU51
 249 0044 0649     		ldr	r1, .L24+4
 250 0046 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 251              	.LVL14:
 296:Core/Src/main.c ****         byte_count++;
 252              		.loc 1 296 36 view .LVU52
 253 0048 074A     		ldr	r2, .L24+12
 254 004a D054     		strb	r0, [r2, r3]
 297:Core/Src/main.c ****         HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 255              		.loc 1 297 9 is_stmt 1 view .LVU53
 297:Core/Src/main.c ****         HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 256              		.loc 1 297 19 is_stmt 0 view .LVU54
 257 004c 0133     		adds	r3, r3, #1
 258 004e 074A     		ldr	r2, .L24+16
 259 0050 1370     		strb	r3, [r2]
 298:Core/Src/main.c ****       }
 260              		.loc 1 298 9 is_stmt 1 view .LVU55
 261 0052 0122     		movs	r2, #1
 262 0054 0348     		ldr	r0, .L24+8
 263 0056 FFF7FEFF 		bl	HAL_UART_Receive_IT
 264              	.LVL15:
 300:Core/Src/main.c ****     }
 265              		.loc 1 300 7 view .LVU56
 266              		.loc 1 306 1 is_stmt 0 view .LVU57
 267 005a D7E7     		b	.L16
 268              	.L25:
 269              		.align	2
 270              	.L24:
 271 005c 00000000 		.word	.LANCHOR0
 272 0060 00000000 		.word	UART1_rxBuffer
 273 0064 00000000 		.word	huart1
 274 0068 00000000 		.word	message_buffer
 275 006c 00000000 		.word	.LANCHOR1
 276              		.cfi_endproc
 277              	.LFE68:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 12


 279              		.section	.text.Error_Handler,"ax",%progbits
 280              		.align	1
 281              		.global	Error_Handler
 282              		.syntax unified
 283              		.thumb
 284              		.thumb_func
 285              		.fpu softvfp
 287              	Error_Handler:
 288              	.LFB69:
 307:Core/Src/main.c **** /* USER CODE END 4 */
 308:Core/Src/main.c **** 
 309:Core/Src/main.c **** /**
 310:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 311:Core/Src/main.c ****   * @retval None
 312:Core/Src/main.c ****   */
 313:Core/Src/main.c **** void Error_Handler(void)
 314:Core/Src/main.c **** {
 289              		.loc 1 314 1 is_stmt 1 view -0
 290              		.cfi_startproc
 291              		@ Volatile: function does not return.
 292              		@ args = 0, pretend = 0, frame = 0
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 294              		@ link register save eliminated.
 315:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 316:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 317:Core/Src/main.c ****   __disable_irq();
 295              		.loc 1 317 3 view .LVU59
 296              	.LBB4:
 297              	.LBI4:
 298              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 13


  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 14


  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 299              		.loc 2 140 27 view .LVU60
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 15


 300              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 301              		.loc 2 142 3 view .LVU61
 302              		.syntax unified
 303              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 304 0000 72B6     		cpsid i
 305              	@ 0 "" 2
 306              		.thumb
 307              		.syntax unified
 308              	.L27:
 309              	.LBE5:
 310              	.LBE4:
 318:Core/Src/main.c ****   while (1)
 311              		.loc 1 318 3 discriminator 1 view .LVU62
 319:Core/Src/main.c ****   {
 320:Core/Src/main.c ****   }
 312              		.loc 1 320 3 discriminator 1 view .LVU63
 318:Core/Src/main.c ****   while (1)
 313              		.loc 1 318 9 discriminator 1 view .LVU64
 314 0002 FEE7     		b	.L27
 315              		.cfi_endproc
 316              	.LFE69:
 318              		.section	.text.SystemClock_Config,"ax",%progbits
 319              		.align	1
 320              		.global	SystemClock_Config
 321              		.syntax unified
 322              		.thumb
 323              		.thumb_func
 324              		.fpu softvfp
 326              	SystemClock_Config:
 327              	.LFB67:
 231:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 328              		.loc 1 231 1 view -0
 329              		.cfi_startproc
 330              		@ args = 0, pretend = 0, frame = 80
 331              		@ frame_needed = 0, uses_anonymous_args = 0
 332 0000 00B5     		push	{lr}
 333              	.LCFI5:
 334              		.cfi_def_cfa_offset 4
 335              		.cfi_offset 14, -4
 336 0002 95B0     		sub	sp, sp, #84
 337              	.LCFI6:
 338              		.cfi_def_cfa_offset 88
 232:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 339              		.loc 1 232 3 view .LVU66
 232:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 340              		.loc 1 232 22 is_stmt 0 view .LVU67
 341 0004 0023     		movs	r3, #0
 342 0006 0D93     		str	r3, [sp, #52]
 343 0008 0F93     		str	r3, [sp, #60]
 344 000a 1093     		str	r3, [sp, #64]
 233:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 345              		.loc 1 233 3 is_stmt 1 view .LVU68
 233:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 346              		.loc 1 233 22 is_stmt 0 view .LVU69
 347 000c 0593     		str	r3, [sp, #20]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 16


 348 000e 0693     		str	r3, [sp, #24]
 349 0010 0793     		str	r3, [sp, #28]
 350 0012 0893     		str	r3, [sp, #32]
 351 0014 0993     		str	r3, [sp, #36]
 234:Core/Src/main.c **** 
 352              		.loc 1 234 3 is_stmt 1 view .LVU70
 234:Core/Src/main.c **** 
 353              		.loc 1 234 28 is_stmt 0 view .LVU71
 354 0016 0193     		str	r3, [sp, #4]
 355 0018 0293     		str	r3, [sp, #8]
 356 001a 0393     		str	r3, [sp, #12]
 357 001c 0493     		str	r3, [sp, #16]
 239:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 358              		.loc 1 239 3 is_stmt 1 view .LVU72
 239:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 359              		.loc 1 239 36 is_stmt 0 view .LVU73
 360 001e 0121     		movs	r1, #1
 361 0020 0A91     		str	r1, [sp, #40]
 240:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 362              		.loc 1 240 3 is_stmt 1 view .LVU74
 240:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 363              		.loc 1 240 30 is_stmt 0 view .LVU75
 364 0022 4FF48032 		mov	r2, #65536
 365 0026 0B92     		str	r2, [sp, #44]
 241:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 366              		.loc 1 241 3 is_stmt 1 view .LVU76
 241:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 367              		.loc 1 241 36 is_stmt 0 view .LVU77
 368 0028 0C93     		str	r3, [sp, #48]
 242:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 369              		.loc 1 242 3 is_stmt 1 view .LVU78
 242:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 370              		.loc 1 242 30 is_stmt 0 view .LVU79
 371 002a 0E91     		str	r1, [sp, #56]
 243:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 372              		.loc 1 243 3 is_stmt 1 view .LVU80
 243:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 373              		.loc 1 243 34 is_stmt 0 view .LVU81
 374 002c 0223     		movs	r3, #2
 375 002e 1193     		str	r3, [sp, #68]
 244:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 376              		.loc 1 244 3 is_stmt 1 view .LVU82
 244:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 377              		.loc 1 244 35 is_stmt 0 view .LVU83
 378 0030 1292     		str	r2, [sp, #72]
 245:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 379              		.loc 1 245 3 is_stmt 1 view .LVU84
 245:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 380              		.loc 1 245 32 is_stmt 0 view .LVU85
 381 0032 4FF4E013 		mov	r3, #1835008
 382 0036 1393     		str	r3, [sp, #76]
 246:Core/Src/main.c ****   {
 383              		.loc 1 246 3 is_stmt 1 view .LVU86
 246:Core/Src/main.c ****   {
 384              		.loc 1 246 7 is_stmt 0 view .LVU87
 385 0038 0AA8     		add	r0, sp, #40
 386 003a FFF7FEFF 		bl	HAL_RCC_OscConfig
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 17


 387              	.LVL16:
 246:Core/Src/main.c ****   {
 388              		.loc 1 246 6 view .LVU88
 389 003e C8B9     		cbnz	r0, .L33
 252:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 390              		.loc 1 252 3 is_stmt 1 view .LVU89
 252:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 391              		.loc 1 252 31 is_stmt 0 view .LVU90
 392 0040 0F23     		movs	r3, #15
 393 0042 0593     		str	r3, [sp, #20]
 254:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 394              		.loc 1 254 3 is_stmt 1 view .LVU91
 254:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 395              		.loc 1 254 34 is_stmt 0 view .LVU92
 396 0044 0221     		movs	r1, #2
 397 0046 0691     		str	r1, [sp, #24]
 255:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 398              		.loc 1 255 3 is_stmt 1 view .LVU93
 255:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 399              		.loc 1 255 35 is_stmt 0 view .LVU94
 400 0048 0023     		movs	r3, #0
 401 004a 0793     		str	r3, [sp, #28]
 256:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 402              		.loc 1 256 3 is_stmt 1 view .LVU95
 256:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 403              		.loc 1 256 36 is_stmt 0 view .LVU96
 404 004c 4FF48062 		mov	r2, #1024
 405 0050 0892     		str	r2, [sp, #32]
 257:Core/Src/main.c **** 
 406              		.loc 1 257 3 is_stmt 1 view .LVU97
 257:Core/Src/main.c **** 
 407              		.loc 1 257 36 is_stmt 0 view .LVU98
 408 0052 0993     		str	r3, [sp, #36]
 259:Core/Src/main.c ****   {
 409              		.loc 1 259 3 is_stmt 1 view .LVU99
 259:Core/Src/main.c ****   {
 410              		.loc 1 259 7 is_stmt 0 view .LVU100
 411 0054 05A8     		add	r0, sp, #20
 412 0056 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 413              	.LVL17:
 259:Core/Src/main.c ****   {
 414              		.loc 1 259 6 view .LVU101
 415 005a 68B9     		cbnz	r0, .L34
 263:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 416              		.loc 1 263 3 is_stmt 1 view .LVU102
 263:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 417              		.loc 1 263 38 is_stmt 0 view .LVU103
 418 005c 0223     		movs	r3, #2
 419 005e 0193     		str	r3, [sp, #4]
 264:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 420              		.loc 1 264 3 is_stmt 1 view .LVU104
 264:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 421              		.loc 1 264 35 is_stmt 0 view .LVU105
 422 0060 4FF40043 		mov	r3, #32768
 423 0064 0393     		str	r3, [sp, #12]
 265:Core/Src/main.c ****   {
 424              		.loc 1 265 3 is_stmt 1 view .LVU106
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 18


 265:Core/Src/main.c ****   {
 425              		.loc 1 265 7 is_stmt 0 view .LVU107
 426 0066 01A8     		add	r0, sp, #4
 427 0068 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 428              	.LVL18:
 265:Core/Src/main.c ****   {
 429              		.loc 1 265 6 view .LVU108
 430 006c 30B9     		cbnz	r0, .L35
 269:Core/Src/main.c **** 
 431              		.loc 1 269 1 view .LVU109
 432 006e 15B0     		add	sp, sp, #84
 433              	.LCFI7:
 434              		.cfi_remember_state
 435              		.cfi_def_cfa_offset 4
 436              		@ sp needed
 437 0070 5DF804FB 		ldr	pc, [sp], #4
 438              	.L33:
 439              	.LCFI8:
 440              		.cfi_restore_state
 248:Core/Src/main.c ****   }
 441              		.loc 1 248 5 is_stmt 1 view .LVU110
 442 0074 FFF7FEFF 		bl	Error_Handler
 443              	.LVL19:
 444              	.L34:
 261:Core/Src/main.c ****   }
 445              		.loc 1 261 5 view .LVU111
 446 0078 FFF7FEFF 		bl	Error_Handler
 447              	.LVL20:
 448              	.L35:
 267:Core/Src/main.c ****   }
 449              		.loc 1 267 5 view .LVU112
 450 007c FFF7FEFF 		bl	Error_Handler
 451              	.LVL21:
 452              		.cfi_endproc
 453              	.LFE67:
 455              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 456              		.align	2
 457              	.LC0:
 458 0000 6572726F 		.ascii	"error\000"
 458      7200
 459              		.section	.text.main,"ax",%progbits
 460              		.align	1
 461              		.global	main
 462              		.syntax unified
 463              		.thumb
 464              		.thumb_func
 465              		.fpu softvfp
 467              	main:
 468              	.LFB66:
 136:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 469              		.loc 1 136 1 view -0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 8
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473 0000 00B5     		push	{lr}
 474              	.LCFI9:
 475              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 19


 476              		.cfi_offset 14, -4
 477 0002 83B0     		sub	sp, sp, #12
 478              	.LCFI10:
 479              		.cfi_def_cfa_offset 16
 144:Core/Src/main.c **** 
 480              		.loc 1 144 3 view .LVU114
 481 0004 FFF7FEFF 		bl	HAL_Init
 482              	.LVL22:
 151:Core/Src/main.c **** 
 483              		.loc 1 151 3 view .LVU115
 484 0008 FFF7FEFF 		bl	SystemClock_Config
 485              	.LVL23:
 158:Core/Src/main.c ****   MX_USART1_UART_Init();
 486              		.loc 1 158 3 view .LVU116
 487 000c FFF7FEFF 		bl	MX_GPIO_Init
 488              	.LVL24:
 159:Core/Src/main.c ****   MX_ADC1_Init();
 489              		.loc 1 159 3 view .LVU117
 490 0010 FFF7FEFF 		bl	MX_USART1_UART_Init
 491              	.LVL25:
 160:Core/Src/main.c ****   MX_DMA_Init();
 492              		.loc 1 160 3 view .LVU118
 493 0014 FFF7FEFF 		bl	MX_ADC1_Init
 494              	.LVL26:
 161:Core/Src/main.c ****   MX_TIM2_Init();
 495              		.loc 1 161 3 view .LVU119
 496 0018 FFF7FEFF 		bl	MX_DMA_Init
 497              	.LVL27:
 162:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 498              		.loc 1 162 3 view .LVU120
 499 001c FFF7FEFF 		bl	MX_TIM2_Init
 500              	.LVL28:
 164:Core/Src/main.c **** 
 501              		.loc 1 164 3 view .LVU121
 502 0020 0122     		movs	r2, #1
 503 0022 1349     		ldr	r1, .L42
 504 0024 1348     		ldr	r0, .L42+4
 505 0026 FFF7FEFF 		bl	HAL_UART_Receive_IT
 506              	.LVL29:
 507 002a 0CE0     		b	.L37
 508              	.L38:
 509              	.LBB6:
 218:Core/Src/main.c ****         }
 510              		.loc 1 218 11 view .LVU122
 511 002c 02AB     		add	r3, sp, #8
 512 002e 13E90300 		ldmdb	r3, {r0, r1}
 513 0032 FFF7FEFF 		bl	PLC_MessageHandle
 514              	.LVL30:
 515              	.L39:
 220:Core/Src/main.c ****         HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 516              		.loc 1 220 9 view .LVU123
 220:Core/Src/main.c ****         HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 517              		.loc 1 220 15 is_stmt 0 view .LVU124
 518 0036 104B     		ldr	r3, .L42+8
 519 0038 0022     		movs	r2, #0
 520 003a 1A70     		strb	r2, [r3]
 221:Core/Src/main.c ****       }
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 20


 521              		.loc 1 221 9 is_stmt 1 view .LVU125
 522 003c 0122     		movs	r2, #1
 523 003e 0C49     		ldr	r1, .L42
 524 0040 0C48     		ldr	r0, .L42+4
 525 0042 FFF7FEFF 		bl	HAL_UART_Receive_IT
 526              	.LVL31:
 527              	.L37:
 528              	.LBE6:
 171:Core/Src/main.c ****   {
 529              		.loc 1 171 3 view .LVU126
 206:Core/Src/main.c ****       {
 530              		.loc 1 206 7 view .LVU127
 206:Core/Src/main.c ****       {
 531              		.loc 1 206 17 is_stmt 0 view .LVU128
 532 0046 0C4B     		ldr	r3, .L42+8
 533 0048 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 206:Core/Src/main.c ****       {
 534              		.loc 1 206 10 view .LVU129
 535 004a 022B     		cmp	r3, #2
 536 004c FBD1     		bne	.L37
 537              	.LBB8:
 209:Core/Src/main.c ****         PLCMessage message;
 538              		.loc 1 209 9 is_stmt 1 view .LVU130
 539 004e 4FF40051 		mov	r1, #8192
 540 0052 0A48     		ldr	r0, .L42+12
 541 0054 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 542              	.LVL32:
 210:Core/Src/main.c ****         if (PLC_MessageParser(message_buffer, &message) != HAL_OK)
 543              		.loc 1 210 9 view .LVU131
 211:Core/Src/main.c ****         {
 544              		.loc 1 211 9 view .LVU132
 211:Core/Src/main.c ****         {
 545              		.loc 1 211 13 is_stmt 0 view .LVU133
 546 0058 6946     		mov	r1, sp
 547 005a 0948     		ldr	r0, .L42+16
 548 005c FFF7FEFF 		bl	PLC_MessageParser
 549              	.LVL33:
 211:Core/Src/main.c ****         {
 550              		.loc 1 211 12 view .LVU134
 551 0060 0028     		cmp	r0, #0
 552 0062 E3D0     		beq	.L38
 553              	.LBB7:
 213:Core/Src/main.c ****           HAL_UART_Transmit_IT(&huart1, (uint8_t*)error, 5);
 554              		.loc 1 213 11 is_stmt 1 view .LVU135
 555              	.LVL34:
 214:Core/Src/main.c ****         }
 556              		.loc 1 214 11 view .LVU136
 557 0064 0522     		movs	r2, #5
 558 0066 0749     		ldr	r1, .L42+20
 559 0068 0248     		ldr	r0, .L42+4
 560 006a FFF7FEFF 		bl	HAL_UART_Transmit_IT
 561              	.LVL35:
 562              	.LBE7:
 563 006e E2E7     		b	.L39
 564              	.L43:
 565              		.align	2
 566              	.L42:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 21


 567 0070 00000000 		.word	UART1_rxBuffer
 568 0074 00000000 		.word	huart1
 569 0078 00000000 		.word	.LANCHOR0
 570 007c 00100140 		.word	1073811456
 571 0080 00000000 		.word	message_buffer
 572 0084 00000000 		.word	.LC0
 573              	.LBE8:
 574              		.cfi_endproc
 575              	.LFE66:
 577              		.global	state
 578              		.global	byte_count
 579              		.comm	message_buffer,8,4
 580              		.comm	UART1_rxBuffer,1,4
 581              		.section	.bss.byte_count,"aw",%nobits
 582              		.set	.LANCHOR1,. + 0
 585              	byte_count:
 586 0000 00       		.space	1
 587              		.section	.bss.state,"aw",%nobits
 588              		.set	.LANCHOR0,. + 0
 591              	state:
 592 0000 00       		.space	1
 593              		.text
 594              	.Letext0:
 595              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 596              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 597              		.file 5 "Drivers/CMSIS/Include/core_cm3.h"
 598              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 599              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 600              		.file 8 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 601              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 602              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 603              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 604              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 605              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 606              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 607              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 608              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 609              		.file 17 "Core/Inc/adc.h"
 610              		.file 18 "Core/Inc/tim.h"
 611              		.file 19 "Core/Inc/usart.h"
 612              		.file 20 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\lib\\gcc\\arm-non
 613              		.file 21 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 614              		.file 22 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 615              		.file 23 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 616              		.file 24 "Core/Inc/plc.h"
 617              		.file 25 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 618              		.file 26 "Core/Inc/gpio.h"
 619              		.file 27 "Core/Inc/dma.h"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:16     .text.PLC_MessageHandle:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:24     .text.PLC_MessageHandle:00000000 PLC_MessageHandle
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:158    .text.PLC_MessageHandle:000000b0 $d
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:164    .text.HAL_UART_RxCpltCallback:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:171    .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:271    .text.HAL_UART_RxCpltCallback:0000005c $d
                            *COM*:00000001 UART1_rxBuffer
                            *COM*:00000008 message_buffer
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:280    .text.Error_Handler:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:287    .text.Error_Handler:00000000 Error_Handler
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:319    .text.SystemClock_Config:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:326    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:456    .rodata.main.str1.4:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:460    .text.main:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:467    .text.main:00000000 main
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:567    .text.main:00000070 $d
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:591    .bss.state:00000000 state
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:585    .bss.byte_count:00000000 byte_count
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:586    .bss.byte_count:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccvZw8cO.s:592    .bss.state:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_PWM_Stop
HAL_GPIO_WritePin
HAL_TIM_PWM_Start
htim2
HAL_UART_Receive_IT
huart1
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_ADC1_Init
MX_DMA_Init
MX_TIM2_Init
HAL_GPIO_TogglePin
PLC_MessageParser
HAL_UART_Transmit_IT
