static int\r\nnv50_gpio_location(int line, u32 *reg, u32 *shift)\r\n{\r\nconst uint32_t nv50_gpio_reg[4] = { 0xe104, 0xe108, 0xe280, 0xe284 };\r\nif (line >= 32)\r\nreturn -EINVAL;\r\n*reg = nv50_gpio_reg[line >> 3];\r\n*shift = (line & 7) << 2;\r\nreturn 0;\r\n}\r\nint\r\nnv50_gpio_drive(struct drm_device *dev, int line, int dir, int out)\r\n{\r\nu32 reg, shift;\r\nif (nv50_gpio_location(line, &reg, &shift))\r\nreturn -EINVAL;\r\nnv_mask(dev, reg, 7 << shift, (((dir ^ 1) << 1) | out) << shift);\r\nreturn 0;\r\n}\r\nint\r\nnv50_gpio_sense(struct drm_device *dev, int line)\r\n{\r\nu32 reg, shift;\r\nif (nv50_gpio_location(line, &reg, &shift))\r\nreturn -EINVAL;\r\nreturn !!(nv_rd32(dev, reg) & (4 << shift));\r\n}\r\nvoid\r\nnv50_gpio_irq_enable(struct drm_device *dev, int line, bool on)\r\n{\r\nu32 reg = line < 16 ? 0xe050 : 0xe070;\r\nu32 mask = 0x00010001 << (line & 0xf);\r\nnv_wr32(dev, reg + 4, mask);\r\nnv_mask(dev, reg + 0, mask, on ? mask : 0);\r\n}\r\nint\r\nnvd0_gpio_drive(struct drm_device *dev, int line, int dir, int out)\r\n{\r\nu32 data = ((dir ^ 1) << 13) | (out << 12);\r\nnv_mask(dev, 0x00d610 + (line * 4), 0x00003000, data);\r\nnv_mask(dev, 0x00d604, 0x00000001, 0x00000001);\r\nreturn 0;\r\n}\r\nint\r\nnvd0_gpio_sense(struct drm_device *dev, int line)\r\n{\r\nreturn !!(nv_rd32(dev, 0x00d610 + (line * 4)) & 0x00004000);\r\n}\r\nstatic void\r\nnv50_gpio_isr(struct drm_device *dev)\r\n{\r\nstruct drm_nouveau_private *dev_priv = dev->dev_private;\r\nu32 intr0, intr1 = 0;\r\nu32 hi, lo;\r\nintr0 = nv_rd32(dev, 0xe054) & nv_rd32(dev, 0xe050);\r\nif (dev_priv->chipset >= 0x90)\r\nintr1 = nv_rd32(dev, 0xe074) & nv_rd32(dev, 0xe070);\r\nhi = (intr0 & 0x0000ffff) | (intr1 << 16);\r\nlo = (intr0 >> 16) | (intr1 & 0xffff0000);\r\nnouveau_gpio_isr(dev, 0, hi | lo);\r\nnv_wr32(dev, 0xe054, intr0);\r\nif (dev_priv->chipset >= 0x90)\r\nnv_wr32(dev, 0xe074, intr1);\r\n}\r\nint\r\nnv50_gpio_init(struct drm_device *dev)\r\n{\r\nstruct drm_nouveau_private *dev_priv = dev->dev_private;\r\nnv_wr32(dev, 0xe050, 0x00000000);\r\nnv_wr32(dev, 0xe054, 0xffffffff);\r\nif (dev_priv->chipset >= 0x90) {\r\nnv_wr32(dev, 0xe070, 0x00000000);\r\nnv_wr32(dev, 0xe074, 0xffffffff);\r\n}\r\nnouveau_irq_register(dev, 21, nv50_gpio_isr);\r\nreturn 0;\r\n}\r\nvoid\r\nnv50_gpio_fini(struct drm_device *dev)\r\n{\r\nstruct drm_nouveau_private *dev_priv = dev->dev_private;\r\nnv_wr32(dev, 0xe050, 0x00000000);\r\nif (dev_priv->chipset >= 0x90)\r\nnv_wr32(dev, 0xe070, 0x00000000);\r\nnouveau_irq_unregister(dev, 21);\r\n}
