// Seed: 2282151548
module module_0 (
    output wire id_0,
    input  tri1 id_1,
    output tri1 id_2,
    output tri  id_3,
    output tri0 id_4,
    input  wor  id_5,
    output wor  id_6
);
  assign module_1.id_2 = 0;
  id_8 :
  assert property (@(posedge id_8 or posedge id_1) -1)
  else;
  assign id_4 = "" - id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output uwire id_2,
    input wor id_3,
    output uwire id_4,
    output tri1 id_5,
    input wor id_6,
    input supply0 id_7
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_5,
      id_4,
      id_6,
      id_5
  );
endmodule
