# VerilogProjects
Teaching myself Verilog better
Eventually I will clean this up for readability. 
