INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/AluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/EquJudge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EquJudge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/ExMemReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/Exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exception
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/IdExReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IdExReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/IfIdReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IfIdReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/MemWbReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemWbReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/addBranch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addBranch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/divClk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divClk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/hazardDetect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardDetect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/jr_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jr_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/pcAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sources_1/new/smg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan/Desktop/cpu/cpu.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
