Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6bb7f7bf32294b1e9df962a160705af5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Core_tb_behav xil_defaultlib.Core_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'mem_to_reg' [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/SCPU.v:127]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'b_type' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cache_req_wen' [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Core.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cache_req_valid' [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Core.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Core.v:141]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addra' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/LatencyMemory2.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addra' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/LatencyMemory.v:27]
WARNING: [VRFC 10-5021] port 'inst' is not connected on this instance [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Core.v:122]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
