`timescale 1ns/1ns

module fmc_tlu_discriminator (q, \q* , ihys, vin, vlatchbias, \vlatchbias* , vthresh );
// generated by  HDL Direct 16.3-S013 (v16-3-85Y) 7/19/2010
// on Thu Aug 25 12:50:55 2011
// from fmc_tlu_v1_lib/FMC_TLU_DISCRIMINATOR/sch_1

  output  q;
  output  \q* ;
  input  ihys;
  input  vin;
  input  vlatchbias;
  input  \vlatchbias* ;
  input  vthresh;
  // global signal glbl.gnd_signal;
  // global signal glbl.m5v;
  // global signal glbl.p2v5;
  // global signal glbl.p3v3;
  // global signal glbl.p5v;

  wire  unnamed_1_capcersmdcl2_i16_b;
  wire  \unnamed_1_fmctlu2-5nsdelay_i49_out ;
  wire  \unnamed_1_fmctlu2-5nsdelay_i49_out_1 ;
  wire  unnamed_1_max9601_i1_in;
  wire  unnamed_1_max9601_i1_q;
  wire  unnamed_1_max9601_i1_q_1;
  wire  unnamed_1_rsmd0402_i31_b;
  wire  unnamed_1_rsmd0402_i32_b;

  wire  gnd_signal;
  wire  page1_gnd_signal;
  wire  page1_ihys;
  wire  m5v;
  wire  page1_m5v;
  wire  p2v5;
  wire  page1_p2v5;
  wire  p3v3;
  wire  page1_p3v3;
  wire  p5v;
  wire  page1_p5v;
  wire  page1_q;
  wire  \page1_q* ;
  wire  page1_vin;
  wire  page1_vlatchbias;
  wire  \page1_vlatchbias* ;
  wire  page1_vthresh;

  assign gnd_signal = glbl.gnd_signal;
  assign page1_gnd_signal = gnd_signal;
  assign page1_ihys = ihys;
  assign m5v = glbl.m5v;
  assign page1_m5v = m5v;
  assign p2v5 = glbl.p2v5;
  assign page1_p2v5 = p2v5;
  assign p3v3 = glbl.p3v3;
  assign page1_p3v3 = p3v3;
  assign p5v = glbl.p5v;
  assign page1_p5v = p5v;
  assign page1_q = q;
  assign \page1_q*  = \q* ;
  assign page1_vin = vin;
  assign page1_vlatchbias = vlatchbias;
  assign \page1_vlatchbias*  = \vlatchbias* ;
  assign page1_vthresh = vthresh;

  assign gnd_signal  = glbl.gnd_signal;
  assign p5v  = glbl.p5v;
  assign m5v  = glbl.m5v;
  assign gnd_signal  = glbl.gnd_signal;
  assign gnd_signal  = glbl.gnd_signal;
  assign gnd_signal  = glbl.gnd_signal;
  assign p2v5  = glbl.p2v5;
  assign p5v  = glbl.p5v;
  assign m5v  = glbl.m5v;
  assign gnd_signal  = glbl.gnd_signal;
  assign p2v5  = glbl.p2v5;
  assign p3v3  = glbl.p3v3;

// begin instances 

  max9601 page1_i1  (.hys(ihys),
	.\in+ (unnamed_1_max9601_i1_in),
	.\in- (unnamed_1_capcersmdcl2_i16_b),
	.le(\unnamed_1_fmctlu2-5nsdelay_i49_out_1 ),
	.\le* (\unnamed_1_fmctlu2-5nsdelay_i49_out ),
	.q(unnamed_1_max9601_i1_q_1),
	.\q* (unnamed_1_max9601_i1_q),
	.vcc({glbl.p5v , glbl.p5v}),
	.vcco_({glbl.p3v3 , glbl.p3v3}),
	.vee({glbl.m5v , glbl.m5v}));
  defparam page1_i1.size = 1;

  capcersmdcl2 page1_i16  (.a({glbl.gnd_signal}),
	.b(unnamed_1_capcersmdcl2_i16_b));
  defparam page1_i16.size = 1;

  rsmd0603 page1_i17  (.a(vthresh),
	.b(unnamed_1_capcersmdcl2_i16_b));
  defparam page1_i17.size = 1;

  rsmd0603 page1_i18  (.a(vin),
	.b(unnamed_1_max9601_i1_in));
  defparam page1_i18.size = 1;

  rsmd0603 page1_i19  (.a({glbl.gnd_signal}),
	.b(unnamed_1_max9601_i1_in));
  defparam page1_i19.size = 1;

  sn65lvds20 page1_i29  (.a(unnamed_1_rsmd0402_i32_b),
	.b(unnamed_1_rsmd0402_i31_b),
	.\en* (glbl.gnd_signal),
	.gnd(glbl.gnd_signal),
	.vbb(/* unconnected */),
	.vcc(glbl.p2v5),
	.y(q),
	.z(\q* ));

  rsmd0402 page1_i31  (.a({glbl.gnd_signal}),
	.b(unnamed_1_rsmd0402_i31_b));
  defparam page1_i31.size = 1;

  rsmd0402 page1_i32  (.a({glbl.gnd_signal}),
	.b(unnamed_1_rsmd0402_i32_b));
  defparam page1_i32.size = 1;

  capcersmdcl2 page1_i39  (.a({glbl.gnd_signal}),
	.b({glbl.p5v}));
  defparam page1_i39.size = 1;

  capcersmdcl2 page1_i40  (.a({glbl.gnd_signal}),
	.b({glbl.p5v}));
  defparam page1_i40.size = 1;

  capcersmdcl2 page1_i41  (.a({glbl.gnd_signal}),
	.b({glbl.p5v}));
  defparam page1_i41.size = 1;

  capcersmdcl2 page1_i43  (.a({glbl.gnd_signal}),
	.b({glbl.m5v}));
  defparam page1_i43.size = 1;

  capcersmdcl2 page1_i44  (.a({glbl.gnd_signal}),
	.b({glbl.m5v}));
  defparam page1_i44.size = 1;

  capcersmdcl2 page1_i46  (.a({glbl.gnd_signal}),
	.b({glbl.p2v5}));
  defparam page1_i46.size = 1;

  capcersmdcl2 page1_i47  (.a({glbl.gnd_signal}),
	.b({glbl.p2v5}));
  defparam page1_i47.size = 1;

  usblc6_2 page1_i48  (.gnd(/* unconnected */),
	.\i/o11 (/* unconnected */),
	.\i/o12 (/* unconnected */),
	.\i/o21 (/* unconnected */),
	.\i/o22 (/* unconnected */),
	.vbus(/* unconnected */));

  \fmc_tlu_2-5ns_delay  page1_i49  (.in(vlatchbias),
	.\in* (\vlatchbias* ),
	.out(\unnamed_1_fmctlu2-5nsdelay_i49_out_1 ),
	.\out* (\unnamed_1_fmctlu2-5nsdelay_i49_out ));

  capcersmdcl2 page1_i50  (.a(\vlatchbias* ),
	.b(vlatchbias));
  defparam page1_i50.size = 1;

  rsmd0402 page1_i53  (.a(\unnamed_1_fmctlu2-5nsdelay_i49_out_1 ),
	.b(unnamed_1_max9601_i1_q_1));
  defparam page1_i53.size = 1;

  rsmd0402 page1_i54  (.a(\unnamed_1_fmctlu2-5nsdelay_i49_out ),
	.b(unnamed_1_max9601_i1_q));
  defparam page1_i54.size = 1;

  rsmd0402 page1_i56  (.a(unnamed_1_max9601_i1_q_1),
	.b(unnamed_1_rsmd0402_i32_b));
  defparam page1_i56.size = 1;

  rsmd0402 page1_i57  (.a(unnamed_1_max9601_i1_q),
	.b(unnamed_1_rsmd0402_i31_b));
  defparam page1_i57.size = 1;

endmodule // fmc_tlu_discriminator(sch_1) 
