#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Feb 20 19:42:19 2026
# Process ID: 46592
# Current directory: C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24532 C:\GitProjects\Lab02---Git---Krish-Kumar-Samia-Sarfaraz\CAlab5\CAlab5.xpr
# Log file: C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/vivado.log
# Journal file: C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/CAlab5.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/krish/OneDrive/Documents/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-2313open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1015.773 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
ERROR: [Common 17-1293] The path 'C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/CAlab5.cache/wt' already exists, is a directory, but is not writable.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/CAlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fsm_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/CAlab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fsm_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/CAlab5.srcs/sources_1/new/fsm_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/CAlab5.srcs/sim_1/new/task2TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fsm_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/CAlab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/CAlab5.sim/sim_1/behav/xsim'
"xelab -wto 25883f29257f4d7b9f456149022acc31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fsm_counter_behav xil_defaultlib.tb_fsm_counter xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 25883f29257f4d7b9f456149022acc31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fsm_counter_behav xil_defaultlib.tb_fsm_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/CAlab5.srcs/sources_1/new/fsm_counter.v" Line 1. Module fsm_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/CAlab5.srcs/sources_1/new/fsm_counter.v" Line 1. Module fsm_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_counter
Compiling module xil_defaultlib.tb_fsm_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fsm_counter_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/CAlab5.sim/sim_1/behav/xsim/xsim.dir/tb_fsm_counter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 20 19:44:28 2026...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1015.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/CAlab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fsm_counter_behav -key {Behavioral:sim_1:Functional:tb_fsm_counter} -tclbatch {tb_fsm_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_fsm_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T1 RESET   | state=0 cnt_en=0 led_out= 0 | expect state=0 cnt_en=0 led=0
T2 SW=0    | state=0 cnt_en=0 led_out= 0 | expect state=0 cnt_en=0 led=0
T3 SW=5 S1 | state=1 cnt_en=0 led_out= 0 | expect state=1 cnt_en=1
   COUNT   | state=1 cnt_en=1 led_out= 4 counter= 4
   COUNT   | state=1 cnt_en=1 led_out= 3 counter= 3
   COUNT   | state=1 cnt_en=1 led_out= 2 counter= 2
   COUNT   | state=1 cnt_en=1 led_out= 1 counter= 1
   COUNT   | state=1 cnt_en=1 led_out= 0 counter= 0
T3 DONE    | state=1 cnt_en=1 led_out= 0 | expect state=0 cnt_en=0 led=0
T4 PRE-RST | state=0 cnt_en=0 led_out= 0 counter= 0
T4 MID-RST | state=0 cnt_en=0 led_out= 0 | expect state=0 cnt_en=0 led=0
T5 SW=15   | state=1 cnt_en=0 | expect state=1 cnt_en=1
T5 DONE    | state=0 cnt_en=0 led_out= 0 | expect state=0 cnt_en=0 led=0

Simulation complete.
$finish called at time : 326 ns : File "C:/GitProjects/Lab02---Git---Krish-Kumar-Samia-Sarfaraz/CAlab5/CAlab5.srcs/sim_1/new/task2TB.v" Line 98
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.773 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fsm_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1015.773 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.773 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 20 19:46:41 2026...
