Classic Timing Analyzer report for MICRO_AD
Sat May 18 15:28:09 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 17.159 ns   ; IR3  ; LD ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+-------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To ;
+-------+-------------------+-----------------+-------+----+
; N/A   ; None              ; 17.159 ns       ; IR3   ; LD ;
; N/A   ; None              ; 17.142 ns       ; zero  ; LD ;
; N/A   ; None              ; 16.831 ns       ; first ; LD ;
; N/A   ; None              ; 16.148 ns       ; uIR0  ; Q7 ;
; N/A   ; None              ; 16.031 ns       ; uIR0  ; Q6 ;
; N/A   ; None              ; 15.966 ns       ; IR2   ; LD ;
; N/A   ; None              ; 15.654 ns       ; uIR2  ; Q7 ;
; N/A   ; None              ; 15.646 ns       ; uIR0  ; Q5 ;
; N/A   ; None              ; 15.592 ns       ; IR3   ; Q7 ;
; N/A   ; None              ; 15.537 ns       ; uIR2  ; Q6 ;
; N/A   ; None              ; 15.499 ns       ; uIR1  ; Q7 ;
; N/A   ; None              ; 15.475 ns       ; IR3   ; Q6 ;
; N/A   ; None              ; 15.459 ns       ; C8    ; LD ;
; N/A   ; None              ; 15.382 ns       ; uIR1  ; Q6 ;
; N/A   ; None              ; 15.288 ns       ; uIR0  ; Q4 ;
; N/A   ; None              ; 15.275 ns       ; IR2   ; Q7 ;
; N/A   ; None              ; 15.158 ns       ; IR2   ; Q6 ;
; N/A   ; None              ; 15.152 ns       ; uIR2  ; Q5 ;
; N/A   ; None              ; 15.090 ns       ; IR3   ; Q5 ;
; N/A   ; None              ; 14.997 ns       ; uIR1  ; Q5 ;
; N/A   ; None              ; 14.794 ns       ; uIR2  ; Q4 ;
; N/A   ; None              ; 14.773 ns       ; IR2   ; Q5 ;
; N/A   ; None              ; 14.732 ns       ; IR3   ; Q4 ;
; N/A   ; None              ; 14.639 ns       ; uIR1  ; Q4 ;
; N/A   ; None              ; 14.415 ns       ; IR2   ; Q4 ;
; N/A   ; None              ; 14.367 ns       ; uIR0  ; LD ;
; N/A   ; None              ; 13.816 ns       ; IR7   ; Q7 ;
; N/A   ; None              ; 13.760 ns       ; uIR2  ; LD ;
; N/A   ; None              ; 13.751 ns       ; IR2   ; Q3 ;
; N/A   ; None              ; 13.697 ns       ; IR6   ; Q6 ;
; N/A   ; None              ; 13.662 ns       ; uIR0  ; Q3 ;
; N/A   ; None              ; 13.604 ns       ; uIR1  ; LD ;
; N/A   ; None              ; 13.306 ns       ; IR5   ; Q5 ;
; N/A   ; None              ; 13.198 ns       ; IR4   ; Q4 ;
; N/A   ; None              ; 13.166 ns       ; uIR2  ; Q3 ;
; N/A   ; None              ; 13.010 ns       ; uIR1  ; Q3 ;
+-------+-------------------+-----------------+-------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat May 18 15:28:09 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MICRO_AD -c MICRO_AD --timing_analysis_only
Info: Longest tpd from source pin "IR3" to destination pin "LD" is 17.159 ns
    Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 4; PIN Node = 'IR3'
    Info: 2: + IC(6.857 ns) + CELL(0.624 ns) = 8.475 ns; Loc. = LCCOMB_X23_Y3_N24; Fanout = 1; COMB Node = 'inst19~516'
    Info: 3: + IC(0.391 ns) + CELL(0.651 ns) = 9.517 ns; Loc. = LCCOMB_X23_Y3_N26; Fanout = 1; COMB Node = 'inst19~517'
    Info: 4: + IC(0.380 ns) + CELL(0.624 ns) = 10.521 ns; Loc. = LCCOMB_X23_Y3_N20; Fanout = 1; COMB Node = 'inst19~518'
    Info: 5: + IC(3.358 ns) + CELL(3.280 ns) = 17.159 ns; Loc. = PIN_151; Fanout = 0; PIN Node = 'LD'
    Info: Total cell delay = 6.173 ns ( 35.98 % )
    Info: Total interconnect delay = 10.986 ns ( 64.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Sat May 18 15:28:10 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


