
ntr_td1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000083c8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  08008558  08008558  00009558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008964  08008964  0000a074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008964  08008964  00009964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800896c  0800896c  0000a074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800896c  0800896c  0000996c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008970  08008970  00009970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08008974  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000cd08  20000074  080089e8  0000a074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000cd7c  080089e8  0000ad7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a7ae  00000000  00000000  0000a0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003dd5  00000000  00000000  00024852  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001720  00000000  00000000  00028628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011e1  00000000  00000000  00029d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a14a  00000000  00000000  0002af29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ad77  00000000  00000000  00055073  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fdd8c  00000000  00000000  0006fdea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016db76  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069d4  00000000  00000000  0016dbbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00174590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008540 	.word	0x08008540

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08008540 	.word	0x08008540

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <configureTimerForRunTimeStats>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0

}
 80005a0:	bf00      	nop
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr

080005aa <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 80005aa:	b480      	push	{r7}
 80005ac:	af00      	add	r7, sp, #0
return 0;
 80005ae:	2300      	movs	r3, #0
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	46bd      	mov	sp, r7
 80005b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b8:	4770      	bx	lr
	...

080005bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	4a07      	ldr	r2, [pc, #28]	@ (80005e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ce:	68bb      	ldr	r3, [r7, #8]
 80005d0:	4a06      	ldr	r2, [pc, #24]	@ (80005ec <vApplicationGetIdleTaskMemory+0x30>)
 80005d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2280      	movs	r2, #128	@ 0x80
 80005d8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005da:	bf00      	nop
 80005dc:	3714      	adds	r7, #20
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	20000094 	.word	0x20000094
 80005ec:	20000140 	.word	0x20000140

080005f0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005f0:	b5b0      	push	{r4, r5, r7, lr}
 80005f2:	b088      	sub	sp, #32
 80005f4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000620 <MX_FREERTOS_Init+0x30>)
 80005f8:	1d3c      	adds	r4, r7, #4
 80005fa:	461d      	mov	r5, r3
 80005fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000600:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000604:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	2100      	movs	r1, #0
 800060c:	4618      	mov	r0, r3
 800060e:	f004 faa5 	bl	8004b5c <osThreadCreate>
 8000612:	4603      	mov	r3, r0
 8000614:	4a03      	ldr	r2, [pc, #12]	@ (8000624 <MX_FREERTOS_Init+0x34>)
 8000616:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000618:	bf00      	nop
 800061a:	3720      	adds	r7, #32
 800061c:	46bd      	mov	sp, r7
 800061e:	bdb0      	pop	{r4, r5, r7, pc}
 8000620:	08008564 	.word	0x08008564
 8000624:	20000090 	.word	0x20000090

08000628 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000630:	2001      	movs	r0, #1
 8000632:	f004 fadf 	bl	8004bf4 <osDelay>
 8000636:	e7fb      	b.n	8000630 <StartDefaultTask+0x8>

08000638 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b08a      	sub	sp, #40	@ 0x28
 800063c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800063e:	f107 0314 	add.w	r3, r7, #20
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
 8000646:	605a      	str	r2, [r3, #4]
 8000648:	609a      	str	r2, [r3, #8]
 800064a:	60da      	str	r2, [r3, #12]
 800064c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800064e:	4b2b      	ldr	r3, [pc, #172]	@ (80006fc <MX_GPIO_Init+0xc4>)
 8000650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000652:	4a2a      	ldr	r2, [pc, #168]	@ (80006fc <MX_GPIO_Init+0xc4>)
 8000654:	f043 0304 	orr.w	r3, r3, #4
 8000658:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800065a:	4b28      	ldr	r3, [pc, #160]	@ (80006fc <MX_GPIO_Init+0xc4>)
 800065c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065e:	f003 0304 	and.w	r3, r3, #4
 8000662:	613b      	str	r3, [r7, #16]
 8000664:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000666:	4b25      	ldr	r3, [pc, #148]	@ (80006fc <MX_GPIO_Init+0xc4>)
 8000668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800066a:	4a24      	ldr	r2, [pc, #144]	@ (80006fc <MX_GPIO_Init+0xc4>)
 800066c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000670:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000672:	4b22      	ldr	r3, [pc, #136]	@ (80006fc <MX_GPIO_Init+0xc4>)
 8000674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800067a:	60fb      	str	r3, [r7, #12]
 800067c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800067e:	4b1f      	ldr	r3, [pc, #124]	@ (80006fc <MX_GPIO_Init+0xc4>)
 8000680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000682:	4a1e      	ldr	r2, [pc, #120]	@ (80006fc <MX_GPIO_Init+0xc4>)
 8000684:	f043 0301 	orr.w	r3, r3, #1
 8000688:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800068a:	4b1c      	ldr	r3, [pc, #112]	@ (80006fc <MX_GPIO_Init+0xc4>)
 800068c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068e:	f003 0301 	and.w	r3, r3, #1
 8000692:	60bb      	str	r3, [r7, #8]
 8000694:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000696:	4b19      	ldr	r3, [pc, #100]	@ (80006fc <MX_GPIO_Init+0xc4>)
 8000698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800069a:	4a18      	ldr	r2, [pc, #96]	@ (80006fc <MX_GPIO_Init+0xc4>)
 800069c:	f043 0302 	orr.w	r3, r3, #2
 80006a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006a2:	4b16      	ldr	r3, [pc, #88]	@ (80006fc <MX_GPIO_Init+0xc4>)
 80006a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a6:	f003 0302 	and.w	r3, r3, #2
 80006aa:	607b      	str	r3, [r7, #4]
 80006ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006ae:	2200      	movs	r2, #0
 80006b0:	2120      	movs	r1, #32
 80006b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006b6:	f001 fa05 	bl	8001ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006c0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c6:	2300      	movs	r3, #0
 80006c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006ca:	f107 0314 	add.w	r3, r7, #20
 80006ce:	4619      	mov	r1, r3
 80006d0:	480b      	ldr	r0, [pc, #44]	@ (8000700 <MX_GPIO_Init+0xc8>)
 80006d2:	f001 f84d 	bl	8001770 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80006d6:	2320      	movs	r3, #32
 80006d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006da:	2301      	movs	r3, #1
 80006dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006de:	2300      	movs	r3, #0
 80006e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e2:	2300      	movs	r3, #0
 80006e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006e6:	f107 0314 	add.w	r3, r7, #20
 80006ea:	4619      	mov	r1, r3
 80006ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f0:	f001 f83e 	bl	8001770 <HAL_GPIO_Init>

}
 80006f4:	bf00      	nop
 80006f6:	3728      	adds	r7, #40	@ 0x28
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	40021000 	.word	0x40021000
 8000700:	48000800 	.word	0x48000800

08000704 <uart_read>:
static int shell_func_list_size = 0;
static shell_func_t shell_func_list[SHELL_FUNC_LIST_MAX_SIZE];

static char print_buffer[BUFFER_SIZE];

static char uart_read() {
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
	char c;

	HAL_UART_Receive(&UART_DEVICE, (uint8_t*)(&c), 1, HAL_MAX_DELAY);
 800070a:	1df9      	adds	r1, r7, #7
 800070c:	f04f 33ff 	mov.w	r3, #4294967295
 8000710:	2201      	movs	r2, #1
 8000712:	4804      	ldr	r0, [pc, #16]	@ (8000724 <uart_read+0x20>)
 8000714:	f003 f8f7 	bl	8003906 <HAL_UART_Receive>

	return c;
 8000718:	79fb      	ldrb	r3, [r7, #7]
}
 800071a:	4618      	mov	r0, r3
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	200006f8 	.word	0x200006f8

08000728 <uart_write>:

static int uart_write(char * s, uint16_t size) {
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
 8000730:	460b      	mov	r3, r1
 8000732:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 8000734:	887a      	ldrh	r2, [r7, #2]
 8000736:	f04f 33ff 	mov.w	r3, #4294967295
 800073a:	6879      	ldr	r1, [r7, #4]
 800073c:	4803      	ldr	r0, [pc, #12]	@ (800074c <uart_write+0x24>)
 800073e:	f003 f859 	bl	80037f4 <HAL_UART_Transmit>
	return size;
 8000742:	887b      	ldrh	r3, [r7, #2]
}
 8000744:	4618      	mov	r0, r3
 8000746:	3708      	adds	r7, #8
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	200006f8 	.word	0x200006f8

08000750 <sh_help>:

static int sh_help(int argc, char ** argv) {
 8000750:	b580      	push	{r7, lr}
 8000752:	b086      	sub	sp, #24
 8000754:	af02      	add	r7, sp, #8
 8000756:	6078      	str	r0, [r7, #4]
 8000758:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 800075a:	2300      	movs	r3, #0
 800075c:	60fb      	str	r3, [r7, #12]
 800075e:	e022      	b.n	80007a6 <sh_help+0x56>
		int size;
		size = snprintf (print_buffer, BUFFER_SIZE, "%c: %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 8000760:	4916      	ldr	r1, [pc, #88]	@ (80007bc <sh_help+0x6c>)
 8000762:	68fa      	ldr	r2, [r7, #12]
 8000764:	4613      	mov	r3, r2
 8000766:	005b      	lsls	r3, r3, #1
 8000768:	4413      	add	r3, r2
 800076a:	009b      	lsls	r3, r3, #2
 800076c:	440b      	add	r3, r1
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	4618      	mov	r0, r3
 8000772:	4912      	ldr	r1, [pc, #72]	@ (80007bc <sh_help+0x6c>)
 8000774:	68fa      	ldr	r2, [r7, #12]
 8000776:	4613      	mov	r3, r2
 8000778:	005b      	lsls	r3, r3, #1
 800077a:	4413      	add	r3, r2
 800077c:	009b      	lsls	r3, r3, #2
 800077e:	440b      	add	r3, r1
 8000780:	3308      	adds	r3, #8
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	9300      	str	r3, [sp, #0]
 8000786:	4603      	mov	r3, r0
 8000788:	4a0d      	ldr	r2, [pc, #52]	@ (80007c0 <sh_help+0x70>)
 800078a:	2128      	movs	r1, #40	@ 0x28
 800078c:	480d      	ldr	r0, [pc, #52]	@ (80007c4 <sh_help+0x74>)
 800078e:	f006 fe33 	bl	80073f8 <sniprintf>
 8000792:	60b8      	str	r0, [r7, #8]
		uart_write(print_buffer, size);
 8000794:	68bb      	ldr	r3, [r7, #8]
 8000796:	b29b      	uxth	r3, r3
 8000798:	4619      	mov	r1, r3
 800079a:	480a      	ldr	r0, [pc, #40]	@ (80007c4 <sh_help+0x74>)
 800079c:	f7ff ffc4 	bl	8000728 <uart_write>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	3301      	adds	r3, #1
 80007a4:	60fb      	str	r3, [r7, #12]
 80007a6:	4b08      	ldr	r3, [pc, #32]	@ (80007c8 <sh_help+0x78>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	68fa      	ldr	r2, [r7, #12]
 80007ac:	429a      	cmp	r2, r3
 80007ae:	dbd7      	blt.n	8000760 <sh_help+0x10>
	}

	return 0;
 80007b0:	2300      	movs	r3, #0
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3710      	adds	r7, #16
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	20000344 	.word	0x20000344
 80007c0:	08008580 	.word	0x08008580
 80007c4:	20000644 	.word	0x20000644
 80007c8:	20000340 	.word	0x20000340

080007cc <shell_init>:

void shell_init() {
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
	int size = 0;
 80007d2:	2300      	movs	r3, #0
 80007d4:	607b      	str	r3, [r7, #4]

	size = snprintf (print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 80007d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000800 <shell_init+0x34>)
 80007d8:	2128      	movs	r1, #40	@ 0x28
 80007da:	480a      	ldr	r0, [pc, #40]	@ (8000804 <shell_init+0x38>)
 80007dc:	f006 fe0c 	bl	80073f8 <sniprintf>
 80007e0:	6078      	str	r0, [r7, #4]
	uart_write(print_buffer, size);
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	b29b      	uxth	r3, r3
 80007e6:	4619      	mov	r1, r3
 80007e8:	4806      	ldr	r0, [pc, #24]	@ (8000804 <shell_init+0x38>)
 80007ea:	f7ff ff9d 	bl	8000728 <uart_write>

	shell_add('h', sh_help, "Help");
 80007ee:	4a06      	ldr	r2, [pc, #24]	@ (8000808 <shell_init+0x3c>)
 80007f0:	4906      	ldr	r1, [pc, #24]	@ (800080c <shell_init+0x40>)
 80007f2:	2068      	movs	r0, #104	@ 0x68
 80007f4:	f000 f80c 	bl	8000810 <shell_add>
}
 80007f8:	bf00      	nop
 80007fa:	3708      	adds	r7, #8
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	0800858c 	.word	0x0800858c
 8000804:	20000644 	.word	0x20000644
 8000808:	080085b4 	.word	0x080085b4
 800080c:	08000751 	.word	0x08000751

08000810 <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 8000810:	b480      	push	{r7}
 8000812:	b085      	sub	sp, #20
 8000814:	af00      	add	r7, sp, #0
 8000816:	4603      	mov	r3, r0
 8000818:	60b9      	str	r1, [r7, #8]
 800081a:	607a      	str	r2, [r7, #4]
 800081c:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800081e:	4b19      	ldr	r3, [pc, #100]	@ (8000884 <shell_add+0x74>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	2b3f      	cmp	r3, #63	@ 0x3f
 8000824:	dc26      	bgt.n	8000874 <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 8000826:	4b17      	ldr	r3, [pc, #92]	@ (8000884 <shell_add+0x74>)
 8000828:	681a      	ldr	r2, [r3, #0]
 800082a:	4917      	ldr	r1, [pc, #92]	@ (8000888 <shell_add+0x78>)
 800082c:	4613      	mov	r3, r2
 800082e:	005b      	lsls	r3, r3, #1
 8000830:	4413      	add	r3, r2
 8000832:	009b      	lsls	r3, r3, #2
 8000834:	440b      	add	r3, r1
 8000836:	7bfa      	ldrb	r2, [r7, #15]
 8000838:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 800083a:	4b12      	ldr	r3, [pc, #72]	@ (8000884 <shell_add+0x74>)
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	4912      	ldr	r1, [pc, #72]	@ (8000888 <shell_add+0x78>)
 8000840:	4613      	mov	r3, r2
 8000842:	005b      	lsls	r3, r3, #1
 8000844:	4413      	add	r3, r2
 8000846:	009b      	lsls	r3, r3, #2
 8000848:	440b      	add	r3, r1
 800084a:	3304      	adds	r3, #4
 800084c:	68ba      	ldr	r2, [r7, #8]
 800084e:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 8000850:	4b0c      	ldr	r3, [pc, #48]	@ (8000884 <shell_add+0x74>)
 8000852:	681a      	ldr	r2, [r3, #0]
 8000854:	490c      	ldr	r1, [pc, #48]	@ (8000888 <shell_add+0x78>)
 8000856:	4613      	mov	r3, r2
 8000858:	005b      	lsls	r3, r3, #1
 800085a:	4413      	add	r3, r2
 800085c:	009b      	lsls	r3, r3, #2
 800085e:	440b      	add	r3, r1
 8000860:	3308      	adds	r3, #8
 8000862:	687a      	ldr	r2, [r7, #4]
 8000864:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 8000866:	4b07      	ldr	r3, [pc, #28]	@ (8000884 <shell_add+0x74>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	3301      	adds	r3, #1
 800086c:	4a05      	ldr	r2, [pc, #20]	@ (8000884 <shell_add+0x74>)
 800086e:	6013      	str	r3, [r2, #0]
		return 0;
 8000870:	2300      	movs	r3, #0
 8000872:	e001      	b.n	8000878 <shell_add+0x68>
	}

	return -1;
 8000874:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000878:	4618      	mov	r0, r3
 800087a:	3714      	adds	r7, #20
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	20000340 	.word	0x20000340
 8000888:	20000344 	.word	0x20000344

0800088c <shell_exec>:

static int shell_exec(char * buf) {
 800088c:	b580      	push	{r7, lr}
 800088e:	b090      	sub	sp, #64	@ 0x40
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
	int i;

	char c = buf[0];
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 800089c:	2300      	movs	r3, #0
 800089e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80008a0:	e040      	b.n	8000924 <shell_exec+0x98>
		if (shell_func_list[i].c == c) {
 80008a2:	492d      	ldr	r1, [pc, #180]	@ (8000958 <shell_exec+0xcc>)
 80008a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80008a6:	4613      	mov	r3, r2
 80008a8:	005b      	lsls	r3, r3, #1
 80008aa:	4413      	add	r3, r2
 80008ac:	009b      	lsls	r3, r3, #2
 80008ae:	440b      	add	r3, r1
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80008b6:	429a      	cmp	r2, r3
 80008b8:	d131      	bne.n	800091e <shell_exec+0x92>
			argc = 1;
 80008ba:	2301      	movs	r3, #1
 80008bc:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80008c6:	e013      	b.n	80008f0 <shell_exec+0x64>
				if(*p == ' ') {
 80008c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	2b20      	cmp	r3, #32
 80008ce:	d10c      	bne.n	80008ea <shell_exec+0x5e>
					*p = '\0';
 80008d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008d2:	2200      	movs	r2, #0
 80008d4:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80008d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80008d8:	1c5a      	adds	r2, r3, #1
 80008da:	63ba      	str	r2, [r7, #56]	@ 0x38
 80008dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80008de:	3201      	adds	r2, #1
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	3340      	adds	r3, #64	@ 0x40
 80008e4:	443b      	add	r3, r7
 80008e6:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80008ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008ec:	3301      	adds	r3, #1
 80008ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80008f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d002      	beq.n	80008fe <shell_exec+0x72>
 80008f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80008fa:	2b07      	cmp	r3, #7
 80008fc:	dde4      	ble.n	80008c8 <shell_exec+0x3c>
				}
			}

			return shell_func_list[i].func(argc, argv);
 80008fe:	4916      	ldr	r1, [pc, #88]	@ (8000958 <shell_exec+0xcc>)
 8000900:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000902:	4613      	mov	r3, r2
 8000904:	005b      	lsls	r3, r3, #1
 8000906:	4413      	add	r3, r2
 8000908:	009b      	lsls	r3, r3, #2
 800090a:	440b      	add	r3, r1
 800090c:	3304      	adds	r3, #4
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	f107 020c 	add.w	r2, r7, #12
 8000914:	4611      	mov	r1, r2
 8000916:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000918:	4798      	blx	r3
 800091a:	4603      	mov	r3, r0
 800091c:	e017      	b.n	800094e <shell_exec+0xc2>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 800091e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000920:	3301      	adds	r3, #1
 8000922:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000924:	4b0d      	ldr	r3, [pc, #52]	@ (800095c <shell_exec+0xd0>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800092a:	429a      	cmp	r2, r3
 800092c:	dbb9      	blt.n	80008a2 <shell_exec+0x16>
		}
	}

	int size;
	size = snprintf (print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800092e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000932:	4a0b      	ldr	r2, [pc, #44]	@ (8000960 <shell_exec+0xd4>)
 8000934:	2128      	movs	r1, #40	@ 0x28
 8000936:	480b      	ldr	r0, [pc, #44]	@ (8000964 <shell_exec+0xd8>)
 8000938:	f006 fd5e 	bl	80073f8 <sniprintf>
 800093c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(print_buffer, size);
 800093e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000940:	b29b      	uxth	r3, r3
 8000942:	4619      	mov	r1, r3
 8000944:	4807      	ldr	r0, [pc, #28]	@ (8000964 <shell_exec+0xd8>)
 8000946:	f7ff feef 	bl	8000728 <uart_write>
	return -1;
 800094a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800094e:	4618      	mov	r0, r3
 8000950:	3740      	adds	r7, #64	@ 0x40
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	20000344 	.word	0x20000344
 800095c:	20000340 	.word	0x20000340
 8000960:	080085bc 	.word	0x080085bc
 8000964:	20000644 	.word	0x20000644

08000968 <shell_run>:

static char backspace[] = "\b \b";
static char prompt[] = "> ";

int shell_run() {
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
	int reading = 0;
 800096e:	2300      	movs	r3, #0
 8000970:	60fb      	str	r3, [r7, #12]
	int pos = 0;
 8000972:	2300      	movs	r3, #0
 8000974:	60bb      	str	r3, [r7, #8]

	static char cmd_buffer[BUFFER_SIZE];

	while (1) {
		uart_write(prompt, 2);
 8000976:	2102      	movs	r1, #2
 8000978:	482a      	ldr	r0, [pc, #168]	@ (8000a24 <shell_run+0xbc>)
 800097a:	f7ff fed5 	bl	8000728 <uart_write>
		reading = 1;
 800097e:	2301      	movs	r3, #1
 8000980:	60fb      	str	r3, [r7, #12]

		while(reading) {
 8000982:	e047      	b.n	8000a14 <shell_run+0xac>
			char c = uart_read();
 8000984:	f7ff febe 	bl	8000704 <uart_read>
 8000988:	4603      	mov	r3, r0
 800098a:	70fb      	strb	r3, [r7, #3]
			int size;

			switch (c) {
 800098c:	78fb      	ldrb	r3, [r7, #3]
 800098e:	2b08      	cmp	r3, #8
 8000990:	d025      	beq.n	80009de <shell_run+0x76>
 8000992:	2b0d      	cmp	r3, #13
 8000994:	d12e      	bne.n	80009f4 <shell_run+0x8c>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (print_buffer, BUFFER_SIZE, "\r\n");
 8000996:	4a24      	ldr	r2, [pc, #144]	@ (8000a28 <shell_run+0xc0>)
 8000998:	2128      	movs	r1, #40	@ 0x28
 800099a:	4824      	ldr	r0, [pc, #144]	@ (8000a2c <shell_run+0xc4>)
 800099c:	f006 fd2c 	bl	80073f8 <sniprintf>
 80009a0:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	b29b      	uxth	r3, r3
 80009a6:	4619      	mov	r1, r3
 80009a8:	4820      	ldr	r0, [pc, #128]	@ (8000a2c <shell_run+0xc4>)
 80009aa:	f7ff febd 	bl	8000728 <uart_write>
				cmd_buffer[pos++] = 0;     //add \0 char at end of string
 80009ae:	68bb      	ldr	r3, [r7, #8]
 80009b0:	1c5a      	adds	r2, r3, #1
 80009b2:	60ba      	str	r2, [r7, #8]
 80009b4:	4a1e      	ldr	r2, [pc, #120]	@ (8000a30 <shell_run+0xc8>)
 80009b6:	2100      	movs	r1, #0
 80009b8:	54d1      	strb	r1, [r2, r3]
				size = snprintf (print_buffer, BUFFER_SIZE, ":%s\r\n", cmd_buffer);
 80009ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000a30 <shell_run+0xc8>)
 80009bc:	4a1d      	ldr	r2, [pc, #116]	@ (8000a34 <shell_run+0xcc>)
 80009be:	2128      	movs	r1, #40	@ 0x28
 80009c0:	481a      	ldr	r0, [pc, #104]	@ (8000a2c <shell_run+0xc4>)
 80009c2:	f006 fd19 	bl	80073f8 <sniprintf>
 80009c6:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	b29b      	uxth	r3, r3
 80009cc:	4619      	mov	r1, r3
 80009ce:	4817      	ldr	r0, [pc, #92]	@ (8000a2c <shell_run+0xc4>)
 80009d0:	f7ff feaa 	bl	8000728 <uart_write>
				reading = 0;        //exit read loop
 80009d4:	2300      	movs	r3, #0
 80009d6:	60fb      	str	r3, [r7, #12]
				pos = 0;            //reset buffer
 80009d8:	2300      	movs	r3, #0
 80009da:	60bb      	str	r3, [r7, #8]
				break;
 80009dc:	e01a      	b.n	8000a14 <shell_run+0xac>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 80009de:	68bb      	ldr	r3, [r7, #8]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	dd16      	ble.n	8000a12 <shell_run+0xaa>
					pos--;          //remove it in buffer
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	3b01      	subs	r3, #1
 80009e8:	60bb      	str	r3, [r7, #8]

					uart_write(backspace, 3);	// delete the char on the terminal
 80009ea:	2103      	movs	r1, #3
 80009ec:	4812      	ldr	r0, [pc, #72]	@ (8000a38 <shell_run+0xd0>)
 80009ee:	f7ff fe9b 	bl	8000728 <uart_write>
				}
				break;
 80009f2:	e00e      	b.n	8000a12 <shell_run+0xaa>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	2b27      	cmp	r3, #39	@ 0x27
 80009f8:	dc0c      	bgt.n	8000a14 <shell_run+0xac>
					uart_write(&c, 1);
 80009fa:	1cfb      	adds	r3, r7, #3
 80009fc:	2101      	movs	r1, #1
 80009fe:	4618      	mov	r0, r3
 8000a00:	f7ff fe92 	bl	8000728 <uart_write>
					cmd_buffer[pos++] = c; //store
 8000a04:	68bb      	ldr	r3, [r7, #8]
 8000a06:	1c5a      	adds	r2, r3, #1
 8000a08:	60ba      	str	r2, [r7, #8]
 8000a0a:	78f9      	ldrb	r1, [r7, #3]
 8000a0c:	4a08      	ldr	r2, [pc, #32]	@ (8000a30 <shell_run+0xc8>)
 8000a0e:	54d1      	strb	r1, [r2, r3]
 8000a10:	e000      	b.n	8000a14 <shell_run+0xac>
				break;
 8000a12:	bf00      	nop
		while(reading) {
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d1b4      	bne.n	8000984 <shell_run+0x1c>
				}
			}
		}
		shell_exec(cmd_buffer);
 8000a1a:	4805      	ldr	r0, [pc, #20]	@ (8000a30 <shell_run+0xc8>)
 8000a1c:	f7ff ff36 	bl	800088c <shell_exec>
		uart_write(prompt, 2);
 8000a20:	e7a9      	b.n	8000976 <shell_run+0xe>
 8000a22:	bf00      	nop
 8000a24:	20000004 	.word	0x20000004
 8000a28:	080085d4 	.word	0x080085d4
 8000a2c:	20000644 	.word	0x20000644
 8000a30:	20000680 	.word	0x20000680
 8000a34:	080085d8 	.word	0x080085d8
 8000a38:	20000000 	.word	0x20000000

08000a3c <__io_putchar>:
uint16_t spam_tick;
uint16_t spam_nb;
char * msg;

int __io_putchar(int ch)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000a44:	1d39      	adds	r1, r7, #4
 8000a46:	f04f 33ff 	mov.w	r3, #4294967295
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	4803      	ldr	r0, [pc, #12]	@ (8000a5c <__io_putchar+0x20>)
 8000a4e:	f002 fed1 	bl	80037f4 <HAL_UART_Transmit>

	return ch;
 8000a52:	687b      	ldr	r3, [r7, #4]
}
 8000a54:	4618      	mov	r0, r3
 8000a56:	3708      	adds	r7, #8
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	200006f8 	.word	0x200006f8

08000a60 <spam>:

void spam(int argc, char ** argv)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
 8000a68:	6039      	str	r1, [r7, #0]
	if (argc != 4)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	2b04      	cmp	r3, #4
 8000a6e:	d003      	beq.n	8000a78 <spam+0x18>
	{
		printf("Error: expected 3 arg\r\n");
 8000a70:	4817      	ldr	r0, [pc, #92]	@ (8000ad0 <spam+0x70>)
 8000a72:	f006 fcb9 	bl	80073e8 <puts>
		return -1;
 8000a76:	e028      	b.n	8000aca <spam+0x6a>
	}
	msg = argv[1];
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	4a15      	ldr	r2, [pc, #84]	@ (8000ad4 <spam+0x74>)
 8000a7e:	6013      	str	r3, [r2, #0]
	spam_tick = atoi(argv[2]);
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	3308      	adds	r3, #8
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4618      	mov	r0, r3
 8000a88:	f006 fafc 	bl	8007084 <atoi>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	b29a      	uxth	r2, r3
 8000a90:	4b11      	ldr	r3, [pc, #68]	@ (8000ad8 <spam+0x78>)
 8000a92:	801a      	strh	r2, [r3, #0]
	spam_nb = atoi(argv[3]);
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	330c      	adds	r3, #12
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f006 faf2 	bl	8007084 <atoi>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	b29a      	uxth	r2, r3
 8000aa4:	4b0d      	ldr	r3, [pc, #52]	@ (8000adc <spam+0x7c>)
 8000aa6:	801a      	strh	r2, [r3, #0]
	xSemaphoreGive(sem);
 8000aa8:	4b0d      	ldr	r3, [pc, #52]	@ (8000ae0 <spam+0x80>)
 8000aaa:	6818      	ldr	r0, [r3, #0]
 8000aac:	2300      	movs	r3, #0
 8000aae:	2200      	movs	r2, #0
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	f004 fa2f 	bl	8004f14 <xQueueGenericSend>
	printf("spam of %s evry %d, %d times\r\n", msg, spam_tick, spam_nb);
 8000ab6:	4b07      	ldr	r3, [pc, #28]	@ (8000ad4 <spam+0x74>)
 8000ab8:	6819      	ldr	r1, [r3, #0]
 8000aba:	4b07      	ldr	r3, [pc, #28]	@ (8000ad8 <spam+0x78>)
 8000abc:	881b      	ldrh	r3, [r3, #0]
 8000abe:	461a      	mov	r2, r3
 8000ac0:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <spam+0x7c>)
 8000ac2:	881b      	ldrh	r3, [r3, #0]
 8000ac4:	4807      	ldr	r0, [pc, #28]	@ (8000ae4 <spam+0x84>)
 8000ac6:	f006 fc27 	bl	8007318 <iprintf>
}
 8000aca:	3708      	adds	r7, #8
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	080085e0 	.word	0x080085e0
 8000ad4:	2000067c 	.word	0x2000067c
 8000ad8:	20000676 	.word	0x20000676
 8000adc:	20000678 	.word	0x20000678
 8000ae0:	2000066c 	.word	0x2000066c
 8000ae4:	080085f8 	.word	0x080085f8

08000ae8 <led>:


void led(int argc, char ** argv)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	6039      	str	r1, [r7, #0]

	if (argc != 2)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2b02      	cmp	r3, #2
 8000af6:	d003      	beq.n	8000b00 <led+0x18>
	{
		printf("Error: expected 1 arg\r\n");
 8000af8:	4815      	ldr	r0, [pc, #84]	@ (8000b50 <led+0x68>)
 8000afa:	f006 fc75 	bl	80073e8 <puts>
		return -1;
 8000afe:	e024      	b.n	8000b4a <led+0x62>
	}
	periode = atoi(argv[1]);
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	3304      	adds	r3, #4
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4618      	mov	r0, r3
 8000b08:	f006 fabc 	bl	8007084 <atoi>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	b29a      	uxth	r2, r3
 8000b10:	4b10      	ldr	r3, [pc, #64]	@ (8000b54 <led+0x6c>)
 8000b12:	801a      	strh	r2, [r3, #0]
	if(periode == 0)
 8000b14:	4b0f      	ldr	r3, [pc, #60]	@ (8000b54 <led+0x6c>)
 8000b16:	881b      	ldrh	r3, [r3, #0]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d10b      	bne.n	8000b34 <led+0x4c>
	{
		vTaskSuspend(xLedTaskHandle);
 8000b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b58 <led+0x70>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4618      	mov	r0, r3
 8000b22:	f004 feff 	bl	8005924 <vTaskSuspend>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b26:	2200      	movs	r2, #0
 8000b28:	2120      	movs	r1, #32
 8000b2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b2e:	f000 ffc9 	bl	8001ac4 <HAL_GPIO_WritePin>
 8000b32:	e004      	b.n	8000b3e <led+0x56>
	}
	else vTaskResume(xLedTaskHandle);
 8000b34:	4b08      	ldr	r3, [pc, #32]	@ (8000b58 <led+0x70>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f004 ffb9 	bl	8005ab0 <vTaskResume>
	printf("fled set to %d\r\n",periode);
 8000b3e:	4b05      	ldr	r3, [pc, #20]	@ (8000b54 <led+0x6c>)
 8000b40:	881b      	ldrh	r3, [r3, #0]
 8000b42:	4619      	mov	r1, r3
 8000b44:	4805      	ldr	r0, [pc, #20]	@ (8000b5c <led+0x74>)
 8000b46:	f006 fbe7 	bl	8007318 <iprintf>
}
 8000b4a:	3708      	adds	r7, #8
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	08008618 	.word	0x08008618
 8000b54:	20000674 	.word	0x20000674
 8000b58:	20000670 	.word	0x20000670
 8000b5c:	08008630 	.word	0x08008630

08000b60 <fonction>:

void fonction(int argc, char ** argv)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b084      	sub	sp, #16
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	6039      	str	r1, [r7, #0]
	printf("Je suis une fonction bidon\r\n");
 8000b6a:	4810      	ldr	r0, [pc, #64]	@ (8000bac <fonction+0x4c>)
 8000b6c:	f006 fc3c 	bl	80073e8 <puts>
	printf("argc = %d\r\n", argc);
 8000b70:	6879      	ldr	r1, [r7, #4]
 8000b72:	480f      	ldr	r0, [pc, #60]	@ (8000bb0 <fonction+0x50>)
 8000b74:	f006 fbd0 	bl	8007318 <iprintf>

	for (int i=0 ; i <argc ; i++)
 8000b78:	2300      	movs	r3, #0
 8000b7a:	60fb      	str	r3, [r7, #12]
 8000b7c:	e00c      	b.n	8000b98 <fonction+0x38>
	{
		printf("argv[%d] = %s\r\n", i , argv[i]);
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	683a      	ldr	r2, [r7, #0]
 8000b84:	4413      	add	r3, r2
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	461a      	mov	r2, r3
 8000b8a:	68f9      	ldr	r1, [r7, #12]
 8000b8c:	4809      	ldr	r0, [pc, #36]	@ (8000bb4 <fonction+0x54>)
 8000b8e:	f006 fbc3 	bl	8007318 <iprintf>
	for (int i=0 ; i <argc ; i++)
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	3301      	adds	r3, #1
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	68fa      	ldr	r2, [r7, #12]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	dbee      	blt.n	8000b7e <fonction+0x1e>
	};
}
 8000ba0:	bf00      	nop
 8000ba2:	bf00      	nop
 8000ba4:	3710      	adds	r7, #16
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	08008644 	.word	0x08008644
 8000bb0:	08008660 	.word	0x08008660
 8000bb4:	0800866c 	.word	0x0800866c

08000bb8 <crash_stack>:

void crash_stack(int argc, char ** argv)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000bc4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000bc8:	6018      	str	r0, [r3, #0]
 8000bca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000bce:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8000bd2:	6019      	str	r1, [r3, #0]
    printf("crash test\r\n");
 8000bd4:	4810      	ldr	r0, [pc, #64]	@ (8000c18 <crash_stack+0x60>)
 8000bd6:	f006 fc07 	bl	80073e8 <puts>
    volatile uint8_t big[500];

    for(int i = 0; i < 500; i++) {
 8000bda:	2300      	movs	r3, #0
 8000bdc:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8000be0:	e00d      	b.n	8000bfe <crash_stack+0x46>
        big[i] = 0xAA;
 8000be2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000be6:	f5a3 72fc 	sub.w	r2, r3, #504	@ 0x1f8
 8000bea:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8000bee:	4413      	add	r3, r2
 8000bf0:	22aa      	movs	r2, #170	@ 0xaa
 8000bf2:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < 500; i++) {
 8000bf4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8000bfe:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8000c02:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000c06:	dbec      	blt.n	8000be2 <crash_stack+0x2a>
    }

    printf("fin crash test\r\n");
 8000c08:	4804      	ldr	r0, [pc, #16]	@ (8000c1c <crash_stack+0x64>)
 8000c0a:	f006 fbed 	bl	80073e8 <puts>
}
 8000c0e:	bf00      	nop
 8000c10:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	0800867c 	.word	0x0800867c
 8000c1c:	08008688 	.word	0x08008688

08000c20 <addition>:

int addition(int argc, char ** argv)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b086      	sub	sp, #24
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	6039      	str	r1, [r7, #0]
	if (argc != 3)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	2b03      	cmp	r3, #3
 8000c2e:	d005      	beq.n	8000c3c <addition+0x1c>
	{
		printf("Error: expected 2 arg\r\n");
 8000c30:	4811      	ldr	r0, [pc, #68]	@ (8000c78 <addition+0x58>)
 8000c32:	f006 fbd9 	bl	80073e8 <puts>
		return -1;
 8000c36:	f04f 33ff 	mov.w	r3, #4294967295
 8000c3a:	e018      	b.n	8000c6e <addition+0x4e>
	}
	int a = atoi(argv[1]);
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	3304      	adds	r3, #4
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4618      	mov	r0, r3
 8000c44:	f006 fa1e 	bl	8007084 <atoi>
 8000c48:	6178      	str	r0, [r7, #20]
	int b = atoi(argv[2]);
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	3308      	adds	r3, #8
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4618      	mov	r0, r3
 8000c52:	f006 fa17 	bl	8007084 <atoi>
 8000c56:	6138      	str	r0, [r7, #16]
	int c = a+b;
 8000c58:	697a      	ldr	r2, [r7, #20]
 8000c5a:	693b      	ldr	r3, [r7, #16]
 8000c5c:	4413      	add	r3, r2
 8000c5e:	60fb      	str	r3, [r7, #12]

	printf("%d + %d = %d\r\n", a,b,c);
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	6979      	ldr	r1, [r7, #20]
 8000c66:	4805      	ldr	r0, [pc, #20]	@ (8000c7c <addition+0x5c>)
 8000c68:	f006 fb56 	bl	8007318 <iprintf>

	return 0;
 8000c6c:	2300      	movs	r3, #0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3718      	adds	r7, #24
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	08008698 	.word	0x08008698
 8000c7c:	080086b0 	.word	0x080086b0

08000c80 <task_shell>:

void task_shell(void * unused)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
	shell_init();
 8000c88:	f7ff fda0 	bl	80007cc <shell_init>
	shell_add('f', fonction, "Une fonction inutile");
 8000c8c:	4a0f      	ldr	r2, [pc, #60]	@ (8000ccc <task_shell+0x4c>)
 8000c8e:	4910      	ldr	r1, [pc, #64]	@ (8000cd0 <task_shell+0x50>)
 8000c90:	2066      	movs	r0, #102	@ 0x66
 8000c92:	f7ff fdbd 	bl	8000810 <shell_add>
	shell_add('a', addition, "une super addition");
 8000c96:	4a0f      	ldr	r2, [pc, #60]	@ (8000cd4 <task_shell+0x54>)
 8000c98:	490f      	ldr	r1, [pc, #60]	@ (8000cd8 <task_shell+0x58>)
 8000c9a:	2061      	movs	r0, #97	@ 0x61
 8000c9c:	f7ff fdb8 	bl	8000810 <shell_add>
	shell_add('l', led, "active la led a la periode demandee");
 8000ca0:	4a0e      	ldr	r2, [pc, #56]	@ (8000cdc <task_shell+0x5c>)
 8000ca2:	490f      	ldr	r1, [pc, #60]	@ (8000ce0 <task_shell+0x60>)
 8000ca4:	206c      	movs	r0, #108	@ 0x6c
 8000ca6:	f7ff fdb3 	bl	8000810 <shell_add>
	shell_add('s', spam, "spam un message a une freq n fois");
 8000caa:	4a0e      	ldr	r2, [pc, #56]	@ (8000ce4 <task_shell+0x64>)
 8000cac:	490e      	ldr	r1, [pc, #56]	@ (8000ce8 <task_shell+0x68>)
 8000cae:	2073      	movs	r0, #115	@ 0x73
 8000cb0:	f7ff fdae 	bl	8000810 <shell_add>
	shell_add('c', crash_stack, "Crash test stack overflow");
 8000cb4:	4a0d      	ldr	r2, [pc, #52]	@ (8000cec <task_shell+0x6c>)
 8000cb6:	490e      	ldr	r1, [pc, #56]	@ (8000cf0 <task_shell+0x70>)
 8000cb8:	2063      	movs	r0, #99	@ 0x63
 8000cba:	f7ff fda9 	bl	8000810 <shell_add>
	shell_run();
 8000cbe:	f7ff fe53 	bl	8000968 <shell_run>
	// une tache ne doit jamais return
}
 8000cc2:	bf00      	nop
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	080086c0 	.word	0x080086c0
 8000cd0:	08000b61 	.word	0x08000b61
 8000cd4:	080086d8 	.word	0x080086d8
 8000cd8:	08000c21 	.word	0x08000c21
 8000cdc:	080086ec 	.word	0x080086ec
 8000ce0:	08000ae9 	.word	0x08000ae9
 8000ce4:	08008710 	.word	0x08008710
 8000ce8:	08000a61 	.word	0x08000a61
 8000cec:	08008734 	.word	0x08008734
 8000cf0:	08000bb9 	.word	0x08000bb9

08000cf4 <task_led>:

void task_led(void * unused)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000cfc:	2120      	movs	r1, #32
 8000cfe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d02:	f000 fef7 	bl	8001af4 <HAL_GPIO_TogglePin>
		vTaskDelay(periode);
 8000d06:	4b03      	ldr	r3, [pc, #12]	@ (8000d14 <task_led+0x20>)
 8000d08:	881b      	ldrh	r3, [r3, #0]
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f004 fdd4 	bl	80058b8 <vTaskDelay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000d10:	bf00      	nop
 8000d12:	e7f3      	b.n	8000cfc <task_led+0x8>
 8000d14:	20000674 	.word	0x20000674

08000d18 <task_spam>:
	}
}

void task_spam(void * unused)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b084      	sub	sp, #16
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		xSemaphoreTake(sem, HAL_MAX_DELAY);
 8000d20:	4b0f      	ldr	r3, [pc, #60]	@ (8000d60 <task_spam+0x48>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f04f 31ff 	mov.w	r1, #4294967295
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f004 f9f5 	bl	8005118 <xQueueSemaphoreTake>
		for(int i=0;i<=spam_nb;i++)
 8000d2e:	2300      	movs	r3, #0
 8000d30:	60fb      	str	r3, [r7, #12]
 8000d32:	e00e      	b.n	8000d52 <task_spam+0x3a>
		{
			printf("%d - %s\r\n", i,msg);
 8000d34:	4b0b      	ldr	r3, [pc, #44]	@ (8000d64 <task_spam+0x4c>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	461a      	mov	r2, r3
 8000d3a:	68f9      	ldr	r1, [r7, #12]
 8000d3c:	480a      	ldr	r0, [pc, #40]	@ (8000d68 <task_spam+0x50>)
 8000d3e:	f006 faeb 	bl	8007318 <iprintf>
			vTaskDelay(spam_tick);
 8000d42:	4b0a      	ldr	r3, [pc, #40]	@ (8000d6c <task_spam+0x54>)
 8000d44:	881b      	ldrh	r3, [r3, #0]
 8000d46:	4618      	mov	r0, r3
 8000d48:	f004 fdb6 	bl	80058b8 <vTaskDelay>
		for(int i=0;i<=spam_nb;i++)
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	60fb      	str	r3, [r7, #12]
 8000d52:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <task_spam+0x58>)
 8000d54:	881b      	ldrh	r3, [r3, #0]
 8000d56:	461a      	mov	r2, r3
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	ddea      	ble.n	8000d34 <task_spam+0x1c>
		xSemaphoreTake(sem, HAL_MAX_DELAY);
 8000d5e:	e7df      	b.n	8000d20 <task_spam+0x8>
 8000d60:	2000066c 	.word	0x2000066c
 8000d64:	2000067c 	.word	0x2000067c
 8000d68:	08008750 	.word	0x08008750
 8000d6c:	20000676 	.word	0x20000676
 8000d70:	20000678 	.word	0x20000678

08000d74 <vApplicationStackOverflowHook>:
	}

}

void vApplicationStackOverflowHook(TaskHandle_t xTask, signed char *pcTaskName)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	6039      	str	r1, [r7, #0]
    printf("Stack overflow in: %s\r\n", pcTaskName);
 8000d7e:	6839      	ldr	r1, [r7, #0]
 8000d80:	4806      	ldr	r0, [pc, #24]	@ (8000d9c <vApplicationStackOverflowHook+0x28>)
 8000d82:	f006 fac9 	bl	8007318 <iprintf>
    while(1)
    {
        HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000d86:	2120      	movs	r1, #32
 8000d88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d8c:	f000 feb2 	bl	8001af4 <HAL_GPIO_TogglePin>
        HAL_Delay(50);
 8000d90:	2032      	movs	r0, #50	@ 0x32
 8000d92:	f000 fb67 	bl	8001464 <HAL_Delay>
        HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000d96:	bf00      	nop
 8000d98:	e7f5      	b.n	8000d86 <vApplicationStackOverflowHook+0x12>
 8000d9a:	bf00      	nop
 8000d9c:	0800875c 	.word	0x0800875c

08000da0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000da6:	f000 fb1d 	bl	80013e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000daa:	f000 f86b 	bl	8000e84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dae:	f7ff fc43 	bl	8000638 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000db2:	f000 fa59 	bl	8001268 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

	printf("task create\r\n");
 8000db6:	4828      	ldr	r0, [pc, #160]	@ (8000e58 <main+0xb8>)
 8000db8:	f006 fb16 	bl	80073e8 <puts>
	sem = xSemaphoreCreateBinary();
 8000dbc:	2203      	movs	r2, #3
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	f004 f849 	bl	8004e58 <xQueueGenericCreate>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	4a24      	ldr	r2, [pc, #144]	@ (8000e5c <main+0xbc>)
 8000dca:	6013      	str	r3, [r2, #0]
	BaseType_t status;
	status = xTaskCreate(task_shell, "Shell", 512, NULL, 1, NULL);
 8000dcc:	2300      	movs	r3, #0
 8000dce:	9301      	str	r3, [sp, #4]
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	9300      	str	r3, [sp, #0]
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dda:	4921      	ldr	r1, [pc, #132]	@ (8000e60 <main+0xc0>)
 8000ddc:	4821      	ldr	r0, [pc, #132]	@ (8000e64 <main+0xc4>)
 8000dde:	f004 fc0d 	bl	80055fc <xTaskCreate>
 8000de2:	6078      	str	r0, [r7, #4]
	if(status == NULL)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d102      	bne.n	8000df0 <main+0x50>
	{
		printf("error task cerate");
 8000dea:	481f      	ldr	r0, [pc, #124]	@ (8000e68 <main+0xc8>)
 8000dec:	f006 fa94 	bl	8007318 <iprintf>
	}

	status = xTaskCreate(task_led, "LED", 512, NULL, 1, &xLedTaskHandle);
 8000df0:	4b1e      	ldr	r3, [pc, #120]	@ (8000e6c <main+0xcc>)
 8000df2:	9301      	str	r3, [sp, #4]
 8000df4:	2301      	movs	r3, #1
 8000df6:	9300      	str	r3, [sp, #0]
 8000df8:	2300      	movs	r3, #0
 8000dfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dfe:	491c      	ldr	r1, [pc, #112]	@ (8000e70 <main+0xd0>)
 8000e00:	481c      	ldr	r0, [pc, #112]	@ (8000e74 <main+0xd4>)
 8000e02:	f004 fbfb 	bl	80055fc <xTaskCreate>
 8000e06:	6078      	str	r0, [r7, #4]
	if(status == NULL)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d102      	bne.n	8000e14 <main+0x74>
	{
		printf("error task cerate");
 8000e0e:	4816      	ldr	r0, [pc, #88]	@ (8000e68 <main+0xc8>)
 8000e10:	f006 fa82 	bl	8007318 <iprintf>
	}
	status = xTaskCreate(task_spam, "Spam", 512, NULL, 1, NULL);
 8000e14:	2300      	movs	r3, #0
 8000e16:	9301      	str	r3, [sp, #4]
 8000e18:	2301      	movs	r3, #1
 8000e1a:	9300      	str	r3, [sp, #0]
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e22:	4915      	ldr	r1, [pc, #84]	@ (8000e78 <main+0xd8>)
 8000e24:	4815      	ldr	r0, [pc, #84]	@ (8000e7c <main+0xdc>)
 8000e26:	f004 fbe9 	bl	80055fc <xTaskCreate>
 8000e2a:	6078      	str	r0, [r7, #4]
	if(status == NULL)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d102      	bne.n	8000e38 <main+0x98>
	{
		printf("error task cerate");
 8000e32:	480d      	ldr	r0, [pc, #52]	@ (8000e68 <main+0xc8>)
 8000e34:	f006 fa70 	bl	8007318 <iprintf>
	}
	vTaskSuspend(xLedTaskHandle);
 8000e38:	4b0c      	ldr	r3, [pc, #48]	@ (8000e6c <main+0xcc>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f004 fd71 	bl	8005924 <vTaskSuspend>
	printf("fin create\r\n");
 8000e42:	480f      	ldr	r0, [pc, #60]	@ (8000e80 <main+0xe0>)
 8000e44:	f006 fad0 	bl	80073e8 <puts>
	vTaskStartScheduler();
 8000e48:	f004 fe90 	bl	8005b6c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000e4c:	f7ff fbd0 	bl	80005f0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000e50:	f003 fe7d 	bl	8004b4e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000e54:	bf00      	nop
 8000e56:	e7fd      	b.n	8000e54 <main+0xb4>
 8000e58:	08008774 	.word	0x08008774
 8000e5c:	2000066c 	.word	0x2000066c
 8000e60:	08008784 	.word	0x08008784
 8000e64:	08000c81 	.word	0x08000c81
 8000e68:	0800878c 	.word	0x0800878c
 8000e6c:	20000670 	.word	0x20000670
 8000e70:	080087a0 	.word	0x080087a0
 8000e74:	08000cf5 	.word	0x08000cf5
 8000e78:	080087a4 	.word	0x080087a4
 8000e7c:	08000d19 	.word	0x08000d19
 8000e80:	080087ac 	.word	0x080087ac

08000e84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b096      	sub	sp, #88	@ 0x58
 8000e88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e8a:	f107 0314 	add.w	r3, r7, #20
 8000e8e:	2244      	movs	r2, #68	@ 0x44
 8000e90:	2100      	movs	r1, #0
 8000e92:	4618      	mov	r0, r3
 8000e94:	f006 fbbe 	bl	8007614 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e98:	463b      	mov	r3, r7
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]
 8000ea0:	609a      	str	r2, [r3, #8]
 8000ea2:	60da      	str	r2, [r3, #12]
 8000ea4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ea6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000eaa:	f000 fe4b 	bl	8001b44 <HAL_PWREx_ControlVoltageScaling>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d001      	beq.n	8000eb8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000eb4:	f000 f84a 	bl	8000f4c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000eb8:	2302      	movs	r3, #2
 8000eba:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ebc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ec0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ec2:	2310      	movs	r3, #16
 8000ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000eca:	2302      	movs	r3, #2
 8000ecc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000ed2:	230a      	movs	r3, #10
 8000ed4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000ed6:	2307      	movs	r3, #7
 8000ed8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000eda:	2302      	movs	r3, #2
 8000edc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ede:	2302      	movs	r3, #2
 8000ee0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f000 fe82 	bl	8001bf0 <HAL_RCC_OscConfig>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000ef2:	f000 f82b 	bl	8000f4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ef6:	230f      	movs	r3, #15
 8000ef8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000efa:	2303      	movs	r3, #3
 8000efc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000efe:	2300      	movs	r3, #0
 8000f00:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f02:	2300      	movs	r3, #0
 8000f04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f06:	2300      	movs	r3, #0
 8000f08:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	2104      	movs	r1, #4
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f001 fa4a 	bl	80023a8 <HAL_RCC_ClockConfig>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000f1a:	f000 f817 	bl	8000f4c <Error_Handler>
  }
}
 8000f1e:	bf00      	nop
 8000f20:	3758      	adds	r7, #88	@ 0x58
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
	...

08000f28 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a04      	ldr	r2, [pc, #16]	@ (8000f48 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d101      	bne.n	8000f3e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000f3a:	f000 fa73 	bl	8001424 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40001000 	.word	0x40001000

08000f4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f50:	b672      	cpsid	i
}
 8000f52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000f54:	bf00      	nop
 8000f56:	e7fd      	b.n	8000f54 <Error_Handler+0x8>

08000f58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f5e:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <HAL_MspInit+0x4c>)
 8000f60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f62:	4a10      	ldr	r2, [pc, #64]	@ (8000fa4 <HAL_MspInit+0x4c>)
 8000f64:	f043 0301 	orr.w	r3, r3, #1
 8000f68:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa4 <HAL_MspInit+0x4c>)
 8000f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	607b      	str	r3, [r7, #4]
 8000f74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f76:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa4 <HAL_MspInit+0x4c>)
 8000f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa4 <HAL_MspInit+0x4c>)
 8000f7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f80:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f82:	4b08      	ldr	r3, [pc, #32]	@ (8000fa4 <HAL_MspInit+0x4c>)
 8000f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f8a:	603b      	str	r3, [r7, #0]
 8000f8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	210f      	movs	r1, #15
 8000f92:	f06f 0001 	mvn.w	r0, #1
 8000f96:	f000 fb41 	bl	800161c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	40021000 	.word	0x40021000

08000fa8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08e      	sub	sp, #56	@ 0x38
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000fb6:	4b34      	ldr	r3, [pc, #208]	@ (8001088 <HAL_InitTick+0xe0>)
 8000fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fba:	4a33      	ldr	r2, [pc, #204]	@ (8001088 <HAL_InitTick+0xe0>)
 8000fbc:	f043 0310 	orr.w	r3, r3, #16
 8000fc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fc2:	4b31      	ldr	r3, [pc, #196]	@ (8001088 <HAL_InitTick+0xe0>)
 8000fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fc6:	f003 0310 	and.w	r3, r3, #16
 8000fca:	60fb      	str	r3, [r7, #12]
 8000fcc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fce:	f107 0210 	add.w	r2, r7, #16
 8000fd2:	f107 0314 	add.w	r3, r7, #20
 8000fd6:	4611      	mov	r1, r2
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f001 fba9 	bl	8002730 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000fde:	6a3b      	ldr	r3, [r7, #32]
 8000fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d103      	bne.n	8000ff0 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000fe8:	f001 fb76 	bl	80026d8 <HAL_RCC_GetPCLK1Freq>
 8000fec:	6378      	str	r0, [r7, #52]	@ 0x34
 8000fee:	e004      	b.n	8000ffa <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000ff0:	f001 fb72 	bl	80026d8 <HAL_RCC_GetPCLK1Freq>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ffa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ffc:	4a23      	ldr	r2, [pc, #140]	@ (800108c <HAL_InitTick+0xe4>)
 8000ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8001002:	0c9b      	lsrs	r3, r3, #18
 8001004:	3b01      	subs	r3, #1
 8001006:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001008:	4b21      	ldr	r3, [pc, #132]	@ (8001090 <HAL_InitTick+0xe8>)
 800100a:	4a22      	ldr	r2, [pc, #136]	@ (8001094 <HAL_InitTick+0xec>)
 800100c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800100e:	4b20      	ldr	r3, [pc, #128]	@ (8001090 <HAL_InitTick+0xe8>)
 8001010:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001014:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001016:	4a1e      	ldr	r2, [pc, #120]	@ (8001090 <HAL_InitTick+0xe8>)
 8001018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800101a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800101c:	4b1c      	ldr	r3, [pc, #112]	@ (8001090 <HAL_InitTick+0xe8>)
 800101e:	2200      	movs	r2, #0
 8001020:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001022:	4b1b      	ldr	r3, [pc, #108]	@ (8001090 <HAL_InitTick+0xe8>)
 8001024:	2200      	movs	r2, #0
 8001026:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001028:	4b19      	ldr	r3, [pc, #100]	@ (8001090 <HAL_InitTick+0xe8>)
 800102a:	2200      	movs	r2, #0
 800102c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800102e:	4818      	ldr	r0, [pc, #96]	@ (8001090 <HAL_InitTick+0xe8>)
 8001030:	f002 f8cc 	bl	80031cc <HAL_TIM_Base_Init>
 8001034:	4603      	mov	r3, r0
 8001036:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800103a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800103e:	2b00      	cmp	r3, #0
 8001040:	d11b      	bne.n	800107a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001042:	4813      	ldr	r0, [pc, #76]	@ (8001090 <HAL_InitTick+0xe8>)
 8001044:	f002 f924 	bl	8003290 <HAL_TIM_Base_Start_IT>
 8001048:	4603      	mov	r3, r0
 800104a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800104e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001052:	2b00      	cmp	r3, #0
 8001054:	d111      	bne.n	800107a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001056:	2036      	movs	r0, #54	@ 0x36
 8001058:	f000 fafc 	bl	8001654 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2b0f      	cmp	r3, #15
 8001060:	d808      	bhi.n	8001074 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001062:	2200      	movs	r2, #0
 8001064:	6879      	ldr	r1, [r7, #4]
 8001066:	2036      	movs	r0, #54	@ 0x36
 8001068:	f000 fad8 	bl	800161c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800106c:	4a0a      	ldr	r2, [pc, #40]	@ (8001098 <HAL_InitTick+0xf0>)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6013      	str	r3, [r2, #0]
 8001072:	e002      	b.n	800107a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800107a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800107e:	4618      	mov	r0, r3
 8001080:	3738      	adds	r7, #56	@ 0x38
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40021000 	.word	0x40021000
 800108c:	431bde83 	.word	0x431bde83
 8001090:	200006a8 	.word	0x200006a8
 8001094:	40001000 	.word	0x40001000
 8001098:	2000000c 	.word	0x2000000c

0800109c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010a0:	bf00      	nop
 80010a2:	e7fd      	b.n	80010a0 <NMI_Handler+0x4>

080010a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <HardFault_Handler+0x4>

080010ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010b0:	bf00      	nop
 80010b2:	e7fd      	b.n	80010b0 <MemManage_Handler+0x4>

080010b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010b8:	bf00      	nop
 80010ba:	e7fd      	b.n	80010b8 <BusFault_Handler+0x4>

080010bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c0:	bf00      	nop
 80010c2:	e7fd      	b.n	80010c0 <UsageFault_Handler+0x4>

080010c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
	...

080010d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80010d8:	4802      	ldr	r0, [pc, #8]	@ (80010e4 <USART2_IRQHandler+0x10>)
 80010da:	f002 fcdd 	bl	8003a98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	200006f8 	.word	0x200006f8

080010e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80010ec:	4802      	ldr	r0, [pc, #8]	@ (80010f8 <TIM6_DAC_IRQHandler+0x10>)
 80010ee:	f002 f93f 	bl	8003370 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	200006a8 	.word	0x200006a8

080010fc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b086      	sub	sp, #24
 8001100:	af00      	add	r7, sp, #0
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	60b9      	str	r1, [r7, #8]
 8001106:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001108:	2300      	movs	r3, #0
 800110a:	617b      	str	r3, [r7, #20]
 800110c:	e00a      	b.n	8001124 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800110e:	f3af 8000 	nop.w
 8001112:	4601      	mov	r1, r0
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	1c5a      	adds	r2, r3, #1
 8001118:	60ba      	str	r2, [r7, #8]
 800111a:	b2ca      	uxtb	r2, r1
 800111c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	3301      	adds	r3, #1
 8001122:	617b      	str	r3, [r7, #20]
 8001124:	697a      	ldr	r2, [r7, #20]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	429a      	cmp	r2, r3
 800112a:	dbf0      	blt.n	800110e <_read+0x12>
  }

  return len;
 800112c:	687b      	ldr	r3, [r7, #4]
}
 800112e:	4618      	mov	r0, r3
 8001130:	3718      	adds	r7, #24
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b086      	sub	sp, #24
 800113a:	af00      	add	r7, sp, #0
 800113c:	60f8      	str	r0, [r7, #12]
 800113e:	60b9      	str	r1, [r7, #8]
 8001140:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001142:	2300      	movs	r3, #0
 8001144:	617b      	str	r3, [r7, #20]
 8001146:	e009      	b.n	800115c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	1c5a      	adds	r2, r3, #1
 800114c:	60ba      	str	r2, [r7, #8]
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff fc73 	bl	8000a3c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	3301      	adds	r3, #1
 800115a:	617b      	str	r3, [r7, #20]
 800115c:	697a      	ldr	r2, [r7, #20]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	429a      	cmp	r2, r3
 8001162:	dbf1      	blt.n	8001148 <_write+0x12>
  }
  return len;
 8001164:	687b      	ldr	r3, [r7, #4]
}
 8001166:	4618      	mov	r0, r3
 8001168:	3718      	adds	r7, #24
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}

0800116e <_close>:

int _close(int file)
{
 800116e:	b480      	push	{r7}
 8001170:	b083      	sub	sp, #12
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001176:	f04f 33ff 	mov.w	r3, #4294967295
}
 800117a:	4618      	mov	r0, r3
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr

08001186 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001186:	b480      	push	{r7}
 8001188:	b083      	sub	sp, #12
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
 800118e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001196:	605a      	str	r2, [r3, #4]
  return 0;
 8001198:	2300      	movs	r3, #0
}
 800119a:	4618      	mov	r0, r3
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <_isatty>:

int _isatty(int file)
{
 80011a6:	b480      	push	{r7}
 80011a8:	b083      	sub	sp, #12
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011ae:	2301      	movs	r3, #1
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	370c      	adds	r7, #12
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr

080011bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011c8:	2300      	movs	r3, #0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3714      	adds	r7, #20
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
	...

080011d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011e0:	4a14      	ldr	r2, [pc, #80]	@ (8001234 <_sbrk+0x5c>)
 80011e2:	4b15      	ldr	r3, [pc, #84]	@ (8001238 <_sbrk+0x60>)
 80011e4:	1ad3      	subs	r3, r2, r3
 80011e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011ec:	4b13      	ldr	r3, [pc, #76]	@ (800123c <_sbrk+0x64>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d102      	bne.n	80011fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011f4:	4b11      	ldr	r3, [pc, #68]	@ (800123c <_sbrk+0x64>)
 80011f6:	4a12      	ldr	r2, [pc, #72]	@ (8001240 <_sbrk+0x68>)
 80011f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011fa:	4b10      	ldr	r3, [pc, #64]	@ (800123c <_sbrk+0x64>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4413      	add	r3, r2
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	429a      	cmp	r2, r3
 8001206:	d207      	bcs.n	8001218 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001208:	f006 fab0 	bl	800776c <__errno>
 800120c:	4603      	mov	r3, r0
 800120e:	220c      	movs	r2, #12
 8001210:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001212:	f04f 33ff 	mov.w	r3, #4294967295
 8001216:	e009      	b.n	800122c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001218:	4b08      	ldr	r3, [pc, #32]	@ (800123c <_sbrk+0x64>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800121e:	4b07      	ldr	r3, [pc, #28]	@ (800123c <_sbrk+0x64>)
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4413      	add	r3, r2
 8001226:	4a05      	ldr	r2, [pc, #20]	@ (800123c <_sbrk+0x64>)
 8001228:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800122a:	68fb      	ldr	r3, [r7, #12]
}
 800122c:	4618      	mov	r0, r3
 800122e:	3718      	adds	r7, #24
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	20018000 	.word	0x20018000
 8001238:	00000400 	.word	0x00000400
 800123c:	200006f4 	.word	0x200006f4
 8001240:	2000cd80 	.word	0x2000cd80

08001244 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001248:	4b06      	ldr	r3, [pc, #24]	@ (8001264 <SystemInit+0x20>)
 800124a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800124e:	4a05      	ldr	r2, [pc, #20]	@ (8001264 <SystemInit+0x20>)
 8001250:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001254:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001258:	bf00      	nop
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	e000ed00 	.word	0xe000ed00

08001268 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800126c:	4b14      	ldr	r3, [pc, #80]	@ (80012c0 <MX_USART2_UART_Init+0x58>)
 800126e:	4a15      	ldr	r2, [pc, #84]	@ (80012c4 <MX_USART2_UART_Init+0x5c>)
 8001270:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001272:	4b13      	ldr	r3, [pc, #76]	@ (80012c0 <MX_USART2_UART_Init+0x58>)
 8001274:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001278:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800127a:	4b11      	ldr	r3, [pc, #68]	@ (80012c0 <MX_USART2_UART_Init+0x58>)
 800127c:	2200      	movs	r2, #0
 800127e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001280:	4b0f      	ldr	r3, [pc, #60]	@ (80012c0 <MX_USART2_UART_Init+0x58>)
 8001282:	2200      	movs	r2, #0
 8001284:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001286:	4b0e      	ldr	r3, [pc, #56]	@ (80012c0 <MX_USART2_UART_Init+0x58>)
 8001288:	2200      	movs	r2, #0
 800128a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800128c:	4b0c      	ldr	r3, [pc, #48]	@ (80012c0 <MX_USART2_UART_Init+0x58>)
 800128e:	220c      	movs	r2, #12
 8001290:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001292:	4b0b      	ldr	r3, [pc, #44]	@ (80012c0 <MX_USART2_UART_Init+0x58>)
 8001294:	2200      	movs	r2, #0
 8001296:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001298:	4b09      	ldr	r3, [pc, #36]	@ (80012c0 <MX_USART2_UART_Init+0x58>)
 800129a:	2200      	movs	r2, #0
 800129c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800129e:	4b08      	ldr	r3, [pc, #32]	@ (80012c0 <MX_USART2_UART_Init+0x58>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012a4:	4b06      	ldr	r3, [pc, #24]	@ (80012c0 <MX_USART2_UART_Init+0x58>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012aa:	4805      	ldr	r0, [pc, #20]	@ (80012c0 <MX_USART2_UART_Init+0x58>)
 80012ac:	f002 fa54 	bl	8003758 <HAL_UART_Init>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80012b6:	f7ff fe49 	bl	8000f4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	200006f8 	.word	0x200006f8
 80012c4:	40004400 	.word	0x40004400

080012c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b0ac      	sub	sp, #176	@ 0xb0
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
 80012de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012e0:	f107 0314 	add.w	r3, r7, #20
 80012e4:	2288      	movs	r2, #136	@ 0x88
 80012e6:	2100      	movs	r1, #0
 80012e8:	4618      	mov	r0, r3
 80012ea:	f006 f993 	bl	8007614 <memset>
  if(uartHandle->Instance==USART2)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a25      	ldr	r2, [pc, #148]	@ (8001388 <HAL_UART_MspInit+0xc0>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d143      	bne.n	8001380 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80012f8:	2302      	movs	r3, #2
 80012fa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80012fc:	2300      	movs	r3, #0
 80012fe:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	4618      	mov	r0, r3
 8001306:	f001 faa5 	bl	8002854 <HAL_RCCEx_PeriphCLKConfig>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001310:	f7ff fe1c 	bl	8000f4c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001314:	4b1d      	ldr	r3, [pc, #116]	@ (800138c <HAL_UART_MspInit+0xc4>)
 8001316:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001318:	4a1c      	ldr	r2, [pc, #112]	@ (800138c <HAL_UART_MspInit+0xc4>)
 800131a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800131e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001320:	4b1a      	ldr	r3, [pc, #104]	@ (800138c <HAL_UART_MspInit+0xc4>)
 8001322:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001324:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001328:	613b      	str	r3, [r7, #16]
 800132a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800132c:	4b17      	ldr	r3, [pc, #92]	@ (800138c <HAL_UART_MspInit+0xc4>)
 800132e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001330:	4a16      	ldr	r2, [pc, #88]	@ (800138c <HAL_UART_MspInit+0xc4>)
 8001332:	f043 0301 	orr.w	r3, r3, #1
 8001336:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001338:	4b14      	ldr	r3, [pc, #80]	@ (800138c <HAL_UART_MspInit+0xc4>)
 800133a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133c:	f003 0301 	and.w	r3, r3, #1
 8001340:	60fb      	str	r3, [r7, #12]
 8001342:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001344:	230c      	movs	r3, #12
 8001346:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134a:	2302      	movs	r3, #2
 800134c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001350:	2300      	movs	r3, #0
 8001352:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001356:	2303      	movs	r3, #3
 8001358:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800135c:	2307      	movs	r3, #7
 800135e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001362:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001366:	4619      	mov	r1, r3
 8001368:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800136c:	f000 fa00 	bl	8001770 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001370:	2200      	movs	r2, #0
 8001372:	2105      	movs	r1, #5
 8001374:	2026      	movs	r0, #38	@ 0x26
 8001376:	f000 f951 	bl	800161c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800137a:	2026      	movs	r0, #38	@ 0x26
 800137c:	f000 f96a 	bl	8001654 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001380:	bf00      	nop
 8001382:	37b0      	adds	r7, #176	@ 0xb0
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40004400 	.word	0x40004400
 800138c:	40021000 	.word	0x40021000

08001390 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001390:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013c8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001394:	f7ff ff56 	bl	8001244 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001398:	480c      	ldr	r0, [pc, #48]	@ (80013cc <LoopForever+0x6>)
  ldr r1, =_edata
 800139a:	490d      	ldr	r1, [pc, #52]	@ (80013d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800139c:	4a0d      	ldr	r2, [pc, #52]	@ (80013d4 <LoopForever+0xe>)
  movs r3, #0
 800139e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013a0:	e002      	b.n	80013a8 <LoopCopyDataInit>

080013a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013a6:	3304      	adds	r3, #4

080013a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013ac:	d3f9      	bcc.n	80013a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ae:	4a0a      	ldr	r2, [pc, #40]	@ (80013d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013b0:	4c0a      	ldr	r4, [pc, #40]	@ (80013dc <LoopForever+0x16>)
  movs r3, #0
 80013b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013b4:	e001      	b.n	80013ba <LoopFillZerobss>

080013b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013b8:	3204      	adds	r2, #4

080013ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013bc:	d3fb      	bcc.n	80013b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013be:	f006 f9db 	bl	8007778 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013c2:	f7ff fced 	bl	8000da0 <main>

080013c6 <LoopForever>:

LoopForever:
    b LoopForever
 80013c6:	e7fe      	b.n	80013c6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80013c8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80013cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013d0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80013d4:	08008974 	.word	0x08008974
  ldr r2, =_sbss
 80013d8:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80013dc:	2000cd7c 	.word	0x2000cd7c

080013e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013e0:	e7fe      	b.n	80013e0 <ADC1_2_IRQHandler>
	...

080013e4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013ea:	2300      	movs	r3, #0
 80013ec:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001420 <HAL_Init+0x3c>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a0b      	ldr	r2, [pc, #44]	@ (8001420 <HAL_Init+0x3c>)
 80013f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013f8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013fa:	2003      	movs	r0, #3
 80013fc:	f000 f903 	bl	8001606 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001400:	200f      	movs	r0, #15
 8001402:	f7ff fdd1 	bl	8000fa8 <HAL_InitTick>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d002      	beq.n	8001412 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	71fb      	strb	r3, [r7, #7]
 8001410:	e001      	b.n	8001416 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001412:	f7ff fda1 	bl	8000f58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001416:	79fb      	ldrb	r3, [r7, #7]
}
 8001418:	4618      	mov	r0, r3
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	40022000 	.word	0x40022000

08001424 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001428:	4b06      	ldr	r3, [pc, #24]	@ (8001444 <HAL_IncTick+0x20>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	461a      	mov	r2, r3
 800142e:	4b06      	ldr	r3, [pc, #24]	@ (8001448 <HAL_IncTick+0x24>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4413      	add	r3, r2
 8001434:	4a04      	ldr	r2, [pc, #16]	@ (8001448 <HAL_IncTick+0x24>)
 8001436:	6013      	str	r3, [r2, #0]
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	20000010 	.word	0x20000010
 8001448:	20000780 	.word	0x20000780

0800144c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  return uwTick;
 8001450:	4b03      	ldr	r3, [pc, #12]	@ (8001460 <HAL_GetTick+0x14>)
 8001452:	681b      	ldr	r3, [r3, #0]
}
 8001454:	4618      	mov	r0, r3
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	20000780 	.word	0x20000780

08001464 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b084      	sub	sp, #16
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800146c:	f7ff ffee 	bl	800144c <HAL_GetTick>
 8001470:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800147c:	d005      	beq.n	800148a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800147e:	4b0a      	ldr	r3, [pc, #40]	@ (80014a8 <HAL_Delay+0x44>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	461a      	mov	r2, r3
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	4413      	add	r3, r2
 8001488:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800148a:	bf00      	nop
 800148c:	f7ff ffde 	bl	800144c <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	68fa      	ldr	r2, [r7, #12]
 8001498:	429a      	cmp	r2, r3
 800149a:	d8f7      	bhi.n	800148c <HAL_Delay+0x28>
  {
  }
}
 800149c:	bf00      	nop
 800149e:	bf00      	nop
 80014a0:	3710      	adds	r7, #16
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	20000010 	.word	0x20000010

080014ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b085      	sub	sp, #20
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f003 0307 	and.w	r3, r3, #7
 80014ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014bc:	4b0c      	ldr	r3, [pc, #48]	@ (80014f0 <__NVIC_SetPriorityGrouping+0x44>)
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014c2:	68ba      	ldr	r2, [r7, #8]
 80014c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014c8:	4013      	ands	r3, r2
 80014ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014de:	4a04      	ldr	r2, [pc, #16]	@ (80014f0 <__NVIC_SetPriorityGrouping+0x44>)
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	60d3      	str	r3, [r2, #12]
}
 80014e4:	bf00      	nop
 80014e6:	3714      	adds	r7, #20
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr
 80014f0:	e000ed00 	.word	0xe000ed00

080014f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014f8:	4b04      	ldr	r3, [pc, #16]	@ (800150c <__NVIC_GetPriorityGrouping+0x18>)
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	0a1b      	lsrs	r3, r3, #8
 80014fe:	f003 0307 	and.w	r3, r3, #7
}
 8001502:	4618      	mov	r0, r3
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800151a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151e:	2b00      	cmp	r3, #0
 8001520:	db0b      	blt.n	800153a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001522:	79fb      	ldrb	r3, [r7, #7]
 8001524:	f003 021f 	and.w	r2, r3, #31
 8001528:	4907      	ldr	r1, [pc, #28]	@ (8001548 <__NVIC_EnableIRQ+0x38>)
 800152a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152e:	095b      	lsrs	r3, r3, #5
 8001530:	2001      	movs	r0, #1
 8001532:	fa00 f202 	lsl.w	r2, r0, r2
 8001536:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800153a:	bf00      	nop
 800153c:	370c      	adds	r7, #12
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	e000e100 	.word	0xe000e100

0800154c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	6039      	str	r1, [r7, #0]
 8001556:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155c:	2b00      	cmp	r3, #0
 800155e:	db0a      	blt.n	8001576 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	b2da      	uxtb	r2, r3
 8001564:	490c      	ldr	r1, [pc, #48]	@ (8001598 <__NVIC_SetPriority+0x4c>)
 8001566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800156a:	0112      	lsls	r2, r2, #4
 800156c:	b2d2      	uxtb	r2, r2
 800156e:	440b      	add	r3, r1
 8001570:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001574:	e00a      	b.n	800158c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	b2da      	uxtb	r2, r3
 800157a:	4908      	ldr	r1, [pc, #32]	@ (800159c <__NVIC_SetPriority+0x50>)
 800157c:	79fb      	ldrb	r3, [r7, #7]
 800157e:	f003 030f 	and.w	r3, r3, #15
 8001582:	3b04      	subs	r3, #4
 8001584:	0112      	lsls	r2, r2, #4
 8001586:	b2d2      	uxtb	r2, r2
 8001588:	440b      	add	r3, r1
 800158a:	761a      	strb	r2, [r3, #24]
}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	e000e100 	.word	0xe000e100
 800159c:	e000ed00 	.word	0xe000ed00

080015a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b089      	sub	sp, #36	@ 0x24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	60f8      	str	r0, [r7, #12]
 80015a8:	60b9      	str	r1, [r7, #8]
 80015aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	f003 0307 	and.w	r3, r3, #7
 80015b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	f1c3 0307 	rsb	r3, r3, #7
 80015ba:	2b04      	cmp	r3, #4
 80015bc:	bf28      	it	cs
 80015be:	2304      	movcs	r3, #4
 80015c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	3304      	adds	r3, #4
 80015c6:	2b06      	cmp	r3, #6
 80015c8:	d902      	bls.n	80015d0 <NVIC_EncodePriority+0x30>
 80015ca:	69fb      	ldr	r3, [r7, #28]
 80015cc:	3b03      	subs	r3, #3
 80015ce:	e000      	b.n	80015d2 <NVIC_EncodePriority+0x32>
 80015d0:	2300      	movs	r3, #0
 80015d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d4:	f04f 32ff 	mov.w	r2, #4294967295
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	fa02 f303 	lsl.w	r3, r2, r3
 80015de:	43da      	mvns	r2, r3
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	401a      	ands	r2, r3
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015e8:	f04f 31ff 	mov.w	r1, #4294967295
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	fa01 f303 	lsl.w	r3, r1, r3
 80015f2:	43d9      	mvns	r1, r3
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f8:	4313      	orrs	r3, r2
         );
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3724      	adds	r7, #36	@ 0x24
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr

08001606 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b082      	sub	sp, #8
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f7ff ff4c 	bl	80014ac <__NVIC_SetPriorityGrouping>
}
 8001614:	bf00      	nop
 8001616:	3708      	adds	r7, #8
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}

0800161c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b086      	sub	sp, #24
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
 8001628:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800162a:	2300      	movs	r3, #0
 800162c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800162e:	f7ff ff61 	bl	80014f4 <__NVIC_GetPriorityGrouping>
 8001632:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001634:	687a      	ldr	r2, [r7, #4]
 8001636:	68b9      	ldr	r1, [r7, #8]
 8001638:	6978      	ldr	r0, [r7, #20]
 800163a:	f7ff ffb1 	bl	80015a0 <NVIC_EncodePriority>
 800163e:	4602      	mov	r2, r0
 8001640:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001644:	4611      	mov	r1, r2
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff ff80 	bl	800154c <__NVIC_SetPriority>
}
 800164c:	bf00      	nop
 800164e:	3718      	adds	r7, #24
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}

08001654 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800165e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001662:	4618      	mov	r0, r3
 8001664:	f7ff ff54 	bl	8001510 <__NVIC_EnableIRQ>
}
 8001668:	bf00      	nop
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001670:	b480      	push	{r7}
 8001672:	b085      	sub	sp, #20
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001678:	2300      	movs	r3, #0
 800167a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001682:	b2db      	uxtb	r3, r3
 8001684:	2b02      	cmp	r3, #2
 8001686:	d008      	beq.n	800169a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2204      	movs	r2, #4
 800168c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2200      	movs	r2, #0
 8001692:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e022      	b.n	80016e0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f022 020e 	bic.w	r2, r2, #14
 80016a8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f022 0201 	bic.w	r2, r2, #1
 80016b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016be:	f003 021c 	and.w	r2, r3, #28
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c6:	2101      	movs	r1, #1
 80016c8:	fa01 f202 	lsl.w	r2, r1, r2
 80016cc:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2201      	movs	r2, #1
 80016d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80016de:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3714      	adds	r7, #20
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016f4:	2300      	movs	r3, #0
 80016f6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	2b02      	cmp	r3, #2
 8001702:	d005      	beq.n	8001710 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2204      	movs	r2, #4
 8001708:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	73fb      	strb	r3, [r7, #15]
 800170e:	e029      	b.n	8001764 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f022 020e 	bic.w	r2, r2, #14
 800171e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f022 0201 	bic.w	r2, r2, #1
 800172e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001734:	f003 021c 	and.w	r2, r3, #28
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173c:	2101      	movs	r1, #1
 800173e:	fa01 f202 	lsl.w	r2, r1, r2
 8001742:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2201      	movs	r2, #1
 8001748:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2200      	movs	r2, #0
 8001750:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001758:	2b00      	cmp	r3, #0
 800175a:	d003      	beq.n	8001764 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	4798      	blx	r3
    }
  }
  return status;
 8001764:	7bfb      	ldrb	r3, [r7, #15]
}
 8001766:	4618      	mov	r0, r3
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
	...

08001770 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001770:	b480      	push	{r7}
 8001772:	b087      	sub	sp, #28
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800177a:	2300      	movs	r3, #0
 800177c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800177e:	e17f      	b.n	8001a80 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	2101      	movs	r1, #1
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	fa01 f303 	lsl.w	r3, r1, r3
 800178c:	4013      	ands	r3, r2
 800178e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	2b00      	cmp	r3, #0
 8001794:	f000 8171 	beq.w	8001a7a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	f003 0303 	and.w	r3, r3, #3
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d005      	beq.n	80017b0 <HAL_GPIO_Init+0x40>
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f003 0303 	and.w	r3, r3, #3
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d130      	bne.n	8001812 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	005b      	lsls	r3, r3, #1
 80017ba:	2203      	movs	r2, #3
 80017bc:	fa02 f303 	lsl.w	r3, r2, r3
 80017c0:	43db      	mvns	r3, r3
 80017c2:	693a      	ldr	r2, [r7, #16]
 80017c4:	4013      	ands	r3, r2
 80017c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	68da      	ldr	r2, [r3, #12]
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	fa02 f303 	lsl.w	r3, r2, r3
 80017d4:	693a      	ldr	r2, [r7, #16]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	693a      	ldr	r2, [r7, #16]
 80017de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80017e6:	2201      	movs	r2, #1
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	43db      	mvns	r3, r3
 80017f0:	693a      	ldr	r2, [r7, #16]
 80017f2:	4013      	ands	r3, r2
 80017f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	091b      	lsrs	r3, r3, #4
 80017fc:	f003 0201 	and.w	r2, r3, #1
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	fa02 f303 	lsl.w	r3, r2, r3
 8001806:	693a      	ldr	r2, [r7, #16]
 8001808:	4313      	orrs	r3, r2
 800180a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	f003 0303 	and.w	r3, r3, #3
 800181a:	2b03      	cmp	r3, #3
 800181c:	d118      	bne.n	8001850 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001822:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001824:	2201      	movs	r2, #1
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	fa02 f303 	lsl.w	r3, r2, r3
 800182c:	43db      	mvns	r3, r3
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	4013      	ands	r3, r2
 8001832:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	08db      	lsrs	r3, r3, #3
 800183a:	f003 0201 	and.w	r2, r3, #1
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	fa02 f303 	lsl.w	r3, r2, r3
 8001844:	693a      	ldr	r2, [r7, #16]
 8001846:	4313      	orrs	r3, r2
 8001848:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	693a      	ldr	r2, [r7, #16]
 800184e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f003 0303 	and.w	r3, r3, #3
 8001858:	2b03      	cmp	r3, #3
 800185a:	d017      	beq.n	800188c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	2203      	movs	r2, #3
 8001868:	fa02 f303 	lsl.w	r3, r2, r3
 800186c:	43db      	mvns	r3, r3
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	4013      	ands	r3, r2
 8001872:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	689a      	ldr	r2, [r3, #8]
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	fa02 f303 	lsl.w	r3, r2, r3
 8001880:	693a      	ldr	r2, [r7, #16]
 8001882:	4313      	orrs	r3, r2
 8001884:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f003 0303 	and.w	r3, r3, #3
 8001894:	2b02      	cmp	r3, #2
 8001896:	d123      	bne.n	80018e0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	08da      	lsrs	r2, r3, #3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	3208      	adds	r2, #8
 80018a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	f003 0307 	and.w	r3, r3, #7
 80018ac:	009b      	lsls	r3, r3, #2
 80018ae:	220f      	movs	r2, #15
 80018b0:	fa02 f303 	lsl.w	r3, r2, r3
 80018b4:	43db      	mvns	r3, r3
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	4013      	ands	r3, r2
 80018ba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	691a      	ldr	r2, [r3, #16]
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	f003 0307 	and.w	r3, r3, #7
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	fa02 f303 	lsl.w	r3, r2, r3
 80018cc:	693a      	ldr	r2, [r7, #16]
 80018ce:	4313      	orrs	r3, r2
 80018d0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	08da      	lsrs	r2, r3, #3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	3208      	adds	r2, #8
 80018da:	6939      	ldr	r1, [r7, #16]
 80018dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	2203      	movs	r2, #3
 80018ec:	fa02 f303 	lsl.w	r3, r2, r3
 80018f0:	43db      	mvns	r3, r3
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	4013      	ands	r3, r2
 80018f6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f003 0203 	and.w	r2, r3, #3
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	fa02 f303 	lsl.w	r3, r2, r3
 8001908:	693a      	ldr	r2, [r7, #16]
 800190a:	4313      	orrs	r3, r2
 800190c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	693a      	ldr	r2, [r7, #16]
 8001912:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800191c:	2b00      	cmp	r3, #0
 800191e:	f000 80ac 	beq.w	8001a7a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001922:	4b5f      	ldr	r3, [pc, #380]	@ (8001aa0 <HAL_GPIO_Init+0x330>)
 8001924:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001926:	4a5e      	ldr	r2, [pc, #376]	@ (8001aa0 <HAL_GPIO_Init+0x330>)
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	6613      	str	r3, [r2, #96]	@ 0x60
 800192e:	4b5c      	ldr	r3, [pc, #368]	@ (8001aa0 <HAL_GPIO_Init+0x330>)
 8001930:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	60bb      	str	r3, [r7, #8]
 8001938:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800193a:	4a5a      	ldr	r2, [pc, #360]	@ (8001aa4 <HAL_GPIO_Init+0x334>)
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	089b      	lsrs	r3, r3, #2
 8001940:	3302      	adds	r3, #2
 8001942:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001946:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	f003 0303 	and.w	r3, r3, #3
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	220f      	movs	r2, #15
 8001952:	fa02 f303 	lsl.w	r3, r2, r3
 8001956:	43db      	mvns	r3, r3
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	4013      	ands	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001964:	d025      	beq.n	80019b2 <HAL_GPIO_Init+0x242>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4a4f      	ldr	r2, [pc, #316]	@ (8001aa8 <HAL_GPIO_Init+0x338>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d01f      	beq.n	80019ae <HAL_GPIO_Init+0x23e>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4a4e      	ldr	r2, [pc, #312]	@ (8001aac <HAL_GPIO_Init+0x33c>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d019      	beq.n	80019aa <HAL_GPIO_Init+0x23a>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a4d      	ldr	r2, [pc, #308]	@ (8001ab0 <HAL_GPIO_Init+0x340>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d013      	beq.n	80019a6 <HAL_GPIO_Init+0x236>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a4c      	ldr	r2, [pc, #304]	@ (8001ab4 <HAL_GPIO_Init+0x344>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d00d      	beq.n	80019a2 <HAL_GPIO_Init+0x232>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4a4b      	ldr	r2, [pc, #300]	@ (8001ab8 <HAL_GPIO_Init+0x348>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d007      	beq.n	800199e <HAL_GPIO_Init+0x22e>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4a4a      	ldr	r2, [pc, #296]	@ (8001abc <HAL_GPIO_Init+0x34c>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d101      	bne.n	800199a <HAL_GPIO_Init+0x22a>
 8001996:	2306      	movs	r3, #6
 8001998:	e00c      	b.n	80019b4 <HAL_GPIO_Init+0x244>
 800199a:	2307      	movs	r3, #7
 800199c:	e00a      	b.n	80019b4 <HAL_GPIO_Init+0x244>
 800199e:	2305      	movs	r3, #5
 80019a0:	e008      	b.n	80019b4 <HAL_GPIO_Init+0x244>
 80019a2:	2304      	movs	r3, #4
 80019a4:	e006      	b.n	80019b4 <HAL_GPIO_Init+0x244>
 80019a6:	2303      	movs	r3, #3
 80019a8:	e004      	b.n	80019b4 <HAL_GPIO_Init+0x244>
 80019aa:	2302      	movs	r3, #2
 80019ac:	e002      	b.n	80019b4 <HAL_GPIO_Init+0x244>
 80019ae:	2301      	movs	r3, #1
 80019b0:	e000      	b.n	80019b4 <HAL_GPIO_Init+0x244>
 80019b2:	2300      	movs	r3, #0
 80019b4:	697a      	ldr	r2, [r7, #20]
 80019b6:	f002 0203 	and.w	r2, r2, #3
 80019ba:	0092      	lsls	r2, r2, #2
 80019bc:	4093      	lsls	r3, r2
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	4313      	orrs	r3, r2
 80019c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80019c4:	4937      	ldr	r1, [pc, #220]	@ (8001aa4 <HAL_GPIO_Init+0x334>)
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	089b      	lsrs	r3, r3, #2
 80019ca:	3302      	adds	r3, #2
 80019cc:	693a      	ldr	r2, [r7, #16]
 80019ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019d2:	4b3b      	ldr	r3, [pc, #236]	@ (8001ac0 <HAL_GPIO_Init+0x350>)
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	43db      	mvns	r3, r3
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	4013      	ands	r3, r2
 80019e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d003      	beq.n	80019f6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80019f6:	4a32      	ldr	r2, [pc, #200]	@ (8001ac0 <HAL_GPIO_Init+0x350>)
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80019fc:	4b30      	ldr	r3, [pc, #192]	@ (8001ac0 <HAL_GPIO_Init+0x350>)
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	43db      	mvns	r3, r3
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	4013      	ands	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d003      	beq.n	8001a20 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001a18:	693a      	ldr	r2, [r7, #16]
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a20:	4a27      	ldr	r2, [pc, #156]	@ (8001ac0 <HAL_GPIO_Init+0x350>)
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001a26:	4b26      	ldr	r3, [pc, #152]	@ (8001ac0 <HAL_GPIO_Init+0x350>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	43db      	mvns	r3, r3
 8001a30:	693a      	ldr	r2, [r7, #16]
 8001a32:	4013      	ands	r3, r2
 8001a34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d003      	beq.n	8001a4a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a4a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ac0 <HAL_GPIO_Init+0x350>)
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001a50:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac0 <HAL_GPIO_Init+0x350>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	43db      	mvns	r3, r3
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d003      	beq.n	8001a74 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001a6c:	693a      	ldr	r2, [r7, #16]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a74:	4a12      	ldr	r2, [pc, #72]	@ (8001ac0 <HAL_GPIO_Init+0x350>)
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	fa22 f303 	lsr.w	r3, r2, r3
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	f47f ae78 	bne.w	8001780 <HAL_GPIO_Init+0x10>
  }
}
 8001a90:	bf00      	nop
 8001a92:	bf00      	nop
 8001a94:	371c      	adds	r7, #28
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	40010000 	.word	0x40010000
 8001aa8:	48000400 	.word	0x48000400
 8001aac:	48000800 	.word	0x48000800
 8001ab0:	48000c00 	.word	0x48000c00
 8001ab4:	48001000 	.word	0x48001000
 8001ab8:	48001400 	.word	0x48001400
 8001abc:	48001800 	.word	0x48001800
 8001ac0:	40010400 	.word	0x40010400

08001ac4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	460b      	mov	r3, r1
 8001ace:	807b      	strh	r3, [r7, #2]
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ad4:	787b      	ldrb	r3, [r7, #1]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d003      	beq.n	8001ae2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ada:	887a      	ldrh	r2, [r7, #2]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ae0:	e002      	b.n	8001ae8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ae2:	887a      	ldrh	r2, [r7, #2]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ae8:	bf00      	nop
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	460b      	mov	r3, r1
 8001afe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	695b      	ldr	r3, [r3, #20]
 8001b04:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b06:	887a      	ldrh	r2, [r7, #2]
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	041a      	lsls	r2, r3, #16
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	43d9      	mvns	r1, r3
 8001b12:	887b      	ldrh	r3, [r7, #2]
 8001b14:	400b      	ands	r3, r1
 8001b16:	431a      	orrs	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	619a      	str	r2, [r3, #24]
}
 8001b1c:	bf00      	nop
 8001b1e:	3714      	adds	r7, #20
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr

08001b28 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001b2c:	4b04      	ldr	r3, [pc, #16]	@ (8001b40 <HAL_PWREx_GetVoltageRange+0x18>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	40007000 	.word	0x40007000

08001b44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b085      	sub	sp, #20
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b52:	d130      	bne.n	8001bb6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b54:	4b23      	ldr	r3, [pc, #140]	@ (8001be4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001b5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b60:	d038      	beq.n	8001bd4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b62:	4b20      	ldr	r3, [pc, #128]	@ (8001be4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001b6a:	4a1e      	ldr	r2, [pc, #120]	@ (8001be4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b6c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b70:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001b72:	4b1d      	ldr	r3, [pc, #116]	@ (8001be8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2232      	movs	r2, #50	@ 0x32
 8001b78:	fb02 f303 	mul.w	r3, r2, r3
 8001b7c:	4a1b      	ldr	r2, [pc, #108]	@ (8001bec <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b82:	0c9b      	lsrs	r3, r3, #18
 8001b84:	3301      	adds	r3, #1
 8001b86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b88:	e002      	b.n	8001b90 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	3b01      	subs	r3, #1
 8001b8e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b90:	4b14      	ldr	r3, [pc, #80]	@ (8001be4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b92:	695b      	ldr	r3, [r3, #20]
 8001b94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b9c:	d102      	bne.n	8001ba4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d1f2      	bne.n	8001b8a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8001be4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ba6:	695b      	ldr	r3, [r3, #20]
 8001ba8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001bb0:	d110      	bne.n	8001bd4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e00f      	b.n	8001bd6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8001be4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001bbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001bc2:	d007      	beq.n	8001bd4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001bc4:	4b07      	ldr	r3, [pc, #28]	@ (8001be4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001bcc:	4a05      	ldr	r2, [pc, #20]	@ (8001be4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bd2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001bd4:	2300      	movs	r3, #0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3714      	adds	r7, #20
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	40007000 	.word	0x40007000
 8001be8:	20000008 	.word	0x20000008
 8001bec:	431bde83 	.word	0x431bde83

08001bf0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b088      	sub	sp, #32
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d101      	bne.n	8001c02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e3ca      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c02:	4b97      	ldr	r3, [pc, #604]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	f003 030c 	and.w	r3, r3, #12
 8001c0a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c0c:	4b94      	ldr	r3, [pc, #592]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	f003 0303 	and.w	r3, r3, #3
 8001c14:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0310 	and.w	r3, r3, #16
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	f000 80e4 	beq.w	8001dec <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d007      	beq.n	8001c3a <HAL_RCC_OscConfig+0x4a>
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	2b0c      	cmp	r3, #12
 8001c2e:	f040 808b 	bne.w	8001d48 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	f040 8087 	bne.w	8001d48 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c3a:	4b89      	ldr	r3, [pc, #548]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d005      	beq.n	8001c52 <HAL_RCC_OscConfig+0x62>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	699b      	ldr	r3, [r3, #24]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e3a2      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6a1a      	ldr	r2, [r3, #32]
 8001c56:	4b82      	ldr	r3, [pc, #520]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0308 	and.w	r3, r3, #8
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d004      	beq.n	8001c6c <HAL_RCC_OscConfig+0x7c>
 8001c62:	4b7f      	ldr	r3, [pc, #508]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c6a:	e005      	b.n	8001c78 <HAL_RCC_OscConfig+0x88>
 8001c6c:	4b7c      	ldr	r3, [pc, #496]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001c6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c72:	091b      	lsrs	r3, r3, #4
 8001c74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d223      	bcs.n	8001cc4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a1b      	ldr	r3, [r3, #32]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f000 fd87 	bl	8002794 <RCC_SetFlashLatencyFromMSIRange>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e383      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c90:	4b73      	ldr	r3, [pc, #460]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a72      	ldr	r2, [pc, #456]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001c96:	f043 0308 	orr.w	r3, r3, #8
 8001c9a:	6013      	str	r3, [r2, #0]
 8001c9c:	4b70      	ldr	r3, [pc, #448]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6a1b      	ldr	r3, [r3, #32]
 8001ca8:	496d      	ldr	r1, [pc, #436]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001caa:	4313      	orrs	r3, r2
 8001cac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cae:	4b6c      	ldr	r3, [pc, #432]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	69db      	ldr	r3, [r3, #28]
 8001cba:	021b      	lsls	r3, r3, #8
 8001cbc:	4968      	ldr	r1, [pc, #416]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	604b      	str	r3, [r1, #4]
 8001cc2:	e025      	b.n	8001d10 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001cc4:	4b66      	ldr	r3, [pc, #408]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a65      	ldr	r2, [pc, #404]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001cca:	f043 0308 	orr.w	r3, r3, #8
 8001cce:	6013      	str	r3, [r2, #0]
 8001cd0:	4b63      	ldr	r3, [pc, #396]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6a1b      	ldr	r3, [r3, #32]
 8001cdc:	4960      	ldr	r1, [pc, #384]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ce2:	4b5f      	ldr	r3, [pc, #380]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	69db      	ldr	r3, [r3, #28]
 8001cee:	021b      	lsls	r3, r3, #8
 8001cf0:	495b      	ldr	r1, [pc, #364]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d109      	bne.n	8001d10 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6a1b      	ldr	r3, [r3, #32]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f000 fd47 	bl	8002794 <RCC_SetFlashLatencyFromMSIRange>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e343      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d10:	f000 fc4a 	bl	80025a8 <HAL_RCC_GetSysClockFreq>
 8001d14:	4602      	mov	r2, r0
 8001d16:	4b52      	ldr	r3, [pc, #328]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	091b      	lsrs	r3, r3, #4
 8001d1c:	f003 030f 	and.w	r3, r3, #15
 8001d20:	4950      	ldr	r1, [pc, #320]	@ (8001e64 <HAL_RCC_OscConfig+0x274>)
 8001d22:	5ccb      	ldrb	r3, [r1, r3]
 8001d24:	f003 031f 	and.w	r3, r3, #31
 8001d28:	fa22 f303 	lsr.w	r3, r2, r3
 8001d2c:	4a4e      	ldr	r2, [pc, #312]	@ (8001e68 <HAL_RCC_OscConfig+0x278>)
 8001d2e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001d30:	4b4e      	ldr	r3, [pc, #312]	@ (8001e6c <HAL_RCC_OscConfig+0x27c>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7ff f937 	bl	8000fa8 <HAL_InitTick>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001d3e:	7bfb      	ldrb	r3, [r7, #15]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d052      	beq.n	8001dea <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001d44:	7bfb      	ldrb	r3, [r7, #15]
 8001d46:	e327      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d032      	beq.n	8001db6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001d50:	4b43      	ldr	r3, [pc, #268]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a42      	ldr	r2, [pc, #264]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001d56:	f043 0301 	orr.w	r3, r3, #1
 8001d5a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001d5c:	f7ff fb76 	bl	800144c <HAL_GetTick>
 8001d60:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d62:	e008      	b.n	8001d76 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d64:	f7ff fb72 	bl	800144c <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e310      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d76:	4b3a      	ldr	r3, [pc, #232]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d0f0      	beq.n	8001d64 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d82:	4b37      	ldr	r3, [pc, #220]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a36      	ldr	r2, [pc, #216]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001d88:	f043 0308 	orr.w	r3, r3, #8
 8001d8c:	6013      	str	r3, [r2, #0]
 8001d8e:	4b34      	ldr	r3, [pc, #208]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6a1b      	ldr	r3, [r3, #32]
 8001d9a:	4931      	ldr	r1, [pc, #196]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001da0:	4b2f      	ldr	r3, [pc, #188]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	69db      	ldr	r3, [r3, #28]
 8001dac:	021b      	lsls	r3, r3, #8
 8001dae:	492c      	ldr	r1, [pc, #176]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001db0:	4313      	orrs	r3, r2
 8001db2:	604b      	str	r3, [r1, #4]
 8001db4:	e01a      	b.n	8001dec <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001db6:	4b2a      	ldr	r3, [pc, #168]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a29      	ldr	r2, [pc, #164]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001dbc:	f023 0301 	bic.w	r3, r3, #1
 8001dc0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001dc2:	f7ff fb43 	bl	800144c <HAL_GetTick>
 8001dc6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001dc8:	e008      	b.n	8001ddc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001dca:	f7ff fb3f 	bl	800144c <HAL_GetTick>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	d901      	bls.n	8001ddc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e2dd      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ddc:	4b20      	ldr	r3, [pc, #128]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0302 	and.w	r3, r3, #2
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d1f0      	bne.n	8001dca <HAL_RCC_OscConfig+0x1da>
 8001de8:	e000      	b.n	8001dec <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001dea:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0301 	and.w	r3, r3, #1
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d074      	beq.n	8001ee2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	2b08      	cmp	r3, #8
 8001dfc:	d005      	beq.n	8001e0a <HAL_RCC_OscConfig+0x21a>
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	2b0c      	cmp	r3, #12
 8001e02:	d10e      	bne.n	8001e22 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	2b03      	cmp	r3, #3
 8001e08:	d10b      	bne.n	8001e22 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e0a:	4b15      	ldr	r3, [pc, #84]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d064      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x2f0>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d160      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e2ba      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e2a:	d106      	bne.n	8001e3a <HAL_RCC_OscConfig+0x24a>
 8001e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a0b      	ldr	r2, [pc, #44]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001e32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e36:	6013      	str	r3, [r2, #0]
 8001e38:	e026      	b.n	8001e88 <HAL_RCC_OscConfig+0x298>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e42:	d115      	bne.n	8001e70 <HAL_RCC_OscConfig+0x280>
 8001e44:	4b06      	ldr	r3, [pc, #24]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a05      	ldr	r2, [pc, #20]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001e4a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e4e:	6013      	str	r3, [r2, #0]
 8001e50:	4b03      	ldr	r3, [pc, #12]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a02      	ldr	r2, [pc, #8]	@ (8001e60 <HAL_RCC_OscConfig+0x270>)
 8001e56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e5a:	6013      	str	r3, [r2, #0]
 8001e5c:	e014      	b.n	8001e88 <HAL_RCC_OscConfig+0x298>
 8001e5e:	bf00      	nop
 8001e60:	40021000 	.word	0x40021000
 8001e64:	080087e8 	.word	0x080087e8
 8001e68:	20000008 	.word	0x20000008
 8001e6c:	2000000c 	.word	0x2000000c
 8001e70:	4ba0      	ldr	r3, [pc, #640]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a9f      	ldr	r2, [pc, #636]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001e76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e7a:	6013      	str	r3, [r2, #0]
 8001e7c:	4b9d      	ldr	r3, [pc, #628]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a9c      	ldr	r2, [pc, #624]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001e82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d013      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e90:	f7ff fadc 	bl	800144c <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e96:	e008      	b.n	8001eaa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e98:	f7ff fad8 	bl	800144c <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	2b64      	cmp	r3, #100	@ 0x64
 8001ea4:	d901      	bls.n	8001eaa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e276      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001eaa:	4b92      	ldr	r3, [pc, #584]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d0f0      	beq.n	8001e98 <HAL_RCC_OscConfig+0x2a8>
 8001eb6:	e014      	b.n	8001ee2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eb8:	f7ff fac8 	bl	800144c <HAL_GetTick>
 8001ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ebe:	e008      	b.n	8001ed2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ec0:	f7ff fac4 	bl	800144c <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b64      	cmp	r3, #100	@ 0x64
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e262      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ed2:	4b88      	ldr	r3, [pc, #544]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1f0      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x2d0>
 8001ede:	e000      	b.n	8001ee2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ee0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d060      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	2b04      	cmp	r3, #4
 8001ef2:	d005      	beq.n	8001f00 <HAL_RCC_OscConfig+0x310>
 8001ef4:	69bb      	ldr	r3, [r7, #24]
 8001ef6:	2b0c      	cmp	r3, #12
 8001ef8:	d119      	bne.n	8001f2e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d116      	bne.n	8001f2e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f00:	4b7c      	ldr	r3, [pc, #496]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d005      	beq.n	8001f18 <HAL_RCC_OscConfig+0x328>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d101      	bne.n	8001f18 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e23f      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f18:	4b76      	ldr	r3, [pc, #472]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	691b      	ldr	r3, [r3, #16]
 8001f24:	061b      	lsls	r3, r3, #24
 8001f26:	4973      	ldr	r1, [pc, #460]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f2c:	e040      	b.n	8001fb0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	68db      	ldr	r3, [r3, #12]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d023      	beq.n	8001f7e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f36:	4b6f      	ldr	r3, [pc, #444]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a6e      	ldr	r2, [pc, #440]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001f3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f42:	f7ff fa83 	bl	800144c <HAL_GetTick>
 8001f46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f48:	e008      	b.n	8001f5c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f4a:	f7ff fa7f 	bl	800144c <HAL_GetTick>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d901      	bls.n	8001f5c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	e21d      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f5c:	4b65      	ldr	r3, [pc, #404]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d0f0      	beq.n	8001f4a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f68:	4b62      	ldr	r3, [pc, #392]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	691b      	ldr	r3, [r3, #16]
 8001f74:	061b      	lsls	r3, r3, #24
 8001f76:	495f      	ldr	r1, [pc, #380]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	604b      	str	r3, [r1, #4]
 8001f7c:	e018      	b.n	8001fb0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f7e:	4b5d      	ldr	r3, [pc, #372]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a5c      	ldr	r2, [pc, #368]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001f84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f8a:	f7ff fa5f 	bl	800144c <HAL_GetTick>
 8001f8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f90:	e008      	b.n	8001fa4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f92:	f7ff fa5b 	bl	800144c <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d901      	bls.n	8001fa4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e1f9      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001fa4:	4b53      	ldr	r3, [pc, #332]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d1f0      	bne.n	8001f92 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0308 	and.w	r3, r3, #8
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d03c      	beq.n	8002036 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	695b      	ldr	r3, [r3, #20]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d01c      	beq.n	8001ffe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fc4:	4b4b      	ldr	r3, [pc, #300]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001fc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fca:	4a4a      	ldr	r2, [pc, #296]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001fcc:	f043 0301 	orr.w	r3, r3, #1
 8001fd0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fd4:	f7ff fa3a 	bl	800144c <HAL_GetTick>
 8001fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001fda:	e008      	b.n	8001fee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fdc:	f7ff fa36 	bl	800144c <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e1d4      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001fee:	4b41      	ldr	r3, [pc, #260]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8001ff0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ff4:	f003 0302 	and.w	r3, r3, #2
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d0ef      	beq.n	8001fdc <HAL_RCC_OscConfig+0x3ec>
 8001ffc:	e01b      	b.n	8002036 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ffe:	4b3d      	ldr	r3, [pc, #244]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8002000:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002004:	4a3b      	ldr	r2, [pc, #236]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8002006:	f023 0301 	bic.w	r3, r3, #1
 800200a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800200e:	f7ff fa1d 	bl	800144c <HAL_GetTick>
 8002012:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002014:	e008      	b.n	8002028 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002016:	f7ff fa19 	bl	800144c <HAL_GetTick>
 800201a:	4602      	mov	r2, r0
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	2b02      	cmp	r3, #2
 8002022:	d901      	bls.n	8002028 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	e1b7      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002028:	4b32      	ldr	r3, [pc, #200]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 800202a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800202e:	f003 0302 	and.w	r3, r3, #2
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1ef      	bne.n	8002016 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0304 	and.w	r3, r3, #4
 800203e:	2b00      	cmp	r3, #0
 8002040:	f000 80a6 	beq.w	8002190 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002044:	2300      	movs	r3, #0
 8002046:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002048:	4b2a      	ldr	r3, [pc, #168]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 800204a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d10d      	bne.n	8002070 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002054:	4b27      	ldr	r3, [pc, #156]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8002056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002058:	4a26      	ldr	r2, [pc, #152]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 800205a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800205e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002060:	4b24      	ldr	r3, [pc, #144]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 8002062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002064:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002068:	60bb      	str	r3, [r7, #8]
 800206a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800206c:	2301      	movs	r3, #1
 800206e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002070:	4b21      	ldr	r3, [pc, #132]	@ (80020f8 <HAL_RCC_OscConfig+0x508>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002078:	2b00      	cmp	r3, #0
 800207a:	d118      	bne.n	80020ae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800207c:	4b1e      	ldr	r3, [pc, #120]	@ (80020f8 <HAL_RCC_OscConfig+0x508>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a1d      	ldr	r2, [pc, #116]	@ (80020f8 <HAL_RCC_OscConfig+0x508>)
 8002082:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002086:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002088:	f7ff f9e0 	bl	800144c <HAL_GetTick>
 800208c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800208e:	e008      	b.n	80020a2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002090:	f7ff f9dc 	bl	800144c <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	2b02      	cmp	r3, #2
 800209c:	d901      	bls.n	80020a2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e17a      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020a2:	4b15      	ldr	r3, [pc, #84]	@ (80020f8 <HAL_RCC_OscConfig+0x508>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d0f0      	beq.n	8002090 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d108      	bne.n	80020c8 <HAL_RCC_OscConfig+0x4d8>
 80020b6:	4b0f      	ldr	r3, [pc, #60]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 80020b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020bc:	4a0d      	ldr	r2, [pc, #52]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 80020be:	f043 0301 	orr.w	r3, r3, #1
 80020c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020c6:	e029      	b.n	800211c <HAL_RCC_OscConfig+0x52c>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	2b05      	cmp	r3, #5
 80020ce:	d115      	bne.n	80020fc <HAL_RCC_OscConfig+0x50c>
 80020d0:	4b08      	ldr	r3, [pc, #32]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 80020d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020d6:	4a07      	ldr	r2, [pc, #28]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 80020d8:	f043 0304 	orr.w	r3, r3, #4
 80020dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020e0:	4b04      	ldr	r3, [pc, #16]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 80020e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020e6:	4a03      	ldr	r2, [pc, #12]	@ (80020f4 <HAL_RCC_OscConfig+0x504>)
 80020e8:	f043 0301 	orr.w	r3, r3, #1
 80020ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020f0:	e014      	b.n	800211c <HAL_RCC_OscConfig+0x52c>
 80020f2:	bf00      	nop
 80020f4:	40021000 	.word	0x40021000
 80020f8:	40007000 	.word	0x40007000
 80020fc:	4b9c      	ldr	r3, [pc, #624]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 80020fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002102:	4a9b      	ldr	r2, [pc, #620]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 8002104:	f023 0301 	bic.w	r3, r3, #1
 8002108:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800210c:	4b98      	ldr	r3, [pc, #608]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 800210e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002112:	4a97      	ldr	r2, [pc, #604]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 8002114:	f023 0304 	bic.w	r3, r3, #4
 8002118:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d016      	beq.n	8002152 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002124:	f7ff f992 	bl	800144c <HAL_GetTick>
 8002128:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800212a:	e00a      	b.n	8002142 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800212c:	f7ff f98e 	bl	800144c <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	f241 3288 	movw	r2, #5000	@ 0x1388
 800213a:	4293      	cmp	r3, r2
 800213c:	d901      	bls.n	8002142 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e12a      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002142:	4b8b      	ldr	r3, [pc, #556]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 8002144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d0ed      	beq.n	800212c <HAL_RCC_OscConfig+0x53c>
 8002150:	e015      	b.n	800217e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002152:	f7ff f97b 	bl	800144c <HAL_GetTick>
 8002156:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002158:	e00a      	b.n	8002170 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800215a:	f7ff f977 	bl	800144c <HAL_GetTick>
 800215e:	4602      	mov	r2, r0
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002168:	4293      	cmp	r3, r2
 800216a:	d901      	bls.n	8002170 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800216c:	2303      	movs	r3, #3
 800216e:	e113      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002170:	4b7f      	ldr	r3, [pc, #508]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 8002172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002176:	f003 0302 	and.w	r3, r3, #2
 800217a:	2b00      	cmp	r3, #0
 800217c:	d1ed      	bne.n	800215a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800217e:	7ffb      	ldrb	r3, [r7, #31]
 8002180:	2b01      	cmp	r3, #1
 8002182:	d105      	bne.n	8002190 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002184:	4b7a      	ldr	r3, [pc, #488]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 8002186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002188:	4a79      	ldr	r2, [pc, #484]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 800218a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800218e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002194:	2b00      	cmp	r3, #0
 8002196:	f000 80fe 	beq.w	8002396 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800219e:	2b02      	cmp	r3, #2
 80021a0:	f040 80d0 	bne.w	8002344 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80021a4:	4b72      	ldr	r3, [pc, #456]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	f003 0203 	and.w	r2, r3, #3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d130      	bne.n	800221a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c2:	3b01      	subs	r3, #1
 80021c4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d127      	bne.n	800221a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021d4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d11f      	bne.n	800221a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80021e4:	2a07      	cmp	r2, #7
 80021e6:	bf14      	ite	ne
 80021e8:	2201      	movne	r2, #1
 80021ea:	2200      	moveq	r2, #0
 80021ec:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d113      	bne.n	800221a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021fc:	085b      	lsrs	r3, r3, #1
 80021fe:	3b01      	subs	r3, #1
 8002200:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002202:	429a      	cmp	r2, r3
 8002204:	d109      	bne.n	800221a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002210:	085b      	lsrs	r3, r3, #1
 8002212:	3b01      	subs	r3, #1
 8002214:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002216:	429a      	cmp	r2, r3
 8002218:	d06e      	beq.n	80022f8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	2b0c      	cmp	r3, #12
 800221e:	d069      	beq.n	80022f4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002220:	4b53      	ldr	r3, [pc, #332]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d105      	bne.n	8002238 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800222c:	4b50      	ldr	r3, [pc, #320]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e0ad      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800223c:	4b4c      	ldr	r3, [pc, #304]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a4b      	ldr	r2, [pc, #300]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 8002242:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002246:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002248:	f7ff f900 	bl	800144c <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002250:	f7ff f8fc 	bl	800144c <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e09a      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002262:	4b43      	ldr	r3, [pc, #268]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d1f0      	bne.n	8002250 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800226e:	4b40      	ldr	r3, [pc, #256]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 8002270:	68da      	ldr	r2, [r3, #12]
 8002272:	4b40      	ldr	r3, [pc, #256]	@ (8002374 <HAL_RCC_OscConfig+0x784>)
 8002274:	4013      	ands	r3, r2
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800227e:	3a01      	subs	r2, #1
 8002280:	0112      	lsls	r2, r2, #4
 8002282:	4311      	orrs	r1, r2
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002288:	0212      	lsls	r2, r2, #8
 800228a:	4311      	orrs	r1, r2
 800228c:	687a      	ldr	r2, [r7, #4]
 800228e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002290:	0852      	lsrs	r2, r2, #1
 8002292:	3a01      	subs	r2, #1
 8002294:	0552      	lsls	r2, r2, #21
 8002296:	4311      	orrs	r1, r2
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800229c:	0852      	lsrs	r2, r2, #1
 800229e:	3a01      	subs	r2, #1
 80022a0:	0652      	lsls	r2, r2, #25
 80022a2:	4311      	orrs	r1, r2
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80022a8:	0912      	lsrs	r2, r2, #4
 80022aa:	0452      	lsls	r2, r2, #17
 80022ac:	430a      	orrs	r2, r1
 80022ae:	4930      	ldr	r1, [pc, #192]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80022b4:	4b2e      	ldr	r3, [pc, #184]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a2d      	ldr	r2, [pc, #180]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 80022ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022be:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80022c0:	4b2b      	ldr	r3, [pc, #172]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	4a2a      	ldr	r2, [pc, #168]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 80022c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022ca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80022cc:	f7ff f8be 	bl	800144c <HAL_GetTick>
 80022d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022d2:	e008      	b.n	80022e6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022d4:	f7ff f8ba 	bl	800144c <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e058      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022e6:	4b22      	ldr	r3, [pc, #136]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d0f0      	beq.n	80022d4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80022f2:	e050      	b.n	8002396 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e04f      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d148      	bne.n	8002396 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002304:	4b1a      	ldr	r3, [pc, #104]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a19      	ldr	r2, [pc, #100]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 800230a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800230e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002310:	4b17      	ldr	r3, [pc, #92]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	4a16      	ldr	r2, [pc, #88]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 8002316:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800231a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800231c:	f7ff f896 	bl	800144c <HAL_GetTick>
 8002320:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002322:	e008      	b.n	8002336 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002324:	f7ff f892 	bl	800144c <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b02      	cmp	r3, #2
 8002330:	d901      	bls.n	8002336 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e030      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002336:	4b0e      	ldr	r3, [pc, #56]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d0f0      	beq.n	8002324 <HAL_RCC_OscConfig+0x734>
 8002342:	e028      	b.n	8002396 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	2b0c      	cmp	r3, #12
 8002348:	d023      	beq.n	8002392 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800234a:	4b09      	ldr	r3, [pc, #36]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a08      	ldr	r2, [pc, #32]	@ (8002370 <HAL_RCC_OscConfig+0x780>)
 8002350:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002354:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002356:	f7ff f879 	bl	800144c <HAL_GetTick>
 800235a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800235c:	e00c      	b.n	8002378 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800235e:	f7ff f875 	bl	800144c <HAL_GetTick>
 8002362:	4602      	mov	r2, r0
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	2b02      	cmp	r3, #2
 800236a:	d905      	bls.n	8002378 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e013      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
 8002370:	40021000 	.word	0x40021000
 8002374:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002378:	4b09      	ldr	r3, [pc, #36]	@ (80023a0 <HAL_RCC_OscConfig+0x7b0>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002380:	2b00      	cmp	r3, #0
 8002382:	d1ec      	bne.n	800235e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002384:	4b06      	ldr	r3, [pc, #24]	@ (80023a0 <HAL_RCC_OscConfig+0x7b0>)
 8002386:	68da      	ldr	r2, [r3, #12]
 8002388:	4905      	ldr	r1, [pc, #20]	@ (80023a0 <HAL_RCC_OscConfig+0x7b0>)
 800238a:	4b06      	ldr	r3, [pc, #24]	@ (80023a4 <HAL_RCC_OscConfig+0x7b4>)
 800238c:	4013      	ands	r3, r2
 800238e:	60cb      	str	r3, [r1, #12]
 8002390:	e001      	b.n	8002396 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e000      	b.n	8002398 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002396:	2300      	movs	r3, #0
}
 8002398:	4618      	mov	r0, r3
 800239a:	3720      	adds	r7, #32
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40021000 	.word	0x40021000
 80023a4:	feeefffc 	.word	0xfeeefffc

080023a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d101      	bne.n	80023bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e0e7      	b.n	800258c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023bc:	4b75      	ldr	r3, [pc, #468]	@ (8002594 <HAL_RCC_ClockConfig+0x1ec>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0307 	and.w	r3, r3, #7
 80023c4:	683a      	ldr	r2, [r7, #0]
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d910      	bls.n	80023ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ca:	4b72      	ldr	r3, [pc, #456]	@ (8002594 <HAL_RCC_ClockConfig+0x1ec>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f023 0207 	bic.w	r2, r3, #7
 80023d2:	4970      	ldr	r1, [pc, #448]	@ (8002594 <HAL_RCC_ClockConfig+0x1ec>)
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023da:	4b6e      	ldr	r3, [pc, #440]	@ (8002594 <HAL_RCC_ClockConfig+0x1ec>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0307 	and.w	r3, r3, #7
 80023e2:	683a      	ldr	r2, [r7, #0]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d001      	beq.n	80023ec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e0cf      	b.n	800258c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0302 	and.w	r3, r3, #2
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d010      	beq.n	800241a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	689a      	ldr	r2, [r3, #8]
 80023fc:	4b66      	ldr	r3, [pc, #408]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002404:	429a      	cmp	r2, r3
 8002406:	d908      	bls.n	800241a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002408:	4b63      	ldr	r3, [pc, #396]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	4960      	ldr	r1, [pc, #384]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 8002416:	4313      	orrs	r3, r2
 8002418:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0301 	and.w	r3, r3, #1
 8002422:	2b00      	cmp	r3, #0
 8002424:	d04c      	beq.n	80024c0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	2b03      	cmp	r3, #3
 800242c:	d107      	bne.n	800243e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800242e:	4b5a      	ldr	r3, [pc, #360]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d121      	bne.n	800247e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e0a6      	b.n	800258c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	2b02      	cmp	r3, #2
 8002444:	d107      	bne.n	8002456 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002446:	4b54      	ldr	r3, [pc, #336]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d115      	bne.n	800247e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e09a      	b.n	800258c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d107      	bne.n	800246e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800245e:	4b4e      	ldr	r3, [pc, #312]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0302 	and.w	r3, r3, #2
 8002466:	2b00      	cmp	r3, #0
 8002468:	d109      	bne.n	800247e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e08e      	b.n	800258c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800246e:	4b4a      	ldr	r3, [pc, #296]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002476:	2b00      	cmp	r3, #0
 8002478:	d101      	bne.n	800247e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e086      	b.n	800258c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800247e:	4b46      	ldr	r3, [pc, #280]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f023 0203 	bic.w	r2, r3, #3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	4943      	ldr	r1, [pc, #268]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 800248c:	4313      	orrs	r3, r2
 800248e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002490:	f7fe ffdc 	bl	800144c <HAL_GetTick>
 8002494:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002496:	e00a      	b.n	80024ae <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002498:	f7fe ffd8 	bl	800144c <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d901      	bls.n	80024ae <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e06e      	b.n	800258c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ae:	4b3a      	ldr	r3, [pc, #232]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f003 020c 	and.w	r2, r3, #12
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	429a      	cmp	r2, r3
 80024be:	d1eb      	bne.n	8002498 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0302 	and.w	r3, r3, #2
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d010      	beq.n	80024ee <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	689a      	ldr	r2, [r3, #8]
 80024d0:	4b31      	ldr	r3, [pc, #196]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024d8:	429a      	cmp	r2, r3
 80024da:	d208      	bcs.n	80024ee <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024dc:	4b2e      	ldr	r3, [pc, #184]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	492b      	ldr	r1, [pc, #172]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024ee:	4b29      	ldr	r3, [pc, #164]	@ (8002594 <HAL_RCC_ClockConfig+0x1ec>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0307 	and.w	r3, r3, #7
 80024f6:	683a      	ldr	r2, [r7, #0]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d210      	bcs.n	800251e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024fc:	4b25      	ldr	r3, [pc, #148]	@ (8002594 <HAL_RCC_ClockConfig+0x1ec>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f023 0207 	bic.w	r2, r3, #7
 8002504:	4923      	ldr	r1, [pc, #140]	@ (8002594 <HAL_RCC_ClockConfig+0x1ec>)
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	4313      	orrs	r3, r2
 800250a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800250c:	4b21      	ldr	r3, [pc, #132]	@ (8002594 <HAL_RCC_ClockConfig+0x1ec>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 0307 	and.w	r3, r3, #7
 8002514:	683a      	ldr	r2, [r7, #0]
 8002516:	429a      	cmp	r2, r3
 8002518:	d001      	beq.n	800251e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e036      	b.n	800258c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0304 	and.w	r3, r3, #4
 8002526:	2b00      	cmp	r3, #0
 8002528:	d008      	beq.n	800253c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800252a:	4b1b      	ldr	r3, [pc, #108]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	4918      	ldr	r1, [pc, #96]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 8002538:	4313      	orrs	r3, r2
 800253a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0308 	and.w	r3, r3, #8
 8002544:	2b00      	cmp	r3, #0
 8002546:	d009      	beq.n	800255c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002548:	4b13      	ldr	r3, [pc, #76]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	691b      	ldr	r3, [r3, #16]
 8002554:	00db      	lsls	r3, r3, #3
 8002556:	4910      	ldr	r1, [pc, #64]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 8002558:	4313      	orrs	r3, r2
 800255a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800255c:	f000 f824 	bl	80025a8 <HAL_RCC_GetSysClockFreq>
 8002560:	4602      	mov	r2, r0
 8002562:	4b0d      	ldr	r3, [pc, #52]	@ (8002598 <HAL_RCC_ClockConfig+0x1f0>)
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	091b      	lsrs	r3, r3, #4
 8002568:	f003 030f 	and.w	r3, r3, #15
 800256c:	490b      	ldr	r1, [pc, #44]	@ (800259c <HAL_RCC_ClockConfig+0x1f4>)
 800256e:	5ccb      	ldrb	r3, [r1, r3]
 8002570:	f003 031f 	and.w	r3, r3, #31
 8002574:	fa22 f303 	lsr.w	r3, r2, r3
 8002578:	4a09      	ldr	r2, [pc, #36]	@ (80025a0 <HAL_RCC_ClockConfig+0x1f8>)
 800257a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800257c:	4b09      	ldr	r3, [pc, #36]	@ (80025a4 <HAL_RCC_ClockConfig+0x1fc>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4618      	mov	r0, r3
 8002582:	f7fe fd11 	bl	8000fa8 <HAL_InitTick>
 8002586:	4603      	mov	r3, r0
 8002588:	72fb      	strb	r3, [r7, #11]

  return status;
 800258a:	7afb      	ldrb	r3, [r7, #11]
}
 800258c:	4618      	mov	r0, r3
 800258e:	3710      	adds	r7, #16
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	40022000 	.word	0x40022000
 8002598:	40021000 	.word	0x40021000
 800259c:	080087e8 	.word	0x080087e8
 80025a0:	20000008 	.word	0x20000008
 80025a4:	2000000c 	.word	0x2000000c

080025a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b089      	sub	sp, #36	@ 0x24
 80025ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80025ae:	2300      	movs	r3, #0
 80025b0:	61fb      	str	r3, [r7, #28]
 80025b2:	2300      	movs	r3, #0
 80025b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025b6:	4b3e      	ldr	r3, [pc, #248]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f003 030c 	and.w	r3, r3, #12
 80025be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025c0:	4b3b      	ldr	r3, [pc, #236]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	f003 0303 	and.w	r3, r3, #3
 80025c8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d005      	beq.n	80025dc <HAL_RCC_GetSysClockFreq+0x34>
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	2b0c      	cmp	r3, #12
 80025d4:	d121      	bne.n	800261a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d11e      	bne.n	800261a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80025dc:	4b34      	ldr	r3, [pc, #208]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0308 	and.w	r3, r3, #8
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d107      	bne.n	80025f8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80025e8:	4b31      	ldr	r3, [pc, #196]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80025ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025ee:	0a1b      	lsrs	r3, r3, #8
 80025f0:	f003 030f 	and.w	r3, r3, #15
 80025f4:	61fb      	str	r3, [r7, #28]
 80025f6:	e005      	b.n	8002604 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80025f8:	4b2d      	ldr	r3, [pc, #180]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	091b      	lsrs	r3, r3, #4
 80025fe:	f003 030f 	and.w	r3, r3, #15
 8002602:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002604:	4a2b      	ldr	r2, [pc, #172]	@ (80026b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800260c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d10d      	bne.n	8002630 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002618:	e00a      	b.n	8002630 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	2b04      	cmp	r3, #4
 800261e:	d102      	bne.n	8002626 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002620:	4b25      	ldr	r3, [pc, #148]	@ (80026b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002622:	61bb      	str	r3, [r7, #24]
 8002624:	e004      	b.n	8002630 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	2b08      	cmp	r3, #8
 800262a:	d101      	bne.n	8002630 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800262c:	4b23      	ldr	r3, [pc, #140]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x114>)
 800262e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	2b0c      	cmp	r3, #12
 8002634:	d134      	bne.n	80026a0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002636:	4b1e      	ldr	r3, [pc, #120]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	f003 0303 	and.w	r3, r3, #3
 800263e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	2b02      	cmp	r3, #2
 8002644:	d003      	beq.n	800264e <HAL_RCC_GetSysClockFreq+0xa6>
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	2b03      	cmp	r3, #3
 800264a:	d003      	beq.n	8002654 <HAL_RCC_GetSysClockFreq+0xac>
 800264c:	e005      	b.n	800265a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800264e:	4b1a      	ldr	r3, [pc, #104]	@ (80026b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002650:	617b      	str	r3, [r7, #20]
      break;
 8002652:	e005      	b.n	8002660 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002654:	4b19      	ldr	r3, [pc, #100]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x114>)
 8002656:	617b      	str	r3, [r7, #20]
      break;
 8002658:	e002      	b.n	8002660 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	617b      	str	r3, [r7, #20]
      break;
 800265e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002660:	4b13      	ldr	r3, [pc, #76]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	091b      	lsrs	r3, r3, #4
 8002666:	f003 0307 	and.w	r3, r3, #7
 800266a:	3301      	adds	r3, #1
 800266c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800266e:	4b10      	ldr	r3, [pc, #64]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	0a1b      	lsrs	r3, r3, #8
 8002674:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002678:	697a      	ldr	r2, [r7, #20]
 800267a:	fb03 f202 	mul.w	r2, r3, r2
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	fbb2 f3f3 	udiv	r3, r2, r3
 8002684:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002686:	4b0a      	ldr	r3, [pc, #40]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	0e5b      	lsrs	r3, r3, #25
 800268c:	f003 0303 	and.w	r3, r3, #3
 8002690:	3301      	adds	r3, #1
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002696:	697a      	ldr	r2, [r7, #20]
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	fbb2 f3f3 	udiv	r3, r2, r3
 800269e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80026a0:	69bb      	ldr	r3, [r7, #24]
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3724      	adds	r7, #36	@ 0x24
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	40021000 	.word	0x40021000
 80026b4:	08008800 	.word	0x08008800
 80026b8:	00f42400 	.word	0x00f42400
 80026bc:	007a1200 	.word	0x007a1200

080026c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026c4:	4b03      	ldr	r3, [pc, #12]	@ (80026d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80026c6:	681b      	ldr	r3, [r3, #0]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop
 80026d4:	20000008 	.word	0x20000008

080026d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80026dc:	f7ff fff0 	bl	80026c0 <HAL_RCC_GetHCLKFreq>
 80026e0:	4602      	mov	r2, r0
 80026e2:	4b06      	ldr	r3, [pc, #24]	@ (80026fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	0a1b      	lsrs	r3, r3, #8
 80026e8:	f003 0307 	and.w	r3, r3, #7
 80026ec:	4904      	ldr	r1, [pc, #16]	@ (8002700 <HAL_RCC_GetPCLK1Freq+0x28>)
 80026ee:	5ccb      	ldrb	r3, [r1, r3]
 80026f0:	f003 031f 	and.w	r3, r3, #31
 80026f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40021000 	.word	0x40021000
 8002700:	080087f8 	.word	0x080087f8

08002704 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002708:	f7ff ffda 	bl	80026c0 <HAL_RCC_GetHCLKFreq>
 800270c:	4602      	mov	r2, r0
 800270e:	4b06      	ldr	r3, [pc, #24]	@ (8002728 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	0adb      	lsrs	r3, r3, #11
 8002714:	f003 0307 	and.w	r3, r3, #7
 8002718:	4904      	ldr	r1, [pc, #16]	@ (800272c <HAL_RCC_GetPCLK2Freq+0x28>)
 800271a:	5ccb      	ldrb	r3, [r1, r3]
 800271c:	f003 031f 	and.w	r3, r3, #31
 8002720:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002724:	4618      	mov	r0, r3
 8002726:	bd80      	pop	{r7, pc}
 8002728:	40021000 	.word	0x40021000
 800272c:	080087f8 	.word	0x080087f8

08002730 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	220f      	movs	r2, #15
 800273e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002740:	4b12      	ldr	r3, [pc, #72]	@ (800278c <HAL_RCC_GetClockConfig+0x5c>)
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	f003 0203 	and.w	r2, r3, #3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800274c:	4b0f      	ldr	r3, [pc, #60]	@ (800278c <HAL_RCC_GetClockConfig+0x5c>)
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002758:	4b0c      	ldr	r3, [pc, #48]	@ (800278c <HAL_RCC_GetClockConfig+0x5c>)
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002764:	4b09      	ldr	r3, [pc, #36]	@ (800278c <HAL_RCC_GetClockConfig+0x5c>)
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	08db      	lsrs	r3, r3, #3
 800276a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002772:	4b07      	ldr	r3, [pc, #28]	@ (8002790 <HAL_RCC_GetClockConfig+0x60>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0207 	and.w	r2, r3, #7
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	601a      	str	r2, [r3, #0]
}
 800277e:	bf00      	nop
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	40021000 	.word	0x40021000
 8002790:	40022000 	.word	0x40022000

08002794 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800279c:	2300      	movs	r3, #0
 800279e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80027a0:	4b2a      	ldr	r3, [pc, #168]	@ (800284c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d003      	beq.n	80027b4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80027ac:	f7ff f9bc 	bl	8001b28 <HAL_PWREx_GetVoltageRange>
 80027b0:	6178      	str	r0, [r7, #20]
 80027b2:	e014      	b.n	80027de <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80027b4:	4b25      	ldr	r3, [pc, #148]	@ (800284c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027b8:	4a24      	ldr	r2, [pc, #144]	@ (800284c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027be:	6593      	str	r3, [r2, #88]	@ 0x58
 80027c0:	4b22      	ldr	r3, [pc, #136]	@ (800284c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027c8:	60fb      	str	r3, [r7, #12]
 80027ca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80027cc:	f7ff f9ac 	bl	8001b28 <HAL_PWREx_GetVoltageRange>
 80027d0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80027d2:	4b1e      	ldr	r3, [pc, #120]	@ (800284c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d6:	4a1d      	ldr	r2, [pc, #116]	@ (800284c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027dc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027e4:	d10b      	bne.n	80027fe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2b80      	cmp	r3, #128	@ 0x80
 80027ea:	d919      	bls.n	8002820 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2ba0      	cmp	r3, #160	@ 0xa0
 80027f0:	d902      	bls.n	80027f8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80027f2:	2302      	movs	r3, #2
 80027f4:	613b      	str	r3, [r7, #16]
 80027f6:	e013      	b.n	8002820 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80027f8:	2301      	movs	r3, #1
 80027fa:	613b      	str	r3, [r7, #16]
 80027fc:	e010      	b.n	8002820 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2b80      	cmp	r3, #128	@ 0x80
 8002802:	d902      	bls.n	800280a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002804:	2303      	movs	r3, #3
 8002806:	613b      	str	r3, [r7, #16]
 8002808:	e00a      	b.n	8002820 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2b80      	cmp	r3, #128	@ 0x80
 800280e:	d102      	bne.n	8002816 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002810:	2302      	movs	r3, #2
 8002812:	613b      	str	r3, [r7, #16]
 8002814:	e004      	b.n	8002820 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2b70      	cmp	r3, #112	@ 0x70
 800281a:	d101      	bne.n	8002820 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800281c:	2301      	movs	r3, #1
 800281e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002820:	4b0b      	ldr	r3, [pc, #44]	@ (8002850 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f023 0207 	bic.w	r2, r3, #7
 8002828:	4909      	ldr	r1, [pc, #36]	@ (8002850 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	4313      	orrs	r3, r2
 800282e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002830:	4b07      	ldr	r3, [pc, #28]	@ (8002850 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0307 	and.w	r3, r3, #7
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	429a      	cmp	r2, r3
 800283c:	d001      	beq.n	8002842 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e000      	b.n	8002844 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002842:	2300      	movs	r3, #0
}
 8002844:	4618      	mov	r0, r3
 8002846:	3718      	adds	r7, #24
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	40021000 	.word	0x40021000
 8002850:	40022000 	.word	0x40022000

08002854 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b086      	sub	sp, #24
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800285c:	2300      	movs	r3, #0
 800285e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002860:	2300      	movs	r3, #0
 8002862:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800286c:	2b00      	cmp	r3, #0
 800286e:	d041      	beq.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002874:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002878:	d02a      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800287a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800287e:	d824      	bhi.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002880:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002884:	d008      	beq.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002886:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800288a:	d81e      	bhi.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x76>
 800288c:	2b00      	cmp	r3, #0
 800288e:	d00a      	beq.n	80028a6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002890:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002894:	d010      	beq.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002896:	e018      	b.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002898:	4b86      	ldr	r3, [pc, #536]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	4a85      	ldr	r2, [pc, #532]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800289e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028a2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80028a4:	e015      	b.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	3304      	adds	r3, #4
 80028aa:	2100      	movs	r1, #0
 80028ac:	4618      	mov	r0, r3
 80028ae:	f000 fabb 	bl	8002e28 <RCCEx_PLLSAI1_Config>
 80028b2:	4603      	mov	r3, r0
 80028b4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80028b6:	e00c      	b.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	3320      	adds	r3, #32
 80028bc:	2100      	movs	r1, #0
 80028be:	4618      	mov	r0, r3
 80028c0:	f000 fba6 	bl	8003010 <RCCEx_PLLSAI2_Config>
 80028c4:	4603      	mov	r3, r0
 80028c6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80028c8:	e003      	b.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	74fb      	strb	r3, [r7, #19]
      break;
 80028ce:	e000      	b.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80028d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80028d2:	7cfb      	ldrb	r3, [r7, #19]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d10b      	bne.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80028d8:	4b76      	ldr	r3, [pc, #472]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028de:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80028e6:	4973      	ldr	r1, [pc, #460]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028e8:	4313      	orrs	r3, r2
 80028ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80028ee:	e001      	b.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028f0:	7cfb      	ldrb	r3, [r7, #19]
 80028f2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d041      	beq.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002904:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002908:	d02a      	beq.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800290a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800290e:	d824      	bhi.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002910:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002914:	d008      	beq.n	8002928 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002916:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800291a:	d81e      	bhi.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800291c:	2b00      	cmp	r3, #0
 800291e:	d00a      	beq.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002920:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002924:	d010      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002926:	e018      	b.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002928:	4b62      	ldr	r3, [pc, #392]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	4a61      	ldr	r2, [pc, #388]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800292e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002932:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002934:	e015      	b.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	3304      	adds	r3, #4
 800293a:	2100      	movs	r1, #0
 800293c:	4618      	mov	r0, r3
 800293e:	f000 fa73 	bl	8002e28 <RCCEx_PLLSAI1_Config>
 8002942:	4603      	mov	r3, r0
 8002944:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002946:	e00c      	b.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	3320      	adds	r3, #32
 800294c:	2100      	movs	r1, #0
 800294e:	4618      	mov	r0, r3
 8002950:	f000 fb5e 	bl	8003010 <RCCEx_PLLSAI2_Config>
 8002954:	4603      	mov	r3, r0
 8002956:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002958:	e003      	b.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	74fb      	strb	r3, [r7, #19]
      break;
 800295e:	e000      	b.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002960:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002962:	7cfb      	ldrb	r3, [r7, #19]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d10b      	bne.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002968:	4b52      	ldr	r3, [pc, #328]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800296a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800296e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002976:	494f      	ldr	r1, [pc, #316]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002978:	4313      	orrs	r3, r2
 800297a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800297e:	e001      	b.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002980:	7cfb      	ldrb	r3, [r7, #19]
 8002982:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800298c:	2b00      	cmp	r3, #0
 800298e:	f000 80a0 	beq.w	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002992:	2300      	movs	r3, #0
 8002994:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002996:	4b47      	ldr	r3, [pc, #284]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800299a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d101      	bne.n	80029a6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80029a2:	2301      	movs	r3, #1
 80029a4:	e000      	b.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80029a6:	2300      	movs	r3, #0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d00d      	beq.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029ac:	4b41      	ldr	r3, [pc, #260]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029b0:	4a40      	ldr	r2, [pc, #256]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80029b8:	4b3e      	ldr	r3, [pc, #248]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029c0:	60bb      	str	r3, [r7, #8]
 80029c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029c4:	2301      	movs	r3, #1
 80029c6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029c8:	4b3b      	ldr	r3, [pc, #236]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a3a      	ldr	r2, [pc, #232]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80029ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029d2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80029d4:	f7fe fd3a 	bl	800144c <HAL_GetTick>
 80029d8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80029da:	e009      	b.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029dc:	f7fe fd36 	bl	800144c <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d902      	bls.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	74fb      	strb	r3, [r7, #19]
        break;
 80029ee:	e005      	b.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80029f0:	4b31      	ldr	r3, [pc, #196]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d0ef      	beq.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80029fc:	7cfb      	ldrb	r3, [r7, #19]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d15c      	bne.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002a02:	4b2c      	ldr	r3, [pc, #176]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a0c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d01f      	beq.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a1a:	697a      	ldr	r2, [r7, #20]
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d019      	beq.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a20:	4b24      	ldr	r3, [pc, #144]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a2a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a2c:	4b21      	ldr	r3, [pc, #132]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a32:	4a20      	ldr	r2, [pc, #128]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a3c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a42:	4a1c      	ldr	r2, [pc, #112]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002a4c:	4a19      	ldr	r2, [pc, #100]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	f003 0301 	and.w	r3, r3, #1
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d016      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a5e:	f7fe fcf5 	bl	800144c <HAL_GetTick>
 8002a62:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a64:	e00b      	b.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a66:	f7fe fcf1 	bl	800144c <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d902      	bls.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	74fb      	strb	r3, [r7, #19]
            break;
 8002a7c:	e006      	b.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a84:	f003 0302 	and.w	r3, r3, #2
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d0ec      	beq.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002a8c:	7cfb      	ldrb	r3, [r7, #19]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10c      	bne.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a92:	4b08      	ldr	r3, [pc, #32]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a98:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002aa2:	4904      	ldr	r1, [pc, #16]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002aaa:	e009      	b.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002aac:	7cfb      	ldrb	r3, [r7, #19]
 8002aae:	74bb      	strb	r3, [r7, #18]
 8002ab0:	e006      	b.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002ab2:	bf00      	nop
 8002ab4:	40021000 	.word	0x40021000
 8002ab8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002abc:	7cfb      	ldrb	r3, [r7, #19]
 8002abe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ac0:	7c7b      	ldrb	r3, [r7, #17]
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d105      	bne.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ac6:	4b9e      	ldr	r3, [pc, #632]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aca:	4a9d      	ldr	r2, [pc, #628]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002acc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ad0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0301 	and.w	r3, r3, #1
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d00a      	beq.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ade:	4b98      	ldr	r3, [pc, #608]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ae4:	f023 0203 	bic.w	r2, r3, #3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aec:	4994      	ldr	r1, [pc, #592]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d00a      	beq.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b00:	4b8f      	ldr	r3, [pc, #572]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b06:	f023 020c 	bic.w	r2, r3, #12
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b0e:	498c      	ldr	r1, [pc, #560]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b10:	4313      	orrs	r3, r2
 8002b12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0304 	and.w	r3, r3, #4
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d00a      	beq.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b22:	4b87      	ldr	r3, [pc, #540]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b28:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b30:	4983      	ldr	r1, [pc, #524]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b32:	4313      	orrs	r3, r2
 8002b34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0308 	and.w	r3, r3, #8
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d00a      	beq.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002b44:	4b7e      	ldr	r3, [pc, #504]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b4a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b52:	497b      	ldr	r1, [pc, #492]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0310 	and.w	r3, r3, #16
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d00a      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002b66:	4b76      	ldr	r3, [pc, #472]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b6c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b74:	4972      	ldr	r1, [pc, #456]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b76:	4313      	orrs	r3, r2
 8002b78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0320 	and.w	r3, r3, #32
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d00a      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002b88:	4b6d      	ldr	r3, [pc, #436]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b8e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b96:	496a      	ldr	r1, [pc, #424]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d00a      	beq.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002baa:	4b65      	ldr	r3, [pc, #404]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bb0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bb8:	4961      	ldr	r1, [pc, #388]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d00a      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002bcc:	4b5c      	ldr	r3, [pc, #368]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bd2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bda:	4959      	ldr	r1, [pc, #356]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d00a      	beq.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002bee:	4b54      	ldr	r3, [pc, #336]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bf4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bfc:	4950      	ldr	r1, [pc, #320]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d00a      	beq.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002c10:	4b4b      	ldr	r3, [pc, #300]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c16:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c1e:	4948      	ldr	r1, [pc, #288]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c20:	4313      	orrs	r3, r2
 8002c22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d00a      	beq.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c32:	4b43      	ldr	r3, [pc, #268]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c38:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c40:	493f      	ldr	r1, [pc, #252]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d028      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c54:	4b3a      	ldr	r3, [pc, #232]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c5a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c62:	4937      	ldr	r1, [pc, #220]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c72:	d106      	bne.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c74:	4b32      	ldr	r3, [pc, #200]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	4a31      	ldr	r2, [pc, #196]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c7e:	60d3      	str	r3, [r2, #12]
 8002c80:	e011      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c86:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002c8a:	d10c      	bne.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	3304      	adds	r3, #4
 8002c90:	2101      	movs	r1, #1
 8002c92:	4618      	mov	r0, r3
 8002c94:	f000 f8c8 	bl	8002e28 <RCCEx_PLLSAI1_Config>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002c9c:	7cfb      	ldrb	r3, [r7, #19]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d001      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002ca2:	7cfb      	ldrb	r3, [r7, #19]
 8002ca4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d028      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002cb2:	4b23      	ldr	r3, [pc, #140]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cb8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cc0:	491f      	ldr	r1, [pc, #124]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ccc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002cd0:	d106      	bne.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	4a1a      	ldr	r2, [pc, #104]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cd8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002cdc:	60d3      	str	r3, [r2, #12]
 8002cde:	e011      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ce8:	d10c      	bne.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	3304      	adds	r3, #4
 8002cee:	2101      	movs	r1, #1
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f000 f899 	bl	8002e28 <RCCEx_PLLSAI1_Config>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002cfa:	7cfb      	ldrb	r3, [r7, #19]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d001      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002d00:	7cfb      	ldrb	r3, [r7, #19]
 8002d02:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d02b      	beq.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002d10:	4b0b      	ldr	r3, [pc, #44]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d16:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d1e:	4908      	ldr	r1, [pc, #32]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d20:	4313      	orrs	r3, r2
 8002d22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d2e:	d109      	bne.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d30:	4b03      	ldr	r3, [pc, #12]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	4a02      	ldr	r2, [pc, #8]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d3a:	60d3      	str	r3, [r2, #12]
 8002d3c:	e014      	b.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002d3e:	bf00      	nop
 8002d40:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d48:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d4c:	d10c      	bne.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	3304      	adds	r3, #4
 8002d52:	2101      	movs	r1, #1
 8002d54:	4618      	mov	r0, r3
 8002d56:	f000 f867 	bl	8002e28 <RCCEx_PLLSAI1_Config>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d5e:	7cfb      	ldrb	r3, [r7, #19]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d001      	beq.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002d64:	7cfb      	ldrb	r3, [r7, #19]
 8002d66:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d02f      	beq.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d74:	4b2b      	ldr	r3, [pc, #172]	@ (8002e24 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d7a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d82:	4928      	ldr	r1, [pc, #160]	@ (8002e24 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d92:	d10d      	bne.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	3304      	adds	r3, #4
 8002d98:	2102      	movs	r1, #2
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f000 f844 	bl	8002e28 <RCCEx_PLLSAI1_Config>
 8002da0:	4603      	mov	r3, r0
 8002da2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002da4:	7cfb      	ldrb	r3, [r7, #19]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d014      	beq.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002daa:	7cfb      	ldrb	r3, [r7, #19]
 8002dac:	74bb      	strb	r3, [r7, #18]
 8002dae:	e011      	b.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002db4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002db8:	d10c      	bne.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	3320      	adds	r3, #32
 8002dbe:	2102      	movs	r1, #2
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f000 f925 	bl	8003010 <RCCEx_PLLSAI2_Config>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002dca:	7cfb      	ldrb	r3, [r7, #19]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002dd0:	7cfb      	ldrb	r3, [r7, #19]
 8002dd2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d00a      	beq.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002de0:	4b10      	ldr	r3, [pc, #64]	@ (8002e24 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002de6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002dee:	490d      	ldr	r1, [pc, #52]	@ (8002e24 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002df0:	4313      	orrs	r3, r2
 8002df2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d00b      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002e02:	4b08      	ldr	r3, [pc, #32]	@ (8002e24 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e08:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e12:	4904      	ldr	r1, [pc, #16]	@ (8002e24 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e14:	4313      	orrs	r3, r2
 8002e16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002e1a:	7cbb      	ldrb	r3, [r7, #18]
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3718      	adds	r7, #24
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	40021000 	.word	0x40021000

08002e28 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002e32:	2300      	movs	r3, #0
 8002e34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002e36:	4b75      	ldr	r3, [pc, #468]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e38:	68db      	ldr	r3, [r3, #12]
 8002e3a:	f003 0303 	and.w	r3, r3, #3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d018      	beq.n	8002e74 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002e42:	4b72      	ldr	r3, [pc, #456]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	f003 0203 	and.w	r2, r3, #3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d10d      	bne.n	8002e6e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
       ||
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d009      	beq.n	8002e6e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002e5a:	4b6c      	ldr	r3, [pc, #432]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	091b      	lsrs	r3, r3, #4
 8002e60:	f003 0307 	and.w	r3, r3, #7
 8002e64:	1c5a      	adds	r2, r3, #1
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685b      	ldr	r3, [r3, #4]
       ||
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d047      	beq.n	8002efe <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	73fb      	strb	r3, [r7, #15]
 8002e72:	e044      	b.n	8002efe <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2b03      	cmp	r3, #3
 8002e7a:	d018      	beq.n	8002eae <RCCEx_PLLSAI1_Config+0x86>
 8002e7c:	2b03      	cmp	r3, #3
 8002e7e:	d825      	bhi.n	8002ecc <RCCEx_PLLSAI1_Config+0xa4>
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d002      	beq.n	8002e8a <RCCEx_PLLSAI1_Config+0x62>
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d009      	beq.n	8002e9c <RCCEx_PLLSAI1_Config+0x74>
 8002e88:	e020      	b.n	8002ecc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e8a:	4b60      	ldr	r3, [pc, #384]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0302 	and.w	r3, r3, #2
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d11d      	bne.n	8002ed2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e9a:	e01a      	b.n	8002ed2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002e9c:	4b5b      	ldr	r3, [pc, #364]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d116      	bne.n	8002ed6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002eac:	e013      	b.n	8002ed6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002eae:	4b57      	ldr	r3, [pc, #348]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d10f      	bne.n	8002eda <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002eba:	4b54      	ldr	r3, [pc, #336]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d109      	bne.n	8002eda <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002eca:	e006      	b.n	8002eda <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	73fb      	strb	r3, [r7, #15]
      break;
 8002ed0:	e004      	b.n	8002edc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002ed2:	bf00      	nop
 8002ed4:	e002      	b.n	8002edc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002ed6:	bf00      	nop
 8002ed8:	e000      	b.n	8002edc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002eda:	bf00      	nop
    }

    if(status == HAL_OK)
 8002edc:	7bfb      	ldrb	r3, [r7, #15]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d10d      	bne.n	8002efe <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002ee2:	4b4a      	ldr	r3, [pc, #296]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6819      	ldr	r1, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	011b      	lsls	r3, r3, #4
 8002ef6:	430b      	orrs	r3, r1
 8002ef8:	4944      	ldr	r1, [pc, #272]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002efa:	4313      	orrs	r3, r2
 8002efc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002efe:	7bfb      	ldrb	r3, [r7, #15]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d17d      	bne.n	8003000 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002f04:	4b41      	ldr	r3, [pc, #260]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a40      	ldr	r2, [pc, #256]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f0a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002f0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f10:	f7fe fa9c 	bl	800144c <HAL_GetTick>
 8002f14:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002f16:	e009      	b.n	8002f2c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f18:	f7fe fa98 	bl	800144c <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d902      	bls.n	8002f2c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	73fb      	strb	r3, [r7, #15]
        break;
 8002f2a:	e005      	b.n	8002f38 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002f2c:	4b37      	ldr	r3, [pc, #220]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d1ef      	bne.n	8002f18 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002f38:	7bfb      	ldrb	r3, [r7, #15]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d160      	bne.n	8003000 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d111      	bne.n	8002f68 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f44:	4b31      	ldr	r3, [pc, #196]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f46:	691b      	ldr	r3, [r3, #16]
 8002f48:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002f4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	6892      	ldr	r2, [r2, #8]
 8002f54:	0211      	lsls	r1, r2, #8
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	68d2      	ldr	r2, [r2, #12]
 8002f5a:	0912      	lsrs	r2, r2, #4
 8002f5c:	0452      	lsls	r2, r2, #17
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	492a      	ldr	r1, [pc, #168]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	610b      	str	r3, [r1, #16]
 8002f66:	e027      	b.n	8002fb8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d112      	bne.n	8002f94 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f6e:	4b27      	ldr	r3, [pc, #156]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f70:	691b      	ldr	r3, [r3, #16]
 8002f72:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002f76:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	6892      	ldr	r2, [r2, #8]
 8002f7e:	0211      	lsls	r1, r2, #8
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	6912      	ldr	r2, [r2, #16]
 8002f84:	0852      	lsrs	r2, r2, #1
 8002f86:	3a01      	subs	r2, #1
 8002f88:	0552      	lsls	r2, r2, #21
 8002f8a:	430a      	orrs	r2, r1
 8002f8c:	491f      	ldr	r1, [pc, #124]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	610b      	str	r3, [r1, #16]
 8002f92:	e011      	b.n	8002fb8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f94:	4b1d      	ldr	r3, [pc, #116]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f96:	691b      	ldr	r3, [r3, #16]
 8002f98:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002f9c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	6892      	ldr	r2, [r2, #8]
 8002fa4:	0211      	lsls	r1, r2, #8
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	6952      	ldr	r2, [r2, #20]
 8002faa:	0852      	lsrs	r2, r2, #1
 8002fac:	3a01      	subs	r2, #1
 8002fae:	0652      	lsls	r2, r2, #25
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	4916      	ldr	r1, [pc, #88]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002fb8:	4b14      	ldr	r3, [pc, #80]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a13      	ldr	r2, [pc, #76]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fbe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002fc2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fc4:	f7fe fa42 	bl	800144c <HAL_GetTick>
 8002fc8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002fca:	e009      	b.n	8002fe0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002fcc:	f7fe fa3e 	bl	800144c <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d902      	bls.n	8002fe0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	73fb      	strb	r3, [r7, #15]
          break;
 8002fde:	e005      	b.n	8002fec <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d0ef      	beq.n	8002fcc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002fec:	7bfb      	ldrb	r3, [r7, #15]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d106      	bne.n	8003000 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002ff2:	4b06      	ldr	r3, [pc, #24]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ff4:	691a      	ldr	r2, [r3, #16]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	4904      	ldr	r1, [pc, #16]	@ (800300c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003000:	7bfb      	ldrb	r3, [r7, #15]
}
 8003002:	4618      	mov	r0, r3
 8003004:	3710      	adds	r7, #16
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	40021000 	.word	0x40021000

08003010 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800301a:	2300      	movs	r3, #0
 800301c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800301e:	4b6a      	ldr	r3, [pc, #424]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	f003 0303 	and.w	r3, r3, #3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d018      	beq.n	800305c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800302a:	4b67      	ldr	r3, [pc, #412]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	f003 0203 	and.w	r2, r3, #3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	429a      	cmp	r2, r3
 8003038:	d10d      	bne.n	8003056 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
       ||
 800303e:	2b00      	cmp	r3, #0
 8003040:	d009      	beq.n	8003056 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003042:	4b61      	ldr	r3, [pc, #388]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	091b      	lsrs	r3, r3, #4
 8003048:	f003 0307 	and.w	r3, r3, #7
 800304c:	1c5a      	adds	r2, r3, #1
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
       ||
 8003052:	429a      	cmp	r2, r3
 8003054:	d047      	beq.n	80030e6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	73fb      	strb	r3, [r7, #15]
 800305a:	e044      	b.n	80030e6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2b03      	cmp	r3, #3
 8003062:	d018      	beq.n	8003096 <RCCEx_PLLSAI2_Config+0x86>
 8003064:	2b03      	cmp	r3, #3
 8003066:	d825      	bhi.n	80030b4 <RCCEx_PLLSAI2_Config+0xa4>
 8003068:	2b01      	cmp	r3, #1
 800306a:	d002      	beq.n	8003072 <RCCEx_PLLSAI2_Config+0x62>
 800306c:	2b02      	cmp	r3, #2
 800306e:	d009      	beq.n	8003084 <RCCEx_PLLSAI2_Config+0x74>
 8003070:	e020      	b.n	80030b4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003072:	4b55      	ldr	r3, [pc, #340]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d11d      	bne.n	80030ba <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003082:	e01a      	b.n	80030ba <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003084:	4b50      	ldr	r3, [pc, #320]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800308c:	2b00      	cmp	r3, #0
 800308e:	d116      	bne.n	80030be <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003094:	e013      	b.n	80030be <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003096:	4b4c      	ldr	r3, [pc, #304]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d10f      	bne.n	80030c2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80030a2:	4b49      	ldr	r3, [pc, #292]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d109      	bne.n	80030c2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80030b2:	e006      	b.n	80030c2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	73fb      	strb	r3, [r7, #15]
      break;
 80030b8:	e004      	b.n	80030c4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80030ba:	bf00      	nop
 80030bc:	e002      	b.n	80030c4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80030be:	bf00      	nop
 80030c0:	e000      	b.n	80030c4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80030c2:	bf00      	nop
    }

    if(status == HAL_OK)
 80030c4:	7bfb      	ldrb	r3, [r7, #15]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d10d      	bne.n	80030e6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80030ca:	4b3f      	ldr	r3, [pc, #252]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6819      	ldr	r1, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	3b01      	subs	r3, #1
 80030dc:	011b      	lsls	r3, r3, #4
 80030de:	430b      	orrs	r3, r1
 80030e0:	4939      	ldr	r1, [pc, #228]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80030e6:	7bfb      	ldrb	r3, [r7, #15]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d167      	bne.n	80031bc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80030ec:	4b36      	ldr	r3, [pc, #216]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a35      	ldr	r2, [pc, #212]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030f8:	f7fe f9a8 	bl	800144c <HAL_GetTick>
 80030fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80030fe:	e009      	b.n	8003114 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003100:	f7fe f9a4 	bl	800144c <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	2b02      	cmp	r3, #2
 800310c:	d902      	bls.n	8003114 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	73fb      	strb	r3, [r7, #15]
        break;
 8003112:	e005      	b.n	8003120 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003114:	4b2c      	ldr	r3, [pc, #176]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d1ef      	bne.n	8003100 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003120:	7bfb      	ldrb	r3, [r7, #15]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d14a      	bne.n	80031bc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d111      	bne.n	8003150 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800312c:	4b26      	ldr	r3, [pc, #152]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800312e:	695b      	ldr	r3, [r3, #20]
 8003130:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003134:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	6892      	ldr	r2, [r2, #8]
 800313c:	0211      	lsls	r1, r2, #8
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	68d2      	ldr	r2, [r2, #12]
 8003142:	0912      	lsrs	r2, r2, #4
 8003144:	0452      	lsls	r2, r2, #17
 8003146:	430a      	orrs	r2, r1
 8003148:	491f      	ldr	r1, [pc, #124]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800314a:	4313      	orrs	r3, r2
 800314c:	614b      	str	r3, [r1, #20]
 800314e:	e011      	b.n	8003174 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003150:	4b1d      	ldr	r3, [pc, #116]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003152:	695b      	ldr	r3, [r3, #20]
 8003154:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003158:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	6892      	ldr	r2, [r2, #8]
 8003160:	0211      	lsls	r1, r2, #8
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	6912      	ldr	r2, [r2, #16]
 8003166:	0852      	lsrs	r2, r2, #1
 8003168:	3a01      	subs	r2, #1
 800316a:	0652      	lsls	r2, r2, #25
 800316c:	430a      	orrs	r2, r1
 800316e:	4916      	ldr	r1, [pc, #88]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003170:	4313      	orrs	r3, r2
 8003172:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003174:	4b14      	ldr	r3, [pc, #80]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a13      	ldr	r2, [pc, #76]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800317a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800317e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003180:	f7fe f964 	bl	800144c <HAL_GetTick>
 8003184:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003186:	e009      	b.n	800319c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003188:	f7fe f960 	bl	800144c <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d902      	bls.n	800319c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	73fb      	strb	r3, [r7, #15]
          break;
 800319a:	e005      	b.n	80031a8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800319c:	4b0a      	ldr	r3, [pc, #40]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d0ef      	beq.n	8003188 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80031a8:	7bfb      	ldrb	r3, [r7, #15]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d106      	bne.n	80031bc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80031ae:	4b06      	ldr	r3, [pc, #24]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031b0:	695a      	ldr	r2, [r3, #20]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	695b      	ldr	r3, [r3, #20]
 80031b6:	4904      	ldr	r1, [pc, #16]	@ (80031c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031b8:	4313      	orrs	r3, r2
 80031ba:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80031bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	40021000 	.word	0x40021000

080031cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d101      	bne.n	80031de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e049      	b.n	8003272 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d106      	bne.n	80031f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f000 f841 	bl	800327a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2202      	movs	r2, #2
 80031fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	3304      	adds	r3, #4
 8003208:	4619      	mov	r1, r3
 800320a:	4610      	mov	r0, r2
 800320c:	f000 f9e0 	bl	80035d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	3708      	adds	r7, #8
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}

0800327a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800327a:	b480      	push	{r7}
 800327c:	b083      	sub	sp, #12
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003282:	bf00      	nop
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
	...

08003290 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003290:	b480      	push	{r7}
 8003292:	b085      	sub	sp, #20
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d001      	beq.n	80032a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e04f      	b.n	8003348 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2202      	movs	r2, #2
 80032ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	68da      	ldr	r2, [r3, #12]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f042 0201 	orr.w	r2, r2, #1
 80032be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a23      	ldr	r2, [pc, #140]	@ (8003354 <HAL_TIM_Base_Start_IT+0xc4>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d01d      	beq.n	8003306 <HAL_TIM_Base_Start_IT+0x76>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032d2:	d018      	beq.n	8003306 <HAL_TIM_Base_Start_IT+0x76>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a1f      	ldr	r2, [pc, #124]	@ (8003358 <HAL_TIM_Base_Start_IT+0xc8>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d013      	beq.n	8003306 <HAL_TIM_Base_Start_IT+0x76>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a1e      	ldr	r2, [pc, #120]	@ (800335c <HAL_TIM_Base_Start_IT+0xcc>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d00e      	beq.n	8003306 <HAL_TIM_Base_Start_IT+0x76>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a1c      	ldr	r2, [pc, #112]	@ (8003360 <HAL_TIM_Base_Start_IT+0xd0>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d009      	beq.n	8003306 <HAL_TIM_Base_Start_IT+0x76>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a1b      	ldr	r2, [pc, #108]	@ (8003364 <HAL_TIM_Base_Start_IT+0xd4>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d004      	beq.n	8003306 <HAL_TIM_Base_Start_IT+0x76>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a19      	ldr	r2, [pc, #100]	@ (8003368 <HAL_TIM_Base_Start_IT+0xd8>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d115      	bne.n	8003332 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	689a      	ldr	r2, [r3, #8]
 800330c:	4b17      	ldr	r3, [pc, #92]	@ (800336c <HAL_TIM_Base_Start_IT+0xdc>)
 800330e:	4013      	ands	r3, r2
 8003310:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2b06      	cmp	r3, #6
 8003316:	d015      	beq.n	8003344 <HAL_TIM_Base_Start_IT+0xb4>
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800331e:	d011      	beq.n	8003344 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f042 0201 	orr.w	r2, r2, #1
 800332e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003330:	e008      	b.n	8003344 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f042 0201 	orr.w	r2, r2, #1
 8003340:	601a      	str	r2, [r3, #0]
 8003342:	e000      	b.n	8003346 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003344:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3714      	adds	r7, #20
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr
 8003354:	40012c00 	.word	0x40012c00
 8003358:	40000400 	.word	0x40000400
 800335c:	40000800 	.word	0x40000800
 8003360:	40000c00 	.word	0x40000c00
 8003364:	40013400 	.word	0x40013400
 8003368:	40014000 	.word	0x40014000
 800336c:	00010007 	.word	0x00010007

08003370 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b084      	sub	sp, #16
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	691b      	ldr	r3, [r3, #16]
 8003386:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	f003 0302 	and.w	r3, r3, #2
 800338e:	2b00      	cmp	r3, #0
 8003390:	d020      	beq.n	80033d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d01b      	beq.n	80033d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f06f 0202 	mvn.w	r2, #2
 80033a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	699b      	ldr	r3, [r3, #24]
 80033b2:	f003 0303 	and.w	r3, r3, #3
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d003      	beq.n	80033c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f000 f8e9 	bl	8003592 <HAL_TIM_IC_CaptureCallback>
 80033c0:	e005      	b.n	80033ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f000 f8db 	bl	800357e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	f000 f8ec 	bl	80035a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	f003 0304 	and.w	r3, r3, #4
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d020      	beq.n	8003420 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	f003 0304 	and.w	r3, r3, #4
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d01b      	beq.n	8003420 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f06f 0204 	mvn.w	r2, #4
 80033f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2202      	movs	r2, #2
 80033f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	699b      	ldr	r3, [r3, #24]
 80033fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003402:	2b00      	cmp	r3, #0
 8003404:	d003      	beq.n	800340e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f000 f8c3 	bl	8003592 <HAL_TIM_IC_CaptureCallback>
 800340c:	e005      	b.n	800341a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f000 f8b5 	bl	800357e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	f000 f8c6 	bl	80035a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	f003 0308 	and.w	r3, r3, #8
 8003426:	2b00      	cmp	r3, #0
 8003428:	d020      	beq.n	800346c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f003 0308 	and.w	r3, r3, #8
 8003430:	2b00      	cmp	r3, #0
 8003432:	d01b      	beq.n	800346c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f06f 0208 	mvn.w	r2, #8
 800343c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2204      	movs	r2, #4
 8003442:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	69db      	ldr	r3, [r3, #28]
 800344a:	f003 0303 	and.w	r3, r3, #3
 800344e:	2b00      	cmp	r3, #0
 8003450:	d003      	beq.n	800345a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 f89d 	bl	8003592 <HAL_TIM_IC_CaptureCallback>
 8003458:	e005      	b.n	8003466 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f000 f88f 	bl	800357e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f000 f8a0 	bl	80035a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2200      	movs	r2, #0
 800346a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	f003 0310 	and.w	r3, r3, #16
 8003472:	2b00      	cmp	r3, #0
 8003474:	d020      	beq.n	80034b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f003 0310 	and.w	r3, r3, #16
 800347c:	2b00      	cmp	r3, #0
 800347e:	d01b      	beq.n	80034b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f06f 0210 	mvn.w	r2, #16
 8003488:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2208      	movs	r2, #8
 800348e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	69db      	ldr	r3, [r3, #28]
 8003496:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800349a:	2b00      	cmp	r3, #0
 800349c:	d003      	beq.n	80034a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 f877 	bl	8003592 <HAL_TIM_IC_CaptureCallback>
 80034a4:	e005      	b.n	80034b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f000 f869 	bl	800357e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f000 f87a 	bl	80035a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2200      	movs	r2, #0
 80034b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	f003 0301 	and.w	r3, r3, #1
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d00c      	beq.n	80034dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f003 0301 	and.w	r3, r3, #1
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d007      	beq.n	80034dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f06f 0201 	mvn.w	r2, #1
 80034d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f7fd fd26 	bl	8000f28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d104      	bne.n	80034f0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00c      	beq.n	800350a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d007      	beq.n	800350a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003502:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f000 f913 	bl	8003730 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00c      	beq.n	800352e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800351a:	2b00      	cmp	r3, #0
 800351c:	d007      	beq.n	800352e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003526:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f000 f90b 	bl	8003744 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00c      	beq.n	8003552 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800353e:	2b00      	cmp	r3, #0
 8003540:	d007      	beq.n	8003552 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800354a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f000 f834 	bl	80035ba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	f003 0320 	and.w	r3, r3, #32
 8003558:	2b00      	cmp	r3, #0
 800355a:	d00c      	beq.n	8003576 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	f003 0320 	and.w	r3, r3, #32
 8003562:	2b00      	cmp	r3, #0
 8003564:	d007      	beq.n	8003576 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f06f 0220 	mvn.w	r2, #32
 800356e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f000 f8d3 	bl	800371c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003576:	bf00      	nop
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}

0800357e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800357e:	b480      	push	{r7}
 8003580:	b083      	sub	sp, #12
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003586:	bf00      	nop
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr

08003592 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003592:	b480      	push	{r7}
 8003594:	b083      	sub	sp, #12
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800359a:	bf00      	nop
 800359c:	370c      	adds	r7, #12
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr

080035a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80035a6:	b480      	push	{r7}
 80035a8:	b083      	sub	sp, #12
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80035ae:	bf00      	nop
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr

080035ba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80035ba:	b480      	push	{r7}
 80035bc:	b083      	sub	sp, #12
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80035c2:	bf00      	nop
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
	...

080035d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b085      	sub	sp, #20
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4a46      	ldr	r2, [pc, #280]	@ (80036fc <TIM_Base_SetConfig+0x12c>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d013      	beq.n	8003610 <TIM_Base_SetConfig+0x40>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035ee:	d00f      	beq.n	8003610 <TIM_Base_SetConfig+0x40>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	4a43      	ldr	r2, [pc, #268]	@ (8003700 <TIM_Base_SetConfig+0x130>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d00b      	beq.n	8003610 <TIM_Base_SetConfig+0x40>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4a42      	ldr	r2, [pc, #264]	@ (8003704 <TIM_Base_SetConfig+0x134>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d007      	beq.n	8003610 <TIM_Base_SetConfig+0x40>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	4a41      	ldr	r2, [pc, #260]	@ (8003708 <TIM_Base_SetConfig+0x138>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d003      	beq.n	8003610 <TIM_Base_SetConfig+0x40>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	4a40      	ldr	r2, [pc, #256]	@ (800370c <TIM_Base_SetConfig+0x13c>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d108      	bne.n	8003622 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003616:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	68fa      	ldr	r2, [r7, #12]
 800361e:	4313      	orrs	r3, r2
 8003620:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a35      	ldr	r2, [pc, #212]	@ (80036fc <TIM_Base_SetConfig+0x12c>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d01f      	beq.n	800366a <TIM_Base_SetConfig+0x9a>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003630:	d01b      	beq.n	800366a <TIM_Base_SetConfig+0x9a>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a32      	ldr	r2, [pc, #200]	@ (8003700 <TIM_Base_SetConfig+0x130>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d017      	beq.n	800366a <TIM_Base_SetConfig+0x9a>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a31      	ldr	r2, [pc, #196]	@ (8003704 <TIM_Base_SetConfig+0x134>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d013      	beq.n	800366a <TIM_Base_SetConfig+0x9a>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a30      	ldr	r2, [pc, #192]	@ (8003708 <TIM_Base_SetConfig+0x138>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d00f      	beq.n	800366a <TIM_Base_SetConfig+0x9a>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a2f      	ldr	r2, [pc, #188]	@ (800370c <TIM_Base_SetConfig+0x13c>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d00b      	beq.n	800366a <TIM_Base_SetConfig+0x9a>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a2e      	ldr	r2, [pc, #184]	@ (8003710 <TIM_Base_SetConfig+0x140>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d007      	beq.n	800366a <TIM_Base_SetConfig+0x9a>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a2d      	ldr	r2, [pc, #180]	@ (8003714 <TIM_Base_SetConfig+0x144>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d003      	beq.n	800366a <TIM_Base_SetConfig+0x9a>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a2c      	ldr	r2, [pc, #176]	@ (8003718 <TIM_Base_SetConfig+0x148>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d108      	bne.n	800367c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003670:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	68fa      	ldr	r2, [r7, #12]
 8003678:	4313      	orrs	r3, r2
 800367a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	695b      	ldr	r3, [r3, #20]
 8003686:	4313      	orrs	r3, r2
 8003688:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	689a      	ldr	r2, [r3, #8]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	4a16      	ldr	r2, [pc, #88]	@ (80036fc <TIM_Base_SetConfig+0x12c>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d00f      	beq.n	80036c8 <TIM_Base_SetConfig+0xf8>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	4a18      	ldr	r2, [pc, #96]	@ (800370c <TIM_Base_SetConfig+0x13c>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d00b      	beq.n	80036c8 <TIM_Base_SetConfig+0xf8>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	4a17      	ldr	r2, [pc, #92]	@ (8003710 <TIM_Base_SetConfig+0x140>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d007      	beq.n	80036c8 <TIM_Base_SetConfig+0xf8>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	4a16      	ldr	r2, [pc, #88]	@ (8003714 <TIM_Base_SetConfig+0x144>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d003      	beq.n	80036c8 <TIM_Base_SetConfig+0xf8>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	4a15      	ldr	r2, [pc, #84]	@ (8003718 <TIM_Base_SetConfig+0x148>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d103      	bne.n	80036d0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	691a      	ldr	r2, [r3, #16]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2201      	movs	r2, #1
 80036d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	691b      	ldr	r3, [r3, #16]
 80036da:	f003 0301 	and.w	r3, r3, #1
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d105      	bne.n	80036ee <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	691b      	ldr	r3, [r3, #16]
 80036e6:	f023 0201 	bic.w	r2, r3, #1
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	611a      	str	r2, [r3, #16]
  }
}
 80036ee:	bf00      	nop
 80036f0:	3714      	adds	r7, #20
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr
 80036fa:	bf00      	nop
 80036fc:	40012c00 	.word	0x40012c00
 8003700:	40000400 	.word	0x40000400
 8003704:	40000800 	.word	0x40000800
 8003708:	40000c00 	.word	0x40000c00
 800370c:	40013400 	.word	0x40013400
 8003710:	40014000 	.word	0x40014000
 8003714:	40014400 	.word	0x40014400
 8003718:	40014800 	.word	0x40014800

0800371c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003724:	bf00      	nop
 8003726:	370c      	adds	r7, #12
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr

08003730 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003738:	bf00      	nop
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800374c:	bf00      	nop
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b082      	sub	sp, #8
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d101      	bne.n	800376a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e040      	b.n	80037ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800376e:	2b00      	cmp	r3, #0
 8003770:	d106      	bne.n	8003780 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f7fd fda4 	bl	80012c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2224      	movs	r2, #36	@ 0x24
 8003784:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f022 0201 	bic.w	r2, r2, #1
 8003794:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379a:	2b00      	cmp	r3, #0
 800379c:	d002      	beq.n	80037a4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 ff58 	bl	8004654 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f000 fc9d 	bl	80040e4 <UART_SetConfig>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d101      	bne.n	80037b4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e01b      	b.n	80037ec <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	685a      	ldr	r2, [r3, #4]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80037c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	689a      	ldr	r2, [r3, #8]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80037d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f042 0201 	orr.w	r2, r2, #1
 80037e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	f000 ffd7 	bl	8004798 <UART_CheckIdleState>
 80037ea:	4603      	mov	r3, r0
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3708      	adds	r7, #8
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}

080037f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b08a      	sub	sp, #40	@ 0x28
 80037f8:	af02      	add	r7, sp, #8
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	60b9      	str	r1, [r7, #8]
 80037fe:	603b      	str	r3, [r7, #0]
 8003800:	4613      	mov	r3, r2
 8003802:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003808:	2b20      	cmp	r3, #32
 800380a:	d177      	bne.n	80038fc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d002      	beq.n	8003818 <HAL_UART_Transmit+0x24>
 8003812:	88fb      	ldrh	r3, [r7, #6]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d101      	bne.n	800381c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e070      	b.n	80038fe <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2221      	movs	r2, #33	@ 0x21
 8003828:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800382a:	f7fd fe0f 	bl	800144c <HAL_GetTick>
 800382e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	88fa      	ldrh	r2, [r7, #6]
 8003834:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	88fa      	ldrh	r2, [r7, #6]
 800383c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003848:	d108      	bne.n	800385c <HAL_UART_Transmit+0x68>
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	691b      	ldr	r3, [r3, #16]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d104      	bne.n	800385c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003852:	2300      	movs	r3, #0
 8003854:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	61bb      	str	r3, [r7, #24]
 800385a:	e003      	b.n	8003864 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003860:	2300      	movs	r3, #0
 8003862:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003864:	e02f      	b.n	80038c6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	9300      	str	r3, [sp, #0]
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	2200      	movs	r2, #0
 800386e:	2180      	movs	r1, #128	@ 0x80
 8003870:	68f8      	ldr	r0, [r7, #12]
 8003872:	f001 f839 	bl	80048e8 <UART_WaitOnFlagUntilTimeout>
 8003876:	4603      	mov	r3, r0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d004      	beq.n	8003886 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2220      	movs	r2, #32
 8003880:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e03b      	b.n	80038fe <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d10b      	bne.n	80038a4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	881a      	ldrh	r2, [r3, #0]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003898:	b292      	uxth	r2, r2
 800389a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	3302      	adds	r3, #2
 80038a0:	61bb      	str	r3, [r7, #24]
 80038a2:	e007      	b.n	80038b4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	781a      	ldrb	r2, [r3, #0]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	3301      	adds	r3, #1
 80038b2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	3b01      	subs	r3, #1
 80038be:	b29a      	uxth	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1c9      	bne.n	8003866 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	9300      	str	r3, [sp, #0]
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	2200      	movs	r2, #0
 80038da:	2140      	movs	r1, #64	@ 0x40
 80038dc:	68f8      	ldr	r0, [r7, #12]
 80038de:	f001 f803 	bl	80048e8 <UART_WaitOnFlagUntilTimeout>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d004      	beq.n	80038f2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2220      	movs	r2, #32
 80038ec:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e005      	b.n	80038fe <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2220      	movs	r2, #32
 80038f6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80038f8:	2300      	movs	r3, #0
 80038fa:	e000      	b.n	80038fe <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80038fc:	2302      	movs	r3, #2
  }
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3720      	adds	r7, #32
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}

08003906 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003906:	b580      	push	{r7, lr}
 8003908:	b08a      	sub	sp, #40	@ 0x28
 800390a:	af02      	add	r7, sp, #8
 800390c:	60f8      	str	r0, [r7, #12]
 800390e:	60b9      	str	r1, [r7, #8]
 8003910:	603b      	str	r3, [r7, #0]
 8003912:	4613      	mov	r3, r2
 8003914:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800391c:	2b20      	cmp	r3, #32
 800391e:	f040 80b6 	bne.w	8003a8e <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d002      	beq.n	800392e <HAL_UART_Receive+0x28>
 8003928:	88fb      	ldrh	r3, [r7, #6]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d101      	bne.n	8003932 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e0ae      	b.n	8003a90 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2200      	movs	r2, #0
 8003936:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2222      	movs	r2, #34	@ 0x22
 800393e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2200      	movs	r2, #0
 8003946:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003948:	f7fd fd80 	bl	800144c <HAL_GetTick>
 800394c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	88fa      	ldrh	r2, [r7, #6]
 8003952:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	88fa      	ldrh	r2, [r7, #6]
 800395a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003966:	d10e      	bne.n	8003986 <HAL_UART_Receive+0x80>
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	691b      	ldr	r3, [r3, #16]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d105      	bne.n	800397c <HAL_UART_Receive+0x76>
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003976:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800397a:	e02d      	b.n	80039d8 <HAL_UART_Receive+0xd2>
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	22ff      	movs	r2, #255	@ 0xff
 8003980:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003984:	e028      	b.n	80039d8 <HAL_UART_Receive+0xd2>
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10d      	bne.n	80039aa <HAL_UART_Receive+0xa4>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	691b      	ldr	r3, [r3, #16]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d104      	bne.n	80039a0 <HAL_UART_Receive+0x9a>
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	22ff      	movs	r2, #255	@ 0xff
 800399a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800399e:	e01b      	b.n	80039d8 <HAL_UART_Receive+0xd2>
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	227f      	movs	r2, #127	@ 0x7f
 80039a4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80039a8:	e016      	b.n	80039d8 <HAL_UART_Receive+0xd2>
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039b2:	d10d      	bne.n	80039d0 <HAL_UART_Receive+0xca>
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	691b      	ldr	r3, [r3, #16]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d104      	bne.n	80039c6 <HAL_UART_Receive+0xc0>
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	227f      	movs	r2, #127	@ 0x7f
 80039c0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80039c4:	e008      	b.n	80039d8 <HAL_UART_Receive+0xd2>
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	223f      	movs	r2, #63	@ 0x3f
 80039ca:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80039ce:	e003      	b.n	80039d8 <HAL_UART_Receive+0xd2>
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80039de:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039e8:	d108      	bne.n	80039fc <HAL_UART_Receive+0xf6>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d104      	bne.n	80039fc <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80039f2:	2300      	movs	r3, #0
 80039f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	61bb      	str	r3, [r7, #24]
 80039fa:	e003      	b.n	8003a04 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a00:	2300      	movs	r3, #0
 8003a02:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003a04:	e037      	b.n	8003a76 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	9300      	str	r3, [sp, #0]
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	2120      	movs	r1, #32
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	f000 ff69 	bl	80048e8 <UART_WaitOnFlagUntilTimeout>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d005      	beq.n	8003a28 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e033      	b.n	8003a90 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d10c      	bne.n	8003a48 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003a34:	b29a      	uxth	r2, r3
 8003a36:	8a7b      	ldrh	r3, [r7, #18]
 8003a38:	4013      	ands	r3, r2
 8003a3a:	b29a      	uxth	r2, r3
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	3302      	adds	r3, #2
 8003a44:	61bb      	str	r3, [r7, #24]
 8003a46:	e00d      	b.n	8003a64 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003a4e:	b29b      	uxth	r3, r3
 8003a50:	b2da      	uxtb	r2, r3
 8003a52:	8a7b      	ldrh	r3, [r7, #18]
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	4013      	ands	r3, r2
 8003a58:	b2da      	uxtb	r2, r3
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	3301      	adds	r3, #1
 8003a62:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d1c1      	bne.n	8003a06 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2220      	movs	r2, #32
 8003a86:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	e000      	b.n	8003a90 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8003a8e:	2302      	movs	r3, #2
  }
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3720      	adds	r7, #32
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}

08003a98 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b0ba      	sub	sp, #232	@ 0xe8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	69db      	ldr	r3, [r3, #28]
 8003aa6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003abe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003ac2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003acc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d115      	bne.n	8003b00 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003ad4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ad8:	f003 0320 	and.w	r3, r3, #32
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d00f      	beq.n	8003b00 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003ae0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ae4:	f003 0320 	and.w	r3, r3, #32
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d009      	beq.n	8003b00 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	f000 82ca 	beq.w	800408a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	4798      	blx	r3
      }
      return;
 8003afe:	e2c4      	b.n	800408a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003b00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	f000 8117 	beq.w	8003d38 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003b0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b0e:	f003 0301 	and.w	r3, r3, #1
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d106      	bne.n	8003b24 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003b16:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003b1a:	4b85      	ldr	r3, [pc, #532]	@ (8003d30 <HAL_UART_IRQHandler+0x298>)
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	f000 810a 	beq.w	8003d38 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003b24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b28:	f003 0301 	and.w	r3, r3, #1
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d011      	beq.n	8003b54 <HAL_UART_IRQHandler+0xbc>
 8003b30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d00b      	beq.n	8003b54 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2201      	movs	r2, #1
 8003b42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b4a:	f043 0201 	orr.w	r2, r3, #1
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b58:	f003 0302 	and.w	r3, r3, #2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d011      	beq.n	8003b84 <HAL_UART_IRQHandler+0xec>
 8003b60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b64:	f003 0301 	and.w	r3, r3, #1
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00b      	beq.n	8003b84 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	2202      	movs	r2, #2
 8003b72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b7a:	f043 0204 	orr.w	r2, r3, #4
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b88:	f003 0304 	and.w	r3, r3, #4
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d011      	beq.n	8003bb4 <HAL_UART_IRQHandler+0x11c>
 8003b90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b94:	f003 0301 	and.w	r3, r3, #1
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d00b      	beq.n	8003bb4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2204      	movs	r2, #4
 8003ba2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003baa:	f043 0202 	orr.w	r2, r3, #2
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003bb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bb8:	f003 0308 	and.w	r3, r3, #8
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d017      	beq.n	8003bf0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003bc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bc4:	f003 0320 	and.w	r3, r3, #32
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d105      	bne.n	8003bd8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003bcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003bd0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d00b      	beq.n	8003bf0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	2208      	movs	r2, #8
 8003bde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003be6:	f043 0208 	orr.w	r2, r3, #8
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003bf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bf4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d012      	beq.n	8003c22 <HAL_UART_IRQHandler+0x18a>
 8003bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c00:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d00c      	beq.n	8003c22 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c18:	f043 0220 	orr.w	r2, r3, #32
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	f000 8230 	beq.w	800408e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c32:	f003 0320 	and.w	r3, r3, #32
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00d      	beq.n	8003c56 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003c3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c3e:	f003 0320 	and.w	r3, r3, #32
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d007      	beq.n	8003c56 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d003      	beq.n	8003c56 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c5c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c6a:	2b40      	cmp	r3, #64	@ 0x40
 8003c6c:	d005      	beq.n	8003c7a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003c6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c72:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d04f      	beq.n	8003d1a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f000 fea1 	bl	80049c2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c8a:	2b40      	cmp	r3, #64	@ 0x40
 8003c8c:	d141      	bne.n	8003d12 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	3308      	adds	r3, #8
 8003c94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003c9c:	e853 3f00 	ldrex	r3, [r3]
 8003ca0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003ca4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003ca8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003cac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	3308      	adds	r3, #8
 8003cb6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003cba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003cbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cc2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003cc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003cca:	e841 2300 	strex	r3, r2, [r1]
 8003cce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003cd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d1d9      	bne.n	8003c8e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d013      	beq.n	8003d0a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ce6:	4a13      	ldr	r2, [pc, #76]	@ (8003d34 <HAL_UART_IRQHandler+0x29c>)
 8003ce8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7fd fcfc 	bl	80016ec <HAL_DMA_Abort_IT>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d017      	beq.n	8003d2a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003d04:	4610      	mov	r0, r2
 8003d06:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d08:	e00f      	b.n	8003d2a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f000 f9d4 	bl	80040b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d10:	e00b      	b.n	8003d2a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 f9d0 	bl	80040b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d18:	e007      	b.n	8003d2a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 f9cc 	bl	80040b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003d28:	e1b1      	b.n	800408e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d2a:	bf00      	nop
    return;
 8003d2c:	e1af      	b.n	800408e <HAL_UART_IRQHandler+0x5f6>
 8003d2e:	bf00      	nop
 8003d30:	04000120 	.word	0x04000120
 8003d34:	08004a8b 	.word	0x08004a8b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	f040 816a 	bne.w	8004016 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003d42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d46:	f003 0310 	and.w	r3, r3, #16
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 8163 	beq.w	8004016 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003d50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d54:	f003 0310 	and.w	r3, r3, #16
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	f000 815c 	beq.w	8004016 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2210      	movs	r2, #16
 8003d64:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d70:	2b40      	cmp	r3, #64	@ 0x40
 8003d72:	f040 80d4 	bne.w	8003f1e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003d82:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	f000 80ad 	beq.w	8003ee6 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003d92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003d96:	429a      	cmp	r2, r3
 8003d98:	f080 80a5 	bcs.w	8003ee6 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003da2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0320 	and.w	r3, r3, #32
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	f040 8086 	bne.w	8003ec4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003dc4:	e853 3f00 	ldrex	r3, [r3]
 8003dc8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003dcc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003dd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003dd4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	461a      	mov	r2, r3
 8003dde:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003de2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003de6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003dee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003df2:	e841 2300 	strex	r3, r2, [r1]
 8003df6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003dfa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1da      	bne.n	8003db8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	3308      	adds	r3, #8
 8003e08:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e0c:	e853 3f00 	ldrex	r3, [r3]
 8003e10:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003e12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003e14:	f023 0301 	bic.w	r3, r3, #1
 8003e18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	3308      	adds	r3, #8
 8003e22:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003e26:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003e2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e2c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003e2e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003e32:	e841 2300 	strex	r3, r2, [r1]
 8003e36:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003e38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d1e1      	bne.n	8003e02 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	3308      	adds	r3, #8
 8003e44:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e48:	e853 3f00 	ldrex	r3, [r3]
 8003e4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003e4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	3308      	adds	r3, #8
 8003e5e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003e62:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003e64:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e66:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003e68:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003e6a:	e841 2300 	strex	r3, r2, [r1]
 8003e6e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003e70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1e3      	bne.n	8003e3e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2220      	movs	r2, #32
 8003e7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e8c:	e853 3f00 	ldrex	r3, [r3]
 8003e90:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003e92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e94:	f023 0310 	bic.w	r3, r3, #16
 8003e98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ea6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003ea8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eaa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003eac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003eae:	e841 2300 	strex	r3, r2, [r1]
 8003eb2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003eb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1e4      	bne.n	8003e84 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f7fd fbd6 	bl	8001670 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2202      	movs	r2, #2
 8003ec8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	b29b      	uxth	r3, r3
 8003edc:	4619      	mov	r1, r3
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 f8f4 	bl	80040cc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003ee4:	e0d5      	b.n	8004092 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003eec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	f040 80ce 	bne.w	8004092 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0320 	and.w	r3, r3, #32
 8003f02:	2b20      	cmp	r3, #32
 8003f04:	f040 80c5 	bne.w	8004092 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2202      	movs	r2, #2
 8003f0c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003f14:	4619      	mov	r1, r3
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f000 f8d8 	bl	80040cc <HAL_UARTEx_RxEventCallback>
      return;
 8003f1c:	e0b9      	b.n	8004092 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	f000 80ab 	beq.w	8004096 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8003f40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f000 80a6 	beq.w	8004096 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f52:	e853 3f00 	ldrex	r3, [r3]
 8003f56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003f58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f5e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	461a      	mov	r2, r3
 8003f68:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003f6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f6e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003f72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f74:	e841 2300 	strex	r3, r2, [r1]
 8003f78:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003f7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d1e4      	bne.n	8003f4a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	3308      	adds	r3, #8
 8003f86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8a:	e853 3f00 	ldrex	r3, [r3]
 8003f8e:	623b      	str	r3, [r7, #32]
   return(result);
 8003f90:	6a3b      	ldr	r3, [r7, #32]
 8003f92:	f023 0301 	bic.w	r3, r3, #1
 8003f96:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	3308      	adds	r3, #8
 8003fa0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003fa4:	633a      	str	r2, [r7, #48]	@ 0x30
 8003fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fa8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003faa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003fac:	e841 2300 	strex	r3, r2, [r1]
 8003fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d1e3      	bne.n	8003f80 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2220      	movs	r2, #32
 8003fbc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	e853 3f00 	ldrex	r3, [r3]
 8003fd8:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f023 0310 	bic.w	r3, r3, #16
 8003fe0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	461a      	mov	r2, r3
 8003fea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003fee:	61fb      	str	r3, [r7, #28]
 8003ff0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ff2:	69b9      	ldr	r1, [r7, #24]
 8003ff4:	69fa      	ldr	r2, [r7, #28]
 8003ff6:	e841 2300 	strex	r3, r2, [r1]
 8003ffa:	617b      	str	r3, [r7, #20]
   return(result);
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1e4      	bne.n	8003fcc <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2202      	movs	r2, #2
 8004006:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004008:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800400c:	4619      	mov	r1, r3
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f000 f85c 	bl	80040cc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004014:	e03f      	b.n	8004096 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800401a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d00e      	beq.n	8004040 <HAL_UART_IRQHandler+0x5a8>
 8004022:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004026:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d008      	beq.n	8004040 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004036:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f000 fd66 	bl	8004b0a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800403e:	e02d      	b.n	800409c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004040:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004044:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00e      	beq.n	800406a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800404c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004050:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004054:	2b00      	cmp	r3, #0
 8004056:	d008      	beq.n	800406a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800405c:	2b00      	cmp	r3, #0
 800405e:	d01c      	beq.n	800409a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	4798      	blx	r3
    }
    return;
 8004068:	e017      	b.n	800409a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800406a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800406e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004072:	2b00      	cmp	r3, #0
 8004074:	d012      	beq.n	800409c <HAL_UART_IRQHandler+0x604>
 8004076:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800407a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800407e:	2b00      	cmp	r3, #0
 8004080:	d00c      	beq.n	800409c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 fd17 	bl	8004ab6 <UART_EndTransmit_IT>
    return;
 8004088:	e008      	b.n	800409c <HAL_UART_IRQHandler+0x604>
      return;
 800408a:	bf00      	nop
 800408c:	e006      	b.n	800409c <HAL_UART_IRQHandler+0x604>
    return;
 800408e:	bf00      	nop
 8004090:	e004      	b.n	800409c <HAL_UART_IRQHandler+0x604>
      return;
 8004092:	bf00      	nop
 8004094:	e002      	b.n	800409c <HAL_UART_IRQHandler+0x604>
      return;
 8004096:	bf00      	nop
 8004098:	e000      	b.n	800409c <HAL_UART_IRQHandler+0x604>
    return;
 800409a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800409c:	37e8      	adds	r7, #232	@ 0xe8
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop

080040a4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80040ac:	bf00      	nop
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80040c0:	bf00      	nop
 80040c2:	370c      	adds	r7, #12
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr

080040cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	460b      	mov	r3, r1
 80040d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80040d8:	bf00      	nop
 80040da:	370c      	adds	r7, #12
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040e8:	b08a      	sub	sp, #40	@ 0x28
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80040ee:	2300      	movs	r3, #0
 80040f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	689a      	ldr	r2, [r3, #8]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	691b      	ldr	r3, [r3, #16]
 80040fc:	431a      	orrs	r2, r3
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	431a      	orrs	r2, r3
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	69db      	ldr	r3, [r3, #28]
 8004108:	4313      	orrs	r3, r2
 800410a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	4ba4      	ldr	r3, [pc, #656]	@ (80043a4 <UART_SetConfig+0x2c0>)
 8004114:	4013      	ands	r3, r2
 8004116:	68fa      	ldr	r2, [r7, #12]
 8004118:	6812      	ldr	r2, [r2, #0]
 800411a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800411c:	430b      	orrs	r3, r1
 800411e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	68da      	ldr	r2, [r3, #12]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	430a      	orrs	r2, r1
 8004134:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	699b      	ldr	r3, [r3, #24]
 800413a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a99      	ldr	r2, [pc, #612]	@ (80043a8 <UART_SetConfig+0x2c4>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d004      	beq.n	8004150 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6a1b      	ldr	r3, [r3, #32]
 800414a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800414c:	4313      	orrs	r3, r2
 800414e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004160:	430a      	orrs	r2, r1
 8004162:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a90      	ldr	r2, [pc, #576]	@ (80043ac <UART_SetConfig+0x2c8>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d126      	bne.n	80041bc <UART_SetConfig+0xd8>
 800416e:	4b90      	ldr	r3, [pc, #576]	@ (80043b0 <UART_SetConfig+0x2cc>)
 8004170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004174:	f003 0303 	and.w	r3, r3, #3
 8004178:	2b03      	cmp	r3, #3
 800417a:	d81b      	bhi.n	80041b4 <UART_SetConfig+0xd0>
 800417c:	a201      	add	r2, pc, #4	@ (adr r2, 8004184 <UART_SetConfig+0xa0>)
 800417e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004182:	bf00      	nop
 8004184:	08004195 	.word	0x08004195
 8004188:	080041a5 	.word	0x080041a5
 800418c:	0800419d 	.word	0x0800419d
 8004190:	080041ad 	.word	0x080041ad
 8004194:	2301      	movs	r3, #1
 8004196:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800419a:	e116      	b.n	80043ca <UART_SetConfig+0x2e6>
 800419c:	2302      	movs	r3, #2
 800419e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041a2:	e112      	b.n	80043ca <UART_SetConfig+0x2e6>
 80041a4:	2304      	movs	r3, #4
 80041a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041aa:	e10e      	b.n	80043ca <UART_SetConfig+0x2e6>
 80041ac:	2308      	movs	r3, #8
 80041ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041b2:	e10a      	b.n	80043ca <UART_SetConfig+0x2e6>
 80041b4:	2310      	movs	r3, #16
 80041b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041ba:	e106      	b.n	80043ca <UART_SetConfig+0x2e6>
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a7c      	ldr	r2, [pc, #496]	@ (80043b4 <UART_SetConfig+0x2d0>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d138      	bne.n	8004238 <UART_SetConfig+0x154>
 80041c6:	4b7a      	ldr	r3, [pc, #488]	@ (80043b0 <UART_SetConfig+0x2cc>)
 80041c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041cc:	f003 030c 	and.w	r3, r3, #12
 80041d0:	2b0c      	cmp	r3, #12
 80041d2:	d82d      	bhi.n	8004230 <UART_SetConfig+0x14c>
 80041d4:	a201      	add	r2, pc, #4	@ (adr r2, 80041dc <UART_SetConfig+0xf8>)
 80041d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041da:	bf00      	nop
 80041dc:	08004211 	.word	0x08004211
 80041e0:	08004231 	.word	0x08004231
 80041e4:	08004231 	.word	0x08004231
 80041e8:	08004231 	.word	0x08004231
 80041ec:	08004221 	.word	0x08004221
 80041f0:	08004231 	.word	0x08004231
 80041f4:	08004231 	.word	0x08004231
 80041f8:	08004231 	.word	0x08004231
 80041fc:	08004219 	.word	0x08004219
 8004200:	08004231 	.word	0x08004231
 8004204:	08004231 	.word	0x08004231
 8004208:	08004231 	.word	0x08004231
 800420c:	08004229 	.word	0x08004229
 8004210:	2300      	movs	r3, #0
 8004212:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004216:	e0d8      	b.n	80043ca <UART_SetConfig+0x2e6>
 8004218:	2302      	movs	r3, #2
 800421a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800421e:	e0d4      	b.n	80043ca <UART_SetConfig+0x2e6>
 8004220:	2304      	movs	r3, #4
 8004222:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004226:	e0d0      	b.n	80043ca <UART_SetConfig+0x2e6>
 8004228:	2308      	movs	r3, #8
 800422a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800422e:	e0cc      	b.n	80043ca <UART_SetConfig+0x2e6>
 8004230:	2310      	movs	r3, #16
 8004232:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004236:	e0c8      	b.n	80043ca <UART_SetConfig+0x2e6>
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a5e      	ldr	r2, [pc, #376]	@ (80043b8 <UART_SetConfig+0x2d4>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d125      	bne.n	800428e <UART_SetConfig+0x1aa>
 8004242:	4b5b      	ldr	r3, [pc, #364]	@ (80043b0 <UART_SetConfig+0x2cc>)
 8004244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004248:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800424c:	2b30      	cmp	r3, #48	@ 0x30
 800424e:	d016      	beq.n	800427e <UART_SetConfig+0x19a>
 8004250:	2b30      	cmp	r3, #48	@ 0x30
 8004252:	d818      	bhi.n	8004286 <UART_SetConfig+0x1a2>
 8004254:	2b20      	cmp	r3, #32
 8004256:	d00a      	beq.n	800426e <UART_SetConfig+0x18a>
 8004258:	2b20      	cmp	r3, #32
 800425a:	d814      	bhi.n	8004286 <UART_SetConfig+0x1a2>
 800425c:	2b00      	cmp	r3, #0
 800425e:	d002      	beq.n	8004266 <UART_SetConfig+0x182>
 8004260:	2b10      	cmp	r3, #16
 8004262:	d008      	beq.n	8004276 <UART_SetConfig+0x192>
 8004264:	e00f      	b.n	8004286 <UART_SetConfig+0x1a2>
 8004266:	2300      	movs	r3, #0
 8004268:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800426c:	e0ad      	b.n	80043ca <UART_SetConfig+0x2e6>
 800426e:	2302      	movs	r3, #2
 8004270:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004274:	e0a9      	b.n	80043ca <UART_SetConfig+0x2e6>
 8004276:	2304      	movs	r3, #4
 8004278:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800427c:	e0a5      	b.n	80043ca <UART_SetConfig+0x2e6>
 800427e:	2308      	movs	r3, #8
 8004280:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004284:	e0a1      	b.n	80043ca <UART_SetConfig+0x2e6>
 8004286:	2310      	movs	r3, #16
 8004288:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800428c:	e09d      	b.n	80043ca <UART_SetConfig+0x2e6>
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a4a      	ldr	r2, [pc, #296]	@ (80043bc <UART_SetConfig+0x2d8>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d125      	bne.n	80042e4 <UART_SetConfig+0x200>
 8004298:	4b45      	ldr	r3, [pc, #276]	@ (80043b0 <UART_SetConfig+0x2cc>)
 800429a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800429e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80042a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80042a4:	d016      	beq.n	80042d4 <UART_SetConfig+0x1f0>
 80042a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80042a8:	d818      	bhi.n	80042dc <UART_SetConfig+0x1f8>
 80042aa:	2b80      	cmp	r3, #128	@ 0x80
 80042ac:	d00a      	beq.n	80042c4 <UART_SetConfig+0x1e0>
 80042ae:	2b80      	cmp	r3, #128	@ 0x80
 80042b0:	d814      	bhi.n	80042dc <UART_SetConfig+0x1f8>
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d002      	beq.n	80042bc <UART_SetConfig+0x1d8>
 80042b6:	2b40      	cmp	r3, #64	@ 0x40
 80042b8:	d008      	beq.n	80042cc <UART_SetConfig+0x1e8>
 80042ba:	e00f      	b.n	80042dc <UART_SetConfig+0x1f8>
 80042bc:	2300      	movs	r3, #0
 80042be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042c2:	e082      	b.n	80043ca <UART_SetConfig+0x2e6>
 80042c4:	2302      	movs	r3, #2
 80042c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042ca:	e07e      	b.n	80043ca <UART_SetConfig+0x2e6>
 80042cc:	2304      	movs	r3, #4
 80042ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042d2:	e07a      	b.n	80043ca <UART_SetConfig+0x2e6>
 80042d4:	2308      	movs	r3, #8
 80042d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042da:	e076      	b.n	80043ca <UART_SetConfig+0x2e6>
 80042dc:	2310      	movs	r3, #16
 80042de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042e2:	e072      	b.n	80043ca <UART_SetConfig+0x2e6>
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a35      	ldr	r2, [pc, #212]	@ (80043c0 <UART_SetConfig+0x2dc>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d12a      	bne.n	8004344 <UART_SetConfig+0x260>
 80042ee:	4b30      	ldr	r3, [pc, #192]	@ (80043b0 <UART_SetConfig+0x2cc>)
 80042f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042fc:	d01a      	beq.n	8004334 <UART_SetConfig+0x250>
 80042fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004302:	d81b      	bhi.n	800433c <UART_SetConfig+0x258>
 8004304:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004308:	d00c      	beq.n	8004324 <UART_SetConfig+0x240>
 800430a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800430e:	d815      	bhi.n	800433c <UART_SetConfig+0x258>
 8004310:	2b00      	cmp	r3, #0
 8004312:	d003      	beq.n	800431c <UART_SetConfig+0x238>
 8004314:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004318:	d008      	beq.n	800432c <UART_SetConfig+0x248>
 800431a:	e00f      	b.n	800433c <UART_SetConfig+0x258>
 800431c:	2300      	movs	r3, #0
 800431e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004322:	e052      	b.n	80043ca <UART_SetConfig+0x2e6>
 8004324:	2302      	movs	r3, #2
 8004326:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800432a:	e04e      	b.n	80043ca <UART_SetConfig+0x2e6>
 800432c:	2304      	movs	r3, #4
 800432e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004332:	e04a      	b.n	80043ca <UART_SetConfig+0x2e6>
 8004334:	2308      	movs	r3, #8
 8004336:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800433a:	e046      	b.n	80043ca <UART_SetConfig+0x2e6>
 800433c:	2310      	movs	r3, #16
 800433e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004342:	e042      	b.n	80043ca <UART_SetConfig+0x2e6>
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a17      	ldr	r2, [pc, #92]	@ (80043a8 <UART_SetConfig+0x2c4>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d13a      	bne.n	80043c4 <UART_SetConfig+0x2e0>
 800434e:	4b18      	ldr	r3, [pc, #96]	@ (80043b0 <UART_SetConfig+0x2cc>)
 8004350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004354:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004358:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800435c:	d01a      	beq.n	8004394 <UART_SetConfig+0x2b0>
 800435e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004362:	d81b      	bhi.n	800439c <UART_SetConfig+0x2b8>
 8004364:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004368:	d00c      	beq.n	8004384 <UART_SetConfig+0x2a0>
 800436a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800436e:	d815      	bhi.n	800439c <UART_SetConfig+0x2b8>
 8004370:	2b00      	cmp	r3, #0
 8004372:	d003      	beq.n	800437c <UART_SetConfig+0x298>
 8004374:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004378:	d008      	beq.n	800438c <UART_SetConfig+0x2a8>
 800437a:	e00f      	b.n	800439c <UART_SetConfig+0x2b8>
 800437c:	2300      	movs	r3, #0
 800437e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004382:	e022      	b.n	80043ca <UART_SetConfig+0x2e6>
 8004384:	2302      	movs	r3, #2
 8004386:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800438a:	e01e      	b.n	80043ca <UART_SetConfig+0x2e6>
 800438c:	2304      	movs	r3, #4
 800438e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004392:	e01a      	b.n	80043ca <UART_SetConfig+0x2e6>
 8004394:	2308      	movs	r3, #8
 8004396:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800439a:	e016      	b.n	80043ca <UART_SetConfig+0x2e6>
 800439c:	2310      	movs	r3, #16
 800439e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043a2:	e012      	b.n	80043ca <UART_SetConfig+0x2e6>
 80043a4:	efff69f3 	.word	0xefff69f3
 80043a8:	40008000 	.word	0x40008000
 80043ac:	40013800 	.word	0x40013800
 80043b0:	40021000 	.word	0x40021000
 80043b4:	40004400 	.word	0x40004400
 80043b8:	40004800 	.word	0x40004800
 80043bc:	40004c00 	.word	0x40004c00
 80043c0:	40005000 	.word	0x40005000
 80043c4:	2310      	movs	r3, #16
 80043c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a9f      	ldr	r2, [pc, #636]	@ (800464c <UART_SetConfig+0x568>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d17a      	bne.n	80044ca <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80043d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80043d8:	2b08      	cmp	r3, #8
 80043da:	d824      	bhi.n	8004426 <UART_SetConfig+0x342>
 80043dc:	a201      	add	r2, pc, #4	@ (adr r2, 80043e4 <UART_SetConfig+0x300>)
 80043de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043e2:	bf00      	nop
 80043e4:	08004409 	.word	0x08004409
 80043e8:	08004427 	.word	0x08004427
 80043ec:	08004411 	.word	0x08004411
 80043f0:	08004427 	.word	0x08004427
 80043f4:	08004417 	.word	0x08004417
 80043f8:	08004427 	.word	0x08004427
 80043fc:	08004427 	.word	0x08004427
 8004400:	08004427 	.word	0x08004427
 8004404:	0800441f 	.word	0x0800441f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004408:	f7fe f966 	bl	80026d8 <HAL_RCC_GetPCLK1Freq>
 800440c:	61f8      	str	r0, [r7, #28]
        break;
 800440e:	e010      	b.n	8004432 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004410:	4b8f      	ldr	r3, [pc, #572]	@ (8004650 <UART_SetConfig+0x56c>)
 8004412:	61fb      	str	r3, [r7, #28]
        break;
 8004414:	e00d      	b.n	8004432 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004416:	f7fe f8c7 	bl	80025a8 <HAL_RCC_GetSysClockFreq>
 800441a:	61f8      	str	r0, [r7, #28]
        break;
 800441c:	e009      	b.n	8004432 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800441e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004422:	61fb      	str	r3, [r7, #28]
        break;
 8004424:	e005      	b.n	8004432 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004426:	2300      	movs	r3, #0
 8004428:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004430:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	2b00      	cmp	r3, #0
 8004436:	f000 80fb 	beq.w	8004630 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	685a      	ldr	r2, [r3, #4]
 800443e:	4613      	mov	r3, r2
 8004440:	005b      	lsls	r3, r3, #1
 8004442:	4413      	add	r3, r2
 8004444:	69fa      	ldr	r2, [r7, #28]
 8004446:	429a      	cmp	r2, r3
 8004448:	d305      	bcc.n	8004456 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004450:	69fa      	ldr	r2, [r7, #28]
 8004452:	429a      	cmp	r2, r3
 8004454:	d903      	bls.n	800445e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800445c:	e0e8      	b.n	8004630 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	2200      	movs	r2, #0
 8004462:	461c      	mov	r4, r3
 8004464:	4615      	mov	r5, r2
 8004466:	f04f 0200 	mov.w	r2, #0
 800446a:	f04f 0300 	mov.w	r3, #0
 800446e:	022b      	lsls	r3, r5, #8
 8004470:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004474:	0222      	lsls	r2, r4, #8
 8004476:	68f9      	ldr	r1, [r7, #12]
 8004478:	6849      	ldr	r1, [r1, #4]
 800447a:	0849      	lsrs	r1, r1, #1
 800447c:	2000      	movs	r0, #0
 800447e:	4688      	mov	r8, r1
 8004480:	4681      	mov	r9, r0
 8004482:	eb12 0a08 	adds.w	sl, r2, r8
 8004486:	eb43 0b09 	adc.w	fp, r3, r9
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	603b      	str	r3, [r7, #0]
 8004492:	607a      	str	r2, [r7, #4]
 8004494:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004498:	4650      	mov	r0, sl
 800449a:	4659      	mov	r1, fp
 800449c:	f7fb fee8 	bl	8000270 <__aeabi_uldivmod>
 80044a0:	4602      	mov	r2, r0
 80044a2:	460b      	mov	r3, r1
 80044a4:	4613      	mov	r3, r2
 80044a6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044ae:	d308      	bcc.n	80044c2 <UART_SetConfig+0x3de>
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044b6:	d204      	bcs.n	80044c2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	69ba      	ldr	r2, [r7, #24]
 80044be:	60da      	str	r2, [r3, #12]
 80044c0:	e0b6      	b.n	8004630 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80044c8:	e0b2      	b.n	8004630 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	69db      	ldr	r3, [r3, #28]
 80044ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044d2:	d15e      	bne.n	8004592 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80044d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80044d8:	2b08      	cmp	r3, #8
 80044da:	d828      	bhi.n	800452e <UART_SetConfig+0x44a>
 80044dc:	a201      	add	r2, pc, #4	@ (adr r2, 80044e4 <UART_SetConfig+0x400>)
 80044de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044e2:	bf00      	nop
 80044e4:	08004509 	.word	0x08004509
 80044e8:	08004511 	.word	0x08004511
 80044ec:	08004519 	.word	0x08004519
 80044f0:	0800452f 	.word	0x0800452f
 80044f4:	0800451f 	.word	0x0800451f
 80044f8:	0800452f 	.word	0x0800452f
 80044fc:	0800452f 	.word	0x0800452f
 8004500:	0800452f 	.word	0x0800452f
 8004504:	08004527 	.word	0x08004527
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004508:	f7fe f8e6 	bl	80026d8 <HAL_RCC_GetPCLK1Freq>
 800450c:	61f8      	str	r0, [r7, #28]
        break;
 800450e:	e014      	b.n	800453a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004510:	f7fe f8f8 	bl	8002704 <HAL_RCC_GetPCLK2Freq>
 8004514:	61f8      	str	r0, [r7, #28]
        break;
 8004516:	e010      	b.n	800453a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004518:	4b4d      	ldr	r3, [pc, #308]	@ (8004650 <UART_SetConfig+0x56c>)
 800451a:	61fb      	str	r3, [r7, #28]
        break;
 800451c:	e00d      	b.n	800453a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800451e:	f7fe f843 	bl	80025a8 <HAL_RCC_GetSysClockFreq>
 8004522:	61f8      	str	r0, [r7, #28]
        break;
 8004524:	e009      	b.n	800453a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004526:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800452a:	61fb      	str	r3, [r7, #28]
        break;
 800452c:	e005      	b.n	800453a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800452e:	2300      	movs	r3, #0
 8004530:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004538:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800453a:	69fb      	ldr	r3, [r7, #28]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d077      	beq.n	8004630 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	005a      	lsls	r2, r3, #1
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	085b      	lsrs	r3, r3, #1
 800454a:	441a      	add	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	fbb2 f3f3 	udiv	r3, r2, r3
 8004554:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	2b0f      	cmp	r3, #15
 800455a:	d916      	bls.n	800458a <UART_SetConfig+0x4a6>
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004562:	d212      	bcs.n	800458a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	b29b      	uxth	r3, r3
 8004568:	f023 030f 	bic.w	r3, r3, #15
 800456c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	085b      	lsrs	r3, r3, #1
 8004572:	b29b      	uxth	r3, r3
 8004574:	f003 0307 	and.w	r3, r3, #7
 8004578:	b29a      	uxth	r2, r3
 800457a:	8afb      	ldrh	r3, [r7, #22]
 800457c:	4313      	orrs	r3, r2
 800457e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	8afa      	ldrh	r2, [r7, #22]
 8004586:	60da      	str	r2, [r3, #12]
 8004588:	e052      	b.n	8004630 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004590:	e04e      	b.n	8004630 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004592:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004596:	2b08      	cmp	r3, #8
 8004598:	d827      	bhi.n	80045ea <UART_SetConfig+0x506>
 800459a:	a201      	add	r2, pc, #4	@ (adr r2, 80045a0 <UART_SetConfig+0x4bc>)
 800459c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045a0:	080045c5 	.word	0x080045c5
 80045a4:	080045cd 	.word	0x080045cd
 80045a8:	080045d5 	.word	0x080045d5
 80045ac:	080045eb 	.word	0x080045eb
 80045b0:	080045db 	.word	0x080045db
 80045b4:	080045eb 	.word	0x080045eb
 80045b8:	080045eb 	.word	0x080045eb
 80045bc:	080045eb 	.word	0x080045eb
 80045c0:	080045e3 	.word	0x080045e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045c4:	f7fe f888 	bl	80026d8 <HAL_RCC_GetPCLK1Freq>
 80045c8:	61f8      	str	r0, [r7, #28]
        break;
 80045ca:	e014      	b.n	80045f6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045cc:	f7fe f89a 	bl	8002704 <HAL_RCC_GetPCLK2Freq>
 80045d0:	61f8      	str	r0, [r7, #28]
        break;
 80045d2:	e010      	b.n	80045f6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045d4:	4b1e      	ldr	r3, [pc, #120]	@ (8004650 <UART_SetConfig+0x56c>)
 80045d6:	61fb      	str	r3, [r7, #28]
        break;
 80045d8:	e00d      	b.n	80045f6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045da:	f7fd ffe5 	bl	80025a8 <HAL_RCC_GetSysClockFreq>
 80045de:	61f8      	str	r0, [r7, #28]
        break;
 80045e0:	e009      	b.n	80045f6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045e6:	61fb      	str	r3, [r7, #28]
        break;
 80045e8:	e005      	b.n	80045f6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80045ea:	2300      	movs	r3, #0
 80045ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80045f4:	bf00      	nop
    }

    if (pclk != 0U)
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d019      	beq.n	8004630 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	085a      	lsrs	r2, r3, #1
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	441a      	add	r2, r3
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	fbb2 f3f3 	udiv	r3, r2, r3
 800460e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004610:	69bb      	ldr	r3, [r7, #24]
 8004612:	2b0f      	cmp	r3, #15
 8004614:	d909      	bls.n	800462a <UART_SetConfig+0x546>
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800461c:	d205      	bcs.n	800462a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	b29a      	uxth	r2, r3
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	60da      	str	r2, [r3, #12]
 8004628:	e002      	b.n	8004630 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2200      	movs	r2, #0
 8004634:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2200      	movs	r2, #0
 800463a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800463c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004640:	4618      	mov	r0, r3
 8004642:	3728      	adds	r7, #40	@ 0x28
 8004644:	46bd      	mov	sp, r7
 8004646:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800464a:	bf00      	nop
 800464c:	40008000 	.word	0x40008000
 8004650:	00f42400 	.word	0x00f42400

08004654 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004660:	f003 0308 	and.w	r3, r3, #8
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00a      	beq.n	800467e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	430a      	orrs	r2, r1
 800467c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004682:	f003 0301 	and.w	r3, r3, #1
 8004686:	2b00      	cmp	r3, #0
 8004688:	d00a      	beq.n	80046a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	430a      	orrs	r2, r1
 800469e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a4:	f003 0302 	and.w	r3, r3, #2
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d00a      	beq.n	80046c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c6:	f003 0304 	and.w	r3, r3, #4
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d00a      	beq.n	80046e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	430a      	orrs	r2, r1
 80046e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e8:	f003 0310 	and.w	r3, r3, #16
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d00a      	beq.n	8004706 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	430a      	orrs	r2, r1
 8004704:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800470a:	f003 0320 	and.w	r3, r3, #32
 800470e:	2b00      	cmp	r3, #0
 8004710:	d00a      	beq.n	8004728 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	430a      	orrs	r2, r1
 8004726:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004730:	2b00      	cmp	r3, #0
 8004732:	d01a      	beq.n	800476a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	430a      	orrs	r2, r1
 8004748:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800474e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004752:	d10a      	bne.n	800476a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	430a      	orrs	r2, r1
 8004768:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800476e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00a      	beq.n	800478c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	430a      	orrs	r2, r1
 800478a:	605a      	str	r2, [r3, #4]
  }
}
 800478c:	bf00      	nop
 800478e:	370c      	adds	r7, #12
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr

08004798 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b098      	sub	sp, #96	@ 0x60
 800479c:	af02      	add	r7, sp, #8
 800479e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80047a8:	f7fc fe50 	bl	800144c <HAL_GetTick>
 80047ac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0308 	and.w	r3, r3, #8
 80047b8:	2b08      	cmp	r3, #8
 80047ba:	d12e      	bne.n	800481a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80047c0:	9300      	str	r3, [sp, #0]
 80047c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047c4:	2200      	movs	r2, #0
 80047c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f000 f88c 	bl	80048e8 <UART_WaitOnFlagUntilTimeout>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d021      	beq.n	800481a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047de:	e853 3f00 	ldrex	r3, [r3]
 80047e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80047e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	461a      	mov	r2, r3
 80047f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80047f6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80047fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047fc:	e841 2300 	strex	r3, r2, [r1]
 8004800:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004802:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004804:	2b00      	cmp	r3, #0
 8004806:	d1e6      	bne.n	80047d6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2220      	movs	r2, #32
 800480c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e062      	b.n	80048e0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0304 	and.w	r3, r3, #4
 8004824:	2b04      	cmp	r3, #4
 8004826:	d149      	bne.n	80048bc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004828:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800482c:	9300      	str	r3, [sp, #0]
 800482e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004830:	2200      	movs	r2, #0
 8004832:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 f856 	bl	80048e8 <UART_WaitOnFlagUntilTimeout>
 800483c:	4603      	mov	r3, r0
 800483e:	2b00      	cmp	r3, #0
 8004840:	d03c      	beq.n	80048bc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484a:	e853 3f00 	ldrex	r3, [r3]
 800484e:	623b      	str	r3, [r7, #32]
   return(result);
 8004850:	6a3b      	ldr	r3, [r7, #32]
 8004852:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004856:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	461a      	mov	r2, r3
 800485e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004860:	633b      	str	r3, [r7, #48]	@ 0x30
 8004862:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004864:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004866:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004868:	e841 2300 	strex	r3, r2, [r1]
 800486c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800486e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004870:	2b00      	cmp	r3, #0
 8004872:	d1e6      	bne.n	8004842 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	3308      	adds	r3, #8
 800487a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	e853 3f00 	ldrex	r3, [r3]
 8004882:	60fb      	str	r3, [r7, #12]
   return(result);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f023 0301 	bic.w	r3, r3, #1
 800488a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	3308      	adds	r3, #8
 8004892:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004894:	61fa      	str	r2, [r7, #28]
 8004896:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004898:	69b9      	ldr	r1, [r7, #24]
 800489a:	69fa      	ldr	r2, [r7, #28]
 800489c:	e841 2300 	strex	r3, r2, [r1]
 80048a0:	617b      	str	r3, [r7, #20]
   return(result);
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d1e5      	bne.n	8004874 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2220      	movs	r2, #32
 80048ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e011      	b.n	80048e0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2220      	movs	r2, #32
 80048c0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2220      	movs	r2, #32
 80048c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2200      	movs	r2, #0
 80048d4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3758      	adds	r7, #88	@ 0x58
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	603b      	str	r3, [r7, #0]
 80048f4:	4613      	mov	r3, r2
 80048f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048f8:	e04f      	b.n	800499a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004900:	d04b      	beq.n	800499a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004902:	f7fc fda3 	bl	800144c <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	69ba      	ldr	r2, [r7, #24]
 800490e:	429a      	cmp	r2, r3
 8004910:	d302      	bcc.n	8004918 <UART_WaitOnFlagUntilTimeout+0x30>
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d101      	bne.n	800491c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004918:	2303      	movs	r3, #3
 800491a:	e04e      	b.n	80049ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 0304 	and.w	r3, r3, #4
 8004926:	2b00      	cmp	r3, #0
 8004928:	d037      	beq.n	800499a <UART_WaitOnFlagUntilTimeout+0xb2>
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	2b80      	cmp	r3, #128	@ 0x80
 800492e:	d034      	beq.n	800499a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	2b40      	cmp	r3, #64	@ 0x40
 8004934:	d031      	beq.n	800499a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	69db      	ldr	r3, [r3, #28]
 800493c:	f003 0308 	and.w	r3, r3, #8
 8004940:	2b08      	cmp	r3, #8
 8004942:	d110      	bne.n	8004966 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2208      	movs	r2, #8
 800494a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800494c:	68f8      	ldr	r0, [r7, #12]
 800494e:	f000 f838 	bl	80049c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2208      	movs	r2, #8
 8004956:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2200      	movs	r2, #0
 800495e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e029      	b.n	80049ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	69db      	ldr	r3, [r3, #28]
 800496c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004970:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004974:	d111      	bne.n	800499a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800497e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004980:	68f8      	ldr	r0, [r7, #12]
 8004982:	f000 f81e 	bl	80049c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2220      	movs	r2, #32
 800498a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2200      	movs	r2, #0
 8004992:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e00f      	b.n	80049ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	69da      	ldr	r2, [r3, #28]
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	4013      	ands	r3, r2
 80049a4:	68ba      	ldr	r2, [r7, #8]
 80049a6:	429a      	cmp	r2, r3
 80049a8:	bf0c      	ite	eq
 80049aa:	2301      	moveq	r3, #1
 80049ac:	2300      	movne	r3, #0
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	461a      	mov	r2, r3
 80049b2:	79fb      	ldrb	r3, [r7, #7]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d0a0      	beq.n	80048fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049b8:	2300      	movs	r3, #0
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3710      	adds	r7, #16
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}

080049c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80049c2:	b480      	push	{r7}
 80049c4:	b095      	sub	sp, #84	@ 0x54
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049d2:	e853 3f00 	ldrex	r3, [r3]
 80049d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80049d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80049de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	461a      	mov	r2, r3
 80049e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80049ea:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80049ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80049f0:	e841 2300 	strex	r3, r2, [r1]
 80049f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80049f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d1e6      	bne.n	80049ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	3308      	adds	r3, #8
 8004a02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a04:	6a3b      	ldr	r3, [r7, #32]
 8004a06:	e853 3f00 	ldrex	r3, [r3]
 8004a0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	f023 0301 	bic.w	r3, r3, #1
 8004a12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	3308      	adds	r3, #8
 8004a1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a1c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004a22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a24:	e841 2300 	strex	r3, r2, [r1]
 8004a28:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d1e5      	bne.n	80049fc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d118      	bne.n	8004a6a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	e853 3f00 	ldrex	r3, [r3]
 8004a44:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	f023 0310 	bic.w	r3, r3, #16
 8004a4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	461a      	mov	r2, r3
 8004a54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a56:	61bb      	str	r3, [r7, #24]
 8004a58:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a5a:	6979      	ldr	r1, [r7, #20]
 8004a5c:	69ba      	ldr	r2, [r7, #24]
 8004a5e:	e841 2300 	strex	r3, r2, [r1]
 8004a62:	613b      	str	r3, [r7, #16]
   return(result);
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d1e6      	bne.n	8004a38 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2220      	movs	r2, #32
 8004a6e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004a7e:	bf00      	nop
 8004a80:	3754      	adds	r7, #84	@ 0x54
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr

08004a8a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a8a:	b580      	push	{r7, lr}
 8004a8c:	b084      	sub	sp, #16
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a96:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004aa8:	68f8      	ldr	r0, [r7, #12]
 8004aaa:	f7ff fb05 	bl	80040b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004aae:	bf00      	nop
 8004ab0:	3710      	adds	r7, #16
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}

08004ab6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004ab6:	b580      	push	{r7, lr}
 8004ab8:	b088      	sub	sp, #32
 8004aba:	af00      	add	r7, sp, #0
 8004abc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	e853 3f00 	ldrex	r3, [r3]
 8004aca:	60bb      	str	r3, [r7, #8]
   return(result);
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ad2:	61fb      	str	r3, [r7, #28]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	461a      	mov	r2, r3
 8004ada:	69fb      	ldr	r3, [r7, #28]
 8004adc:	61bb      	str	r3, [r7, #24]
 8004ade:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ae0:	6979      	ldr	r1, [r7, #20]
 8004ae2:	69ba      	ldr	r2, [r7, #24]
 8004ae4:	e841 2300 	strex	r3, r2, [r1]
 8004ae8:	613b      	str	r3, [r7, #16]
   return(result);
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d1e6      	bne.n	8004abe <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2220      	movs	r2, #32
 8004af4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f7ff fad1 	bl	80040a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b02:	bf00      	nop
 8004b04:	3720      	adds	r7, #32
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}

08004b0a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004b0a:	b480      	push	{r7}
 8004b0c:	b083      	sub	sp, #12
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004b12:	bf00      	nop
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr

08004b1e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004b1e:	b480      	push	{r7}
 8004b20:	b085      	sub	sp, #20
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	4603      	mov	r3, r0
 8004b26:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004b2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b30:	2b84      	cmp	r3, #132	@ 0x84
 8004b32:	d005      	beq.n	8004b40 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004b34:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	4413      	add	r3, r2
 8004b3c:	3303      	adds	r3, #3
 8004b3e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004b40:	68fb      	ldr	r3, [r7, #12]
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3714      	adds	r7, #20
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr

08004b4e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004b52:	f001 f80b 	bl	8005b6c <vTaskStartScheduler>
  
  return osOK;
 8004b56:	2300      	movs	r3, #0
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b5e:	b089      	sub	sp, #36	@ 0x24
 8004b60:	af04      	add	r7, sp, #16
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d020      	beq.n	8004bb0 <osThreadCreate+0x54>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	699b      	ldr	r3, [r3, #24]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d01c      	beq.n	8004bb0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685c      	ldr	r4, [r3, #4]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	691e      	ldr	r6, [r3, #16]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f7ff ffc8 	bl	8004b1e <makeFreeRtosPriority>
 8004b8e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	695b      	ldr	r3, [r3, #20]
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b98:	9202      	str	r2, [sp, #8]
 8004b9a:	9301      	str	r3, [sp, #4]
 8004b9c:	9100      	str	r1, [sp, #0]
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	4632      	mov	r2, r6
 8004ba2:	4629      	mov	r1, r5
 8004ba4:	4620      	mov	r0, r4
 8004ba6:	f000 fcc9 	bl	800553c <xTaskCreateStatic>
 8004baa:	4603      	mov	r3, r0
 8004bac:	60fb      	str	r3, [r7, #12]
 8004bae:	e01c      	b.n	8004bea <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	685c      	ldr	r4, [r3, #4]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004bbc:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f7ff ffaa 	bl	8004b1e <makeFreeRtosPriority>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	f107 030c 	add.w	r3, r7, #12
 8004bd0:	9301      	str	r3, [sp, #4]
 8004bd2:	9200      	str	r2, [sp, #0]
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	4632      	mov	r2, r6
 8004bd8:	4629      	mov	r1, r5
 8004bda:	4620      	mov	r0, r4
 8004bdc:	f000 fd0e 	bl	80055fc <xTaskCreate>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d001      	beq.n	8004bea <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004be6:	2300      	movs	r3, #0
 8004be8:	e000      	b.n	8004bec <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004bea:	68fb      	ldr	r3, [r7, #12]
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3714      	adds	r7, #20
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004bf4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <osDelay+0x16>
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	e000      	b.n	8004c0c <osDelay+0x18>
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f000 fe53 	bl	80058b8 <vTaskDelay>
  
  return osOK;
 8004c12:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3710      	adds	r7, #16
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}

08004c1c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b083      	sub	sp, #12
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f103 0208 	add.w	r2, r3, #8
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f04f 32ff 	mov.w	r2, #4294967295
 8004c34:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f103 0208 	add.w	r2, r3, #8
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f103 0208 	add.w	r2, r3, #8
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004c6a:	bf00      	nop
 8004c6c:	370c      	adds	r7, #12
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr

08004c76 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c76:	b480      	push	{r7}
 8004c78:	b085      	sub	sp, #20
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
 8004c7e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	68fa      	ldr	r2, [r7, #12]
 8004c8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	689a      	ldr	r2, [r3, #8]
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	683a      	ldr	r2, [r7, #0]
 8004c9a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	683a      	ldr	r2, [r7, #0]
 8004ca0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	1c5a      	adds	r2, r3, #1
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	601a      	str	r2, [r3, #0]
}
 8004cb2:	bf00      	nop
 8004cb4:	3714      	adds	r7, #20
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr

08004cbe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004cbe:	b480      	push	{r7}
 8004cc0:	b085      	sub	sp, #20
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	6078      	str	r0, [r7, #4]
 8004cc6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd4:	d103      	bne.n	8004cde <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	691b      	ldr	r3, [r3, #16]
 8004cda:	60fb      	str	r3, [r7, #12]
 8004cdc:	e00c      	b.n	8004cf8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	3308      	adds	r3, #8
 8004ce2:	60fb      	str	r3, [r7, #12]
 8004ce4:	e002      	b.n	8004cec <vListInsert+0x2e>
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	60fb      	str	r3, [r7, #12]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68ba      	ldr	r2, [r7, #8]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d2f6      	bcs.n	8004ce6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	685a      	ldr	r2, [r3, #4]
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	683a      	ldr	r2, [r7, #0]
 8004d06:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	683a      	ldr	r2, [r7, #0]
 8004d12:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	1c5a      	adds	r2, r3, #1
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	601a      	str	r2, [r3, #0]
}
 8004d24:	bf00      	nop
 8004d26:	3714      	adds	r7, #20
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr

08004d30 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004d30:	b480      	push	{r7}
 8004d32:	b085      	sub	sp, #20
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6892      	ldr	r2, [r2, #8]
 8004d46:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	6852      	ldr	r2, [r2, #4]
 8004d50:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d103      	bne.n	8004d64 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	689a      	ldr	r2, [r3, #8]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	1e5a      	subs	r2, r3, #1
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3714      	adds	r7, #20
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d10b      	bne.n	8004db0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004d98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d9c:	f383 8811 	msr	BASEPRI, r3
 8004da0:	f3bf 8f6f 	isb	sy
 8004da4:	f3bf 8f4f 	dsb	sy
 8004da8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004daa:	bf00      	nop
 8004dac:	bf00      	nop
 8004dae:	e7fd      	b.n	8004dac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004db0:	f001 fe9a 	bl	8006ae8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dbc:	68f9      	ldr	r1, [r7, #12]
 8004dbe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004dc0:	fb01 f303 	mul.w	r3, r1, r3
 8004dc4:	441a      	add	r2, r3
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004de0:	3b01      	subs	r3, #1
 8004de2:	68f9      	ldr	r1, [r7, #12]
 8004de4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004de6:	fb01 f303 	mul.w	r3, r1, r3
 8004dea:	441a      	add	r2, r3
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	22ff      	movs	r2, #255	@ 0xff
 8004df4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	22ff      	movs	r2, #255	@ 0xff
 8004dfc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d114      	bne.n	8004e30 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	691b      	ldr	r3, [r3, #16]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d01a      	beq.n	8004e44 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	3310      	adds	r3, #16
 8004e12:	4618      	mov	r0, r3
 8004e14:	f001 f948 	bl	80060a8 <xTaskRemoveFromEventList>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d012      	beq.n	8004e44 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8004e54 <xQueueGenericReset+0xd0>)
 8004e20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e24:	601a      	str	r2, [r3, #0]
 8004e26:	f3bf 8f4f 	dsb	sy
 8004e2a:	f3bf 8f6f 	isb	sy
 8004e2e:	e009      	b.n	8004e44 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	3310      	adds	r3, #16
 8004e34:	4618      	mov	r0, r3
 8004e36:	f7ff fef1 	bl	8004c1c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	3324      	adds	r3, #36	@ 0x24
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f7ff feec 	bl	8004c1c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004e44:	f001 fe82 	bl	8006b4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004e48:	2301      	movs	r3, #1
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3710      	adds	r7, #16
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}
 8004e52:	bf00      	nop
 8004e54:	e000ed04 	.word	0xe000ed04

08004e58 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b08a      	sub	sp, #40	@ 0x28
 8004e5c:	af02      	add	r7, sp, #8
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	4613      	mov	r3, r2
 8004e64:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d10b      	bne.n	8004e84 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e70:	f383 8811 	msr	BASEPRI, r3
 8004e74:	f3bf 8f6f 	isb	sy
 8004e78:	f3bf 8f4f 	dsb	sy
 8004e7c:	613b      	str	r3, [r7, #16]
}
 8004e7e:	bf00      	nop
 8004e80:	bf00      	nop
 8004e82:	e7fd      	b.n	8004e80 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	68ba      	ldr	r2, [r7, #8]
 8004e88:	fb02 f303 	mul.w	r3, r2, r3
 8004e8c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004e8e:	69fb      	ldr	r3, [r7, #28]
 8004e90:	3350      	adds	r3, #80	@ 0x50
 8004e92:	4618      	mov	r0, r3
 8004e94:	f001 ff08 	bl	8006ca8 <pvPortMalloc>
 8004e98:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004e9a:	69bb      	ldr	r3, [r7, #24]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d011      	beq.n	8004ec4 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	3350      	adds	r3, #80	@ 0x50
 8004ea8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004eb2:	79fa      	ldrb	r2, [r7, #7]
 8004eb4:	69bb      	ldr	r3, [r7, #24]
 8004eb6:	9300      	str	r3, [sp, #0]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	697a      	ldr	r2, [r7, #20]
 8004ebc:	68b9      	ldr	r1, [r7, #8]
 8004ebe:	68f8      	ldr	r0, [r7, #12]
 8004ec0:	f000 f805 	bl	8004ece <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004ec4:	69bb      	ldr	r3, [r7, #24]
	}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3720      	adds	r7, #32
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}

08004ece <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004ece:	b580      	push	{r7, lr}
 8004ed0:	b084      	sub	sp, #16
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	60f8      	str	r0, [r7, #12]
 8004ed6:	60b9      	str	r1, [r7, #8]
 8004ed8:	607a      	str	r2, [r7, #4]
 8004eda:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d103      	bne.n	8004eea <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004ee2:	69bb      	ldr	r3, [r7, #24]
 8004ee4:	69ba      	ldr	r2, [r7, #24]
 8004ee6:	601a      	str	r2, [r3, #0]
 8004ee8:	e002      	b.n	8004ef0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004eea:	69bb      	ldr	r3, [r7, #24]
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	68fa      	ldr	r2, [r7, #12]
 8004ef4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004ef6:	69bb      	ldr	r3, [r7, #24]
 8004ef8:	68ba      	ldr	r2, [r7, #8]
 8004efa:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004efc:	2101      	movs	r1, #1
 8004efe:	69b8      	ldr	r0, [r7, #24]
 8004f00:	f7ff ff40 	bl	8004d84 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004f04:	69bb      	ldr	r3, [r7, #24]
 8004f06:	78fa      	ldrb	r2, [r7, #3]
 8004f08:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004f0c:	bf00      	nop
 8004f0e:	3710      	adds	r7, #16
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b08e      	sub	sp, #56	@ 0x38
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	607a      	str	r2, [r7, #4]
 8004f20:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004f22:	2300      	movs	r3, #0
 8004f24:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d10b      	bne.n	8004f48 <xQueueGenericSend+0x34>
	__asm volatile
 8004f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f34:	f383 8811 	msr	BASEPRI, r3
 8004f38:	f3bf 8f6f 	isb	sy
 8004f3c:	f3bf 8f4f 	dsb	sy
 8004f40:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004f42:	bf00      	nop
 8004f44:	bf00      	nop
 8004f46:	e7fd      	b.n	8004f44 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d103      	bne.n	8004f56 <xQueueGenericSend+0x42>
 8004f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d101      	bne.n	8004f5a <xQueueGenericSend+0x46>
 8004f56:	2301      	movs	r3, #1
 8004f58:	e000      	b.n	8004f5c <xQueueGenericSend+0x48>
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d10b      	bne.n	8004f78 <xQueueGenericSend+0x64>
	__asm volatile
 8004f60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f64:	f383 8811 	msr	BASEPRI, r3
 8004f68:	f3bf 8f6f 	isb	sy
 8004f6c:	f3bf 8f4f 	dsb	sy
 8004f70:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004f72:	bf00      	nop
 8004f74:	bf00      	nop
 8004f76:	e7fd      	b.n	8004f74 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d103      	bne.n	8004f86 <xQueueGenericSend+0x72>
 8004f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d101      	bne.n	8004f8a <xQueueGenericSend+0x76>
 8004f86:	2301      	movs	r3, #1
 8004f88:	e000      	b.n	8004f8c <xQueueGenericSend+0x78>
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d10b      	bne.n	8004fa8 <xQueueGenericSend+0x94>
	__asm volatile
 8004f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f94:	f383 8811 	msr	BASEPRI, r3
 8004f98:	f3bf 8f6f 	isb	sy
 8004f9c:	f3bf 8f4f 	dsb	sy
 8004fa0:	623b      	str	r3, [r7, #32]
}
 8004fa2:	bf00      	nop
 8004fa4:	bf00      	nop
 8004fa6:	e7fd      	b.n	8004fa4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004fa8:	f001 fa44 	bl	8006434 <xTaskGetSchedulerState>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d102      	bne.n	8004fb8 <xQueueGenericSend+0xa4>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d101      	bne.n	8004fbc <xQueueGenericSend+0xa8>
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e000      	b.n	8004fbe <xQueueGenericSend+0xaa>
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d10b      	bne.n	8004fda <xQueueGenericSend+0xc6>
	__asm volatile
 8004fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fc6:	f383 8811 	msr	BASEPRI, r3
 8004fca:	f3bf 8f6f 	isb	sy
 8004fce:	f3bf 8f4f 	dsb	sy
 8004fd2:	61fb      	str	r3, [r7, #28]
}
 8004fd4:	bf00      	nop
 8004fd6:	bf00      	nop
 8004fd8:	e7fd      	b.n	8004fd6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004fda:	f001 fd85 	bl	8006ae8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d302      	bcc.n	8004ff0 <xQueueGenericSend+0xdc>
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	2b02      	cmp	r3, #2
 8004fee:	d129      	bne.n	8005044 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004ff0:	683a      	ldr	r2, [r7, #0]
 8004ff2:	68b9      	ldr	r1, [r7, #8]
 8004ff4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ff6:	f000 f9b7 	bl	8005368 <prvCopyDataToQueue>
 8004ffa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005000:	2b00      	cmp	r3, #0
 8005002:	d010      	beq.n	8005026 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005006:	3324      	adds	r3, #36	@ 0x24
 8005008:	4618      	mov	r0, r3
 800500a:	f001 f84d 	bl	80060a8 <xTaskRemoveFromEventList>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d013      	beq.n	800503c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005014:	4b3f      	ldr	r3, [pc, #252]	@ (8005114 <xQueueGenericSend+0x200>)
 8005016:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800501a:	601a      	str	r2, [r3, #0]
 800501c:	f3bf 8f4f 	dsb	sy
 8005020:	f3bf 8f6f 	isb	sy
 8005024:	e00a      	b.n	800503c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005028:	2b00      	cmp	r3, #0
 800502a:	d007      	beq.n	800503c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800502c:	4b39      	ldr	r3, [pc, #228]	@ (8005114 <xQueueGenericSend+0x200>)
 800502e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005032:	601a      	str	r2, [r3, #0]
 8005034:	f3bf 8f4f 	dsb	sy
 8005038:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800503c:	f001 fd86 	bl	8006b4c <vPortExitCritical>
				return pdPASS;
 8005040:	2301      	movs	r3, #1
 8005042:	e063      	b.n	800510c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d103      	bne.n	8005052 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800504a:	f001 fd7f 	bl	8006b4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800504e:	2300      	movs	r3, #0
 8005050:	e05c      	b.n	800510c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005052:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005054:	2b00      	cmp	r3, #0
 8005056:	d106      	bne.n	8005066 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005058:	f107 0314 	add.w	r3, r7, #20
 800505c:	4618      	mov	r0, r3
 800505e:	f001 f887 	bl	8006170 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005062:	2301      	movs	r3, #1
 8005064:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005066:	f001 fd71 	bl	8006b4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800506a:	f000 fdeb 	bl	8005c44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800506e:	f001 fd3b 	bl	8006ae8 <vPortEnterCritical>
 8005072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005074:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005078:	b25b      	sxtb	r3, r3
 800507a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800507e:	d103      	bne.n	8005088 <xQueueGenericSend+0x174>
 8005080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005082:	2200      	movs	r2, #0
 8005084:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800508a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800508e:	b25b      	sxtb	r3, r3
 8005090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005094:	d103      	bne.n	800509e <xQueueGenericSend+0x18a>
 8005096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005098:	2200      	movs	r2, #0
 800509a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800509e:	f001 fd55 	bl	8006b4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80050a2:	1d3a      	adds	r2, r7, #4
 80050a4:	f107 0314 	add.w	r3, r7, #20
 80050a8:	4611      	mov	r1, r2
 80050aa:	4618      	mov	r0, r3
 80050ac:	f001 f876 	bl	800619c <xTaskCheckForTimeOut>
 80050b0:	4603      	mov	r3, r0
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d124      	bne.n	8005100 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80050b6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050b8:	f000 fa28 	bl	800550c <prvIsQueueFull>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d018      	beq.n	80050f4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80050c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c4:	3310      	adds	r3, #16
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	4611      	mov	r1, r2
 80050ca:	4618      	mov	r0, r3
 80050cc:	f000 ffc6 	bl	800605c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80050d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050d2:	f000 f9b3 	bl	800543c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80050d6:	f000 fdc3 	bl	8005c60 <xTaskResumeAll>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f47f af7c 	bne.w	8004fda <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80050e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005114 <xQueueGenericSend+0x200>)
 80050e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050e8:	601a      	str	r2, [r3, #0]
 80050ea:	f3bf 8f4f 	dsb	sy
 80050ee:	f3bf 8f6f 	isb	sy
 80050f2:	e772      	b.n	8004fda <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80050f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050f6:	f000 f9a1 	bl	800543c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80050fa:	f000 fdb1 	bl	8005c60 <xTaskResumeAll>
 80050fe:	e76c      	b.n	8004fda <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005100:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005102:	f000 f99b 	bl	800543c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005106:	f000 fdab 	bl	8005c60 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800510a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800510c:	4618      	mov	r0, r3
 800510e:	3738      	adds	r7, #56	@ 0x38
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}
 8005114:	e000ed04 	.word	0xe000ed04

08005118 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b08e      	sub	sp, #56	@ 0x38
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005122:	2300      	movs	r3, #0
 8005124:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800512a:	2300      	movs	r3, #0
 800512c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800512e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005130:	2b00      	cmp	r3, #0
 8005132:	d10b      	bne.n	800514c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005138:	f383 8811 	msr	BASEPRI, r3
 800513c:	f3bf 8f6f 	isb	sy
 8005140:	f3bf 8f4f 	dsb	sy
 8005144:	623b      	str	r3, [r7, #32]
}
 8005146:	bf00      	nop
 8005148:	bf00      	nop
 800514a:	e7fd      	b.n	8005148 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800514c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800514e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005150:	2b00      	cmp	r3, #0
 8005152:	d00b      	beq.n	800516c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005158:	f383 8811 	msr	BASEPRI, r3
 800515c:	f3bf 8f6f 	isb	sy
 8005160:	f3bf 8f4f 	dsb	sy
 8005164:	61fb      	str	r3, [r7, #28]
}
 8005166:	bf00      	nop
 8005168:	bf00      	nop
 800516a:	e7fd      	b.n	8005168 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800516c:	f001 f962 	bl	8006434 <xTaskGetSchedulerState>
 8005170:	4603      	mov	r3, r0
 8005172:	2b00      	cmp	r3, #0
 8005174:	d102      	bne.n	800517c <xQueueSemaphoreTake+0x64>
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d101      	bne.n	8005180 <xQueueSemaphoreTake+0x68>
 800517c:	2301      	movs	r3, #1
 800517e:	e000      	b.n	8005182 <xQueueSemaphoreTake+0x6a>
 8005180:	2300      	movs	r3, #0
 8005182:	2b00      	cmp	r3, #0
 8005184:	d10b      	bne.n	800519e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800518a:	f383 8811 	msr	BASEPRI, r3
 800518e:	f3bf 8f6f 	isb	sy
 8005192:	f3bf 8f4f 	dsb	sy
 8005196:	61bb      	str	r3, [r7, #24]
}
 8005198:	bf00      	nop
 800519a:	bf00      	nop
 800519c:	e7fd      	b.n	800519a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800519e:	f001 fca3 	bl	8006ae8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80051a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80051a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d024      	beq.n	80051f8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80051ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b0:	1e5a      	subs	r2, r3, #1
 80051b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051b4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80051b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d104      	bne.n	80051c8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80051be:	f001 fae5 	bl	800678c <pvTaskIncrementMutexHeldCount>
 80051c2:	4602      	mov	r2, r0
 80051c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051c6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80051c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051ca:	691b      	ldr	r3, [r3, #16]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d00f      	beq.n	80051f0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80051d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051d2:	3310      	adds	r3, #16
 80051d4:	4618      	mov	r0, r3
 80051d6:	f000 ff67 	bl	80060a8 <xTaskRemoveFromEventList>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d007      	beq.n	80051f0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80051e0:	4b54      	ldr	r3, [pc, #336]	@ (8005334 <xQueueSemaphoreTake+0x21c>)
 80051e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051e6:	601a      	str	r2, [r3, #0]
 80051e8:	f3bf 8f4f 	dsb	sy
 80051ec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80051f0:	f001 fcac 	bl	8006b4c <vPortExitCritical>
				return pdPASS;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e098      	b.n	800532a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d112      	bne.n	8005224 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80051fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005200:	2b00      	cmp	r3, #0
 8005202:	d00b      	beq.n	800521c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005208:	f383 8811 	msr	BASEPRI, r3
 800520c:	f3bf 8f6f 	isb	sy
 8005210:	f3bf 8f4f 	dsb	sy
 8005214:	617b      	str	r3, [r7, #20]
}
 8005216:	bf00      	nop
 8005218:	bf00      	nop
 800521a:	e7fd      	b.n	8005218 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800521c:	f001 fc96 	bl	8006b4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005220:	2300      	movs	r3, #0
 8005222:	e082      	b.n	800532a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005226:	2b00      	cmp	r3, #0
 8005228:	d106      	bne.n	8005238 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800522a:	f107 030c 	add.w	r3, r7, #12
 800522e:	4618      	mov	r0, r3
 8005230:	f000 ff9e 	bl	8006170 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005234:	2301      	movs	r3, #1
 8005236:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005238:	f001 fc88 	bl	8006b4c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800523c:	f000 fd02 	bl	8005c44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005240:	f001 fc52 	bl	8006ae8 <vPortEnterCritical>
 8005244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005246:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800524a:	b25b      	sxtb	r3, r3
 800524c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005250:	d103      	bne.n	800525a <xQueueSemaphoreTake+0x142>
 8005252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005254:	2200      	movs	r2, #0
 8005256:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800525a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800525c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005260:	b25b      	sxtb	r3, r3
 8005262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005266:	d103      	bne.n	8005270 <xQueueSemaphoreTake+0x158>
 8005268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800526a:	2200      	movs	r2, #0
 800526c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005270:	f001 fc6c 	bl	8006b4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005274:	463a      	mov	r2, r7
 8005276:	f107 030c 	add.w	r3, r7, #12
 800527a:	4611      	mov	r1, r2
 800527c:	4618      	mov	r0, r3
 800527e:	f000 ff8d 	bl	800619c <xTaskCheckForTimeOut>
 8005282:	4603      	mov	r3, r0
 8005284:	2b00      	cmp	r3, #0
 8005286:	d132      	bne.n	80052ee <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005288:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800528a:	f000 f929 	bl	80054e0 <prvIsQueueEmpty>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d026      	beq.n	80052e2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d109      	bne.n	80052b0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800529c:	f001 fc24 	bl	8006ae8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80052a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	4618      	mov	r0, r3
 80052a6:	f001 f8e3 	bl	8006470 <xTaskPriorityInherit>
 80052aa:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80052ac:	f001 fc4e 	bl	8006b4c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80052b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052b2:	3324      	adds	r3, #36	@ 0x24
 80052b4:	683a      	ldr	r2, [r7, #0]
 80052b6:	4611      	mov	r1, r2
 80052b8:	4618      	mov	r0, r3
 80052ba:	f000 fecf 	bl	800605c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80052be:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80052c0:	f000 f8bc 	bl	800543c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80052c4:	f000 fccc 	bl	8005c60 <xTaskResumeAll>
 80052c8:	4603      	mov	r3, r0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	f47f af67 	bne.w	800519e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80052d0:	4b18      	ldr	r3, [pc, #96]	@ (8005334 <xQueueSemaphoreTake+0x21c>)
 80052d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052d6:	601a      	str	r2, [r3, #0]
 80052d8:	f3bf 8f4f 	dsb	sy
 80052dc:	f3bf 8f6f 	isb	sy
 80052e0:	e75d      	b.n	800519e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80052e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80052e4:	f000 f8aa 	bl	800543c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80052e8:	f000 fcba 	bl	8005c60 <xTaskResumeAll>
 80052ec:	e757      	b.n	800519e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80052ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80052f0:	f000 f8a4 	bl	800543c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80052f4:	f000 fcb4 	bl	8005c60 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052f8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80052fa:	f000 f8f1 	bl	80054e0 <prvIsQueueEmpty>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	f43f af4c 	beq.w	800519e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005308:	2b00      	cmp	r3, #0
 800530a:	d00d      	beq.n	8005328 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800530c:	f001 fbec 	bl	8006ae8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005310:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005312:	f000 f811 	bl	8005338 <prvGetDisinheritPriorityAfterTimeout>
 8005316:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800531e:	4618      	mov	r0, r3
 8005320:	f001 f9a4 	bl	800666c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005324:	f001 fc12 	bl	8006b4c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005328:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800532a:	4618      	mov	r0, r3
 800532c:	3738      	adds	r7, #56	@ 0x38
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	e000ed04 	.word	0xe000ed04

08005338 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005338:	b480      	push	{r7}
 800533a:	b085      	sub	sp, #20
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005344:	2b00      	cmp	r3, #0
 8005346:	d006      	beq.n	8005356 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f1c3 0307 	rsb	r3, r3, #7
 8005352:	60fb      	str	r3, [r7, #12]
 8005354:	e001      	b.n	800535a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005356:	2300      	movs	r3, #0
 8005358:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800535a:	68fb      	ldr	r3, [r7, #12]
	}
 800535c:	4618      	mov	r0, r3
 800535e:	3714      	adds	r7, #20
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr

08005368 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b086      	sub	sp, #24
 800536c:	af00      	add	r7, sp, #0
 800536e:	60f8      	str	r0, [r7, #12]
 8005370:	60b9      	str	r1, [r7, #8]
 8005372:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005374:	2300      	movs	r3, #0
 8005376:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800537c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005382:	2b00      	cmp	r3, #0
 8005384:	d10d      	bne.n	80053a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d14d      	bne.n	800542a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	4618      	mov	r0, r3
 8005394:	f001 f8e2 	bl	800655c <xTaskPriorityDisinherit>
 8005398:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2200      	movs	r2, #0
 800539e:	609a      	str	r2, [r3, #8]
 80053a0:	e043      	b.n	800542a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d119      	bne.n	80053dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6858      	ldr	r0, [r3, #4]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b0:	461a      	mov	r2, r3
 80053b2:	68b9      	ldr	r1, [r7, #8]
 80053b4:	f002 fa07 	bl	80077c6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	685a      	ldr	r2, [r3, #4]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053c0:	441a      	add	r2, r3
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	685a      	ldr	r2, [r3, #4]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d32b      	bcc.n	800542a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	605a      	str	r2, [r3, #4]
 80053da:	e026      	b.n	800542a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	68d8      	ldr	r0, [r3, #12]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e4:	461a      	mov	r2, r3
 80053e6:	68b9      	ldr	r1, [r7, #8]
 80053e8:	f002 f9ed 	bl	80077c6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	68da      	ldr	r2, [r3, #12]
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f4:	425b      	negs	r3, r3
 80053f6:	441a      	add	r2, r3
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	68da      	ldr	r2, [r3, #12]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	429a      	cmp	r2, r3
 8005406:	d207      	bcs.n	8005418 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	689a      	ldr	r2, [r3, #8]
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005410:	425b      	negs	r3, r3
 8005412:	441a      	add	r2, r3
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2b02      	cmp	r3, #2
 800541c:	d105      	bne.n	800542a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d002      	beq.n	800542a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	3b01      	subs	r3, #1
 8005428:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	1c5a      	adds	r2, r3, #1
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005432:	697b      	ldr	r3, [r7, #20]
}
 8005434:	4618      	mov	r0, r3
 8005436:	3718      	adds	r7, #24
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}

0800543c <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b084      	sub	sp, #16
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005444:	f001 fb50 	bl	8006ae8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800544e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005450:	e011      	b.n	8005476 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005456:	2b00      	cmp	r3, #0
 8005458:	d012      	beq.n	8005480 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	3324      	adds	r3, #36	@ 0x24
 800545e:	4618      	mov	r0, r3
 8005460:	f000 fe22 	bl	80060a8 <xTaskRemoveFromEventList>
 8005464:	4603      	mov	r3, r0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d001      	beq.n	800546e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800546a:	f000 fefb 	bl	8006264 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800546e:	7bfb      	ldrb	r3, [r7, #15]
 8005470:	3b01      	subs	r3, #1
 8005472:	b2db      	uxtb	r3, r3
 8005474:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800547a:	2b00      	cmp	r3, #0
 800547c:	dce9      	bgt.n	8005452 <prvUnlockQueue+0x16>
 800547e:	e000      	b.n	8005482 <prvUnlockQueue+0x46>
					break;
 8005480:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	22ff      	movs	r2, #255	@ 0xff
 8005486:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800548a:	f001 fb5f 	bl	8006b4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800548e:	f001 fb2b 	bl	8006ae8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005498:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800549a:	e011      	b.n	80054c0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	691b      	ldr	r3, [r3, #16]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d012      	beq.n	80054ca <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	3310      	adds	r3, #16
 80054a8:	4618      	mov	r0, r3
 80054aa:	f000 fdfd 	bl	80060a8 <xTaskRemoveFromEventList>
 80054ae:	4603      	mov	r3, r0
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d001      	beq.n	80054b8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80054b4:	f000 fed6 	bl	8006264 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80054b8:	7bbb      	ldrb	r3, [r7, #14]
 80054ba:	3b01      	subs	r3, #1
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80054c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	dce9      	bgt.n	800549c <prvUnlockQueue+0x60>
 80054c8:	e000      	b.n	80054cc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80054ca:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	22ff      	movs	r2, #255	@ 0xff
 80054d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80054d4:	f001 fb3a 	bl	8006b4c <vPortExitCritical>
}
 80054d8:	bf00      	nop
 80054da:	3710      	adds	r7, #16
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80054e8:	f001 fafe 	bl	8006ae8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d102      	bne.n	80054fa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80054f4:	2301      	movs	r3, #1
 80054f6:	60fb      	str	r3, [r7, #12]
 80054f8:	e001      	b.n	80054fe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80054fa:	2300      	movs	r3, #0
 80054fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80054fe:	f001 fb25 	bl	8006b4c <vPortExitCritical>

	return xReturn;
 8005502:	68fb      	ldr	r3, [r7, #12]
}
 8005504:	4618      	mov	r0, r3
 8005506:	3710      	adds	r7, #16
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}

0800550c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005514:	f001 fae8 	bl	8006ae8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005520:	429a      	cmp	r2, r3
 8005522:	d102      	bne.n	800552a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005524:	2301      	movs	r3, #1
 8005526:	60fb      	str	r3, [r7, #12]
 8005528:	e001      	b.n	800552e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800552a:	2300      	movs	r3, #0
 800552c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800552e:	f001 fb0d 	bl	8006b4c <vPortExitCritical>

	return xReturn;
 8005532:	68fb      	ldr	r3, [r7, #12]
}
 8005534:	4618      	mov	r0, r3
 8005536:	3710      	adds	r7, #16
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800553c:	b580      	push	{r7, lr}
 800553e:	b08e      	sub	sp, #56	@ 0x38
 8005540:	af04      	add	r7, sp, #16
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	607a      	str	r2, [r7, #4]
 8005548:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800554a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800554c:	2b00      	cmp	r3, #0
 800554e:	d10b      	bne.n	8005568 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005554:	f383 8811 	msr	BASEPRI, r3
 8005558:	f3bf 8f6f 	isb	sy
 800555c:	f3bf 8f4f 	dsb	sy
 8005560:	623b      	str	r3, [r7, #32]
}
 8005562:	bf00      	nop
 8005564:	bf00      	nop
 8005566:	e7fd      	b.n	8005564 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800556a:	2b00      	cmp	r3, #0
 800556c:	d10b      	bne.n	8005586 <xTaskCreateStatic+0x4a>
	__asm volatile
 800556e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005572:	f383 8811 	msr	BASEPRI, r3
 8005576:	f3bf 8f6f 	isb	sy
 800557a:	f3bf 8f4f 	dsb	sy
 800557e:	61fb      	str	r3, [r7, #28]
}
 8005580:	bf00      	nop
 8005582:	bf00      	nop
 8005584:	e7fd      	b.n	8005582 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005586:	23ac      	movs	r3, #172	@ 0xac
 8005588:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	2bac      	cmp	r3, #172	@ 0xac
 800558e:	d00b      	beq.n	80055a8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005594:	f383 8811 	msr	BASEPRI, r3
 8005598:	f3bf 8f6f 	isb	sy
 800559c:	f3bf 8f4f 	dsb	sy
 80055a0:	61bb      	str	r3, [r7, #24]
}
 80055a2:	bf00      	nop
 80055a4:	bf00      	nop
 80055a6:	e7fd      	b.n	80055a4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80055a8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80055aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d01e      	beq.n	80055ee <xTaskCreateStatic+0xb2>
 80055b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d01b      	beq.n	80055ee <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80055b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055b8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80055ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80055be:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80055c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c2:	2202      	movs	r2, #2
 80055c4:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80055c8:	2300      	movs	r3, #0
 80055ca:	9303      	str	r3, [sp, #12]
 80055cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ce:	9302      	str	r3, [sp, #8]
 80055d0:	f107 0314 	add.w	r3, r7, #20
 80055d4:	9301      	str	r3, [sp, #4]
 80055d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d8:	9300      	str	r3, [sp, #0]
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	68b9      	ldr	r1, [r7, #8]
 80055e0:	68f8      	ldr	r0, [r7, #12]
 80055e2:	f000 f851 	bl	8005688 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80055e6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80055e8:	f000 f8f8 	bl	80057dc <prvAddNewTaskToReadyList>
 80055ec:	e001      	b.n	80055f2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80055ee:	2300      	movs	r3, #0
 80055f0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80055f2:	697b      	ldr	r3, [r7, #20]
	}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3728      	adds	r7, #40	@ 0x28
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}

080055fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b08c      	sub	sp, #48	@ 0x30
 8005600:	af04      	add	r7, sp, #16
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	60b9      	str	r1, [r7, #8]
 8005606:	603b      	str	r3, [r7, #0]
 8005608:	4613      	mov	r3, r2
 800560a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800560c:	88fb      	ldrh	r3, [r7, #6]
 800560e:	009b      	lsls	r3, r3, #2
 8005610:	4618      	mov	r0, r3
 8005612:	f001 fb49 	bl	8006ca8 <pvPortMalloc>
 8005616:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d00e      	beq.n	800563c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800561e:	20ac      	movs	r0, #172	@ 0xac
 8005620:	f001 fb42 	bl	8006ca8 <pvPortMalloc>
 8005624:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005626:	69fb      	ldr	r3, [r7, #28]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d003      	beq.n	8005634 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800562c:	69fb      	ldr	r3, [r7, #28]
 800562e:	697a      	ldr	r2, [r7, #20]
 8005630:	631a      	str	r2, [r3, #48]	@ 0x30
 8005632:	e005      	b.n	8005640 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005634:	6978      	ldr	r0, [r7, #20]
 8005636:	f001 fc05 	bl	8006e44 <vPortFree>
 800563a:	e001      	b.n	8005640 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800563c:	2300      	movs	r3, #0
 800563e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005640:	69fb      	ldr	r3, [r7, #28]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d017      	beq.n	8005676 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005646:	69fb      	ldr	r3, [r7, #28]
 8005648:	2200      	movs	r2, #0
 800564a:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800564e:	88fa      	ldrh	r2, [r7, #6]
 8005650:	2300      	movs	r3, #0
 8005652:	9303      	str	r3, [sp, #12]
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	9302      	str	r3, [sp, #8]
 8005658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800565a:	9301      	str	r3, [sp, #4]
 800565c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800565e:	9300      	str	r3, [sp, #0]
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	68b9      	ldr	r1, [r7, #8]
 8005664:	68f8      	ldr	r0, [r7, #12]
 8005666:	f000 f80f 	bl	8005688 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800566a:	69f8      	ldr	r0, [r7, #28]
 800566c:	f000 f8b6 	bl	80057dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005670:	2301      	movs	r3, #1
 8005672:	61bb      	str	r3, [r7, #24]
 8005674:	e002      	b.n	800567c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005676:	f04f 33ff 	mov.w	r3, #4294967295
 800567a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800567c:	69bb      	ldr	r3, [r7, #24]
	}
 800567e:	4618      	mov	r0, r3
 8005680:	3720      	adds	r7, #32
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
	...

08005688 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b088      	sub	sp, #32
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	607a      	str	r2, [r7, #4]
 8005694:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005698:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	009b      	lsls	r3, r3, #2
 800569e:	461a      	mov	r2, r3
 80056a0:	21a5      	movs	r1, #165	@ 0xa5
 80056a2:	f001 ffb7 	bl	8007614 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80056a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80056b0:	3b01      	subs	r3, #1
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	4413      	add	r3, r2
 80056b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	f023 0307 	bic.w	r3, r3, #7
 80056be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	f003 0307 	and.w	r3, r3, #7
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d00b      	beq.n	80056e2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80056ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ce:	f383 8811 	msr	BASEPRI, r3
 80056d2:	f3bf 8f6f 	isb	sy
 80056d6:	f3bf 8f4f 	dsb	sy
 80056da:	617b      	str	r3, [r7, #20]
}
 80056dc:	bf00      	nop
 80056de:	bf00      	nop
 80056e0:	e7fd      	b.n	80056de <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d01f      	beq.n	8005728 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80056e8:	2300      	movs	r3, #0
 80056ea:	61fb      	str	r3, [r7, #28]
 80056ec:	e012      	b.n	8005714 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80056ee:	68ba      	ldr	r2, [r7, #8]
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	4413      	add	r3, r2
 80056f4:	7819      	ldrb	r1, [r3, #0]
 80056f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056f8:	69fb      	ldr	r3, [r7, #28]
 80056fa:	4413      	add	r3, r2
 80056fc:	3334      	adds	r3, #52	@ 0x34
 80056fe:	460a      	mov	r2, r1
 8005700:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	69fb      	ldr	r3, [r7, #28]
 8005706:	4413      	add	r3, r2
 8005708:	781b      	ldrb	r3, [r3, #0]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d006      	beq.n	800571c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800570e:	69fb      	ldr	r3, [r7, #28]
 8005710:	3301      	adds	r3, #1
 8005712:	61fb      	str	r3, [r7, #28]
 8005714:	69fb      	ldr	r3, [r7, #28]
 8005716:	2b0f      	cmp	r3, #15
 8005718:	d9e9      	bls.n	80056ee <prvInitialiseNewTask+0x66>
 800571a:	e000      	b.n	800571e <prvInitialiseNewTask+0x96>
			{
				break;
 800571c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800571e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005720:	2200      	movs	r2, #0
 8005722:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005726:	e003      	b.n	8005730 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572a:	2200      	movs	r2, #0
 800572c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005732:	2b06      	cmp	r3, #6
 8005734:	d901      	bls.n	800573a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005736:	2306      	movs	r3, #6
 8005738:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800573a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800573c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800573e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005742:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005744:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005748:	2200      	movs	r2, #0
 800574a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800574c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800574e:	3304      	adds	r3, #4
 8005750:	4618      	mov	r0, r3
 8005752:	f7ff fa83 	bl	8004c5c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005758:	3318      	adds	r3, #24
 800575a:	4618      	mov	r0, r3
 800575c:	f7ff fa7e 	bl	8004c5c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005762:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005764:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005768:	f1c3 0207 	rsb	r2, r3, #7
 800576c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800576e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005772:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005774:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8005776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005778:	2200      	movs	r2, #0
 800577a:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800577c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800577e:	2200      	movs	r2, #0
 8005780:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005786:	2200      	movs	r2, #0
 8005788:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800578c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800578e:	3358      	adds	r3, #88	@ 0x58
 8005790:	224c      	movs	r2, #76	@ 0x4c
 8005792:	2100      	movs	r1, #0
 8005794:	4618      	mov	r0, r3
 8005796:	f001 ff3d 	bl	8007614 <memset>
 800579a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800579c:	4a0c      	ldr	r2, [pc, #48]	@ (80057d0 <prvInitialiseNewTask+0x148>)
 800579e:	65da      	str	r2, [r3, #92]	@ 0x5c
 80057a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a2:	4a0c      	ldr	r2, [pc, #48]	@ (80057d4 <prvInitialiseNewTask+0x14c>)
 80057a4:	661a      	str	r2, [r3, #96]	@ 0x60
 80057a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a8:	4a0b      	ldr	r2, [pc, #44]	@ (80057d8 <prvInitialiseNewTask+0x150>)
 80057aa:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80057ac:	683a      	ldr	r2, [r7, #0]
 80057ae:	68f9      	ldr	r1, [r7, #12]
 80057b0:	69b8      	ldr	r0, [r7, #24]
 80057b2:	f001 f865 	bl	8006880 <pxPortInitialiseStack>
 80057b6:	4602      	mov	r2, r0
 80057b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ba:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80057bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d002      	beq.n	80057c8 <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80057c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057c6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80057c8:	bf00      	nop
 80057ca:	3720      	adds	r7, #32
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}
 80057d0:	2000cc30 	.word	0x2000cc30
 80057d4:	2000cc98 	.word	0x2000cc98
 80057d8:	2000cd00 	.word	0x2000cd00

080057dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b082      	sub	sp, #8
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80057e4:	f001 f980 	bl	8006ae8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80057e8:	4b2c      	ldr	r3, [pc, #176]	@ (800589c <prvAddNewTaskToReadyList+0xc0>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	3301      	adds	r3, #1
 80057ee:	4a2b      	ldr	r2, [pc, #172]	@ (800589c <prvAddNewTaskToReadyList+0xc0>)
 80057f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80057f2:	4b2b      	ldr	r3, [pc, #172]	@ (80058a0 <prvAddNewTaskToReadyList+0xc4>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d109      	bne.n	800580e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80057fa:	4a29      	ldr	r2, [pc, #164]	@ (80058a0 <prvAddNewTaskToReadyList+0xc4>)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005800:	4b26      	ldr	r3, [pc, #152]	@ (800589c <prvAddNewTaskToReadyList+0xc0>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2b01      	cmp	r3, #1
 8005806:	d110      	bne.n	800582a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005808:	f000 fd50 	bl	80062ac <prvInitialiseTaskLists>
 800580c:	e00d      	b.n	800582a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800580e:	4b25      	ldr	r3, [pc, #148]	@ (80058a4 <prvAddNewTaskToReadyList+0xc8>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d109      	bne.n	800582a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005816:	4b22      	ldr	r3, [pc, #136]	@ (80058a0 <prvAddNewTaskToReadyList+0xc4>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005820:	429a      	cmp	r2, r3
 8005822:	d802      	bhi.n	800582a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005824:	4a1e      	ldr	r2, [pc, #120]	@ (80058a0 <prvAddNewTaskToReadyList+0xc4>)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800582a:	4b1f      	ldr	r3, [pc, #124]	@ (80058a8 <prvAddNewTaskToReadyList+0xcc>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	3301      	adds	r3, #1
 8005830:	4a1d      	ldr	r2, [pc, #116]	@ (80058a8 <prvAddNewTaskToReadyList+0xcc>)
 8005832:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005834:	4b1c      	ldr	r3, [pc, #112]	@ (80058a8 <prvAddNewTaskToReadyList+0xcc>)
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005840:	2201      	movs	r2, #1
 8005842:	409a      	lsls	r2, r3
 8005844:	4b19      	ldr	r3, [pc, #100]	@ (80058ac <prvAddNewTaskToReadyList+0xd0>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4313      	orrs	r3, r2
 800584a:	4a18      	ldr	r2, [pc, #96]	@ (80058ac <prvAddNewTaskToReadyList+0xd0>)
 800584c:	6013      	str	r3, [r2, #0]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005852:	4613      	mov	r3, r2
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	4413      	add	r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	4a15      	ldr	r2, [pc, #84]	@ (80058b0 <prvAddNewTaskToReadyList+0xd4>)
 800585c:	441a      	add	r2, r3
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	3304      	adds	r3, #4
 8005862:	4619      	mov	r1, r3
 8005864:	4610      	mov	r0, r2
 8005866:	f7ff fa06 	bl	8004c76 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800586a:	f001 f96f 	bl	8006b4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800586e:	4b0d      	ldr	r3, [pc, #52]	@ (80058a4 <prvAddNewTaskToReadyList+0xc8>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00e      	beq.n	8005894 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005876:	4b0a      	ldr	r3, [pc, #40]	@ (80058a0 <prvAddNewTaskToReadyList+0xc4>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005880:	429a      	cmp	r2, r3
 8005882:	d207      	bcs.n	8005894 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005884:	4b0b      	ldr	r3, [pc, #44]	@ (80058b4 <prvAddNewTaskToReadyList+0xd8>)
 8005886:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800588a:	601a      	str	r2, [r3, #0]
 800588c:	f3bf 8f4f 	dsb	sy
 8005890:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005894:	bf00      	nop
 8005896:	3708      	adds	r7, #8
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}
 800589c:	20000884 	.word	0x20000884
 80058a0:	20000784 	.word	0x20000784
 80058a4:	20000890 	.word	0x20000890
 80058a8:	200008a0 	.word	0x200008a0
 80058ac:	2000088c 	.word	0x2000088c
 80058b0:	20000788 	.word	0x20000788
 80058b4:	e000ed04 	.word	0xe000ed04

080058b8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80058c0:	2300      	movs	r3, #0
 80058c2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d018      	beq.n	80058fc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80058ca:	4b14      	ldr	r3, [pc, #80]	@ (800591c <vTaskDelay+0x64>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d00b      	beq.n	80058ea <vTaskDelay+0x32>
	__asm volatile
 80058d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d6:	f383 8811 	msr	BASEPRI, r3
 80058da:	f3bf 8f6f 	isb	sy
 80058de:	f3bf 8f4f 	dsb	sy
 80058e2:	60bb      	str	r3, [r7, #8]
}
 80058e4:	bf00      	nop
 80058e6:	bf00      	nop
 80058e8:	e7fd      	b.n	80058e6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80058ea:	f000 f9ab 	bl	8005c44 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80058ee:	2100      	movs	r1, #0
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f000 ff5f 	bl	80067b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80058f6:	f000 f9b3 	bl	8005c60 <xTaskResumeAll>
 80058fa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d107      	bne.n	8005912 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005902:	4b07      	ldr	r3, [pc, #28]	@ (8005920 <vTaskDelay+0x68>)
 8005904:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005908:	601a      	str	r2, [r3, #0]
 800590a:	f3bf 8f4f 	dsb	sy
 800590e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005912:	bf00      	nop
 8005914:	3710      	adds	r7, #16
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
 800591a:	bf00      	nop
 800591c:	200008ac 	.word	0x200008ac
 8005920:	e000ed04 	.word	0xe000ed04

08005924 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8005924:	b580      	push	{r7, lr}
 8005926:	b084      	sub	sp, #16
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800592c:	f001 f8dc 	bl	8006ae8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d102      	bne.n	800593c <vTaskSuspend+0x18>
 8005936:	4b3d      	ldr	r3, [pc, #244]	@ (8005a2c <vTaskSuspend+0x108>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	e000      	b.n	800593e <vTaskSuspend+0x1a>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	3304      	adds	r3, #4
 8005944:	4618      	mov	r0, r3
 8005946:	f7ff f9f3 	bl	8004d30 <uxListRemove>
 800594a:	4603      	mov	r3, r0
 800594c:	2b00      	cmp	r3, #0
 800594e:	d115      	bne.n	800597c <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005954:	4936      	ldr	r1, [pc, #216]	@ (8005a30 <vTaskSuspend+0x10c>)
 8005956:	4613      	mov	r3, r2
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	4413      	add	r3, r2
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	440b      	add	r3, r1
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d10a      	bne.n	800597c <vTaskSuspend+0x58>
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800596a:	2201      	movs	r2, #1
 800596c:	fa02 f303 	lsl.w	r3, r2, r3
 8005970:	43da      	mvns	r2, r3
 8005972:	4b30      	ldr	r3, [pc, #192]	@ (8005a34 <vTaskSuspend+0x110>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4013      	ands	r3, r2
 8005978:	4a2e      	ldr	r2, [pc, #184]	@ (8005a34 <vTaskSuspend+0x110>)
 800597a:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005980:	2b00      	cmp	r3, #0
 8005982:	d004      	beq.n	800598e <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	3318      	adds	r3, #24
 8005988:	4618      	mov	r0, r3
 800598a:	f7ff f9d1 	bl	8004d30 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	3304      	adds	r3, #4
 8005992:	4619      	mov	r1, r3
 8005994:	4828      	ldr	r0, [pc, #160]	@ (8005a38 <vTaskSuspend+0x114>)
 8005996:	f7ff f96e 	bl	8004c76 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d103      	bne.n	80059ae <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80059ae:	f001 f8cd 	bl	8006b4c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80059b2:	4b22      	ldr	r3, [pc, #136]	@ (8005a3c <vTaskSuspend+0x118>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d005      	beq.n	80059c6 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80059ba:	f001 f895 	bl	8006ae8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80059be:	f000 fd19 	bl	80063f4 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80059c2:	f001 f8c3 	bl	8006b4c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80059c6:	4b19      	ldr	r3, [pc, #100]	@ (8005a2c <vTaskSuspend+0x108>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	68fa      	ldr	r2, [r7, #12]
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d128      	bne.n	8005a22 <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 80059d0:	4b1a      	ldr	r3, [pc, #104]	@ (8005a3c <vTaskSuspend+0x118>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d018      	beq.n	8005a0a <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80059d8:	4b19      	ldr	r3, [pc, #100]	@ (8005a40 <vTaskSuspend+0x11c>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d00b      	beq.n	80059f8 <vTaskSuspend+0xd4>
	__asm volatile
 80059e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059e4:	f383 8811 	msr	BASEPRI, r3
 80059e8:	f3bf 8f6f 	isb	sy
 80059ec:	f3bf 8f4f 	dsb	sy
 80059f0:	60bb      	str	r3, [r7, #8]
}
 80059f2:	bf00      	nop
 80059f4:	bf00      	nop
 80059f6:	e7fd      	b.n	80059f4 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 80059f8:	4b12      	ldr	r3, [pc, #72]	@ (8005a44 <vTaskSuspend+0x120>)
 80059fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059fe:	601a      	str	r2, [r3, #0]
 8005a00:	f3bf 8f4f 	dsb	sy
 8005a04:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005a08:	e00b      	b.n	8005a22 <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8005a0a:	4b0b      	ldr	r3, [pc, #44]	@ (8005a38 <vTaskSuspend+0x114>)
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8005a48 <vTaskSuspend+0x124>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d103      	bne.n	8005a1e <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 8005a16:	4b05      	ldr	r3, [pc, #20]	@ (8005a2c <vTaskSuspend+0x108>)
 8005a18:	2200      	movs	r2, #0
 8005a1a:	601a      	str	r2, [r3, #0]
	}
 8005a1c:	e001      	b.n	8005a22 <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 8005a1e:	f000 fa77 	bl	8005f10 <vTaskSwitchContext>
	}
 8005a22:	bf00      	nop
 8005a24:	3710      	adds	r7, #16
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	bf00      	nop
 8005a2c:	20000784 	.word	0x20000784
 8005a30:	20000788 	.word	0x20000788
 8005a34:	2000088c 	.word	0x2000088c
 8005a38:	20000870 	.word	0x20000870
 8005a3c:	20000890 	.word	0x20000890
 8005a40:	200008ac 	.word	0x200008ac
 8005a44:	e000ed04 	.word	0xe000ed04
 8005a48:	20000884 	.word	0x20000884

08005a4c <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b087      	sub	sp, #28
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8005a54:	2300      	movs	r3, #0
 8005a56:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d10b      	bne.n	8005a7a <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 8005a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a66:	f383 8811 	msr	BASEPRI, r3
 8005a6a:	f3bf 8f6f 	isb	sy
 8005a6e:	f3bf 8f4f 	dsb	sy
 8005a72:	60fb      	str	r3, [r7, #12]
}
 8005a74:	bf00      	nop
 8005a76:	bf00      	nop
 8005a78:	e7fd      	b.n	8005a76 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	4a0a      	ldr	r2, [pc, #40]	@ (8005aa8 <prvTaskIsTaskSuspended+0x5c>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d10a      	bne.n	8005a9a <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a88:	4a08      	ldr	r2, [pc, #32]	@ (8005aac <prvTaskIsTaskSuspended+0x60>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d005      	beq.n	8005a9a <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d101      	bne.n	8005a9a <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 8005a96:	2301      	movs	r3, #1
 8005a98:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005a9a:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	371c      	adds	r7, #28
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr
 8005aa8:	20000870 	.word	0x20000870
 8005aac:	20000844 	.word	0x20000844

08005ab0 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d10b      	bne.n	8005ada <vTaskResume+0x2a>
	__asm volatile
 8005ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac6:	f383 8811 	msr	BASEPRI, r3
 8005aca:	f3bf 8f6f 	isb	sy
 8005ace:	f3bf 8f4f 	dsb	sy
 8005ad2:	60bb      	str	r3, [r7, #8]
}
 8005ad4:	bf00      	nop
 8005ad6:	bf00      	nop
 8005ad8:	e7fd      	b.n	8005ad6 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8005ada:	4b20      	ldr	r3, [pc, #128]	@ (8005b5c <vTaskResume+0xac>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68fa      	ldr	r2, [r7, #12]
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d037      	beq.n	8005b54 <vTaskResume+0xa4>
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d034      	beq.n	8005b54 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8005aea:	f000 fffd 	bl	8006ae8 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8005aee:	68f8      	ldr	r0, [r7, #12]
 8005af0:	f7ff ffac 	bl	8005a4c <prvTaskIsTaskSuspended>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d02a      	beq.n	8005b50 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	3304      	adds	r3, #4
 8005afe:	4618      	mov	r0, r3
 8005b00:	f7ff f916 	bl	8004d30 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b08:	2201      	movs	r2, #1
 8005b0a:	409a      	lsls	r2, r3
 8005b0c:	4b14      	ldr	r3, [pc, #80]	@ (8005b60 <vTaskResume+0xb0>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4313      	orrs	r3, r2
 8005b12:	4a13      	ldr	r2, [pc, #76]	@ (8005b60 <vTaskResume+0xb0>)
 8005b14:	6013      	str	r3, [r2, #0]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b1a:	4613      	mov	r3, r2
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	4413      	add	r3, r2
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	4a10      	ldr	r2, [pc, #64]	@ (8005b64 <vTaskResume+0xb4>)
 8005b24:	441a      	add	r2, r3
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	3304      	adds	r3, #4
 8005b2a:	4619      	mov	r1, r3
 8005b2c:	4610      	mov	r0, r2
 8005b2e:	f7ff f8a2 	bl	8004c76 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b36:	4b09      	ldr	r3, [pc, #36]	@ (8005b5c <vTaskResume+0xac>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d307      	bcc.n	8005b50 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8005b40:	4b09      	ldr	r3, [pc, #36]	@ (8005b68 <vTaskResume+0xb8>)
 8005b42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b46:	601a      	str	r2, [r3, #0]
 8005b48:	f3bf 8f4f 	dsb	sy
 8005b4c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8005b50:	f000 fffc 	bl	8006b4c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005b54:	bf00      	nop
 8005b56:	3710      	adds	r7, #16
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}
 8005b5c:	20000784 	.word	0x20000784
 8005b60:	2000088c 	.word	0x2000088c
 8005b64:	20000788 	.word	0x20000788
 8005b68:	e000ed04 	.word	0xe000ed04

08005b6c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b08a      	sub	sp, #40	@ 0x28
 8005b70:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005b72:	2300      	movs	r3, #0
 8005b74:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005b76:	2300      	movs	r3, #0
 8005b78:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005b7a:	463a      	mov	r2, r7
 8005b7c:	1d39      	adds	r1, r7, #4
 8005b7e:	f107 0308 	add.w	r3, r7, #8
 8005b82:	4618      	mov	r0, r3
 8005b84:	f7fa fd1a 	bl	80005bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005b88:	6839      	ldr	r1, [r7, #0]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	68ba      	ldr	r2, [r7, #8]
 8005b8e:	9202      	str	r2, [sp, #8]
 8005b90:	9301      	str	r3, [sp, #4]
 8005b92:	2300      	movs	r3, #0
 8005b94:	9300      	str	r3, [sp, #0]
 8005b96:	2300      	movs	r3, #0
 8005b98:	460a      	mov	r2, r1
 8005b9a:	4922      	ldr	r1, [pc, #136]	@ (8005c24 <vTaskStartScheduler+0xb8>)
 8005b9c:	4822      	ldr	r0, [pc, #136]	@ (8005c28 <vTaskStartScheduler+0xbc>)
 8005b9e:	f7ff fccd 	bl	800553c <xTaskCreateStatic>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	4a21      	ldr	r2, [pc, #132]	@ (8005c2c <vTaskStartScheduler+0xc0>)
 8005ba6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005ba8:	4b20      	ldr	r3, [pc, #128]	@ (8005c2c <vTaskStartScheduler+0xc0>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d002      	beq.n	8005bb6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	617b      	str	r3, [r7, #20]
 8005bb4:	e001      	b.n	8005bba <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d11d      	bne.n	8005bfc <vTaskStartScheduler+0x90>
	__asm volatile
 8005bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc4:	f383 8811 	msr	BASEPRI, r3
 8005bc8:	f3bf 8f6f 	isb	sy
 8005bcc:	f3bf 8f4f 	dsb	sy
 8005bd0:	613b      	str	r3, [r7, #16]
}
 8005bd2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005bd4:	4b16      	ldr	r3, [pc, #88]	@ (8005c30 <vTaskStartScheduler+0xc4>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	3358      	adds	r3, #88	@ 0x58
 8005bda:	4a16      	ldr	r2, [pc, #88]	@ (8005c34 <vTaskStartScheduler+0xc8>)
 8005bdc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005bde:	4b16      	ldr	r3, [pc, #88]	@ (8005c38 <vTaskStartScheduler+0xcc>)
 8005be0:	f04f 32ff 	mov.w	r2, #4294967295
 8005be4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005be6:	4b15      	ldr	r3, [pc, #84]	@ (8005c3c <vTaskStartScheduler+0xd0>)
 8005be8:	2201      	movs	r2, #1
 8005bea:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005bec:	4b14      	ldr	r3, [pc, #80]	@ (8005c40 <vTaskStartScheduler+0xd4>)
 8005bee:	2200      	movs	r2, #0
 8005bf0:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8005bf2:	f7fa fcd3 	bl	800059c <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005bf6:	f000 fed3 	bl	80069a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005bfa:	e00f      	b.n	8005c1c <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c02:	d10b      	bne.n	8005c1c <vTaskStartScheduler+0xb0>
	__asm volatile
 8005c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c08:	f383 8811 	msr	BASEPRI, r3
 8005c0c:	f3bf 8f6f 	isb	sy
 8005c10:	f3bf 8f4f 	dsb	sy
 8005c14:	60fb      	str	r3, [r7, #12]
}
 8005c16:	bf00      	nop
 8005c18:	bf00      	nop
 8005c1a:	e7fd      	b.n	8005c18 <vTaskStartScheduler+0xac>
}
 8005c1c:	bf00      	nop
 8005c1e:	3718      	adds	r7, #24
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}
 8005c24:	080087b8 	.word	0x080087b8
 8005c28:	0800627d 	.word	0x0800627d
 8005c2c:	200008a8 	.word	0x200008a8
 8005c30:	20000784 	.word	0x20000784
 8005c34:	20000024 	.word	0x20000024
 8005c38:	200008a4 	.word	0x200008a4
 8005c3c:	20000890 	.word	0x20000890
 8005c40:	20000888 	.word	0x20000888

08005c44 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005c44:	b480      	push	{r7}
 8005c46:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005c48:	4b04      	ldr	r3, [pc, #16]	@ (8005c5c <vTaskSuspendAll+0x18>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	4a03      	ldr	r2, [pc, #12]	@ (8005c5c <vTaskSuspendAll+0x18>)
 8005c50:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005c52:	bf00      	nop
 8005c54:	46bd      	mov	sp, r7
 8005c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5a:	4770      	bx	lr
 8005c5c:	200008ac 	.word	0x200008ac

08005c60 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005c66:	2300      	movs	r3, #0
 8005c68:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005c6e:	4b42      	ldr	r3, [pc, #264]	@ (8005d78 <xTaskResumeAll+0x118>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d10b      	bne.n	8005c8e <xTaskResumeAll+0x2e>
	__asm volatile
 8005c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c7a:	f383 8811 	msr	BASEPRI, r3
 8005c7e:	f3bf 8f6f 	isb	sy
 8005c82:	f3bf 8f4f 	dsb	sy
 8005c86:	603b      	str	r3, [r7, #0]
}
 8005c88:	bf00      	nop
 8005c8a:	bf00      	nop
 8005c8c:	e7fd      	b.n	8005c8a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005c8e:	f000 ff2b 	bl	8006ae8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005c92:	4b39      	ldr	r3, [pc, #228]	@ (8005d78 <xTaskResumeAll+0x118>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	3b01      	subs	r3, #1
 8005c98:	4a37      	ldr	r2, [pc, #220]	@ (8005d78 <xTaskResumeAll+0x118>)
 8005c9a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c9c:	4b36      	ldr	r3, [pc, #216]	@ (8005d78 <xTaskResumeAll+0x118>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d161      	bne.n	8005d68 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005ca4:	4b35      	ldr	r3, [pc, #212]	@ (8005d7c <xTaskResumeAll+0x11c>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d05d      	beq.n	8005d68 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005cac:	e02e      	b.n	8005d0c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cae:	4b34      	ldr	r3, [pc, #208]	@ (8005d80 <xTaskResumeAll+0x120>)
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	3318      	adds	r3, #24
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f7ff f838 	bl	8004d30 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	3304      	adds	r3, #4
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f7ff f833 	bl	8004d30 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cce:	2201      	movs	r2, #1
 8005cd0:	409a      	lsls	r2, r3
 8005cd2:	4b2c      	ldr	r3, [pc, #176]	@ (8005d84 <xTaskResumeAll+0x124>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	4a2a      	ldr	r2, [pc, #168]	@ (8005d84 <xTaskResumeAll+0x124>)
 8005cda:	6013      	str	r3, [r2, #0]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ce0:	4613      	mov	r3, r2
 8005ce2:	009b      	lsls	r3, r3, #2
 8005ce4:	4413      	add	r3, r2
 8005ce6:	009b      	lsls	r3, r3, #2
 8005ce8:	4a27      	ldr	r2, [pc, #156]	@ (8005d88 <xTaskResumeAll+0x128>)
 8005cea:	441a      	add	r2, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	3304      	adds	r3, #4
 8005cf0:	4619      	mov	r1, r3
 8005cf2:	4610      	mov	r0, r2
 8005cf4:	f7fe ffbf 	bl	8004c76 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cfc:	4b23      	ldr	r3, [pc, #140]	@ (8005d8c <xTaskResumeAll+0x12c>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d302      	bcc.n	8005d0c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005d06:	4b22      	ldr	r3, [pc, #136]	@ (8005d90 <xTaskResumeAll+0x130>)
 8005d08:	2201      	movs	r2, #1
 8005d0a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d0c:	4b1c      	ldr	r3, [pc, #112]	@ (8005d80 <xTaskResumeAll+0x120>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d1cc      	bne.n	8005cae <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d001      	beq.n	8005d1e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005d1a:	f000 fb6b 	bl	80063f4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8005d94 <xTaskResumeAll+0x134>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d010      	beq.n	8005d4c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005d2a:	f000 f837 	bl	8005d9c <xTaskIncrementTick>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d002      	beq.n	8005d3a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005d34:	4b16      	ldr	r3, [pc, #88]	@ (8005d90 <xTaskResumeAll+0x130>)
 8005d36:	2201      	movs	r2, #1
 8005d38:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d1f1      	bne.n	8005d2a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005d46:	4b13      	ldr	r3, [pc, #76]	@ (8005d94 <xTaskResumeAll+0x134>)
 8005d48:	2200      	movs	r2, #0
 8005d4a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005d4c:	4b10      	ldr	r3, [pc, #64]	@ (8005d90 <xTaskResumeAll+0x130>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d009      	beq.n	8005d68 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005d54:	2301      	movs	r3, #1
 8005d56:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005d58:	4b0f      	ldr	r3, [pc, #60]	@ (8005d98 <xTaskResumeAll+0x138>)
 8005d5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d5e:	601a      	str	r2, [r3, #0]
 8005d60:	f3bf 8f4f 	dsb	sy
 8005d64:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005d68:	f000 fef0 	bl	8006b4c <vPortExitCritical>

	return xAlreadyYielded;
 8005d6c:	68bb      	ldr	r3, [r7, #8]
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3710      	adds	r7, #16
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	bf00      	nop
 8005d78:	200008ac 	.word	0x200008ac
 8005d7c:	20000884 	.word	0x20000884
 8005d80:	20000844 	.word	0x20000844
 8005d84:	2000088c 	.word	0x2000088c
 8005d88:	20000788 	.word	0x20000788
 8005d8c:	20000784 	.word	0x20000784
 8005d90:	20000898 	.word	0x20000898
 8005d94:	20000894 	.word	0x20000894
 8005d98:	e000ed04 	.word	0xe000ed04

08005d9c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b086      	sub	sp, #24
 8005da0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005da2:	2300      	movs	r3, #0
 8005da4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005da6:	4b4f      	ldr	r3, [pc, #316]	@ (8005ee4 <xTaskIncrementTick+0x148>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	f040 808f 	bne.w	8005ece <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005db0:	4b4d      	ldr	r3, [pc, #308]	@ (8005ee8 <xTaskIncrementTick+0x14c>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	3301      	adds	r3, #1
 8005db6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005db8:	4a4b      	ldr	r2, [pc, #300]	@ (8005ee8 <xTaskIncrementTick+0x14c>)
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d121      	bne.n	8005e08 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005dc4:	4b49      	ldr	r3, [pc, #292]	@ (8005eec <xTaskIncrementTick+0x150>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00b      	beq.n	8005de6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dd2:	f383 8811 	msr	BASEPRI, r3
 8005dd6:	f3bf 8f6f 	isb	sy
 8005dda:	f3bf 8f4f 	dsb	sy
 8005dde:	603b      	str	r3, [r7, #0]
}
 8005de0:	bf00      	nop
 8005de2:	bf00      	nop
 8005de4:	e7fd      	b.n	8005de2 <xTaskIncrementTick+0x46>
 8005de6:	4b41      	ldr	r3, [pc, #260]	@ (8005eec <xTaskIncrementTick+0x150>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	60fb      	str	r3, [r7, #12]
 8005dec:	4b40      	ldr	r3, [pc, #256]	@ (8005ef0 <xTaskIncrementTick+0x154>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a3e      	ldr	r2, [pc, #248]	@ (8005eec <xTaskIncrementTick+0x150>)
 8005df2:	6013      	str	r3, [r2, #0]
 8005df4:	4a3e      	ldr	r2, [pc, #248]	@ (8005ef0 <xTaskIncrementTick+0x154>)
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	6013      	str	r3, [r2, #0]
 8005dfa:	4b3e      	ldr	r3, [pc, #248]	@ (8005ef4 <xTaskIncrementTick+0x158>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	3301      	adds	r3, #1
 8005e00:	4a3c      	ldr	r2, [pc, #240]	@ (8005ef4 <xTaskIncrementTick+0x158>)
 8005e02:	6013      	str	r3, [r2, #0]
 8005e04:	f000 faf6 	bl	80063f4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005e08:	4b3b      	ldr	r3, [pc, #236]	@ (8005ef8 <xTaskIncrementTick+0x15c>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	693a      	ldr	r2, [r7, #16]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d348      	bcc.n	8005ea4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e12:	4b36      	ldr	r3, [pc, #216]	@ (8005eec <xTaskIncrementTick+0x150>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d104      	bne.n	8005e26 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e1c:	4b36      	ldr	r3, [pc, #216]	@ (8005ef8 <xTaskIncrementTick+0x15c>)
 8005e1e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e22:	601a      	str	r2, [r3, #0]
					break;
 8005e24:	e03e      	b.n	8005ea4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e26:	4b31      	ldr	r3, [pc, #196]	@ (8005eec <xTaskIncrementTick+0x150>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005e36:	693a      	ldr	r2, [r7, #16]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d203      	bcs.n	8005e46 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005e3e:	4a2e      	ldr	r2, [pc, #184]	@ (8005ef8 <xTaskIncrementTick+0x15c>)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005e44:	e02e      	b.n	8005ea4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	3304      	adds	r3, #4
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f7fe ff70 	bl	8004d30 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d004      	beq.n	8005e62 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	3318      	adds	r3, #24
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f7fe ff67 	bl	8004d30 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e66:	2201      	movs	r2, #1
 8005e68:	409a      	lsls	r2, r3
 8005e6a:	4b24      	ldr	r3, [pc, #144]	@ (8005efc <xTaskIncrementTick+0x160>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	4a22      	ldr	r2, [pc, #136]	@ (8005efc <xTaskIncrementTick+0x160>)
 8005e72:	6013      	str	r3, [r2, #0]
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e78:	4613      	mov	r3, r2
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	4413      	add	r3, r2
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	4a1f      	ldr	r2, [pc, #124]	@ (8005f00 <xTaskIncrementTick+0x164>)
 8005e82:	441a      	add	r2, r3
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	3304      	adds	r3, #4
 8005e88:	4619      	mov	r1, r3
 8005e8a:	4610      	mov	r0, r2
 8005e8c:	f7fe fef3 	bl	8004c76 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e94:	4b1b      	ldr	r3, [pc, #108]	@ (8005f04 <xTaskIncrementTick+0x168>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d3b9      	bcc.n	8005e12 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ea2:	e7b6      	b.n	8005e12 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005ea4:	4b17      	ldr	r3, [pc, #92]	@ (8005f04 <xTaskIncrementTick+0x168>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eaa:	4915      	ldr	r1, [pc, #84]	@ (8005f00 <xTaskIncrementTick+0x164>)
 8005eac:	4613      	mov	r3, r2
 8005eae:	009b      	lsls	r3, r3, #2
 8005eb0:	4413      	add	r3, r2
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	440b      	add	r3, r1
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d901      	bls.n	8005ec0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005ec0:	4b11      	ldr	r3, [pc, #68]	@ (8005f08 <xTaskIncrementTick+0x16c>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d007      	beq.n	8005ed8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	617b      	str	r3, [r7, #20]
 8005ecc:	e004      	b.n	8005ed8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005ece:	4b0f      	ldr	r3, [pc, #60]	@ (8005f0c <xTaskIncrementTick+0x170>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	4a0d      	ldr	r2, [pc, #52]	@ (8005f0c <xTaskIncrementTick+0x170>)
 8005ed6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005ed8:	697b      	ldr	r3, [r7, #20]
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3718      	adds	r7, #24
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
 8005ee2:	bf00      	nop
 8005ee4:	200008ac 	.word	0x200008ac
 8005ee8:	20000888 	.word	0x20000888
 8005eec:	2000083c 	.word	0x2000083c
 8005ef0:	20000840 	.word	0x20000840
 8005ef4:	2000089c 	.word	0x2000089c
 8005ef8:	200008a4 	.word	0x200008a4
 8005efc:	2000088c 	.word	0x2000088c
 8005f00:	20000788 	.word	0x20000788
 8005f04:	20000784 	.word	0x20000784
 8005f08:	20000898 	.word	0x20000898
 8005f0c:	20000894 	.word	0x20000894

08005f10 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b088      	sub	sp, #32
 8005f14:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005f16:	4b49      	ldr	r3, [pc, #292]	@ (800603c <vTaskSwitchContext+0x12c>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d003      	beq.n	8005f26 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005f1e:	4b48      	ldr	r3, [pc, #288]	@ (8006040 <vTaskSwitchContext+0x130>)
 8005f20:	2201      	movs	r2, #1
 8005f22:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005f24:	e085      	b.n	8006032 <vTaskSwitchContext+0x122>
		xYieldPending = pdFALSE;
 8005f26:	4b46      	ldr	r3, [pc, #280]	@ (8006040 <vTaskSwitchContext+0x130>)
 8005f28:	2200      	movs	r2, #0
 8005f2a:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8005f2c:	f7fa fb3d 	bl	80005aa <getRunTimeCounterValue>
 8005f30:	4603      	mov	r3, r0
 8005f32:	4a44      	ldr	r2, [pc, #272]	@ (8006044 <vTaskSwitchContext+0x134>)
 8005f34:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8005f36:	4b43      	ldr	r3, [pc, #268]	@ (8006044 <vTaskSwitchContext+0x134>)
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	4b43      	ldr	r3, [pc, #268]	@ (8006048 <vTaskSwitchContext+0x138>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d909      	bls.n	8005f56 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8005f42:	4b42      	ldr	r3, [pc, #264]	@ (800604c <vTaskSwitchContext+0x13c>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005f48:	4a3e      	ldr	r2, [pc, #248]	@ (8006044 <vTaskSwitchContext+0x134>)
 8005f4a:	6810      	ldr	r0, [r2, #0]
 8005f4c:	4a3e      	ldr	r2, [pc, #248]	@ (8006048 <vTaskSwitchContext+0x138>)
 8005f4e:	6812      	ldr	r2, [r2, #0]
 8005f50:	1a82      	subs	r2, r0, r2
 8005f52:	440a      	add	r2, r1
 8005f54:	655a      	str	r2, [r3, #84]	@ 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8005f56:	4b3b      	ldr	r3, [pc, #236]	@ (8006044 <vTaskSwitchContext+0x134>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a3b      	ldr	r2, [pc, #236]	@ (8006048 <vTaskSwitchContext+0x138>)
 8005f5c:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8005f5e:	4b3b      	ldr	r3, [pc, #236]	@ (800604c <vTaskSwitchContext+0x13c>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f64:	61fb      	str	r3, [r7, #28]
 8005f66:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8005f6a:	61bb      	str	r3, [r7, #24]
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	69ba      	ldr	r2, [r7, #24]
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d111      	bne.n	8005f9a <vTaskSwitchContext+0x8a>
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	3304      	adds	r3, #4
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	69ba      	ldr	r2, [r7, #24]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d10b      	bne.n	8005f9a <vTaskSwitchContext+0x8a>
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	3308      	adds	r3, #8
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	69ba      	ldr	r2, [r7, #24]
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d105      	bne.n	8005f9a <vTaskSwitchContext+0x8a>
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	330c      	adds	r3, #12
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	69ba      	ldr	r2, [r7, #24]
 8005f96:	429a      	cmp	r2, r3
 8005f98:	d008      	beq.n	8005fac <vTaskSwitchContext+0x9c>
 8005f9a:	4b2c      	ldr	r3, [pc, #176]	@ (800604c <vTaskSwitchContext+0x13c>)
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	4b2b      	ldr	r3, [pc, #172]	@ (800604c <vTaskSwitchContext+0x13c>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	3334      	adds	r3, #52	@ 0x34
 8005fa4:	4619      	mov	r1, r3
 8005fa6:	4610      	mov	r0, r2
 8005fa8:	f7fa fee4 	bl	8000d74 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fac:	4b28      	ldr	r3, [pc, #160]	@ (8006050 <vTaskSwitchContext+0x140>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	fab3 f383 	clz	r3, r3
 8005fb8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005fba:	7afb      	ldrb	r3, [r7, #11]
 8005fbc:	f1c3 031f 	rsb	r3, r3, #31
 8005fc0:	617b      	str	r3, [r7, #20]
 8005fc2:	4924      	ldr	r1, [pc, #144]	@ (8006054 <vTaskSwitchContext+0x144>)
 8005fc4:	697a      	ldr	r2, [r7, #20]
 8005fc6:	4613      	mov	r3, r2
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	4413      	add	r3, r2
 8005fcc:	009b      	lsls	r3, r3, #2
 8005fce:	440b      	add	r3, r1
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d10b      	bne.n	8005fee <vTaskSwitchContext+0xde>
	__asm volatile
 8005fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fda:	f383 8811 	msr	BASEPRI, r3
 8005fde:	f3bf 8f6f 	isb	sy
 8005fe2:	f3bf 8f4f 	dsb	sy
 8005fe6:	607b      	str	r3, [r7, #4]
}
 8005fe8:	bf00      	nop
 8005fea:	bf00      	nop
 8005fec:	e7fd      	b.n	8005fea <vTaskSwitchContext+0xda>
 8005fee:	697a      	ldr	r2, [r7, #20]
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	4413      	add	r3, r2
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	4a16      	ldr	r2, [pc, #88]	@ (8006054 <vTaskSwitchContext+0x144>)
 8005ffa:	4413      	add	r3, r2
 8005ffc:	613b      	str	r3, [r7, #16]
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	685a      	ldr	r2, [r3, #4]
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	605a      	str	r2, [r3, #4]
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	685a      	ldr	r2, [r3, #4]
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	3308      	adds	r3, #8
 8006010:	429a      	cmp	r2, r3
 8006012:	d104      	bne.n	800601e <vTaskSwitchContext+0x10e>
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	685a      	ldr	r2, [r3, #4]
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	605a      	str	r2, [r3, #4]
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	4a09      	ldr	r2, [pc, #36]	@ (800604c <vTaskSwitchContext+0x13c>)
 8006026:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006028:	4b08      	ldr	r3, [pc, #32]	@ (800604c <vTaskSwitchContext+0x13c>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	3358      	adds	r3, #88	@ 0x58
 800602e:	4a0a      	ldr	r2, [pc, #40]	@ (8006058 <vTaskSwitchContext+0x148>)
 8006030:	6013      	str	r3, [r2, #0]
}
 8006032:	bf00      	nop
 8006034:	3720      	adds	r7, #32
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	200008ac 	.word	0x200008ac
 8006040:	20000898 	.word	0x20000898
 8006044:	200008b4 	.word	0x200008b4
 8006048:	200008b0 	.word	0x200008b0
 800604c:	20000784 	.word	0x20000784
 8006050:	2000088c 	.word	0x2000088c
 8006054:	20000788 	.word	0x20000788
 8006058:	20000024 	.word	0x20000024

0800605c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b084      	sub	sp, #16
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
 8006064:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d10b      	bne.n	8006084 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800606c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006070:	f383 8811 	msr	BASEPRI, r3
 8006074:	f3bf 8f6f 	isb	sy
 8006078:	f3bf 8f4f 	dsb	sy
 800607c:	60fb      	str	r3, [r7, #12]
}
 800607e:	bf00      	nop
 8006080:	bf00      	nop
 8006082:	e7fd      	b.n	8006080 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006084:	4b07      	ldr	r3, [pc, #28]	@ (80060a4 <vTaskPlaceOnEventList+0x48>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	3318      	adds	r3, #24
 800608a:	4619      	mov	r1, r3
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f7fe fe16 	bl	8004cbe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006092:	2101      	movs	r1, #1
 8006094:	6838      	ldr	r0, [r7, #0]
 8006096:	f000 fb8d 	bl	80067b4 <prvAddCurrentTaskToDelayedList>
}
 800609a:	bf00      	nop
 800609c:	3710      	adds	r7, #16
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	20000784 	.word	0x20000784

080060a8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b086      	sub	sp, #24
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d10b      	bne.n	80060d6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80060be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060c2:	f383 8811 	msr	BASEPRI, r3
 80060c6:	f3bf 8f6f 	isb	sy
 80060ca:	f3bf 8f4f 	dsb	sy
 80060ce:	60fb      	str	r3, [r7, #12]
}
 80060d0:	bf00      	nop
 80060d2:	bf00      	nop
 80060d4:	e7fd      	b.n	80060d2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	3318      	adds	r3, #24
 80060da:	4618      	mov	r0, r3
 80060dc:	f7fe fe28 	bl	8004d30 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060e0:	4b1d      	ldr	r3, [pc, #116]	@ (8006158 <xTaskRemoveFromEventList+0xb0>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d11c      	bne.n	8006122 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	3304      	adds	r3, #4
 80060ec:	4618      	mov	r0, r3
 80060ee:	f7fe fe1f 	bl	8004d30 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f6:	2201      	movs	r2, #1
 80060f8:	409a      	lsls	r2, r3
 80060fa:	4b18      	ldr	r3, [pc, #96]	@ (800615c <xTaskRemoveFromEventList+0xb4>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4313      	orrs	r3, r2
 8006100:	4a16      	ldr	r2, [pc, #88]	@ (800615c <xTaskRemoveFromEventList+0xb4>)
 8006102:	6013      	str	r3, [r2, #0]
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006108:	4613      	mov	r3, r2
 800610a:	009b      	lsls	r3, r3, #2
 800610c:	4413      	add	r3, r2
 800610e:	009b      	lsls	r3, r3, #2
 8006110:	4a13      	ldr	r2, [pc, #76]	@ (8006160 <xTaskRemoveFromEventList+0xb8>)
 8006112:	441a      	add	r2, r3
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	3304      	adds	r3, #4
 8006118:	4619      	mov	r1, r3
 800611a:	4610      	mov	r0, r2
 800611c:	f7fe fdab 	bl	8004c76 <vListInsertEnd>
 8006120:	e005      	b.n	800612e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	3318      	adds	r3, #24
 8006126:	4619      	mov	r1, r3
 8006128:	480e      	ldr	r0, [pc, #56]	@ (8006164 <xTaskRemoveFromEventList+0xbc>)
 800612a:	f7fe fda4 	bl	8004c76 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006132:	4b0d      	ldr	r3, [pc, #52]	@ (8006168 <xTaskRemoveFromEventList+0xc0>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006138:	429a      	cmp	r2, r3
 800613a:	d905      	bls.n	8006148 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800613c:	2301      	movs	r3, #1
 800613e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006140:	4b0a      	ldr	r3, [pc, #40]	@ (800616c <xTaskRemoveFromEventList+0xc4>)
 8006142:	2201      	movs	r2, #1
 8006144:	601a      	str	r2, [r3, #0]
 8006146:	e001      	b.n	800614c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006148:	2300      	movs	r3, #0
 800614a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800614c:	697b      	ldr	r3, [r7, #20]
}
 800614e:	4618      	mov	r0, r3
 8006150:	3718      	adds	r7, #24
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}
 8006156:	bf00      	nop
 8006158:	200008ac 	.word	0x200008ac
 800615c:	2000088c 	.word	0x2000088c
 8006160:	20000788 	.word	0x20000788
 8006164:	20000844 	.word	0x20000844
 8006168:	20000784 	.word	0x20000784
 800616c:	20000898 	.word	0x20000898

08006170 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006170:	b480      	push	{r7}
 8006172:	b083      	sub	sp, #12
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006178:	4b06      	ldr	r3, [pc, #24]	@ (8006194 <vTaskInternalSetTimeOutState+0x24>)
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006180:	4b05      	ldr	r3, [pc, #20]	@ (8006198 <vTaskInternalSetTimeOutState+0x28>)
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	605a      	str	r2, [r3, #4]
}
 8006188:	bf00      	nop
 800618a:	370c      	adds	r7, #12
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr
 8006194:	2000089c 	.word	0x2000089c
 8006198:	20000888 	.word	0x20000888

0800619c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b088      	sub	sp, #32
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
 80061a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10b      	bne.n	80061c4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80061ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b0:	f383 8811 	msr	BASEPRI, r3
 80061b4:	f3bf 8f6f 	isb	sy
 80061b8:	f3bf 8f4f 	dsb	sy
 80061bc:	613b      	str	r3, [r7, #16]
}
 80061be:	bf00      	nop
 80061c0:	bf00      	nop
 80061c2:	e7fd      	b.n	80061c0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d10b      	bne.n	80061e2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80061ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ce:	f383 8811 	msr	BASEPRI, r3
 80061d2:	f3bf 8f6f 	isb	sy
 80061d6:	f3bf 8f4f 	dsb	sy
 80061da:	60fb      	str	r3, [r7, #12]
}
 80061dc:	bf00      	nop
 80061de:	bf00      	nop
 80061e0:	e7fd      	b.n	80061de <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80061e2:	f000 fc81 	bl	8006ae8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80061e6:	4b1d      	ldr	r3, [pc, #116]	@ (800625c <xTaskCheckForTimeOut+0xc0>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	69ba      	ldr	r2, [r7, #24]
 80061f2:	1ad3      	subs	r3, r2, r3
 80061f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061fe:	d102      	bne.n	8006206 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006200:	2300      	movs	r3, #0
 8006202:	61fb      	str	r3, [r7, #28]
 8006204:	e023      	b.n	800624e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	4b15      	ldr	r3, [pc, #84]	@ (8006260 <xTaskCheckForTimeOut+0xc4>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	429a      	cmp	r2, r3
 8006210:	d007      	beq.n	8006222 <xTaskCheckForTimeOut+0x86>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	69ba      	ldr	r2, [r7, #24]
 8006218:	429a      	cmp	r2, r3
 800621a:	d302      	bcc.n	8006222 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800621c:	2301      	movs	r3, #1
 800621e:	61fb      	str	r3, [r7, #28]
 8006220:	e015      	b.n	800624e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	697a      	ldr	r2, [r7, #20]
 8006228:	429a      	cmp	r2, r3
 800622a:	d20b      	bcs.n	8006244 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	1ad2      	subs	r2, r2, r3
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f7ff ff99 	bl	8006170 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800623e:	2300      	movs	r3, #0
 8006240:	61fb      	str	r3, [r7, #28]
 8006242:	e004      	b.n	800624e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	2200      	movs	r2, #0
 8006248:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800624a:	2301      	movs	r3, #1
 800624c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800624e:	f000 fc7d 	bl	8006b4c <vPortExitCritical>

	return xReturn;
 8006252:	69fb      	ldr	r3, [r7, #28]
}
 8006254:	4618      	mov	r0, r3
 8006256:	3720      	adds	r7, #32
 8006258:	46bd      	mov	sp, r7
 800625a:	bd80      	pop	{r7, pc}
 800625c:	20000888 	.word	0x20000888
 8006260:	2000089c 	.word	0x2000089c

08006264 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006264:	b480      	push	{r7}
 8006266:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006268:	4b03      	ldr	r3, [pc, #12]	@ (8006278 <vTaskMissedYield+0x14>)
 800626a:	2201      	movs	r2, #1
 800626c:	601a      	str	r2, [r3, #0]
}
 800626e:	bf00      	nop
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr
 8006278:	20000898 	.word	0x20000898

0800627c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b082      	sub	sp, #8
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006284:	f000 f852 	bl	800632c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006288:	4b06      	ldr	r3, [pc, #24]	@ (80062a4 <prvIdleTask+0x28>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	2b01      	cmp	r3, #1
 800628e:	d9f9      	bls.n	8006284 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006290:	4b05      	ldr	r3, [pc, #20]	@ (80062a8 <prvIdleTask+0x2c>)
 8006292:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006296:	601a      	str	r2, [r3, #0]
 8006298:	f3bf 8f4f 	dsb	sy
 800629c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80062a0:	e7f0      	b.n	8006284 <prvIdleTask+0x8>
 80062a2:	bf00      	nop
 80062a4:	20000788 	.word	0x20000788
 80062a8:	e000ed04 	.word	0xe000ed04

080062ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b082      	sub	sp, #8
 80062b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80062b2:	2300      	movs	r3, #0
 80062b4:	607b      	str	r3, [r7, #4]
 80062b6:	e00c      	b.n	80062d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80062b8:	687a      	ldr	r2, [r7, #4]
 80062ba:	4613      	mov	r3, r2
 80062bc:	009b      	lsls	r3, r3, #2
 80062be:	4413      	add	r3, r2
 80062c0:	009b      	lsls	r3, r3, #2
 80062c2:	4a12      	ldr	r2, [pc, #72]	@ (800630c <prvInitialiseTaskLists+0x60>)
 80062c4:	4413      	add	r3, r2
 80062c6:	4618      	mov	r0, r3
 80062c8:	f7fe fca8 	bl	8004c1c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	3301      	adds	r3, #1
 80062d0:	607b      	str	r3, [r7, #4]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2b06      	cmp	r3, #6
 80062d6:	d9ef      	bls.n	80062b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80062d8:	480d      	ldr	r0, [pc, #52]	@ (8006310 <prvInitialiseTaskLists+0x64>)
 80062da:	f7fe fc9f 	bl	8004c1c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80062de:	480d      	ldr	r0, [pc, #52]	@ (8006314 <prvInitialiseTaskLists+0x68>)
 80062e0:	f7fe fc9c 	bl	8004c1c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80062e4:	480c      	ldr	r0, [pc, #48]	@ (8006318 <prvInitialiseTaskLists+0x6c>)
 80062e6:	f7fe fc99 	bl	8004c1c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80062ea:	480c      	ldr	r0, [pc, #48]	@ (800631c <prvInitialiseTaskLists+0x70>)
 80062ec:	f7fe fc96 	bl	8004c1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80062f0:	480b      	ldr	r0, [pc, #44]	@ (8006320 <prvInitialiseTaskLists+0x74>)
 80062f2:	f7fe fc93 	bl	8004c1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80062f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006324 <prvInitialiseTaskLists+0x78>)
 80062f8:	4a05      	ldr	r2, [pc, #20]	@ (8006310 <prvInitialiseTaskLists+0x64>)
 80062fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80062fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006328 <prvInitialiseTaskLists+0x7c>)
 80062fe:	4a05      	ldr	r2, [pc, #20]	@ (8006314 <prvInitialiseTaskLists+0x68>)
 8006300:	601a      	str	r2, [r3, #0]
}
 8006302:	bf00      	nop
 8006304:	3708      	adds	r7, #8
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}
 800630a:	bf00      	nop
 800630c:	20000788 	.word	0x20000788
 8006310:	20000814 	.word	0x20000814
 8006314:	20000828 	.word	0x20000828
 8006318:	20000844 	.word	0x20000844
 800631c:	20000858 	.word	0x20000858
 8006320:	20000870 	.word	0x20000870
 8006324:	2000083c 	.word	0x2000083c
 8006328:	20000840 	.word	0x20000840

0800632c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b082      	sub	sp, #8
 8006330:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006332:	e019      	b.n	8006368 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006334:	f000 fbd8 	bl	8006ae8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006338:	4b10      	ldr	r3, [pc, #64]	@ (800637c <prvCheckTasksWaitingTermination+0x50>)
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	3304      	adds	r3, #4
 8006344:	4618      	mov	r0, r3
 8006346:	f7fe fcf3 	bl	8004d30 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800634a:	4b0d      	ldr	r3, [pc, #52]	@ (8006380 <prvCheckTasksWaitingTermination+0x54>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	3b01      	subs	r3, #1
 8006350:	4a0b      	ldr	r2, [pc, #44]	@ (8006380 <prvCheckTasksWaitingTermination+0x54>)
 8006352:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006354:	4b0b      	ldr	r3, [pc, #44]	@ (8006384 <prvCheckTasksWaitingTermination+0x58>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	3b01      	subs	r3, #1
 800635a:	4a0a      	ldr	r2, [pc, #40]	@ (8006384 <prvCheckTasksWaitingTermination+0x58>)
 800635c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800635e:	f000 fbf5 	bl	8006b4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 f810 	bl	8006388 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006368:	4b06      	ldr	r3, [pc, #24]	@ (8006384 <prvCheckTasksWaitingTermination+0x58>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d1e1      	bne.n	8006334 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006370:	bf00      	nop
 8006372:	bf00      	nop
 8006374:	3708      	adds	r7, #8
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
 800637a:	bf00      	nop
 800637c:	20000858 	.word	0x20000858
 8006380:	20000884 	.word	0x20000884
 8006384:	2000086c 	.word	0x2000086c

08006388 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006388:	b580      	push	{r7, lr}
 800638a:	b084      	sub	sp, #16
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	3358      	adds	r3, #88	@ 0x58
 8006394:	4618      	mov	r0, r3
 8006396:	f001 f955 	bl	8007644 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d108      	bne.n	80063b6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063a8:	4618      	mov	r0, r3
 80063aa:	f000 fd4b 	bl	8006e44 <vPortFree>
				vPortFree( pxTCB );
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 fd48 	bl	8006e44 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80063b4:	e019      	b.n	80063ea <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d103      	bne.n	80063c8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f000 fd3f 	bl	8006e44 <vPortFree>
	}
 80063c6:	e010      	b.n	80063ea <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80063ce:	2b02      	cmp	r3, #2
 80063d0:	d00b      	beq.n	80063ea <prvDeleteTCB+0x62>
	__asm volatile
 80063d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063d6:	f383 8811 	msr	BASEPRI, r3
 80063da:	f3bf 8f6f 	isb	sy
 80063de:	f3bf 8f4f 	dsb	sy
 80063e2:	60fb      	str	r3, [r7, #12]
}
 80063e4:	bf00      	nop
 80063e6:	bf00      	nop
 80063e8:	e7fd      	b.n	80063e6 <prvDeleteTCB+0x5e>
	}
 80063ea:	bf00      	nop
 80063ec:	3710      	adds	r7, #16
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
	...

080063f4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80063f4:	b480      	push	{r7}
 80063f6:	b083      	sub	sp, #12
 80063f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80063fa:	4b0c      	ldr	r3, [pc, #48]	@ (800642c <prvResetNextTaskUnblockTime+0x38>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d104      	bne.n	800640e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006404:	4b0a      	ldr	r3, [pc, #40]	@ (8006430 <prvResetNextTaskUnblockTime+0x3c>)
 8006406:	f04f 32ff 	mov.w	r2, #4294967295
 800640a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800640c:	e008      	b.n	8006420 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800640e:	4b07      	ldr	r3, [pc, #28]	@ (800642c <prvResetNextTaskUnblockTime+0x38>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	68db      	ldr	r3, [r3, #12]
 8006416:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	4a04      	ldr	r2, [pc, #16]	@ (8006430 <prvResetNextTaskUnblockTime+0x3c>)
 800641e:	6013      	str	r3, [r2, #0]
}
 8006420:	bf00      	nop
 8006422:	370c      	adds	r7, #12
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr
 800642c:	2000083c 	.word	0x2000083c
 8006430:	200008a4 	.word	0x200008a4

08006434 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800643a:	4b0b      	ldr	r3, [pc, #44]	@ (8006468 <xTaskGetSchedulerState+0x34>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d102      	bne.n	8006448 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006442:	2301      	movs	r3, #1
 8006444:	607b      	str	r3, [r7, #4]
 8006446:	e008      	b.n	800645a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006448:	4b08      	ldr	r3, [pc, #32]	@ (800646c <xTaskGetSchedulerState+0x38>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d102      	bne.n	8006456 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006450:	2302      	movs	r3, #2
 8006452:	607b      	str	r3, [r7, #4]
 8006454:	e001      	b.n	800645a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006456:	2300      	movs	r3, #0
 8006458:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800645a:	687b      	ldr	r3, [r7, #4]
	}
 800645c:	4618      	mov	r0, r3
 800645e:	370c      	adds	r7, #12
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr
 8006468:	20000890 	.word	0x20000890
 800646c:	200008ac 	.word	0x200008ac

08006470 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006470:	b580      	push	{r7, lr}
 8006472:	b084      	sub	sp, #16
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800647c:	2300      	movs	r3, #0
 800647e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d05e      	beq.n	8006544 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800648a:	4b31      	ldr	r3, [pc, #196]	@ (8006550 <xTaskPriorityInherit+0xe0>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006490:	429a      	cmp	r2, r3
 8006492:	d24e      	bcs.n	8006532 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	699b      	ldr	r3, [r3, #24]
 8006498:	2b00      	cmp	r3, #0
 800649a:	db06      	blt.n	80064aa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800649c:	4b2c      	ldr	r3, [pc, #176]	@ (8006550 <xTaskPriorityInherit+0xe0>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a2:	f1c3 0207 	rsb	r2, r3, #7
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	6959      	ldr	r1, [r3, #20]
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064b2:	4613      	mov	r3, r2
 80064b4:	009b      	lsls	r3, r3, #2
 80064b6:	4413      	add	r3, r2
 80064b8:	009b      	lsls	r3, r3, #2
 80064ba:	4a26      	ldr	r2, [pc, #152]	@ (8006554 <xTaskPriorityInherit+0xe4>)
 80064bc:	4413      	add	r3, r2
 80064be:	4299      	cmp	r1, r3
 80064c0:	d12f      	bne.n	8006522 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	3304      	adds	r3, #4
 80064c6:	4618      	mov	r0, r3
 80064c8:	f7fe fc32 	bl	8004d30 <uxListRemove>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d10a      	bne.n	80064e8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d6:	2201      	movs	r2, #1
 80064d8:	fa02 f303 	lsl.w	r3, r2, r3
 80064dc:	43da      	mvns	r2, r3
 80064de:	4b1e      	ldr	r3, [pc, #120]	@ (8006558 <xTaskPriorityInherit+0xe8>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4013      	ands	r3, r2
 80064e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006558 <xTaskPriorityInherit+0xe8>)
 80064e6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80064e8:	4b19      	ldr	r3, [pc, #100]	@ (8006550 <xTaskPriorityInherit+0xe0>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064f6:	2201      	movs	r2, #1
 80064f8:	409a      	lsls	r2, r3
 80064fa:	4b17      	ldr	r3, [pc, #92]	@ (8006558 <xTaskPriorityInherit+0xe8>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4313      	orrs	r3, r2
 8006500:	4a15      	ldr	r2, [pc, #84]	@ (8006558 <xTaskPriorityInherit+0xe8>)
 8006502:	6013      	str	r3, [r2, #0]
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006508:	4613      	mov	r3, r2
 800650a:	009b      	lsls	r3, r3, #2
 800650c:	4413      	add	r3, r2
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	4a10      	ldr	r2, [pc, #64]	@ (8006554 <xTaskPriorityInherit+0xe4>)
 8006512:	441a      	add	r2, r3
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	3304      	adds	r3, #4
 8006518:	4619      	mov	r1, r3
 800651a:	4610      	mov	r0, r2
 800651c:	f7fe fbab 	bl	8004c76 <vListInsertEnd>
 8006520:	e004      	b.n	800652c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006522:	4b0b      	ldr	r3, [pc, #44]	@ (8006550 <xTaskPriorityInherit+0xe0>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800652c:	2301      	movs	r3, #1
 800652e:	60fb      	str	r3, [r7, #12]
 8006530:	e008      	b.n	8006544 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006536:	4b06      	ldr	r3, [pc, #24]	@ (8006550 <xTaskPriorityInherit+0xe0>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800653c:	429a      	cmp	r2, r3
 800653e:	d201      	bcs.n	8006544 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006540:	2301      	movs	r3, #1
 8006542:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006544:	68fb      	ldr	r3, [r7, #12]
	}
 8006546:	4618      	mov	r0, r3
 8006548:	3710      	adds	r7, #16
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop
 8006550:	20000784 	.word	0x20000784
 8006554:	20000788 	.word	0x20000788
 8006558:	2000088c 	.word	0x2000088c

0800655c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800655c:	b580      	push	{r7, lr}
 800655e:	b086      	sub	sp, #24
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006568:	2300      	movs	r3, #0
 800656a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d070      	beq.n	8006654 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006572:	4b3b      	ldr	r3, [pc, #236]	@ (8006660 <xTaskPriorityDisinherit+0x104>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	693a      	ldr	r2, [r7, #16]
 8006578:	429a      	cmp	r2, r3
 800657a:	d00b      	beq.n	8006594 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800657c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006580:	f383 8811 	msr	BASEPRI, r3
 8006584:	f3bf 8f6f 	isb	sy
 8006588:	f3bf 8f4f 	dsb	sy
 800658c:	60fb      	str	r3, [r7, #12]
}
 800658e:	bf00      	nop
 8006590:	bf00      	nop
 8006592:	e7fd      	b.n	8006590 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006598:	2b00      	cmp	r3, #0
 800659a:	d10b      	bne.n	80065b4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800659c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065a0:	f383 8811 	msr	BASEPRI, r3
 80065a4:	f3bf 8f6f 	isb	sy
 80065a8:	f3bf 8f4f 	dsb	sy
 80065ac:	60bb      	str	r3, [r7, #8]
}
 80065ae:	bf00      	nop
 80065b0:	bf00      	nop
 80065b2:	e7fd      	b.n	80065b0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065b8:	1e5a      	subs	r2, r3, #1
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d044      	beq.n	8006654 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d140      	bne.n	8006654 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	3304      	adds	r3, #4
 80065d6:	4618      	mov	r0, r3
 80065d8:	f7fe fbaa 	bl	8004d30 <uxListRemove>
 80065dc:	4603      	mov	r3, r0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d115      	bne.n	800660e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065e6:	491f      	ldr	r1, [pc, #124]	@ (8006664 <xTaskPriorityDisinherit+0x108>)
 80065e8:	4613      	mov	r3, r2
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	4413      	add	r3, r2
 80065ee:	009b      	lsls	r3, r3, #2
 80065f0:	440b      	add	r3, r1
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d10a      	bne.n	800660e <xTaskPriorityDisinherit+0xb2>
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065fc:	2201      	movs	r2, #1
 80065fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006602:	43da      	mvns	r2, r3
 8006604:	4b18      	ldr	r3, [pc, #96]	@ (8006668 <xTaskPriorityDisinherit+0x10c>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4013      	ands	r3, r2
 800660a:	4a17      	ldr	r2, [pc, #92]	@ (8006668 <xTaskPriorityDisinherit+0x10c>)
 800660c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800661a:	f1c3 0207 	rsb	r2, r3, #7
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006626:	2201      	movs	r2, #1
 8006628:	409a      	lsls	r2, r3
 800662a:	4b0f      	ldr	r3, [pc, #60]	@ (8006668 <xTaskPriorityDisinherit+0x10c>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4313      	orrs	r3, r2
 8006630:	4a0d      	ldr	r2, [pc, #52]	@ (8006668 <xTaskPriorityDisinherit+0x10c>)
 8006632:	6013      	str	r3, [r2, #0]
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006638:	4613      	mov	r3, r2
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	4413      	add	r3, r2
 800663e:	009b      	lsls	r3, r3, #2
 8006640:	4a08      	ldr	r2, [pc, #32]	@ (8006664 <xTaskPriorityDisinherit+0x108>)
 8006642:	441a      	add	r2, r3
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	3304      	adds	r3, #4
 8006648:	4619      	mov	r1, r3
 800664a:	4610      	mov	r0, r2
 800664c:	f7fe fb13 	bl	8004c76 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006650:	2301      	movs	r3, #1
 8006652:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006654:	697b      	ldr	r3, [r7, #20]
	}
 8006656:	4618      	mov	r0, r3
 8006658:	3718      	adds	r7, #24
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}
 800665e:	bf00      	nop
 8006660:	20000784 	.word	0x20000784
 8006664:	20000788 	.word	0x20000788
 8006668:	2000088c 	.word	0x2000088c

0800666c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800666c:	b580      	push	{r7, lr}
 800666e:	b088      	sub	sp, #32
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
 8006674:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800667a:	2301      	movs	r3, #1
 800667c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d079      	beq.n	8006778 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006684:	69bb      	ldr	r3, [r7, #24]
 8006686:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006688:	2b00      	cmp	r3, #0
 800668a:	d10b      	bne.n	80066a4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800668c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006690:	f383 8811 	msr	BASEPRI, r3
 8006694:	f3bf 8f6f 	isb	sy
 8006698:	f3bf 8f4f 	dsb	sy
 800669c:	60fb      	str	r3, [r7, #12]
}
 800669e:	bf00      	nop
 80066a0:	bf00      	nop
 80066a2:	e7fd      	b.n	80066a0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80066a4:	69bb      	ldr	r3, [r7, #24]
 80066a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066a8:	683a      	ldr	r2, [r7, #0]
 80066aa:	429a      	cmp	r2, r3
 80066ac:	d902      	bls.n	80066b4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	61fb      	str	r3, [r7, #28]
 80066b2:	e002      	b.n	80066ba <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80066b4:	69bb      	ldr	r3, [r7, #24]
 80066b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066b8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80066ba:	69bb      	ldr	r3, [r7, #24]
 80066bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066be:	69fa      	ldr	r2, [r7, #28]
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d059      	beq.n	8006778 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80066c4:	69bb      	ldr	r3, [r7, #24]
 80066c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066c8:	697a      	ldr	r2, [r7, #20]
 80066ca:	429a      	cmp	r2, r3
 80066cc:	d154      	bne.n	8006778 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80066ce:	4b2c      	ldr	r3, [pc, #176]	@ (8006780 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	69ba      	ldr	r2, [r7, #24]
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d10b      	bne.n	80066f0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80066d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066dc:	f383 8811 	msr	BASEPRI, r3
 80066e0:	f3bf 8f6f 	isb	sy
 80066e4:	f3bf 8f4f 	dsb	sy
 80066e8:	60bb      	str	r3, [r7, #8]
}
 80066ea:	bf00      	nop
 80066ec:	bf00      	nop
 80066ee:	e7fd      	b.n	80066ec <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80066f0:	69bb      	ldr	r3, [r7, #24]
 80066f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066f4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	69fa      	ldr	r2, [r7, #28]
 80066fa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80066fc:	69bb      	ldr	r3, [r7, #24]
 80066fe:	699b      	ldr	r3, [r3, #24]
 8006700:	2b00      	cmp	r3, #0
 8006702:	db04      	blt.n	800670e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006704:	69fb      	ldr	r3, [r7, #28]
 8006706:	f1c3 0207 	rsb	r2, r3, #7
 800670a:	69bb      	ldr	r3, [r7, #24]
 800670c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800670e:	69bb      	ldr	r3, [r7, #24]
 8006710:	6959      	ldr	r1, [r3, #20]
 8006712:	693a      	ldr	r2, [r7, #16]
 8006714:	4613      	mov	r3, r2
 8006716:	009b      	lsls	r3, r3, #2
 8006718:	4413      	add	r3, r2
 800671a:	009b      	lsls	r3, r3, #2
 800671c:	4a19      	ldr	r2, [pc, #100]	@ (8006784 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800671e:	4413      	add	r3, r2
 8006720:	4299      	cmp	r1, r3
 8006722:	d129      	bne.n	8006778 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006724:	69bb      	ldr	r3, [r7, #24]
 8006726:	3304      	adds	r3, #4
 8006728:	4618      	mov	r0, r3
 800672a:	f7fe fb01 	bl	8004d30 <uxListRemove>
 800672e:	4603      	mov	r3, r0
 8006730:	2b00      	cmp	r3, #0
 8006732:	d10a      	bne.n	800674a <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006734:	69bb      	ldr	r3, [r7, #24]
 8006736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006738:	2201      	movs	r2, #1
 800673a:	fa02 f303 	lsl.w	r3, r2, r3
 800673e:	43da      	mvns	r2, r3
 8006740:	4b11      	ldr	r3, [pc, #68]	@ (8006788 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4013      	ands	r3, r2
 8006746:	4a10      	ldr	r2, [pc, #64]	@ (8006788 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006748:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800674a:	69bb      	ldr	r3, [r7, #24]
 800674c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800674e:	2201      	movs	r2, #1
 8006750:	409a      	lsls	r2, r3
 8006752:	4b0d      	ldr	r3, [pc, #52]	@ (8006788 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4313      	orrs	r3, r2
 8006758:	4a0b      	ldr	r2, [pc, #44]	@ (8006788 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800675a:	6013      	str	r3, [r2, #0]
 800675c:	69bb      	ldr	r3, [r7, #24]
 800675e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006760:	4613      	mov	r3, r2
 8006762:	009b      	lsls	r3, r3, #2
 8006764:	4413      	add	r3, r2
 8006766:	009b      	lsls	r3, r3, #2
 8006768:	4a06      	ldr	r2, [pc, #24]	@ (8006784 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800676a:	441a      	add	r2, r3
 800676c:	69bb      	ldr	r3, [r7, #24]
 800676e:	3304      	adds	r3, #4
 8006770:	4619      	mov	r1, r3
 8006772:	4610      	mov	r0, r2
 8006774:	f7fe fa7f 	bl	8004c76 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006778:	bf00      	nop
 800677a:	3720      	adds	r7, #32
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}
 8006780:	20000784 	.word	0x20000784
 8006784:	20000788 	.word	0x20000788
 8006788:	2000088c 	.word	0x2000088c

0800678c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800678c:	b480      	push	{r7}
 800678e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006790:	4b07      	ldr	r3, [pc, #28]	@ (80067b0 <pvTaskIncrementMutexHeldCount+0x24>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d004      	beq.n	80067a2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006798:	4b05      	ldr	r3, [pc, #20]	@ (80067b0 <pvTaskIncrementMutexHeldCount+0x24>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800679e:	3201      	adds	r2, #1
 80067a0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80067a2:	4b03      	ldr	r3, [pc, #12]	@ (80067b0 <pvTaskIncrementMutexHeldCount+0x24>)
 80067a4:	681b      	ldr	r3, [r3, #0]
	}
 80067a6:	4618      	mov	r0, r3
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr
 80067b0:	20000784 	.word	0x20000784

080067b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b084      	sub	sp, #16
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80067be:	4b29      	ldr	r3, [pc, #164]	@ (8006864 <prvAddCurrentTaskToDelayedList+0xb0>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067c4:	4b28      	ldr	r3, [pc, #160]	@ (8006868 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	3304      	adds	r3, #4
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7fe fab0 	bl	8004d30 <uxListRemove>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d10b      	bne.n	80067ee <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80067d6:	4b24      	ldr	r3, [pc, #144]	@ (8006868 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067dc:	2201      	movs	r2, #1
 80067de:	fa02 f303 	lsl.w	r3, r2, r3
 80067e2:	43da      	mvns	r2, r3
 80067e4:	4b21      	ldr	r3, [pc, #132]	@ (800686c <prvAddCurrentTaskToDelayedList+0xb8>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4013      	ands	r3, r2
 80067ea:	4a20      	ldr	r2, [pc, #128]	@ (800686c <prvAddCurrentTaskToDelayedList+0xb8>)
 80067ec:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067f4:	d10a      	bne.n	800680c <prvAddCurrentTaskToDelayedList+0x58>
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d007      	beq.n	800680c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067fc:	4b1a      	ldr	r3, [pc, #104]	@ (8006868 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	3304      	adds	r3, #4
 8006802:	4619      	mov	r1, r3
 8006804:	481a      	ldr	r0, [pc, #104]	@ (8006870 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006806:	f7fe fa36 	bl	8004c76 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800680a:	e026      	b.n	800685a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800680c:	68fa      	ldr	r2, [r7, #12]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4413      	add	r3, r2
 8006812:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006814:	4b14      	ldr	r3, [pc, #80]	@ (8006868 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	68ba      	ldr	r2, [r7, #8]
 800681a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800681c:	68ba      	ldr	r2, [r7, #8]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	429a      	cmp	r2, r3
 8006822:	d209      	bcs.n	8006838 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006824:	4b13      	ldr	r3, [pc, #76]	@ (8006874 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006826:	681a      	ldr	r2, [r3, #0]
 8006828:	4b0f      	ldr	r3, [pc, #60]	@ (8006868 <prvAddCurrentTaskToDelayedList+0xb4>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	3304      	adds	r3, #4
 800682e:	4619      	mov	r1, r3
 8006830:	4610      	mov	r0, r2
 8006832:	f7fe fa44 	bl	8004cbe <vListInsert>
}
 8006836:	e010      	b.n	800685a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006838:	4b0f      	ldr	r3, [pc, #60]	@ (8006878 <prvAddCurrentTaskToDelayedList+0xc4>)
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	4b0a      	ldr	r3, [pc, #40]	@ (8006868 <prvAddCurrentTaskToDelayedList+0xb4>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	3304      	adds	r3, #4
 8006842:	4619      	mov	r1, r3
 8006844:	4610      	mov	r0, r2
 8006846:	f7fe fa3a 	bl	8004cbe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800684a:	4b0c      	ldr	r3, [pc, #48]	@ (800687c <prvAddCurrentTaskToDelayedList+0xc8>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68ba      	ldr	r2, [r7, #8]
 8006850:	429a      	cmp	r2, r3
 8006852:	d202      	bcs.n	800685a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006854:	4a09      	ldr	r2, [pc, #36]	@ (800687c <prvAddCurrentTaskToDelayedList+0xc8>)
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	6013      	str	r3, [r2, #0]
}
 800685a:	bf00      	nop
 800685c:	3710      	adds	r7, #16
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}
 8006862:	bf00      	nop
 8006864:	20000888 	.word	0x20000888
 8006868:	20000784 	.word	0x20000784
 800686c:	2000088c 	.word	0x2000088c
 8006870:	20000870 	.word	0x20000870
 8006874:	20000840 	.word	0x20000840
 8006878:	2000083c 	.word	0x2000083c
 800687c:	200008a4 	.word	0x200008a4

08006880 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006880:	b480      	push	{r7}
 8006882:	b085      	sub	sp, #20
 8006884:	af00      	add	r7, sp, #0
 8006886:	60f8      	str	r0, [r7, #12]
 8006888:	60b9      	str	r1, [r7, #8]
 800688a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	3b04      	subs	r3, #4
 8006890:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006898:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	3b04      	subs	r3, #4
 800689e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	f023 0201 	bic.w	r2, r3, #1
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	3b04      	subs	r3, #4
 80068ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80068b0:	4a0c      	ldr	r2, [pc, #48]	@ (80068e4 <pxPortInitialiseStack+0x64>)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	3b14      	subs	r3, #20
 80068ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80068bc:	687a      	ldr	r2, [r7, #4]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	3b04      	subs	r3, #4
 80068c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f06f 0202 	mvn.w	r2, #2
 80068ce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	3b20      	subs	r3, #32
 80068d4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80068d6:	68fb      	ldr	r3, [r7, #12]
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3714      	adds	r7, #20
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr
 80068e4:	080068e9 	.word	0x080068e9

080068e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80068e8:	b480      	push	{r7}
 80068ea:	b085      	sub	sp, #20
 80068ec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80068ee:	2300      	movs	r3, #0
 80068f0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80068f2:	4b13      	ldr	r3, [pc, #76]	@ (8006940 <prvTaskExitError+0x58>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068fa:	d00b      	beq.n	8006914 <prvTaskExitError+0x2c>
	__asm volatile
 80068fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006900:	f383 8811 	msr	BASEPRI, r3
 8006904:	f3bf 8f6f 	isb	sy
 8006908:	f3bf 8f4f 	dsb	sy
 800690c:	60fb      	str	r3, [r7, #12]
}
 800690e:	bf00      	nop
 8006910:	bf00      	nop
 8006912:	e7fd      	b.n	8006910 <prvTaskExitError+0x28>
	__asm volatile
 8006914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006918:	f383 8811 	msr	BASEPRI, r3
 800691c:	f3bf 8f6f 	isb	sy
 8006920:	f3bf 8f4f 	dsb	sy
 8006924:	60bb      	str	r3, [r7, #8]
}
 8006926:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006928:	bf00      	nop
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d0fc      	beq.n	800692a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006930:	bf00      	nop
 8006932:	bf00      	nop
 8006934:	3714      	adds	r7, #20
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr
 800693e:	bf00      	nop
 8006940:	20000014 	.word	0x20000014
	...

08006950 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006950:	4b07      	ldr	r3, [pc, #28]	@ (8006970 <pxCurrentTCBConst2>)
 8006952:	6819      	ldr	r1, [r3, #0]
 8006954:	6808      	ldr	r0, [r1, #0]
 8006956:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800695a:	f380 8809 	msr	PSP, r0
 800695e:	f3bf 8f6f 	isb	sy
 8006962:	f04f 0000 	mov.w	r0, #0
 8006966:	f380 8811 	msr	BASEPRI, r0
 800696a:	4770      	bx	lr
 800696c:	f3af 8000 	nop.w

08006970 <pxCurrentTCBConst2>:
 8006970:	20000784 	.word	0x20000784
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006974:	bf00      	nop
 8006976:	bf00      	nop

08006978 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006978:	4808      	ldr	r0, [pc, #32]	@ (800699c <prvPortStartFirstTask+0x24>)
 800697a:	6800      	ldr	r0, [r0, #0]
 800697c:	6800      	ldr	r0, [r0, #0]
 800697e:	f380 8808 	msr	MSP, r0
 8006982:	f04f 0000 	mov.w	r0, #0
 8006986:	f380 8814 	msr	CONTROL, r0
 800698a:	b662      	cpsie	i
 800698c:	b661      	cpsie	f
 800698e:	f3bf 8f4f 	dsb	sy
 8006992:	f3bf 8f6f 	isb	sy
 8006996:	df00      	svc	0
 8006998:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800699a:	bf00      	nop
 800699c:	e000ed08 	.word	0xe000ed08

080069a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b086      	sub	sp, #24
 80069a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80069a6:	4b47      	ldr	r3, [pc, #284]	@ (8006ac4 <xPortStartScheduler+0x124>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a47      	ldr	r2, [pc, #284]	@ (8006ac8 <xPortStartScheduler+0x128>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d10b      	bne.n	80069c8 <xPortStartScheduler+0x28>
	__asm volatile
 80069b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b4:	f383 8811 	msr	BASEPRI, r3
 80069b8:	f3bf 8f6f 	isb	sy
 80069bc:	f3bf 8f4f 	dsb	sy
 80069c0:	60fb      	str	r3, [r7, #12]
}
 80069c2:	bf00      	nop
 80069c4:	bf00      	nop
 80069c6:	e7fd      	b.n	80069c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80069c8:	4b3e      	ldr	r3, [pc, #248]	@ (8006ac4 <xPortStartScheduler+0x124>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a3f      	ldr	r2, [pc, #252]	@ (8006acc <xPortStartScheduler+0x12c>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d10b      	bne.n	80069ea <xPortStartScheduler+0x4a>
	__asm volatile
 80069d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d6:	f383 8811 	msr	BASEPRI, r3
 80069da:	f3bf 8f6f 	isb	sy
 80069de:	f3bf 8f4f 	dsb	sy
 80069e2:	613b      	str	r3, [r7, #16]
}
 80069e4:	bf00      	nop
 80069e6:	bf00      	nop
 80069e8:	e7fd      	b.n	80069e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80069ea:	4b39      	ldr	r3, [pc, #228]	@ (8006ad0 <xPortStartScheduler+0x130>)
 80069ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	22ff      	movs	r2, #255	@ 0xff
 80069fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006a04:	78fb      	ldrb	r3, [r7, #3]
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006a0c:	b2da      	uxtb	r2, r3
 8006a0e:	4b31      	ldr	r3, [pc, #196]	@ (8006ad4 <xPortStartScheduler+0x134>)
 8006a10:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006a12:	4b31      	ldr	r3, [pc, #196]	@ (8006ad8 <xPortStartScheduler+0x138>)
 8006a14:	2207      	movs	r2, #7
 8006a16:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a18:	e009      	b.n	8006a2e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006a1a:	4b2f      	ldr	r3, [pc, #188]	@ (8006ad8 <xPortStartScheduler+0x138>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	3b01      	subs	r3, #1
 8006a20:	4a2d      	ldr	r2, [pc, #180]	@ (8006ad8 <xPortStartScheduler+0x138>)
 8006a22:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006a24:	78fb      	ldrb	r3, [r7, #3]
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	005b      	lsls	r3, r3, #1
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a2e:	78fb      	ldrb	r3, [r7, #3]
 8006a30:	b2db      	uxtb	r3, r3
 8006a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a36:	2b80      	cmp	r3, #128	@ 0x80
 8006a38:	d0ef      	beq.n	8006a1a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006a3a:	4b27      	ldr	r3, [pc, #156]	@ (8006ad8 <xPortStartScheduler+0x138>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f1c3 0307 	rsb	r3, r3, #7
 8006a42:	2b04      	cmp	r3, #4
 8006a44:	d00b      	beq.n	8006a5e <xPortStartScheduler+0xbe>
	__asm volatile
 8006a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a4a:	f383 8811 	msr	BASEPRI, r3
 8006a4e:	f3bf 8f6f 	isb	sy
 8006a52:	f3bf 8f4f 	dsb	sy
 8006a56:	60bb      	str	r3, [r7, #8]
}
 8006a58:	bf00      	nop
 8006a5a:	bf00      	nop
 8006a5c:	e7fd      	b.n	8006a5a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8006ad8 <xPortStartScheduler+0x138>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	021b      	lsls	r3, r3, #8
 8006a64:	4a1c      	ldr	r2, [pc, #112]	@ (8006ad8 <xPortStartScheduler+0x138>)
 8006a66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006a68:	4b1b      	ldr	r3, [pc, #108]	@ (8006ad8 <xPortStartScheduler+0x138>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006a70:	4a19      	ldr	r2, [pc, #100]	@ (8006ad8 <xPortStartScheduler+0x138>)
 8006a72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	b2da      	uxtb	r2, r3
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006a7c:	4b17      	ldr	r3, [pc, #92]	@ (8006adc <xPortStartScheduler+0x13c>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a16      	ldr	r2, [pc, #88]	@ (8006adc <xPortStartScheduler+0x13c>)
 8006a82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006a86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006a88:	4b14      	ldr	r3, [pc, #80]	@ (8006adc <xPortStartScheduler+0x13c>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a13      	ldr	r2, [pc, #76]	@ (8006adc <xPortStartScheduler+0x13c>)
 8006a8e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006a92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006a94:	f000 f8da 	bl	8006c4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006a98:	4b11      	ldr	r3, [pc, #68]	@ (8006ae0 <xPortStartScheduler+0x140>)
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006a9e:	f000 f8f9 	bl	8006c94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006aa2:	4b10      	ldr	r3, [pc, #64]	@ (8006ae4 <xPortStartScheduler+0x144>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a0f      	ldr	r2, [pc, #60]	@ (8006ae4 <xPortStartScheduler+0x144>)
 8006aa8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006aac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006aae:	f7ff ff63 	bl	8006978 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006ab2:	f7ff fa2d 	bl	8005f10 <vTaskSwitchContext>
	prvTaskExitError();
 8006ab6:	f7ff ff17 	bl	80068e8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006aba:	2300      	movs	r3, #0
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3718      	adds	r7, #24
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}
 8006ac4:	e000ed00 	.word	0xe000ed00
 8006ac8:	410fc271 	.word	0x410fc271
 8006acc:	410fc270 	.word	0x410fc270
 8006ad0:	e000e400 	.word	0xe000e400
 8006ad4:	200008b8 	.word	0x200008b8
 8006ad8:	200008bc 	.word	0x200008bc
 8006adc:	e000ed20 	.word	0xe000ed20
 8006ae0:	20000014 	.word	0x20000014
 8006ae4:	e000ef34 	.word	0xe000ef34

08006ae8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b083      	sub	sp, #12
 8006aec:	af00      	add	r7, sp, #0
	__asm volatile
 8006aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af2:	f383 8811 	msr	BASEPRI, r3
 8006af6:	f3bf 8f6f 	isb	sy
 8006afa:	f3bf 8f4f 	dsb	sy
 8006afe:	607b      	str	r3, [r7, #4]
}
 8006b00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006b02:	4b10      	ldr	r3, [pc, #64]	@ (8006b44 <vPortEnterCritical+0x5c>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	3301      	adds	r3, #1
 8006b08:	4a0e      	ldr	r2, [pc, #56]	@ (8006b44 <vPortEnterCritical+0x5c>)
 8006b0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8006b44 <vPortEnterCritical+0x5c>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d110      	bne.n	8006b36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006b14:	4b0c      	ldr	r3, [pc, #48]	@ (8006b48 <vPortEnterCritical+0x60>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	b2db      	uxtb	r3, r3
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d00b      	beq.n	8006b36 <vPortEnterCritical+0x4e>
	__asm volatile
 8006b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b22:	f383 8811 	msr	BASEPRI, r3
 8006b26:	f3bf 8f6f 	isb	sy
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	603b      	str	r3, [r7, #0]
}
 8006b30:	bf00      	nop
 8006b32:	bf00      	nop
 8006b34:	e7fd      	b.n	8006b32 <vPortEnterCritical+0x4a>
	}
}
 8006b36:	bf00      	nop
 8006b38:	370c      	adds	r7, #12
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr
 8006b42:	bf00      	nop
 8006b44:	20000014 	.word	0x20000014
 8006b48:	e000ed04 	.word	0xe000ed04

08006b4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b083      	sub	sp, #12
 8006b50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006b52:	4b12      	ldr	r3, [pc, #72]	@ (8006b9c <vPortExitCritical+0x50>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d10b      	bne.n	8006b72 <vPortExitCritical+0x26>
	__asm volatile
 8006b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b5e:	f383 8811 	msr	BASEPRI, r3
 8006b62:	f3bf 8f6f 	isb	sy
 8006b66:	f3bf 8f4f 	dsb	sy
 8006b6a:	607b      	str	r3, [r7, #4]
}
 8006b6c:	bf00      	nop
 8006b6e:	bf00      	nop
 8006b70:	e7fd      	b.n	8006b6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006b72:	4b0a      	ldr	r3, [pc, #40]	@ (8006b9c <vPortExitCritical+0x50>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	3b01      	subs	r3, #1
 8006b78:	4a08      	ldr	r2, [pc, #32]	@ (8006b9c <vPortExitCritical+0x50>)
 8006b7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006b7c:	4b07      	ldr	r3, [pc, #28]	@ (8006b9c <vPortExitCritical+0x50>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d105      	bne.n	8006b90 <vPortExitCritical+0x44>
 8006b84:	2300      	movs	r3, #0
 8006b86:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006b8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr
 8006b9c:	20000014 	.word	0x20000014

08006ba0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006ba0:	f3ef 8009 	mrs	r0, PSP
 8006ba4:	f3bf 8f6f 	isb	sy
 8006ba8:	4b15      	ldr	r3, [pc, #84]	@ (8006c00 <pxCurrentTCBConst>)
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	f01e 0f10 	tst.w	lr, #16
 8006bb0:	bf08      	it	eq
 8006bb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006bb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bba:	6010      	str	r0, [r2, #0]
 8006bbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006bc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006bc4:	f380 8811 	msr	BASEPRI, r0
 8006bc8:	f3bf 8f4f 	dsb	sy
 8006bcc:	f3bf 8f6f 	isb	sy
 8006bd0:	f7ff f99e 	bl	8005f10 <vTaskSwitchContext>
 8006bd4:	f04f 0000 	mov.w	r0, #0
 8006bd8:	f380 8811 	msr	BASEPRI, r0
 8006bdc:	bc09      	pop	{r0, r3}
 8006bde:	6819      	ldr	r1, [r3, #0]
 8006be0:	6808      	ldr	r0, [r1, #0]
 8006be2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006be6:	f01e 0f10 	tst.w	lr, #16
 8006bea:	bf08      	it	eq
 8006bec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006bf0:	f380 8809 	msr	PSP, r0
 8006bf4:	f3bf 8f6f 	isb	sy
 8006bf8:	4770      	bx	lr
 8006bfa:	bf00      	nop
 8006bfc:	f3af 8000 	nop.w

08006c00 <pxCurrentTCBConst>:
 8006c00:	20000784 	.word	0x20000784
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006c04:	bf00      	nop
 8006c06:	bf00      	nop

08006c08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b082      	sub	sp, #8
 8006c0c:	af00      	add	r7, sp, #0
	__asm volatile
 8006c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c12:	f383 8811 	msr	BASEPRI, r3
 8006c16:	f3bf 8f6f 	isb	sy
 8006c1a:	f3bf 8f4f 	dsb	sy
 8006c1e:	607b      	str	r3, [r7, #4]
}
 8006c20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006c22:	f7ff f8bb 	bl	8005d9c <xTaskIncrementTick>
 8006c26:	4603      	mov	r3, r0
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d003      	beq.n	8006c34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006c2c:	4b06      	ldr	r3, [pc, #24]	@ (8006c48 <SysTick_Handler+0x40>)
 8006c2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c32:	601a      	str	r2, [r3, #0]
 8006c34:	2300      	movs	r3, #0
 8006c36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	f383 8811 	msr	BASEPRI, r3
}
 8006c3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006c40:	bf00      	nop
 8006c42:	3708      	adds	r7, #8
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	e000ed04 	.word	0xe000ed04

08006c4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006c50:	4b0b      	ldr	r3, [pc, #44]	@ (8006c80 <vPortSetupTimerInterrupt+0x34>)
 8006c52:	2200      	movs	r2, #0
 8006c54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006c56:	4b0b      	ldr	r3, [pc, #44]	@ (8006c84 <vPortSetupTimerInterrupt+0x38>)
 8006c58:	2200      	movs	r2, #0
 8006c5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c88 <vPortSetupTimerInterrupt+0x3c>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4a0a      	ldr	r2, [pc, #40]	@ (8006c8c <vPortSetupTimerInterrupt+0x40>)
 8006c62:	fba2 2303 	umull	r2, r3, r2, r3
 8006c66:	099b      	lsrs	r3, r3, #6
 8006c68:	4a09      	ldr	r2, [pc, #36]	@ (8006c90 <vPortSetupTimerInterrupt+0x44>)
 8006c6a:	3b01      	subs	r3, #1
 8006c6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006c6e:	4b04      	ldr	r3, [pc, #16]	@ (8006c80 <vPortSetupTimerInterrupt+0x34>)
 8006c70:	2207      	movs	r2, #7
 8006c72:	601a      	str	r2, [r3, #0]
}
 8006c74:	bf00      	nop
 8006c76:	46bd      	mov	sp, r7
 8006c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7c:	4770      	bx	lr
 8006c7e:	bf00      	nop
 8006c80:	e000e010 	.word	0xe000e010
 8006c84:	e000e018 	.word	0xe000e018
 8006c88:	20000008 	.word	0x20000008
 8006c8c:	10624dd3 	.word	0x10624dd3
 8006c90:	e000e014 	.word	0xe000e014

08006c94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006c94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006ca4 <vPortEnableVFP+0x10>
 8006c98:	6801      	ldr	r1, [r0, #0]
 8006c9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006c9e:	6001      	str	r1, [r0, #0]
 8006ca0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006ca2:	bf00      	nop
 8006ca4:	e000ed88 	.word	0xe000ed88

08006ca8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b08a      	sub	sp, #40	@ 0x28
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006cb4:	f7fe ffc6 	bl	8005c44 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006cb8:	4b5c      	ldr	r3, [pc, #368]	@ (8006e2c <pvPortMalloc+0x184>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d101      	bne.n	8006cc4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006cc0:	f000 f924 	bl	8006f0c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006cc4:	4b5a      	ldr	r3, [pc, #360]	@ (8006e30 <pvPortMalloc+0x188>)
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	4013      	ands	r3, r2
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	f040 8095 	bne.w	8006dfc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d01e      	beq.n	8006d16 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006cd8:	2208      	movs	r2, #8
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4413      	add	r3, r2
 8006cde:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f003 0307 	and.w	r3, r3, #7
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d015      	beq.n	8006d16 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f023 0307 	bic.w	r3, r3, #7
 8006cf0:	3308      	adds	r3, #8
 8006cf2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f003 0307 	and.w	r3, r3, #7
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00b      	beq.n	8006d16 <pvPortMalloc+0x6e>
	__asm volatile
 8006cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d02:	f383 8811 	msr	BASEPRI, r3
 8006d06:	f3bf 8f6f 	isb	sy
 8006d0a:	f3bf 8f4f 	dsb	sy
 8006d0e:	617b      	str	r3, [r7, #20]
}
 8006d10:	bf00      	nop
 8006d12:	bf00      	nop
 8006d14:	e7fd      	b.n	8006d12 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d06f      	beq.n	8006dfc <pvPortMalloc+0x154>
 8006d1c:	4b45      	ldr	r3, [pc, #276]	@ (8006e34 <pvPortMalloc+0x18c>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	687a      	ldr	r2, [r7, #4]
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d86a      	bhi.n	8006dfc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006d26:	4b44      	ldr	r3, [pc, #272]	@ (8006e38 <pvPortMalloc+0x190>)
 8006d28:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006d2a:	4b43      	ldr	r3, [pc, #268]	@ (8006e38 <pvPortMalloc+0x190>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d30:	e004      	b.n	8006d3c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d34:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d903      	bls.n	8006d4e <pvPortMalloc+0xa6>
 8006d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d1f1      	bne.n	8006d32 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006d4e:	4b37      	ldr	r3, [pc, #220]	@ (8006e2c <pvPortMalloc+0x184>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d051      	beq.n	8006dfc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006d58:	6a3b      	ldr	r3, [r7, #32]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	2208      	movs	r2, #8
 8006d5e:	4413      	add	r3, r2
 8006d60:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	6a3b      	ldr	r3, [r7, #32]
 8006d68:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d6c:	685a      	ldr	r2, [r3, #4]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	1ad2      	subs	r2, r2, r3
 8006d72:	2308      	movs	r3, #8
 8006d74:	005b      	lsls	r3, r3, #1
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d920      	bls.n	8006dbc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006d7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	4413      	add	r3, r2
 8006d80:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d82:	69bb      	ldr	r3, [r7, #24]
 8006d84:	f003 0307 	and.w	r3, r3, #7
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d00b      	beq.n	8006da4 <pvPortMalloc+0xfc>
	__asm volatile
 8006d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d90:	f383 8811 	msr	BASEPRI, r3
 8006d94:	f3bf 8f6f 	isb	sy
 8006d98:	f3bf 8f4f 	dsb	sy
 8006d9c:	613b      	str	r3, [r7, #16]
}
 8006d9e:	bf00      	nop
 8006da0:	bf00      	nop
 8006da2:	e7fd      	b.n	8006da0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da6:	685a      	ldr	r2, [r3, #4]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	1ad2      	subs	r2, r2, r3
 8006dac:	69bb      	ldr	r3, [r7, #24]
 8006dae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db2:	687a      	ldr	r2, [r7, #4]
 8006db4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006db6:	69b8      	ldr	r0, [r7, #24]
 8006db8:	f000 f90a 	bl	8006fd0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006dbc:	4b1d      	ldr	r3, [pc, #116]	@ (8006e34 <pvPortMalloc+0x18c>)
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	1ad3      	subs	r3, r2, r3
 8006dc6:	4a1b      	ldr	r2, [pc, #108]	@ (8006e34 <pvPortMalloc+0x18c>)
 8006dc8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006dca:	4b1a      	ldr	r3, [pc, #104]	@ (8006e34 <pvPortMalloc+0x18c>)
 8006dcc:	681a      	ldr	r2, [r3, #0]
 8006dce:	4b1b      	ldr	r3, [pc, #108]	@ (8006e3c <pvPortMalloc+0x194>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	d203      	bcs.n	8006dde <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006dd6:	4b17      	ldr	r3, [pc, #92]	@ (8006e34 <pvPortMalloc+0x18c>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a18      	ldr	r2, [pc, #96]	@ (8006e3c <pvPortMalloc+0x194>)
 8006ddc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de0:	685a      	ldr	r2, [r3, #4]
 8006de2:	4b13      	ldr	r3, [pc, #76]	@ (8006e30 <pvPortMalloc+0x188>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	431a      	orrs	r2, r3
 8006de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dee:	2200      	movs	r2, #0
 8006df0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006df2:	4b13      	ldr	r3, [pc, #76]	@ (8006e40 <pvPortMalloc+0x198>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	3301      	adds	r3, #1
 8006df8:	4a11      	ldr	r2, [pc, #68]	@ (8006e40 <pvPortMalloc+0x198>)
 8006dfa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006dfc:	f7fe ff30 	bl	8005c60 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	f003 0307 	and.w	r3, r3, #7
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d00b      	beq.n	8006e22 <pvPortMalloc+0x17a>
	__asm volatile
 8006e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e0e:	f383 8811 	msr	BASEPRI, r3
 8006e12:	f3bf 8f6f 	isb	sy
 8006e16:	f3bf 8f4f 	dsb	sy
 8006e1a:	60fb      	str	r3, [r7, #12]
}
 8006e1c:	bf00      	nop
 8006e1e:	bf00      	nop
 8006e20:	e7fd      	b.n	8006e1e <pvPortMalloc+0x176>
	return pvReturn;
 8006e22:	69fb      	ldr	r3, [r7, #28]
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3728      	adds	r7, #40	@ 0x28
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}
 8006e2c:	2000cc18 	.word	0x2000cc18
 8006e30:	2000cc2c 	.word	0x2000cc2c
 8006e34:	2000cc1c 	.word	0x2000cc1c
 8006e38:	2000cc10 	.word	0x2000cc10
 8006e3c:	2000cc20 	.word	0x2000cc20
 8006e40:	2000cc24 	.word	0x2000cc24

08006e44 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b086      	sub	sp, #24
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d04f      	beq.n	8006ef6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006e56:	2308      	movs	r3, #8
 8006e58:	425b      	negs	r3, r3
 8006e5a:	697a      	ldr	r2, [r7, #20]
 8006e5c:	4413      	add	r3, r2
 8006e5e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	685a      	ldr	r2, [r3, #4]
 8006e68:	4b25      	ldr	r3, [pc, #148]	@ (8006f00 <vPortFree+0xbc>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4013      	ands	r3, r2
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d10b      	bne.n	8006e8a <vPortFree+0x46>
	__asm volatile
 8006e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e76:	f383 8811 	msr	BASEPRI, r3
 8006e7a:	f3bf 8f6f 	isb	sy
 8006e7e:	f3bf 8f4f 	dsb	sy
 8006e82:	60fb      	str	r3, [r7, #12]
}
 8006e84:	bf00      	nop
 8006e86:	bf00      	nop
 8006e88:	e7fd      	b.n	8006e86 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d00b      	beq.n	8006eaa <vPortFree+0x66>
	__asm volatile
 8006e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e96:	f383 8811 	msr	BASEPRI, r3
 8006e9a:	f3bf 8f6f 	isb	sy
 8006e9e:	f3bf 8f4f 	dsb	sy
 8006ea2:	60bb      	str	r3, [r7, #8]
}
 8006ea4:	bf00      	nop
 8006ea6:	bf00      	nop
 8006ea8:	e7fd      	b.n	8006ea6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	685a      	ldr	r2, [r3, #4]
 8006eae:	4b14      	ldr	r3, [pc, #80]	@ (8006f00 <vPortFree+0xbc>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4013      	ands	r3, r2
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d01e      	beq.n	8006ef6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d11a      	bne.n	8006ef6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	685a      	ldr	r2, [r3, #4]
 8006ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8006f00 <vPortFree+0xbc>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	43db      	mvns	r3, r3
 8006eca:	401a      	ands	r2, r3
 8006ecc:	693b      	ldr	r3, [r7, #16]
 8006ece:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ed0:	f7fe feb8 	bl	8005c44 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	685a      	ldr	r2, [r3, #4]
 8006ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8006f04 <vPortFree+0xc0>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4413      	add	r3, r2
 8006ede:	4a09      	ldr	r2, [pc, #36]	@ (8006f04 <vPortFree+0xc0>)
 8006ee0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006ee2:	6938      	ldr	r0, [r7, #16]
 8006ee4:	f000 f874 	bl	8006fd0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006ee8:	4b07      	ldr	r3, [pc, #28]	@ (8006f08 <vPortFree+0xc4>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	3301      	adds	r3, #1
 8006eee:	4a06      	ldr	r2, [pc, #24]	@ (8006f08 <vPortFree+0xc4>)
 8006ef0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006ef2:	f7fe feb5 	bl	8005c60 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006ef6:	bf00      	nop
 8006ef8:	3718      	adds	r7, #24
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	bf00      	nop
 8006f00:	2000cc2c 	.word	0x2000cc2c
 8006f04:	2000cc1c 	.word	0x2000cc1c
 8006f08:	2000cc28 	.word	0x2000cc28

08006f0c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b085      	sub	sp, #20
 8006f10:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006f12:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8006f16:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006f18:	4b27      	ldr	r3, [pc, #156]	@ (8006fb8 <prvHeapInit+0xac>)
 8006f1a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	f003 0307 	and.w	r3, r3, #7
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d00c      	beq.n	8006f40 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	3307      	adds	r3, #7
 8006f2a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f023 0307 	bic.w	r3, r3, #7
 8006f32:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006f34:	68ba      	ldr	r2, [r7, #8]
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	1ad3      	subs	r3, r2, r3
 8006f3a:	4a1f      	ldr	r2, [pc, #124]	@ (8006fb8 <prvHeapInit+0xac>)
 8006f3c:	4413      	add	r3, r2
 8006f3e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006f44:	4a1d      	ldr	r2, [pc, #116]	@ (8006fbc <prvHeapInit+0xb0>)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006f4a:	4b1c      	ldr	r3, [pc, #112]	@ (8006fbc <prvHeapInit+0xb0>)
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	68ba      	ldr	r2, [r7, #8]
 8006f54:	4413      	add	r3, r2
 8006f56:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006f58:	2208      	movs	r2, #8
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	1a9b      	subs	r3, r3, r2
 8006f5e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f023 0307 	bic.w	r3, r3, #7
 8006f66:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	4a15      	ldr	r2, [pc, #84]	@ (8006fc0 <prvHeapInit+0xb4>)
 8006f6c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006f6e:	4b14      	ldr	r3, [pc, #80]	@ (8006fc0 <prvHeapInit+0xb4>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	2200      	movs	r2, #0
 8006f74:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006f76:	4b12      	ldr	r3, [pc, #72]	@ (8006fc0 <prvHeapInit+0xb4>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	68fa      	ldr	r2, [r7, #12]
 8006f86:	1ad2      	subs	r2, r2, r3
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8006fc0 <prvHeapInit+0xb4>)
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	4a0a      	ldr	r2, [pc, #40]	@ (8006fc4 <prvHeapInit+0xb8>)
 8006f9a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	4a09      	ldr	r2, [pc, #36]	@ (8006fc8 <prvHeapInit+0xbc>)
 8006fa2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006fa4:	4b09      	ldr	r3, [pc, #36]	@ (8006fcc <prvHeapInit+0xc0>)
 8006fa6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006faa:	601a      	str	r2, [r3, #0]
}
 8006fac:	bf00      	nop
 8006fae:	3714      	adds	r7, #20
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr
 8006fb8:	200008c0 	.word	0x200008c0
 8006fbc:	2000cc10 	.word	0x2000cc10
 8006fc0:	2000cc18 	.word	0x2000cc18
 8006fc4:	2000cc20 	.word	0x2000cc20
 8006fc8:	2000cc1c 	.word	0x2000cc1c
 8006fcc:	2000cc2c 	.word	0x2000cc2c

08006fd0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b085      	sub	sp, #20
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006fd8:	4b28      	ldr	r3, [pc, #160]	@ (800707c <prvInsertBlockIntoFreeList+0xac>)
 8006fda:	60fb      	str	r3, [r7, #12]
 8006fdc:	e002      	b.n	8006fe4 <prvInsertBlockIntoFreeList+0x14>
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	60fb      	str	r3, [r7, #12]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	687a      	ldr	r2, [r7, #4]
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d8f7      	bhi.n	8006fde <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	685b      	ldr	r3, [r3, #4]
 8006ff6:	68ba      	ldr	r2, [r7, #8]
 8006ff8:	4413      	add	r3, r2
 8006ffa:	687a      	ldr	r2, [r7, #4]
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	d108      	bne.n	8007012 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	685a      	ldr	r2, [r3, #4]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	441a      	add	r2, r3
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	68ba      	ldr	r2, [r7, #8]
 800701c:	441a      	add	r2, r3
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	429a      	cmp	r2, r3
 8007024:	d118      	bne.n	8007058 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	4b15      	ldr	r3, [pc, #84]	@ (8007080 <prvInsertBlockIntoFreeList+0xb0>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	429a      	cmp	r2, r3
 8007030:	d00d      	beq.n	800704e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	685a      	ldr	r2, [r3, #4]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	441a      	add	r2, r3
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	601a      	str	r2, [r3, #0]
 800704c:	e008      	b.n	8007060 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800704e:	4b0c      	ldr	r3, [pc, #48]	@ (8007080 <prvInsertBlockIntoFreeList+0xb0>)
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	601a      	str	r2, [r3, #0]
 8007056:	e003      	b.n	8007060 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007060:	68fa      	ldr	r2, [r7, #12]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	429a      	cmp	r2, r3
 8007066:	d002      	beq.n	800706e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	687a      	ldr	r2, [r7, #4]
 800706c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800706e:	bf00      	nop
 8007070:	3714      	adds	r7, #20
 8007072:	46bd      	mov	sp, r7
 8007074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007078:	4770      	bx	lr
 800707a:	bf00      	nop
 800707c:	2000cc10 	.word	0x2000cc10
 8007080:	2000cc18 	.word	0x2000cc18

08007084 <atoi>:
 8007084:	220a      	movs	r2, #10
 8007086:	2100      	movs	r1, #0
 8007088:	f000 b87a 	b.w	8007180 <strtol>

0800708c <_strtol_l.isra.0>:
 800708c:	2b24      	cmp	r3, #36	@ 0x24
 800708e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007092:	4686      	mov	lr, r0
 8007094:	4690      	mov	r8, r2
 8007096:	d801      	bhi.n	800709c <_strtol_l.isra.0+0x10>
 8007098:	2b01      	cmp	r3, #1
 800709a:	d106      	bne.n	80070aa <_strtol_l.isra.0+0x1e>
 800709c:	f000 fb66 	bl	800776c <__errno>
 80070a0:	2316      	movs	r3, #22
 80070a2:	6003      	str	r3, [r0, #0]
 80070a4:	2000      	movs	r0, #0
 80070a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070aa:	4834      	ldr	r0, [pc, #208]	@ (800717c <_strtol_l.isra.0+0xf0>)
 80070ac:	460d      	mov	r5, r1
 80070ae:	462a      	mov	r2, r5
 80070b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80070b4:	5d06      	ldrb	r6, [r0, r4]
 80070b6:	f016 0608 	ands.w	r6, r6, #8
 80070ba:	d1f8      	bne.n	80070ae <_strtol_l.isra.0+0x22>
 80070bc:	2c2d      	cmp	r4, #45	@ 0x2d
 80070be:	d110      	bne.n	80070e2 <_strtol_l.isra.0+0x56>
 80070c0:	782c      	ldrb	r4, [r5, #0]
 80070c2:	2601      	movs	r6, #1
 80070c4:	1c95      	adds	r5, r2, #2
 80070c6:	f033 0210 	bics.w	r2, r3, #16
 80070ca:	d115      	bne.n	80070f8 <_strtol_l.isra.0+0x6c>
 80070cc:	2c30      	cmp	r4, #48	@ 0x30
 80070ce:	d10d      	bne.n	80070ec <_strtol_l.isra.0+0x60>
 80070d0:	782a      	ldrb	r2, [r5, #0]
 80070d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80070d6:	2a58      	cmp	r2, #88	@ 0x58
 80070d8:	d108      	bne.n	80070ec <_strtol_l.isra.0+0x60>
 80070da:	786c      	ldrb	r4, [r5, #1]
 80070dc:	3502      	adds	r5, #2
 80070de:	2310      	movs	r3, #16
 80070e0:	e00a      	b.n	80070f8 <_strtol_l.isra.0+0x6c>
 80070e2:	2c2b      	cmp	r4, #43	@ 0x2b
 80070e4:	bf04      	itt	eq
 80070e6:	782c      	ldrbeq	r4, [r5, #0]
 80070e8:	1c95      	addeq	r5, r2, #2
 80070ea:	e7ec      	b.n	80070c6 <_strtol_l.isra.0+0x3a>
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d1f6      	bne.n	80070de <_strtol_l.isra.0+0x52>
 80070f0:	2c30      	cmp	r4, #48	@ 0x30
 80070f2:	bf14      	ite	ne
 80070f4:	230a      	movne	r3, #10
 80070f6:	2308      	moveq	r3, #8
 80070f8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80070fc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007100:	2200      	movs	r2, #0
 8007102:	fbbc f9f3 	udiv	r9, ip, r3
 8007106:	4610      	mov	r0, r2
 8007108:	fb03 ca19 	mls	sl, r3, r9, ip
 800710c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007110:	2f09      	cmp	r7, #9
 8007112:	d80f      	bhi.n	8007134 <_strtol_l.isra.0+0xa8>
 8007114:	463c      	mov	r4, r7
 8007116:	42a3      	cmp	r3, r4
 8007118:	dd1b      	ble.n	8007152 <_strtol_l.isra.0+0xc6>
 800711a:	1c57      	adds	r7, r2, #1
 800711c:	d007      	beq.n	800712e <_strtol_l.isra.0+0xa2>
 800711e:	4581      	cmp	r9, r0
 8007120:	d314      	bcc.n	800714c <_strtol_l.isra.0+0xc0>
 8007122:	d101      	bne.n	8007128 <_strtol_l.isra.0+0x9c>
 8007124:	45a2      	cmp	sl, r4
 8007126:	db11      	blt.n	800714c <_strtol_l.isra.0+0xc0>
 8007128:	fb00 4003 	mla	r0, r0, r3, r4
 800712c:	2201      	movs	r2, #1
 800712e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007132:	e7eb      	b.n	800710c <_strtol_l.isra.0+0x80>
 8007134:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007138:	2f19      	cmp	r7, #25
 800713a:	d801      	bhi.n	8007140 <_strtol_l.isra.0+0xb4>
 800713c:	3c37      	subs	r4, #55	@ 0x37
 800713e:	e7ea      	b.n	8007116 <_strtol_l.isra.0+0x8a>
 8007140:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007144:	2f19      	cmp	r7, #25
 8007146:	d804      	bhi.n	8007152 <_strtol_l.isra.0+0xc6>
 8007148:	3c57      	subs	r4, #87	@ 0x57
 800714a:	e7e4      	b.n	8007116 <_strtol_l.isra.0+0x8a>
 800714c:	f04f 32ff 	mov.w	r2, #4294967295
 8007150:	e7ed      	b.n	800712e <_strtol_l.isra.0+0xa2>
 8007152:	1c53      	adds	r3, r2, #1
 8007154:	d108      	bne.n	8007168 <_strtol_l.isra.0+0xdc>
 8007156:	2322      	movs	r3, #34	@ 0x22
 8007158:	f8ce 3000 	str.w	r3, [lr]
 800715c:	4660      	mov	r0, ip
 800715e:	f1b8 0f00 	cmp.w	r8, #0
 8007162:	d0a0      	beq.n	80070a6 <_strtol_l.isra.0+0x1a>
 8007164:	1e69      	subs	r1, r5, #1
 8007166:	e006      	b.n	8007176 <_strtol_l.isra.0+0xea>
 8007168:	b106      	cbz	r6, 800716c <_strtol_l.isra.0+0xe0>
 800716a:	4240      	negs	r0, r0
 800716c:	f1b8 0f00 	cmp.w	r8, #0
 8007170:	d099      	beq.n	80070a6 <_strtol_l.isra.0+0x1a>
 8007172:	2a00      	cmp	r2, #0
 8007174:	d1f6      	bne.n	8007164 <_strtol_l.isra.0+0xd8>
 8007176:	f8c8 1000 	str.w	r1, [r8]
 800717a:	e794      	b.n	80070a6 <_strtol_l.isra.0+0x1a>
 800717c:	08008831 	.word	0x08008831

08007180 <strtol>:
 8007180:	4613      	mov	r3, r2
 8007182:	460a      	mov	r2, r1
 8007184:	4601      	mov	r1, r0
 8007186:	4802      	ldr	r0, [pc, #8]	@ (8007190 <strtol+0x10>)
 8007188:	6800      	ldr	r0, [r0, #0]
 800718a:	f7ff bf7f 	b.w	800708c <_strtol_l.isra.0>
 800718e:	bf00      	nop
 8007190:	20000024 	.word	0x20000024

08007194 <std>:
 8007194:	2300      	movs	r3, #0
 8007196:	b510      	push	{r4, lr}
 8007198:	4604      	mov	r4, r0
 800719a:	e9c0 3300 	strd	r3, r3, [r0]
 800719e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80071a2:	6083      	str	r3, [r0, #8]
 80071a4:	8181      	strh	r1, [r0, #12]
 80071a6:	6643      	str	r3, [r0, #100]	@ 0x64
 80071a8:	81c2      	strh	r2, [r0, #14]
 80071aa:	6183      	str	r3, [r0, #24]
 80071ac:	4619      	mov	r1, r3
 80071ae:	2208      	movs	r2, #8
 80071b0:	305c      	adds	r0, #92	@ 0x5c
 80071b2:	f000 fa2f 	bl	8007614 <memset>
 80071b6:	4b0d      	ldr	r3, [pc, #52]	@ (80071ec <std+0x58>)
 80071b8:	6263      	str	r3, [r4, #36]	@ 0x24
 80071ba:	4b0d      	ldr	r3, [pc, #52]	@ (80071f0 <std+0x5c>)
 80071bc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80071be:	4b0d      	ldr	r3, [pc, #52]	@ (80071f4 <std+0x60>)
 80071c0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80071c2:	4b0d      	ldr	r3, [pc, #52]	@ (80071f8 <std+0x64>)
 80071c4:	6323      	str	r3, [r4, #48]	@ 0x30
 80071c6:	4b0d      	ldr	r3, [pc, #52]	@ (80071fc <std+0x68>)
 80071c8:	6224      	str	r4, [r4, #32]
 80071ca:	429c      	cmp	r4, r3
 80071cc:	d006      	beq.n	80071dc <std+0x48>
 80071ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80071d2:	4294      	cmp	r4, r2
 80071d4:	d002      	beq.n	80071dc <std+0x48>
 80071d6:	33d0      	adds	r3, #208	@ 0xd0
 80071d8:	429c      	cmp	r4, r3
 80071da:	d105      	bne.n	80071e8 <std+0x54>
 80071dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80071e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071e4:	f000 baec 	b.w	80077c0 <__retarget_lock_init_recursive>
 80071e8:	bd10      	pop	{r4, pc}
 80071ea:	bf00      	nop
 80071ec:	08007465 	.word	0x08007465
 80071f0:	08007487 	.word	0x08007487
 80071f4:	080074bf 	.word	0x080074bf
 80071f8:	080074e3 	.word	0x080074e3
 80071fc:	2000cc30 	.word	0x2000cc30

08007200 <stdio_exit_handler>:
 8007200:	4a02      	ldr	r2, [pc, #8]	@ (800720c <stdio_exit_handler+0xc>)
 8007202:	4903      	ldr	r1, [pc, #12]	@ (8007210 <stdio_exit_handler+0x10>)
 8007204:	4803      	ldr	r0, [pc, #12]	@ (8007214 <stdio_exit_handler+0x14>)
 8007206:	f000 b869 	b.w	80072dc <_fwalk_sglue>
 800720a:	bf00      	nop
 800720c:	20000018 	.word	0x20000018
 8007210:	08008329 	.word	0x08008329
 8007214:	20000028 	.word	0x20000028

08007218 <cleanup_stdio>:
 8007218:	6841      	ldr	r1, [r0, #4]
 800721a:	4b0c      	ldr	r3, [pc, #48]	@ (800724c <cleanup_stdio+0x34>)
 800721c:	4299      	cmp	r1, r3
 800721e:	b510      	push	{r4, lr}
 8007220:	4604      	mov	r4, r0
 8007222:	d001      	beq.n	8007228 <cleanup_stdio+0x10>
 8007224:	f001 f880 	bl	8008328 <_fflush_r>
 8007228:	68a1      	ldr	r1, [r4, #8]
 800722a:	4b09      	ldr	r3, [pc, #36]	@ (8007250 <cleanup_stdio+0x38>)
 800722c:	4299      	cmp	r1, r3
 800722e:	d002      	beq.n	8007236 <cleanup_stdio+0x1e>
 8007230:	4620      	mov	r0, r4
 8007232:	f001 f879 	bl	8008328 <_fflush_r>
 8007236:	68e1      	ldr	r1, [r4, #12]
 8007238:	4b06      	ldr	r3, [pc, #24]	@ (8007254 <cleanup_stdio+0x3c>)
 800723a:	4299      	cmp	r1, r3
 800723c:	d004      	beq.n	8007248 <cleanup_stdio+0x30>
 800723e:	4620      	mov	r0, r4
 8007240:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007244:	f001 b870 	b.w	8008328 <_fflush_r>
 8007248:	bd10      	pop	{r4, pc}
 800724a:	bf00      	nop
 800724c:	2000cc30 	.word	0x2000cc30
 8007250:	2000cc98 	.word	0x2000cc98
 8007254:	2000cd00 	.word	0x2000cd00

08007258 <global_stdio_init.part.0>:
 8007258:	b510      	push	{r4, lr}
 800725a:	4b0b      	ldr	r3, [pc, #44]	@ (8007288 <global_stdio_init.part.0+0x30>)
 800725c:	4c0b      	ldr	r4, [pc, #44]	@ (800728c <global_stdio_init.part.0+0x34>)
 800725e:	4a0c      	ldr	r2, [pc, #48]	@ (8007290 <global_stdio_init.part.0+0x38>)
 8007260:	601a      	str	r2, [r3, #0]
 8007262:	4620      	mov	r0, r4
 8007264:	2200      	movs	r2, #0
 8007266:	2104      	movs	r1, #4
 8007268:	f7ff ff94 	bl	8007194 <std>
 800726c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007270:	2201      	movs	r2, #1
 8007272:	2109      	movs	r1, #9
 8007274:	f7ff ff8e 	bl	8007194 <std>
 8007278:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800727c:	2202      	movs	r2, #2
 800727e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007282:	2112      	movs	r1, #18
 8007284:	f7ff bf86 	b.w	8007194 <std>
 8007288:	2000cd68 	.word	0x2000cd68
 800728c:	2000cc30 	.word	0x2000cc30
 8007290:	08007201 	.word	0x08007201

08007294 <__sfp_lock_acquire>:
 8007294:	4801      	ldr	r0, [pc, #4]	@ (800729c <__sfp_lock_acquire+0x8>)
 8007296:	f000 ba94 	b.w	80077c2 <__retarget_lock_acquire_recursive>
 800729a:	bf00      	nop
 800729c:	2000cd71 	.word	0x2000cd71

080072a0 <__sfp_lock_release>:
 80072a0:	4801      	ldr	r0, [pc, #4]	@ (80072a8 <__sfp_lock_release+0x8>)
 80072a2:	f000 ba8f 	b.w	80077c4 <__retarget_lock_release_recursive>
 80072a6:	bf00      	nop
 80072a8:	2000cd71 	.word	0x2000cd71

080072ac <__sinit>:
 80072ac:	b510      	push	{r4, lr}
 80072ae:	4604      	mov	r4, r0
 80072b0:	f7ff fff0 	bl	8007294 <__sfp_lock_acquire>
 80072b4:	6a23      	ldr	r3, [r4, #32]
 80072b6:	b11b      	cbz	r3, 80072c0 <__sinit+0x14>
 80072b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072bc:	f7ff bff0 	b.w	80072a0 <__sfp_lock_release>
 80072c0:	4b04      	ldr	r3, [pc, #16]	@ (80072d4 <__sinit+0x28>)
 80072c2:	6223      	str	r3, [r4, #32]
 80072c4:	4b04      	ldr	r3, [pc, #16]	@ (80072d8 <__sinit+0x2c>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d1f5      	bne.n	80072b8 <__sinit+0xc>
 80072cc:	f7ff ffc4 	bl	8007258 <global_stdio_init.part.0>
 80072d0:	e7f2      	b.n	80072b8 <__sinit+0xc>
 80072d2:	bf00      	nop
 80072d4:	08007219 	.word	0x08007219
 80072d8:	2000cd68 	.word	0x2000cd68

080072dc <_fwalk_sglue>:
 80072dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072e0:	4607      	mov	r7, r0
 80072e2:	4688      	mov	r8, r1
 80072e4:	4614      	mov	r4, r2
 80072e6:	2600      	movs	r6, #0
 80072e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80072ec:	f1b9 0901 	subs.w	r9, r9, #1
 80072f0:	d505      	bpl.n	80072fe <_fwalk_sglue+0x22>
 80072f2:	6824      	ldr	r4, [r4, #0]
 80072f4:	2c00      	cmp	r4, #0
 80072f6:	d1f7      	bne.n	80072e8 <_fwalk_sglue+0xc>
 80072f8:	4630      	mov	r0, r6
 80072fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072fe:	89ab      	ldrh	r3, [r5, #12]
 8007300:	2b01      	cmp	r3, #1
 8007302:	d907      	bls.n	8007314 <_fwalk_sglue+0x38>
 8007304:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007308:	3301      	adds	r3, #1
 800730a:	d003      	beq.n	8007314 <_fwalk_sglue+0x38>
 800730c:	4629      	mov	r1, r5
 800730e:	4638      	mov	r0, r7
 8007310:	47c0      	blx	r8
 8007312:	4306      	orrs	r6, r0
 8007314:	3568      	adds	r5, #104	@ 0x68
 8007316:	e7e9      	b.n	80072ec <_fwalk_sglue+0x10>

08007318 <iprintf>:
 8007318:	b40f      	push	{r0, r1, r2, r3}
 800731a:	b507      	push	{r0, r1, r2, lr}
 800731c:	4906      	ldr	r1, [pc, #24]	@ (8007338 <iprintf+0x20>)
 800731e:	ab04      	add	r3, sp, #16
 8007320:	6808      	ldr	r0, [r1, #0]
 8007322:	f853 2b04 	ldr.w	r2, [r3], #4
 8007326:	6881      	ldr	r1, [r0, #8]
 8007328:	9301      	str	r3, [sp, #4]
 800732a:	f000 fcd5 	bl	8007cd8 <_vfiprintf_r>
 800732e:	b003      	add	sp, #12
 8007330:	f85d eb04 	ldr.w	lr, [sp], #4
 8007334:	b004      	add	sp, #16
 8007336:	4770      	bx	lr
 8007338:	20000024 	.word	0x20000024

0800733c <_puts_r>:
 800733c:	6a03      	ldr	r3, [r0, #32]
 800733e:	b570      	push	{r4, r5, r6, lr}
 8007340:	6884      	ldr	r4, [r0, #8]
 8007342:	4605      	mov	r5, r0
 8007344:	460e      	mov	r6, r1
 8007346:	b90b      	cbnz	r3, 800734c <_puts_r+0x10>
 8007348:	f7ff ffb0 	bl	80072ac <__sinit>
 800734c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800734e:	07db      	lsls	r3, r3, #31
 8007350:	d405      	bmi.n	800735e <_puts_r+0x22>
 8007352:	89a3      	ldrh	r3, [r4, #12]
 8007354:	0598      	lsls	r0, r3, #22
 8007356:	d402      	bmi.n	800735e <_puts_r+0x22>
 8007358:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800735a:	f000 fa32 	bl	80077c2 <__retarget_lock_acquire_recursive>
 800735e:	89a3      	ldrh	r3, [r4, #12]
 8007360:	0719      	lsls	r1, r3, #28
 8007362:	d502      	bpl.n	800736a <_puts_r+0x2e>
 8007364:	6923      	ldr	r3, [r4, #16]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d135      	bne.n	80073d6 <_puts_r+0x9a>
 800736a:	4621      	mov	r1, r4
 800736c:	4628      	mov	r0, r5
 800736e:	f000 f8fb 	bl	8007568 <__swsetup_r>
 8007372:	b380      	cbz	r0, 80073d6 <_puts_r+0x9a>
 8007374:	f04f 35ff 	mov.w	r5, #4294967295
 8007378:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800737a:	07da      	lsls	r2, r3, #31
 800737c:	d405      	bmi.n	800738a <_puts_r+0x4e>
 800737e:	89a3      	ldrh	r3, [r4, #12]
 8007380:	059b      	lsls	r3, r3, #22
 8007382:	d402      	bmi.n	800738a <_puts_r+0x4e>
 8007384:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007386:	f000 fa1d 	bl	80077c4 <__retarget_lock_release_recursive>
 800738a:	4628      	mov	r0, r5
 800738c:	bd70      	pop	{r4, r5, r6, pc}
 800738e:	2b00      	cmp	r3, #0
 8007390:	da04      	bge.n	800739c <_puts_r+0x60>
 8007392:	69a2      	ldr	r2, [r4, #24]
 8007394:	429a      	cmp	r2, r3
 8007396:	dc17      	bgt.n	80073c8 <_puts_r+0x8c>
 8007398:	290a      	cmp	r1, #10
 800739a:	d015      	beq.n	80073c8 <_puts_r+0x8c>
 800739c:	6823      	ldr	r3, [r4, #0]
 800739e:	1c5a      	adds	r2, r3, #1
 80073a0:	6022      	str	r2, [r4, #0]
 80073a2:	7019      	strb	r1, [r3, #0]
 80073a4:	68a3      	ldr	r3, [r4, #8]
 80073a6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80073aa:	3b01      	subs	r3, #1
 80073ac:	60a3      	str	r3, [r4, #8]
 80073ae:	2900      	cmp	r1, #0
 80073b0:	d1ed      	bne.n	800738e <_puts_r+0x52>
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	da11      	bge.n	80073da <_puts_r+0x9e>
 80073b6:	4622      	mov	r2, r4
 80073b8:	210a      	movs	r1, #10
 80073ba:	4628      	mov	r0, r5
 80073bc:	f000 f895 	bl	80074ea <__swbuf_r>
 80073c0:	3001      	adds	r0, #1
 80073c2:	d0d7      	beq.n	8007374 <_puts_r+0x38>
 80073c4:	250a      	movs	r5, #10
 80073c6:	e7d7      	b.n	8007378 <_puts_r+0x3c>
 80073c8:	4622      	mov	r2, r4
 80073ca:	4628      	mov	r0, r5
 80073cc:	f000 f88d 	bl	80074ea <__swbuf_r>
 80073d0:	3001      	adds	r0, #1
 80073d2:	d1e7      	bne.n	80073a4 <_puts_r+0x68>
 80073d4:	e7ce      	b.n	8007374 <_puts_r+0x38>
 80073d6:	3e01      	subs	r6, #1
 80073d8:	e7e4      	b.n	80073a4 <_puts_r+0x68>
 80073da:	6823      	ldr	r3, [r4, #0]
 80073dc:	1c5a      	adds	r2, r3, #1
 80073de:	6022      	str	r2, [r4, #0]
 80073e0:	220a      	movs	r2, #10
 80073e2:	701a      	strb	r2, [r3, #0]
 80073e4:	e7ee      	b.n	80073c4 <_puts_r+0x88>
	...

080073e8 <puts>:
 80073e8:	4b02      	ldr	r3, [pc, #8]	@ (80073f4 <puts+0xc>)
 80073ea:	4601      	mov	r1, r0
 80073ec:	6818      	ldr	r0, [r3, #0]
 80073ee:	f7ff bfa5 	b.w	800733c <_puts_r>
 80073f2:	bf00      	nop
 80073f4:	20000024 	.word	0x20000024

080073f8 <sniprintf>:
 80073f8:	b40c      	push	{r2, r3}
 80073fa:	b530      	push	{r4, r5, lr}
 80073fc:	4b18      	ldr	r3, [pc, #96]	@ (8007460 <sniprintf+0x68>)
 80073fe:	1e0c      	subs	r4, r1, #0
 8007400:	681d      	ldr	r5, [r3, #0]
 8007402:	b09d      	sub	sp, #116	@ 0x74
 8007404:	da08      	bge.n	8007418 <sniprintf+0x20>
 8007406:	238b      	movs	r3, #139	@ 0x8b
 8007408:	602b      	str	r3, [r5, #0]
 800740a:	f04f 30ff 	mov.w	r0, #4294967295
 800740e:	b01d      	add	sp, #116	@ 0x74
 8007410:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007414:	b002      	add	sp, #8
 8007416:	4770      	bx	lr
 8007418:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800741c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007420:	f04f 0300 	mov.w	r3, #0
 8007424:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007426:	bf14      	ite	ne
 8007428:	f104 33ff 	addne.w	r3, r4, #4294967295
 800742c:	4623      	moveq	r3, r4
 800742e:	9304      	str	r3, [sp, #16]
 8007430:	9307      	str	r3, [sp, #28]
 8007432:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007436:	9002      	str	r0, [sp, #8]
 8007438:	9006      	str	r0, [sp, #24]
 800743a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800743e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007440:	ab21      	add	r3, sp, #132	@ 0x84
 8007442:	a902      	add	r1, sp, #8
 8007444:	4628      	mov	r0, r5
 8007446:	9301      	str	r3, [sp, #4]
 8007448:	f000 fb20 	bl	8007a8c <_svfiprintf_r>
 800744c:	1c43      	adds	r3, r0, #1
 800744e:	bfbc      	itt	lt
 8007450:	238b      	movlt	r3, #139	@ 0x8b
 8007452:	602b      	strlt	r3, [r5, #0]
 8007454:	2c00      	cmp	r4, #0
 8007456:	d0da      	beq.n	800740e <sniprintf+0x16>
 8007458:	9b02      	ldr	r3, [sp, #8]
 800745a:	2200      	movs	r2, #0
 800745c:	701a      	strb	r2, [r3, #0]
 800745e:	e7d6      	b.n	800740e <sniprintf+0x16>
 8007460:	20000024 	.word	0x20000024

08007464 <__sread>:
 8007464:	b510      	push	{r4, lr}
 8007466:	460c      	mov	r4, r1
 8007468:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800746c:	f000 f95a 	bl	8007724 <_read_r>
 8007470:	2800      	cmp	r0, #0
 8007472:	bfab      	itete	ge
 8007474:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007476:	89a3      	ldrhlt	r3, [r4, #12]
 8007478:	181b      	addge	r3, r3, r0
 800747a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800747e:	bfac      	ite	ge
 8007480:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007482:	81a3      	strhlt	r3, [r4, #12]
 8007484:	bd10      	pop	{r4, pc}

08007486 <__swrite>:
 8007486:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800748a:	461f      	mov	r7, r3
 800748c:	898b      	ldrh	r3, [r1, #12]
 800748e:	05db      	lsls	r3, r3, #23
 8007490:	4605      	mov	r5, r0
 8007492:	460c      	mov	r4, r1
 8007494:	4616      	mov	r6, r2
 8007496:	d505      	bpl.n	80074a4 <__swrite+0x1e>
 8007498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800749c:	2302      	movs	r3, #2
 800749e:	2200      	movs	r2, #0
 80074a0:	f000 f92e 	bl	8007700 <_lseek_r>
 80074a4:	89a3      	ldrh	r3, [r4, #12]
 80074a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80074ae:	81a3      	strh	r3, [r4, #12]
 80074b0:	4632      	mov	r2, r6
 80074b2:	463b      	mov	r3, r7
 80074b4:	4628      	mov	r0, r5
 80074b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074ba:	f000 b945 	b.w	8007748 <_write_r>

080074be <__sseek>:
 80074be:	b510      	push	{r4, lr}
 80074c0:	460c      	mov	r4, r1
 80074c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074c6:	f000 f91b 	bl	8007700 <_lseek_r>
 80074ca:	1c43      	adds	r3, r0, #1
 80074cc:	89a3      	ldrh	r3, [r4, #12]
 80074ce:	bf15      	itete	ne
 80074d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80074d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80074d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80074da:	81a3      	strheq	r3, [r4, #12]
 80074dc:	bf18      	it	ne
 80074de:	81a3      	strhne	r3, [r4, #12]
 80074e0:	bd10      	pop	{r4, pc}

080074e2 <__sclose>:
 80074e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074e6:	f000 b89d 	b.w	8007624 <_close_r>

080074ea <__swbuf_r>:
 80074ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ec:	460e      	mov	r6, r1
 80074ee:	4614      	mov	r4, r2
 80074f0:	4605      	mov	r5, r0
 80074f2:	b118      	cbz	r0, 80074fc <__swbuf_r+0x12>
 80074f4:	6a03      	ldr	r3, [r0, #32]
 80074f6:	b90b      	cbnz	r3, 80074fc <__swbuf_r+0x12>
 80074f8:	f7ff fed8 	bl	80072ac <__sinit>
 80074fc:	69a3      	ldr	r3, [r4, #24]
 80074fe:	60a3      	str	r3, [r4, #8]
 8007500:	89a3      	ldrh	r3, [r4, #12]
 8007502:	071a      	lsls	r2, r3, #28
 8007504:	d501      	bpl.n	800750a <__swbuf_r+0x20>
 8007506:	6923      	ldr	r3, [r4, #16]
 8007508:	b943      	cbnz	r3, 800751c <__swbuf_r+0x32>
 800750a:	4621      	mov	r1, r4
 800750c:	4628      	mov	r0, r5
 800750e:	f000 f82b 	bl	8007568 <__swsetup_r>
 8007512:	b118      	cbz	r0, 800751c <__swbuf_r+0x32>
 8007514:	f04f 37ff 	mov.w	r7, #4294967295
 8007518:	4638      	mov	r0, r7
 800751a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800751c:	6823      	ldr	r3, [r4, #0]
 800751e:	6922      	ldr	r2, [r4, #16]
 8007520:	1a98      	subs	r0, r3, r2
 8007522:	6963      	ldr	r3, [r4, #20]
 8007524:	b2f6      	uxtb	r6, r6
 8007526:	4283      	cmp	r3, r0
 8007528:	4637      	mov	r7, r6
 800752a:	dc05      	bgt.n	8007538 <__swbuf_r+0x4e>
 800752c:	4621      	mov	r1, r4
 800752e:	4628      	mov	r0, r5
 8007530:	f000 fefa 	bl	8008328 <_fflush_r>
 8007534:	2800      	cmp	r0, #0
 8007536:	d1ed      	bne.n	8007514 <__swbuf_r+0x2a>
 8007538:	68a3      	ldr	r3, [r4, #8]
 800753a:	3b01      	subs	r3, #1
 800753c:	60a3      	str	r3, [r4, #8]
 800753e:	6823      	ldr	r3, [r4, #0]
 8007540:	1c5a      	adds	r2, r3, #1
 8007542:	6022      	str	r2, [r4, #0]
 8007544:	701e      	strb	r6, [r3, #0]
 8007546:	6962      	ldr	r2, [r4, #20]
 8007548:	1c43      	adds	r3, r0, #1
 800754a:	429a      	cmp	r2, r3
 800754c:	d004      	beq.n	8007558 <__swbuf_r+0x6e>
 800754e:	89a3      	ldrh	r3, [r4, #12]
 8007550:	07db      	lsls	r3, r3, #31
 8007552:	d5e1      	bpl.n	8007518 <__swbuf_r+0x2e>
 8007554:	2e0a      	cmp	r6, #10
 8007556:	d1df      	bne.n	8007518 <__swbuf_r+0x2e>
 8007558:	4621      	mov	r1, r4
 800755a:	4628      	mov	r0, r5
 800755c:	f000 fee4 	bl	8008328 <_fflush_r>
 8007560:	2800      	cmp	r0, #0
 8007562:	d0d9      	beq.n	8007518 <__swbuf_r+0x2e>
 8007564:	e7d6      	b.n	8007514 <__swbuf_r+0x2a>
	...

08007568 <__swsetup_r>:
 8007568:	b538      	push	{r3, r4, r5, lr}
 800756a:	4b29      	ldr	r3, [pc, #164]	@ (8007610 <__swsetup_r+0xa8>)
 800756c:	4605      	mov	r5, r0
 800756e:	6818      	ldr	r0, [r3, #0]
 8007570:	460c      	mov	r4, r1
 8007572:	b118      	cbz	r0, 800757c <__swsetup_r+0x14>
 8007574:	6a03      	ldr	r3, [r0, #32]
 8007576:	b90b      	cbnz	r3, 800757c <__swsetup_r+0x14>
 8007578:	f7ff fe98 	bl	80072ac <__sinit>
 800757c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007580:	0719      	lsls	r1, r3, #28
 8007582:	d422      	bmi.n	80075ca <__swsetup_r+0x62>
 8007584:	06da      	lsls	r2, r3, #27
 8007586:	d407      	bmi.n	8007598 <__swsetup_r+0x30>
 8007588:	2209      	movs	r2, #9
 800758a:	602a      	str	r2, [r5, #0]
 800758c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007590:	81a3      	strh	r3, [r4, #12]
 8007592:	f04f 30ff 	mov.w	r0, #4294967295
 8007596:	e033      	b.n	8007600 <__swsetup_r+0x98>
 8007598:	0758      	lsls	r0, r3, #29
 800759a:	d512      	bpl.n	80075c2 <__swsetup_r+0x5a>
 800759c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800759e:	b141      	cbz	r1, 80075b2 <__swsetup_r+0x4a>
 80075a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80075a4:	4299      	cmp	r1, r3
 80075a6:	d002      	beq.n	80075ae <__swsetup_r+0x46>
 80075a8:	4628      	mov	r0, r5
 80075aa:	f000 f91b 	bl	80077e4 <_free_r>
 80075ae:	2300      	movs	r3, #0
 80075b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80075b2:	89a3      	ldrh	r3, [r4, #12]
 80075b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80075b8:	81a3      	strh	r3, [r4, #12]
 80075ba:	2300      	movs	r3, #0
 80075bc:	6063      	str	r3, [r4, #4]
 80075be:	6923      	ldr	r3, [r4, #16]
 80075c0:	6023      	str	r3, [r4, #0]
 80075c2:	89a3      	ldrh	r3, [r4, #12]
 80075c4:	f043 0308 	orr.w	r3, r3, #8
 80075c8:	81a3      	strh	r3, [r4, #12]
 80075ca:	6923      	ldr	r3, [r4, #16]
 80075cc:	b94b      	cbnz	r3, 80075e2 <__swsetup_r+0x7a>
 80075ce:	89a3      	ldrh	r3, [r4, #12]
 80075d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80075d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075d8:	d003      	beq.n	80075e2 <__swsetup_r+0x7a>
 80075da:	4621      	mov	r1, r4
 80075dc:	4628      	mov	r0, r5
 80075de:	f000 fef1 	bl	80083c4 <__smakebuf_r>
 80075e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075e6:	f013 0201 	ands.w	r2, r3, #1
 80075ea:	d00a      	beq.n	8007602 <__swsetup_r+0x9a>
 80075ec:	2200      	movs	r2, #0
 80075ee:	60a2      	str	r2, [r4, #8]
 80075f0:	6962      	ldr	r2, [r4, #20]
 80075f2:	4252      	negs	r2, r2
 80075f4:	61a2      	str	r2, [r4, #24]
 80075f6:	6922      	ldr	r2, [r4, #16]
 80075f8:	b942      	cbnz	r2, 800760c <__swsetup_r+0xa4>
 80075fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80075fe:	d1c5      	bne.n	800758c <__swsetup_r+0x24>
 8007600:	bd38      	pop	{r3, r4, r5, pc}
 8007602:	0799      	lsls	r1, r3, #30
 8007604:	bf58      	it	pl
 8007606:	6962      	ldrpl	r2, [r4, #20]
 8007608:	60a2      	str	r2, [r4, #8]
 800760a:	e7f4      	b.n	80075f6 <__swsetup_r+0x8e>
 800760c:	2000      	movs	r0, #0
 800760e:	e7f7      	b.n	8007600 <__swsetup_r+0x98>
 8007610:	20000024 	.word	0x20000024

08007614 <memset>:
 8007614:	4402      	add	r2, r0
 8007616:	4603      	mov	r3, r0
 8007618:	4293      	cmp	r3, r2
 800761a:	d100      	bne.n	800761e <memset+0xa>
 800761c:	4770      	bx	lr
 800761e:	f803 1b01 	strb.w	r1, [r3], #1
 8007622:	e7f9      	b.n	8007618 <memset+0x4>

08007624 <_close_r>:
 8007624:	b538      	push	{r3, r4, r5, lr}
 8007626:	4d06      	ldr	r5, [pc, #24]	@ (8007640 <_close_r+0x1c>)
 8007628:	2300      	movs	r3, #0
 800762a:	4604      	mov	r4, r0
 800762c:	4608      	mov	r0, r1
 800762e:	602b      	str	r3, [r5, #0]
 8007630:	f7f9 fd9d 	bl	800116e <_close>
 8007634:	1c43      	adds	r3, r0, #1
 8007636:	d102      	bne.n	800763e <_close_r+0x1a>
 8007638:	682b      	ldr	r3, [r5, #0]
 800763a:	b103      	cbz	r3, 800763e <_close_r+0x1a>
 800763c:	6023      	str	r3, [r4, #0]
 800763e:	bd38      	pop	{r3, r4, r5, pc}
 8007640:	2000cd6c 	.word	0x2000cd6c

08007644 <_reclaim_reent>:
 8007644:	4b2d      	ldr	r3, [pc, #180]	@ (80076fc <_reclaim_reent+0xb8>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4283      	cmp	r3, r0
 800764a:	b570      	push	{r4, r5, r6, lr}
 800764c:	4604      	mov	r4, r0
 800764e:	d053      	beq.n	80076f8 <_reclaim_reent+0xb4>
 8007650:	69c3      	ldr	r3, [r0, #28]
 8007652:	b31b      	cbz	r3, 800769c <_reclaim_reent+0x58>
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	b163      	cbz	r3, 8007672 <_reclaim_reent+0x2e>
 8007658:	2500      	movs	r5, #0
 800765a:	69e3      	ldr	r3, [r4, #28]
 800765c:	68db      	ldr	r3, [r3, #12]
 800765e:	5959      	ldr	r1, [r3, r5]
 8007660:	b9b1      	cbnz	r1, 8007690 <_reclaim_reent+0x4c>
 8007662:	3504      	adds	r5, #4
 8007664:	2d80      	cmp	r5, #128	@ 0x80
 8007666:	d1f8      	bne.n	800765a <_reclaim_reent+0x16>
 8007668:	69e3      	ldr	r3, [r4, #28]
 800766a:	4620      	mov	r0, r4
 800766c:	68d9      	ldr	r1, [r3, #12]
 800766e:	f000 f8b9 	bl	80077e4 <_free_r>
 8007672:	69e3      	ldr	r3, [r4, #28]
 8007674:	6819      	ldr	r1, [r3, #0]
 8007676:	b111      	cbz	r1, 800767e <_reclaim_reent+0x3a>
 8007678:	4620      	mov	r0, r4
 800767a:	f000 f8b3 	bl	80077e4 <_free_r>
 800767e:	69e3      	ldr	r3, [r4, #28]
 8007680:	689d      	ldr	r5, [r3, #8]
 8007682:	b15d      	cbz	r5, 800769c <_reclaim_reent+0x58>
 8007684:	4629      	mov	r1, r5
 8007686:	4620      	mov	r0, r4
 8007688:	682d      	ldr	r5, [r5, #0]
 800768a:	f000 f8ab 	bl	80077e4 <_free_r>
 800768e:	e7f8      	b.n	8007682 <_reclaim_reent+0x3e>
 8007690:	680e      	ldr	r6, [r1, #0]
 8007692:	4620      	mov	r0, r4
 8007694:	f000 f8a6 	bl	80077e4 <_free_r>
 8007698:	4631      	mov	r1, r6
 800769a:	e7e1      	b.n	8007660 <_reclaim_reent+0x1c>
 800769c:	6961      	ldr	r1, [r4, #20]
 800769e:	b111      	cbz	r1, 80076a6 <_reclaim_reent+0x62>
 80076a0:	4620      	mov	r0, r4
 80076a2:	f000 f89f 	bl	80077e4 <_free_r>
 80076a6:	69e1      	ldr	r1, [r4, #28]
 80076a8:	b111      	cbz	r1, 80076b0 <_reclaim_reent+0x6c>
 80076aa:	4620      	mov	r0, r4
 80076ac:	f000 f89a 	bl	80077e4 <_free_r>
 80076b0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80076b2:	b111      	cbz	r1, 80076ba <_reclaim_reent+0x76>
 80076b4:	4620      	mov	r0, r4
 80076b6:	f000 f895 	bl	80077e4 <_free_r>
 80076ba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076bc:	b111      	cbz	r1, 80076c4 <_reclaim_reent+0x80>
 80076be:	4620      	mov	r0, r4
 80076c0:	f000 f890 	bl	80077e4 <_free_r>
 80076c4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80076c6:	b111      	cbz	r1, 80076ce <_reclaim_reent+0x8a>
 80076c8:	4620      	mov	r0, r4
 80076ca:	f000 f88b 	bl	80077e4 <_free_r>
 80076ce:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80076d0:	b111      	cbz	r1, 80076d8 <_reclaim_reent+0x94>
 80076d2:	4620      	mov	r0, r4
 80076d4:	f000 f886 	bl	80077e4 <_free_r>
 80076d8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80076da:	b111      	cbz	r1, 80076e2 <_reclaim_reent+0x9e>
 80076dc:	4620      	mov	r0, r4
 80076de:	f000 f881 	bl	80077e4 <_free_r>
 80076e2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80076e4:	b111      	cbz	r1, 80076ec <_reclaim_reent+0xa8>
 80076e6:	4620      	mov	r0, r4
 80076e8:	f000 f87c 	bl	80077e4 <_free_r>
 80076ec:	6a23      	ldr	r3, [r4, #32]
 80076ee:	b11b      	cbz	r3, 80076f8 <_reclaim_reent+0xb4>
 80076f0:	4620      	mov	r0, r4
 80076f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80076f6:	4718      	bx	r3
 80076f8:	bd70      	pop	{r4, r5, r6, pc}
 80076fa:	bf00      	nop
 80076fc:	20000024 	.word	0x20000024

08007700 <_lseek_r>:
 8007700:	b538      	push	{r3, r4, r5, lr}
 8007702:	4d07      	ldr	r5, [pc, #28]	@ (8007720 <_lseek_r+0x20>)
 8007704:	4604      	mov	r4, r0
 8007706:	4608      	mov	r0, r1
 8007708:	4611      	mov	r1, r2
 800770a:	2200      	movs	r2, #0
 800770c:	602a      	str	r2, [r5, #0]
 800770e:	461a      	mov	r2, r3
 8007710:	f7f9 fd54 	bl	80011bc <_lseek>
 8007714:	1c43      	adds	r3, r0, #1
 8007716:	d102      	bne.n	800771e <_lseek_r+0x1e>
 8007718:	682b      	ldr	r3, [r5, #0]
 800771a:	b103      	cbz	r3, 800771e <_lseek_r+0x1e>
 800771c:	6023      	str	r3, [r4, #0]
 800771e:	bd38      	pop	{r3, r4, r5, pc}
 8007720:	2000cd6c 	.word	0x2000cd6c

08007724 <_read_r>:
 8007724:	b538      	push	{r3, r4, r5, lr}
 8007726:	4d07      	ldr	r5, [pc, #28]	@ (8007744 <_read_r+0x20>)
 8007728:	4604      	mov	r4, r0
 800772a:	4608      	mov	r0, r1
 800772c:	4611      	mov	r1, r2
 800772e:	2200      	movs	r2, #0
 8007730:	602a      	str	r2, [r5, #0]
 8007732:	461a      	mov	r2, r3
 8007734:	f7f9 fce2 	bl	80010fc <_read>
 8007738:	1c43      	adds	r3, r0, #1
 800773a:	d102      	bne.n	8007742 <_read_r+0x1e>
 800773c:	682b      	ldr	r3, [r5, #0]
 800773e:	b103      	cbz	r3, 8007742 <_read_r+0x1e>
 8007740:	6023      	str	r3, [r4, #0]
 8007742:	bd38      	pop	{r3, r4, r5, pc}
 8007744:	2000cd6c 	.word	0x2000cd6c

08007748 <_write_r>:
 8007748:	b538      	push	{r3, r4, r5, lr}
 800774a:	4d07      	ldr	r5, [pc, #28]	@ (8007768 <_write_r+0x20>)
 800774c:	4604      	mov	r4, r0
 800774e:	4608      	mov	r0, r1
 8007750:	4611      	mov	r1, r2
 8007752:	2200      	movs	r2, #0
 8007754:	602a      	str	r2, [r5, #0]
 8007756:	461a      	mov	r2, r3
 8007758:	f7f9 fced 	bl	8001136 <_write>
 800775c:	1c43      	adds	r3, r0, #1
 800775e:	d102      	bne.n	8007766 <_write_r+0x1e>
 8007760:	682b      	ldr	r3, [r5, #0]
 8007762:	b103      	cbz	r3, 8007766 <_write_r+0x1e>
 8007764:	6023      	str	r3, [r4, #0]
 8007766:	bd38      	pop	{r3, r4, r5, pc}
 8007768:	2000cd6c 	.word	0x2000cd6c

0800776c <__errno>:
 800776c:	4b01      	ldr	r3, [pc, #4]	@ (8007774 <__errno+0x8>)
 800776e:	6818      	ldr	r0, [r3, #0]
 8007770:	4770      	bx	lr
 8007772:	bf00      	nop
 8007774:	20000024 	.word	0x20000024

08007778 <__libc_init_array>:
 8007778:	b570      	push	{r4, r5, r6, lr}
 800777a:	4d0d      	ldr	r5, [pc, #52]	@ (80077b0 <__libc_init_array+0x38>)
 800777c:	4c0d      	ldr	r4, [pc, #52]	@ (80077b4 <__libc_init_array+0x3c>)
 800777e:	1b64      	subs	r4, r4, r5
 8007780:	10a4      	asrs	r4, r4, #2
 8007782:	2600      	movs	r6, #0
 8007784:	42a6      	cmp	r6, r4
 8007786:	d109      	bne.n	800779c <__libc_init_array+0x24>
 8007788:	4d0b      	ldr	r5, [pc, #44]	@ (80077b8 <__libc_init_array+0x40>)
 800778a:	4c0c      	ldr	r4, [pc, #48]	@ (80077bc <__libc_init_array+0x44>)
 800778c:	f000 fed8 	bl	8008540 <_init>
 8007790:	1b64      	subs	r4, r4, r5
 8007792:	10a4      	asrs	r4, r4, #2
 8007794:	2600      	movs	r6, #0
 8007796:	42a6      	cmp	r6, r4
 8007798:	d105      	bne.n	80077a6 <__libc_init_array+0x2e>
 800779a:	bd70      	pop	{r4, r5, r6, pc}
 800779c:	f855 3b04 	ldr.w	r3, [r5], #4
 80077a0:	4798      	blx	r3
 80077a2:	3601      	adds	r6, #1
 80077a4:	e7ee      	b.n	8007784 <__libc_init_array+0xc>
 80077a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80077aa:	4798      	blx	r3
 80077ac:	3601      	adds	r6, #1
 80077ae:	e7f2      	b.n	8007796 <__libc_init_array+0x1e>
 80077b0:	0800896c 	.word	0x0800896c
 80077b4:	0800896c 	.word	0x0800896c
 80077b8:	0800896c 	.word	0x0800896c
 80077bc:	08008970 	.word	0x08008970

080077c0 <__retarget_lock_init_recursive>:
 80077c0:	4770      	bx	lr

080077c2 <__retarget_lock_acquire_recursive>:
 80077c2:	4770      	bx	lr

080077c4 <__retarget_lock_release_recursive>:
 80077c4:	4770      	bx	lr

080077c6 <memcpy>:
 80077c6:	440a      	add	r2, r1
 80077c8:	4291      	cmp	r1, r2
 80077ca:	f100 33ff 	add.w	r3, r0, #4294967295
 80077ce:	d100      	bne.n	80077d2 <memcpy+0xc>
 80077d0:	4770      	bx	lr
 80077d2:	b510      	push	{r4, lr}
 80077d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077dc:	4291      	cmp	r1, r2
 80077de:	d1f9      	bne.n	80077d4 <memcpy+0xe>
 80077e0:	bd10      	pop	{r4, pc}
	...

080077e4 <_free_r>:
 80077e4:	b538      	push	{r3, r4, r5, lr}
 80077e6:	4605      	mov	r5, r0
 80077e8:	2900      	cmp	r1, #0
 80077ea:	d041      	beq.n	8007870 <_free_r+0x8c>
 80077ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077f0:	1f0c      	subs	r4, r1, #4
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	bfb8      	it	lt
 80077f6:	18e4      	addlt	r4, r4, r3
 80077f8:	f000 f8e0 	bl	80079bc <__malloc_lock>
 80077fc:	4a1d      	ldr	r2, [pc, #116]	@ (8007874 <_free_r+0x90>)
 80077fe:	6813      	ldr	r3, [r2, #0]
 8007800:	b933      	cbnz	r3, 8007810 <_free_r+0x2c>
 8007802:	6063      	str	r3, [r4, #4]
 8007804:	6014      	str	r4, [r2, #0]
 8007806:	4628      	mov	r0, r5
 8007808:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800780c:	f000 b8dc 	b.w	80079c8 <__malloc_unlock>
 8007810:	42a3      	cmp	r3, r4
 8007812:	d908      	bls.n	8007826 <_free_r+0x42>
 8007814:	6820      	ldr	r0, [r4, #0]
 8007816:	1821      	adds	r1, r4, r0
 8007818:	428b      	cmp	r3, r1
 800781a:	bf01      	itttt	eq
 800781c:	6819      	ldreq	r1, [r3, #0]
 800781e:	685b      	ldreq	r3, [r3, #4]
 8007820:	1809      	addeq	r1, r1, r0
 8007822:	6021      	streq	r1, [r4, #0]
 8007824:	e7ed      	b.n	8007802 <_free_r+0x1e>
 8007826:	461a      	mov	r2, r3
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	b10b      	cbz	r3, 8007830 <_free_r+0x4c>
 800782c:	42a3      	cmp	r3, r4
 800782e:	d9fa      	bls.n	8007826 <_free_r+0x42>
 8007830:	6811      	ldr	r1, [r2, #0]
 8007832:	1850      	adds	r0, r2, r1
 8007834:	42a0      	cmp	r0, r4
 8007836:	d10b      	bne.n	8007850 <_free_r+0x6c>
 8007838:	6820      	ldr	r0, [r4, #0]
 800783a:	4401      	add	r1, r0
 800783c:	1850      	adds	r0, r2, r1
 800783e:	4283      	cmp	r3, r0
 8007840:	6011      	str	r1, [r2, #0]
 8007842:	d1e0      	bne.n	8007806 <_free_r+0x22>
 8007844:	6818      	ldr	r0, [r3, #0]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	6053      	str	r3, [r2, #4]
 800784a:	4408      	add	r0, r1
 800784c:	6010      	str	r0, [r2, #0]
 800784e:	e7da      	b.n	8007806 <_free_r+0x22>
 8007850:	d902      	bls.n	8007858 <_free_r+0x74>
 8007852:	230c      	movs	r3, #12
 8007854:	602b      	str	r3, [r5, #0]
 8007856:	e7d6      	b.n	8007806 <_free_r+0x22>
 8007858:	6820      	ldr	r0, [r4, #0]
 800785a:	1821      	adds	r1, r4, r0
 800785c:	428b      	cmp	r3, r1
 800785e:	bf04      	itt	eq
 8007860:	6819      	ldreq	r1, [r3, #0]
 8007862:	685b      	ldreq	r3, [r3, #4]
 8007864:	6063      	str	r3, [r4, #4]
 8007866:	bf04      	itt	eq
 8007868:	1809      	addeq	r1, r1, r0
 800786a:	6021      	streq	r1, [r4, #0]
 800786c:	6054      	str	r4, [r2, #4]
 800786e:	e7ca      	b.n	8007806 <_free_r+0x22>
 8007870:	bd38      	pop	{r3, r4, r5, pc}
 8007872:	bf00      	nop
 8007874:	2000cd78 	.word	0x2000cd78

08007878 <sbrk_aligned>:
 8007878:	b570      	push	{r4, r5, r6, lr}
 800787a:	4e0f      	ldr	r6, [pc, #60]	@ (80078b8 <sbrk_aligned+0x40>)
 800787c:	460c      	mov	r4, r1
 800787e:	6831      	ldr	r1, [r6, #0]
 8007880:	4605      	mov	r5, r0
 8007882:	b911      	cbnz	r1, 800788a <sbrk_aligned+0x12>
 8007884:	f000 fe16 	bl	80084b4 <_sbrk_r>
 8007888:	6030      	str	r0, [r6, #0]
 800788a:	4621      	mov	r1, r4
 800788c:	4628      	mov	r0, r5
 800788e:	f000 fe11 	bl	80084b4 <_sbrk_r>
 8007892:	1c43      	adds	r3, r0, #1
 8007894:	d103      	bne.n	800789e <sbrk_aligned+0x26>
 8007896:	f04f 34ff 	mov.w	r4, #4294967295
 800789a:	4620      	mov	r0, r4
 800789c:	bd70      	pop	{r4, r5, r6, pc}
 800789e:	1cc4      	adds	r4, r0, #3
 80078a0:	f024 0403 	bic.w	r4, r4, #3
 80078a4:	42a0      	cmp	r0, r4
 80078a6:	d0f8      	beq.n	800789a <sbrk_aligned+0x22>
 80078a8:	1a21      	subs	r1, r4, r0
 80078aa:	4628      	mov	r0, r5
 80078ac:	f000 fe02 	bl	80084b4 <_sbrk_r>
 80078b0:	3001      	adds	r0, #1
 80078b2:	d1f2      	bne.n	800789a <sbrk_aligned+0x22>
 80078b4:	e7ef      	b.n	8007896 <sbrk_aligned+0x1e>
 80078b6:	bf00      	nop
 80078b8:	2000cd74 	.word	0x2000cd74

080078bc <_malloc_r>:
 80078bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078c0:	1ccd      	adds	r5, r1, #3
 80078c2:	f025 0503 	bic.w	r5, r5, #3
 80078c6:	3508      	adds	r5, #8
 80078c8:	2d0c      	cmp	r5, #12
 80078ca:	bf38      	it	cc
 80078cc:	250c      	movcc	r5, #12
 80078ce:	2d00      	cmp	r5, #0
 80078d0:	4606      	mov	r6, r0
 80078d2:	db01      	blt.n	80078d8 <_malloc_r+0x1c>
 80078d4:	42a9      	cmp	r1, r5
 80078d6:	d904      	bls.n	80078e2 <_malloc_r+0x26>
 80078d8:	230c      	movs	r3, #12
 80078da:	6033      	str	r3, [r6, #0]
 80078dc:	2000      	movs	r0, #0
 80078de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80079b8 <_malloc_r+0xfc>
 80078e6:	f000 f869 	bl	80079bc <__malloc_lock>
 80078ea:	f8d8 3000 	ldr.w	r3, [r8]
 80078ee:	461c      	mov	r4, r3
 80078f0:	bb44      	cbnz	r4, 8007944 <_malloc_r+0x88>
 80078f2:	4629      	mov	r1, r5
 80078f4:	4630      	mov	r0, r6
 80078f6:	f7ff ffbf 	bl	8007878 <sbrk_aligned>
 80078fa:	1c43      	adds	r3, r0, #1
 80078fc:	4604      	mov	r4, r0
 80078fe:	d158      	bne.n	80079b2 <_malloc_r+0xf6>
 8007900:	f8d8 4000 	ldr.w	r4, [r8]
 8007904:	4627      	mov	r7, r4
 8007906:	2f00      	cmp	r7, #0
 8007908:	d143      	bne.n	8007992 <_malloc_r+0xd6>
 800790a:	2c00      	cmp	r4, #0
 800790c:	d04b      	beq.n	80079a6 <_malloc_r+0xea>
 800790e:	6823      	ldr	r3, [r4, #0]
 8007910:	4639      	mov	r1, r7
 8007912:	4630      	mov	r0, r6
 8007914:	eb04 0903 	add.w	r9, r4, r3
 8007918:	f000 fdcc 	bl	80084b4 <_sbrk_r>
 800791c:	4581      	cmp	r9, r0
 800791e:	d142      	bne.n	80079a6 <_malloc_r+0xea>
 8007920:	6821      	ldr	r1, [r4, #0]
 8007922:	1a6d      	subs	r5, r5, r1
 8007924:	4629      	mov	r1, r5
 8007926:	4630      	mov	r0, r6
 8007928:	f7ff ffa6 	bl	8007878 <sbrk_aligned>
 800792c:	3001      	adds	r0, #1
 800792e:	d03a      	beq.n	80079a6 <_malloc_r+0xea>
 8007930:	6823      	ldr	r3, [r4, #0]
 8007932:	442b      	add	r3, r5
 8007934:	6023      	str	r3, [r4, #0]
 8007936:	f8d8 3000 	ldr.w	r3, [r8]
 800793a:	685a      	ldr	r2, [r3, #4]
 800793c:	bb62      	cbnz	r2, 8007998 <_malloc_r+0xdc>
 800793e:	f8c8 7000 	str.w	r7, [r8]
 8007942:	e00f      	b.n	8007964 <_malloc_r+0xa8>
 8007944:	6822      	ldr	r2, [r4, #0]
 8007946:	1b52      	subs	r2, r2, r5
 8007948:	d420      	bmi.n	800798c <_malloc_r+0xd0>
 800794a:	2a0b      	cmp	r2, #11
 800794c:	d917      	bls.n	800797e <_malloc_r+0xc2>
 800794e:	1961      	adds	r1, r4, r5
 8007950:	42a3      	cmp	r3, r4
 8007952:	6025      	str	r5, [r4, #0]
 8007954:	bf18      	it	ne
 8007956:	6059      	strne	r1, [r3, #4]
 8007958:	6863      	ldr	r3, [r4, #4]
 800795a:	bf08      	it	eq
 800795c:	f8c8 1000 	streq.w	r1, [r8]
 8007960:	5162      	str	r2, [r4, r5]
 8007962:	604b      	str	r3, [r1, #4]
 8007964:	4630      	mov	r0, r6
 8007966:	f000 f82f 	bl	80079c8 <__malloc_unlock>
 800796a:	f104 000b 	add.w	r0, r4, #11
 800796e:	1d23      	adds	r3, r4, #4
 8007970:	f020 0007 	bic.w	r0, r0, #7
 8007974:	1ac2      	subs	r2, r0, r3
 8007976:	bf1c      	itt	ne
 8007978:	1a1b      	subne	r3, r3, r0
 800797a:	50a3      	strne	r3, [r4, r2]
 800797c:	e7af      	b.n	80078de <_malloc_r+0x22>
 800797e:	6862      	ldr	r2, [r4, #4]
 8007980:	42a3      	cmp	r3, r4
 8007982:	bf0c      	ite	eq
 8007984:	f8c8 2000 	streq.w	r2, [r8]
 8007988:	605a      	strne	r2, [r3, #4]
 800798a:	e7eb      	b.n	8007964 <_malloc_r+0xa8>
 800798c:	4623      	mov	r3, r4
 800798e:	6864      	ldr	r4, [r4, #4]
 8007990:	e7ae      	b.n	80078f0 <_malloc_r+0x34>
 8007992:	463c      	mov	r4, r7
 8007994:	687f      	ldr	r7, [r7, #4]
 8007996:	e7b6      	b.n	8007906 <_malloc_r+0x4a>
 8007998:	461a      	mov	r2, r3
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	42a3      	cmp	r3, r4
 800799e:	d1fb      	bne.n	8007998 <_malloc_r+0xdc>
 80079a0:	2300      	movs	r3, #0
 80079a2:	6053      	str	r3, [r2, #4]
 80079a4:	e7de      	b.n	8007964 <_malloc_r+0xa8>
 80079a6:	230c      	movs	r3, #12
 80079a8:	6033      	str	r3, [r6, #0]
 80079aa:	4630      	mov	r0, r6
 80079ac:	f000 f80c 	bl	80079c8 <__malloc_unlock>
 80079b0:	e794      	b.n	80078dc <_malloc_r+0x20>
 80079b2:	6005      	str	r5, [r0, #0]
 80079b4:	e7d6      	b.n	8007964 <_malloc_r+0xa8>
 80079b6:	bf00      	nop
 80079b8:	2000cd78 	.word	0x2000cd78

080079bc <__malloc_lock>:
 80079bc:	4801      	ldr	r0, [pc, #4]	@ (80079c4 <__malloc_lock+0x8>)
 80079be:	f7ff bf00 	b.w	80077c2 <__retarget_lock_acquire_recursive>
 80079c2:	bf00      	nop
 80079c4:	2000cd70 	.word	0x2000cd70

080079c8 <__malloc_unlock>:
 80079c8:	4801      	ldr	r0, [pc, #4]	@ (80079d0 <__malloc_unlock+0x8>)
 80079ca:	f7ff befb 	b.w	80077c4 <__retarget_lock_release_recursive>
 80079ce:	bf00      	nop
 80079d0:	2000cd70 	.word	0x2000cd70

080079d4 <__ssputs_r>:
 80079d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079d8:	688e      	ldr	r6, [r1, #8]
 80079da:	461f      	mov	r7, r3
 80079dc:	42be      	cmp	r6, r7
 80079de:	680b      	ldr	r3, [r1, #0]
 80079e0:	4682      	mov	sl, r0
 80079e2:	460c      	mov	r4, r1
 80079e4:	4690      	mov	r8, r2
 80079e6:	d82d      	bhi.n	8007a44 <__ssputs_r+0x70>
 80079e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80079ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80079f0:	d026      	beq.n	8007a40 <__ssputs_r+0x6c>
 80079f2:	6965      	ldr	r5, [r4, #20]
 80079f4:	6909      	ldr	r1, [r1, #16]
 80079f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80079fa:	eba3 0901 	sub.w	r9, r3, r1
 80079fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007a02:	1c7b      	adds	r3, r7, #1
 8007a04:	444b      	add	r3, r9
 8007a06:	106d      	asrs	r5, r5, #1
 8007a08:	429d      	cmp	r5, r3
 8007a0a:	bf38      	it	cc
 8007a0c:	461d      	movcc	r5, r3
 8007a0e:	0553      	lsls	r3, r2, #21
 8007a10:	d527      	bpl.n	8007a62 <__ssputs_r+0x8e>
 8007a12:	4629      	mov	r1, r5
 8007a14:	f7ff ff52 	bl	80078bc <_malloc_r>
 8007a18:	4606      	mov	r6, r0
 8007a1a:	b360      	cbz	r0, 8007a76 <__ssputs_r+0xa2>
 8007a1c:	6921      	ldr	r1, [r4, #16]
 8007a1e:	464a      	mov	r2, r9
 8007a20:	f7ff fed1 	bl	80077c6 <memcpy>
 8007a24:	89a3      	ldrh	r3, [r4, #12]
 8007a26:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007a2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a2e:	81a3      	strh	r3, [r4, #12]
 8007a30:	6126      	str	r6, [r4, #16]
 8007a32:	6165      	str	r5, [r4, #20]
 8007a34:	444e      	add	r6, r9
 8007a36:	eba5 0509 	sub.w	r5, r5, r9
 8007a3a:	6026      	str	r6, [r4, #0]
 8007a3c:	60a5      	str	r5, [r4, #8]
 8007a3e:	463e      	mov	r6, r7
 8007a40:	42be      	cmp	r6, r7
 8007a42:	d900      	bls.n	8007a46 <__ssputs_r+0x72>
 8007a44:	463e      	mov	r6, r7
 8007a46:	6820      	ldr	r0, [r4, #0]
 8007a48:	4632      	mov	r2, r6
 8007a4a:	4641      	mov	r1, r8
 8007a4c:	f000 fcf6 	bl	800843c <memmove>
 8007a50:	68a3      	ldr	r3, [r4, #8]
 8007a52:	1b9b      	subs	r3, r3, r6
 8007a54:	60a3      	str	r3, [r4, #8]
 8007a56:	6823      	ldr	r3, [r4, #0]
 8007a58:	4433      	add	r3, r6
 8007a5a:	6023      	str	r3, [r4, #0]
 8007a5c:	2000      	movs	r0, #0
 8007a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a62:	462a      	mov	r2, r5
 8007a64:	f000 fd36 	bl	80084d4 <_realloc_r>
 8007a68:	4606      	mov	r6, r0
 8007a6a:	2800      	cmp	r0, #0
 8007a6c:	d1e0      	bne.n	8007a30 <__ssputs_r+0x5c>
 8007a6e:	6921      	ldr	r1, [r4, #16]
 8007a70:	4650      	mov	r0, sl
 8007a72:	f7ff feb7 	bl	80077e4 <_free_r>
 8007a76:	230c      	movs	r3, #12
 8007a78:	f8ca 3000 	str.w	r3, [sl]
 8007a7c:	89a3      	ldrh	r3, [r4, #12]
 8007a7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a82:	81a3      	strh	r3, [r4, #12]
 8007a84:	f04f 30ff 	mov.w	r0, #4294967295
 8007a88:	e7e9      	b.n	8007a5e <__ssputs_r+0x8a>
	...

08007a8c <_svfiprintf_r>:
 8007a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a90:	4698      	mov	r8, r3
 8007a92:	898b      	ldrh	r3, [r1, #12]
 8007a94:	061b      	lsls	r3, r3, #24
 8007a96:	b09d      	sub	sp, #116	@ 0x74
 8007a98:	4607      	mov	r7, r0
 8007a9a:	460d      	mov	r5, r1
 8007a9c:	4614      	mov	r4, r2
 8007a9e:	d510      	bpl.n	8007ac2 <_svfiprintf_r+0x36>
 8007aa0:	690b      	ldr	r3, [r1, #16]
 8007aa2:	b973      	cbnz	r3, 8007ac2 <_svfiprintf_r+0x36>
 8007aa4:	2140      	movs	r1, #64	@ 0x40
 8007aa6:	f7ff ff09 	bl	80078bc <_malloc_r>
 8007aaa:	6028      	str	r0, [r5, #0]
 8007aac:	6128      	str	r0, [r5, #16]
 8007aae:	b930      	cbnz	r0, 8007abe <_svfiprintf_r+0x32>
 8007ab0:	230c      	movs	r3, #12
 8007ab2:	603b      	str	r3, [r7, #0]
 8007ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ab8:	b01d      	add	sp, #116	@ 0x74
 8007aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007abe:	2340      	movs	r3, #64	@ 0x40
 8007ac0:	616b      	str	r3, [r5, #20]
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ac6:	2320      	movs	r3, #32
 8007ac8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007acc:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ad0:	2330      	movs	r3, #48	@ 0x30
 8007ad2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007c70 <_svfiprintf_r+0x1e4>
 8007ad6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007ada:	f04f 0901 	mov.w	r9, #1
 8007ade:	4623      	mov	r3, r4
 8007ae0:	469a      	mov	sl, r3
 8007ae2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ae6:	b10a      	cbz	r2, 8007aec <_svfiprintf_r+0x60>
 8007ae8:	2a25      	cmp	r2, #37	@ 0x25
 8007aea:	d1f9      	bne.n	8007ae0 <_svfiprintf_r+0x54>
 8007aec:	ebba 0b04 	subs.w	fp, sl, r4
 8007af0:	d00b      	beq.n	8007b0a <_svfiprintf_r+0x7e>
 8007af2:	465b      	mov	r3, fp
 8007af4:	4622      	mov	r2, r4
 8007af6:	4629      	mov	r1, r5
 8007af8:	4638      	mov	r0, r7
 8007afa:	f7ff ff6b 	bl	80079d4 <__ssputs_r>
 8007afe:	3001      	adds	r0, #1
 8007b00:	f000 80a7 	beq.w	8007c52 <_svfiprintf_r+0x1c6>
 8007b04:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b06:	445a      	add	r2, fp
 8007b08:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b0a:	f89a 3000 	ldrb.w	r3, [sl]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	f000 809f 	beq.w	8007c52 <_svfiprintf_r+0x1c6>
 8007b14:	2300      	movs	r3, #0
 8007b16:	f04f 32ff 	mov.w	r2, #4294967295
 8007b1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b1e:	f10a 0a01 	add.w	sl, sl, #1
 8007b22:	9304      	str	r3, [sp, #16]
 8007b24:	9307      	str	r3, [sp, #28]
 8007b26:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007b2a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007b2c:	4654      	mov	r4, sl
 8007b2e:	2205      	movs	r2, #5
 8007b30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b34:	484e      	ldr	r0, [pc, #312]	@ (8007c70 <_svfiprintf_r+0x1e4>)
 8007b36:	f7f8 fb4b 	bl	80001d0 <memchr>
 8007b3a:	9a04      	ldr	r2, [sp, #16]
 8007b3c:	b9d8      	cbnz	r0, 8007b76 <_svfiprintf_r+0xea>
 8007b3e:	06d0      	lsls	r0, r2, #27
 8007b40:	bf44      	itt	mi
 8007b42:	2320      	movmi	r3, #32
 8007b44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b48:	0711      	lsls	r1, r2, #28
 8007b4a:	bf44      	itt	mi
 8007b4c:	232b      	movmi	r3, #43	@ 0x2b
 8007b4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b52:	f89a 3000 	ldrb.w	r3, [sl]
 8007b56:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b58:	d015      	beq.n	8007b86 <_svfiprintf_r+0xfa>
 8007b5a:	9a07      	ldr	r2, [sp, #28]
 8007b5c:	4654      	mov	r4, sl
 8007b5e:	2000      	movs	r0, #0
 8007b60:	f04f 0c0a 	mov.w	ip, #10
 8007b64:	4621      	mov	r1, r4
 8007b66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b6a:	3b30      	subs	r3, #48	@ 0x30
 8007b6c:	2b09      	cmp	r3, #9
 8007b6e:	d94b      	bls.n	8007c08 <_svfiprintf_r+0x17c>
 8007b70:	b1b0      	cbz	r0, 8007ba0 <_svfiprintf_r+0x114>
 8007b72:	9207      	str	r2, [sp, #28]
 8007b74:	e014      	b.n	8007ba0 <_svfiprintf_r+0x114>
 8007b76:	eba0 0308 	sub.w	r3, r0, r8
 8007b7a:	fa09 f303 	lsl.w	r3, r9, r3
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	9304      	str	r3, [sp, #16]
 8007b82:	46a2      	mov	sl, r4
 8007b84:	e7d2      	b.n	8007b2c <_svfiprintf_r+0xa0>
 8007b86:	9b03      	ldr	r3, [sp, #12]
 8007b88:	1d19      	adds	r1, r3, #4
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	9103      	str	r1, [sp, #12]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	bfbb      	ittet	lt
 8007b92:	425b      	neglt	r3, r3
 8007b94:	f042 0202 	orrlt.w	r2, r2, #2
 8007b98:	9307      	strge	r3, [sp, #28]
 8007b9a:	9307      	strlt	r3, [sp, #28]
 8007b9c:	bfb8      	it	lt
 8007b9e:	9204      	strlt	r2, [sp, #16]
 8007ba0:	7823      	ldrb	r3, [r4, #0]
 8007ba2:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ba4:	d10a      	bne.n	8007bbc <_svfiprintf_r+0x130>
 8007ba6:	7863      	ldrb	r3, [r4, #1]
 8007ba8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007baa:	d132      	bne.n	8007c12 <_svfiprintf_r+0x186>
 8007bac:	9b03      	ldr	r3, [sp, #12]
 8007bae:	1d1a      	adds	r2, r3, #4
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	9203      	str	r2, [sp, #12]
 8007bb4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007bb8:	3402      	adds	r4, #2
 8007bba:	9305      	str	r3, [sp, #20]
 8007bbc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007c80 <_svfiprintf_r+0x1f4>
 8007bc0:	7821      	ldrb	r1, [r4, #0]
 8007bc2:	2203      	movs	r2, #3
 8007bc4:	4650      	mov	r0, sl
 8007bc6:	f7f8 fb03 	bl	80001d0 <memchr>
 8007bca:	b138      	cbz	r0, 8007bdc <_svfiprintf_r+0x150>
 8007bcc:	9b04      	ldr	r3, [sp, #16]
 8007bce:	eba0 000a 	sub.w	r0, r0, sl
 8007bd2:	2240      	movs	r2, #64	@ 0x40
 8007bd4:	4082      	lsls	r2, r0
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	3401      	adds	r4, #1
 8007bda:	9304      	str	r3, [sp, #16]
 8007bdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007be0:	4824      	ldr	r0, [pc, #144]	@ (8007c74 <_svfiprintf_r+0x1e8>)
 8007be2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007be6:	2206      	movs	r2, #6
 8007be8:	f7f8 faf2 	bl	80001d0 <memchr>
 8007bec:	2800      	cmp	r0, #0
 8007bee:	d036      	beq.n	8007c5e <_svfiprintf_r+0x1d2>
 8007bf0:	4b21      	ldr	r3, [pc, #132]	@ (8007c78 <_svfiprintf_r+0x1ec>)
 8007bf2:	bb1b      	cbnz	r3, 8007c3c <_svfiprintf_r+0x1b0>
 8007bf4:	9b03      	ldr	r3, [sp, #12]
 8007bf6:	3307      	adds	r3, #7
 8007bf8:	f023 0307 	bic.w	r3, r3, #7
 8007bfc:	3308      	adds	r3, #8
 8007bfe:	9303      	str	r3, [sp, #12]
 8007c00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c02:	4433      	add	r3, r6
 8007c04:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c06:	e76a      	b.n	8007ade <_svfiprintf_r+0x52>
 8007c08:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c0c:	460c      	mov	r4, r1
 8007c0e:	2001      	movs	r0, #1
 8007c10:	e7a8      	b.n	8007b64 <_svfiprintf_r+0xd8>
 8007c12:	2300      	movs	r3, #0
 8007c14:	3401      	adds	r4, #1
 8007c16:	9305      	str	r3, [sp, #20]
 8007c18:	4619      	mov	r1, r3
 8007c1a:	f04f 0c0a 	mov.w	ip, #10
 8007c1e:	4620      	mov	r0, r4
 8007c20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c24:	3a30      	subs	r2, #48	@ 0x30
 8007c26:	2a09      	cmp	r2, #9
 8007c28:	d903      	bls.n	8007c32 <_svfiprintf_r+0x1a6>
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d0c6      	beq.n	8007bbc <_svfiprintf_r+0x130>
 8007c2e:	9105      	str	r1, [sp, #20]
 8007c30:	e7c4      	b.n	8007bbc <_svfiprintf_r+0x130>
 8007c32:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c36:	4604      	mov	r4, r0
 8007c38:	2301      	movs	r3, #1
 8007c3a:	e7f0      	b.n	8007c1e <_svfiprintf_r+0x192>
 8007c3c:	ab03      	add	r3, sp, #12
 8007c3e:	9300      	str	r3, [sp, #0]
 8007c40:	462a      	mov	r2, r5
 8007c42:	4b0e      	ldr	r3, [pc, #56]	@ (8007c7c <_svfiprintf_r+0x1f0>)
 8007c44:	a904      	add	r1, sp, #16
 8007c46:	4638      	mov	r0, r7
 8007c48:	f3af 8000 	nop.w
 8007c4c:	1c42      	adds	r2, r0, #1
 8007c4e:	4606      	mov	r6, r0
 8007c50:	d1d6      	bne.n	8007c00 <_svfiprintf_r+0x174>
 8007c52:	89ab      	ldrh	r3, [r5, #12]
 8007c54:	065b      	lsls	r3, r3, #25
 8007c56:	f53f af2d 	bmi.w	8007ab4 <_svfiprintf_r+0x28>
 8007c5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c5c:	e72c      	b.n	8007ab8 <_svfiprintf_r+0x2c>
 8007c5e:	ab03      	add	r3, sp, #12
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	462a      	mov	r2, r5
 8007c64:	4b05      	ldr	r3, [pc, #20]	@ (8007c7c <_svfiprintf_r+0x1f0>)
 8007c66:	a904      	add	r1, sp, #16
 8007c68:	4638      	mov	r0, r7
 8007c6a:	f000 f9bb 	bl	8007fe4 <_printf_i>
 8007c6e:	e7ed      	b.n	8007c4c <_svfiprintf_r+0x1c0>
 8007c70:	08008931 	.word	0x08008931
 8007c74:	0800893b 	.word	0x0800893b
 8007c78:	00000000 	.word	0x00000000
 8007c7c:	080079d5 	.word	0x080079d5
 8007c80:	08008937 	.word	0x08008937

08007c84 <__sfputc_r>:
 8007c84:	6893      	ldr	r3, [r2, #8]
 8007c86:	3b01      	subs	r3, #1
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	b410      	push	{r4}
 8007c8c:	6093      	str	r3, [r2, #8]
 8007c8e:	da08      	bge.n	8007ca2 <__sfputc_r+0x1e>
 8007c90:	6994      	ldr	r4, [r2, #24]
 8007c92:	42a3      	cmp	r3, r4
 8007c94:	db01      	blt.n	8007c9a <__sfputc_r+0x16>
 8007c96:	290a      	cmp	r1, #10
 8007c98:	d103      	bne.n	8007ca2 <__sfputc_r+0x1e>
 8007c9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c9e:	f7ff bc24 	b.w	80074ea <__swbuf_r>
 8007ca2:	6813      	ldr	r3, [r2, #0]
 8007ca4:	1c58      	adds	r0, r3, #1
 8007ca6:	6010      	str	r0, [r2, #0]
 8007ca8:	7019      	strb	r1, [r3, #0]
 8007caa:	4608      	mov	r0, r1
 8007cac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cb0:	4770      	bx	lr

08007cb2 <__sfputs_r>:
 8007cb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cb4:	4606      	mov	r6, r0
 8007cb6:	460f      	mov	r7, r1
 8007cb8:	4614      	mov	r4, r2
 8007cba:	18d5      	adds	r5, r2, r3
 8007cbc:	42ac      	cmp	r4, r5
 8007cbe:	d101      	bne.n	8007cc4 <__sfputs_r+0x12>
 8007cc0:	2000      	movs	r0, #0
 8007cc2:	e007      	b.n	8007cd4 <__sfputs_r+0x22>
 8007cc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cc8:	463a      	mov	r2, r7
 8007cca:	4630      	mov	r0, r6
 8007ccc:	f7ff ffda 	bl	8007c84 <__sfputc_r>
 8007cd0:	1c43      	adds	r3, r0, #1
 8007cd2:	d1f3      	bne.n	8007cbc <__sfputs_r+0xa>
 8007cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007cd8 <_vfiprintf_r>:
 8007cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cdc:	460d      	mov	r5, r1
 8007cde:	b09d      	sub	sp, #116	@ 0x74
 8007ce0:	4614      	mov	r4, r2
 8007ce2:	4698      	mov	r8, r3
 8007ce4:	4606      	mov	r6, r0
 8007ce6:	b118      	cbz	r0, 8007cf0 <_vfiprintf_r+0x18>
 8007ce8:	6a03      	ldr	r3, [r0, #32]
 8007cea:	b90b      	cbnz	r3, 8007cf0 <_vfiprintf_r+0x18>
 8007cec:	f7ff fade 	bl	80072ac <__sinit>
 8007cf0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007cf2:	07d9      	lsls	r1, r3, #31
 8007cf4:	d405      	bmi.n	8007d02 <_vfiprintf_r+0x2a>
 8007cf6:	89ab      	ldrh	r3, [r5, #12]
 8007cf8:	059a      	lsls	r2, r3, #22
 8007cfa:	d402      	bmi.n	8007d02 <_vfiprintf_r+0x2a>
 8007cfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007cfe:	f7ff fd60 	bl	80077c2 <__retarget_lock_acquire_recursive>
 8007d02:	89ab      	ldrh	r3, [r5, #12]
 8007d04:	071b      	lsls	r3, r3, #28
 8007d06:	d501      	bpl.n	8007d0c <_vfiprintf_r+0x34>
 8007d08:	692b      	ldr	r3, [r5, #16]
 8007d0a:	b99b      	cbnz	r3, 8007d34 <_vfiprintf_r+0x5c>
 8007d0c:	4629      	mov	r1, r5
 8007d0e:	4630      	mov	r0, r6
 8007d10:	f7ff fc2a 	bl	8007568 <__swsetup_r>
 8007d14:	b170      	cbz	r0, 8007d34 <_vfiprintf_r+0x5c>
 8007d16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d18:	07dc      	lsls	r4, r3, #31
 8007d1a:	d504      	bpl.n	8007d26 <_vfiprintf_r+0x4e>
 8007d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d20:	b01d      	add	sp, #116	@ 0x74
 8007d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d26:	89ab      	ldrh	r3, [r5, #12]
 8007d28:	0598      	lsls	r0, r3, #22
 8007d2a:	d4f7      	bmi.n	8007d1c <_vfiprintf_r+0x44>
 8007d2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d2e:	f7ff fd49 	bl	80077c4 <__retarget_lock_release_recursive>
 8007d32:	e7f3      	b.n	8007d1c <_vfiprintf_r+0x44>
 8007d34:	2300      	movs	r3, #0
 8007d36:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d38:	2320      	movs	r3, #32
 8007d3a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007d3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d42:	2330      	movs	r3, #48	@ 0x30
 8007d44:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007ef4 <_vfiprintf_r+0x21c>
 8007d48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007d4c:	f04f 0901 	mov.w	r9, #1
 8007d50:	4623      	mov	r3, r4
 8007d52:	469a      	mov	sl, r3
 8007d54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d58:	b10a      	cbz	r2, 8007d5e <_vfiprintf_r+0x86>
 8007d5a:	2a25      	cmp	r2, #37	@ 0x25
 8007d5c:	d1f9      	bne.n	8007d52 <_vfiprintf_r+0x7a>
 8007d5e:	ebba 0b04 	subs.w	fp, sl, r4
 8007d62:	d00b      	beq.n	8007d7c <_vfiprintf_r+0xa4>
 8007d64:	465b      	mov	r3, fp
 8007d66:	4622      	mov	r2, r4
 8007d68:	4629      	mov	r1, r5
 8007d6a:	4630      	mov	r0, r6
 8007d6c:	f7ff ffa1 	bl	8007cb2 <__sfputs_r>
 8007d70:	3001      	adds	r0, #1
 8007d72:	f000 80a7 	beq.w	8007ec4 <_vfiprintf_r+0x1ec>
 8007d76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d78:	445a      	add	r2, fp
 8007d7a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d7c:	f89a 3000 	ldrb.w	r3, [sl]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	f000 809f 	beq.w	8007ec4 <_vfiprintf_r+0x1ec>
 8007d86:	2300      	movs	r3, #0
 8007d88:	f04f 32ff 	mov.w	r2, #4294967295
 8007d8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d90:	f10a 0a01 	add.w	sl, sl, #1
 8007d94:	9304      	str	r3, [sp, #16]
 8007d96:	9307      	str	r3, [sp, #28]
 8007d98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007d9c:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d9e:	4654      	mov	r4, sl
 8007da0:	2205      	movs	r2, #5
 8007da2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007da6:	4853      	ldr	r0, [pc, #332]	@ (8007ef4 <_vfiprintf_r+0x21c>)
 8007da8:	f7f8 fa12 	bl	80001d0 <memchr>
 8007dac:	9a04      	ldr	r2, [sp, #16]
 8007dae:	b9d8      	cbnz	r0, 8007de8 <_vfiprintf_r+0x110>
 8007db0:	06d1      	lsls	r1, r2, #27
 8007db2:	bf44      	itt	mi
 8007db4:	2320      	movmi	r3, #32
 8007db6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007dba:	0713      	lsls	r3, r2, #28
 8007dbc:	bf44      	itt	mi
 8007dbe:	232b      	movmi	r3, #43	@ 0x2b
 8007dc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007dc4:	f89a 3000 	ldrb.w	r3, [sl]
 8007dc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007dca:	d015      	beq.n	8007df8 <_vfiprintf_r+0x120>
 8007dcc:	9a07      	ldr	r2, [sp, #28]
 8007dce:	4654      	mov	r4, sl
 8007dd0:	2000      	movs	r0, #0
 8007dd2:	f04f 0c0a 	mov.w	ip, #10
 8007dd6:	4621      	mov	r1, r4
 8007dd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ddc:	3b30      	subs	r3, #48	@ 0x30
 8007dde:	2b09      	cmp	r3, #9
 8007de0:	d94b      	bls.n	8007e7a <_vfiprintf_r+0x1a2>
 8007de2:	b1b0      	cbz	r0, 8007e12 <_vfiprintf_r+0x13a>
 8007de4:	9207      	str	r2, [sp, #28]
 8007de6:	e014      	b.n	8007e12 <_vfiprintf_r+0x13a>
 8007de8:	eba0 0308 	sub.w	r3, r0, r8
 8007dec:	fa09 f303 	lsl.w	r3, r9, r3
 8007df0:	4313      	orrs	r3, r2
 8007df2:	9304      	str	r3, [sp, #16]
 8007df4:	46a2      	mov	sl, r4
 8007df6:	e7d2      	b.n	8007d9e <_vfiprintf_r+0xc6>
 8007df8:	9b03      	ldr	r3, [sp, #12]
 8007dfa:	1d19      	adds	r1, r3, #4
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	9103      	str	r1, [sp, #12]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	bfbb      	ittet	lt
 8007e04:	425b      	neglt	r3, r3
 8007e06:	f042 0202 	orrlt.w	r2, r2, #2
 8007e0a:	9307      	strge	r3, [sp, #28]
 8007e0c:	9307      	strlt	r3, [sp, #28]
 8007e0e:	bfb8      	it	lt
 8007e10:	9204      	strlt	r2, [sp, #16]
 8007e12:	7823      	ldrb	r3, [r4, #0]
 8007e14:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e16:	d10a      	bne.n	8007e2e <_vfiprintf_r+0x156>
 8007e18:	7863      	ldrb	r3, [r4, #1]
 8007e1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e1c:	d132      	bne.n	8007e84 <_vfiprintf_r+0x1ac>
 8007e1e:	9b03      	ldr	r3, [sp, #12]
 8007e20:	1d1a      	adds	r2, r3, #4
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	9203      	str	r2, [sp, #12]
 8007e26:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e2a:	3402      	adds	r4, #2
 8007e2c:	9305      	str	r3, [sp, #20]
 8007e2e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007f04 <_vfiprintf_r+0x22c>
 8007e32:	7821      	ldrb	r1, [r4, #0]
 8007e34:	2203      	movs	r2, #3
 8007e36:	4650      	mov	r0, sl
 8007e38:	f7f8 f9ca 	bl	80001d0 <memchr>
 8007e3c:	b138      	cbz	r0, 8007e4e <_vfiprintf_r+0x176>
 8007e3e:	9b04      	ldr	r3, [sp, #16]
 8007e40:	eba0 000a 	sub.w	r0, r0, sl
 8007e44:	2240      	movs	r2, #64	@ 0x40
 8007e46:	4082      	lsls	r2, r0
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	3401      	adds	r4, #1
 8007e4c:	9304      	str	r3, [sp, #16]
 8007e4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e52:	4829      	ldr	r0, [pc, #164]	@ (8007ef8 <_vfiprintf_r+0x220>)
 8007e54:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007e58:	2206      	movs	r2, #6
 8007e5a:	f7f8 f9b9 	bl	80001d0 <memchr>
 8007e5e:	2800      	cmp	r0, #0
 8007e60:	d03f      	beq.n	8007ee2 <_vfiprintf_r+0x20a>
 8007e62:	4b26      	ldr	r3, [pc, #152]	@ (8007efc <_vfiprintf_r+0x224>)
 8007e64:	bb1b      	cbnz	r3, 8007eae <_vfiprintf_r+0x1d6>
 8007e66:	9b03      	ldr	r3, [sp, #12]
 8007e68:	3307      	adds	r3, #7
 8007e6a:	f023 0307 	bic.w	r3, r3, #7
 8007e6e:	3308      	adds	r3, #8
 8007e70:	9303      	str	r3, [sp, #12]
 8007e72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e74:	443b      	add	r3, r7
 8007e76:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e78:	e76a      	b.n	8007d50 <_vfiprintf_r+0x78>
 8007e7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e7e:	460c      	mov	r4, r1
 8007e80:	2001      	movs	r0, #1
 8007e82:	e7a8      	b.n	8007dd6 <_vfiprintf_r+0xfe>
 8007e84:	2300      	movs	r3, #0
 8007e86:	3401      	adds	r4, #1
 8007e88:	9305      	str	r3, [sp, #20]
 8007e8a:	4619      	mov	r1, r3
 8007e8c:	f04f 0c0a 	mov.w	ip, #10
 8007e90:	4620      	mov	r0, r4
 8007e92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e96:	3a30      	subs	r2, #48	@ 0x30
 8007e98:	2a09      	cmp	r2, #9
 8007e9a:	d903      	bls.n	8007ea4 <_vfiprintf_r+0x1cc>
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d0c6      	beq.n	8007e2e <_vfiprintf_r+0x156>
 8007ea0:	9105      	str	r1, [sp, #20]
 8007ea2:	e7c4      	b.n	8007e2e <_vfiprintf_r+0x156>
 8007ea4:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ea8:	4604      	mov	r4, r0
 8007eaa:	2301      	movs	r3, #1
 8007eac:	e7f0      	b.n	8007e90 <_vfiprintf_r+0x1b8>
 8007eae:	ab03      	add	r3, sp, #12
 8007eb0:	9300      	str	r3, [sp, #0]
 8007eb2:	462a      	mov	r2, r5
 8007eb4:	4b12      	ldr	r3, [pc, #72]	@ (8007f00 <_vfiprintf_r+0x228>)
 8007eb6:	a904      	add	r1, sp, #16
 8007eb8:	4630      	mov	r0, r6
 8007eba:	f3af 8000 	nop.w
 8007ebe:	4607      	mov	r7, r0
 8007ec0:	1c78      	adds	r0, r7, #1
 8007ec2:	d1d6      	bne.n	8007e72 <_vfiprintf_r+0x19a>
 8007ec4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ec6:	07d9      	lsls	r1, r3, #31
 8007ec8:	d405      	bmi.n	8007ed6 <_vfiprintf_r+0x1fe>
 8007eca:	89ab      	ldrh	r3, [r5, #12]
 8007ecc:	059a      	lsls	r2, r3, #22
 8007ece:	d402      	bmi.n	8007ed6 <_vfiprintf_r+0x1fe>
 8007ed0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ed2:	f7ff fc77 	bl	80077c4 <__retarget_lock_release_recursive>
 8007ed6:	89ab      	ldrh	r3, [r5, #12]
 8007ed8:	065b      	lsls	r3, r3, #25
 8007eda:	f53f af1f 	bmi.w	8007d1c <_vfiprintf_r+0x44>
 8007ede:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ee0:	e71e      	b.n	8007d20 <_vfiprintf_r+0x48>
 8007ee2:	ab03      	add	r3, sp, #12
 8007ee4:	9300      	str	r3, [sp, #0]
 8007ee6:	462a      	mov	r2, r5
 8007ee8:	4b05      	ldr	r3, [pc, #20]	@ (8007f00 <_vfiprintf_r+0x228>)
 8007eea:	a904      	add	r1, sp, #16
 8007eec:	4630      	mov	r0, r6
 8007eee:	f000 f879 	bl	8007fe4 <_printf_i>
 8007ef2:	e7e4      	b.n	8007ebe <_vfiprintf_r+0x1e6>
 8007ef4:	08008931 	.word	0x08008931
 8007ef8:	0800893b 	.word	0x0800893b
 8007efc:	00000000 	.word	0x00000000
 8007f00:	08007cb3 	.word	0x08007cb3
 8007f04:	08008937 	.word	0x08008937

08007f08 <_printf_common>:
 8007f08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f0c:	4616      	mov	r6, r2
 8007f0e:	4698      	mov	r8, r3
 8007f10:	688a      	ldr	r2, [r1, #8]
 8007f12:	690b      	ldr	r3, [r1, #16]
 8007f14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	bfb8      	it	lt
 8007f1c:	4613      	movlt	r3, r2
 8007f1e:	6033      	str	r3, [r6, #0]
 8007f20:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007f24:	4607      	mov	r7, r0
 8007f26:	460c      	mov	r4, r1
 8007f28:	b10a      	cbz	r2, 8007f2e <_printf_common+0x26>
 8007f2a:	3301      	adds	r3, #1
 8007f2c:	6033      	str	r3, [r6, #0]
 8007f2e:	6823      	ldr	r3, [r4, #0]
 8007f30:	0699      	lsls	r1, r3, #26
 8007f32:	bf42      	ittt	mi
 8007f34:	6833      	ldrmi	r3, [r6, #0]
 8007f36:	3302      	addmi	r3, #2
 8007f38:	6033      	strmi	r3, [r6, #0]
 8007f3a:	6825      	ldr	r5, [r4, #0]
 8007f3c:	f015 0506 	ands.w	r5, r5, #6
 8007f40:	d106      	bne.n	8007f50 <_printf_common+0x48>
 8007f42:	f104 0a19 	add.w	sl, r4, #25
 8007f46:	68e3      	ldr	r3, [r4, #12]
 8007f48:	6832      	ldr	r2, [r6, #0]
 8007f4a:	1a9b      	subs	r3, r3, r2
 8007f4c:	42ab      	cmp	r3, r5
 8007f4e:	dc26      	bgt.n	8007f9e <_printf_common+0x96>
 8007f50:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007f54:	6822      	ldr	r2, [r4, #0]
 8007f56:	3b00      	subs	r3, #0
 8007f58:	bf18      	it	ne
 8007f5a:	2301      	movne	r3, #1
 8007f5c:	0692      	lsls	r2, r2, #26
 8007f5e:	d42b      	bmi.n	8007fb8 <_printf_common+0xb0>
 8007f60:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007f64:	4641      	mov	r1, r8
 8007f66:	4638      	mov	r0, r7
 8007f68:	47c8      	blx	r9
 8007f6a:	3001      	adds	r0, #1
 8007f6c:	d01e      	beq.n	8007fac <_printf_common+0xa4>
 8007f6e:	6823      	ldr	r3, [r4, #0]
 8007f70:	6922      	ldr	r2, [r4, #16]
 8007f72:	f003 0306 	and.w	r3, r3, #6
 8007f76:	2b04      	cmp	r3, #4
 8007f78:	bf02      	ittt	eq
 8007f7a:	68e5      	ldreq	r5, [r4, #12]
 8007f7c:	6833      	ldreq	r3, [r6, #0]
 8007f7e:	1aed      	subeq	r5, r5, r3
 8007f80:	68a3      	ldr	r3, [r4, #8]
 8007f82:	bf0c      	ite	eq
 8007f84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f88:	2500      	movne	r5, #0
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	bfc4      	itt	gt
 8007f8e:	1a9b      	subgt	r3, r3, r2
 8007f90:	18ed      	addgt	r5, r5, r3
 8007f92:	2600      	movs	r6, #0
 8007f94:	341a      	adds	r4, #26
 8007f96:	42b5      	cmp	r5, r6
 8007f98:	d11a      	bne.n	8007fd0 <_printf_common+0xc8>
 8007f9a:	2000      	movs	r0, #0
 8007f9c:	e008      	b.n	8007fb0 <_printf_common+0xa8>
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	4652      	mov	r2, sl
 8007fa2:	4641      	mov	r1, r8
 8007fa4:	4638      	mov	r0, r7
 8007fa6:	47c8      	blx	r9
 8007fa8:	3001      	adds	r0, #1
 8007faa:	d103      	bne.n	8007fb4 <_printf_common+0xac>
 8007fac:	f04f 30ff 	mov.w	r0, #4294967295
 8007fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fb4:	3501      	adds	r5, #1
 8007fb6:	e7c6      	b.n	8007f46 <_printf_common+0x3e>
 8007fb8:	18e1      	adds	r1, r4, r3
 8007fba:	1c5a      	adds	r2, r3, #1
 8007fbc:	2030      	movs	r0, #48	@ 0x30
 8007fbe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007fc2:	4422      	add	r2, r4
 8007fc4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007fc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007fcc:	3302      	adds	r3, #2
 8007fce:	e7c7      	b.n	8007f60 <_printf_common+0x58>
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	4622      	mov	r2, r4
 8007fd4:	4641      	mov	r1, r8
 8007fd6:	4638      	mov	r0, r7
 8007fd8:	47c8      	blx	r9
 8007fda:	3001      	adds	r0, #1
 8007fdc:	d0e6      	beq.n	8007fac <_printf_common+0xa4>
 8007fde:	3601      	adds	r6, #1
 8007fe0:	e7d9      	b.n	8007f96 <_printf_common+0x8e>
	...

08007fe4 <_printf_i>:
 8007fe4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fe8:	7e0f      	ldrb	r7, [r1, #24]
 8007fea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007fec:	2f78      	cmp	r7, #120	@ 0x78
 8007fee:	4691      	mov	r9, r2
 8007ff0:	4680      	mov	r8, r0
 8007ff2:	460c      	mov	r4, r1
 8007ff4:	469a      	mov	sl, r3
 8007ff6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007ffa:	d807      	bhi.n	800800c <_printf_i+0x28>
 8007ffc:	2f62      	cmp	r7, #98	@ 0x62
 8007ffe:	d80a      	bhi.n	8008016 <_printf_i+0x32>
 8008000:	2f00      	cmp	r7, #0
 8008002:	f000 80d1 	beq.w	80081a8 <_printf_i+0x1c4>
 8008006:	2f58      	cmp	r7, #88	@ 0x58
 8008008:	f000 80b8 	beq.w	800817c <_printf_i+0x198>
 800800c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008010:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008014:	e03a      	b.n	800808c <_printf_i+0xa8>
 8008016:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800801a:	2b15      	cmp	r3, #21
 800801c:	d8f6      	bhi.n	800800c <_printf_i+0x28>
 800801e:	a101      	add	r1, pc, #4	@ (adr r1, 8008024 <_printf_i+0x40>)
 8008020:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008024:	0800807d 	.word	0x0800807d
 8008028:	08008091 	.word	0x08008091
 800802c:	0800800d 	.word	0x0800800d
 8008030:	0800800d 	.word	0x0800800d
 8008034:	0800800d 	.word	0x0800800d
 8008038:	0800800d 	.word	0x0800800d
 800803c:	08008091 	.word	0x08008091
 8008040:	0800800d 	.word	0x0800800d
 8008044:	0800800d 	.word	0x0800800d
 8008048:	0800800d 	.word	0x0800800d
 800804c:	0800800d 	.word	0x0800800d
 8008050:	0800818f 	.word	0x0800818f
 8008054:	080080bb 	.word	0x080080bb
 8008058:	08008149 	.word	0x08008149
 800805c:	0800800d 	.word	0x0800800d
 8008060:	0800800d 	.word	0x0800800d
 8008064:	080081b1 	.word	0x080081b1
 8008068:	0800800d 	.word	0x0800800d
 800806c:	080080bb 	.word	0x080080bb
 8008070:	0800800d 	.word	0x0800800d
 8008074:	0800800d 	.word	0x0800800d
 8008078:	08008151 	.word	0x08008151
 800807c:	6833      	ldr	r3, [r6, #0]
 800807e:	1d1a      	adds	r2, r3, #4
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	6032      	str	r2, [r6, #0]
 8008084:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008088:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800808c:	2301      	movs	r3, #1
 800808e:	e09c      	b.n	80081ca <_printf_i+0x1e6>
 8008090:	6833      	ldr	r3, [r6, #0]
 8008092:	6820      	ldr	r0, [r4, #0]
 8008094:	1d19      	adds	r1, r3, #4
 8008096:	6031      	str	r1, [r6, #0]
 8008098:	0606      	lsls	r6, r0, #24
 800809a:	d501      	bpl.n	80080a0 <_printf_i+0xbc>
 800809c:	681d      	ldr	r5, [r3, #0]
 800809e:	e003      	b.n	80080a8 <_printf_i+0xc4>
 80080a0:	0645      	lsls	r5, r0, #25
 80080a2:	d5fb      	bpl.n	800809c <_printf_i+0xb8>
 80080a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80080a8:	2d00      	cmp	r5, #0
 80080aa:	da03      	bge.n	80080b4 <_printf_i+0xd0>
 80080ac:	232d      	movs	r3, #45	@ 0x2d
 80080ae:	426d      	negs	r5, r5
 80080b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080b4:	4858      	ldr	r0, [pc, #352]	@ (8008218 <_printf_i+0x234>)
 80080b6:	230a      	movs	r3, #10
 80080b8:	e011      	b.n	80080de <_printf_i+0xfa>
 80080ba:	6821      	ldr	r1, [r4, #0]
 80080bc:	6833      	ldr	r3, [r6, #0]
 80080be:	0608      	lsls	r0, r1, #24
 80080c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80080c4:	d402      	bmi.n	80080cc <_printf_i+0xe8>
 80080c6:	0649      	lsls	r1, r1, #25
 80080c8:	bf48      	it	mi
 80080ca:	b2ad      	uxthmi	r5, r5
 80080cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80080ce:	4852      	ldr	r0, [pc, #328]	@ (8008218 <_printf_i+0x234>)
 80080d0:	6033      	str	r3, [r6, #0]
 80080d2:	bf14      	ite	ne
 80080d4:	230a      	movne	r3, #10
 80080d6:	2308      	moveq	r3, #8
 80080d8:	2100      	movs	r1, #0
 80080da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80080de:	6866      	ldr	r6, [r4, #4]
 80080e0:	60a6      	str	r6, [r4, #8]
 80080e2:	2e00      	cmp	r6, #0
 80080e4:	db05      	blt.n	80080f2 <_printf_i+0x10e>
 80080e6:	6821      	ldr	r1, [r4, #0]
 80080e8:	432e      	orrs	r6, r5
 80080ea:	f021 0104 	bic.w	r1, r1, #4
 80080ee:	6021      	str	r1, [r4, #0]
 80080f0:	d04b      	beq.n	800818a <_printf_i+0x1a6>
 80080f2:	4616      	mov	r6, r2
 80080f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80080f8:	fb03 5711 	mls	r7, r3, r1, r5
 80080fc:	5dc7      	ldrb	r7, [r0, r7]
 80080fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008102:	462f      	mov	r7, r5
 8008104:	42bb      	cmp	r3, r7
 8008106:	460d      	mov	r5, r1
 8008108:	d9f4      	bls.n	80080f4 <_printf_i+0x110>
 800810a:	2b08      	cmp	r3, #8
 800810c:	d10b      	bne.n	8008126 <_printf_i+0x142>
 800810e:	6823      	ldr	r3, [r4, #0]
 8008110:	07df      	lsls	r7, r3, #31
 8008112:	d508      	bpl.n	8008126 <_printf_i+0x142>
 8008114:	6923      	ldr	r3, [r4, #16]
 8008116:	6861      	ldr	r1, [r4, #4]
 8008118:	4299      	cmp	r1, r3
 800811a:	bfde      	ittt	le
 800811c:	2330      	movle	r3, #48	@ 0x30
 800811e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008122:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008126:	1b92      	subs	r2, r2, r6
 8008128:	6122      	str	r2, [r4, #16]
 800812a:	f8cd a000 	str.w	sl, [sp]
 800812e:	464b      	mov	r3, r9
 8008130:	aa03      	add	r2, sp, #12
 8008132:	4621      	mov	r1, r4
 8008134:	4640      	mov	r0, r8
 8008136:	f7ff fee7 	bl	8007f08 <_printf_common>
 800813a:	3001      	adds	r0, #1
 800813c:	d14a      	bne.n	80081d4 <_printf_i+0x1f0>
 800813e:	f04f 30ff 	mov.w	r0, #4294967295
 8008142:	b004      	add	sp, #16
 8008144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008148:	6823      	ldr	r3, [r4, #0]
 800814a:	f043 0320 	orr.w	r3, r3, #32
 800814e:	6023      	str	r3, [r4, #0]
 8008150:	4832      	ldr	r0, [pc, #200]	@ (800821c <_printf_i+0x238>)
 8008152:	2778      	movs	r7, #120	@ 0x78
 8008154:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008158:	6823      	ldr	r3, [r4, #0]
 800815a:	6831      	ldr	r1, [r6, #0]
 800815c:	061f      	lsls	r7, r3, #24
 800815e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008162:	d402      	bmi.n	800816a <_printf_i+0x186>
 8008164:	065f      	lsls	r7, r3, #25
 8008166:	bf48      	it	mi
 8008168:	b2ad      	uxthmi	r5, r5
 800816a:	6031      	str	r1, [r6, #0]
 800816c:	07d9      	lsls	r1, r3, #31
 800816e:	bf44      	itt	mi
 8008170:	f043 0320 	orrmi.w	r3, r3, #32
 8008174:	6023      	strmi	r3, [r4, #0]
 8008176:	b11d      	cbz	r5, 8008180 <_printf_i+0x19c>
 8008178:	2310      	movs	r3, #16
 800817a:	e7ad      	b.n	80080d8 <_printf_i+0xf4>
 800817c:	4826      	ldr	r0, [pc, #152]	@ (8008218 <_printf_i+0x234>)
 800817e:	e7e9      	b.n	8008154 <_printf_i+0x170>
 8008180:	6823      	ldr	r3, [r4, #0]
 8008182:	f023 0320 	bic.w	r3, r3, #32
 8008186:	6023      	str	r3, [r4, #0]
 8008188:	e7f6      	b.n	8008178 <_printf_i+0x194>
 800818a:	4616      	mov	r6, r2
 800818c:	e7bd      	b.n	800810a <_printf_i+0x126>
 800818e:	6833      	ldr	r3, [r6, #0]
 8008190:	6825      	ldr	r5, [r4, #0]
 8008192:	6961      	ldr	r1, [r4, #20]
 8008194:	1d18      	adds	r0, r3, #4
 8008196:	6030      	str	r0, [r6, #0]
 8008198:	062e      	lsls	r6, r5, #24
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	d501      	bpl.n	80081a2 <_printf_i+0x1be>
 800819e:	6019      	str	r1, [r3, #0]
 80081a0:	e002      	b.n	80081a8 <_printf_i+0x1c4>
 80081a2:	0668      	lsls	r0, r5, #25
 80081a4:	d5fb      	bpl.n	800819e <_printf_i+0x1ba>
 80081a6:	8019      	strh	r1, [r3, #0]
 80081a8:	2300      	movs	r3, #0
 80081aa:	6123      	str	r3, [r4, #16]
 80081ac:	4616      	mov	r6, r2
 80081ae:	e7bc      	b.n	800812a <_printf_i+0x146>
 80081b0:	6833      	ldr	r3, [r6, #0]
 80081b2:	1d1a      	adds	r2, r3, #4
 80081b4:	6032      	str	r2, [r6, #0]
 80081b6:	681e      	ldr	r6, [r3, #0]
 80081b8:	6862      	ldr	r2, [r4, #4]
 80081ba:	2100      	movs	r1, #0
 80081bc:	4630      	mov	r0, r6
 80081be:	f7f8 f807 	bl	80001d0 <memchr>
 80081c2:	b108      	cbz	r0, 80081c8 <_printf_i+0x1e4>
 80081c4:	1b80      	subs	r0, r0, r6
 80081c6:	6060      	str	r0, [r4, #4]
 80081c8:	6863      	ldr	r3, [r4, #4]
 80081ca:	6123      	str	r3, [r4, #16]
 80081cc:	2300      	movs	r3, #0
 80081ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081d2:	e7aa      	b.n	800812a <_printf_i+0x146>
 80081d4:	6923      	ldr	r3, [r4, #16]
 80081d6:	4632      	mov	r2, r6
 80081d8:	4649      	mov	r1, r9
 80081da:	4640      	mov	r0, r8
 80081dc:	47d0      	blx	sl
 80081de:	3001      	adds	r0, #1
 80081e0:	d0ad      	beq.n	800813e <_printf_i+0x15a>
 80081e2:	6823      	ldr	r3, [r4, #0]
 80081e4:	079b      	lsls	r3, r3, #30
 80081e6:	d413      	bmi.n	8008210 <_printf_i+0x22c>
 80081e8:	68e0      	ldr	r0, [r4, #12]
 80081ea:	9b03      	ldr	r3, [sp, #12]
 80081ec:	4298      	cmp	r0, r3
 80081ee:	bfb8      	it	lt
 80081f0:	4618      	movlt	r0, r3
 80081f2:	e7a6      	b.n	8008142 <_printf_i+0x15e>
 80081f4:	2301      	movs	r3, #1
 80081f6:	4632      	mov	r2, r6
 80081f8:	4649      	mov	r1, r9
 80081fa:	4640      	mov	r0, r8
 80081fc:	47d0      	blx	sl
 80081fe:	3001      	adds	r0, #1
 8008200:	d09d      	beq.n	800813e <_printf_i+0x15a>
 8008202:	3501      	adds	r5, #1
 8008204:	68e3      	ldr	r3, [r4, #12]
 8008206:	9903      	ldr	r1, [sp, #12]
 8008208:	1a5b      	subs	r3, r3, r1
 800820a:	42ab      	cmp	r3, r5
 800820c:	dcf2      	bgt.n	80081f4 <_printf_i+0x210>
 800820e:	e7eb      	b.n	80081e8 <_printf_i+0x204>
 8008210:	2500      	movs	r5, #0
 8008212:	f104 0619 	add.w	r6, r4, #25
 8008216:	e7f5      	b.n	8008204 <_printf_i+0x220>
 8008218:	08008942 	.word	0x08008942
 800821c:	08008953 	.word	0x08008953

08008220 <__sflush_r>:
 8008220:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008228:	0716      	lsls	r6, r2, #28
 800822a:	4605      	mov	r5, r0
 800822c:	460c      	mov	r4, r1
 800822e:	d454      	bmi.n	80082da <__sflush_r+0xba>
 8008230:	684b      	ldr	r3, [r1, #4]
 8008232:	2b00      	cmp	r3, #0
 8008234:	dc02      	bgt.n	800823c <__sflush_r+0x1c>
 8008236:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008238:	2b00      	cmp	r3, #0
 800823a:	dd48      	ble.n	80082ce <__sflush_r+0xae>
 800823c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800823e:	2e00      	cmp	r6, #0
 8008240:	d045      	beq.n	80082ce <__sflush_r+0xae>
 8008242:	2300      	movs	r3, #0
 8008244:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008248:	682f      	ldr	r7, [r5, #0]
 800824a:	6a21      	ldr	r1, [r4, #32]
 800824c:	602b      	str	r3, [r5, #0]
 800824e:	d030      	beq.n	80082b2 <__sflush_r+0x92>
 8008250:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008252:	89a3      	ldrh	r3, [r4, #12]
 8008254:	0759      	lsls	r1, r3, #29
 8008256:	d505      	bpl.n	8008264 <__sflush_r+0x44>
 8008258:	6863      	ldr	r3, [r4, #4]
 800825a:	1ad2      	subs	r2, r2, r3
 800825c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800825e:	b10b      	cbz	r3, 8008264 <__sflush_r+0x44>
 8008260:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008262:	1ad2      	subs	r2, r2, r3
 8008264:	2300      	movs	r3, #0
 8008266:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008268:	6a21      	ldr	r1, [r4, #32]
 800826a:	4628      	mov	r0, r5
 800826c:	47b0      	blx	r6
 800826e:	1c43      	adds	r3, r0, #1
 8008270:	89a3      	ldrh	r3, [r4, #12]
 8008272:	d106      	bne.n	8008282 <__sflush_r+0x62>
 8008274:	6829      	ldr	r1, [r5, #0]
 8008276:	291d      	cmp	r1, #29
 8008278:	d82b      	bhi.n	80082d2 <__sflush_r+0xb2>
 800827a:	4a2a      	ldr	r2, [pc, #168]	@ (8008324 <__sflush_r+0x104>)
 800827c:	40ca      	lsrs	r2, r1
 800827e:	07d6      	lsls	r6, r2, #31
 8008280:	d527      	bpl.n	80082d2 <__sflush_r+0xb2>
 8008282:	2200      	movs	r2, #0
 8008284:	6062      	str	r2, [r4, #4]
 8008286:	04d9      	lsls	r1, r3, #19
 8008288:	6922      	ldr	r2, [r4, #16]
 800828a:	6022      	str	r2, [r4, #0]
 800828c:	d504      	bpl.n	8008298 <__sflush_r+0x78>
 800828e:	1c42      	adds	r2, r0, #1
 8008290:	d101      	bne.n	8008296 <__sflush_r+0x76>
 8008292:	682b      	ldr	r3, [r5, #0]
 8008294:	b903      	cbnz	r3, 8008298 <__sflush_r+0x78>
 8008296:	6560      	str	r0, [r4, #84]	@ 0x54
 8008298:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800829a:	602f      	str	r7, [r5, #0]
 800829c:	b1b9      	cbz	r1, 80082ce <__sflush_r+0xae>
 800829e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082a2:	4299      	cmp	r1, r3
 80082a4:	d002      	beq.n	80082ac <__sflush_r+0x8c>
 80082a6:	4628      	mov	r0, r5
 80082a8:	f7ff fa9c 	bl	80077e4 <_free_r>
 80082ac:	2300      	movs	r3, #0
 80082ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80082b0:	e00d      	b.n	80082ce <__sflush_r+0xae>
 80082b2:	2301      	movs	r3, #1
 80082b4:	4628      	mov	r0, r5
 80082b6:	47b0      	blx	r6
 80082b8:	4602      	mov	r2, r0
 80082ba:	1c50      	adds	r0, r2, #1
 80082bc:	d1c9      	bne.n	8008252 <__sflush_r+0x32>
 80082be:	682b      	ldr	r3, [r5, #0]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d0c6      	beq.n	8008252 <__sflush_r+0x32>
 80082c4:	2b1d      	cmp	r3, #29
 80082c6:	d001      	beq.n	80082cc <__sflush_r+0xac>
 80082c8:	2b16      	cmp	r3, #22
 80082ca:	d11e      	bne.n	800830a <__sflush_r+0xea>
 80082cc:	602f      	str	r7, [r5, #0]
 80082ce:	2000      	movs	r0, #0
 80082d0:	e022      	b.n	8008318 <__sflush_r+0xf8>
 80082d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082d6:	b21b      	sxth	r3, r3
 80082d8:	e01b      	b.n	8008312 <__sflush_r+0xf2>
 80082da:	690f      	ldr	r7, [r1, #16]
 80082dc:	2f00      	cmp	r7, #0
 80082de:	d0f6      	beq.n	80082ce <__sflush_r+0xae>
 80082e0:	0793      	lsls	r3, r2, #30
 80082e2:	680e      	ldr	r6, [r1, #0]
 80082e4:	bf08      	it	eq
 80082e6:	694b      	ldreq	r3, [r1, #20]
 80082e8:	600f      	str	r7, [r1, #0]
 80082ea:	bf18      	it	ne
 80082ec:	2300      	movne	r3, #0
 80082ee:	eba6 0807 	sub.w	r8, r6, r7
 80082f2:	608b      	str	r3, [r1, #8]
 80082f4:	f1b8 0f00 	cmp.w	r8, #0
 80082f8:	dde9      	ble.n	80082ce <__sflush_r+0xae>
 80082fa:	6a21      	ldr	r1, [r4, #32]
 80082fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80082fe:	4643      	mov	r3, r8
 8008300:	463a      	mov	r2, r7
 8008302:	4628      	mov	r0, r5
 8008304:	47b0      	blx	r6
 8008306:	2800      	cmp	r0, #0
 8008308:	dc08      	bgt.n	800831c <__sflush_r+0xfc>
 800830a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800830e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008312:	81a3      	strh	r3, [r4, #12]
 8008314:	f04f 30ff 	mov.w	r0, #4294967295
 8008318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800831c:	4407      	add	r7, r0
 800831e:	eba8 0800 	sub.w	r8, r8, r0
 8008322:	e7e7      	b.n	80082f4 <__sflush_r+0xd4>
 8008324:	20400001 	.word	0x20400001

08008328 <_fflush_r>:
 8008328:	b538      	push	{r3, r4, r5, lr}
 800832a:	690b      	ldr	r3, [r1, #16]
 800832c:	4605      	mov	r5, r0
 800832e:	460c      	mov	r4, r1
 8008330:	b913      	cbnz	r3, 8008338 <_fflush_r+0x10>
 8008332:	2500      	movs	r5, #0
 8008334:	4628      	mov	r0, r5
 8008336:	bd38      	pop	{r3, r4, r5, pc}
 8008338:	b118      	cbz	r0, 8008342 <_fflush_r+0x1a>
 800833a:	6a03      	ldr	r3, [r0, #32]
 800833c:	b90b      	cbnz	r3, 8008342 <_fflush_r+0x1a>
 800833e:	f7fe ffb5 	bl	80072ac <__sinit>
 8008342:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d0f3      	beq.n	8008332 <_fflush_r+0xa>
 800834a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800834c:	07d0      	lsls	r0, r2, #31
 800834e:	d404      	bmi.n	800835a <_fflush_r+0x32>
 8008350:	0599      	lsls	r1, r3, #22
 8008352:	d402      	bmi.n	800835a <_fflush_r+0x32>
 8008354:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008356:	f7ff fa34 	bl	80077c2 <__retarget_lock_acquire_recursive>
 800835a:	4628      	mov	r0, r5
 800835c:	4621      	mov	r1, r4
 800835e:	f7ff ff5f 	bl	8008220 <__sflush_r>
 8008362:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008364:	07da      	lsls	r2, r3, #31
 8008366:	4605      	mov	r5, r0
 8008368:	d4e4      	bmi.n	8008334 <_fflush_r+0xc>
 800836a:	89a3      	ldrh	r3, [r4, #12]
 800836c:	059b      	lsls	r3, r3, #22
 800836e:	d4e1      	bmi.n	8008334 <_fflush_r+0xc>
 8008370:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008372:	f7ff fa27 	bl	80077c4 <__retarget_lock_release_recursive>
 8008376:	e7dd      	b.n	8008334 <_fflush_r+0xc>

08008378 <__swhatbuf_r>:
 8008378:	b570      	push	{r4, r5, r6, lr}
 800837a:	460c      	mov	r4, r1
 800837c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008380:	2900      	cmp	r1, #0
 8008382:	b096      	sub	sp, #88	@ 0x58
 8008384:	4615      	mov	r5, r2
 8008386:	461e      	mov	r6, r3
 8008388:	da0d      	bge.n	80083a6 <__swhatbuf_r+0x2e>
 800838a:	89a3      	ldrh	r3, [r4, #12]
 800838c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008390:	f04f 0100 	mov.w	r1, #0
 8008394:	bf14      	ite	ne
 8008396:	2340      	movne	r3, #64	@ 0x40
 8008398:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800839c:	2000      	movs	r0, #0
 800839e:	6031      	str	r1, [r6, #0]
 80083a0:	602b      	str	r3, [r5, #0]
 80083a2:	b016      	add	sp, #88	@ 0x58
 80083a4:	bd70      	pop	{r4, r5, r6, pc}
 80083a6:	466a      	mov	r2, sp
 80083a8:	f000 f862 	bl	8008470 <_fstat_r>
 80083ac:	2800      	cmp	r0, #0
 80083ae:	dbec      	blt.n	800838a <__swhatbuf_r+0x12>
 80083b0:	9901      	ldr	r1, [sp, #4]
 80083b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80083b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80083ba:	4259      	negs	r1, r3
 80083bc:	4159      	adcs	r1, r3
 80083be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80083c2:	e7eb      	b.n	800839c <__swhatbuf_r+0x24>

080083c4 <__smakebuf_r>:
 80083c4:	898b      	ldrh	r3, [r1, #12]
 80083c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083c8:	079d      	lsls	r5, r3, #30
 80083ca:	4606      	mov	r6, r0
 80083cc:	460c      	mov	r4, r1
 80083ce:	d507      	bpl.n	80083e0 <__smakebuf_r+0x1c>
 80083d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80083d4:	6023      	str	r3, [r4, #0]
 80083d6:	6123      	str	r3, [r4, #16]
 80083d8:	2301      	movs	r3, #1
 80083da:	6163      	str	r3, [r4, #20]
 80083dc:	b003      	add	sp, #12
 80083de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083e0:	ab01      	add	r3, sp, #4
 80083e2:	466a      	mov	r2, sp
 80083e4:	f7ff ffc8 	bl	8008378 <__swhatbuf_r>
 80083e8:	9f00      	ldr	r7, [sp, #0]
 80083ea:	4605      	mov	r5, r0
 80083ec:	4639      	mov	r1, r7
 80083ee:	4630      	mov	r0, r6
 80083f0:	f7ff fa64 	bl	80078bc <_malloc_r>
 80083f4:	b948      	cbnz	r0, 800840a <__smakebuf_r+0x46>
 80083f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083fa:	059a      	lsls	r2, r3, #22
 80083fc:	d4ee      	bmi.n	80083dc <__smakebuf_r+0x18>
 80083fe:	f023 0303 	bic.w	r3, r3, #3
 8008402:	f043 0302 	orr.w	r3, r3, #2
 8008406:	81a3      	strh	r3, [r4, #12]
 8008408:	e7e2      	b.n	80083d0 <__smakebuf_r+0xc>
 800840a:	89a3      	ldrh	r3, [r4, #12]
 800840c:	6020      	str	r0, [r4, #0]
 800840e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008412:	81a3      	strh	r3, [r4, #12]
 8008414:	9b01      	ldr	r3, [sp, #4]
 8008416:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800841a:	b15b      	cbz	r3, 8008434 <__smakebuf_r+0x70>
 800841c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008420:	4630      	mov	r0, r6
 8008422:	f000 f837 	bl	8008494 <_isatty_r>
 8008426:	b128      	cbz	r0, 8008434 <__smakebuf_r+0x70>
 8008428:	89a3      	ldrh	r3, [r4, #12]
 800842a:	f023 0303 	bic.w	r3, r3, #3
 800842e:	f043 0301 	orr.w	r3, r3, #1
 8008432:	81a3      	strh	r3, [r4, #12]
 8008434:	89a3      	ldrh	r3, [r4, #12]
 8008436:	431d      	orrs	r5, r3
 8008438:	81a5      	strh	r5, [r4, #12]
 800843a:	e7cf      	b.n	80083dc <__smakebuf_r+0x18>

0800843c <memmove>:
 800843c:	4288      	cmp	r0, r1
 800843e:	b510      	push	{r4, lr}
 8008440:	eb01 0402 	add.w	r4, r1, r2
 8008444:	d902      	bls.n	800844c <memmove+0x10>
 8008446:	4284      	cmp	r4, r0
 8008448:	4623      	mov	r3, r4
 800844a:	d807      	bhi.n	800845c <memmove+0x20>
 800844c:	1e43      	subs	r3, r0, #1
 800844e:	42a1      	cmp	r1, r4
 8008450:	d008      	beq.n	8008464 <memmove+0x28>
 8008452:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008456:	f803 2f01 	strb.w	r2, [r3, #1]!
 800845a:	e7f8      	b.n	800844e <memmove+0x12>
 800845c:	4402      	add	r2, r0
 800845e:	4601      	mov	r1, r0
 8008460:	428a      	cmp	r2, r1
 8008462:	d100      	bne.n	8008466 <memmove+0x2a>
 8008464:	bd10      	pop	{r4, pc}
 8008466:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800846a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800846e:	e7f7      	b.n	8008460 <memmove+0x24>

08008470 <_fstat_r>:
 8008470:	b538      	push	{r3, r4, r5, lr}
 8008472:	4d07      	ldr	r5, [pc, #28]	@ (8008490 <_fstat_r+0x20>)
 8008474:	2300      	movs	r3, #0
 8008476:	4604      	mov	r4, r0
 8008478:	4608      	mov	r0, r1
 800847a:	4611      	mov	r1, r2
 800847c:	602b      	str	r3, [r5, #0]
 800847e:	f7f8 fe82 	bl	8001186 <_fstat>
 8008482:	1c43      	adds	r3, r0, #1
 8008484:	d102      	bne.n	800848c <_fstat_r+0x1c>
 8008486:	682b      	ldr	r3, [r5, #0]
 8008488:	b103      	cbz	r3, 800848c <_fstat_r+0x1c>
 800848a:	6023      	str	r3, [r4, #0]
 800848c:	bd38      	pop	{r3, r4, r5, pc}
 800848e:	bf00      	nop
 8008490:	2000cd6c 	.word	0x2000cd6c

08008494 <_isatty_r>:
 8008494:	b538      	push	{r3, r4, r5, lr}
 8008496:	4d06      	ldr	r5, [pc, #24]	@ (80084b0 <_isatty_r+0x1c>)
 8008498:	2300      	movs	r3, #0
 800849a:	4604      	mov	r4, r0
 800849c:	4608      	mov	r0, r1
 800849e:	602b      	str	r3, [r5, #0]
 80084a0:	f7f8 fe81 	bl	80011a6 <_isatty>
 80084a4:	1c43      	adds	r3, r0, #1
 80084a6:	d102      	bne.n	80084ae <_isatty_r+0x1a>
 80084a8:	682b      	ldr	r3, [r5, #0]
 80084aa:	b103      	cbz	r3, 80084ae <_isatty_r+0x1a>
 80084ac:	6023      	str	r3, [r4, #0]
 80084ae:	bd38      	pop	{r3, r4, r5, pc}
 80084b0:	2000cd6c 	.word	0x2000cd6c

080084b4 <_sbrk_r>:
 80084b4:	b538      	push	{r3, r4, r5, lr}
 80084b6:	4d06      	ldr	r5, [pc, #24]	@ (80084d0 <_sbrk_r+0x1c>)
 80084b8:	2300      	movs	r3, #0
 80084ba:	4604      	mov	r4, r0
 80084bc:	4608      	mov	r0, r1
 80084be:	602b      	str	r3, [r5, #0]
 80084c0:	f7f8 fe8a 	bl	80011d8 <_sbrk>
 80084c4:	1c43      	adds	r3, r0, #1
 80084c6:	d102      	bne.n	80084ce <_sbrk_r+0x1a>
 80084c8:	682b      	ldr	r3, [r5, #0]
 80084ca:	b103      	cbz	r3, 80084ce <_sbrk_r+0x1a>
 80084cc:	6023      	str	r3, [r4, #0]
 80084ce:	bd38      	pop	{r3, r4, r5, pc}
 80084d0:	2000cd6c 	.word	0x2000cd6c

080084d4 <_realloc_r>:
 80084d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084d8:	4607      	mov	r7, r0
 80084da:	4614      	mov	r4, r2
 80084dc:	460d      	mov	r5, r1
 80084de:	b921      	cbnz	r1, 80084ea <_realloc_r+0x16>
 80084e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084e4:	4611      	mov	r1, r2
 80084e6:	f7ff b9e9 	b.w	80078bc <_malloc_r>
 80084ea:	b92a      	cbnz	r2, 80084f8 <_realloc_r+0x24>
 80084ec:	f7ff f97a 	bl	80077e4 <_free_r>
 80084f0:	4625      	mov	r5, r4
 80084f2:	4628      	mov	r0, r5
 80084f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084f8:	f000 f81a 	bl	8008530 <_malloc_usable_size_r>
 80084fc:	4284      	cmp	r4, r0
 80084fe:	4606      	mov	r6, r0
 8008500:	d802      	bhi.n	8008508 <_realloc_r+0x34>
 8008502:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008506:	d8f4      	bhi.n	80084f2 <_realloc_r+0x1e>
 8008508:	4621      	mov	r1, r4
 800850a:	4638      	mov	r0, r7
 800850c:	f7ff f9d6 	bl	80078bc <_malloc_r>
 8008510:	4680      	mov	r8, r0
 8008512:	b908      	cbnz	r0, 8008518 <_realloc_r+0x44>
 8008514:	4645      	mov	r5, r8
 8008516:	e7ec      	b.n	80084f2 <_realloc_r+0x1e>
 8008518:	42b4      	cmp	r4, r6
 800851a:	4622      	mov	r2, r4
 800851c:	4629      	mov	r1, r5
 800851e:	bf28      	it	cs
 8008520:	4632      	movcs	r2, r6
 8008522:	f7ff f950 	bl	80077c6 <memcpy>
 8008526:	4629      	mov	r1, r5
 8008528:	4638      	mov	r0, r7
 800852a:	f7ff f95b 	bl	80077e4 <_free_r>
 800852e:	e7f1      	b.n	8008514 <_realloc_r+0x40>

08008530 <_malloc_usable_size_r>:
 8008530:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008534:	1f18      	subs	r0, r3, #4
 8008536:	2b00      	cmp	r3, #0
 8008538:	bfbc      	itt	lt
 800853a:	580b      	ldrlt	r3, [r1, r0]
 800853c:	18c0      	addlt	r0, r0, r3
 800853e:	4770      	bx	lr

08008540 <_init>:
 8008540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008542:	bf00      	nop
 8008544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008546:	bc08      	pop	{r3}
 8008548:	469e      	mov	lr, r3
 800854a:	4770      	bx	lr

0800854c <_fini>:
 800854c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800854e:	bf00      	nop
 8008550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008552:	bc08      	pop	{r3}
 8008554:	469e      	mov	lr, r3
 8008556:	4770      	bx	lr
