{"Source Block": ["oh/elink/hdl/erx_io.v@108:118@HdlIdDef", "   //# Deserializer instantiations\n   //#############################\n\n   wire [63:0]   rx_data_des;\n   wire [7:0]    rx_frame_des;\n   wire          rx_lclk_sn = ~rx_lclk_s;//TODO: Not important, only for MEMORY_QDR mode?\n   \n   genvar        i;\n   generate for(i=0; i<8; i=i+1)\n     begin : gen_serdes\n        ISERDESE2 \n"], "Clone Blocks": [["oh/elink/hdl/erx_io.v@110:120", "\n   wire [63:0]   rx_data_des;\n   wire [7:0]    rx_frame_des;\n   wire          rx_lclk_sn = ~rx_lclk_s;//TODO: Not important, only for MEMORY_QDR mode?\n   \n   genvar        i;\n   generate for(i=0; i<8; i=i+1)\n     begin : gen_serdes\n        ISERDESE2 \n          #(\n            .DATA_RATE(\"DDR\"),  // DDR, SDR\n"], ["oh/elink/hdl/erx_io.v@107:117", "   //#############################\n   //# Deserializer instantiations\n   //#############################\n\n   wire [63:0]   rx_data_des;\n   wire [7:0]    rx_frame_des;\n   wire          rx_lclk_sn = ~rx_lclk_s;//TODO: Not important, only for MEMORY_QDR mode?\n   \n   genvar        i;\n   generate for(i=0; i<8; i=i+1)\n     begin : gen_serdes\n"], ["oh/elink/hdl/erx_io.v@106:116", "\n   //#############################\n   //# Deserializer instantiations\n   //#############################\n\n   wire [63:0]   rx_data_des;\n   wire [7:0]    rx_frame_des;\n   wire          rx_lclk_sn = ~rx_lclk_s;//TODO: Not important, only for MEMORY_QDR mode?\n   \n   genvar        i;\n   generate for(i=0; i<8; i=i+1)\n"]], "Diff Content": {"Delete": [[113, "   wire          rx_lclk_sn = ~rx_lclk_s;//TODO: Not important, only for MEMORY_QDR mode?\n"]], "Add": []}}