5 15 fd81 2 *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (logic1.vcd) 2 -o (logic1.cdd) 2 -v (logic1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 logic1.v 1 19 1 
2 1 3 3 190019 1 0 1004 0 0 32 48 0 0
2 2 3 3 150015 0 1 1410 0 0 1 1 a
2 3 3 3 150019 1 48 16 1 2
2 4 4 4 190019 1 0 1004 0 0 32 48 0 0
2 5 4 4 150015 0 1 1410 0 0 2 1 b
2 6 4 4 150019 1 48 16 4 5
2 7 5 5 190019 1 0 1004 0 0 32 48 0 0
2 8 5 5 150015 0 1 1410 0 0 1 33 c
2 9 5 5 150019 1 48 16 7 8
2 10 6 6 190019 1 0 1004 0 0 32 48 0 0
2 11 6 6 150015 0 1 1410 0 0 4 33 d
2 12 6 6 150019 1 48 16 10 11
2 13 7 7 190019 1 0 1004 0 0 32 48 0 0
2 14 7 7 150015 0 1 1410 0 0 1 1 e
2 15 7 7 150019 1 48 16 13 14
2 16 8 8 190019 1 0 1004 0 0 32 48 0 0
2 17 8 8 150015 0 1 1410 0 0 6 1 f
2 18 8 8 150019 1 48 16 16 17
1 a 1 3 1070015 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 4 1070015 1 0 1 0 2 17 0 3 0 0 0 0
1 c 3 5 1070015 1 0 0 0 1 49 0 1 0 0 0 0
1 d 4 6 1070015 1 0 3 0 4 49 0 f 0 0 0 0
1 e 5 7 1070015 1 0 0 0 1 17 0 1 0 0 0 0
1 f 6 8 1070015 1 0 5 0 6 17 0 3f 0 0 0 0
4 3 7 0 0 3
4 6 7 0 0 6
4 9 7 0 0 9
4 12 7 0 0 12
4 15 7 0 0 15
4 18 7 0 0 18
3 1 main.u$0 "main.u$0" 0 logic1.v 10 17 1 
