# vsim -i -l msim_transcript -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" work.DE1_SoC_Computer -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS 
# Start time: 21:44:45 on Feb 27,2018
# Loading work.DE1_SoC_Computer
# Loading work.signed_mult
# Loading work.integrator
# Loading work.HexDigit
# Loading Computer_System.Computer_System
# Loading Computer_System.Computer_System_ARM_A9_HPS
# Loading sv_std.std
# Loading Computer_System.Computer_System_ARM_A9_HPS_fpga_interfaces
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_clocks_resets
# Loading Computer_System.verbosity_pkg
# Loading Computer_System.altera_avalon_reset_source
# Loading Computer_System.altera_avalon_clock_source
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.verbosity_pkg
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.h2f_warm_reset_handshake_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_cold_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_debug_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_warm_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_dbg_apb
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_sideband_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_tpiu_trace
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.tpiu_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_boot_from_fpga
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.boot_from_fpga_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_fpga2hps
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv(86): Instantiation of 'mgc_axi_slave' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/fpga2hps File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga_light_weight
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv(67): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga_light_weight File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv(84): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.hps_sdram
# Loading Computer_System.hps_sdram_pll
# Loading Computer_System.hps_sdram_p0
# Loading Computer_System.hps_sdram_p0_acv_hard_memphy
# Loading Computer_System.hps_sdram_p0_acv_ldc
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.altsyncram
# Loading Computer_System.hps_sdram_p0_acv_hard_io_pads
# Loading Computer_System.hps_sdram_p0_acv_hard_addr_cmd_pads
# Loading Computer_System.hps_sdram_p0_generic_ddio
# Loading Computer_System.altera_mem_if_hhp_qseq_synth_top
# Loading Computer_System.altera_mem_if_hard_memory_controller_top_cyclonev
# Loading Computer_System.altera_mem_if_oct_cyclonev
# Loading Computer_System.altera_mem_if_dll_cyclonev
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_interrupts
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_avalon_interrupt_sink
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(86): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(96): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(106): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(116): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(126): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(136): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(146): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(156): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(166): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(176): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(186): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(196): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(206): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(216): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(226): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(236): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(246): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(256): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(266): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(276): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(286): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(296): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(306): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(316): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(326): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(336): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(346): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(356): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(366): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(376): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(386): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(396): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(406): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(416): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(426): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(436): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(446): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(456): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(466): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(476): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(486): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(496): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io_border
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(127): Instantiation of 'cyclonev_hps_peripheral_emac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(167): Instantiation of 'cyclonev_hps_peripheral_qspi' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(207): Instantiation of 'cyclonev_hps_peripheral_sdmmc' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(241): Instantiation of 'cyclonev_hps_peripheral_usb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(287): Instantiation of 'cyclonev_hps_peripheral_spi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(306): Instantiation of 'cyclonev_hps_peripheral_uart' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(316): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(332): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_peripheral_gpio
# Loading Computer_System.Computer_System_AV_Config
# Loading Computer_System.altera_up_av_config_auto_init
# Loading Computer_System.altera_up_av_config_auto_init_ob_de1_soc
# Loading Computer_System.altera_up_av_config_auto_init_ob_audio
# Loading Computer_System.altera_up_av_config_auto_init_ob_adv7180
# Loading Computer_System.altera_up_av_config_serial_bus_controller
# Loading Computer_System.altera_up_slow_clock_generator
# Loading Computer_System.Computer_System_Bus_master_video
# Loading Computer_System.Computer_System_Onchip_SRAM
# Loading Computer_System.altera_up_avalon_video_dma_ctrl_addr_trans
# Loading Computer_System.Computer_System_SDRAM
# Loading Computer_System.Computer_System_SDRAM_input_efifo_module
# Loading Computer_System.Computer_System_System_PLL
# Loading Computer_System.Computer_System_System_PLL_sys_pll
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_lnsim_functions
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_pll
# Loading Computer_System.altera_up_avalon_reset_from_locked_signal
# Loading Computer_System.Computer_System_VGA_Subsystem
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# Loading Computer_System.altera_up_video_alpha_blender_normal
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Char_Buffer
# Loading Computer_System.altera_up_video_128_character_rom
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Controller
# Loading Computer_System.altera_up_avalon_video_vga_timing
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_mixed_widths
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_low_latency
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_dffpipe
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# Loading Computer_System.altera_reset_controller
# Loading Computer_System.Computer_System_mm_interconnect_0
# Loading Computer_System.altera_merlin_master_translator
# Loading Computer_System.altera_merlin_slave_translator
# Loading Computer_System.altera_merlin_axi_master_ni
# Loading Computer_System.altera_merlin_master_agent
# Loading Computer_System.altera_merlin_slave_agent
# Loading Computer_System.altera_merlin_burst_uncompressor
# Loading Computer_System.altera_avalon_sc_fifo
# Loading Computer_System.Computer_System_mm_interconnect_0_router
# Loading Computer_System.Computer_System_mm_interconnect_0_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007_default_decode
# Loading Computer_System.altera_merlin_traffic_limiter
# Loading Computer_System.altera_merlin_burst_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux
# Loading Computer_System.altera_merlin_arbitrator
# Loading Computer_System.altera_merlin_arb_adder
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux_002
# Loading Computer_System.altera_merlin_width_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_1
# Loading Computer_System.Computer_System_mm_interconnect_1_router
# Loading Computer_System.Computer_System_mm_interconnect_1_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_mux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_2
# Loading Computer_System.Computer_System_irq_mapper
# Error loading design
# End time: 21:44:46 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 53, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/*}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:48:25 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv 
# /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv 
# -- Compiling module boot_from_fpga_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_boot_from_fpga
# -- Compiling module arriav_hps_interface_boot_from_fpga
# -- Compiling module cyclonev_hps_interface_clocks_resets
# -- Compiling module arriav_hps_interface_clocks_resets
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# -- Compiling module cti_bfm
# -- Compiling module cyclonev_hps_interface_cross_trigger
# -- Compiling module arriav_hps_interface_cross_trigger
# -- Compiling module debug_apb_bfm
# -- Compiling module debug_apb_sideband_bfm
# -- Compiling module cyclonev_hps_interface_dbg_apb
# -- Compiling module arriav_hps_interface_dbg_apb
# -- Compiling module cyclonev_hps_interface_dma
# -- Compiling module arriav_hps_interface_dma
# -- Compiling module cyclonev_hps_interface_fpga2hps
# -- Compiling module arriav_hps_interface_fpga2hps
# -- Compiling module cyclonev_hps_interface_hps2fpga
# -- Compiling module arriav_hps_interface_hps2fpga
# -- Compiling module cyclonev_hps_interface_hps2fpga_light_weight
# -- Compiling module arriav_hps_interface_hps2fpga_light_weight
# -- Compiling module cyclonev_hps_interface_interrupts
# -- Compiling module arriav_hps_interface_interrupts
# -- Compiling module loanio_bfm
# -- Compiling module cyclonev_hps_interface_loan_io
# -- Compiling module arriav_hps_interface_loan_io
# -- Compiling module mpu_events_bfm
# -- Compiling module cyclonev_hps_interface_mpu_event_standby
# -- Compiling module arriav_hps_interface_mpu_event_standby
# -- Compiling module mpu_gp_bfm
# -- Compiling module cyclonev_hps_interface_mpu_general_purpose
# -- Compiling module arriav_hps_interface_mpu_general_purpose
# -- Compiling module can_bfm
# -- Compiling module cyclonev_hps_interface_peripheral_can
# -- Compiling module arriav_hps_interface_peripheral_can
# -- Compiling module emac_bfm
# -- Compiling module cyclonev_hps_interface_peripheral_emac
# -- Compiling module arriav_hps_interface_peripheral_emac
# -- Compiling module i2c_bfm
# -- Compiling module cyclonev_hps_interface_peripheral_i2c
# -- Compiling module arriav_hps_interface_peripheral_i2c
# -- Compiling module nand_bfm
# -- Compiling module cyclonev_hps_interface_peripheral_nand
# -- Compiling module arriav_hps_interface_peripheral_nand
# -- Compiling module qspi_bfm
# -- Compiling module cyclonev_hps_interface_peripheral_qspi
# -- Compiling module arriav_hps_interface_peripheral_qspi
# -- Compiling module sdmmc_bfm
# -- Compiling module cyclonev_hps_interface_peripheral_sdmmc
# -- Compiling module arriav_hps_interface_peripheral_sdmmc
# -- Compiling module spim_bfm
# -- Compiling module cyclonev_hps_interface_peripheral_spi_master
# -- Compiling module arriav_hps_interface_peripheral_spi_master
# -- Compiling module spis_bfm
# -- Compiling module cyclonev_hps_interface_peripheral_spi_slave
# -- Compiling module arriav_hps_interface_peripheral_spi_slave
# -- Compiling module uart_bfm
# -- Compiling module cyclonev_hps_interface_peripheral_uart
# -- Compiling module arriav_hps_interface_peripheral_uart
# -- Compiling module usb_bfm
# -- Compiling module cyclonev_hps_interface_peripheral_usb
# -- Compiling module arriav_hps_interface_peripheral_usb
# -- Compiling module stm_events_bfm
# -- Compiling module cyclonev_hps_interface_stm_event
# -- Compiling module arriav_hps_interface_stm_event
# -- Compiling module tpiu_bfm
# -- Compiling module cyclonev_hps_interface_tpiu_trace
# -- Compiling module arriav_hps_interface_tpiu_trace
# -- Compiling module cyclonev_hps_peripheral_gpio
# -- Compiling module arriav_hps_peripheral_gpio
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	cyclonev_hps_interface_boot_from_fpga
# 	arriav_hps_interface_boot_from_fpga
# 	cyclonev_hps_interface_clocks_resets
# 	arriav_hps_interface_clocks_resets
# 	cyclonev_hps_interface_cross_trigger
# 	arriav_hps_interface_cross_trigger
# 	cyclonev_hps_interface_dbg_apb
# 	arriav_hps_interface_dbg_apb
# 	cyclonev_hps_interface_dma
# 	arriav_hps_interface_dma
# 	cyclonev_hps_interface_fpga2hps
# 	arriav_hps_interface_fpga2hps
# 	cyclonev_hps_interface_hps2fpga
# 	arriav_hps_interface_hps2fpga
# 	cyclonev_hps_interface_hps2fpga_light_weight
# 	arriav_hps_interface_hps2fpga_light_weight
# 	cyclonev_hps_interface_interrupts
# 	arriav_hps_interface_interrupts
# 	cyclonev_hps_interface_loan_io
# 	arriav_hps_interface_loan_io
# 	cyclonev_hps_interface_mpu_event_standby
# 	arriav_hps_interface_mpu_event_standby
# 	cyclonev_hps_interface_mpu_general_purpose
# 	arriav_hps_interface_mpu_general_purpose
# 	cyclonev_hps_interface_peripheral_can
# 	arriav_hps_interface_peripheral_can
# 	cyclonev_hps_interface_peripheral_emac
# 	arriav_hps_interface_peripheral_emac
# 	cyclonev_hps_interface_peripheral_i2c
# 	arriav_hps_interface_peripheral_i2c
# 	cyclonev_hps_interface_peripheral_nand
# 	arriav_hps_interface_peripheral_nand
# 	cyclonev_hps_interface_peripheral_qspi
# 	arriav_hps_interface_peripheral_qspi
# 	cyclonev_hps_interface_peripheral_sdmmc
# 	arriav_hps_interface_peripheral_sdmmc
# 	cyclonev_hps_interface_peripheral_spi_master
# 	arriav_hps_interface_peripheral_spi_master
# 	cyclonev_hps_interface_peripheral_spi_slave
# 	arriav_hps_interface_peripheral_spi_slave
# 	cyclonev_hps_interface_peripheral_uart
# 	arriav_hps_interface_peripheral_uart
# 	cyclonev_hps_interface_peripheral_usb
# 	arriav_hps_interface_peripheral_usb
# 	cyclonev_hps_interface_stm_event
# 	arriav_hps_interface_stm_event
# 	cyclonev_hps_interface_tpiu_trace
# 	arriav_hps_interface_tpiu_trace
# 	cyclonev_hps_peripheral_gpio
# 	arriav_hps_peripheral_gpio
# End time: 21:48:25 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -i -l msim_transcript -do DE1_SoC_Computer_run_msim_rtl_verilog.do -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer
# vsim -i -l msim_transcript -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer 
# Start time: 21:48:33 on Feb 27,2018
# Loading work.DE1_SoC_Computer
# Loading work.signed_mult
# Loading work.integrator
# Loading work.HexDigit
# Loading Computer_System.Computer_System
# Loading Computer_System.Computer_System_ARM_A9_HPS
# Loading sv_std.std
# Loading Computer_System.Computer_System_ARM_A9_HPS_fpga_interfaces
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_clocks_resets
# Loading Computer_System.verbosity_pkg
# Loading Computer_System.altera_avalon_reset_source
# Loading Computer_System.altera_avalon_clock_source
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.verbosity_pkg
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.h2f_warm_reset_handshake_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_cold_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_debug_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_warm_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_dbg_apb
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_sideband_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_tpiu_trace
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.tpiu_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_boot_from_fpga
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.boot_from_fpga_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_fpga2hps
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv(86): Instantiation of 'mgc_axi_slave' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/fpga2hps File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga_light_weight
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv(67): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga_light_weight File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv(84): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.hps_sdram
# Loading Computer_System.hps_sdram_pll
# Loading Computer_System.hps_sdram_p0
# Loading Computer_System.hps_sdram_p0_acv_hard_memphy
# Loading Computer_System.hps_sdram_p0_acv_ldc
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.altsyncram
# Loading Computer_System.hps_sdram_p0_acv_hard_io_pads
# Loading Computer_System.hps_sdram_p0_acv_hard_addr_cmd_pads
# Loading Computer_System.hps_sdram_p0_generic_ddio
# Loading Computer_System.altera_mem_if_hhp_qseq_synth_top
# Loading Computer_System.altera_mem_if_hard_memory_controller_top_cyclonev
# Loading Computer_System.altera_mem_if_oct_cyclonev
# Loading Computer_System.altera_mem_if_dll_cyclonev
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_interrupts
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_avalon_interrupt_sink
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(86): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(96): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(106): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(116): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(126): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(136): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(146): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(156): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(166): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(176): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(186): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(196): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(206): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(216): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(226): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(236): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(246): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(256): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(266): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(276): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(286): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(296): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(306): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(316): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(326): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(336): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(346): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(356): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(366): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(376): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(386): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(396): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(406): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(416): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(426): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(436): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(446): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(456): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(466): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(476): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(486): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(496): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io_border
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(127): Instantiation of 'cyclonev_hps_peripheral_emac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(167): Instantiation of 'cyclonev_hps_peripheral_qspi' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(207): Instantiation of 'cyclonev_hps_peripheral_sdmmc' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(241): Instantiation of 'cyclonev_hps_peripheral_usb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(287): Instantiation of 'cyclonev_hps_peripheral_spi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(306): Instantiation of 'cyclonev_hps_peripheral_uart' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(316): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(332): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_peripheral_gpio
# Loading Computer_System.Computer_System_AV_Config
# Loading Computer_System.altera_up_av_config_auto_init
# Loading Computer_System.altera_up_av_config_auto_init_ob_de1_soc
# Loading Computer_System.altera_up_av_config_auto_init_ob_audio
# Loading Computer_System.altera_up_av_config_auto_init_ob_adv7180
# Loading Computer_System.altera_up_av_config_serial_bus_controller
# Loading Computer_System.altera_up_slow_clock_generator
# Loading Computer_System.Computer_System_Bus_master_video
# Loading Computer_System.Computer_System_Onchip_SRAM
# Loading Computer_System.altera_up_avalon_video_dma_ctrl_addr_trans
# Loading Computer_System.Computer_System_SDRAM
# Loading Computer_System.Computer_System_SDRAM_input_efifo_module
# Loading Computer_System.Computer_System_System_PLL
# Loading Computer_System.Computer_System_System_PLL_sys_pll
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_lnsim_functions
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_pll
# Loading Computer_System.altera_up_avalon_reset_from_locked_signal
# Loading Computer_System.Computer_System_VGA_Subsystem
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# Loading Computer_System.altera_up_video_alpha_blender_normal
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Char_Buffer
# Loading Computer_System.altera_up_video_128_character_rom
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Controller
# Loading Computer_System.altera_up_avalon_video_vga_timing
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_mixed_widths
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_low_latency
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_dffpipe
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# Loading Computer_System.altera_reset_controller
# Loading Computer_System.Computer_System_mm_interconnect_0
# Loading Computer_System.altera_merlin_master_translator
# Loading Computer_System.altera_merlin_slave_translator
# Loading Computer_System.altera_merlin_axi_master_ni
# Loading Computer_System.altera_merlin_master_agent
# Loading Computer_System.altera_merlin_slave_agent
# Loading Computer_System.altera_merlin_burst_uncompressor
# Loading Computer_System.altera_avalon_sc_fifo
# Loading Computer_System.Computer_System_mm_interconnect_0_router
# Loading Computer_System.Computer_System_mm_interconnect_0_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007_default_decode
# Loading Computer_System.altera_merlin_traffic_limiter
# Loading Computer_System.altera_merlin_burst_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux
# Loading Computer_System.altera_merlin_arbitrator
# Loading Computer_System.altera_merlin_arb_adder
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux_002
# Loading Computer_System.altera_merlin_width_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_1
# Loading Computer_System.Computer_System_mm_interconnect_1_router
# Loading Computer_System.Computer_System_mm_interconnect_1_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_mux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_2
# Loading Computer_System.Computer_System_irq_mapper
# Error loading design
# End time: 21:48:34 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 53, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_clock_source.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:02 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_clock_source.sv 
# -- Compiling module altera_avalon_clock_source
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 21:49:03 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_interrupt_sink.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:03 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_interrupt_sink.sv 
# -- Compiling module altera_avalon_interrupt_sink
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_interrupt_sink
# End time: 21:49:03 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_mm_slave_bfm.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:03 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_mm_slave_bfm.sv 
# -- Compiling module altera_avalon_mm_slave_bfm
# -- Importing package verbosity_pkg
# -- Importing package avalon_mm_pkg
# -- Importing package avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_slave_bfm
# End time: 21:49:03 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_reset_source.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:03 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_reset_source.sv 
# -- Compiling module altera_avalon_reset_source
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 21:49:03 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_reset_synchronizer.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:03 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 21:49:03 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:03 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init.v 
# -- Compiling module altera_up_av_config_auto_init
# 
# Top level modules:
# 	altera_up_av_config_auto_init
# End time: 21:49:03 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_d5m.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:03 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_d5m.v 
# -- Compiling module altera_up_av_config_auto_init_d5m
# 
# Top level modules:
# 	altera_up_av_config_auto_init_d5m
# End time: 21:49:03 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_dc2.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:03 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_dc2.v 
# -- Compiling module altera_up_av_config_auto_init_dc2
# 
# Top level modules:
# 	altera_up_av_config_auto_init_dc2
# End time: 21:49:03 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_lcm.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:03 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_lcm.v 
# -- Compiling module altera_up_av_config_auto_init_lcm
# 
# Top level modules:
# 	altera_up_av_config_auto_init_lcm
# End time: 21:49:03 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_ltm.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:03 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_ltm.v 
# -- Compiling module altera_up_av_config_auto_init_ltm
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ltm
# End time: 21:49:03 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:03 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v 
# -- Compiling module altera_up_av_config_auto_init_ob_adv7180
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_adv7180
# End time: 21:49:03 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:03 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v 
# -- Compiling module altera_up_av_config_auto_init_ob_adv7181
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_adv7181
# End time: 21:49:03 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_ob_audio.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:03 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_ob_audio.v 
# -- Compiling module altera_up_av_config_auto_init_ob_audio
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_audio
# End time: 21:49:03 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:03 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 
# -- Compiling module altera_up_av_config_auto_init_ob_de1_soc
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_de1_soc
# End time: 21:49:03 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:03 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v 
# -- Compiling module altera_up_av_config_auto_init_ob_de2_115
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_de2_115
# End time: 21:49:03 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_serial_bus_controller.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:03 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_av_config_serial_bus_controller.v 
# -- Compiling module altera_up_av_config_serial_bus_controller
# 
# Top level modules:
# 	altera_up_av_config_serial_bus_controller
# End time: 21:49:03 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:04 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 
# -- Compiling module altera_up_avalon_video_dma_ctrl_addr_trans
# 
# Top level modules:
# 	altera_up_avalon_video_dma_ctrl_addr_trans
# End time: 21:49:04 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_slow_clock_generator.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:04 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_up_slow_clock_generator.v 
# -- Compiling module altera_up_slow_clock_generator
# 
# Top level modules:
# 	altera_up_slow_clock_generator
# End time: 21:49:04 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:04 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv 
# -- Compiling module boot_from_fpga_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_boot_from_fpga
# -- Compiling module arriav_hps_interface_boot_from_fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_boot_from_fpga
# 	arriav_hps_interface_boot_from_fpga
# End time: 21:49:04 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:04 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv 
# -- Compiling module cyclonev_hps_interface_clocks_resets
# -- Compiling module arriav_hps_interface_clocks_resets
# 
# Top level modules:
# 	cyclonev_hps_interface_clocks_resets
# 	arriav_hps_interface_clocks_resets
# End time: 21:49:04 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:04 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv 
# -- Compiling module cti_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_cross_trigger
# -- Compiling module arriav_hps_interface_cross_trigger
# 
# Top level modules:
# 	cyclonev_hps_interface_cross_trigger
# 	arriav_hps_interface_cross_trigger
# End time: 21:49:04 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:04 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv 
# -- Compiling module debug_apb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module debug_apb_sideband_bfm
# -- Compiling module cyclonev_hps_interface_dbg_apb
# -- Compiling module arriav_hps_interface_dbg_apb
# 
# Top level modules:
# 	cyclonev_hps_interface_dbg_apb
# 	arriav_hps_interface_dbg_apb
# End time: 21:49:04 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:04 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv 
# -- Compiling module cyclonev_hps_interface_dma
# -- Compiling module arriav_hps_interface_dma
# 
# Top level modules:
# 	cyclonev_hps_interface_dma
# 	arriav_hps_interface_dma
# End time: 21:49:04 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:04 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv 
# -- Compiling module cyclonev_hps_interface_fpga2hps
# -- Compiling module arriav_hps_interface_fpga2hps
# 
# Top level modules:
# 	cyclonev_hps_interface_fpga2hps
# 	arriav_hps_interface_fpga2hps
# End time: 21:49:04 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:04 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga
# -- Compiling module arriav_hps_interface_hps2fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga
# 	arriav_hps_interface_hps2fpga
# End time: 21:49:04 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:04 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga_light_weight
# -- Compiling module arriav_hps_interface_hps2fpga_light_weight
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga_light_weight
# 	arriav_hps_interface_hps2fpga_light_weight
# End time: 21:49:04 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:04 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv 
# -- Compiling module cyclonev_hps_interface_interrupts
# -- Compiling module arriav_hps_interface_interrupts
# 
# Top level modules:
# 	cyclonev_hps_interface_interrupts
# 	arriav_hps_interface_interrupts
# End time: 21:49:04 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:04 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv 
# -- Compiling module loanio_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_loan_io
# -- Compiling module arriav_hps_interface_loan_io
# 
# Top level modules:
# 	cyclonev_hps_interface_loan_io
# 	arriav_hps_interface_loan_io
# End time: 21:49:04 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:04 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv 
# -- Compiling module mpu_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_event_standby
# -- Compiling module arriav_hps_interface_mpu_event_standby
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_event_standby
# 	arriav_hps_interface_mpu_event_standby
# End time: 21:49:04 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:04 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv 
# -- Compiling module mpu_gp_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_general_purpose
# -- Compiling module arriav_hps_interface_mpu_general_purpose
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_general_purpose
# 	arriav_hps_interface_mpu_general_purpose
# End time: 21:49:04 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:05 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv 
# -- Compiling module can_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_can
# -- Compiling module arriav_hps_interface_peripheral_can
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_can
# 	arriav_hps_interface_peripheral_can
# End time: 21:49:05 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:05 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv 
# -- Compiling module emac_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_emac
# -- Compiling module arriav_hps_interface_peripheral_emac
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_emac
# 	arriav_hps_interface_peripheral_emac
# End time: 21:49:05 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:05 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv 
# -- Compiling module i2c_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_i2c
# -- Compiling module arriav_hps_interface_peripheral_i2c
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_i2c
# 	arriav_hps_interface_peripheral_i2c
# End time: 21:49:05 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:05 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv 
# -- Compiling module nand_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_nand
# -- Compiling module arriav_hps_interface_peripheral_nand
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_nand
# 	arriav_hps_interface_peripheral_nand
# End time: 21:49:05 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:05 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv 
# -- Compiling module qspi_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_qspi
# -- Compiling module arriav_hps_interface_peripheral_qspi
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_qspi
# 	arriav_hps_interface_peripheral_qspi
# End time: 21:49:05 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:05 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv 
# -- Compiling module sdmmc_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_sdmmc
# -- Compiling module arriav_hps_interface_peripheral_sdmmc
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_sdmmc
# 	arriav_hps_interface_peripheral_sdmmc
# End time: 21:49:05 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:05 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv 
# -- Compiling module spim_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_master
# -- Compiling module arriav_hps_interface_peripheral_spi_master
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_master
# 	arriav_hps_interface_peripheral_spi_master
# End time: 21:49:05 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:05 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv 
# -- Compiling module spis_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_slave
# -- Compiling module arriav_hps_interface_peripheral_spi_slave
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_slave
# 	arriav_hps_interface_peripheral_spi_slave
# End time: 21:49:05 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:05 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv 
# -- Compiling module uart_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_uart
# -- Compiling module arriav_hps_interface_peripheral_uart
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_uart
# 	arriav_hps_interface_peripheral_uart
# End time: 21:49:05 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:05 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv 
# -- Compiling module usb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_usb
# -- Compiling module arriav_hps_interface_peripheral_usb
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_usb
# 	arriav_hps_interface_peripheral_usb
# End time: 21:49:05 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:05 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv 
# -- Compiling module stm_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_stm_event
# -- Compiling module arriav_hps_interface_stm_event
# 
# Top level modules:
# 	cyclonev_hps_interface_stm_event
# 	arriav_hps_interface_stm_event
# End time: 21:49:05 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:05 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv 
# -- Compiling module tpiu_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_tpiu_trace
# -- Compiling module arriav_hps_interface_tpiu_trace
# 
# Top level modules:
# 	cyclonev_hps_interface_tpiu_trace
# 	arriav_hps_interface_tpiu_trace
# End time: 21:49:05 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:05 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv 
# -- Compiling module cyclonev_hps_peripheral_gpio
# -- Compiling module arriav_hps_peripheral_gpio
# 
# Top level modules:
# 	cyclonev_hps_peripheral_gpio
# 	arriav_hps_peripheral_gpio
# End time: 21:49:05 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:06 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv 
# -- Compiling module boot_from_fpga_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_boot_from_fpga
# -- Compiling module arriav_hps_interface_boot_from_fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_boot_from_fpga
# 	arriav_hps_interface_boot_from_fpga
# End time: 21:49:06 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:06 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv 
# -- Compiling module can_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_can
# -- Compiling module arriav_hps_interface_peripheral_can
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_can
# 	arriav_hps_interface_peripheral_can
# End time: 21:49:06 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_ARM_A9_HPS.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:06 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_ARM_A9_HPS.v 
# -- Compiling module Computer_System_ARM_A9_HPS
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS
# End time: 21:49:06 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_ARM_A9_HPS_hps_io.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:06 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_ARM_A9_HPS_hps_io.v 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io
# End time: 21:49:06 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_AV_Config.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:06 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_AV_Config.v 
# -- Compiling module Computer_System_AV_Config
# 
# Top level modules:
# 	Computer_System_AV_Config
# End time: 21:49:06 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_Bus_master_video.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:06 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_Bus_master_video.v 
# -- Compiling module Computer_System_Bus_master_video
# 
# Top level modules:
# 	Computer_System_Bus_master_video
# End time: 21:49:06 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_irq_mapper.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:06 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_irq_mapper.sv 
# -- Compiling module Computer_System_irq_mapper
# 
# Top level modules:
# 	Computer_System_irq_mapper
# End time: 21:49:06 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_mm_interconnect_0.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:06 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_mm_interconnect_0.v 
# -- Compiling module Computer_System_mm_interconnect_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0
# End time: 21:49:06 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_mm_interconnect_1.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:06 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_mm_interconnect_1.v 
# -- Compiling module Computer_System_mm_interconnect_1
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1
# End time: 21:49:06 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_mm_interconnect_2.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:06 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_mm_interconnect_2.v 
# -- Compiling module Computer_System_mm_interconnect_2
# 
# Top level modules:
# 	Computer_System_mm_interconnect_2
# End time: 21:49:06 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_SDRAM.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:06 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_SDRAM.v 
# -- Compiling module Computer_System_SDRAM_input_efifo_module
# -- Compiling module Computer_System_SDRAM
# 
# Top level modules:
# 	Computer_System_SDRAM
# End time: 21:49:06 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_SDRAM_test_component.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:06 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_SDRAM_test_component.v 
# -- Compiling module Computer_System_SDRAM_test_component_ram_module
# -- Compiling module Computer_System_SDRAM_test_component
# 
# Top level modules:
# 	Computer_System_SDRAM_test_component
# End time: 21:49:06 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_SDRAM_test_component.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:06 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_SDRAM_test_component.v 
# -- Compiling module Computer_System_SDRAM_test_component_ram_module
# -- Compiling module Computer_System_SDRAM_test_component
# 
# Top level modules:
# 	Computer_System_SDRAM_test_component
# End time: 21:49:06 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_System_PLL.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:07 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_System_PLL.v 
# -- Compiling module Computer_System_System_PLL
# 
# Top level modules:
# 	Computer_System_System_PLL
# End time: 21:49:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_System_PLL_sys_pll.vo
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:07 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_System_PLL_sys_pll.vo 
# -- Compiling module Computer_System_System_PLL_sys_pll
# 
# Top level modules:
# 	Computer_System_System_PLL_sys_pll
# End time: 21:49:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_VGA_Subsystem.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:07 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_VGA_Subsystem.v 
# -- Compiling module Computer_System_VGA_Subsystem
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem
# End time: 21:49:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:07 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv 
# -- Compiling module cti_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_cross_trigger
# -- Compiling module arriav_hps_interface_cross_trigger
# 
# Top level modules:
# 	cyclonev_hps_interface_cross_trigger
# 	arriav_hps_interface_cross_trigger
# End time: 21:49:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:07 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv 
# -- Compiling module boot_from_fpga_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_boot_from_fpga
# -- Compiling module arriav_hps_interface_boot_from_fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_boot_from_fpga
# 	arriav_hps_interface_boot_from_fpga
# End time: 21:49:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:07 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv 
# -- Compiling module cyclonev_hps_interface_clocks_resets
# -- Compiling module arriav_hps_interface_clocks_resets
# 
# Top level modules:
# 	cyclonev_hps_interface_clocks_resets
# 	arriav_hps_interface_clocks_resets
# End time: 21:49:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:07 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv 
# -- Compiling module cti_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_cross_trigger
# -- Compiling module arriav_hps_interface_cross_trigger
# 
# Top level modules:
# 	cyclonev_hps_interface_cross_trigger
# 	arriav_hps_interface_cross_trigger
# End time: 21:49:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:07 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv 
# -- Compiling module debug_apb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module debug_apb_sideband_bfm
# -- Compiling module cyclonev_hps_interface_dbg_apb
# -- Compiling module arriav_hps_interface_dbg_apb
# 
# Top level modules:
# 	cyclonev_hps_interface_dbg_apb
# 	arriav_hps_interface_dbg_apb
# End time: 21:49:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:07 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv 
# -- Compiling module cyclonev_hps_interface_dma
# -- Compiling module arriav_hps_interface_dma
# 
# Top level modules:
# 	cyclonev_hps_interface_dma
# 	arriav_hps_interface_dma
# End time: 21:49:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:07 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv 
# -- Compiling module cyclonev_hps_interface_fpga2hps
# -- Compiling module arriav_hps_interface_fpga2hps
# 
# Top level modules:
# 	cyclonev_hps_interface_fpga2hps
# 	arriav_hps_interface_fpga2hps
# End time: 21:49:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:07 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga
# -- Compiling module arriav_hps_interface_hps2fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga
# 	arriav_hps_interface_hps2fpga
# End time: 21:49:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:07 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga_light_weight
# -- Compiling module arriav_hps_interface_hps2fpga_light_weight
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga_light_weight
# 	arriav_hps_interface_hps2fpga_light_weight
# End time: 21:49:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:07 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv 
# -- Compiling module cyclonev_hps_interface_interrupts
# -- Compiling module arriav_hps_interface_interrupts
# 
# Top level modules:
# 	cyclonev_hps_interface_interrupts
# 	arriav_hps_interface_interrupts
# End time: 21:49:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:07 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv 
# -- Compiling module loanio_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_loan_io
# -- Compiling module arriav_hps_interface_loan_io
# 
# Top level modules:
# 	cyclonev_hps_interface_loan_io
# 	arriav_hps_interface_loan_io
# End time: 21:49:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:08 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv 
# -- Compiling module mpu_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_event_standby
# -- Compiling module arriav_hps_interface_mpu_event_standby
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_event_standby
# 	arriav_hps_interface_mpu_event_standby
# End time: 21:49:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:08 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv 
# -- Compiling module mpu_gp_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_general_purpose
# -- Compiling module arriav_hps_interface_mpu_general_purpose
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_general_purpose
# 	arriav_hps_interface_mpu_general_purpose
# End time: 21:49:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:08 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv 
# -- Compiling module can_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_can
# -- Compiling module arriav_hps_interface_peripheral_can
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_can
# 	arriav_hps_interface_peripheral_can
# End time: 21:49:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:08 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv 
# -- Compiling module emac_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_emac
# -- Compiling module arriav_hps_interface_peripheral_emac
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_emac
# 	arriav_hps_interface_peripheral_emac
# End time: 21:49:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:08 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv 
# -- Compiling module i2c_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_i2c
# -- Compiling module arriav_hps_interface_peripheral_i2c
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_i2c
# 	arriav_hps_interface_peripheral_i2c
# End time: 21:49:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:08 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv 
# -- Compiling module nand_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_nand
# -- Compiling module arriav_hps_interface_peripheral_nand
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_nand
# 	arriav_hps_interface_peripheral_nand
# End time: 21:49:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:08 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv 
# -- Compiling module qspi_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_qspi
# -- Compiling module arriav_hps_interface_peripheral_qspi
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_qspi
# 	arriav_hps_interface_peripheral_qspi
# End time: 21:49:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:08 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv 
# -- Compiling module sdmmc_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_sdmmc
# -- Compiling module arriav_hps_interface_peripheral_sdmmc
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_sdmmc
# 	arriav_hps_interface_peripheral_sdmmc
# End time: 21:49:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:08 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv 
# -- Compiling module spim_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_master
# -- Compiling module arriav_hps_interface_peripheral_spi_master
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_master
# 	arriav_hps_interface_peripheral_spi_master
# End time: 21:49:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:08 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv 
# -- Compiling module spis_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_slave
# -- Compiling module arriav_hps_interface_peripheral_spi_slave
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_slave
# 	arriav_hps_interface_peripheral_spi_slave
# End time: 21:49:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:08 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv 
# -- Compiling module uart_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_uart
# -- Compiling module arriav_hps_interface_peripheral_uart
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_uart
# 	arriav_hps_interface_peripheral_uart
# End time: 21:49:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:08 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv 
# -- Compiling module usb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_usb
# -- Compiling module arriav_hps_interface_peripheral_usb
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_usb
# 	arriav_hps_interface_peripheral_usb
# End time: 21:49:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:08 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv 
# -- Compiling module stm_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_stm_event
# -- Compiling module arriav_hps_interface_stm_event
# 
# Top level modules:
# 	cyclonev_hps_interface_stm_event
# 	arriav_hps_interface_stm_event
# End time: 21:49:09 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:09 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv 
# -- Compiling module tpiu_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_tpiu_trace
# -- Compiling module arriav_hps_interface_tpiu_trace
# 
# Top level modules:
# 	cyclonev_hps_interface_tpiu_trace
# 	arriav_hps_interface_tpiu_trace
# End time: 21:49:09 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:09 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv 
# -- Compiling module cyclonev_hps_peripheral_gpio
# -- Compiling module arriav_hps_peripheral_gpio
# 
# Top level modules:
# 	cyclonev_hps_peripheral_gpio
# 	arriav_hps_peripheral_gpio
# End time: 21:49:09 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:09 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv 
# -- Compiling module debug_apb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module debug_apb_sideband_bfm
# -- Compiling module cyclonev_hps_interface_dbg_apb
# -- Compiling module arriav_hps_interface_dbg_apb
# 
# Top level modules:
# 	cyclonev_hps_interface_dbg_apb
# 	arriav_hps_interface_dbg_apb
# End time: 21:49:09 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:09 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv 
# -- Compiling module debug_apb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module debug_apb_sideband_bfm
# -- Compiling module cyclonev_hps_interface_dbg_apb
# -- Compiling module arriav_hps_interface_dbg_apb
# 
# Top level modules:
# 	cyclonev_hps_interface_dbg_apb
# 	arriav_hps_interface_dbg_apb
# End time: 21:49:09 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:09 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:49:09 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:09 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:49:09 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:09 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:49:09 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:09 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:49:09 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:09 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:49:09 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:09 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:49:10 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:10 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:49:10 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:10 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:49:10 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:10 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv 
# -- Compiling module emac_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_emac
# -- Compiling module arriav_hps_interface_peripheral_emac
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_emac
# 	arriav_hps_interface_peripheral_emac
# End time: 21:49:10 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:10 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:49:10 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:10 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:49:10 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:10 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:49:10 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:10 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:49:10 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:10 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv 
# -- Compiling module i2c_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_i2c
# -- Compiling module arriav_hps_interface_peripheral_i2c
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_i2c
# 	arriav_hps_interface_peripheral_i2c
# End time: 21:49:10 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:11 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv 
# -- Compiling module loanio_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_loan_io
# -- Compiling module arriav_hps_interface_loan_io
# 
# Top level modules:
# 	cyclonev_hps_interface_loan_io
# 	arriav_hps_interface_loan_io
# End time: 21:49:11 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:11 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv 
# -- Compiling module mpu_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_event_standby
# -- Compiling module arriav_hps_interface_mpu_event_standby
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_event_standby
# 	arriav_hps_interface_mpu_event_standby
# End time: 21:49:11 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:11 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv 
# -- Compiling module mpu_gp_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_general_purpose
# -- Compiling module arriav_hps_interface_mpu_general_purpose
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_general_purpose
# 	arriav_hps_interface_mpu_general_purpose
# End time: 21:49:11 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:11 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv 
# -- Compiling module nand_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_nand
# -- Compiling module arriav_hps_interface_peripheral_nand
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_nand
# 	arriav_hps_interface_peripheral_nand
# End time: 21:49:11 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:11 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv 
# -- Compiling module qspi_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_qspi
# -- Compiling module arriav_hps_interface_peripheral_qspi
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_qspi
# 	arriav_hps_interface_peripheral_qspi
# End time: 21:49:11 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:11 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv 
# -- Compiling module sdmmc_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_sdmmc
# -- Compiling module arriav_hps_interface_peripheral_sdmmc
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_sdmmc
# 	arriav_hps_interface_peripheral_sdmmc
# End time: 21:49:11 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:11 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv 
# -- Compiling module spim_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_master
# -- Compiling module arriav_hps_interface_peripheral_spi_master
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_master
# 	arriav_hps_interface_peripheral_spi_master
# End time: 21:49:11 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:11 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv 
# -- Compiling module spis_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_slave
# -- Compiling module arriav_hps_interface_peripheral_spi_slave
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_slave
# 	arriav_hps_interface_peripheral_spi_slave
# End time: 21:49:11 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:11 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv 
# -- Compiling module stm_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_stm_event
# -- Compiling module arriav_hps_interface_stm_event
# 
# Top level modules:
# 	cyclonev_hps_interface_stm_event
# 	arriav_hps_interface_stm_event
# End time: 21:49:11 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:11 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv 
# -- Compiling module tpiu_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_tpiu_trace
# -- Compiling module arriav_hps_interface_tpiu_trace
# 
# Top level modules:
# 	cyclonev_hps_interface_tpiu_trace
# 	arriav_hps_interface_tpiu_trace
# End time: 21:49:11 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:11 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv 
# -- Compiling module uart_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_uart
# -- Compiling module arriav_hps_interface_peripheral_uart
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_uart
# 	arriav_hps_interface_peripheral_uart
# End time: 21:49:11 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:11 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv 
# -- Compiling module usb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_usb
# -- Compiling module arriav_hps_interface_peripheral_usb
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_usb
# 	arriav_hps_interface_peripheral_usb
# End time: 21:49:11 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:11 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:49:11 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:11 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:49:11 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:11 on Feb 27,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:49:11 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -i -l msim_transcript -do DE1_SoC_Computer_run_msim_rtl_verilog.do -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer
# vsim -i -l msim_transcript -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer 
# Start time: 21:49:25 on Feb 27,2018
# Loading work.DE1_SoC_Computer
# Loading work.signed_mult
# Loading work.integrator
# Loading work.HexDigit
# Loading Computer_System.Computer_System
# Loading Computer_System.Computer_System_ARM_A9_HPS
# Loading sv_std.std
# Loading Computer_System.Computer_System_ARM_A9_HPS_fpga_interfaces
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_clocks_resets
# Loading Computer_System.verbosity_pkg
# Loading Computer_System.altera_avalon_reset_source
# Loading Computer_System.altera_avalon_clock_source
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.verbosity_pkg
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.h2f_warm_reset_handshake_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_cold_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_debug_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_warm_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_dbg_apb
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_sideband_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_tpiu_trace
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.tpiu_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_boot_from_fpga
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.boot_from_fpga_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_fpga2hps
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv(86): Instantiation of 'mgc_axi_slave' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/fpga2hps File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga_light_weight
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv(67): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga_light_weight File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv(84): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.hps_sdram
# Loading Computer_System.hps_sdram_pll
# Loading Computer_System.hps_sdram_p0
# Loading Computer_System.hps_sdram_p0_acv_hard_memphy
# Loading Computer_System.hps_sdram_p0_acv_ldc
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.altsyncram
# Loading Computer_System.hps_sdram_p0_acv_hard_io_pads
# Loading Computer_System.hps_sdram_p0_acv_hard_addr_cmd_pads
# Loading Computer_System.hps_sdram_p0_generic_ddio
# Loading Computer_System.altera_mem_if_hhp_qseq_synth_top
# Loading Computer_System.altera_mem_if_hard_memory_controller_top_cyclonev
# Loading Computer_System.altera_mem_if_oct_cyclonev
# Loading Computer_System.altera_mem_if_dll_cyclonev
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_interrupts
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_avalon_interrupt_sink
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(86): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(96): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(106): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(116): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(126): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(136): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(146): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(156): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(166): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(176): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(186): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(196): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(206): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(216): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(226): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(236): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(246): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(256): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(266): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(276): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(286): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(296): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(306): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(316): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(326): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(336): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(346): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(356): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(366): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(376): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(386): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(396): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(406): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(416): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(426): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(436): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(446): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(456): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(466): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(476): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(486): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(496): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io_border
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(127): Instantiation of 'cyclonev_hps_peripheral_emac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(167): Instantiation of 'cyclonev_hps_peripheral_qspi' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(207): Instantiation of 'cyclonev_hps_peripheral_sdmmc' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(241): Instantiation of 'cyclonev_hps_peripheral_usb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(287): Instantiation of 'cyclonev_hps_peripheral_spi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(306): Instantiation of 'cyclonev_hps_peripheral_uart' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(316): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(332): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_peripheral_gpio
# Loading Computer_System.Computer_System_AV_Config
# Loading Computer_System.altera_up_av_config_auto_init
# Loading Computer_System.altera_up_av_config_auto_init_ob_de1_soc
# Loading Computer_System.altera_up_av_config_auto_init_ob_audio
# Loading Computer_System.altera_up_av_config_auto_init_ob_adv7180
# Loading Computer_System.altera_up_av_config_serial_bus_controller
# Loading Computer_System.altera_up_slow_clock_generator
# Loading Computer_System.Computer_System_Bus_master_video
# Loading Computer_System.Computer_System_Onchip_SRAM
# Loading Computer_System.altera_up_avalon_video_dma_ctrl_addr_trans
# Loading Computer_System.Computer_System_SDRAM
# Loading Computer_System.Computer_System_SDRAM_input_efifo_module
# Loading Computer_System.Computer_System_System_PLL
# Loading Computer_System.Computer_System_System_PLL_sys_pll
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_lnsim_functions
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_pll
# Loading Computer_System.altera_up_avalon_reset_from_locked_signal
# Loading Computer_System.Computer_System_VGA_Subsystem
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# Loading Computer_System.altera_up_video_alpha_blender_normal
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Char_Buffer
# Loading Computer_System.altera_up_video_128_character_rom
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Controller
# Loading Computer_System.altera_up_avalon_video_vga_timing
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_mixed_widths
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_low_latency
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_dffpipe
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# Loading Computer_System.altera_reset_controller
# Loading Computer_System.Computer_System_mm_interconnect_0
# Loading Computer_System.altera_merlin_master_translator
# Loading Computer_System.altera_merlin_slave_translator
# Loading Computer_System.altera_merlin_axi_master_ni
# Loading Computer_System.altera_merlin_master_agent
# Loading Computer_System.altera_merlin_slave_agent
# Loading Computer_System.altera_merlin_burst_uncompressor
# Loading Computer_System.altera_avalon_sc_fifo
# Loading Computer_System.Computer_System_mm_interconnect_0_router
# Loading Computer_System.Computer_System_mm_interconnect_0_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007_default_decode
# Loading Computer_System.altera_merlin_traffic_limiter
# Loading Computer_System.altera_merlin_burst_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux
# Loading Computer_System.altera_merlin_arbitrator
# Loading Computer_System.altera_merlin_arb_adder
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux_002
# Loading Computer_System.altera_merlin_width_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_1
# Loading Computer_System.Computer_System_mm_interconnect_1_router
# Loading Computer_System.Computer_System_mm_interconnect_1_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_mux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_2
# Loading Computer_System.Computer_System_irq_mapper
# Error loading design
# End time: 21:49:26 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 53, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:51 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2258): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2262): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2242): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# End time: 21:49:51 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_clock_source.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:51 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_clock_source.sv 
# -- Compiling module altera_avalon_clock_source
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 21:49:52 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_reset_source.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:52 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_reset_source.sv 
# -- Compiling module altera_avalon_reset_source
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 21:49:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:52 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 21:49:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:52 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 21:49:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:52 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 21:49:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:52 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 
# -- Compiling module altera_mem_if_hhp_qseq_synth_top
# 
# Top level modules:
# 	altera_mem_if_hhp_qseq_synth_top
# End time: 21:49:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:52 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 21:49:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:52 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 21:49:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:52 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:49:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:52 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:49:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:52 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv 
# -- Compiling module altera_merlin_axi_master_ni
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(763): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(767): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(701): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(703): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(705): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(707): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(722): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(738): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(740): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(742): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(744): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_axi_master_ni
# End time: 21:49:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:52 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 21:49:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:53 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 21:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:53 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 21:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:53 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 21:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:53 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 21:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:53 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 21:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:53 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 21:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:53 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 21:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:53 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 21:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:53 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 21:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:53 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 21:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:53 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 21:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:53 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 21:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:54 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 21:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:54 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 21:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:54 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 21:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:54 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v 
# -- Compiling module altera_up_av_config_auto_init
# 
# Top level modules:
# 	altera_up_av_config_auto_init
# End time: 21:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:54 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 
# -- Compiling module altera_up_av_config_auto_init_ob_adv7180
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_adv7180
# End time: 21:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:54 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 
# -- Compiling module altera_up_av_config_auto_init_ob_audio
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_audio
# End time: 21:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:54 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 
# -- Compiling module altera_up_av_config_auto_init_ob_de1_soc
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_de1_soc
# End time: 21:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:54 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 
# -- Compiling module altera_up_av_config_serial_bus_controller
# 
# Top level modules:
# 	altera_up_av_config_serial_bus_controller
# End time: 21:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:54 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 
# -- Compiling module altera_up_avalon_reset_from_locked_signal
# 
# Top level modules:
# 	altera_up_avalon_reset_from_locked_signal
# End time: 21:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:54 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 
# -- Compiling module altera_up_avalon_video_dma_ctrl_addr_trans
# 
# Top level modules:
# 	altera_up_avalon_video_dma_ctrl_addr_trans
# End time: 21:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:54 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 21:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:54 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v 
# -- Compiling module altera_up_slow_clock_generator
# 
# Top level modules:
# 	altera_up_slow_clock_generator
# End time: 21:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:54 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v 
# -- Compiling module altera_up_video_128_character_rom
# 
# Top level modules:
# 	altera_up_video_128_character_rom
# End time: 21:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:54 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v 
# -- Compiling module altera_up_video_alpha_blender_normal
# 
# Top level modules:
# 	altera_up_video_alpha_blender_normal
# End time: 21:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:55 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv 
# -- Compiling module i2c_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_i2c
# -- Compiling module arriav_hps_interface_peripheral_i2c
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_i2c
# 	arriav_hps_interface_peripheral_i2c
# End time: 21:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:55 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v 
# -- Compiling module Computer_System
# 
# Top level modules:
# 	Computer_System
# End time: 21:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:55 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v 
# -- Compiling module Computer_System_ARM_A9_HPS
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS
# End time: 21:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:55 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_fpga_interfaces
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_fpga_interfaces
# End time: 21:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:55 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io
# End time: 21:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:55 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io_border
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io_border
# End time: 21:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:55 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v 
# -- Compiling module Computer_System_AV_Config
# 
# Top level modules:
# 	Computer_System_AV_Config
# End time: 21:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:55 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v 
# -- Compiling module Computer_System_Bus_master_video
# 
# Top level modules:
# 	Computer_System_Bus_master_video
# End time: 21:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:55 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv 
# -- Compiling module Computer_System_irq_mapper
# 
# Top level modules:
# 	Computer_System_irq_mapper
# End time: 21:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:55 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v 
# -- Compiling module Computer_System_mm_interconnect_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0
# End time: 21:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:55 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter
# End time: 21:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:55 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001
# End time: 21:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:55 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 21:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:56 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002
# End time: 21:49:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:56 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# End time: 21:49:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:56 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 21:49:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:56 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux
# End time: 21:49:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:56 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_002
# End time: 21:49:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:56 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_003
# End time: 21:49:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:56 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux
# End time: 21:49:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:56 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_001
# End time: 21:49:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:56 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_002
# End time: 21:49:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:56 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_003
# End time: 21:49:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:56 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router
# End time: 21:49:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:56 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_002
# End time: 21:49:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:56 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_002
# End time: 21:49:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:56 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_003_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_003
# End time: 21:49:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:56 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_003_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_003
# End time: 21:49:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:57 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_004_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_004
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_004
# End time: 21:49:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:57 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_004_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_004
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_004
# End time: 21:49:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:57 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_005_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_005
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_005
# End time: 21:49:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:57 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_005_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_005
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_005
# End time: 21:49:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:57 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_006_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_006
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_006
# End time: 21:49:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:57 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_006_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_006
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_006
# End time: 21:49:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:57 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_007_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_007
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_007
# End time: 21:49:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:57 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_007_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_007
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_007
# End time: 21:49:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:57 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router
# End time: 21:49:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:57 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux
# End time: 21:49:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:57 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_001
# End time: 21:49:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:57 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_003
# End time: 21:49:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:57 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux
# End time: 21:49:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:57 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux_002
# End time: 21:49:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:57 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v 
# -- Compiling module Computer_System_mm_interconnect_1
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1
# End time: 21:49:58 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:58 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_demux
# End time: 21:49:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:58 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_mux
# End time: 21:49:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:58 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router
# End time: 21:49:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:58 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router_002
# End time: 21:49:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:58 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router_002
# End time: 21:49:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:58 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router
# End time: 21:49:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:58 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_demux
# End time: 21:49:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:58 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_mux
# End time: 21:49:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:58 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v 
# -- Compiling module Computer_System_mm_interconnect_2
# 
# Top level modules:
# 	Computer_System_mm_interconnect_2
# End time: 21:49:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:58 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v 
# -- Compiling module Computer_System_Onchip_SRAM
# 
# Top level modules:
# 	Computer_System_Onchip_SRAM
# End time: 21:49:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:58 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v 
# -- Compiling module Computer_System_SDRAM_input_efifo_module
# -- Compiling module Computer_System_SDRAM
# 
# Top level modules:
# 	Computer_System_SDRAM
# End time: 21:49:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:58 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v 
# -- Compiling module Computer_System_SDRAM_input_efifo_module
# -- Compiling module Computer_System_SDRAM
# 
# Top level modules:
# 	Computer_System_SDRAM
# End time: 21:49:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:58 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v 
# -- Compiling module Computer_System_System_PLL
# 
# Top level modules:
# 	Computer_System_System_PLL
# End time: 21:49:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:59 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v 
# -- Compiling module Computer_System_System_PLL_sys_pll
# 
# Top level modules:
# 	Computer_System_System_PLL_sys_pll
# End time: 21:49:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:59 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v 
# -- Compiling module Computer_System_VGA_Subsystem
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem
# End time: 21:49:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:59 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# End time: 21:49:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:59 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Char_Buffer
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Char_Buffer
# End time: 21:49:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:59 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Controller
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Controller
# End time: 21:49:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:59 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# End time: 21:49:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:59 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# End time: 21:49:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:59 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# End time: 21:49:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:59 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# End time: 21:49:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:59 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL
# End time: 21:49:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:59 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# End time: 21:49:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:59 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv 
# -- Compiling module i2c_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_i2c
# -- Compiling module arriav_hps_interface_peripheral_i2c
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_i2c
# 	arriav_hps_interface_peripheral_i2c
# End time: 21:49:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:59 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v 
# -- Compiling module hps_sdram
# 
# Top level modules:
# 	hps_sdram
# End time: 21:49:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:49:59 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv 
# -- Compiling module hps_sdram_p0
# 
# Top level modules:
# 	hps_sdram_p0
# End time: 21:49:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:50:00 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_addr_cmd_pads
# End time: 21:50:00 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:50:00 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_io_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_io_pads
# End time: 21:50:00 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:50:00 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 
# -- Compiling module hps_sdram_p0_acv_hard_memphy
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_memphy
# End time: 21:50:00 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:50:00 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v 
# -- Compiling module hps_sdram_p0_acv_ldc
# 
# Top level modules:
# 	hps_sdram_p0_acv_ldc
# End time: 21:50:00 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:50:00 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v 
# -- Compiling module hps_sdram_p0_altdqdqs
# 
# Top level modules:
# 	hps_sdram_p0_altdqdqs
# End time: 21:50:00 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:50:00 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 
# -- Compiling module hps_sdram_p0_clock_pair_generator
# 
# Top level modules:
# 	hps_sdram_p0_clock_pair_generator
# End time: 21:50:00 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:50:00 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v 
# -- Compiling module hps_sdram_p0_generic_ddio
# 
# Top level modules:
# 	hps_sdram_p0_generic_ddio
# End time: 21:50:00 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:50:00 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv 
# -- Compiling module hps_sdram_pll
# 
# Top level modules:
# 	hps_sdram_pll
# End time: 21:50:00 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:50:00 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:50:00 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:50:00 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:50:00 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -i -l msim_transcript -do DE1_SoC_Computer_run_msim_rtl_verilog.do -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer
# vsim -i -l msim_transcript -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer 
# Start time: 21:50:08 on Feb 27,2018
# Loading work.DE1_SoC_Computer
# Loading work.signed_mult
# Loading work.integrator
# Loading work.HexDigit
# Loading Computer_System.Computer_System
# Loading Computer_System.Computer_System_ARM_A9_HPS
# Loading sv_std.std
# Loading Computer_System.Computer_System_ARM_A9_HPS_fpga_interfaces
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_clocks_resets
# Loading Computer_System.verbosity_pkg
# Loading Computer_System.altera_avalon_reset_source
# Loading Computer_System.altera_avalon_clock_source
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.verbosity_pkg
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.h2f_warm_reset_handshake_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_cold_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_debug_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_warm_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_dbg_apb
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_sideband_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_tpiu_trace
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.tpiu_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_boot_from_fpga
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.boot_from_fpga_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_fpga2hps
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv(86): Instantiation of 'mgc_axi_slave' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/fpga2hps File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga_light_weight
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv(67): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga_light_weight File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv(84): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.hps_sdram
# Loading Computer_System.hps_sdram_pll
# Loading Computer_System.hps_sdram_p0
# Loading Computer_System.hps_sdram_p0_acv_hard_memphy
# Loading Computer_System.hps_sdram_p0_acv_ldc
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.altsyncram
# Loading Computer_System.hps_sdram_p0_acv_hard_io_pads
# Loading Computer_System.hps_sdram_p0_acv_hard_addr_cmd_pads
# Loading Computer_System.hps_sdram_p0_generic_ddio
# Loading Computer_System.altera_mem_if_hhp_qseq_synth_top
# Loading Computer_System.altera_mem_if_hard_memory_controller_top_cyclonev
# Loading Computer_System.altera_mem_if_oct_cyclonev
# Loading Computer_System.altera_mem_if_dll_cyclonev
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_interrupts
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_avalon_interrupt_sink
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(86): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(96): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(106): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(116): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(126): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(136): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(146): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(156): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(166): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(176): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(186): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(196): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(206): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(216): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(226): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(236): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(246): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(256): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(266): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(276): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(286): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(296): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(306): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(316): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(326): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(336): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(346): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(356): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(366): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(376): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(386): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(396): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(406): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(416): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(426): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(436): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(446): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(456): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(466): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(476): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(486): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(496): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io_border
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(127): Instantiation of 'cyclonev_hps_peripheral_emac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(167): Instantiation of 'cyclonev_hps_peripheral_qspi' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(207): Instantiation of 'cyclonev_hps_peripheral_sdmmc' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(241): Instantiation of 'cyclonev_hps_peripheral_usb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(287): Instantiation of 'cyclonev_hps_peripheral_spi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(306): Instantiation of 'cyclonev_hps_peripheral_uart' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(316): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(332): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_peripheral_gpio
# Loading Computer_System.Computer_System_AV_Config
# Loading Computer_System.altera_up_av_config_auto_init
# Loading Computer_System.altera_up_av_config_auto_init_ob_de1_soc
# Loading Computer_System.altera_up_av_config_auto_init_ob_audio
# Loading Computer_System.altera_up_av_config_auto_init_ob_adv7180
# Loading Computer_System.altera_up_av_config_serial_bus_controller
# Loading Computer_System.altera_up_slow_clock_generator
# Loading Computer_System.Computer_System_Bus_master_video
# Loading Computer_System.Computer_System_Onchip_SRAM
# Loading Computer_System.altera_up_avalon_video_dma_ctrl_addr_trans
# Loading Computer_System.Computer_System_SDRAM
# Loading Computer_System.Computer_System_SDRAM_input_efifo_module
# Loading Computer_System.Computer_System_System_PLL
# Loading Computer_System.Computer_System_System_PLL_sys_pll
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_lnsim_functions
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_pll
# Loading Computer_System.altera_up_avalon_reset_from_locked_signal
# Loading Computer_System.Computer_System_VGA_Subsystem
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# Loading Computer_System.altera_up_video_alpha_blender_normal
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Char_Buffer
# Loading Computer_System.altera_up_video_128_character_rom
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Controller
# Loading Computer_System.altera_up_avalon_video_vga_timing
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_mixed_widths
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_low_latency
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_dffpipe
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# Loading Computer_System.altera_reset_controller
# Loading Computer_System.Computer_System_mm_interconnect_0
# Loading Computer_System.altera_merlin_master_translator
# Loading Computer_System.altera_merlin_slave_translator
# Loading Computer_System.altera_merlin_axi_master_ni
# Loading Computer_System.altera_merlin_master_agent
# Loading Computer_System.altera_merlin_slave_agent
# Loading Computer_System.altera_merlin_burst_uncompressor
# Loading Computer_System.altera_avalon_sc_fifo
# Loading Computer_System.Computer_System_mm_interconnect_0_router
# Loading Computer_System.Computer_System_mm_interconnect_0_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007_default_decode
# Loading Computer_System.altera_merlin_traffic_limiter
# Loading Computer_System.altera_merlin_burst_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux
# Loading Computer_System.altera_merlin_arbitrator
# Loading Computer_System.altera_merlin_arb_adder
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux_002
# Loading Computer_System.altera_merlin_width_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_1
# Loading Computer_System.Computer_System_mm_interconnect_1_router
# Loading Computer_System.Computer_System_mm_interconnect_1_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_mux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_2
# Loading Computer_System.Computer_System_irq_mapper
# Error loading design
# End time: 21:50:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 53, Warnings: 0
vsim -i -l msim_transcript -do DE1_SoC_Computer_run_msim_rtl_verilog.do -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer
# vsim -i -l msim_transcript -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer 
# Start time: 21:52:01 on Feb 27,2018
# Loading work.DE1_SoC_Computer
# Loading work.signed_mult
# Loading work.integrator
# Loading work.HexDigit
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v(376): Instantiation of 'Computer_System' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v
#         Searched libraries:
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/work
# Error loading design
# End time: 21:52:01 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of DE1_SoC_Computer.v was successful.
vsim -i -l msim_transcript -do DE1_SoC_Computer_run_msim_rtl_verilog.do -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer
# vsim -i -l msim_transcript -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer 
# Start time: 21:55:51 on Feb 27,2018
# Loading work.DE1_SoC_Computer
# Loading work.signed_mult
# Loading work.integrator
# Loading work.HexDigit
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v(376): Instantiation of 'Computer_System' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v
#         Searched libraries:
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/work
# Error loading design
# End time: 21:55:51 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -i -l msim_transcript -do DE1_SoC_Computer_run_msim_rtl_verilog.do -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer
# vsim -i -l msim_transcript -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer 
# Start time: 21:55:58 on Feb 27,2018
# Loading work.DE1_SoC_Computer
# Loading work.signed_mult
# Loading work.integrator
# Loading work.HexDigit
# Loading Computer_System.Computer_System
# Loading Computer_System.Computer_System_ARM_A9_HPS
# Loading sv_std.std
# Loading Computer_System.Computer_System_ARM_A9_HPS_fpga_interfaces
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_clocks_resets
# Loading Computer_System.verbosity_pkg
# Loading Computer_System.altera_avalon_reset_source
# Loading Computer_System.altera_avalon_clock_source
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.verbosity_pkg
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.h2f_warm_reset_handshake_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_cold_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_debug_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_warm_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_dbg_apb
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_sideband_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_tpiu_trace
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.tpiu_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_boot_from_fpga
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.boot_from_fpga_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_fpga2hps
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv(86): Instantiation of 'mgc_axi_slave' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/fpga2hps File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga_light_weight
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv(67): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga_light_weight File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv(84): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.hps_sdram
# Loading Computer_System.hps_sdram_pll
# Loading Computer_System.hps_sdram_p0
# Loading Computer_System.hps_sdram_p0_acv_hard_memphy
# Loading Computer_System.hps_sdram_p0_acv_ldc
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.altsyncram
# Loading Computer_System.hps_sdram_p0_acv_hard_io_pads
# Loading Computer_System.hps_sdram_p0_acv_hard_addr_cmd_pads
# Loading Computer_System.hps_sdram_p0_generic_ddio
# Loading Computer_System.altera_mem_if_hhp_qseq_synth_top
# Loading Computer_System.altera_mem_if_hard_memory_controller_top_cyclonev
# Loading Computer_System.altera_mem_if_oct_cyclonev
# Loading Computer_System.altera_mem_if_dll_cyclonev
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_interrupts
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_avalon_interrupt_sink
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(86): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(96): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(106): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(116): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(126): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(136): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(146): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(156): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(166): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(176): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(186): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(196): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(206): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(216): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(226): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(236): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(246): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(256): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(266): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(276): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(286): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(296): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(306): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(316): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(326): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(336): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(346): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(356): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(366): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(376): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(386): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(396): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(406): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(416): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(426): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(436): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(446): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(456): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(466): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(476): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(486): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(496): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io_border
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(127): Instantiation of 'cyclonev_hps_peripheral_emac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(167): Instantiation of 'cyclonev_hps_peripheral_qspi' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(207): Instantiation of 'cyclonev_hps_peripheral_sdmmc' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(241): Instantiation of 'cyclonev_hps_peripheral_usb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(287): Instantiation of 'cyclonev_hps_peripheral_spi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(306): Instantiation of 'cyclonev_hps_peripheral_uart' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(316): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(332): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_peripheral_gpio
# Loading Computer_System.Computer_System_AV_Config
# Loading Computer_System.altera_up_av_config_auto_init
# Loading Computer_System.altera_up_av_config_auto_init_ob_de1_soc
# Loading Computer_System.altera_up_av_config_auto_init_ob_audio
# Loading Computer_System.altera_up_av_config_auto_init_ob_adv7180
# Loading Computer_System.altera_up_av_config_serial_bus_controller
# Loading Computer_System.altera_up_slow_clock_generator
# Loading Computer_System.Computer_System_Bus_master_video
# Loading Computer_System.Computer_System_Onchip_SRAM
# Loading Computer_System.altera_up_avalon_video_dma_ctrl_addr_trans
# Loading Computer_System.Computer_System_SDRAM
# Loading Computer_System.Computer_System_SDRAM_input_efifo_module
# Loading Computer_System.Computer_System_System_PLL
# Loading Computer_System.Computer_System_System_PLL_sys_pll
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_lnsim_functions
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_pll
# Loading Computer_System.altera_up_avalon_reset_from_locked_signal
# Loading Computer_System.Computer_System_VGA_Subsystem
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# Loading Computer_System.altera_up_video_alpha_blender_normal
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Char_Buffer
# Loading Computer_System.altera_up_video_128_character_rom
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Controller
# Loading Computer_System.altera_up_avalon_video_vga_timing
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_mixed_widths
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_low_latency
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_dffpipe
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# Loading Computer_System.altera_reset_controller
# Loading Computer_System.Computer_System_mm_interconnect_0
# Loading Computer_System.altera_merlin_master_translator
# Loading Computer_System.altera_merlin_slave_translator
# Loading Computer_System.altera_merlin_axi_master_ni
# Loading Computer_System.altera_merlin_master_agent
# Loading Computer_System.altera_merlin_slave_agent
# Loading Computer_System.altera_merlin_burst_uncompressor
# Loading Computer_System.altera_avalon_sc_fifo
# Loading Computer_System.Computer_System_mm_interconnect_0_router
# Loading Computer_System.Computer_System_mm_interconnect_0_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007_default_decode
# Loading Computer_System.altera_merlin_traffic_limiter
# Loading Computer_System.altera_merlin_burst_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux
# Loading Computer_System.altera_merlin_arbitrator
# Loading Computer_System.altera_merlin_arb_adder
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux_002
# Loading Computer_System.altera_merlin_width_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_1
# Loading Computer_System.Computer_System_mm_interconnect_1_router
# Loading Computer_System.Computer_System_mm_interconnect_1_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_mux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_2
# Loading Computer_System.Computer_System_irq_mapper
# Error loading design
# End time: 21:55:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 53, Warnings: 0
vsim -i -l msim_transcript -do DE1_SoC_Computer_run_msim_rtl_verilog.do -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer
# vsim -i -l msim_transcript -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer 
# Start time: 21:56:05 on Feb 27,2018
# Loading work.DE1_SoC_Computer
# Loading work.signed_mult
# Loading work.integrator
# Loading work.HexDigit
# Loading Computer_System.Computer_System
# Loading Computer_System.Computer_System_ARM_A9_HPS
# Loading sv_std.std
# Loading Computer_System.Computer_System_ARM_A9_HPS_fpga_interfaces
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_clocks_resets
# Loading Computer_System.verbosity_pkg
# Loading Computer_System.altera_avalon_reset_source
# Loading Computer_System.altera_avalon_clock_source
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.verbosity_pkg
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.h2f_warm_reset_handshake_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_cold_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_debug_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_warm_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_dbg_apb
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_sideband_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_tpiu_trace
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.tpiu_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_boot_from_fpga
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.boot_from_fpga_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_fpga2hps
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv(86): Instantiation of 'mgc_axi_slave' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/fpga2hps File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga_light_weight
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv(67): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga_light_weight File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv(84): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.hps_sdram
# Loading Computer_System.hps_sdram_pll
# Loading Computer_System.hps_sdram_p0
# Loading Computer_System.hps_sdram_p0_acv_hard_memphy
# Loading Computer_System.hps_sdram_p0_acv_ldc
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.altsyncram
# Loading Computer_System.hps_sdram_p0_acv_hard_io_pads
# Loading Computer_System.hps_sdram_p0_acv_hard_addr_cmd_pads
# Loading Computer_System.hps_sdram_p0_generic_ddio
# Loading Computer_System.altera_mem_if_hhp_qseq_synth_top
# Loading Computer_System.altera_mem_if_hard_memory_controller_top_cyclonev
# Loading Computer_System.altera_mem_if_oct_cyclonev
# Loading Computer_System.altera_mem_if_dll_cyclonev
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_interrupts
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_avalon_interrupt_sink
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(86): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(96): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(106): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(116): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(126): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(136): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(146): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(156): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(166): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(176): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(186): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(196): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(206): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(216): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(226): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(236): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(246): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(256): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(266): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(276): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(286): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(296): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(306): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(316): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(326): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(336): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(346): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(356): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(366): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(376): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(386): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(396): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(406): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(416): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(426): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(436): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(446): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(456): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(466): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(476): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(486): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(496): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io_border
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(127): Instantiation of 'cyclonev_hps_peripheral_emac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(167): Instantiation of 'cyclonev_hps_peripheral_qspi' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(207): Instantiation of 'cyclonev_hps_peripheral_sdmmc' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(241): Instantiation of 'cyclonev_hps_peripheral_usb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(287): Instantiation of 'cyclonev_hps_peripheral_spi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(306): Instantiation of 'cyclonev_hps_peripheral_uart' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(316): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(332): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_peripheral_gpio
# Loading Computer_System.Computer_System_AV_Config
# Loading Computer_System.altera_up_av_config_auto_init
# Loading Computer_System.altera_up_av_config_auto_init_ob_de1_soc
# Loading Computer_System.altera_up_av_config_auto_init_ob_audio
# Loading Computer_System.altera_up_av_config_auto_init_ob_adv7180
# Loading Computer_System.altera_up_av_config_serial_bus_controller
# Loading Computer_System.altera_up_slow_clock_generator
# Loading Computer_System.Computer_System_Bus_master_video
# Loading Computer_System.Computer_System_Onchip_SRAM
# Loading Computer_System.altera_up_avalon_video_dma_ctrl_addr_trans
# Loading Computer_System.Computer_System_SDRAM
# Loading Computer_System.Computer_System_SDRAM_input_efifo_module
# Loading Computer_System.Computer_System_System_PLL
# Loading Computer_System.Computer_System_System_PLL_sys_pll
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_lnsim_functions
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_pll
# Loading Computer_System.altera_up_avalon_reset_from_locked_signal
# Loading Computer_System.Computer_System_VGA_Subsystem
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# Loading Computer_System.altera_up_video_alpha_blender_normal
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Char_Buffer
# Loading Computer_System.altera_up_video_128_character_rom
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Controller
# Loading Computer_System.altera_up_avalon_video_vga_timing
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_mixed_widths
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_low_latency
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_dffpipe
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# Loading Computer_System.altera_reset_controller
# Loading Computer_System.Computer_System_mm_interconnect_0
# Loading Computer_System.altera_merlin_master_translator
# Loading Computer_System.altera_merlin_slave_translator
# Loading Computer_System.altera_merlin_axi_master_ni
# Loading Computer_System.altera_merlin_master_agent
# Loading Computer_System.altera_merlin_slave_agent
# Loading Computer_System.altera_merlin_burst_uncompressor
# Loading Computer_System.altera_avalon_sc_fifo
# Loading Computer_System.Computer_System_mm_interconnect_0_router
# Loading Computer_System.Computer_System_mm_interconnect_0_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007_default_decode
# Loading Computer_System.altera_merlin_traffic_limiter
# Loading Computer_System.altera_merlin_burst_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux
# Loading Computer_System.altera_merlin_arbitrator
# Loading Computer_System.altera_merlin_arb_adder
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux_002
# Loading Computer_System.altera_merlin_width_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_1
# Loading Computer_System.Computer_System_mm_interconnect_1_router
# Loading Computer_System.Computer_System_mm_interconnect_1_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_mux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_2
# Loading Computer_System.Computer_System_irq_mapper
# Error loading design
# End time: 21:56:06 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 53, Warnings: 0
vsim -i -l msim_transcript -do DE1_SoC_Computer_run_msim_rtl_verilog.do -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev work.DE1_SoC_Computer -Lf /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# vsim -i -l msim_transcript -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev work.DE1_SoC_Computer -Lf /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS 
# Start time: 21:56:38 on Feb 27,2018
# Loading work.DE1_SoC_Computer
# Loading work.signed_mult
# Loading work.integrator
# Loading work.HexDigit
# Loading Computer_System.Computer_System
# Loading sv_std.std
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.Computer_System_ARM_A9_HPS
# Loading Computer_System.Computer_System_ARM_A9_HPS_fpga_interfaces
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_clocks_resets
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.verbosity_pkg
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_avalon_reset_source
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_avalon_clock_source
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.h2f_warm_reset_handshake_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_cold_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_debug_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_warm_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_dbg_apb
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_sideband_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_tpiu_trace
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.tpiu_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_boot_from_fpga
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.boot_from_fpga_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_fpga2hps
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv(86): Instantiation of 'mgc_axi_slave' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/fpga2hps File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga_light_weight
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv(67): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga_light_weight File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv(84): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.hps_sdram
# Loading Computer_System.hps_sdram_pll
# Loading Computer_System.hps_sdram_p0
# Loading Computer_System.hps_sdram_p0_acv_hard_memphy
# Loading Computer_System.hps_sdram_p0_acv_ldc
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.altsyncram
# Loading Computer_System.hps_sdram_p0_acv_hard_io_pads
# Loading Computer_System.hps_sdram_p0_acv_hard_addr_cmd_pads
# Loading Computer_System.hps_sdram_p0_generic_ddio
# Loading Computer_System.altera_mem_if_hhp_qseq_synth_top
# Loading Computer_System.altera_mem_if_hard_memory_controller_top_cyclonev
# Loading Computer_System.altera_mem_if_oct_cyclonev
# Loading Computer_System.altera_mem_if_dll_cyclonev
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_interrupts
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_avalon_interrupt_sink
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(86): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(96): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(106): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(116): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(126): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(136): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(146): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(156): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(166): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(176): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(186): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(196): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(206): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(216): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(226): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(236): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(246): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(256): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(266): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(276): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(286): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(296): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(306): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(316): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(326): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(336): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(346): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(356): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(366): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(376): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(386): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(396): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(406): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(416): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(426): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(436): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(446): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(456): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(466): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(476): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(486): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(496): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.Computer_System_ARM_A9_HPS_hps_io
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io_border
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(127): Instantiation of 'cyclonev_hps_peripheral_emac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(167): Instantiation of 'cyclonev_hps_peripheral_qspi' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(207): Instantiation of 'cyclonev_hps_peripheral_sdmmc' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(241): Instantiation of 'cyclonev_hps_peripheral_usb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(287): Instantiation of 'cyclonev_hps_peripheral_spi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(306): Instantiation of 'cyclonev_hps_peripheral_uart' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(316): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(332): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_peripheral_gpio
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.Computer_System_AV_Config
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_up_av_config_auto_init
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_up_av_config_auto_init_ob_de1_soc
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_up_av_config_auto_init_ob_audio
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_up_av_config_auto_init_ob_adv7180
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_up_av_config_serial_bus_controller
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_up_slow_clock_generator
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.Computer_System_Bus_master_video
# Loading Computer_System.Computer_System_Onchip_SRAM
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_up_avalon_video_dma_ctrl_addr_trans
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.Computer_System_SDRAM
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.Computer_System_SDRAM_input_efifo_module
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.Computer_System_System_PLL
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.Computer_System_System_PLL_sys_pll
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_lnsim_functions
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_pll
# Loading Computer_System.altera_up_avalon_reset_from_locked_signal
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.Computer_System_VGA_Subsystem
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# Loading Computer_System.altera_up_video_alpha_blender_normal
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Char_Buffer
# Loading Computer_System.altera_up_video_128_character_rom
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Controller
# Loading Computer_System.altera_up_avalon_video_vga_timing
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_mixed_widths
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_low_latency
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_dffpipe
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# Loading Computer_System.altera_reset_controller
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.Computer_System_mm_interconnect_0
# Loading Computer_System.altera_merlin_master_translator
# Loading Computer_System.altera_merlin_slave_translator
# Loading Computer_System.altera_merlin_axi_master_ni
# Loading Computer_System.altera_merlin_master_agent
# Loading Computer_System.altera_merlin_slave_agent
# Loading Computer_System.altera_merlin_burst_uncompressor
# Loading Computer_System.altera_avalon_sc_fifo
# Loading Computer_System.Computer_System_mm_interconnect_0_router
# Loading Computer_System.Computer_System_mm_interconnect_0_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007_default_decode
# Loading Computer_System.altera_merlin_traffic_limiter
# Loading Computer_System.altera_merlin_burst_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux
# Loading Computer_System.altera_merlin_arbitrator
# Loading Computer_System.altera_merlin_arb_adder
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux_002
# Loading Computer_System.altera_merlin_width_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.Computer_System_mm_interconnect_1
# Loading Computer_System.Computer_System_mm_interconnect_1_router
# Loading Computer_System.Computer_System_mm_interconnect_1_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_mux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_mux
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.Computer_System_mm_interconnect_2
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.Computer_System_irq_mapper
# Error loading design
# End time: 21:56:39 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 53, Warnings: 0
vsim -i -l msim_transcript -do DE1_SoC_Computer_run_msim_rtl_verilog.do -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer
# vsim -i -l msim_transcript -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer 
# Start time: 22:01:10 on Feb 27,2018
# Loading work.DE1_SoC_Computer
# Loading work.signed_mult
# Loading work.integrator
# Loading work.HexDigit
# Loading Computer_System.Computer_System
# Loading Computer_System.Computer_System_ARM_A9_HPS
# Loading sv_std.std
# Loading Computer_System.Computer_System_ARM_A9_HPS_fpga_interfaces
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_clocks_resets
# Loading Computer_System.verbosity_pkg
# Loading Computer_System.altera_avalon_reset_source
# Loading Computer_System.altera_avalon_clock_source
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.verbosity_pkg
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.h2f_warm_reset_handshake_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_cold_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_debug_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_warm_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_dbg_apb
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_sideband_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_tpiu_trace
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.tpiu_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_boot_from_fpga
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.boot_from_fpga_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_fpga2hps
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv(86): Instantiation of 'mgc_axi_slave' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/fpga2hps File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga_light_weight
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv(67): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga_light_weight File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv(84): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.hps_sdram
# Loading Computer_System.hps_sdram_pll
# Loading Computer_System.hps_sdram_p0
# Loading Computer_System.hps_sdram_p0_acv_hard_memphy
# Loading Computer_System.hps_sdram_p0_acv_ldc
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.altsyncram
# Loading Computer_System.hps_sdram_p0_acv_hard_io_pads
# Loading Computer_System.hps_sdram_p0_acv_hard_addr_cmd_pads
# Loading Computer_System.hps_sdram_p0_generic_ddio
# Loading Computer_System.altera_mem_if_hhp_qseq_synth_top
# Loading Computer_System.altera_mem_if_hard_memory_controller_top_cyclonev
# Loading Computer_System.altera_mem_if_oct_cyclonev
# Loading Computer_System.altera_mem_if_dll_cyclonev
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_interrupts
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_avalon_interrupt_sink
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(86): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(96): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(106): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(116): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(126): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(136): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(146): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(156): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(166): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(176): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(186): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(196): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(206): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(216): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(226): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(236): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(246): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(256): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(266): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(276): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(286): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(296): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(306): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(316): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(326): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(336): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(346): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(356): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(366): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(376): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(386): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(396): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(406): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(416): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(426): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(436): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(446): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(456): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(466): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(476): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(486): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(496): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io_border
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(127): Instantiation of 'cyclonev_hps_peripheral_emac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(167): Instantiation of 'cyclonev_hps_peripheral_qspi' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(207): Instantiation of 'cyclonev_hps_peripheral_sdmmc' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(241): Instantiation of 'cyclonev_hps_peripheral_usb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(287): Instantiation of 'cyclonev_hps_peripheral_spi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(306): Instantiation of 'cyclonev_hps_peripheral_uart' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(316): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(332): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_peripheral_gpio
# Loading Computer_System.Computer_System_AV_Config
# Loading Computer_System.altera_up_av_config_auto_init
# Loading Computer_System.altera_up_av_config_auto_init_ob_de1_soc
# Loading Computer_System.altera_up_av_config_auto_init_ob_audio
# Loading Computer_System.altera_up_av_config_auto_init_ob_adv7180
# Loading Computer_System.altera_up_av_config_serial_bus_controller
# Loading Computer_System.altera_up_slow_clock_generator
# Loading Computer_System.Computer_System_Bus_master_video
# Loading Computer_System.Computer_System_Onchip_SRAM
# Loading Computer_System.altera_up_avalon_video_dma_ctrl_addr_trans
# Loading Computer_System.Computer_System_SDRAM
# Loading Computer_System.Computer_System_SDRAM_input_efifo_module
# Loading Computer_System.Computer_System_System_PLL
# Loading Computer_System.Computer_System_System_PLL_sys_pll
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_lnsim_functions
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_pll
# Loading Computer_System.altera_up_avalon_reset_from_locked_signal
# Loading Computer_System.Computer_System_VGA_Subsystem
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# Loading Computer_System.altera_up_video_alpha_blender_normal
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Char_Buffer
# Loading Computer_System.altera_up_video_128_character_rom
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Controller
# Loading Computer_System.altera_up_avalon_video_vga_timing
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_mixed_widths
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_low_latency
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_dffpipe
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# Loading Computer_System.altera_reset_controller
# Loading Computer_System.Computer_System_mm_interconnect_0
# Loading Computer_System.altera_merlin_master_translator
# Loading Computer_System.altera_merlin_slave_translator
# Loading Computer_System.altera_merlin_axi_master_ni
# Loading Computer_System.altera_merlin_master_agent
# Loading Computer_System.altera_merlin_slave_agent
# Loading Computer_System.altera_merlin_burst_uncompressor
# Loading Computer_System.altera_avalon_sc_fifo
# Loading Computer_System.Computer_System_mm_interconnect_0_router
# Loading Computer_System.Computer_System_mm_interconnect_0_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007_default_decode
# Loading Computer_System.altera_merlin_traffic_limiter
# Loading Computer_System.altera_merlin_burst_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux
# Loading Computer_System.altera_merlin_arbitrator
# Loading Computer_System.altera_merlin_arb_adder
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux_002
# Loading Computer_System.altera_merlin_width_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_1
# Loading Computer_System.Computer_System_mm_interconnect_1_router
# Loading Computer_System.Computer_System_mm_interconnect_1_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_mux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_2
# Loading Computer_System.Computer_System_irq_mapper
# Error loading design
# End time: 22:01:11 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 53, Warnings: 0
vlog -work Computer_System -refresh -force_refresh
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:01:25 on Feb 27,2018
# vlog -reportprogress 300 -work Computer_System -refresh -force_refresh 
# -- Refreshing module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# -- Refreshing module altera_avalon_clock_source
# -- Importing package verbosity_pkg
# -- Refreshing module altera_avalon_reset_source
# -- Refreshing module altera_avalon_sc_fifo
# -- Refreshing module altera_mem_if_dll_cyclonev
# -- Refreshing module altera_mem_if_hard_memory_controller_top_cyclonev
# -- Refreshing module altera_mem_if_hhp_qseq_synth_top
# -- Refreshing module altera_mem_if_oct_cyclonev
# -- Refreshing module altera_merlin_address_alignment
# -- Refreshing module altera_merlin_arb_adder
# -- Refreshing module altera_merlin_arbitrator
# -- Refreshing module altera_merlin_axi_master_ni
# -- Refreshing module altera_merlin_burst_adapter
# -- Refreshing module altera_merlin_burst_adapter_13_1
# -- Refreshing module altera_merlin_burst_adapter_adder
# -- Refreshing module altera_merlin_burst_adapter_burstwrap_increment
# -- Refreshing module altera_merlin_burst_adapter_min
# -- Refreshing module altera_merlin_burst_adapter_subtractor
# -- Refreshing module altera_merlin_burst_adapter_uncompressed_only
# -- Refreshing module altera_merlin_burst_uncompressor
# -- Refreshing module altera_merlin_master_agent
# -- Refreshing module altera_merlin_master_translator
# -- Refreshing module altera_merlin_slave_agent
# -- Refreshing module altera_merlin_slave_translator
# -- Refreshing module altera_merlin_traffic_limiter
# -- Refreshing module altera_merlin_width_adapter
# -- Refreshing module altera_reset_controller
# -- Refreshing module altera_reset_synchronizer
# -- Refreshing module altera_up_av_config_auto_init
# -- Refreshing module altera_up_av_config_auto_init_ob_adv7180
# -- Refreshing module altera_up_av_config_auto_init_ob_audio
# -- Refreshing module altera_up_av_config_auto_init_ob_de1_soc
# -- Refreshing module altera_up_av_config_serial_bus_controller
# -- Refreshing module altera_up_avalon_reset_from_locked_signal
# -- Refreshing module altera_up_avalon_video_dma_ctrl_addr_trans
# -- Refreshing module altera_up_avalon_video_vga_timing
# -- Refreshing module altera_up_slow_clock_generator
# -- Refreshing module altera_up_video_128_character_rom
# -- Refreshing module altera_up_video_alpha_blender_normal
# -- Refreshing module arriav_hps_interface_peripheral_i2c
# -- Refreshing package avalon_utilities_pkg
# -- Refreshing module Computer_System
# -- Refreshing module Computer_System_ARM_A9_HPS
# -- Refreshing module Computer_System_ARM_A9_HPS_fpga_interfaces
# -- Refreshing module Computer_System_ARM_A9_HPS_hps_io
# -- Refreshing module Computer_System_ARM_A9_HPS_hps_io_border
# -- Refreshing module Computer_System_AV_Config
# -- Refreshing module Computer_System_Bus_master_video
# -- Refreshing module Computer_System_irq_mapper
# -- Refreshing module Computer_System_mm_interconnect_0
# -- Refreshing module Computer_System_mm_interconnect_0_avalon_st_adapter
# -- Refreshing module Computer_System_mm_interconnect_0_avalon_st_adapter_001
# -- Refreshing module Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# -- Refreshing module Computer_System_mm_interconnect_0_avalon_st_adapter_002
# -- Refreshing module Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# -- Refreshing module Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# -- Refreshing module Computer_System_mm_interconnect_0_cmd_demux
# -- Refreshing module Computer_System_mm_interconnect_0_cmd_demux_002
# -- Refreshing module Computer_System_mm_interconnect_0_cmd_demux_003
# -- Refreshing module Computer_System_mm_interconnect_0_cmd_mux
# -- Refreshing module Computer_System_mm_interconnect_0_cmd_mux_001
# -- Refreshing module Computer_System_mm_interconnect_0_cmd_mux_002
# -- Refreshing module Computer_System_mm_interconnect_0_cmd_mux_003
# -- Refreshing module Computer_System_mm_interconnect_0_router
# -- Refreshing module Computer_System_mm_interconnect_0_router_002
# -- Refreshing module Computer_System_mm_interconnect_0_router_002_default_decode
# -- Refreshing module Computer_System_mm_interconnect_0_router_003
# -- Refreshing module Computer_System_mm_interconnect_0_router_003_default_decode
# -- Refreshing module Computer_System_mm_interconnect_0_router_004
# -- Refreshing module Computer_System_mm_interconnect_0_router_004_default_decode
# -- Refreshing module Computer_System_mm_interconnect_0_router_005
# -- Refreshing module Computer_System_mm_interconnect_0_router_005_default_decode
# -- Refreshing module Computer_System_mm_interconnect_0_router_006
# -- Refreshing module Computer_System_mm_interconnect_0_router_006_default_decode
# -- Refreshing module Computer_System_mm_interconnect_0_router_007
# -- Refreshing module Computer_System_mm_interconnect_0_router_007_default_decode
# -- Refreshing module Computer_System_mm_interconnect_0_router_default_decode
# -- Refreshing module Computer_System_mm_interconnect_0_rsp_demux
# -- Refreshing module Computer_System_mm_interconnect_0_rsp_demux_001
# -- Refreshing module Computer_System_mm_interconnect_0_rsp_demux_003
# -- Refreshing module Computer_System_mm_interconnect_0_rsp_mux
# -- Refreshing module Computer_System_mm_interconnect_0_rsp_mux_002
# -- Refreshing module Computer_System_mm_interconnect_1
# -- Refreshing module Computer_System_mm_interconnect_1_cmd_demux
# -- Refreshing module Computer_System_mm_interconnect_1_cmd_mux
# -- Refreshing module Computer_System_mm_interconnect_1_router
# -- Refreshing module Computer_System_mm_interconnect_1_router_002
# -- Refreshing module Computer_System_mm_interconnect_1_router_002_default_decode
# -- Refreshing module Computer_System_mm_interconnect_1_router_default_decode
# -- Refreshing module Computer_System_mm_interconnect_1_rsp_demux
# -- Refreshing module Computer_System_mm_interconnect_1_rsp_mux
# -- Refreshing module Computer_System_mm_interconnect_2
# -- Refreshing module Computer_System_Onchip_SRAM
# -- Refreshing module Computer_System_SDRAM
# -- Refreshing module Computer_System_SDRAM_input_efifo_module
# -- Refreshing module Computer_System_System_PLL
# -- Refreshing module Computer_System_System_PLL_sys_pll
# -- Refreshing module Computer_System_VGA_Subsystem
# -- Refreshing module Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# -- Refreshing module Computer_System_VGA_Subsystem_VGA_Char_Buffer
# -- Refreshing module Computer_System_VGA_Subsystem_VGA_Controller
# -- Refreshing module Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# -- Refreshing module Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# -- Refreshing module Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# -- Refreshing module Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# -- Refreshing module Computer_System_VGA_Subsystem_VGA_PLL
# -- Refreshing module Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# -- Refreshing module cyclonev_hps_interface_peripheral_i2c
# -- Refreshing module hps_sdram
# -- Refreshing module hps_sdram_p0
# -- Refreshing module hps_sdram_p0_acv_hard_addr_cmd_pads
# -- Refreshing module hps_sdram_p0_acv_hard_io_pads
# -- Refreshing module hps_sdram_p0_acv_hard_memphy
# -- Refreshing module hps_sdram_p0_acv_ldc
# -- Refreshing module hps_sdram_p0_altdqdqs
# -- Refreshing module hps_sdram_p0_clock_pair_generator
# -- Refreshing module hps_sdram_p0_generic_ddio
# -- Refreshing module hps_sdram_pll
# -- Refreshing module i2c_bfm
# -- Refreshing package verbosity_pkg
# End time: 22:01:25 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work Computer_System -refresh -force_refresh
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:01:25 on Feb 27,2018
# vcom -reportprogress 300 -work Computer_System -refresh -force_refresh 
# -- Skipping module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# -- Skipping module altera_avalon_clock_source
# -- Skipping module altera_avalon_reset_source
# -- Skipping module altera_avalon_sc_fifo
# -- Skipping module altera_mem_if_dll_cyclonev
# -- Skipping module altera_mem_if_hard_memory_controller_top_cyclonev
# -- Skipping module altera_mem_if_hhp_qseq_synth_top
# -- Skipping module altera_mem_if_oct_cyclonev
# -- Skipping module altera_merlin_address_alignment
# -- Skipping module altera_merlin_arb_adder
# -- Skipping module altera_merlin_arbitrator
# -- Skipping module altera_merlin_axi_master_ni
# -- Skipping module altera_merlin_burst_adapter
# -- Skipping module altera_merlin_burst_adapter_13_1
# -- Skipping module altera_merlin_burst_adapter_adder
# -- Skipping module altera_merlin_burst_adapter_burstwrap_increment
# -- Skipping module altera_merlin_burst_adapter_min
# -- Skipping module altera_merlin_burst_adapter_subtractor
# -- Skipping module altera_merlin_burst_adapter_uncompressed_only
# -- Skipping module altera_merlin_burst_uncompressor
# -- Skipping module altera_merlin_master_agent
# -- Skipping module altera_merlin_master_translator
# -- Skipping module altera_merlin_slave_agent
# -- Skipping module altera_merlin_slave_translator
# -- Skipping module altera_merlin_traffic_limiter
# -- Skipping module altera_merlin_width_adapter
# -- Skipping module altera_reset_controller
# -- Skipping module altera_reset_synchronizer
# -- Skipping module altera_up_av_config_auto_init
# -- Skipping module altera_up_av_config_auto_init_ob_adv7180
# -- Skipping module altera_up_av_config_auto_init_ob_audio
# -- Skipping module altera_up_av_config_auto_init_ob_de1_soc
# -- Skipping module altera_up_av_config_serial_bus_controller
# -- Skipping module altera_up_avalon_reset_from_locked_signal
# -- Skipping module altera_up_avalon_video_dma_ctrl_addr_trans
# -- Skipping module altera_up_avalon_video_vga_timing
# -- Skipping module altera_up_slow_clock_generator
# -- Skipping module altera_up_video_128_character_rom
# -- Skipping module altera_up_video_alpha_blender_normal
# -- Skipping module arriav_hps_interface_peripheral_i2c
# -- Skipping package avalon_utilities_pkg
# -- Skipping module Computer_System
# -- Skipping module Computer_System_ARM_A9_HPS
# -- Skipping module Computer_System_ARM_A9_HPS_fpga_interfaces
# -- Skipping module Computer_System_ARM_A9_HPS_hps_io
# -- Skipping module Computer_System_ARM_A9_HPS_hps_io_border
# -- Skipping module Computer_System_AV_Config
# -- Skipping module Computer_System_Bus_master_video
# -- Skipping module Computer_System_irq_mapper
# -- Skipping module Computer_System_mm_interconnect_0
# -- Skipping module Computer_System_mm_interconnect_0_avalon_st_adapter
# -- Skipping module Computer_System_mm_interconnect_0_avalon_st_adapter_001
# -- Skipping module Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# -- Skipping module Computer_System_mm_interconnect_0_avalon_st_adapter_002
# -- Skipping module Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# -- Skipping module Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# -- Skipping module Computer_System_mm_interconnect_0_cmd_demux
# -- Skipping module Computer_System_mm_interconnect_0_cmd_demux_002
# -- Skipping module Computer_System_mm_interconnect_0_cmd_demux_003
# -- Skipping module Computer_System_mm_interconnect_0_cmd_mux
# -- Skipping module Computer_System_mm_interconnect_0_cmd_mux_001
# -- Skipping module Computer_System_mm_interconnect_0_cmd_mux_002
# -- Skipping module Computer_System_mm_interconnect_0_cmd_mux_003
# -- Skipping module Computer_System_mm_interconnect_0_router
# -- Skipping module Computer_System_mm_interconnect_0_router_002
# -- Skipping module Computer_System_mm_interconnect_0_router_002_default_decode
# -- Skipping module Computer_System_mm_interconnect_0_router_003
# -- Skipping module Computer_System_mm_interconnect_0_router_003_default_decode
# -- Skipping module Computer_System_mm_interconnect_0_router_004
# -- Skipping module Computer_System_mm_interconnect_0_router_004_default_decode
# -- Skipping module Computer_System_mm_interconnect_0_router_005
# -- Skipping module Computer_System_mm_interconnect_0_router_005_default_decode
# -- Skipping module Computer_System_mm_interconnect_0_router_006
# -- Skipping module Computer_System_mm_interconnect_0_router_006_default_decode
# -- Skipping module Computer_System_mm_interconnect_0_router_007
# -- Skipping module Computer_System_mm_interconnect_0_router_007_default_decode
# -- Skipping module Computer_System_mm_interconnect_0_router_default_decode
# -- Skipping module Computer_System_mm_interconnect_0_rsp_demux
# -- Skipping module Computer_System_mm_interconnect_0_rsp_demux_001
# -- Skipping module Computer_System_mm_interconnect_0_rsp_demux_003
# -- Skipping module Computer_System_mm_interconnect_0_rsp_mux
# -- Skipping module Computer_System_mm_interconnect_0_rsp_mux_002
# -- Skipping module Computer_System_mm_interconnect_1
# -- Skipping module Computer_System_mm_interconnect_1_cmd_demux
# -- Skipping module Computer_System_mm_interconnect_1_cmd_mux
# -- Skipping module Computer_System_mm_interconnect_1_router
# -- Skipping module Computer_System_mm_interconnect_1_router_002
# -- Skipping module Computer_System_mm_interconnect_1_router_002_default_decode
# -- Skipping module Computer_System_mm_interconnect_1_router_default_decode
# -- Skipping module Computer_System_mm_interconnect_1_rsp_demux
# -- Skipping module Computer_System_mm_interconnect_1_rsp_mux
# -- Skipping module Computer_System_mm_interconnect_2
# -- Skipping module Computer_System_Onchip_SRAM
# -- Skipping module Computer_System_SDRAM
# -- Skipping module Computer_System_SDRAM_input_efifo_module
# -- Skipping module Computer_System_System_PLL
# -- Skipping module Computer_System_System_PLL_sys_pll
# -- Skipping module Computer_System_VGA_Subsystem
# -- Skipping module Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# -- Skipping module Computer_System_VGA_Subsystem_VGA_Char_Buffer
# -- Skipping module Computer_System_VGA_Subsystem_VGA_Controller
# -- Skipping module Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# -- Skipping module Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# -- Skipping module Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# -- Skipping module Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# -- Skipping module Computer_System_VGA_Subsystem_VGA_PLL
# -- Skipping module Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# -- Skipping module cyclonev_hps_interface_peripheral_i2c
# -- Skipping module hps_sdram
# -- Skipping module hps_sdram_p0
# -- Skipping module hps_sdram_p0_acv_hard_addr_cmd_pads
# -- Skipping module hps_sdram_p0_acv_hard_io_pads
# -- Skipping module hps_sdram_p0_acv_hard_memphy
# -- Skipping module hps_sdram_p0_acv_ldc
# -- Skipping module hps_sdram_p0_altdqdqs
# -- Skipping module hps_sdram_p0_clock_pair_generator
# -- Skipping module hps_sdram_p0_generic_ddio
# -- Skipping module hps_sdram_pll
# -- Skipping module i2c_bfm
# -- Skipping package verbosity_pkg
# End time: 22:01:25 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -i -l msim_transcript -do DE1_SoC_Computer_run_msim_rtl_verilog.do -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer
# vsim -i -l msim_transcript -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer 
# Start time: 22:01:48 on Feb 27,2018
# Loading work.DE1_SoC_Computer
# Loading work.signed_mult
# Loading work.integrator
# Loading work.HexDigit
# Loading Computer_System.Computer_System
# Loading Computer_System.Computer_System_ARM_A9_HPS
# Loading sv_std.std
# Loading Computer_System.Computer_System_ARM_A9_HPS_fpga_interfaces
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_clocks_resets
# Loading Computer_System.verbosity_pkg
# Loading Computer_System.altera_avalon_reset_source
# Loading Computer_System.altera_avalon_clock_source
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.verbosity_pkg
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.h2f_warm_reset_handshake_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_cold_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_debug_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_warm_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_dbg_apb
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_sideband_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_tpiu_trace
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.tpiu_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_boot_from_fpga
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.boot_from_fpga_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_fpga2hps
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv(86): Instantiation of 'mgc_axi_slave' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/fpga2hps File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga_light_weight
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv(67): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga_light_weight File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv(84): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.hps_sdram
# Loading Computer_System.hps_sdram_pll
# Loading Computer_System.hps_sdram_p0
# Loading Computer_System.hps_sdram_p0_acv_hard_memphy
# Loading Computer_System.hps_sdram_p0_acv_ldc
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.altsyncram
# Loading Computer_System.hps_sdram_p0_acv_hard_io_pads
# Loading Computer_System.hps_sdram_p0_acv_hard_addr_cmd_pads
# Loading Computer_System.hps_sdram_p0_generic_ddio
# Loading Computer_System.altera_mem_if_hhp_qseq_synth_top
# Loading Computer_System.altera_mem_if_hard_memory_controller_top_cyclonev
# Loading Computer_System.altera_mem_if_oct_cyclonev
# Loading Computer_System.altera_mem_if_dll_cyclonev
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_interrupts
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_avalon_interrupt_sink
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(86): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(96): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(106): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(116): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(126): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(136): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(146): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(156): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(166): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(176): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(186): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(196): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(206): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(216): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(226): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(236): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(246): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(256): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(266): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(276): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(286): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(296): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(306): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(316): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(326): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(336): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(346): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(356): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(366): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(376): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(386): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(396): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(406): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(416): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(426): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(436): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(446): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(456): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(466): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(476): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(486): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(496): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io_border
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(127): Instantiation of 'cyclonev_hps_peripheral_emac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(167): Instantiation of 'cyclonev_hps_peripheral_qspi' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(207): Instantiation of 'cyclonev_hps_peripheral_sdmmc' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(241): Instantiation of 'cyclonev_hps_peripheral_usb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(287): Instantiation of 'cyclonev_hps_peripheral_spi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(306): Instantiation of 'cyclonev_hps_peripheral_uart' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(316): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(332): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_peripheral_gpio
# Loading Computer_System.Computer_System_AV_Config
# Loading Computer_System.altera_up_av_config_auto_init
# Loading Computer_System.altera_up_av_config_auto_init_ob_de1_soc
# Loading Computer_System.altera_up_av_config_auto_init_ob_audio
# Loading Computer_System.altera_up_av_config_auto_init_ob_adv7180
# Loading Computer_System.altera_up_av_config_serial_bus_controller
# Loading Computer_System.altera_up_slow_clock_generator
# Loading Computer_System.Computer_System_Bus_master_video
# Loading Computer_System.Computer_System_Onchip_SRAM
# Loading Computer_System.altera_up_avalon_video_dma_ctrl_addr_trans
# Loading Computer_System.Computer_System_SDRAM
# Loading Computer_System.Computer_System_SDRAM_input_efifo_module
# Loading Computer_System.Computer_System_System_PLL
# Loading Computer_System.Computer_System_System_PLL_sys_pll
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_lnsim_functions
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_pll
# Loading Computer_System.altera_up_avalon_reset_from_locked_signal
# Loading Computer_System.Computer_System_VGA_Subsystem
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# Loading Computer_System.altera_up_video_alpha_blender_normal
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Char_Buffer
# Loading Computer_System.altera_up_video_128_character_rom
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Controller
# Loading Computer_System.altera_up_avalon_video_vga_timing
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_mixed_widths
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_low_latency
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_dffpipe
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# Loading Computer_System.altera_reset_controller
# Loading Computer_System.Computer_System_mm_interconnect_0
# Loading Computer_System.altera_merlin_master_translator
# Loading Computer_System.altera_merlin_slave_translator
# Loading Computer_System.altera_merlin_axi_master_ni
# Loading Computer_System.altera_merlin_master_agent
# Loading Computer_System.altera_merlin_slave_agent
# Loading Computer_System.altera_merlin_burst_uncompressor
# Loading Computer_System.altera_avalon_sc_fifo
# Loading Computer_System.Computer_System_mm_interconnect_0_router
# Loading Computer_System.Computer_System_mm_interconnect_0_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007_default_decode
# Loading Computer_System.altera_merlin_traffic_limiter
# Loading Computer_System.altera_merlin_burst_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux
# Loading Computer_System.altera_merlin_arbitrator
# Loading Computer_System.altera_merlin_arb_adder
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux_002
# Loading Computer_System.altera_merlin_width_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_1
# Loading Computer_System.Computer_System_mm_interconnect_1_router
# Loading Computer_System.Computer_System_mm_interconnect_1_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_mux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_2
# Loading Computer_System.Computer_System_irq_mapper
# Error loading design
# End time: 22:01:48 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 53, Warnings: 0
vlog -work /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS -refresh -force_refresh
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:00 on Feb 27,2018
# vlog -reportprogress 300 -work /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS -refresh -force_refresh 
# -- Refreshing module altera_avalon_clock_source
# -- Importing package verbosity_pkg
# -- Refreshing module altera_avalon_interrupt_sink
# -- Refreshing module altera_avalon_mm_slave_bfm
# -- Importing package avalon_mm_pkg
# -- Importing package avalon_utilities_pkg
# -- Refreshing module altera_avalon_reset_source
# -- Refreshing module altera_reset_synchronizer
# -- Refreshing module altera_up_av_config_auto_init
# -- Refreshing module altera_up_av_config_auto_init_d5m
# -- Refreshing module altera_up_av_config_auto_init_dc2
# -- Refreshing module altera_up_av_config_auto_init_lcm
# -- Refreshing module altera_up_av_config_auto_init_ltm
# -- Refreshing module altera_up_av_config_auto_init_ob_adv7180
# -- Refreshing module altera_up_av_config_auto_init_ob_adv7181
# -- Refreshing module altera_up_av_config_auto_init_ob_audio
# -- Refreshing module altera_up_av_config_auto_init_ob_de1_soc
# -- Refreshing module altera_up_av_config_auto_init_ob_de2_115
# -- Refreshing module altera_up_av_config_serial_bus_controller
# -- Refreshing module altera_up_avalon_video_dma_ctrl_addr_trans
# -- Refreshing module altera_up_slow_clock_generator
# -- Refreshing module arriav_hps_interface_boot_from_fpga
# -- Refreshing module arriav_hps_interface_clocks_resets
# -- Refreshing module arriav_hps_interface_cross_trigger
# -- Refreshing module arriav_hps_interface_dbg_apb
# -- Refreshing module arriav_hps_interface_dma
# -- Refreshing module arriav_hps_interface_fpga2hps
# -- Refreshing module arriav_hps_interface_hps2fpga
# -- Refreshing module arriav_hps_interface_hps2fpga_light_weight
# -- Refreshing module arriav_hps_interface_interrupts
# -- Refreshing module arriav_hps_interface_loan_io
# -- Refreshing module arriav_hps_interface_mpu_event_standby
# -- Refreshing module arriav_hps_interface_mpu_general_purpose
# -- Refreshing module arriav_hps_interface_peripheral_can
# -- Refreshing module arriav_hps_interface_peripheral_emac
# -- Refreshing module arriav_hps_interface_peripheral_i2c
# -- Refreshing module arriav_hps_interface_peripheral_nand
# -- Refreshing module arriav_hps_interface_peripheral_qspi
# -- Refreshing module arriav_hps_interface_peripheral_sdmmc
# -- Refreshing module arriav_hps_interface_peripheral_spi_master
# -- Refreshing module arriav_hps_interface_peripheral_spi_slave
# -- Refreshing module arriav_hps_interface_peripheral_uart
# -- Refreshing module arriav_hps_interface_peripheral_usb
# -- Refreshing module arriav_hps_interface_stm_event
# -- Refreshing module arriav_hps_interface_tpiu_trace
# -- Refreshing module arriav_hps_peripheral_gpio
# -- Refreshing package avalon_mm_pkg
# -- Refreshing package avalon_utilities_pkg
# -- Refreshing module boot_from_fpga_bfm
# -- Refreshing module can_bfm
# -- Refreshing module Computer_System_ARM_A9_HPS
# -- Refreshing module Computer_System_ARM_A9_HPS_hps_io
# -- Refreshing module Computer_System_AV_Config
# -- Refreshing module Computer_System_Bus_master_video
# -- Refreshing module Computer_System_irq_mapper
# -- Refreshing module Computer_System_mm_interconnect_0
# -- Refreshing module Computer_System_mm_interconnect_1
# -- Refreshing module Computer_System_mm_interconnect_2
# -- Refreshing module Computer_System_SDRAM
# -- Refreshing module Computer_System_SDRAM_input_efifo_module
# -- Refreshing module Computer_System_SDRAM_test_component
# -- Refreshing module Computer_System_SDRAM_test_component_ram_module
# -- Refreshing module Computer_System_System_PLL
# -- Refreshing module Computer_System_System_PLL_sys_pll
# -- Refreshing module Computer_System_VGA_Subsystem
# -- Refreshing module cti_bfm
# -- Refreshing module cyclonev_hps_interface_boot_from_fpga
# -- Refreshing module cyclonev_hps_interface_clocks_resets
# -- Refreshing module cyclonev_hps_interface_cross_trigger
# -- Refreshing module cyclonev_hps_interface_dbg_apb
# -- Refreshing module cyclonev_hps_interface_dma
# -- Refreshing module cyclonev_hps_interface_fpga2hps
# -- Refreshing module cyclonev_hps_interface_hps2fpga
# -- Refreshing module cyclonev_hps_interface_hps2fpga_light_weight
# -- Refreshing module cyclonev_hps_interface_interrupts
# -- Refreshing module cyclonev_hps_interface_loan_io
# -- Refreshing module cyclonev_hps_interface_mpu_event_standby
# -- Refreshing module cyclonev_hps_interface_mpu_general_purpose
# -- Refreshing module cyclonev_hps_interface_peripheral_can
# -- Refreshing module cyclonev_hps_interface_peripheral_emac
# -- Refreshing module cyclonev_hps_interface_peripheral_i2c
# -- Refreshing module cyclonev_hps_interface_peripheral_nand
# -- Refreshing module cyclonev_hps_interface_peripheral_qspi
# -- Refreshing module cyclonev_hps_interface_peripheral_sdmmc
# -- Refreshing module cyclonev_hps_interface_peripheral_spi_master
# -- Refreshing module cyclonev_hps_interface_peripheral_spi_slave
# -- Refreshing module cyclonev_hps_interface_peripheral_uart
# -- Refreshing module cyclonev_hps_interface_peripheral_usb
# -- Refreshing module cyclonev_hps_interface_stm_event
# -- Refreshing module cyclonev_hps_interface_tpiu_trace
# -- Refreshing module cyclonev_hps_peripheral_gpio
# -- Refreshing module debug_apb_bfm
# -- Refreshing module debug_apb_sideband_bfm
# -- Refreshing module dma_channel0_bfm
# -- Refreshing module dma_channel1_bfm
# -- Refreshing module dma_channel2_bfm
# -- Refreshing module dma_channel3_bfm
# -- Refreshing module dma_channel4_bfm
# -- Refreshing module dma_channel5_bfm
# -- Refreshing module dma_channel6_bfm
# -- Refreshing module dma_channel7_bfm
# -- Refreshing module emac_bfm
# -- Refreshing module f2h_cold_reset_req_bfm
# -- Refreshing module f2h_debug_reset_req_bfm
# -- Refreshing module f2h_warm_reset_req_bfm
# -- Refreshing module h2f_warm_reset_handshake_bfm
# -- Refreshing module i2c_bfm
# -- Refreshing module loanio_bfm
# -- Refreshing module mpu_events_bfm
# -- Refreshing module mpu_gp_bfm
# -- Refreshing module nand_bfm
# -- Refreshing module qspi_bfm
# -- Refreshing module sdmmc_bfm
# -- Refreshing module spim_bfm
# -- Refreshing module spis_bfm
# -- Refreshing module stm_events_bfm
# -- Refreshing module tpiu_bfm
# -- Refreshing module uart_bfm
# -- Refreshing module usb_bfm
# -- Refreshing package verbosity_pkg
# End time: 22:02:00 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS -refresh -force_refresh
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:00 on Feb 27,2018
# vcom -reportprogress 300 -work /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS -refresh -force_refresh 
# -- Skipping module altera_avalon_clock_source
# -- Skipping module altera_avalon_interrupt_sink
# -- Skipping module altera_avalon_mm_slave_bfm
# -- Skipping module altera_avalon_reset_source
# -- Skipping module altera_reset_synchronizer
# -- Skipping module altera_up_av_config_auto_init
# -- Skipping module altera_up_av_config_auto_init_d5m
# -- Skipping module altera_up_av_config_auto_init_dc2
# -- Skipping module altera_up_av_config_auto_init_lcm
# -- Skipping module altera_up_av_config_auto_init_ltm
# -- Skipping module altera_up_av_config_auto_init_ob_adv7180
# -- Skipping module altera_up_av_config_auto_init_ob_adv7181
# -- Skipping module altera_up_av_config_auto_init_ob_audio
# -- Skipping module altera_up_av_config_auto_init_ob_de1_soc
# -- Skipping module altera_up_av_config_auto_init_ob_de2_115
# -- Skipping module altera_up_av_config_serial_bus_controller
# -- Skipping module altera_up_avalon_video_dma_ctrl_addr_trans
# -- Skipping module altera_up_slow_clock_generator
# -- Skipping module arriav_hps_interface_boot_from_fpga
# -- Skipping module arriav_hps_interface_clocks_resets
# -- Skipping module arriav_hps_interface_cross_trigger
# -- Skipping module arriav_hps_interface_dbg_apb
# -- Skipping module arriav_hps_interface_dma
# -- Skipping module arriav_hps_interface_fpga2hps
# -- Skipping module arriav_hps_interface_hps2fpga
# -- Skipping module arriav_hps_interface_hps2fpga_light_weight
# -- Skipping module arriav_hps_interface_interrupts
# -- Skipping module arriav_hps_interface_loan_io
# -- Skipping module arriav_hps_interface_mpu_event_standby
# -- Skipping module arriav_hps_interface_mpu_general_purpose
# -- Skipping module arriav_hps_interface_peripheral_can
# -- Skipping module arriav_hps_interface_peripheral_emac
# -- Skipping module arriav_hps_interface_peripheral_i2c
# -- Skipping module arriav_hps_interface_peripheral_nand
# -- Skipping module arriav_hps_interface_peripheral_qspi
# -- Skipping module arriav_hps_interface_peripheral_sdmmc
# -- Skipping module arriav_hps_interface_peripheral_spi_master
# -- Skipping module arriav_hps_interface_peripheral_spi_slave
# -- Skipping module arriav_hps_interface_peripheral_uart
# -- Skipping module arriav_hps_interface_peripheral_usb
# -- Skipping module arriav_hps_interface_stm_event
# -- Skipping module arriav_hps_interface_tpiu_trace
# -- Skipping module arriav_hps_peripheral_gpio
# -- Skipping package avalon_mm_pkg
# -- Skipping package avalon_utilities_pkg
# -- Skipping module boot_from_fpga_bfm
# -- Skipping module can_bfm
# -- Skipping module Computer_System_ARM_A9_HPS
# -- Skipping module Computer_System_ARM_A9_HPS_hps_io
# -- Skipping module Computer_System_AV_Config
# -- Skipping module Computer_System_Bus_master_video
# -- Skipping module Computer_System_irq_mapper
# -- Skipping module Computer_System_mm_interconnect_0
# -- Skipping module Computer_System_mm_interconnect_1
# -- Skipping module Computer_System_mm_interconnect_2
# -- Skipping module Computer_System_SDRAM
# -- Skipping module Computer_System_SDRAM_input_efifo_module
# -- Skipping module Computer_System_SDRAM_test_component
# -- Skipping module Computer_System_SDRAM_test_component_ram_module
# -- Skipping module Computer_System_System_PLL
# -- Skipping module Computer_System_System_PLL_sys_pll
# -- Skipping module Computer_System_VGA_Subsystem
# -- Skipping module cti_bfm
# -- Skipping module cyclonev_hps_interface_boot_from_fpga
# -- Skipping module cyclonev_hps_interface_clocks_resets
# -- Skipping module cyclonev_hps_interface_cross_trigger
# -- Skipping module cyclonev_hps_interface_dbg_apb
# -- Skipping module cyclonev_hps_interface_dma
# -- Skipping module cyclonev_hps_interface_fpga2hps
# -- Skipping module cyclonev_hps_interface_hps2fpga
# -- Skipping module cyclonev_hps_interface_hps2fpga_light_weight
# -- Skipping module cyclonev_hps_interface_interrupts
# -- Skipping module cyclonev_hps_interface_loan_io
# -- Skipping module cyclonev_hps_interface_mpu_event_standby
# -- Skipping module cyclonev_hps_interface_mpu_general_purpose
# -- Skipping module cyclonev_hps_interface_peripheral_can
# -- Skipping module cyclonev_hps_interface_peripheral_emac
# -- Skipping module cyclonev_hps_interface_peripheral_i2c
# -- Skipping module cyclonev_hps_interface_peripheral_nand
# -- Skipping module cyclonev_hps_interface_peripheral_qspi
# -- Skipping module cyclonev_hps_interface_peripheral_sdmmc
# -- Skipping module cyclonev_hps_interface_peripheral_spi_master
# -- Skipping module cyclonev_hps_interface_peripheral_spi_slave
# -- Skipping module cyclonev_hps_interface_peripheral_uart
# -- Skipping module cyclonev_hps_interface_peripheral_usb
# -- Skipping module cyclonev_hps_interface_stm_event
# -- Skipping module cyclonev_hps_interface_tpiu_trace
# -- Skipping module cyclonev_hps_peripheral_gpio
# -- Skipping module debug_apb_bfm
# -- Skipping module debug_apb_sideband_bfm
# -- Skipping module dma_channel0_bfm
# -- Skipping module dma_channel1_bfm
# -- Skipping module dma_channel2_bfm
# -- Skipping module dma_channel3_bfm
# -- Skipping module dma_channel4_bfm
# -- Skipping module dma_channel5_bfm
# -- Skipping module dma_channel6_bfm
# -- Skipping module dma_channel7_bfm
# -- Skipping module emac_bfm
# -- Skipping module f2h_cold_reset_req_bfm
# -- Skipping module f2h_debug_reset_req_bfm
# -- Skipping module f2h_warm_reset_req_bfm
# -- Skipping module h2f_warm_reset_handshake_bfm
# -- Skipping module i2c_bfm
# -- Skipping module loanio_bfm
# -- Skipping module mpu_events_bfm
# -- Skipping module mpu_gp_bfm
# -- Skipping module nand_bfm
# -- Skipping module qspi_bfm
# -- Skipping module sdmmc_bfm
# -- Skipping module spim_bfm
# -- Skipping module spis_bfm
# -- Skipping module stm_events_bfm
# -- Skipping module tpiu_bfm
# -- Skipping module uart_bfm
# -- Skipping module usb_bfm
# -- Skipping package verbosity_pkg
# End time: 22:02:00 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -i -l msim_transcript -do DE1_SoC_Computer_run_msim_rtl_verilog.do -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.HexDigit
# vsim -i -l msim_transcript -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.HexDigit 
# Start time: 22:02:13 on Feb 27,2018
# Loading work.HexDigit
# do DE1_SoC_Computer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# vlib Computer_System
# ** Warning: (vlib-34) Library already exists at "Computer_System".
# vmap Computer_System Computer_System
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet Computer_System Computer_System 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:15 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v 
# -- Compiling module Computer_System
# 
# Top level modules:
# 	Computer_System
# End time: 22:02:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:15 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 22:02:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:15 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 22:02:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:15 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v 
# -- Compiling module Computer_System_mm_interconnect_2
# 
# Top level modules:
# 	Computer_System_mm_interconnect_2
# End time: 22:02:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:15 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v 
# -- Compiling module Computer_System_mm_interconnect_1
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1
# End time: 22:02:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:15 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter
# End time: 22:02:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:15 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v 
# -- Compiling module Computer_System_mm_interconnect_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0
# End time: 22:02:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:15 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002
# End time: 22:02:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:15 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001
# End time: 22:02:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:15 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v 
# -- Compiling module Computer_System_VGA_Subsystem
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem
# End time: 22:02:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 
# -- Compiling module altera_up_avalon_reset_from_locked_signal
# 
# Top level modules:
# 	altera_up_avalon_reset_from_locked_signal
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Controller
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Controller
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v 
# -- Compiling module altera_up_video_128_character_rom
# 
# Top level modules:
# 	altera_up_video_128_character_rom
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Char_Buffer
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Char_Buffer
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v 
# -- Compiling module altera_up_video_alpha_blender_normal
# 
# Top level modules:
# 	altera_up_video_alpha_blender_normal
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v 
# -- Compiling module Computer_System_System_PLL
# 
# Top level modules:
# 	Computer_System_System_PLL
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v 
# -- Compiling module Computer_System_System_PLL_sys_pll
# 
# Top level modules:
# 	Computer_System_System_PLL_sys_pll
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v 
# -- Compiling module Computer_System_SDRAM_input_efifo_module
# -- Compiling module Computer_System_SDRAM
# 
# Top level modules:
# 	Computer_System_SDRAM
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 
# -- Compiling module altera_up_avalon_video_dma_ctrl_addr_trans
# 
# Top level modules:
# 	altera_up_avalon_video_dma_ctrl_addr_trans
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v 
# -- Compiling module Computer_System_Onchip_SRAM
# 
# Top level modules:
# 	Computer_System_Onchip_SRAM
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:16 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v 
# -- Compiling module Computer_System_Bus_master_video
# 
# Top level modules:
# 	Computer_System_Bus_master_video
# End time: 22:02:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 
# -- Compiling module altera_up_av_config_serial_bus_controller
# 
# Top level modules:
# 	altera_up_av_config_serial_bus_controller
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v 
# -- Compiling module altera_up_slow_clock_generator
# 
# Top level modules:
# 	altera_up_slow_clock_generator
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v 
# -- Compiling module altera_up_av_config_auto_init
# 
# Top level modules:
# 	altera_up_av_config_auto_init
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 
# -- Compiling module altera_up_av_config_auto_init_ob_de1_soc
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_de1_soc
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 
# -- Compiling module altera_up_av_config_auto_init_ob_audio
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_audio
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 
# -- Compiling module altera_up_av_config_auto_init_ob_adv7180
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_adv7180
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v 
# -- Compiling module Computer_System_AV_Config
# 
# Top level modules:
# 	Computer_System_AV_Config
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v 
# -- Compiling module Computer_System_ARM_A9_HPS
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v 
# -- Compiling module hps_sdram
# 
# Top level modules:
# 	hps_sdram
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v 
# -- Compiling module hps_sdram_p0_generic_ddio
# 
# Top level modules:
# 	hps_sdram_p0_generic_ddio
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 
# -- Compiling module hps_sdram_p0_acv_hard_memphy
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_memphy
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v 
# -- Compiling module hps_sdram_p0_altdqdqs
# 
# Top level modules:
# 	hps_sdram_p0_altdqdqs
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_addr_cmd_pads
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_io_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_io_pads
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 
# -- Compiling module altera_mem_if_hhp_qseq_synth_top
# 
# Top level modules:
# 	altera_mem_if_hhp_qseq_synth_top
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v 
# -- Compiling module hps_sdram_p0_acv_ldc
# 
# Top level modules:
# 	hps_sdram_p0_acv_ldc
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 
# -- Compiling module hps_sdram_p0_clock_pair_generator
# 
# Top level modules:
# 	hps_sdram_p0_clock_pair_generator
# End time: 22:02:17 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:17 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v 
# -- Compiling module DE1_SoC_Computer
# 
# Top level modules:
# 	DE1_SoC_Computer
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v 
# -- Compiling module HexDigit
# 
# Top level modules:
# 	HexDigit
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v 
# -- Compiling module signed_mult
# 
# Top level modules:
# 	signed_mult
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v 
# -- Compiling module integrator
# 
# Top level modules:
# 	integrator
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v 
# -- Compiling module mult_i5n
# 
# Top level modules:
# 	mult_i5n
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv 
# -- Compiling module Computer_System_irq_mapper
# 
# Top level modules:
# 	Computer_System_irq_mapper
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_mux
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_demux
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_mux
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_demux
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 22:02:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:18 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 22:02:19 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 21
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:19 on Feb 27,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 22:02:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:19 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router_002
# End time: 22:02:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:19 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router
# End time: 22:02:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:19 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 22:02:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:19 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 22:02:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:19 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv 
# -- Compiling module altera_merlin_axi_master_ni
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(763): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(767): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(701): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(703): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(705): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(707): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(722): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(738): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(740): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(742): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(744): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_axi_master_ni
# End time: 22:02:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:19 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# End time: 22:02:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:19 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 22:02:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:19 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 22:02:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:19 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux_002
# End time: 22:02:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:19 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux
# End time: 22:02:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:19 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_003
# End time: 22:02:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_001
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_003
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_002
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_001
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_003
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_002
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_007_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_007
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_007
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_006_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_006
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_006
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_005_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_005
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_005
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_004_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_004
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_004
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_003_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_003
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_002
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 22:02:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:21 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 22:02:21 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:21 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv 
# -- Compiling module hps_sdram_p0
# 
# Top level modules:
# 	hps_sdram_p0
# End time: 22:02:21 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:21 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2258): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2262): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2242): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# End time: 22:02:21 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:21 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv 
# -- Compiling module hps_sdram_pll
# 
# Top level modules:
# 	hps_sdram_pll
# End time: 22:02:21 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:21 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 22:02:21 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:21 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io_border
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io_border
# End time: 22:02:21 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:02:21 on Feb 27,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_fpga_interfaces
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_fpga_interfaces
# End time: 22:02:21 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -i -l msim_transcript -do DE1_SoC_Computer_run_msim_rtl_verilog.do -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer
# End time: 22:02:33 on Feb 27,2018, Elapsed time: 0:00:20
# Errors: 0, Warnings: 42
# vsim -i -l msim_transcript -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" -L Computer_System -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf -L /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev -L /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS work.DE1_SoC_Computer 
# Start time: 22:02:33 on Feb 27,2018
# Loading work.DE1_SoC_Computer
# Loading work.signed_mult
# Loading work.integrator
# Loading work.HexDigit
# Loading Computer_System.Computer_System
# Loading Computer_System.Computer_System_ARM_A9_HPS
# Loading sv_std.std
# Loading Computer_System.Computer_System_ARM_A9_HPS_fpga_interfaces
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_clocks_resets
# Loading Computer_System.verbosity_pkg
# Loading Computer_System.altera_avalon_reset_source
# Loading Computer_System.altera_avalon_clock_source
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.verbosity_pkg
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.h2f_warm_reset_handshake_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_cold_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_debug_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.f2h_warm_reset_req_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_dbg_apb
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.debug_apb_sideband_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_tpiu_trace
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.tpiu_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_boot_from_fpga
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.boot_from_fpga_bfm
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_fpga2hps
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv(86): Instantiation of 'mgc_axi_slave' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/fpga2hps File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga_light_weight
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv(67): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga_light_weight File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_hps2fpga
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv(84): Instantiation of 'mgc_axi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/hps2fpga File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.hps_sdram
# Loading Computer_System.hps_sdram_pll
# Loading Computer_System.hps_sdram_p0
# Loading Computer_System.hps_sdram_p0_acv_hard_memphy
# Loading Computer_System.hps_sdram_p0_acv_ldc
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.altsyncram
# Loading Computer_System.hps_sdram_p0_acv_hard_io_pads
# Loading Computer_System.hps_sdram_p0_acv_hard_addr_cmd_pads
# Loading Computer_System.hps_sdram_p0_generic_ddio
# Loading Computer_System.altera_mem_if_hhp_qseq_synth_top
# Loading Computer_System.altera_mem_if_hard_memory_controller_top_cyclonev
# Loading Computer_System.altera_mem_if_oct_cyclonev
# Loading Computer_System.altera_mem_if_dll_cyclonev
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_interface_interrupts
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.altera_avalon_interrupt_sink
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(86): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(96): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(106): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(116): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(126): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(136): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(146): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(156): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(166): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(176): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(186): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(196): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(206): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(216): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(226): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(236): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(246): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(256): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(266): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(276): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(286): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(296): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(306): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(316): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(326): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(336): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(346): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(356): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(366): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(376): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(386): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(396): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(406): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(416): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(426): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(436): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(446): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(456): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(466): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(476): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(486): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# ** Error: (vsim-3033) /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv(496): Instantiation of 'altera_avalon_interrupt_source' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/fpga_interfaces/interrupts File: /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io
# Loading Computer_System.Computer_System_ARM_A9_HPS_hps_io_border
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(127): Instantiation of 'cyclonev_hps_peripheral_emac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(167): Instantiation of 'cyclonev_hps_peripheral_qspi' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(207): Instantiation of 'cyclonev_hps_peripheral_sdmmc' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(241): Instantiation of 'cyclonev_hps_peripheral_usb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(287): Instantiation of 'cyclonev_hps_peripheral_spi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(306): Instantiation of 'cyclonev_hps_peripheral_uart' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(316): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# ** Error: (vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(332): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Computer/The_System/arm_a9_hps/hps_io/border File: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
#         Searched libraries:
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/cyclonev
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS
#             /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/Computer_System
# Loading /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/HPS.cyclonev_hps_peripheral_gpio
# Loading Computer_System.Computer_System_AV_Config
# Loading Computer_System.altera_up_av_config_auto_init
# Loading Computer_System.altera_up_av_config_auto_init_ob_de1_soc
# Loading Computer_System.altera_up_av_config_auto_init_ob_audio
# Loading Computer_System.altera_up_av_config_auto_init_ob_adv7180
# Loading Computer_System.altera_up_av_config_serial_bus_controller
# Loading Computer_System.altera_up_slow_clock_generator
# Loading Computer_System.Computer_System_Bus_master_video
# Loading Computer_System.Computer_System_Onchip_SRAM
# Loading Computer_System.altera_up_avalon_video_dma_ctrl_addr_trans
# Loading Computer_System.Computer_System_SDRAM
# Loading Computer_System.Computer_System_SDRAM_input_efifo_module
# Loading Computer_System.Computer_System_System_PLL
# Loading Computer_System.Computer_System_System_PLL_sys_pll
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_lnsim_functions
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_lnsim.altera_pll
# Loading Computer_System.altera_up_avalon_reset_from_locked_signal
# Loading Computer_System.Computer_System_VGA_Subsystem
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# Loading Computer_System.altera_up_video_alpha_blender_normal
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Char_Buffer
# Loading Computer_System.altera_up_video_128_character_rom
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Controller
# Loading Computer_System.altera_up_avalon_video_vga_timing
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_mixed_widths
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_low_latency
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.dcfifo_dffpipe
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# Loading /home/matt/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# Loading Computer_System.Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# Loading Computer_System.altera_reset_controller
# Loading Computer_System.Computer_System_mm_interconnect_0
# Loading Computer_System.altera_merlin_master_translator
# Loading Computer_System.altera_merlin_slave_translator
# Loading Computer_System.altera_merlin_axi_master_ni
# Loading Computer_System.altera_merlin_master_agent
# Loading Computer_System.altera_merlin_slave_agent
# Loading Computer_System.altera_merlin_burst_uncompressor
# Loading Computer_System.altera_avalon_sc_fifo
# Loading Computer_System.Computer_System_mm_interconnect_0_router
# Loading Computer_System.Computer_System_mm_interconnect_0_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002
# Loading Computer_System.Computer_System_mm_interconnect_0_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003
# Loading Computer_System.Computer_System_mm_interconnect_0_router_003_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004
# Loading Computer_System.Computer_System_mm_interconnect_0_router_004_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005
# Loading Computer_System.Computer_System_mm_interconnect_0_router_005_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006
# Loading Computer_System.Computer_System_mm_interconnect_0_router_006_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007
# Loading Computer_System.Computer_System_mm_interconnect_0_router_007_default_decode
# Loading Computer_System.altera_merlin_traffic_limiter
# Loading Computer_System.altera_merlin_burst_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux
# Loading Computer_System.altera_merlin_arbitrator
# Loading Computer_System.altera_merlin_arb_adder
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_002
# Loading Computer_System.Computer_System_mm_interconnect_0_cmd_mux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_001
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_demux_003
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_0_rsp_mux_002
# Loading Computer_System.altera_merlin_width_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002
# Loading Computer_System.Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# Loading Computer_System.Computer_System_mm_interconnect_1
# Loading Computer_System.Computer_System_mm_interconnect_1_router
# Loading Computer_System.Computer_System_mm_interconnect_1_router_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002
# Loading Computer_System.Computer_System_mm_interconnect_1_router_002_default_decode
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_cmd_mux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_demux
# Loading Computer_System.Computer_System_mm_interconnect_1_rsp_mux
# Loading Computer_System.Computer_System_mm_interconnect_2
# Loading Computer_System.Computer_System_irq_mapper
# Error loading design
# End time: 22:02:35 on Feb 27,2018, Elapsed time: 0:00:02
# Errors: 53, Warnings: 0
# Error opening /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/(vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
# Path name '/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/(vsim-3033) /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv' doesn't exist.
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
