#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec 16 12:52:31 2018
# Process ID: 2940
# Current directory: L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3048 L:\VidadoLabs\Computer_Architecture_07_2019_Labogialo\Computer_Architecture_07_2019_Labogialo.xpr
# Log file: L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/vivado.log
# Journal file: L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'L:/Xilinx/Vivado/2018.2/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MC
INFO: [VRFC 10-163] Analyzing VHDL file "L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC_RS_FU_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MC_RS_FU_A
INFO: [VRFC 10-163] Analyzing VHDL file "L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC_RS_FU_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MC_RS_FU_L
INFO: [VRFC 10-163] Analyzing VHDL file "L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/imports/test1_1/RS_Logical.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RS_Logical
INFO: [VRFC 10-163] Analyzing VHDL file "L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/Tomatulo_part1_TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Tomatulo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 904.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Tomatulo_behav -key {Behavioral:sim_1:Functional:tb_Tomatulo} -tclbatch {tb_Tomatulo.tcl} -view {L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/tb_Tomatulo_behav_1_Instruction_Bench.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/tb_Tomatulo_behav_1_Instruction_Bench.wcfg
source tb_Tomatulo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Tomatulo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 913.813 ; gain = 17.906
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/Tomatulo_part1_TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Tomatulo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 934.973 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/Tomatulo_part1_TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Tomatulo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 943.012 ; gain = 0.039
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/Tomatulo_part1_TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Tomatulo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 943.250 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/Tomatulo_part1_TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Tomatulo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 945.320 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/Tomatulo_part1_TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Tomatulo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 945.320 ; gain = 0.000
