

================================================================
== Vitis HLS Report for 'myproject_axi'
================================================================
* Date:           Fri Jun 24 16:34:29 2022

* Version:        2020.1 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.971 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.140 us|  0.140 us|   21|   21|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                                |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |out_local_V_0_myproject_fu_345  |myproject  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +--------------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |       12|       12|         4|          1|          1|    10|       yes|
        |- VITIS_LOOP_32_2  |        3|        3|         3|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   3732|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|   1056|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    136|    -|
|Register         |        -|    -|     827|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     827|   4988|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+--------------------------+---------+----+---+------+-----+
    |            Instance            |          Module          | BRAM_18K| DSP| FF|  LUT | URAM|
    +--------------------------------+--------------------------+---------+----+---+------+-----+
    |fpext_32ns_64_2_no_dsp_1_U39    |fpext_32ns_64_2_no_dsp_1  |        0|   0|  0|     0|    0|
    |out_local_V_0_myproject_fu_345  |myproject                 |        0|   0|  0|  1056|    0|
    +--------------------------------+--------------------------+---------+----+---+------+-----+
    |Total                           |                          |        0|   0|  0|  1056|    0|
    +--------------------------------+--------------------------+---------+----+---+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln22_fu_372_p2                |         +|   0|  0|   12|           4|           1|
    |add_ln32_fu_1178_p2               |         +|   0|  0|    9|           2|           1|
    |add_ln581_fu_481_p2               |         +|   0|  0|   19|          12|           6|
    |add_ln958_fu_1357_p2              |         +|   0|  0|   39|          32|           6|
    |add_ln964_fu_1422_p2              |         +|   0|  0|   19|           8|           8|
    |lsb_index_fu_1225_p2              |         +|   0|  0|   39|          32|           6|
    |m_2_fu_1381_p2                    |         +|   0|  0|   71|          64|          64|
    |F2_fu_469_p2                      |         -|   0|  0|   19|          11|          12|
    |man_V_1_fu_449_p2                 |         -|   0|  0|   61|           1|          54|
    |sub_ln581_fu_487_p2               |         -|   0|  0|   19|           5|          12|
    |sub_ln944_fu_1219_p2              |         -|   0|  0|   39|           6|          32|
    |sub_ln947_fu_1251_p2              |         -|   0|  0|   13|           4|           6|
    |sub_ln959_fu_1343_p2              |         -|   0|  0|   39|           5|          32|
    |sub_ln964_fu_1417_p2              |         -|   0|  0|   19|           5|           8|
    |tmp_V_fu_1163_p2                  |         -|   0|  0|   39|           1|          32|
    |and_ln581_fu_594_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln582_fu_572_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln585_1_fu_619_p2             |       and|   0|  0|    2|           1|           1|
    |and_ln585_fu_599_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln603_fu_644_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln949_1_fu_1317_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln949_fu_1279_p2              |       and|   0|  0|   32|          32|          32|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state10_io               |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |       and|   0|  0|    2|           1|           1|
    |ap_block_state9_io                |       and|   0|  0|    2|           1|           1|
    |out_struct_last_V_fu_1196_p2      |       and|   0|  0|    2|           1|           1|
    |ashr_ln586_fu_538_p2              |      ashr|   0|  0|  159|          54|          54|
    |icmp_ln22_fu_378_p2               |      icmp|   0|  0|    9|           4|           4|
    |icmp_ln26_1_fu_678_p2             |      icmp|   0|  0|    9|           4|           3|
    |icmp_ln26_2_fu_692_p2             |      icmp|   0|  0|    9|           4|           3|
    |icmp_ln26_3_fu_706_p2             |      icmp|   0|  0|    9|           4|           3|
    |icmp_ln26_4_fu_720_p2             |      icmp|   0|  0|    9|           4|           3|
    |icmp_ln26_5_fu_734_p2             |      icmp|   0|  0|    9|           4|           2|
    |icmp_ln26_6_fu_748_p2             |      icmp|   0|  0|    9|           4|           2|
    |icmp_ln26_7_fu_762_p2             |      icmp|   0|  0|    9|           4|           1|
    |icmp_ln26_8_fu_776_p2             |      icmp|   0|  0|    9|           4|           1|
    |icmp_ln26_fu_664_p2               |      icmp|   0|  0|    9|           4|           5|
    |icmp_ln32_fu_1184_p2              |      icmp|   0|  0|    8|           2|           3|
    |icmp_ln34_fu_1190_p2              |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln571_fu_463_p2              |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln581_fu_475_p2              |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln582_fu_493_p2              |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln585_fu_512_p2              |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln603_fu_528_p2              |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln935_fu_1158_p2             |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln946_fu_1241_p2             |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln949_fu_1284_p2             |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln958_fu_1311_p2             |      icmp|   0|  0|   20|          32|           1|
    |lshr_ln947_fu_1261_p2             |      lshr|   0|  0|  100|           2|          32|
    |lshr_ln958_fu_1366_p2             |      lshr|   0|  0|  179|          64|          64|
    |ap_block_pp1_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_pp1_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |is_last_1_fu_397_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln581_fu_633_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln582_fu_584_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln949_1_fu_1273_p2             |        or|   0|  0|   32|          32|          32|
    |in_local_V_0_fu_658_p3            |    select|   0|  0|   32|           1|           1|
    |in_local_V_9_10_fu_790_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_11_fu_798_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_12_fu_806_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_13_fu_814_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_14_fu_822_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_15_fu_830_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_16_fu_838_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_17_fu_846_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_19_fu_854_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_20_fu_862_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_21_fu_870_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_22_fu_878_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_23_fu_886_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_24_fu_894_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_25_fu_902_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_26_fu_910_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_28_fu_918_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_29_fu_926_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_2_fu_684_p3          |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_30_fu_934_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_31_fu_942_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_32_fu_950_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_33_fu_958_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_34_fu_966_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_36_fu_974_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_37_fu_982_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_38_fu_990_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_39_fu_998_p3         |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_3_fu_698_p3          |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_40_fu_1006_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_41_fu_1014_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_43_fu_1022_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_44_fu_1030_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_45_fu_1038_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_46_fu_1046_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_47_fu_1054_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_49_fu_1062_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_4_fu_712_p3          |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_50_fu_1070_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_51_fu_1078_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_52_fu_1086_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_54_fu_1094_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_55_fu_1102_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_56_fu_1110_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_58_fu_1118_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_59_fu_1126_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_5_fu_726_p3          |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_61_fu_1134_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_62_fu_1142_p3        |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_6_fu_740_p3          |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_7_fu_754_p3          |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_8_fu_768_p3          |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_9_fu_782_p3          |    select|   0|  0|   32|           1|          32|
    |in_local_V_9_fu_670_p3            |    select|   0|  0|   32|           1|          32|
    |m_1_fu_1371_p3                    |    select|   0|  0|   56|           1|          64|
    |m_fu_1168_p3                      |    select|   0|  0|   32|           1|          32|
    |man_V_2_fu_455_p3                 |    select|   0|  0|   53|           1|          54|
    |out_r_TDATA_int_regslice          |    select|   0|  0|   32|           1|           1|
    |select_ln582_fu_577_p3            |    select|   0|  0|   32|           1|          32|
    |select_ln585_1_fu_625_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln585_fu_605_p3            |    select|   0|  0|   32|           1|          32|
    |select_ln588_fu_554_p3            |    select|   0|  0|    2|           1|           2|
    |select_ln603_fu_650_p3            |    select|   0|  0|   32|           1|          32|
    |select_ln943_fu_1409_p3           |    select|   0|  0|    7|           1|           7|
    |select_ln946_fu_1323_p3           |    select|   0|  0|    2|           1|           1|
    |select_ln958_fu_1331_p3           |    select|   0|  0|    2|           1|           1|
    |sh_amt_fu_503_p3                  |    select|   0|  0|   12|           1|          12|
    |shl_ln604_fu_562_p2               |       shl|   0|  0|  100|          32|          32|
    |shl_ln949_fu_1267_p2              |       shl|   0|  0|  100|           1|          32|
    |shl_ln959_fu_1352_p2              |       shl|   0|  0|  179|          64|          64|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp1                     |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1           |       xor|   0|  0|    2|           2|           1|
    |xor_ln571_fu_567_p2               |       xor|   0|  0|    2|           1|           2|
    |xor_ln581_fu_638_p2               |       xor|   0|  0|    2|           1|           2|
    |xor_ln582_fu_588_p2               |       xor|   0|  0|    2|           1|           2|
    |xor_ln585_fu_613_p2               |       xor|   0|  0|    2|           1|           2|
    |xor_ln949_fu_1298_p2              |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 3732|         845|        2738|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2           |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_314_p4        |   9|          2|    4|          8|
    |ap_phi_mux_is_last_phi_fu_326_p4  |   9|          2|    1|          2|
    |i_1_reg_334                       |   9|          2|    2|          4|
    |i_reg_310                         |   9|          2|    4|          8|
    |in_r_TDATA_blk_n                  |   9|          2|    1|          2|
    |is_last_reg_322                   |   9|          2|    1|          2|
    |out_r_TDATA_blk_n                 |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 136|         29|   19|         43|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln22_reg_1459                    |   4|   0|    4|          0|
    |add_ln581_reg_1502                   |  12|   0|   12|          0|
    |ap_CS_fsm                            |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |i_1_reg_334                          |   2|   0|    2|          0|
    |i_reg_310                            |   4|   0|    4|          0|
    |icmp_ln22_reg_1464                   |   1|   0|    1|          0|
    |icmp_ln32_reg_1615                   |   1|   0|    1|          0|
    |icmp_ln32_reg_1615_pp1_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln571_reg_1488                  |   1|   0|    1|          0|
    |icmp_ln571_reg_1488_pp0_iter2_reg    |   1|   0|    1|          0|
    |icmp_ln581_reg_1495                  |   1|   0|    1|          0|
    |icmp_ln582_reg_1512                  |   1|   0|    1|          0|
    |icmp_ln935_reg_1592                  |   1|   0|    1|          0|
    |icmp_ln958_reg_1630                  |   1|   0|    1|          0|
    |in_local_V_8_082_reg_202             |  32|   0|   32|          0|
    |in_local_V_9_083_reg_190             |  32|   0|   32|          0|
    |in_local_V_9_18_reg_214              |  32|   0|   32|          0|
    |in_local_V_9_27_reg_226              |  32|   0|   32|          0|
    |in_local_V_9_35_reg_238              |  32|   0|   32|          0|
    |in_local_V_9_42_reg_250              |  32|   0|   32|          0|
    |in_local_V_9_48_reg_262              |  32|   0|   32|          0|
    |in_local_V_9_53_reg_274              |  32|   0|   32|          0|
    |in_local_V_9_57_reg_286              |  32|   0|   32|          0|
    |in_local_V_9_60_reg_298              |  32|   0|   32|          0|
    |is_last_1_reg_1478                   |   1|   0|    1|          0|
    |is_last_reg_322                      |   1|   0|    1|          0|
    |m_reg_1597                           |  32|   0|   32|          0|
    |man_V_2_reg_1483                     |  54|   0|   54|          0|
    |out_local_V_0_reg_1579               |  32|   0|   32|          0|
    |out_struct_last_V_reg_1619           |   1|   0|    1|          0|
    |p_Result_4_reg_1586                  |   1|   0|    1|          0|
    |ref_tmp_data_reg_1468                |  32|   0|   32|          0|
    |ref_tmp_data_reg_1468_pp0_iter1_reg  |  32|   0|   32|          0|
    |select_ln603_reg_1524                |  32|   0|   32|          0|
    |select_ln958_reg_1635                |   1|   0|    1|          0|
    |sub_ln581_reg_1507                   |  12|   0|   12|          0|
    |sub_ln944_reg_1624                   |  32|   0|   32|          0|
    |trunc_ln583_reg_1518                 |  32|   0|   32|          0|
    |trunc_ln943_reg_1640                 |   8|   0|    8|          0|
    |zext_ln957_reg_1604                  |  32|   0|   64|         32|
    |i_reg_310                            |  64|  32|    4|          0|
    |icmp_ln22_reg_1464                   |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 827|  64|  736|         32|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+--------------+-----+-----+--------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|  myproject_axi|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|  myproject_axi|  return value|
|in_r_TDATA    |   in|   32|          axis|    in_V_data_V|       pointer|
|in_r_TVALID   |   in|    1|          axis|    in_V_last_V|       pointer|
|in_r_TREADY   |  out|    1|          axis|    in_V_last_V|       pointer|
|in_r_TLAST    |   in|    1|          axis|    in_V_last_V|       pointer|
|in_r_TKEEP    |   in|    4|          axis|    in_V_keep_V|       pointer|
|in_r_TSTRB    |   in|    4|          axis|    in_V_strb_V|       pointer|
|out_r_TDATA   |  out|   32|          axis|   out_V_data_V|       pointer|
|out_r_TVALID  |  out|    1|          axis|   out_V_last_V|       pointer|
|out_r_TREADY  |   in|    1|          axis|   out_V_last_V|       pointer|
|out_r_TLAST   |  out|    1|          axis|   out_V_last_V|       pointer|
|out_r_TKEEP   |  out|    4|          axis|   out_V_keep_V|       pointer|
|out_r_TSTRB   |  out|    4|          axis|   out_V_strb_V|       pointer|
+--------------+-----+-----+--------------+---------------+--------------+

