INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 17:00:36 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.293ns  (required time - arrival time)
  Source:                 forkC_54/generateBlocks[2].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            phi_10/tehb1/data_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 2.206ns (27.604%)  route 5.786ns (72.396%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 5.319 - 4.000 ) 
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11603, unset)        1.430     1.430    forkC_54/generateBlocks[2].regblock/clk
    SLICE_X85Y181        FDPE                                         r  forkC_54/generateBlocks[2].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y181        FDPE (Prop_fdpe_C_Q)         0.269     1.699 r  forkC_54/generateBlocks[2].regblock/reg_value_reg/Q
                         net (fo=14, routed)          0.567     2.266    forkC_54/generateBlocks[1].regblock/data_reg_reg[0]
    SLICE_X85Y183        LUT4 (Prop_lut4_I2_O)        0.053     2.319 f  forkC_54/generateBlocks[1].regblock/data_reg[0]_i_2__11/O
                         net (fo=3, routed)           0.242     2.561    Buffer_2/oehb1/data_reg_reg[0]_8
    SLICE_X85Y183        LUT6 (Prop_lut6_I0_O)        0.053     2.614 r  Buffer_2/oehb1/full_reg_i_4__14/O
                         net (fo=8, routed)           0.431     3.045    forkC_55/generateBlocks[3].regblock/reg_value_reg_12
    SLICE_X85Y182        LUT3 (Prop_lut3_I2_O)        0.053     3.098 r  forkC_55/generateBlocks[3].regblock/Memory_reg_0_7_0_0_i_3__0/O
                         net (fo=17, routed)          0.162     3.260    forkC_55/generateBlocks[3].regblock/reg_value_reg_2
    SLICE_X85Y182        LUT5 (Prop_lut5_I1_O)        0.053     3.313 f  forkC_55/generateBlocks[3].regblock/i__i_1__14/O
                         net (fo=16, routed)          0.253     3.566    fork_79/generateBlocks[1].regblock/data_reg_reg[0]
    SLICE_X81Y182        LUT3 (Prop_lut3_I2_O)        0.053     3.619 r  fork_79/generateBlocks[1].regblock/A_address1[1]_INST_0_i_3/O
                         net (fo=110, routed)         0.343     3.962    phi_10/tehb1/fork_79_validArray_1
    SLICE_X81Y181        LUT6 (Prop_lut6_I3_O)        0.053     4.015 r  phi_10/tehb1/A_address1[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.288     4.303    add_21/dataInArray[0][0]
    SLICE_X78Y180        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     4.643 r  add_21/data_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.643    add_21/data_reg_reg[3]_i_1_n_0
    SLICE_X78Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.703 r  add_21/data_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.703    add_21/data_reg_reg[7]_i_1_n_0
    SLICE_X78Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.763 r  add_21/data_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.763    add_21/data_reg_reg[11]_i_1_n_0
    SLICE_X78Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.823 r  add_21/data_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.823    add_21/data_reg_reg[15]_i_1_n_0
    SLICE_X78Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.883 r  add_21/data_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.883    add_21/data_reg_reg[19]_i_1_n_0
    SLICE_X78Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.943 r  add_21/data_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.943    add_21/data_reg_reg[23]_i_1_n_0
    SLICE_X78Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142     5.085 f  add_21/data_reg_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.450     5.535    add_21/data_reg_reg[31][24]
    SLICE_X79Y186        LUT2 (Prop_lut2_I0_O)        0.153     5.688 r  add_21/Memory_reg_0_7_0_0_i_9/O
                         net (fo=1, routed)           0.000     5.688    icmp_22/S[0]
    SLICE_X79Y186        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.001 r  icmp_22/Memory_reg_0_7_0_0_i_3/CO[3]
                         net (fo=17, routed)          0.595     6.596    Buffer_25/tehb1/reg_value_reg[0]
    SLICE_X78Y189        LUT4 (Prop_lut4_I3_O)        0.053     6.649 f  Buffer_25/tehb1/reg_value_i_5__13/O
                         net (fo=1, routed)           0.319     6.967    fork_36/generateBlocks[3].regblock/fork_36_nReadyArray_2
    SLICE_X78Y188        LUT4 (Prop_lut4_I2_O)        0.053     7.020 r  fork_36/generateBlocks[3].regblock/reg_value_i_2__16/O
                         net (fo=3, routed)           0.356     7.376    fork_36/generateBlocks[1].regblock/reg_value_reg_3
    SLICE_X79Y188        LUT6 (Prop_lut6_I4_O)        0.053     7.429 f  fork_36/generateBlocks[1].regblock/i__i_3__2/O
                         net (fo=4, routed)           0.403     7.832    phiC_24/fork_C1/generateBlocks[0].regblock/icmp_22_nReadyArray_0
    SLICE_X77Y187        LUT4 (Prop_lut4_I1_O)        0.053     7.885 f  phiC_24/fork_C1/generateBlocks[0].regblock/i__i_2__12/O
                         net (fo=2, routed)           0.238     8.123    phiC_24/fork_C1/generateBlocks[0].regblock/add_21_nReadyArray_0
    SLICE_X77Y188        LUT5 (Prop_lut5_I3_O)        0.053     8.176 f  phiC_24/fork_C1/generateBlocks[0].regblock/reg_value_i_4__23/O
                         net (fo=4, routed)           0.246     8.422    fork_1/generateBlocks[0].regblock/reg_value_reg_1
    SLICE_X77Y187        LUT6 (Prop_lut6_I5_O)        0.053     8.475 f  fork_1/generateBlocks[0].regblock/full_reg_i_3__2/O
                         net (fo=2, routed)           0.309     8.784    fork_1/generateBlocks[0].regblock/phi_10_nReadyArray_0
    SLICE_X77Y186        LUT6 (Prop_lut6_I0_O)        0.053     8.837 r  fork_1/generateBlocks[0].regblock/data_reg[31]_i_1__3/O
                         net (fo=32, routed)          0.585     9.422    phi_10/tehb1/E[0]
    SLICE_X80Y186        FDCE                                         r  phi_10/tehb1/data_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=11603, unset)        1.319     5.319    phi_10/tehb1/clk
    SLICE_X80Y186        FDCE                                         r  phi_10/tehb1/data_reg_reg[22]/C
                         clock pessimism              0.089     5.408    
                         clock uncertainty           -0.035     5.373    
    SLICE_X80Y186        FDCE (Setup_fdce_C_CE)      -0.244     5.129    phi_10/tehb1/data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          5.129    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                 -4.293    




