INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/Sequential Circuits/D flip flop/D flip flop.srcs/sources_1/new/asynch_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asynch_dffs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/Sequential Circuits/D flip flop/D flip flop.srcs/sim_1/new/asynch_dff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asynch_dffs_tb
