INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass2_hybrid_binary_adder/ass2_hybrid_binary_adder.srcs/sources_1/new/carry_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass2_hybrid_binary_adder/ass2_hybrid_binary_adder.srcs/sources_1/new/cla.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass2_hybrid_binary_adder/ass2_hybrid_binary_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass2_hybrid_binary_adder/ass2_hybrid_binary_adder.srcs/sources_1/new/hybrid_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hybrid_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass2_hybrid_binary_adder/ass2_hybrid_binary_adder.srcs/sim_1/new/tb_hybrid_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hybrid_adder
