set a(0-9713) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-16 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-10263 {}}} SUCCS {{258 0 0 0-9711 {}} {256 0 0 0-10263 {}}} CYCLES {}}
set a(0-9714) {AREA_SCORE {} NAME asn(x(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-17 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{258 0 0 0-9711 {}}} CYCLES {}}
set a(0-9715) {AREA_SCORE {} NAME asn(y(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-18 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{258 0 0 0-9711 {}}} CYCLES {}}
set a(0-9716) {AREA_SCORE {} NAME s:asn(s(11:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-19 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{258 0 0 0-9711 {}}} CYCLES {}}
set a(0-9717) {AREA_SCORE {} NAME shift:asn(shift(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-20 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{258 0 0 0-9711 {}}} CYCLES {}}
set a(0-9718) {AREA_SCORE {} NAME nn:asn(nn(6)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-21 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{258 0 0 0-9711 {}}} CYCLES {}}
set a(0-9719) {AREA_SCORE {} NAME nn:asn(nn(7)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-22 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{258 0 0 0-9711 {}}} CYCLES {}}
set a(0-9720) {AREA_SCORE {} NAME nn:asn(nn(5)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-23 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{258 0 0 0-9711 {}}} CYCLES {}}
set a(0-9721) {AREA_SCORE {} NAME nn:asn(nn(8)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-24 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{258 0 0 0-9711 {}}} CYCLES {}}
set a(0-9722) {AREA_SCORE {} NAME nn:asn(nn(4)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-25 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{258 0 0 0-9711 {}}} CYCLES {}}
set a(0-9723) {AREA_SCORE {} NAME nn:asn(nn(9)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-26 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{258 0 0 0-9711 {}}} CYCLES {}}
set a(0-9724) {AREA_SCORE {} NAME nn:asn(nn(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-27 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{258 0 0 0-9711 {}}} CYCLES {}}
set a(0-9725) {AREA_SCORE {} NAME nn:asn(nn(10)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-28 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{258 0 0 0-9711 {}}} CYCLES {}}
set a(0-9726) {AREA_SCORE {} NAME nn:asn(nn(2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-29 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{258 0 0 0-9711 {}}} CYCLES {}}
set a(0-9727) {AREA_SCORE {} NAME nn:asn(nn(11)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{258 0 0 0-9711 {}}} CYCLES {}}
set a(0-9728) {AREA_SCORE {} NAME nn:asn(nn(1)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-31 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{258 0 0 0-9711 {}}} CYCLES {}}
set a(0-9729) {AREA_SCORE {} NAME nn:asn(nn(12)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-32 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{258 0 0 0-9711 {}}} CYCLES {}}
set a(0-9730) {AREA_SCORE {} NAME for:asn(idx(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-33 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9711 {}}} SUCCS {{259 0 0 0-9711 {}}} CYCLES {}}
set a(0-9731) {AREA_SCORE {} NAME for:for:t:asn(for:for:t(11:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-34 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-9712 {}}} SUCCS {{259 0 0 0-9712 {}}} CYCLES {}}
set a(0-9732) {AREA_SCORE {} NAME for:for:asn(exit:for:for) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-35 LOC {0 1.0 1 1.0 1 1.0 1 1.0 6 1.0} PREDS {{132 0 0 0-10212 {}} {260 0 0 0-10211 {}} {260 0 0 0-10208 {}} {260 0 0 0-10207 {}}} SUCCS {{256 0 0 0-10207 {}}} CYCLES {}}
set a(0-9733) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-36 LOC {0 1.0 8 0.0 8 0.0 8 0.0 8 0.9021592442645074} PREDS {} SUCCS {{258 0 0 0-10161 {}}} CYCLES {}}
set a(0-9734) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-37 LOC {0 1.0 8 0.9021592442645074 8 0.9021592442645074 8 0.9021592442645074 8 0.9021592442645074} PREDS {} SUCCS {{258 0 0 0-10164 {}}} CYCLES {}}
set a(0-9735) {AREA_SCORE {} NAME modulo_add:qelse:asn(modulo_add:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-38 LOC {0 1.0 8 0.9021592442645074 8 0.9021592442645074 8 0.9021592442645074 8 0.9021592442645074} PREDS {} SUCCS {{258 0 0 0-10096 {}}} CYCLES {}}
set a(0-9736) {AREA_SCORE {} NAME mult:res:asn(mult:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-39 LOC {0 1.0 6 0.9865047233468286 6 0.9865047233468286 6 0.9865047233468286 8 0.19534412955465585} PREDS {} SUCCS {{258 0 0 0-10086 {}}} CYCLES {}}
set a(0-9737) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-40 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9738) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-41 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9739) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-42 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9740) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-43 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9741) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-44 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9742) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-45 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9743) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-46 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9744) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-47 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9745) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-48 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9746) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-49 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9747) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-50 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9748) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-51 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9749) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-52 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9750) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-53 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9751) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-54 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9752) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-55 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9753) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-56 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9754) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-57 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9755) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-58 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9756) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-59 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9757) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-60 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9758) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-61 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9759) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-62 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9760) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-63 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9761) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-64 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9762) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-65 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9763) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-66 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9764) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-67 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9765) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-68 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9766) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-69 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9767) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-70 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9768) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-71 LOC {0 1.0 7 0.4048582995951417 7 0.4048582995951417 7 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9769) {AREA_SCORE {} NAME operator-<32,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-72 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.13967611336032387} PREDS {} SUCCS {{259 0 0 0-9770 {}}} CYCLES {}}
set a(0-9770) {AREA_SCORE {} NAME operator-<32,false>:slc(s(11:0))(10-0) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-73 LOC {0 1.0 1 0.0 1 0.0 3 0.13967611336032387} PREDS {{259 0 0 0-9769 {}}} SUCCS {{259 0 0 0-9771 {}}} CYCLES {}}
set a(0-9771) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,1,1,11) QUANTITY 1 NAME operator-<32,false>:acc TYPE ACCU DELAY {1.05 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-74 LOC {1 0.0 1 0.13967611336032387 1 0.13967611336032387 1 0.3168014507422402 3 0.3168014507422402} PREDS {{259 0 0 0-9770 {}}} SUCCS {{259 0 0 0-9772 {}} {258 0 0 0-9782 {}}} CYCLES {}}
set a(0-9772) {AREA_SCORE {} NAME for:for:upper:not TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-75 LOC {1 0.1771255060728745 1 0.31680161943319834 1 0.31680161943319834 3 0.31680161943319834} PREDS {{259 0 0 0-9771 {}}} SUCCS {{258 0 0 0-9775 {}}} CYCLES {}}
set a(0-9773) {AREA_SCORE {} NAME for:for:t:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-76 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.31680161943319834} PREDS {{262 0 0 0-10210 {}}} SUCCS {{259 0 0 0-9774 {}} {256 0 0 0-10210 {}}} CYCLES {}}
set a(0-9774) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(11:0))(10-0)#1 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-77 LOC {0 1.0 1 0.0 1 0.0 3 0.31680161943319834} PREDS {{259 0 0 0-9773 {}}} SUCCS {{259 0 0 0-9775 {}}} CYCLES {}}
set a(0-9775) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(11,2) QUANTITY 2 NAME operator&<34,true>:and TYPE AND DELAY {0.55 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-78 LOC {1 0.1771255060728745 1 0.31680161943319834 1 0.31680161943319834 1 0.4095814777327935 3 0.4095814777327935} PREDS {{259 0 0 0-9774 {}} {258 0 0 0-9772 {}}} SUCCS {{258 0 0 0-9777 {}} {258 0 0 0-9784 {}} {258 0 0 0-9930 {}} {258 0 0 0-10087 {}} {258 0 0 0-10135 {}}} CYCLES {}}
set a(0-9776) {AREA_SCORE {} NAME for:for:w:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-79 LOC {0 1.0 1 0.40958164642375167 1 0.40958164642375167 1 0.40958164642375167 3 0.40958164642375167} PREDS {} SUCCS {{259 0 0 0-9777 {}}} CYCLES {}}
set a(0-9777) {AREA_SCORE 21.48 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_r(11,0,4,11) QUANTITY 1 NAME for:for:w:rshift TYPE SHIFTRIGHT DELAY {1.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-80 LOC {1 0.2699055330634278 1 0.40958164642375167 1 0.40958164642375167 1 0.6626179149797571 3 0.6626179149797571} PREDS {{259 0 0 0-9776 {}} {258 0 0 0-9775 {}}} SUCCS {{258 0 0 0-9779 {}}} CYCLES {}}
set a(0-9778) {AREA_SCORE {} NAME for:for:w:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-81 LOC {0 1.0 1 0.6626180836707153 1 0.6626180836707153 1 0.6626180836707153 3 0.6626180836707153} PREDS {} SUCCS {{259 0 0 0-9779 {}}} CYCLES {}}
set a(0-9779) {AREA_SCORE 22.08 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(11,0,4,12) QUANTITY 1 NAME for:for:w:lshift TYPE SHIFTLEFT DELAY {1.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-82 LOC {1 0.5229419703103914 1 0.6626180836707153 1 0.6626180836707153 1 0.9156543522267206 3 0.9156543522267206} PREDS {{259 0 0 0-9778 {}} {258 0 0 0-9777 {}}} SUCCS {{258 0 0 0-10071 {}} {258 0 0 0-10073 {}}} CYCLES {}}
set a(0-9780) {AREA_SCORE {} NAME for:for:t:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-83 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.46356275303643724} PREDS {{262 0 0 0-10210 {}}} SUCCS {{259 0 0 0-9781 {}} {256 0 0 0-10210 {}}} CYCLES {}}
set a(0-9781) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(11:0))(10-0)#2 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-84 LOC {0 1.0 1 0.0 1 0.0 3 0.46356275303643724} PREDS {{259 0 0 0-9780 {}}} SUCCS {{259 0 0 0-9782 {}}} CYCLES {}}
set a(0-9782) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(11,2) QUANTITY 2 NAME operator&<34,true>#1:and TYPE AND DELAY {0.55 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-85 LOC {1 0.1771255060728745 1 0.46356275303643724 1 0.46356275303643724 1 0.5563426113360324 3 0.5563426113360324} PREDS {{259 0 0 0-9781 {}} {258 0 0 0-9771 {}}} SUCCS {{259 0 0 0-9783 {}} {258 0 0 0-9788 {}} {258 0 0 0-9808 {}} {258 0 0 0-9829 {}} {258 0 0 0-9832 {}} {258 0 0 0-9841 {}} {258 0 0 0-9847 {}} {258 0 0 0-9855 {}} {258 0 0 0-9861 {}} {258 0 0 0-9869 {}} {258 0 0 0-9876 {}} {258 0 0 0-9882 {}} {258 0 0 0-9886 {}} {258 0 0 0-9894 {}} {258 0 0 0-9899 {}} {258 0 0 0-9906 {}} {258 0 0 0-9911 {}} {258 0 0 0-9918 {}} {258 0 0 0-9924 {}} {258 0 0 0-9929 {}} {258 0 0 0-10087 {}} {258 0 0 0-10135 {}}} CYCLES {}}
set a(0-9783) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(10-1) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-86 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 6 0.7385290148448044} PREDS {{259 0 0 0-9782 {}}} SUCCS {{259 0 0 0-9784 {}}} CYCLES {}}
set a(0-9784) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 1 NAME for:for:a:acc TYPE ACCU DELAY {1.05 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-87 LOC {1 0.2699055330634278 1 0.7385290148448044 1 0.7385290148448044 1 0.9156543522267208 6 0.9156543522267208} PREDS {{259 0 0 0-9783 {}} {258 0 0 0-9775 {}}} SUCCS {{258 0 0 0-9787 {}} {258 0 0 0-9791 {}} {258 0 0 0-9793 {}} {258 0 0 0-9795 {}} {258 0 0 0-9797 {}} {258 0 0 0-9799 {}} {258 0 0 0-9801 {}} {258 0 0 0-9803 {}} {258 0 0 0-9805 {}} {258 0 0 0-9807 {}} {258 0 0 0-9811 {}} {258 0 0 0-9813 {}} {258 0 0 0-9815 {}} {258 0 0 0-9817 {}} {258 0 0 0-9819 {}} {258 0 0 0-9821 {}} {258 0 0 0-9823 {}} {258 0 0 0-9825 {}} {258 0 0 0-9827 {}} {258 0 0 0-9828 {}} {258 0 0 0-9833 {}} {258 0 0 0-9834 {}} {258 0 0 0-9839 {}} {258 0 0 0-9840 {}} {258 0 0 0-9846 {}} {258 0 0 0-9848 {}} {258 0 0 0-9853 {}} {258 0 0 0-9854 {}} {258 0 0 0-9860 {}} {258 0 0 0-9862 {}} {258 0 0 0-9867 {}} {258 0 0 0-9868 {}} {258 0 0 0-9874 {}} {258 0 0 0-9875 {}} {258 0 0 0-9880 {}} {258 0 0 0-9881 {}} {258 0 0 0-9887 {}} {258 0 0 0-9888 {}} {258 0 0 0-9892 {}} {258 0 0 0-9893 {}} {258 0 0 0-9898 {}} {258 0 0 0-9900 {}} {258 0 0 0-9904 {}} {258 0 0 0-9905 {}} {258 0 0 0-9910 {}} {258 0 0 0-9912 {}} {258 0 0 0-9916 {}} {258 0 0 0-9917 {}} {258 0 0 0-9922 {}} {258 0 0 0-9923 {}}} CYCLES {}}
set a(0-9785) {AREA_SCORE {} NAME for:for:a:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-88 LOC {0 1.0 0 1.0 0 1.0 0 1.0 6 0.9156545209176788} PREDS {} SUCCS {{259 0 0 0-9786 {}}} CYCLES {}}
set a(0-9786) {AREA_SCORE {} NAME for:for:a:drf(y) TYPE SELECT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-89 LOC {0 1.0 0 1.0 0 1.0 6 0.9156545209176788} PREDS {{259 0 0 0-9785 {}}} SUCCS {{146 0 0 0-9787 {}} {146 0 0 0-9788 {}} {146 0 0 0-9789 {}} {130 0 0 0-9790 {}} {146 0 0 0-9807 {}} {146 0 0 0-9808 {}} {146 0 0 0-9809 {}} {130 0 0 0-9810 {}}} CYCLES {}}
set a(0-9787) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-90 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9786 {}} {258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9789 {}}} CYCLES {}}
set a(0-9788) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-91 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 6 0.9156545209176788} PREDS {{146 0 0 0-9786 {}} {258 0 0 0-9782 {}}} SUCCS {{259 0 0 0-9789 {}}} CYCLES {}}
set a(0-9789) {AREA_SCORE {} NAME for:for:a:conc#5 TYPE CONCATENATE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-92 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{259 0 0 0-9788 {}} {258 0 0 0-9787 {}} {146 0 0 0-9786 {}}} SUCCS {{259 0 0 0-9790 {}}} CYCLES {}}
set a(0-9790) {AREA_SCORE {} NAME for:for:a:switch#1 TYPE SELECT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-93 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{259 0 0 0-9789 {}} {130 0 0 0-9786 {}}} SUCCS {{146 0 0 0-9791 {}} {130 0 0 0-9792 {}} {146 0 0 0-9793 {}} {130 0 0 0-9794 {}} {146 0 0 0-9795 {}} {130 0 0 0-9796 {}} {146 0 0 0-9797 {}} {130 0 0 0-9798 {}} {146 0 0 0-9799 {}} {130 0 0 0-9800 {}} {146 0 0 0-9801 {}} {130 0 0 0-9802 {}} {146 0 0 0-9803 {}} {130 0 0 0-9804 {}} {146 0 0 0-9805 {}} {130 0 0 0-9806 {}}} CYCLES {}}
set a(0-9791) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#2 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-94 LOC {1 0.44703103913630227 6 0.0 6 0.0 6 0.9156545209176788} PREDS {{146 0 0 0-9790 {}} {258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9792 {}}} CYCLES {}}
set a(0-9792) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-95 LOC {4 1.0 6 0.9325236167341431 6 1.0 7 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-9791 {}} {130 0 0 0-9790 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {262 0 0 0-10170 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {262 0 0 0-10102 {}} {592 -2 0 0-10102 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}}} SUCCS {{592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {258 0 0 0-9927 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {256 0 0 0-10102 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {256 0 0 0-10170 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-9793) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#3 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-96 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9790 {}} {258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9794 {}}} CYCLES {}}
set a(0-9794) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-97 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-9793 {}} {592 -2 0 0-9792 {}} {130 0 0 0-9790 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {258 0 0 0-9927 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {256 0 0 0-10104 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {256 0 0 0-10172 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-9795) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#4 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-98 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9790 {}} {258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9796 {}}} CYCLES {}}
set a(0-9796) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-99 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-9795 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {130 0 0 0-9790 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {258 0 0 0-9927 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {256 0 0 0-10106 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {256 0 0 0-10174 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-9797) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#5 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-100 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9790 {}} {258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9798 {}}} CYCLES {}}
set a(0-9798) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-101 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-9797 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {130 0 0 0-9790 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {258 0 0 0-9927 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {256 0 0 0-10108 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {256 0 0 0-10176 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-9799) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#6 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-102 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9790 {}} {258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9800 {}}} CYCLES {}}
set a(0-9800) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-103 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-9799 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {130 0 0 0-9790 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {258 0 0 0-9927 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {256 0 0 0-10110 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {256 0 0 0-10178 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-9801) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#7 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-104 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9790 {}} {258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9802 {}}} CYCLES {}}
set a(0-9802) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-105 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-9801 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {130 0 0 0-9790 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {258 0 0 0-9927 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {256 0 0 0-10112 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {256 0 0 0-10180 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-9803) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#8 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-106 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9790 {}} {258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9804 {}}} CYCLES {}}
set a(0-9804) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-107 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-9803 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {130 0 0 0-9790 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9806 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9806 {}} {258 0 0 0-9927 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {256 0 0 0-10114 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {256 0 0 0-10182 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-9805) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-108 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9790 {}} {258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9806 {}}} CYCLES {}}
set a(0-9806) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-109 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-9805 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {130 0 0 0-9790 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {258 0 0 0-9927 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {256 0 0 0-10116 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {256 0 0 0-10184 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-9807) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-110 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9786 {}} {258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9809 {}}} CYCLES {}}
set a(0-9808) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#1 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-111 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 6 0.9156545209176788} PREDS {{146 0 0 0-9786 {}} {258 0 0 0-9782 {}}} SUCCS {{259 0 0 0-9809 {}}} CYCLES {}}
set a(0-9809) {AREA_SCORE {} NAME for:for:a:conc#4 TYPE CONCATENATE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-112 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{259 0 0 0-9808 {}} {258 0 0 0-9807 {}} {146 0 0 0-9786 {}}} SUCCS {{259 0 0 0-9810 {}}} CYCLES {}}
set a(0-9810) {AREA_SCORE {} NAME for:for:a:switch TYPE SELECT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-113 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{259 0 0 0-9809 {}} {130 0 0 0-9786 {}}} SUCCS {{146 0 0 0-9811 {}} {130 0 0 0-9812 {}} {146 0 0 0-9813 {}} {130 0 0 0-9814 {}} {146 0 0 0-9815 {}} {130 0 0 0-9816 {}} {146 0 0 0-9817 {}} {130 0 0 0-9818 {}} {146 0 0 0-9819 {}} {130 0 0 0-9820 {}} {146 0 0 0-9821 {}} {130 0 0 0-9822 {}} {146 0 0 0-9823 {}} {130 0 0 0-9824 {}} {146 0 0 0-9825 {}} {130 0 0 0-9826 {}}} CYCLES {}}
set a(0-9811) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#9 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-114 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9810 {}} {258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9812 {}}} CYCLES {}}
set a(0-9812) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-115 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-9811 {}} {130 0 0 0-9810 {}} {132 0 0 0-10212 {}}} SUCCS {{258 0 0 0-9927 {}} {256 0 0 0-10120 {}} {256 0 0 0-10188 {}}} CYCLES {}}
set a(0-9813) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#10 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-116 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9810 {}} {258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9814 {}}} CYCLES {}}
set a(0-9814) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-117 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-9813 {}} {130 0 0 0-9810 {}} {132 0 0 0-10212 {}}} SUCCS {{258 0 0 0-9927 {}} {256 0 0 0-10122 {}} {256 0 0 0-10190 {}}} CYCLES {}}
set a(0-9815) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#11 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-118 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9810 {}} {258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9816 {}}} CYCLES {}}
set a(0-9816) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-119 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-9815 {}} {130 0 0 0-9810 {}} {132 0 0 0-10212 {}}} SUCCS {{258 0 0 0-9927 {}} {256 0 0 0-10124 {}} {256 0 0 0-10192 {}}} CYCLES {}}
set a(0-9817) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#12 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-120 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9810 {}} {258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9818 {}}} CYCLES {}}
set a(0-9818) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-121 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-9817 {}} {130 0 0 0-9810 {}} {132 0 0 0-10212 {}}} SUCCS {{258 0 0 0-9927 {}} {256 0 0 0-10126 {}} {256 0 0 0-10194 {}}} CYCLES {}}
set a(0-9819) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#13 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-122 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9810 {}} {258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9820 {}}} CYCLES {}}
set a(0-9820) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-123 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-9819 {}} {130 0 0 0-9810 {}} {132 0 0 0-10212 {}}} SUCCS {{258 0 0 0-9927 {}} {256 0 0 0-10128 {}} {256 0 0 0-10196 {}}} CYCLES {}}
set a(0-9821) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#14 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-124 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9810 {}} {258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9822 {}}} CYCLES {}}
set a(0-9822) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-125 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-9821 {}} {130 0 0 0-9810 {}} {132 0 0 0-10212 {}}} SUCCS {{258 0 0 0-9927 {}} {256 0 0 0-10130 {}} {256 0 0 0-10198 {}}} CYCLES {}}
set a(0-9823) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#15 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-126 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9810 {}} {258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9824 {}}} CYCLES {}}
set a(0-9824) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-127 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-9823 {}} {130 0 0 0-9810 {}} {132 0 0 0-10212 {}}} SUCCS {{258 0 0 0-9927 {}} {256 0 0 0-10132 {}} {256 0 0 0-10200 {}}} CYCLES {}}
set a(0-9825) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#1 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-128 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-9810 {}} {258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9826 {}}} CYCLES {}}
set a(0-9826) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-129 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-9825 {}} {130 0 0 0-9810 {}} {132 0 0 0-10212 {}}} SUCCS {{258 0 0 0-9927 {}} {256 0 0 0-10134 {}} {256 0 0 0-10202 {}}} CYCLES {}}
set a(0-9827) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#2 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-130 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9831 {}}} CYCLES {}}
set a(0-9828) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#3 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-131 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9831 {}}} CYCLES {}}
set a(0-9829) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#4 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-132 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 7 0.7469635627530364} PREDS {{258 0 0 0-9782 {}}} SUCCS {{258 0 0 0-9831 {}}} CYCLES {}}
set a(0-9830) {AREA_SCORE {} NAME for:for:a:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-133 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9831 {}}} CYCLES {}}
set a(0-9831) {AREA_SCORE {} NAME for:for:a:for:for:a:nor TYPE NOR PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-134 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9830 {}} {258 0 0 0-9829 {}} {258 0 0 0-9828 {}} {258 0 0 0-9827 {}}} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9832) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#5 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-135 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 7 0.7469635627530364} PREDS {{258 0 0 0-9782 {}}} SUCCS {{258 0 0 0-9838 {}}} CYCLES {}}
set a(0-9833) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#6 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-136 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9835 {}}} CYCLES {}}
set a(0-9834) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#7 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-137 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9835 {}}} CYCLES {}}
set a(0-9835) {AREA_SCORE {} NAME for:for:a:nor TYPE NOR PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-138 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9834 {}} {258 0 0 0-9833 {}}} SUCCS {{258 0 0 0-9838 {}}} CYCLES {}}
set a(0-9836) {AREA_SCORE {} NAME y:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-139 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9837 {}}} CYCLES {}}
set a(0-9837) {AREA_SCORE {} NAME y:not#4 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-140 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9836 {}}} SUCCS {{259 0 0 0-9838 {}}} CYCLES {}}
set a(0-9838) {AREA_SCORE {} NAME for:for:a:for:for:a:and TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-141 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9837 {}} {258 0 0 0-9835 {}} {258 0 0 0-9832 {}}} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9839) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#8 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-142 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9845 {}}} CYCLES {}}
set a(0-9840) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#9 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-143 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9842 {}}} CYCLES {}}
set a(0-9841) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#10 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-144 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 7 0.7469635627530364} PREDS {{258 0 0 0-9782 {}}} SUCCS {{259 0 0 0-9842 {}}} CYCLES {}}
set a(0-9842) {AREA_SCORE {} NAME for:for:a:nor#1 TYPE NOR PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-145 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9841 {}} {258 0 0 0-9840 {}}} SUCCS {{258 0 0 0-9845 {}}} CYCLES {}}
set a(0-9843) {AREA_SCORE {} NAME y:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-146 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9844 {}}} CYCLES {}}
set a(0-9844) {AREA_SCORE {} NAME y:not#5 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-147 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9843 {}}} SUCCS {{259 0 0 0-9845 {}}} CYCLES {}}
set a(0-9845) {AREA_SCORE {} NAME for:for:a:for:for:a:and#1 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-148 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9844 {}} {258 0 0 0-9842 {}} {258 0 0 0-9839 {}}} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9846) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#11 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-149 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9852 {}}} CYCLES {}}
set a(0-9847) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#12 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-150 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 7 0.7469635627530364} PREDS {{258 0 0 0-9782 {}}} SUCCS {{258 0 0 0-9852 {}}} CYCLES {}}
set a(0-9848) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#13 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-151 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9849 {}}} CYCLES {}}
set a(0-9849) {AREA_SCORE {} NAME for:for:a:not TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-152 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9848 {}}} SUCCS {{258 0 0 0-9852 {}}} CYCLES {}}
set a(0-9850) {AREA_SCORE {} NAME y:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-153 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9851 {}}} CYCLES {}}
set a(0-9851) {AREA_SCORE {} NAME y:not#6 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-154 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9850 {}}} SUCCS {{259 0 0 0-9852 {}}} CYCLES {}}
set a(0-9852) {AREA_SCORE {} NAME for:for:a:for:for:a:and#2 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-155 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9851 {}} {258 0 0 0-9849 {}} {258 0 0 0-9847 {}} {258 0 0 0-9846 {}}} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9853) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#14 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-156 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9859 {}}} CYCLES {}}
set a(0-9854) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#15 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-157 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9856 {}}} CYCLES {}}
set a(0-9855) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#16 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-158 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 7 0.7469635627530364} PREDS {{258 0 0 0-9782 {}}} SUCCS {{259 0 0 0-9856 {}}} CYCLES {}}
set a(0-9856) {AREA_SCORE {} NAME for:for:a:nor#2 TYPE NOR PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-159 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9855 {}} {258 0 0 0-9854 {}}} SUCCS {{258 0 0 0-9859 {}}} CYCLES {}}
set a(0-9857) {AREA_SCORE {} NAME y:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-160 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9858 {}}} CYCLES {}}
set a(0-9858) {AREA_SCORE {} NAME y:not#7 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-161 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9857 {}}} SUCCS {{259 0 0 0-9859 {}}} CYCLES {}}
set a(0-9859) {AREA_SCORE {} NAME for:for:a:for:for:a:and#3 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-162 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9858 {}} {258 0 0 0-9856 {}} {258 0 0 0-9853 {}}} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9860) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#17 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-163 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9866 {}}} CYCLES {}}
set a(0-9861) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#18 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-164 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 7 0.7469635627530364} PREDS {{258 0 0 0-9782 {}}} SUCCS {{258 0 0 0-9866 {}}} CYCLES {}}
set a(0-9862) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#19 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-165 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9863 {}}} CYCLES {}}
set a(0-9863) {AREA_SCORE {} NAME for:for:a:not#2 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-166 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9862 {}}} SUCCS {{258 0 0 0-9866 {}}} CYCLES {}}
set a(0-9864) {AREA_SCORE {} NAME y:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-167 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9865 {}}} CYCLES {}}
set a(0-9865) {AREA_SCORE {} NAME y:not#8 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-168 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9864 {}}} SUCCS {{259 0 0 0-9866 {}}} CYCLES {}}
set a(0-9866) {AREA_SCORE {} NAME for:for:a:for:for:a:and#4 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-169 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9865 {}} {258 0 0 0-9863 {}} {258 0 0 0-9861 {}} {258 0 0 0-9860 {}}} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9867) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#20 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-170 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9873 {}}} CYCLES {}}
set a(0-9868) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#21 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-171 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9873 {}}} CYCLES {}}
set a(0-9869) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#22 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-172 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 7 0.7469635627530364} PREDS {{258 0 0 0-9782 {}}} SUCCS {{259 0 0 0-9870 {}}} CYCLES {}}
set a(0-9870) {AREA_SCORE {} NAME for:for:a:not#3 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-173 LOC {1 0.2699055330634278 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9869 {}}} SUCCS {{258 0 0 0-9873 {}}} CYCLES {}}
set a(0-9871) {AREA_SCORE {} NAME y:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-174 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9872 {}}} CYCLES {}}
set a(0-9872) {AREA_SCORE {} NAME y:not#9 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-175 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9871 {}}} SUCCS {{259 0 0 0-9873 {}}} CYCLES {}}
set a(0-9873) {AREA_SCORE {} NAME for:for:a:for:for:a:and#5 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-176 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9872 {}} {258 0 0 0-9870 {}} {258 0 0 0-9868 {}} {258 0 0 0-9867 {}}} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9874) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#23 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-177 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9879 {}}} CYCLES {}}
set a(0-9875) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#24 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-178 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9879 {}}} CYCLES {}}
set a(0-9876) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#25 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-179 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 7 0.7469635627530364} PREDS {{258 0 0 0-9782 {}}} SUCCS {{258 0 0 0-9879 {}}} CYCLES {}}
set a(0-9877) {AREA_SCORE {} NAME y:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-180 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9878 {}}} CYCLES {}}
set a(0-9878) {AREA_SCORE {} NAME y:not TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-181 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9877 {}}} SUCCS {{259 0 0 0-9879 {}}} CYCLES {}}
set a(0-9879) {AREA_SCORE {} NAME for:for:a:for:for:a:and#6 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-182 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9878 {}} {258 0 0 0-9876 {}} {258 0 0 0-9875 {}} {258 0 0 0-9874 {}}} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9880) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#2 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-183 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9883 {}}} CYCLES {}}
set a(0-9881) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#3 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-184 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9883 {}}} CYCLES {}}
set a(0-9882) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#28 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-185 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 7 0.7469635627530364} PREDS {{258 0 0 0-9782 {}}} SUCCS {{259 0 0 0-9883 {}}} CYCLES {}}
set a(0-9883) {AREA_SCORE {} NAME for:for:a:for:for:a:nor#1 TYPE NOR PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-186 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9882 {}} {258 0 0 0-9881 {}} {258 0 0 0-9880 {}}} SUCCS {{258 0 0 0-9885 {}}} CYCLES {}}
set a(0-9884) {AREA_SCORE {} NAME for:for:a:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-187 LOC {0 1.0 7 0.0 7 0.0 7 0.0 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9885 {}}} CYCLES {}}
set a(0-9885) {AREA_SCORE {} NAME for:for:a:and#1 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-188 LOC {1 0.44703103913630227 7 0.0 7 0.0 7 0.7469635627530364} PREDS {{259 0 0 0-9884 {}} {258 0 0 0-9883 {}}} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9886) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#29 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-189 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 7 0.7469635627530364} PREDS {{258 0 0 0-9782 {}}} SUCCS {{258 0 0 0-9891 {}}} CYCLES {}}
set a(0-9887) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#6 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-190 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9889 {}}} CYCLES {}}
set a(0-9888) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#7 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-191 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9889 {}}} CYCLES {}}
set a(0-9889) {AREA_SCORE {} NAME for:for:a:nor#3 TYPE NOR PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-192 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9888 {}} {258 0 0 0-9887 {}}} SUCCS {{258 0 0 0-9891 {}}} CYCLES {}}
set a(0-9890) {AREA_SCORE {} NAME for:for:a:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-193 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9891 {}}} CYCLES {}}
set a(0-9891) {AREA_SCORE {} NAME for:for:a:for:for:a:and#7 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-194 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9890 {}} {258 0 0 0-9889 {}} {258 0 0 0-9886 {}}} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9892) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#8 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-195 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9897 {}}} CYCLES {}}
set a(0-9893) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#9 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-196 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9895 {}}} CYCLES {}}
set a(0-9894) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#34 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-197 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 7 0.7469635627530364} PREDS {{258 0 0 0-9782 {}}} SUCCS {{259 0 0 0-9895 {}}} CYCLES {}}
set a(0-9895) {AREA_SCORE {} NAME for:for:a:nor#4 TYPE NOR PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-198 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9894 {}} {258 0 0 0-9893 {}}} SUCCS {{258 0 0 0-9897 {}}} CYCLES {}}
set a(0-9896) {AREA_SCORE {} NAME for:for:a:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-199 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9897 {}}} CYCLES {}}
set a(0-9897) {AREA_SCORE {} NAME for:for:a:for:for:a:and#8 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-200 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9896 {}} {258 0 0 0-9895 {}} {258 0 0 0-9892 {}}} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9898) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#11 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-201 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9903 {}}} CYCLES {}}
set a(0-9899) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#36 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-202 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 7 0.7469635627530364} PREDS {{258 0 0 0-9782 {}}} SUCCS {{258 0 0 0-9903 {}}} CYCLES {}}
set a(0-9900) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#13 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-203 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9901 {}}} CYCLES {}}
set a(0-9901) {AREA_SCORE {} NAME for:for:a:not#4 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-204 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9900 {}}} SUCCS {{258 0 0 0-9903 {}}} CYCLES {}}
set a(0-9902) {AREA_SCORE {} NAME for:for:a:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-205 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9903 {}}} CYCLES {}}
set a(0-9903) {AREA_SCORE {} NAME for:for:a:for:for:a:and#9 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-206 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9902 {}} {258 0 0 0-9901 {}} {258 0 0 0-9899 {}} {258 0 0 0-9898 {}}} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9904) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#14 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-207 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9909 {}}} CYCLES {}}
set a(0-9905) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#15 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-208 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9907 {}}} CYCLES {}}
set a(0-9906) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#40 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-209 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 7 0.7469635627530364} PREDS {{258 0 0 0-9782 {}}} SUCCS {{259 0 0 0-9907 {}}} CYCLES {}}
set a(0-9907) {AREA_SCORE {} NAME for:for:a:nor#5 TYPE NOR PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-210 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9906 {}} {258 0 0 0-9905 {}}} SUCCS {{258 0 0 0-9909 {}}} CYCLES {}}
set a(0-9908) {AREA_SCORE {} NAME for:for:a:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-211 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9909 {}}} CYCLES {}}
set a(0-9909) {AREA_SCORE {} NAME for:for:a:for:for:a:and#10 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-212 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9908 {}} {258 0 0 0-9907 {}} {258 0 0 0-9904 {}}} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9910) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#17 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-213 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9915 {}}} CYCLES {}}
set a(0-9911) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#42 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-214 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 7 0.7469635627530364} PREDS {{258 0 0 0-9782 {}}} SUCCS {{258 0 0 0-9915 {}}} CYCLES {}}
set a(0-9912) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#19 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-215 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{259 0 0 0-9913 {}}} CYCLES {}}
set a(0-9913) {AREA_SCORE {} NAME for:for:a:not#5 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-216 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9912 {}}} SUCCS {{258 0 0 0-9915 {}}} CYCLES {}}
set a(0-9914) {AREA_SCORE {} NAME for:for:a:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-217 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9915 {}}} CYCLES {}}
set a(0-9915) {AREA_SCORE {} NAME for:for:a:for:for:a:and#11 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-218 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9914 {}} {258 0 0 0-9913 {}} {258 0 0 0-9911 {}} {258 0 0 0-9910 {}}} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9916) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#20 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-219 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9921 {}}} CYCLES {}}
set a(0-9917) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#21 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-220 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9921 {}}} CYCLES {}}
set a(0-9918) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#46 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-221 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 7 0.7469635627530364} PREDS {{258 0 0 0-9782 {}}} SUCCS {{259 0 0 0-9919 {}}} CYCLES {}}
set a(0-9919) {AREA_SCORE {} NAME for:for:a:not#6 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-222 LOC {1 0.2699055330634278 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9918 {}}} SUCCS {{258 0 0 0-9921 {}}} CYCLES {}}
set a(0-9920) {AREA_SCORE {} NAME for:for:a:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-223 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9921 {}}} CYCLES {}}
set a(0-9921) {AREA_SCORE {} NAME for:for:a:for:for:a:and#12 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-224 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9920 {}} {258 0 0 0-9919 {}} {258 0 0 0-9917 {}} {258 0 0 0-9916 {}}} SUCCS {{258 0 0 0-9927 {}}} CYCLES {}}
set a(0-9922) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#23 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-225 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9926 {}}} CYCLES {}}
set a(0-9923) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#24 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-226 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-9784 {}}} SUCCS {{258 0 0 0-9926 {}}} CYCLES {}}
set a(0-9924) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#49 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-227 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 7 0.7469635627530364} PREDS {{258 0 0 0-9782 {}}} SUCCS {{258 0 0 0-9926 {}}} CYCLES {}}
set a(0-9925) {AREA_SCORE {} NAME for:for:a:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-228 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9926 {}}} CYCLES {}}
set a(0-9926) {AREA_SCORE {} NAME for:for:a:for:for:a:and#13 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-229 LOC {1 0.44703103913630227 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9925 {}} {258 0 0 0-9924 {}} {258 0 0 0-9923 {}} {258 0 0 0-9922 {}}} SUCCS {{259 0 0 0-9927 {}}} CYCLES {}}
set a(0-9927) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 2 NAME for:for:a:for:for:a:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-230 LOC {5 0.4048582995951417 7 0.5167004048582996 7 0.5167004048582996 7 0.769736673414305 7 0.9999998313090419} PREDS {{259 0 0 0-9926 {}} {258 0 0 0-9921 {}} {258 0 0 0-9915 {}} {258 0 0 0-9909 {}} {258 0 0 0-9903 {}} {258 0 0 0-9897 {}} {258 0 0 0-9891 {}} {258 0 0 0-9885 {}} {258 0 0 0-9879 {}} {258 0 0 0-9873 {}} {258 0 0 0-9866 {}} {258 0 0 0-9859 {}} {258 0 0 0-9852 {}} {258 0 0 0-9845 {}} {258 0 0 0-9838 {}} {258 0 0 0-9831 {}} {258 0 0 0-9826 {}} {258 0 0 0-9824 {}} {258 0 0 0-9822 {}} {258 0 0 0-9820 {}} {258 0 0 0-9818 {}} {258 0 0 0-9816 {}} {258 0 0 0-9814 {}} {258 0 0 0-9812 {}} {258 0 0 0-9806 {}} {258 0 0 0-9804 {}} {258 0 0 0-9802 {}} {258 0 0 0-9800 {}} {258 0 0 0-9798 {}} {258 0 0 0-9796 {}} {258 0 0 0-9794 {}} {258 0 0 0-9792 {}} {258 0 0 0-9768 {}} {258 0 0 0-9767 {}} {258 0 0 0-9766 {}} {258 0 0 0-9765 {}} {258 0 0 0-9764 {}} {258 0 0 0-9763 {}} {258 0 0 0-9762 {}} {258 0 0 0-9761 {}} {258 0 0 0-9760 {}} {258 0 0 0-9759 {}} {258 0 0 0-9758 {}} {258 0 0 0-9757 {}} {258 0 0 0-9756 {}} {258 0 0 0-9755 {}} {258 0 0 0-9754 {}} {258 0 0 0-9753 {}}} SUCCS {{258 0 0 0-10088 {}} {258 0 0 0-10153 {}}} CYCLES {}}
set a(0-9928) {AREA_SCORE {} NAME for:for:b:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-231 LOC {0 1.0 1 0.5563427800269906 1 0.5563427800269906 1 0.5563427800269906 3 0.5563427800269906} PREDS {} SUCCS {{259 0 0 0-9929 {}}} CYCLES {}}
set a(0-9929) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME for:for:b:acc TYPE ACCU DELAY {1.07 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-232 LOC {1 0.2699055330634278 1 0.5563427800269906 1 0.5563427800269906 1 0.7359984817813765 3 0.7359984817813765} PREDS {{259 0 0 0-9928 {}} {258 0 0 0-9782 {}}} SUCCS {{258 0 0 0-9931 {}}} CYCLES {}}
set a(0-9930) {AREA_SCORE {} NAME for:for:b:conc#1 TYPE CONCATENATE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-233 LOC {1 0.2699055330634278 1 0.7359986504723346 1 0.7359986504723346 3 0.7359986504723346} PREDS {{258 0 0 0-9775 {}}} SUCCS {{259 0 0 0-9931 {}}} CYCLES {}}
set a(0-9931) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME for:for:b:for:for:b:acc TYPE ACCU DELAY {1.07 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-234 LOC {1 0.44956140350877194 1 0.7359986504723346 1 0.7359986504723346 1 0.9156543522267206 3 0.9156543522267206} PREDS {{259 0 0 0-9930 {}} {258 0 0 0-9929 {}}} SUCCS {{258 0 0 0-9934 {}} {258 0 0 0-9936 {}} {258 0 0 0-9938 {}} {258 0 0 0-9940 {}} {258 0 0 0-9942 {}} {258 0 0 0-9944 {}} {258 0 0 0-9946 {}} {258 0 0 0-9948 {}} {258 0 0 0-9950 {}} {258 0 0 0-9952 {}} {258 0 0 0-9954 {}} {258 0 0 0-9956 {}} {258 0 0 0-9958 {}} {258 0 0 0-9960 {}} {258 0 0 0-9962 {}} {258 0 0 0-9964 {}} {258 0 0 0-9966 {}} {258 0 0 0-9968 {}} {258 0 0 0-9970 {}} {258 0 0 0-9971 {}} {258 0 0 0-9972 {}} {258 0 0 0-9975 {}} {258 0 0 0-9976 {}} {258 0 0 0-9977 {}} {258 0 0 0-9982 {}} {258 0 0 0-9983 {}} {258 0 0 0-9984 {}} {258 0 0 0-9989 {}} {258 0 0 0-9990 {}} {258 0 0 0-9991 {}} {258 0 0 0-9996 {}} {258 0 0 0-9997 {}} {258 0 0 0-9998 {}} {258 0 0 0-10003 {}} {258 0 0 0-10004 {}} {258 0 0 0-10005 {}} {258 0 0 0-10010 {}} {258 0 0 0-10011 {}} {258 0 0 0-10012 {}} {258 0 0 0-10017 {}} {258 0 0 0-10018 {}} {258 0 0 0-10019 {}} {258 0 0 0-10023 {}} {258 0 0 0-10024 {}} {258 0 0 0-10025 {}} {258 0 0 0-10029 {}} {258 0 0 0-10030 {}} {258 0 0 0-10031 {}} {258 0 0 0-10035 {}} {258 0 0 0-10036 {}} {258 0 0 0-10037 {}} {258 0 0 0-10041 {}} {258 0 0 0-10042 {}} {258 0 0 0-10043 {}} {258 0 0 0-10047 {}} {258 0 0 0-10048 {}} {258 0 0 0-10049 {}} {258 0 0 0-10053 {}} {258 0 0 0-10054 {}} {258 0 0 0-10055 {}} {258 0 0 0-10059 {}} {258 0 0 0-10060 {}} {258 0 0 0-10061 {}} {258 0 0 0-10065 {}} {258 0 0 0-10066 {}} {258 0 0 0-10067 {}}} CYCLES {}}
set a(0-9932) {AREA_SCORE {} NAME for:for:b:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-235 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 0.9156545209176788} PREDS {} SUCCS {{259 0 0 0-9933 {}}} CYCLES {}}
set a(0-9933) {AREA_SCORE {} NAME mult:drf(y) TYPE SELECT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-236 LOC {0 1.0 0 1.0 0 1.0 3 0.9156545209176788} PREDS {{259 0 0 0-9932 {}}} SUCCS {{146 0 0 0-9934 {}} {130 0 0 0-9935 {}} {146 0 0 0-9952 {}} {130 0 0 0-9953 {}}} CYCLES {}}
set a(0-9934) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#1 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-237 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9933 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9935 {}}} CYCLES {}}
set a(0-9935) {AREA_SCORE {} NAME for:for:b:switch#1 TYPE SELECT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-238 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{259 0 0 0-9934 {}} {130 0 0 0-9933 {}}} SUCCS {{146 0 0 0-9936 {}} {130 0 0 0-9937 {}} {146 0 0 0-9938 {}} {130 0 0 0-9939 {}} {146 0 0 0-9940 {}} {130 0 0 0-9941 {}} {146 0 0 0-9942 {}} {130 0 0 0-9943 {}} {146 0 0 0-9944 {}} {130 0 0 0-9945 {}} {146 0 0 0-9946 {}} {130 0 0 0-9947 {}} {146 0 0 0-9948 {}} {130 0 0 0-9949 {}} {146 0 0 0-9950 {}} {130 0 0 0-9951 {}}} CYCLES {}}
set a(0-9936) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#2 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-239 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9935 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9937 {}}} CYCLES {}}
set a(0-9937) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-240 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9936 {}} {130 0 0 0-9935 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {258 0 0 0-10070 {}} {256 0 0 0-10102 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {256 0 0 0-10170 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-9938) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#3 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-241 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9935 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9939 {}}} CYCLES {}}
set a(0-9939) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-242 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9938 {}} {592 -2 0 0-9937 {}} {130 0 0 0-9935 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {258 0 0 0-10070 {}} {80 -2 0 0-10102 {}} {256 0 0 0-10104 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {256 0 0 0-10172 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-9940) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#4 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-243 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9935 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9941 {}}} CYCLES {}}
set a(0-9941) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-244 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9940 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {130 0 0 0-9935 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {258 0 0 0-10070 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {256 0 0 0-10106 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {256 0 0 0-10174 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-9942) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#5 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-245 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9935 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9943 {}}} CYCLES {}}
set a(0-9943) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-246 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9942 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {130 0 0 0-9935 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {258 0 0 0-10070 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {256 0 0 0-10108 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {256 0 0 0-10176 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-9944) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#6 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-247 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9935 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9945 {}}} CYCLES {}}
set a(0-9945) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-248 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9944 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {130 0 0 0-9935 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {258 0 0 0-10070 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {256 0 0 0-10110 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {256 0 0 0-10178 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-9946) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#7 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-249 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9935 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9947 {}}} CYCLES {}}
set a(0-9947) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-250 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9946 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {130 0 0 0-9935 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {258 0 0 0-10070 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {256 0 0 0-10112 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {256 0 0 0-10180 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-9948) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#8 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-251 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9935 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9949 {}}} CYCLES {}}
set a(0-9949) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-252 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9948 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {130 0 0 0-9935 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {592 -2 0 0-9951 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9951 {}} {258 0 0 0-10070 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {256 0 0 0-10114 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {256 0 0 0-10182 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-9950) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-253 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9935 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9951 {}}} CYCLES {}}
set a(0-9951) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-254 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9950 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {130 0 0 0-9935 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {258 0 0 0-10070 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {256 0 0 0-10116 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {256 0 0 0-10184 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-9952) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-255 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9933 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9953 {}}} CYCLES {}}
set a(0-9953) {AREA_SCORE {} NAME for:for:b:switch TYPE SELECT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-256 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{259 0 0 0-9952 {}} {130 0 0 0-9933 {}}} SUCCS {{146 0 0 0-9954 {}} {130 0 0 0-9955 {}} {146 0 0 0-9956 {}} {130 0 0 0-9957 {}} {146 0 0 0-9958 {}} {130 0 0 0-9959 {}} {146 0 0 0-9960 {}} {130 0 0 0-9961 {}} {146 0 0 0-9962 {}} {130 0 0 0-9963 {}} {146 0 0 0-9964 {}} {130 0 0 0-9965 {}} {146 0 0 0-9966 {}} {130 0 0 0-9967 {}} {146 0 0 0-9968 {}} {130 0 0 0-9969 {}}} CYCLES {}}
set a(0-9954) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#9 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-257 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9953 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9955 {}}} CYCLES {}}
set a(0-9955) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-258 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9954 {}} {130 0 0 0-9953 {}} {132 0 0 0-10212 {}}} SUCCS {{258 0 0 0-10070 {}} {256 0 0 0-10120 {}} {256 0 0 0-10188 {}}} CYCLES {}}
set a(0-9956) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#10 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-259 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9953 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9957 {}}} CYCLES {}}
set a(0-9957) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-260 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9956 {}} {130 0 0 0-9953 {}} {132 0 0 0-10212 {}}} SUCCS {{258 0 0 0-10070 {}} {256 0 0 0-10122 {}} {256 0 0 0-10190 {}}} CYCLES {}}
set a(0-9958) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#11 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-261 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9953 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9959 {}}} CYCLES {}}
set a(0-9959) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-262 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9958 {}} {130 0 0 0-9953 {}} {132 0 0 0-10212 {}}} SUCCS {{258 0 0 0-10070 {}} {256 0 0 0-10124 {}} {256 0 0 0-10192 {}}} CYCLES {}}
set a(0-9960) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#12 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-263 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9953 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9961 {}}} CYCLES {}}
set a(0-9961) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-264 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9960 {}} {130 0 0 0-9953 {}} {132 0 0 0-10212 {}}} SUCCS {{258 0 0 0-10070 {}} {256 0 0 0-10126 {}} {256 0 0 0-10194 {}}} CYCLES {}}
set a(0-9962) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#13 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-265 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9953 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9963 {}}} CYCLES {}}
set a(0-9963) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-266 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9962 {}} {130 0 0 0-9953 {}} {132 0 0 0-10212 {}}} SUCCS {{258 0 0 0-10070 {}} {256 0 0 0-10128 {}} {256 0 0 0-10196 {}}} CYCLES {}}
set a(0-9964) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#14 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-267 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9953 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9965 {}}} CYCLES {}}
set a(0-9965) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-268 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9964 {}} {130 0 0 0-9953 {}} {132 0 0 0-10212 {}}} SUCCS {{258 0 0 0-10070 {}} {256 0 0 0-10130 {}} {256 0 0 0-10198 {}}} CYCLES {}}
set a(0-9966) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#15 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-269 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9953 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9967 {}}} CYCLES {}}
set a(0-9967) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-270 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9966 {}} {130 0 0 0-9953 {}} {132 0 0 0-10212 {}}} SUCCS {{258 0 0 0-10070 {}} {256 0 0 0-10132 {}} {256 0 0 0-10200 {}}} CYCLES {}}
set a(0-9968) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#1 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-271 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9953 {}} {258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9969 {}}} CYCLES {}}
set a(0-9969) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-272 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9968 {}} {130 0 0 0-9953 {}} {132 0 0 0-10212 {}}} SUCCS {{258 0 0 0-10070 {}} {256 0 0 0-10134 {}} {256 0 0 0-10202 {}}} CYCLES {}}
set a(0-9970) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#4 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-273 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-9974 {}}} CYCLES {}}
set a(0-9971) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#5 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-274 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-9974 {}}} CYCLES {}}
set a(0-9972) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#6 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-275 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-9974 {}}} CYCLES {}}
set a(0-9973) {AREA_SCORE {} NAME for:for:b:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-276 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9974 {}}} CYCLES {}}
set a(0-9974) {AREA_SCORE {} NAME for:for:b:for:for:b:nor TYPE NOR PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-277 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9973 {}} {258 0 0 0-9972 {}} {258 0 0 0-9971 {}} {258 0 0 0-9970 {}}} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9975) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#7 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-278 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-9981 {}}} CYCLES {}}
set a(0-9976) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#8 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-279 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-9978 {}}} CYCLES {}}
set a(0-9977) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#9 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-280 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9978 {}}} CYCLES {}}
set a(0-9978) {AREA_SCORE {} NAME for:for:b:nor TYPE NOR PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-281 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9977 {}} {258 0 0 0-9976 {}}} SUCCS {{258 0 0 0-9981 {}}} CYCLES {}}
set a(0-9979) {AREA_SCORE {} NAME y:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-282 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9980 {}}} CYCLES {}}
set a(0-9980) {AREA_SCORE {} NAME y:not#11 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-283 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9979 {}}} SUCCS {{259 0 0 0-9981 {}}} CYCLES {}}
set a(0-9981) {AREA_SCORE {} NAME for:for:b:for:for:b:and TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-284 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9980 {}} {258 0 0 0-9978 {}} {258 0 0 0-9975 {}}} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9982) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#10 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-285 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-9988 {}}} CYCLES {}}
set a(0-9983) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#11 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-286 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-9985 {}}} CYCLES {}}
set a(0-9984) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#12 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-287 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9985 {}}} CYCLES {}}
set a(0-9985) {AREA_SCORE {} NAME for:for:b:nor#1 TYPE NOR PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-288 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9984 {}} {258 0 0 0-9983 {}}} SUCCS {{258 0 0 0-9988 {}}} CYCLES {}}
set a(0-9986) {AREA_SCORE {} NAME y:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-289 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9987 {}}} CYCLES {}}
set a(0-9987) {AREA_SCORE {} NAME y:not#12 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-290 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9986 {}}} SUCCS {{259 0 0 0-9988 {}}} CYCLES {}}
set a(0-9988) {AREA_SCORE {} NAME for:for:b:for:for:b:and#1 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-291 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9987 {}} {258 0 0 0-9985 {}} {258 0 0 0-9982 {}}} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9989) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#13 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-292 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-9995 {}}} CYCLES {}}
set a(0-9990) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#14 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-293 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-9995 {}}} CYCLES {}}
set a(0-9991) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#15 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-294 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9992 {}}} CYCLES {}}
set a(0-9992) {AREA_SCORE {} NAME for:for:b:not#5 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-295 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9991 {}}} SUCCS {{258 0 0 0-9995 {}}} CYCLES {}}
set a(0-9993) {AREA_SCORE {} NAME y:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-296 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9994 {}}} CYCLES {}}
set a(0-9994) {AREA_SCORE {} NAME y:not#13 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-297 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9993 {}}} SUCCS {{259 0 0 0-9995 {}}} CYCLES {}}
set a(0-9995) {AREA_SCORE {} NAME for:for:b:for:for:b:and#2 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-298 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9994 {}} {258 0 0 0-9992 {}} {258 0 0 0-9990 {}} {258 0 0 0-9989 {}}} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-9996) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#16 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-299 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10002 {}}} CYCLES {}}
set a(0-9997) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#17 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-300 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-9999 {}}} CYCLES {}}
set a(0-9998) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#18 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-301 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-9999 {}}} CYCLES {}}
set a(0-9999) {AREA_SCORE {} NAME for:for:b:nor#2 TYPE NOR PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-302 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9998 {}} {258 0 0 0-9997 {}}} SUCCS {{258 0 0 0-10002 {}}} CYCLES {}}
set a(0-10000) {AREA_SCORE {} NAME y:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-303 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10001 {}}} CYCLES {}}
set a(0-10001) {AREA_SCORE {} NAME y:not#14 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-304 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10000 {}}} SUCCS {{259 0 0 0-10002 {}}} CYCLES {}}
set a(0-10002) {AREA_SCORE {} NAME for:for:b:for:for:b:and#3 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-305 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10001 {}} {258 0 0 0-9999 {}} {258 0 0 0-9996 {}}} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-10003) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#19 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-306 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10009 {}}} CYCLES {}}
set a(0-10004) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#20 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-307 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10009 {}}} CYCLES {}}
set a(0-10005) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#21 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-308 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-10006 {}}} CYCLES {}}
set a(0-10006) {AREA_SCORE {} NAME for:for:b:not#6 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-309 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10005 {}}} SUCCS {{258 0 0 0-10009 {}}} CYCLES {}}
set a(0-10007) {AREA_SCORE {} NAME y:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-310 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10008 {}}} CYCLES {}}
set a(0-10008) {AREA_SCORE {} NAME y:not#15 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-311 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10007 {}}} SUCCS {{259 0 0 0-10009 {}}} CYCLES {}}
set a(0-10009) {AREA_SCORE {} NAME for:for:b:for:for:b:and#4 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-312 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10008 {}} {258 0 0 0-10006 {}} {258 0 0 0-10004 {}} {258 0 0 0-10003 {}}} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-10010) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#22 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-313 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10016 {}}} CYCLES {}}
set a(0-10011) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#23 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-314 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10016 {}}} CYCLES {}}
set a(0-10012) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#24 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-315 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-10013 {}}} CYCLES {}}
set a(0-10013) {AREA_SCORE {} NAME for:for:b:not#7 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-316 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10012 {}}} SUCCS {{258 0 0 0-10016 {}}} CYCLES {}}
set a(0-10014) {AREA_SCORE {} NAME y:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-317 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10015 {}}} CYCLES {}}
set a(0-10015) {AREA_SCORE {} NAME y:not#16 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-318 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10014 {}}} SUCCS {{259 0 0 0-10016 {}}} CYCLES {}}
set a(0-10016) {AREA_SCORE {} NAME for:for:b:for:for:b:and#5 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-319 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10015 {}} {258 0 0 0-10013 {}} {258 0 0 0-10011 {}} {258 0 0 0-10010 {}}} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-10017) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#25 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-320 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10022 {}}} CYCLES {}}
set a(0-10018) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#26 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-321 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10022 {}}} CYCLES {}}
set a(0-10019) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#27 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-322 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10022 {}}} CYCLES {}}
set a(0-10020) {AREA_SCORE {} NAME y:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-323 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10021 {}}} CYCLES {}}
set a(0-10021) {AREA_SCORE {} NAME y:not#2 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-324 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10020 {}}} SUCCS {{259 0 0 0-10022 {}}} CYCLES {}}
set a(0-10022) {AREA_SCORE {} NAME for:for:b:for:for:b:and#6 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-325 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10021 {}} {258 0 0 0-10019 {}} {258 0 0 0-10018 {}} {258 0 0 0-10017 {}}} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-10023) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#28 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-326 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10026 {}}} CYCLES {}}
set a(0-10024) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#29 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-327 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10026 {}}} CYCLES {}}
set a(0-10025) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#30 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-328 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-10026 {}}} CYCLES {}}
set a(0-10026) {AREA_SCORE {} NAME for:for:b:for:for:b:nor#1 TYPE NOR PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-329 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10025 {}} {258 0 0 0-10024 {}} {258 0 0 0-10023 {}}} SUCCS {{258 0 0 0-10028 {}}} CYCLES {}}
set a(0-10027) {AREA_SCORE {} NAME for:for:b:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-330 LOC {0 1.0 2 0.0 2 0.0 2 0.0 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10028 {}}} CYCLES {}}
set a(0-10028) {AREA_SCORE {} NAME for:for:b:and#1 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-331 LOC {1 0.6292172739541161 2 0.0 2 0.0 4 0.7469635627530364} PREDS {{259 0 0 0-10027 {}} {258 0 0 0-10026 {}}} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-10029) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#31 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-332 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10034 {}}} CYCLES {}}
set a(0-10030) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#32 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-333 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10032 {}}} CYCLES {}}
set a(0-10031) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#33 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-334 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-10032 {}}} CYCLES {}}
set a(0-10032) {AREA_SCORE {} NAME for:for:b:nor#3 TYPE NOR PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-335 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10031 {}} {258 0 0 0-10030 {}}} SUCCS {{258 0 0 0-10034 {}}} CYCLES {}}
set a(0-10033) {AREA_SCORE {} NAME for:for:b:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-336 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10034 {}}} CYCLES {}}
set a(0-10034) {AREA_SCORE {} NAME for:for:b:for:for:b:and#7 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-337 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10033 {}} {258 0 0 0-10032 {}} {258 0 0 0-10029 {}}} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-10035) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#34 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-338 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10040 {}}} CYCLES {}}
set a(0-10036) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#35 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-339 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10038 {}}} CYCLES {}}
set a(0-10037) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#36 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-340 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-10038 {}}} CYCLES {}}
set a(0-10038) {AREA_SCORE {} NAME for:for:b:nor#4 TYPE NOR PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-341 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10037 {}} {258 0 0 0-10036 {}}} SUCCS {{258 0 0 0-10040 {}}} CYCLES {}}
set a(0-10039) {AREA_SCORE {} NAME for:for:b:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-342 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10040 {}}} CYCLES {}}
set a(0-10040) {AREA_SCORE {} NAME for:for:b:for:for:b:and#8 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-343 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10039 {}} {258 0 0 0-10038 {}} {258 0 0 0-10035 {}}} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-10041) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#37 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-344 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10046 {}}} CYCLES {}}
set a(0-10042) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#38 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-345 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10046 {}}} CYCLES {}}
set a(0-10043) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#39 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-346 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-10044 {}}} CYCLES {}}
set a(0-10044) {AREA_SCORE {} NAME for:for:b:not#8 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-347 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10043 {}}} SUCCS {{258 0 0 0-10046 {}}} CYCLES {}}
set a(0-10045) {AREA_SCORE {} NAME for:for:b:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-348 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10046 {}}} CYCLES {}}
set a(0-10046) {AREA_SCORE {} NAME for:for:b:for:for:b:and#9 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-349 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10045 {}} {258 0 0 0-10044 {}} {258 0 0 0-10042 {}} {258 0 0 0-10041 {}}} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-10047) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#40 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-350 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10052 {}}} CYCLES {}}
set a(0-10048) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#41 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-351 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10050 {}}} CYCLES {}}
set a(0-10049) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#42 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-352 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-10050 {}}} CYCLES {}}
set a(0-10050) {AREA_SCORE {} NAME for:for:b:nor#5 TYPE NOR PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-353 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10049 {}} {258 0 0 0-10048 {}}} SUCCS {{258 0 0 0-10052 {}}} CYCLES {}}
set a(0-10051) {AREA_SCORE {} NAME for:for:b:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-354 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10052 {}}} CYCLES {}}
set a(0-10052) {AREA_SCORE {} NAME for:for:b:for:for:b:and#10 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-355 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10051 {}} {258 0 0 0-10050 {}} {258 0 0 0-10047 {}}} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-10053) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#43 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-356 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10058 {}}} CYCLES {}}
set a(0-10054) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#44 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-357 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10058 {}}} CYCLES {}}
set a(0-10055) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#45 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-358 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-10056 {}}} CYCLES {}}
set a(0-10056) {AREA_SCORE {} NAME for:for:b:not#9 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-359 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10055 {}}} SUCCS {{258 0 0 0-10058 {}}} CYCLES {}}
set a(0-10057) {AREA_SCORE {} NAME for:for:b:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-360 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10058 {}}} CYCLES {}}
set a(0-10058) {AREA_SCORE {} NAME for:for:b:for:for:b:and#11 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-361 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10057 {}} {258 0 0 0-10056 {}} {258 0 0 0-10054 {}} {258 0 0 0-10053 {}}} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-10059) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#46 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-362 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10064 {}}} CYCLES {}}
set a(0-10060) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#47 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-363 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10064 {}}} CYCLES {}}
set a(0-10061) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#48 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-364 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{259 0 0 0-10062 {}}} CYCLES {}}
set a(0-10062) {AREA_SCORE {} NAME for:for:b:not#10 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-365 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10061 {}}} SUCCS {{258 0 0 0-10064 {}}} CYCLES {}}
set a(0-10063) {AREA_SCORE {} NAME for:for:b:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-366 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10064 {}}} CYCLES {}}
set a(0-10064) {AREA_SCORE {} NAME for:for:b:for:for:b:and#12 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-367 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10063 {}} {258 0 0 0-10062 {}} {258 0 0 0-10060 {}} {258 0 0 0-10059 {}}} SUCCS {{258 0 0 0-10070 {}}} CYCLES {}}
set a(0-10065) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#49 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-368 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10069 {}}} CYCLES {}}
set a(0-10066) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#50 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-369 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10069 {}}} CYCLES {}}
set a(0-10067) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#51 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-370 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9931 {}}} SUCCS {{258 0 0 0-10069 {}}} CYCLES {}}
set a(0-10068) {AREA_SCORE {} NAME for:for:b:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-371 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10069 {}}} CYCLES {}}
set a(0-10069) {AREA_SCORE {} NAME for:for:b:for:for:b:and#13 TYPE AND PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-372 LOC {1 0.6292172739541161 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10068 {}} {258 0 0 0-10067 {}} {258 0 0 0-10066 {}} {258 0 0 0-10065 {}}} SUCCS {{259 0 0 0-10070 {}}} CYCLES {}}
set a(0-10070) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 2 NAME for:for:b:for:for:b:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-373 LOC {2 0.4048582995951417 2 0.7469635627530364 2 0.7469635627530364 2 0.9999998313090419 4 0.9999998313090419} PREDS {{259 0 0 0-10069 {}} {258 0 0 0-10064 {}} {258 0 0 0-10058 {}} {258 0 0 0-10052 {}} {258 0 0 0-10046 {}} {258 0 0 0-10040 {}} {258 0 0 0-10034 {}} {258 0 0 0-10028 {}} {258 0 0 0-10022 {}} {258 0 0 0-10016 {}} {258 0 0 0-10009 {}} {258 0 0 0-10002 {}} {258 0 0 0-9995 {}} {258 0 0 0-9988 {}} {258 0 0 0-9981 {}} {258 0 0 0-9974 {}} {258 0 0 0-9969 {}} {258 0 0 0-9967 {}} {258 0 0 0-9965 {}} {258 0 0 0-9963 {}} {258 0 0 0-9961 {}} {258 0 0 0-9959 {}} {258 0 0 0-9957 {}} {258 0 0 0-9955 {}} {258 0 0 0-9951 {}} {258 0 0 0-9949 {}} {258 0 0 0-9947 {}} {258 0 0 0-9945 {}} {258 0 0 0-9943 {}} {258 0 0 0-9941 {}} {258 0 0 0-9939 {}} {258 0 0 0-9937 {}} {258 0 0 0-9752 {}} {258 0 0 0-9751 {}} {258 0 0 0-9750 {}} {258 0 0 0-9749 {}} {258 0 0 0-9748 {}} {258 0 0 0-9747 {}} {258 0 0 0-9746 {}} {258 0 0 0-9745 {}} {258 0 0 0-9744 {}} {258 0 0 0-9743 {}} {258 0 0 0-9742 {}} {258 0 0 0-9741 {}} {258 0 0 0-9740 {}} {258 0 0 0-9739 {}} {258 0 0 0-9738 {}} {258 0 0 0-9737 {}}} SUCCS {{258 0 0 0-10072 {}} {258 0 0 0-10074 {}}} CYCLES {}}
set a(0-10071) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(3,12,32,4096,4096,32,1) QUANTITY 1 NAME for:for:w:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-374 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 5 0.40485813090418343} PREDS {{258 0 0 0-9779 {}} {80 -2 0 0-10073 {}}} SUCCS {{259 0 0 0-10072 {}} {80 -2 0 0-10073 {}}} CYCLES {}}
set a(0-10072) {AREA_SCORE 1840.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,32) QUANTITY 1 NAME mult:z:mul TYPE MUL DELAY {4.77 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-375 LOC {3 0.0 3 0.19575904183535764 3 0.19575904183535764 3 0.9999998859649123 6 0.9999998859649123} PREDS {{259 0 0 0-10071 {}} {258 0 0 0-10070 {}}} SUCCS {{258 0 0 0-10078 {}}} CYCLES {}}
set a(0-10073) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(4,12,32,4096,4096,32,1) QUANTITY 1 NAME for:for:wh:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-376 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{80 -2 0 0-10071 {}} {258 0 0 0-9779 {}}} SUCCS {{80 -2 0 0-10071 {}} {259 0 0 0-10074 {}}} CYCLES {}}
set a(0-10074) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME mult:t:mul TYPE MUL DELAY {1cy+0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-377 LOC {2 1.0 2 1.0 2 1.0 3 0.9999 5 0.9999} PREDS {{259 0 0 0-10073 {}} {258 0 0 0-10070 {}}} SUCCS {{259 0 0 0-10075 {}}} CYCLES {}}
set a(0-10075) {AREA_SCORE {} NAME operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-378 LOC {4 0.0 4 0.0 4 0.0 6 0.19575904183535764} PREDS {{259 0 0 0-10074 {}}} SUCCS {{259 0 0 0-10076 {}}} CYCLES {}}
set a(0-10076) {AREA_SCORE 1840.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,32) QUANTITY 1 NAME mult:z_:mul TYPE MUL DELAY {4.77 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-379 LOC {4 0.0 5 0.19575904183535764 5 0.19575904183535764 5 0.9999998859649123 6 0.9999998859649123} PREDS {{259 0 0 0-10075 {}}} SUCCS {{259 0 0 0-10077 {}}} CYCLES {}}
set a(0-10077) {AREA_SCORE {} NAME mult:z_:not TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-380 LOC {4 0.8042409581646424 6 0.29318488529014847 6 0.29318488529014847 7 0.3066801619433198} PREDS {{259 0 0 0-10076 {}}} SUCCS {{259 0 0 0-10078 {}}} CYCLES {}}
set a(0-10078) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-381 LOC {5 0.0 6 0.29318488529014847 6 0.29318488529014847 6 0.5234478744939272 7 0.5369431511470986} PREDS {{259 0 0 0-10077 {}} {258 0 0 0-10072 {}}} SUCCS {{259 0 0 0-10079 {}} {258 0 0 0-10085 {}} {258 0 0 0-10086 {}}} CYCLES {}}
set a(0-10079) {AREA_SCORE {} NAME mult:if:conc TYPE CONCATENATE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-382 LOC {5 0.23026315789473684 6 0.5234480431848852 6 0.5234480431848852 7 0.5369433198380567} PREDS {{259 0 0 0-10078 {}}} SUCCS {{258 0 0 0-10081 {}}} CYCLES {}}
set a(0-10080) {AREA_SCORE {} NAME for:for:b:not TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-383 LOC {0 1.0 6 0.5234480431848852 6 0.5234480431848852 7 0.5369433198380567} PREDS {} SUCCS {{259 0 0 0-10081 {}}} CYCLES {}}
set a(0-10081) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 2 NAME mult:if:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-384 LOC {5 0.23026315789473684 6 0.5234480431848852 6 0.5234480431848852 6 0.7562413967611336 7 0.769736673414305} PREDS {{259 0 0 0-10080 {}} {258 0 0 0-10079 {}}} SUCCS {{259 0 0 0-10082 {}}} CYCLES {}}
set a(0-10082) {AREA_SCORE {} NAME mult:slc()(32) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-385 LOC {5 0.4630566801619433 6 0.7562415654520918 6 0.7562415654520918 7 0.7697368421052632} PREDS {{259 0 0 0-10081 {}}} SUCCS {{259 0 0 0-10083 {}} {258 0 0 0-10086 {}}} CYCLES {}}
set a(0-10083) {AREA_SCORE {} NAME mult:sel TYPE SELECT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-386 LOC {5 0.4630566801619433 6 0.7562415654520918 6 0.7562415654520918 7 0.7697368421052632} PREDS {{259 0 0 0-10082 {}}} SUCCS {{146 0 0 0-10084 {}} {146 0 0 0-10085 {}}} CYCLES {}}
set a(0-10084) {AREA_SCORE {} NAME for:for:b:not#1 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-387 LOC {5 0.4630566801619433 6 0.7562415654520918 6 0.7562415654520918 7 0.7697368421052632} PREDS {{146 0 0 0-10083 {}}} SUCCS {{259 0 0 0-10085 {}}} CYCLES {}}
set a(0-10085) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-388 LOC {5 0.4630566801619433 6 0.7562415654520918 6 0.7562415654520918 6 0.9865045546558704 7 0.9999998313090419} PREDS {{259 0 0 0-10084 {}} {146 0 0 0-10083 {}} {258 0 0 0-10078 {}}} SUCCS {{259 0 0 0-10086 {}}} CYCLES {}}
set a(0-10086) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME mult:mux TYPE MUX DELAY {0.08 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-389 LOC {5 0.6933198380566801 6 0.9865047233468286 6 0.9865047233468286 6 0.9999998313090418 8 0.2088392375168691} PREDS {{259 0 0 0-10085 {}} {258 0 0 0-10082 {}} {258 0 0 0-10078 {}} {258 0 0 0-9736 {}}} SUCCS {{258 0 0 0-10088 {}} {258 0 0 0-10152 {}}} CYCLES {}}
set a(0-10087) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,12) QUANTITY 2 NAME for:for:for:for:acc TYPE ACCU DELAY {1.05 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-390 LOC {1 0.2699055330634278 1 0.8228744939271255 1 0.8228744939271255 1 0.9999998313090419 8 0.9156543522267208} PREDS {{258 0 0 0-9782 {}} {258 0 0 0-9775 {}}} SUCCS {{258 0 0 0-10099 {}} {258 0 0 0-10101 {}} {258 0 0 0-10103 {}} {258 0 0 0-10105 {}} {258 0 0 0-10107 {}} {258 0 0 0-10109 {}} {258 0 0 0-10111 {}} {258 0 0 0-10113 {}} {258 0 0 0-10115 {}} {258 0 0 0-10117 {}} {258 0 0 0-10119 {}} {258 0 0 0-10121 {}} {258 0 0 0-10123 {}} {258 0 0 0-10125 {}} {258 0 0 0-10127 {}} {258 0 0 0-10129 {}} {258 0 0 0-10131 {}} {258 0 0 0-10133 {}}} CYCLES {}}
set a(0-10088) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME for:for:acc#2 TYPE ACCU DELAY {1.36 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-391 LOC {5 0.7068151147098515 7 0.7697368421052632 7 0.7697368421052632 7 0.9999998313090419 8 0.43910239541160595} PREDS {{258 0 0 0-10086 {}} {258 0 0 0-9927 {}}} SUCCS {{258 0 0 0-10090 {}} {258 0 0 0-10095 {}} {258 0 0 0-10096 {}}} CYCLES {}}
set a(0-10089) {AREA_SCORE {} NAME modulo_add:conc TYPE CONCATENATE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-392 LOC {0 1.0 8 0.43910256410256404 8 0.43910256410256404 8 0.43910256410256404} PREDS {} SUCCS {{258 0 0 0-10091 {}}} CYCLES {}}
set a(0-10090) {AREA_SCORE {} NAME for:for:not#1 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-393 LOC {5 0.9370782726045883 8 0.43910256410256404 8 0.43910256410256404 8 0.43910256410256404} PREDS {{258 0 0 0-10088 {}}} SUCCS {{259 0 0 0-10091 {}}} CYCLES {}}
set a(0-10091) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 2 NAME modulo_add:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-394 LOC {6 0.0 8 0.43910256410256404 8 0.43910256410256404 8 0.6718959176788124 8 0.6718959176788124} PREDS {{259 0 0 0-10090 {}} {258 0 0 0-10089 {}}} SUCCS {{259 0 0 0-10092 {}}} CYCLES {}}
set a(0-10092) {AREA_SCORE {} NAME modulo_add:slc()(32) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-395 LOC {6 0.23279352226720645 8 0.6718960863697705 8 0.6718960863697705 8 0.6718960863697705} PREDS {{259 0 0 0-10091 {}}} SUCCS {{259 0 0 0-10093 {}} {258 0 0 0-10096 {}}} CYCLES {}}
set a(0-10093) {AREA_SCORE {} NAME modulo_add:qsel TYPE SELECT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-396 LOC {6 0.23279352226720645 8 0.6718960863697705 8 0.6718960863697705 8 0.6718960863697705} PREDS {{259 0 0 0-10092 {}}} SUCCS {{146 0 0 0-10094 {}} {146 0 0 0-10095 {}}} CYCLES {}}
set a(0-10094) {AREA_SCORE {} NAME for:for:not#2 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-397 LOC {6 0.23279352226720645 8 0.6718960863697705 8 0.6718960863697705 8 0.6718960863697705} PREDS {{146 0 0 0-10093 {}}} SUCCS {{259 0 0 0-10095 {}}} CYCLES {}}
set a(0-10095) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME modulo_add:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-398 LOC {6 0.23279352226720645 8 0.6718960863697705 8 0.6718960863697705 8 0.9021590755735491 8 0.9021590755735491} PREDS {{259 0 0 0-10094 {}} {146 0 0 0-10093 {}} {258 0 0 0-10088 {}}} SUCCS {{259 0 0 0-10096 {}}} CYCLES {}}
set a(0-10096) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME modulo_add:mux TYPE MUX DELAY {0.08 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-399 LOC {6 0.4630566801619433 8 0.9021592442645074 8 0.9021592442645074 8 0.9156543522267206 8 0.9156543522267206} PREDS {{259 0 0 0-10095 {}} {258 0 0 0-10092 {}} {258 0 0 0-10088 {}} {258 0 0 0-9735 {}}} SUCCS {{258 0 0 0-10102 {}} {258 0 0 0-10104 {}} {258 0 0 0-10106 {}} {258 0 0 0-10108 {}} {258 0 0 0-10110 {}} {258 0 0 0-10112 {}} {258 0 0 0-10114 {}} {258 0 0 0-10116 {}} {258 0 0 0-10120 {}} {258 0 0 0-10122 {}} {258 0 0 0-10124 {}} {258 0 0 0-10126 {}} {258 0 0 0-10128 {}} {258 0 0 0-10130 {}} {258 0 0 0-10132 {}} {258 0 0 0-10134 {}}} CYCLES {}}
set a(0-10097) {AREA_SCORE {} NAME for:for:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-400 LOC {0 1.0 0 1.0 0 1.0 0 1.0 8 0.9156545209176788} PREDS {} SUCCS {{259 0 0 0-10098 {}}} CYCLES {}}
set a(0-10098) {AREA_SCORE {} NAME for:for:drf(x) TYPE SELECT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-401 LOC {0 1.0 0 1.0 0 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-10097 {}}} SUCCS {{146 0 0 0-10099 {}} {130 0 0 0-10100 {}} {146 0 0 0-10117 {}} {130 0 0 0-10118 {}}} CYCLES {}}
set a(0-10099) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(11:0))(2-0)#1 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-402 LOC {1 0.44703103913630227 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{146 0 0 0-10098 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10100 {}}} CYCLES {}}
set a(0-10100) {AREA_SCORE {} NAME for:for:switch#2 TYPE SELECT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-403 LOC {1 0.44703103913630227 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-10099 {}} {130 0 0 0-10098 {}}} SUCCS {{146 0 0 0-10101 {}} {130 0 0 0-10102 {}} {146 0 0 0-10103 {}} {130 0 0 0-10104 {}} {146 0 0 0-10105 {}} {130 0 0 0-10106 {}} {146 0 0 0-10107 {}} {130 0 0 0-10108 {}} {146 0 0 0-10109 {}} {130 0 0 0-10110 {}} {146 0 0 0-10111 {}} {130 0 0 0-10112 {}} {146 0 0 0-10113 {}} {130 0 0 0-10114 {}} {146 0 0 0-10115 {}} {130 0 0 0-10116 {}}} CYCLES {}}
set a(0-10101) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#2 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-404 LOC {1 0.44703103913630227 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10100 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10102 {}}} CYCLES {}}
set a(0-10102) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-405 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10102 {}} {259 0 0 0-10101 {}} {130 0 0 0-10100 {}} {258 0 0 0-10096 {}} {80 -2 0 0-9951 {}} {80 -2 0 0-9949 {}} {80 -2 0 0-9947 {}} {80 -2 0 0-9945 {}} {80 -2 0 0-9943 {}} {80 -2 0 0-9941 {}} {80 -2 0 0-9939 {}} {256 0 0 0-9937 {}} {80 -2 0 0-9937 {}} {80 -2 0 0-9806 {}} {80 -2 0 0-9804 {}} {80 -2 0 0-9802 {}} {80 -2 0 0-9800 {}} {80 -2 0 0-9798 {}} {80 -2 0 0-9796 {}} {80 -2 0 0-9794 {}} {256 0 0 0-9792 {}} {80 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {80 -2 0 0-10184 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10116 {}} {80 -2 0 0-10114 {}} {80 -2 0 0-10112 {}} {80 -2 0 0-10110 {}} {80 -2 0 0-10108 {}} {80 -2 0 0-10106 {}} {80 -2 0 0-10104 {}}} SUCCS {{262 0 0 0-9792 {}} {592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {262 0 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-10103) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#3 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-406 LOC {1 0.44703103913630227 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10100 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10104 {}}} CYCLES {}}
set a(0-10104) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-407 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10104 {}} {259 0 0 0-10103 {}} {592 -2 0 0-10102 {}} {130 0 0 0-10100 {}} {258 0 0 0-10096 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {256 0 0 0-9939 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {256 0 0 0-9794 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {262 0 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-10105) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#4 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-408 LOC {1 0.44703103913630227 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10100 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10106 {}}} CYCLES {}}
set a(0-10106) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-409 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10106 {}} {259 0 0 0-10105 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {130 0 0 0-10100 {}} {258 0 0 0-10096 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {256 0 0 0-9941 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {256 0 0 0-9796 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {262 0 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-10107) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#5 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-410 LOC {1 0.44703103913630227 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10100 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10108 {}}} CYCLES {}}
set a(0-10108) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-411 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10108 {}} {259 0 0 0-10107 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {130 0 0 0-10100 {}} {258 0 0 0-10096 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {256 0 0 0-9943 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {256 0 0 0-9798 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {262 0 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-10109) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#6 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-412 LOC {1 0.44703103913630227 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10100 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10110 {}}} CYCLES {}}
set a(0-10110) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-413 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10110 {}} {259 0 0 0-10109 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {130 0 0 0-10100 {}} {258 0 0 0-10096 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {256 0 0 0-9945 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {256 0 0 0-9800 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {262 0 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-10111) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#7 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-414 LOC {1 0.44703103913630227 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10100 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10112 {}}} CYCLES {}}
set a(0-10112) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-415 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10112 {}} {259 0 0 0-10111 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {130 0 0 0-10100 {}} {258 0 0 0-10096 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {256 0 0 0-9947 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {256 0 0 0-9802 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}} {592 -2 0 0-10114 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {262 0 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-10113) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#8 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-416 LOC {1 0.44703103913630227 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10100 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10114 {}}} CYCLES {}}
set a(0-10114) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-417 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10114 {}} {259 0 0 0-10113 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {130 0 0 0-10100 {}} {258 0 0 0-10096 {}} {592 -2 0 0-9951 {}} {256 0 0 0-9949 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9806 {}} {256 0 0 0-9804 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}} {592 -2 0 0-10116 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {262 0 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-10115) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-418 LOC {1 0.44703103913630227 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10100 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10116 {}}} CYCLES {}}
set a(0-10116) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-419 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10116 {}} {259 0 0 0-10115 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10102 {}} {130 0 0 0-10100 {}} {258 0 0 0-10096 {}} {256 0 0 0-9951 {}} {592 -2 0 0-9951 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9937 {}} {256 0 0 0-9806 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {592 -2 0 0-10184 {}} {592 -2 0 0-10182 {}} {592 -2 0 0-10180 {}} {592 -2 0 0-10178 {}} {592 -2 0 0-10176 {}} {592 -2 0 0-10174 {}} {592 -2 0 0-10172 {}} {592 -2 0 0-10170 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {262 0 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-10117) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(11:0))(2-0) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-420 LOC {1 0.44703103913630227 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{146 0 0 0-10098 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10118 {}}} CYCLES {}}
set a(0-10118) {AREA_SCORE {} NAME for:for:switch TYPE SELECT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-421 LOC {1 0.44703103913630227 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-10117 {}} {130 0 0 0-10098 {}}} SUCCS {{146 0 0 0-10119 {}} {130 0 0 0-10120 {}} {146 0 0 0-10121 {}} {130 0 0 0-10122 {}} {146 0 0 0-10123 {}} {130 0 0 0-10124 {}} {146 0 0 0-10125 {}} {130 0 0 0-10126 {}} {146 0 0 0-10127 {}} {130 0 0 0-10128 {}} {146 0 0 0-10129 {}} {130 0 0 0-10130 {}} {146 0 0 0-10131 {}} {130 0 0 0-10132 {}} {146 0 0 0-10133 {}} {130 0 0 0-10134 {}}} CYCLES {}}
set a(0-10119) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#9 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-422 LOC {1 0.44703103913630227 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10118 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10120 {}}} CYCLES {}}
set a(0-10120) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-423 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10120 {}} {259 0 0 0-10119 {}} {130 0 0 0-10118 {}} {258 0 0 0-10096 {}} {256 0 0 0-9955 {}} {256 0 0 0-9812 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-10120 {}}} CYCLES {}}
set a(0-10121) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#10 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-424 LOC {1 0.44703103913630227 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10118 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10122 {}}} CYCLES {}}
set a(0-10122) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-425 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10122 {}} {259 0 0 0-10121 {}} {130 0 0 0-10118 {}} {258 0 0 0-10096 {}} {256 0 0 0-9957 {}} {256 0 0 0-9814 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-10122 {}}} CYCLES {}}
set a(0-10123) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#11 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-426 LOC {1 0.44703103913630227 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10118 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10124 {}}} CYCLES {}}
set a(0-10124) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-427 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10124 {}} {259 0 0 0-10123 {}} {130 0 0 0-10118 {}} {258 0 0 0-10096 {}} {256 0 0 0-9959 {}} {256 0 0 0-9816 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-10124 {}}} CYCLES {}}
set a(0-10125) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#12 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-428 LOC {1 0.44703103913630227 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10118 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10126 {}}} CYCLES {}}
set a(0-10126) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-429 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10126 {}} {259 0 0 0-10125 {}} {130 0 0 0-10118 {}} {258 0 0 0-10096 {}} {256 0 0 0-9961 {}} {256 0 0 0-9818 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-10126 {}}} CYCLES {}}
set a(0-10127) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#13 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-430 LOC {1 0.44703103913630227 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10118 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10128 {}}} CYCLES {}}
set a(0-10128) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-431 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10128 {}} {259 0 0 0-10127 {}} {130 0 0 0-10118 {}} {258 0 0 0-10096 {}} {256 0 0 0-9963 {}} {256 0 0 0-9820 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-10128 {}}} CYCLES {}}
set a(0-10129) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#14 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-432 LOC {1 0.44703103913630227 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10118 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10130 {}}} CYCLES {}}
set a(0-10130) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-433 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10130 {}} {259 0 0 0-10129 {}} {130 0 0 0-10118 {}} {258 0 0 0-10096 {}} {256 0 0 0-9965 {}} {256 0 0 0-9822 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-10130 {}}} CYCLES {}}
set a(0-10131) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#15 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-434 LOC {1 0.44703103913630227 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10118 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10132 {}}} CYCLES {}}
set a(0-10132) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-435 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10132 {}} {259 0 0 0-10131 {}} {130 0 0 0-10118 {}} {258 0 0 0-10096 {}} {256 0 0 0-9967 {}} {256 0 0 0-9824 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-10132 {}}} CYCLES {}}
set a(0-10133) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#1 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-436 LOC {1 0.44703103913630227 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10118 {}} {258 0 0 0-10087 {}}} SUCCS {{259 0 0 0-10134 {}}} CYCLES {}}
set a(0-10134) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-437 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10134 {}} {259 0 0 0-10133 {}} {130 0 0 0-10118 {}} {258 0 0 0-10096 {}} {256 0 0 0-9969 {}} {256 0 0 0-9826 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-10134 {}}} CYCLES {}}
set a(0-10135) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,12) QUANTITY 2 NAME for:for:acc TYPE ACCU DELAY {1.05 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-438 LOC {1 0.2699055330634278 1 0.6432186234817814 1 0.6432186234817814 1 0.8203439608636978 8 0.7359984817813765} PREDS {{258 0 0 0-9782 {}} {258 0 0 0-9775 {}}} SUCCS {{258 0 0 0-10151 {}}} CYCLES {}}
set a(0-10136) {AREA_SCORE {} NAME for:for:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-439 LOC {0 1.0 1 0.016103171390013493 1 0.016103171390013493 1 0.016103171390013493 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-10150 {}}} CYCLES {}}
set a(0-10137) {AREA_SCORE {} NAME nn:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-440 LOC {0 1.0 1 0.016103171390013493 1 0.016103171390013493 1 0.016103171390013493 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-10149 {}}} CYCLES {}}
set a(0-10138) {AREA_SCORE {} NAME nn:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-441 LOC {0 1.0 1 0.016103171390013493 1 0.016103171390013493 1 0.016103171390013493 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-10149 {}}} CYCLES {}}
set a(0-10139) {AREA_SCORE {} NAME nn:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-442 LOC {0 1.0 1 0.016103171390013493 1 0.016103171390013493 1 0.016103171390013493 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-10149 {}}} CYCLES {}}
set a(0-10140) {AREA_SCORE {} NAME nn:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-443 LOC {0 1.0 1 0.016103171390013493 1 0.016103171390013493 1 0.016103171390013493 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-10149 {}}} CYCLES {}}
set a(0-10141) {AREA_SCORE {} NAME nn:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-444 LOC {0 1.0 1 0.016103171390013493 1 0.016103171390013493 1 0.016103171390013493 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-10149 {}}} CYCLES {}}
set a(0-10142) {AREA_SCORE {} NAME nn:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-445 LOC {0 1.0 1 0.016103171390013493 1 0.016103171390013493 1 0.016103171390013493 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-10149 {}}} CYCLES {}}
set a(0-10143) {AREA_SCORE {} NAME nn:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-446 LOC {0 1.0 1 0.016103171390013493 1 0.016103171390013493 1 0.016103171390013493 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-10149 {}}} CYCLES {}}
set a(0-10144) {AREA_SCORE {} NAME nn:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-447 LOC {0 1.0 1 0.016103171390013493 1 0.016103171390013493 1 0.016103171390013493 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-10149 {}}} CYCLES {}}
set a(0-10145) {AREA_SCORE {} NAME nn:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-448 LOC {0 1.0 1 0.016103171390013493 1 0.016103171390013493 1 0.016103171390013493 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-10149 {}}} CYCLES {}}
set a(0-10146) {AREA_SCORE {} NAME nn:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-449 LOC {0 1.0 1 0.016103171390013493 1 0.016103171390013493 1 0.016103171390013493 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-10149 {}}} CYCLES {}}
set a(0-10147) {AREA_SCORE {} NAME nn:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-450 LOC {0 1.0 1 0.016103171390013493 1 0.016103171390013493 1 0.016103171390013493 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-10149 {}}} CYCLES {}}
set a(0-10148) {AREA_SCORE {} NAME nn:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-451 LOC {0 1.0 1 0.016103171390013493 1 0.016103171390013493 1 0.016103171390013493 7 0.19575904183535764} PREDS {} SUCCS {{259 0 0 0-10149 {}}} CYCLES {}}
set a(0-10149) {AREA_SCORE {} NAME nn:conc TYPE CONCATENATE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-452 LOC {0 1.0 1 0.016103171390013493 1 0.016103171390013493 7 0.19575904183535764} PREDS {{259 0 0 0-10148 {}} {258 0 0 0-10147 {}} {258 0 0 0-10146 {}} {258 0 0 0-10145 {}} {258 0 0 0-10144 {}} {258 0 0 0-10143 {}} {258 0 0 0-10142 {}} {258 0 0 0-10141 {}} {258 0 0 0-10140 {}} {258 0 0 0-10139 {}} {258 0 0 0-10138 {}} {258 0 0 0-10137 {}}} SUCCS {{259 0 0 0-10150 {}}} CYCLES {}}
set a(0-10150) {AREA_SCORE 1840.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,32) QUANTITY 1 NAME for:for:mul TYPE MUL DELAY {4.77 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-453 LOC {1 0.0 1 0.016103171390013493 1 0.016103171390013493 1 0.8203440155195681 7 0.9999998859649123} PREDS {{259 0 0 0-10149 {}} {258 0 0 0-10136 {}}} SUCCS {{259 0 0 0-10151 {}}} CYCLES {}}
set a(0-10151) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME for:for:for:for:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-454 LOC {1 0.8042409581646424 1 0.8203441295546559 1 0.8203441295546559 1 0.9999998313090419 8 0.9156543522267206} PREDS {{259 0 0 0-10150 {}} {258 0 0 0-10135 {}}} SUCCS {{258 0 0 0-10167 {}} {258 0 0 0-10169 {}} {258 0 0 0-10171 {}} {258 0 0 0-10173 {}} {258 0 0 0-10175 {}} {258 0 0 0-10177 {}} {258 0 0 0-10179 {}} {258 0 0 0-10181 {}} {258 0 0 0-10183 {}} {258 0 0 0-10185 {}} {258 0 0 0-10187 {}} {258 0 0 0-10189 {}} {258 0 0 0-10191 {}} {258 0 0 0-10193 {}} {258 0 0 0-10195 {}} {258 0 0 0-10197 {}} {258 0 0 0-10199 {}} {258 0 0 0-10201 {}}} CYCLES {}}
set a(0-10152) {AREA_SCORE {} NAME for:for:b:not#2 TYPE NOT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-455 LOC {5 0.7068151147098515 7 0.7697368421052632 7 0.7697368421052632 8 0.4416329284750337} PREDS {{258 0 0 0-10086 {}}} SUCCS {{259 0 0 0-10153 {}}} CYCLES {}}
set a(0-10153) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME for:for:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-456 LOC {5 0.7068151147098515 7 0.7697368421052632 7 0.7697368421052632 7 0.9999998313090419 8 0.6718959176788124} PREDS {{259 0 0 0-10152 {}} {258 0 0 0-9927 {}}} SUCCS {{259 0 0 0-10154 {}} {258 0 0 0-10156 {}} {258 0 0 0-10159 {}} {258 0 0 0-10163 {}}} CYCLES {}}
set a(0-10154) {AREA_SCORE {} NAME operator<<32,true>:slc()(32) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-457 LOC {5 0.9370782726045883 7 1.0 7 1.0 8 0.6718960863697705} PREDS {{259 0 0 0-10153 {}}} SUCCS {{259 0 0 0-10155 {}}} CYCLES {}}
set a(0-10155) {AREA_SCORE {} NAME modulo_sub:qsel TYPE SELECT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-458 LOC {5 0.9370782726045883 7 1.0 7 1.0 8 0.6718960863697705} PREDS {{259 0 0 0-10154 {}}} SUCCS {{146 0 0 0-10156 {}} {146 0 0 0-10157 {}} {146 0 0 0-10158 {}} {146 0 0 0-10159 {}} {146 0 0 0-10160 {}}} CYCLES {}}
set a(0-10156) {AREA_SCORE {} NAME modulo_sub:qif:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-459 LOC {5 0.9370782726045883 8 0.0 8 0.0 8 0.6718960863697705} PREDS {{146 0 0 0-10155 {}} {258 0 0 0-10153 {}}} SUCCS {{259 0 0 0-10157 {}}} CYCLES {}}
set a(0-10157) {AREA_SCORE {} NAME modulo_sub:qif:conc TYPE CONCATENATE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-460 LOC {5 0.9370782726045883 8 0.6718960863697705 8 0.6718960863697705 8 0.6718960863697705} PREDS {{259 0 0 0-10156 {}} {146 0 0 0-10155 {}}} SUCCS {{259 0 0 0-10158 {}}} CYCLES {}}
set a(0-10158) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME modulo_sub:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-461 LOC {6 0.0 8 0.6718960863697705 8 0.6718960863697705 8 0.9021590755735491 8 0.9021590755735491} PREDS {{259 0 0 0-10157 {}} {146 0 0 0-10155 {}}} SUCCS {{258 0 0 0-10164 {}}} CYCLES {}}
set a(0-10159) {AREA_SCORE {} NAME modulo_sub:qelse:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-462 LOC {5 0.9370782726045883 8 0.0 8 0.0 8 0.9021592442645074} PREDS {{146 0 0 0-10155 {}} {258 0 0 0-10153 {}}} SUCCS {{259 0 0 0-10160 {}}} CYCLES {}}
set a(0-10160) {AREA_SCORE {} NAME modulo_sub:qelse:conc TYPE CONCATENATE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-463 LOC {5 0.9370782726045883 8 0.0 8 0.0 8 0.9021592442645074} PREDS {{259 0 0 0-10159 {}} {146 0 0 0-10155 {}}} SUCCS {{259 0 0 0-10161 {}}} CYCLES {}}
set a(0-10161) {AREA_SCORE {} NAME modulo_sub:slc(modulo_sub:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-464 LOC {5 0.9370782726045883 8 0.0 8 0.0 8 0.9021592442645074} PREDS {{259 0 0 0-10160 {}} {258 0 0 0-9733 {}}} SUCCS {{259 0 0 0-10162 {}}} CYCLES {}}
set a(0-10162) {AREA_SCORE {} NAME modulo_sub:exu TYPE PADZEROES PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-465 LOC {5 0.9370782726045883 8 0.9021592442645074 8 0.9021592442645074 8 0.9021592442645074} PREDS {{259 0 0 0-10161 {}}} SUCCS {{258 0 0 0-10164 {}}} CYCLES {}}
set a(0-10163) {AREA_SCORE {} NAME operator<<32,true>:slc()(32)#1 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-466 LOC {5 0.9370782726045883 8 0.0 8 0.0 8 0.9021592442645074} PREDS {{258 0 0 0-10153 {}}} SUCCS {{259 0 0 0-10164 {}}} CYCLES {}}
set a(0-10164) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME modulo_sub:mux TYPE MUX DELAY {0.08 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-467 LOC {6 0.23026315789473684 8 0.9021592442645074 8 0.9021592442645074 8 0.9156543522267206 8 0.9156543522267206} PREDS {{259 0 0 0-10163 {}} {258 0 0 0-10162 {}} {258 0 0 0-10158 {}} {258 0 0 0-9734 {}}} SUCCS {{258 0 0 0-10170 {}} {258 0 0 0-10172 {}} {258 0 0 0-10174 {}} {258 0 0 0-10176 {}} {258 0 0 0-10178 {}} {258 0 0 0-10180 {}} {258 0 0 0-10182 {}} {258 0 0 0-10184 {}} {258 0 0 0-10188 {}} {258 0 0 0-10190 {}} {258 0 0 0-10192 {}} {258 0 0 0-10194 {}} {258 0 0 0-10196 {}} {258 0 0 0-10198 {}} {258 0 0 0-10200 {}} {258 0 0 0-10202 {}}} CYCLES {}}
set a(0-10165) {AREA_SCORE {} NAME for:for:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-468 LOC {0 1.0 0 1.0 0 1.0 0 1.0 8 0.9156545209176788} PREDS {} SUCCS {{259 0 0 0-10166 {}}} CYCLES {}}
set a(0-10166) {AREA_SCORE {} NAME for:for:drf(x)#1 TYPE SELECT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-469 LOC {0 1.0 0 1.0 0 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-10165 {}}} SUCCS {{146 0 0 0-10167 {}} {130 0 0 0-10168 {}} {146 0 0 0-10185 {}} {130 0 0 0-10186 {}}} CYCLES {}}
set a(0-10167) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(11:0))(2-0)#1 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-470 LOC {1 0.9838968286099865 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{146 0 0 0-10166 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10168 {}}} CYCLES {}}
set a(0-10168) {AREA_SCORE {} NAME for:for:switch#3 TYPE SELECT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-471 LOC {1 0.9838968286099865 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-10167 {}} {130 0 0 0-10166 {}}} SUCCS {{146 0 0 0-10169 {}} {130 0 0 0-10170 {}} {146 0 0 0-10171 {}} {130 0 0 0-10172 {}} {146 0 0 0-10173 {}} {130 0 0 0-10174 {}} {146 0 0 0-10175 {}} {130 0 0 0-10176 {}} {146 0 0 0-10177 {}} {130 0 0 0-10178 {}} {146 0 0 0-10179 {}} {130 0 0 0-10180 {}} {146 0 0 0-10181 {}} {130 0 0 0-10182 {}} {146 0 0 0-10183 {}} {130 0 0 0-10184 {}}} CYCLES {}}
set a(0-10169) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#2 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-472 LOC {1 0.9838968286099865 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10168 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10170 {}}} CYCLES {}}
set a(0-10170) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-473 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10170 {}} {259 0 0 0-10169 {}} {130 0 0 0-10168 {}} {258 0 0 0-10164 {}} {80 -2 0 0-10116 {}} {80 -2 0 0-10114 {}} {80 -2 0 0-10112 {}} {80 -2 0 0-10110 {}} {80 -2 0 0-10108 {}} {80 -2 0 0-10106 {}} {80 -2 0 0-10104 {}} {80 -2 0 0-10102 {}} {80 -2 0 0-9951 {}} {80 -2 0 0-9949 {}} {80 -2 0 0-9947 {}} {80 -2 0 0-9945 {}} {80 -2 0 0-9943 {}} {80 -2 0 0-9941 {}} {80 -2 0 0-9939 {}} {256 0 0 0-9937 {}} {80 -2 0 0-9937 {}} {80 -2 0 0-9806 {}} {80 -2 0 0-9804 {}} {80 -2 0 0-9802 {}} {80 -2 0 0-9800 {}} {80 -2 0 0-9798 {}} {80 -2 0 0-9796 {}} {80 -2 0 0-9794 {}} {256 0 0 0-9792 {}} {80 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {80 -2 0 0-10184 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10172 {}}} SUCCS {{262 0 0 0-9792 {}} {592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {262 0 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-10171) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#3 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-474 LOC {1 0.9838968286099865 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10168 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10172 {}}} CYCLES {}}
set a(0-10172) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-475 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10172 {}} {259 0 0 0-10171 {}} {80 -2 0 0-10170 {}} {130 0 0 0-10168 {}} {258 0 0 0-10164 {}} {80 -2 0 0-10116 {}} {80 -2 0 0-10114 {}} {80 -2 0 0-10112 {}} {80 -2 0 0-10110 {}} {80 -2 0 0-10108 {}} {80 -2 0 0-10106 {}} {80 -2 0 0-10104 {}} {80 -2 0 0-10102 {}} {80 -2 0 0-9951 {}} {80 -2 0 0-9949 {}} {80 -2 0 0-9947 {}} {80 -2 0 0-9945 {}} {80 -2 0 0-9943 {}} {80 -2 0 0-9941 {}} {256 0 0 0-9939 {}} {80 -2 0 0-9939 {}} {80 -2 0 0-9937 {}} {80 -2 0 0-9806 {}} {80 -2 0 0-9804 {}} {80 -2 0 0-9802 {}} {80 -2 0 0-9800 {}} {80 -2 0 0-9798 {}} {80 -2 0 0-9796 {}} {256 0 0 0-9794 {}} {80 -2 0 0-9794 {}} {80 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {80 -2 0 0-10184 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10174 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {262 0 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-10173) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#4 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-476 LOC {1 0.9838968286099865 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10168 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10174 {}}} CYCLES {}}
set a(0-10174) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-477 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10174 {}} {259 0 0 0-10173 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10170 {}} {130 0 0 0-10168 {}} {258 0 0 0-10164 {}} {80 -2 0 0-10116 {}} {80 -2 0 0-10114 {}} {80 -2 0 0-10112 {}} {80 -2 0 0-10110 {}} {80 -2 0 0-10108 {}} {80 -2 0 0-10106 {}} {80 -2 0 0-10104 {}} {80 -2 0 0-10102 {}} {80 -2 0 0-9951 {}} {80 -2 0 0-9949 {}} {80 -2 0 0-9947 {}} {80 -2 0 0-9945 {}} {80 -2 0 0-9943 {}} {256 0 0 0-9941 {}} {80 -2 0 0-9941 {}} {80 -2 0 0-9939 {}} {80 -2 0 0-9937 {}} {80 -2 0 0-9806 {}} {80 -2 0 0-9804 {}} {80 -2 0 0-9802 {}} {80 -2 0 0-9800 {}} {80 -2 0 0-9798 {}} {256 0 0 0-9796 {}} {80 -2 0 0-9796 {}} {80 -2 0 0-9794 {}} {80 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {80 -2 0 0-10184 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10176 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {262 0 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-10175) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#5 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-478 LOC {1 0.9838968286099865 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10168 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10176 {}}} CYCLES {}}
set a(0-10176) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-479 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10176 {}} {259 0 0 0-10175 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10170 {}} {130 0 0 0-10168 {}} {258 0 0 0-10164 {}} {80 -2 0 0-10116 {}} {80 -2 0 0-10114 {}} {80 -2 0 0-10112 {}} {80 -2 0 0-10110 {}} {80 -2 0 0-10108 {}} {80 -2 0 0-10106 {}} {80 -2 0 0-10104 {}} {80 -2 0 0-10102 {}} {80 -2 0 0-9951 {}} {80 -2 0 0-9949 {}} {80 -2 0 0-9947 {}} {80 -2 0 0-9945 {}} {256 0 0 0-9943 {}} {80 -2 0 0-9943 {}} {80 -2 0 0-9941 {}} {80 -2 0 0-9939 {}} {80 -2 0 0-9937 {}} {80 -2 0 0-9806 {}} {80 -2 0 0-9804 {}} {80 -2 0 0-9802 {}} {80 -2 0 0-9800 {}} {256 0 0 0-9798 {}} {80 -2 0 0-9798 {}} {80 -2 0 0-9796 {}} {80 -2 0 0-9794 {}} {80 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {80 -2 0 0-10184 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10178 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {262 0 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-10177) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#6 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-480 LOC {1 0.9838968286099865 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10168 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10178 {}}} CYCLES {}}
set a(0-10178) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-481 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10178 {}} {259 0 0 0-10177 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10170 {}} {130 0 0 0-10168 {}} {258 0 0 0-10164 {}} {80 -2 0 0-10116 {}} {80 -2 0 0-10114 {}} {80 -2 0 0-10112 {}} {80 -2 0 0-10110 {}} {80 -2 0 0-10108 {}} {80 -2 0 0-10106 {}} {80 -2 0 0-10104 {}} {80 -2 0 0-10102 {}} {80 -2 0 0-9951 {}} {80 -2 0 0-9949 {}} {80 -2 0 0-9947 {}} {256 0 0 0-9945 {}} {80 -2 0 0-9945 {}} {80 -2 0 0-9943 {}} {80 -2 0 0-9941 {}} {80 -2 0 0-9939 {}} {80 -2 0 0-9937 {}} {80 -2 0 0-9806 {}} {80 -2 0 0-9804 {}} {80 -2 0 0-9802 {}} {256 0 0 0-9800 {}} {80 -2 0 0-9800 {}} {80 -2 0 0-9798 {}} {80 -2 0 0-9796 {}} {80 -2 0 0-9794 {}} {80 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {80 -2 0 0-10184 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10180 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {262 0 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-10179) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#7 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-482 LOC {1 0.9838968286099865 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10168 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10180 {}}} CYCLES {}}
set a(0-10180) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-483 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10180 {}} {259 0 0 0-10179 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10170 {}} {130 0 0 0-10168 {}} {258 0 0 0-10164 {}} {80 -2 0 0-10116 {}} {80 -2 0 0-10114 {}} {80 -2 0 0-10112 {}} {80 -2 0 0-10110 {}} {80 -2 0 0-10108 {}} {80 -2 0 0-10106 {}} {80 -2 0 0-10104 {}} {80 -2 0 0-10102 {}} {80 -2 0 0-9951 {}} {80 -2 0 0-9949 {}} {256 0 0 0-9947 {}} {80 -2 0 0-9947 {}} {80 -2 0 0-9945 {}} {80 -2 0 0-9943 {}} {80 -2 0 0-9941 {}} {80 -2 0 0-9939 {}} {80 -2 0 0-9937 {}} {80 -2 0 0-9806 {}} {80 -2 0 0-9804 {}} {256 0 0 0-9802 {}} {80 -2 0 0-9802 {}} {80 -2 0 0-9800 {}} {80 -2 0 0-9798 {}} {80 -2 0 0-9796 {}} {80 -2 0 0-9794 {}} {80 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {80 -2 0 0-10184 {}} {80 -2 0 0-10182 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {262 0 0 0-10180 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-10181) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#8 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-484 LOC {1 0.9838968286099865 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10168 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10182 {}}} CYCLES {}}
set a(0-10182) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-485 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10182 {}} {259 0 0 0-10181 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10170 {}} {130 0 0 0-10168 {}} {258 0 0 0-10164 {}} {80 -2 0 0-10116 {}} {80 -2 0 0-10114 {}} {80 -2 0 0-10112 {}} {80 -2 0 0-10110 {}} {80 -2 0 0-10108 {}} {80 -2 0 0-10106 {}} {80 -2 0 0-10104 {}} {80 -2 0 0-10102 {}} {80 -2 0 0-9951 {}} {256 0 0 0-9949 {}} {80 -2 0 0-9949 {}} {80 -2 0 0-9947 {}} {80 -2 0 0-9945 {}} {80 -2 0 0-9943 {}} {80 -2 0 0-9941 {}} {80 -2 0 0-9939 {}} {80 -2 0 0-9937 {}} {80 -2 0 0-9806 {}} {256 0 0 0-9804 {}} {80 -2 0 0-9804 {}} {80 -2 0 0-9802 {}} {80 -2 0 0-9800 {}} {80 -2 0 0-9798 {}} {80 -2 0 0-9796 {}} {80 -2 0 0-9794 {}} {80 -2 0 0-9792 {}} {132 0 0 0-10212 {}} {80 -2 0 0-10184 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {262 0 0 0-10182 {}} {80 -2 0 0-10184 {}}} CYCLES {}}
set a(0-10183) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-486 LOC {1 0.9838968286099865 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10168 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10184 {}}} CYCLES {}}
set a(0-10184) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-487 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10184 {}} {259 0 0 0-10183 {}} {80 -2 0 0-10182 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10170 {}} {130 0 0 0-10168 {}} {258 0 0 0-10164 {}} {80 -2 0 0-10116 {}} {80 -2 0 0-10114 {}} {80 -2 0 0-10112 {}} {80 -2 0 0-10110 {}} {80 -2 0 0-10108 {}} {80 -2 0 0-10106 {}} {80 -2 0 0-10104 {}} {80 -2 0 0-10102 {}} {256 0 0 0-9951 {}} {80 -2 0 0-9951 {}} {80 -2 0 0-9949 {}} {80 -2 0 0-9947 {}} {80 -2 0 0-9945 {}} {80 -2 0 0-9943 {}} {80 -2 0 0-9941 {}} {80 -2 0 0-9939 {}} {80 -2 0 0-9937 {}} {256 0 0 0-9806 {}} {80 -2 0 0-9806 {}} {80 -2 0 0-9804 {}} {80 -2 0 0-9802 {}} {80 -2 0 0-9800 {}} {80 -2 0 0-9798 {}} {80 -2 0 0-9796 {}} {80 -2 0 0-9794 {}} {80 -2 0 0-9792 {}} {132 0 0 0-10212 {}}} SUCCS {{592 -2 0 0-9792 {}} {592 -2 0 0-9794 {}} {592 -2 0 0-9796 {}} {592 -2 0 0-9798 {}} {592 -2 0 0-9800 {}} {592 -2 0 0-9802 {}} {592 -2 0 0-9804 {}} {592 -2 0 0-9806 {}} {592 -2 0 0-9937 {}} {592 -2 0 0-9939 {}} {592 -2 0 0-9941 {}} {592 -2 0 0-9943 {}} {592 -2 0 0-9945 {}} {592 -2 0 0-9947 {}} {592 -2 0 0-9949 {}} {592 -2 0 0-9951 {}} {80 -2 0 0-10102 {}} {592 -2 0 0-10104 {}} {592 -2 0 0-10106 {}} {592 -2 0 0-10108 {}} {592 -2 0 0-10110 {}} {592 -2 0 0-10112 {}} {592 -2 0 0-10114 {}} {592 -2 0 0-10116 {}} {80 -2 0 0-10170 {}} {80 -2 0 0-10172 {}} {80 -2 0 0-10174 {}} {80 -2 0 0-10176 {}} {80 -2 0 0-10178 {}} {80 -2 0 0-10180 {}} {80 -2 0 0-10182 {}} {262 0 0 0-10184 {}}} CYCLES {}}
set a(0-10185) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(11:0))(2-0) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-488 LOC {1 0.9838968286099865 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{146 0 0 0-10166 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10186 {}}} CYCLES {}}
set a(0-10186) {AREA_SCORE {} NAME for:for:switch#1 TYPE SELECT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-489 LOC {1 0.9838968286099865 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-10185 {}} {130 0 0 0-10166 {}}} SUCCS {{146 0 0 0-10187 {}} {130 0 0 0-10188 {}} {146 0 0 0-10189 {}} {130 0 0 0-10190 {}} {146 0 0 0-10191 {}} {130 0 0 0-10192 {}} {146 0 0 0-10193 {}} {130 0 0 0-10194 {}} {146 0 0 0-10195 {}} {130 0 0 0-10196 {}} {146 0 0 0-10197 {}} {130 0 0 0-10198 {}} {146 0 0 0-10199 {}} {130 0 0 0-10200 {}} {146 0 0 0-10201 {}} {130 0 0 0-10202 {}}} CYCLES {}}
set a(0-10187) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#9 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-490 LOC {1 0.9838968286099865 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10186 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10188 {}}} CYCLES {}}
set a(0-10188) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-491 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10188 {}} {259 0 0 0-10187 {}} {130 0 0 0-10186 {}} {258 0 0 0-10164 {}} {256 0 0 0-9955 {}} {256 0 0 0-9812 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-10188 {}}} CYCLES {}}
set a(0-10189) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#10 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-492 LOC {1 0.9838968286099865 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10186 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10190 {}}} CYCLES {}}
set a(0-10190) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-493 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10190 {}} {259 0 0 0-10189 {}} {130 0 0 0-10186 {}} {258 0 0 0-10164 {}} {256 0 0 0-9957 {}} {256 0 0 0-9814 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-10190 {}}} CYCLES {}}
set a(0-10191) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#11 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-494 LOC {1 0.9838968286099865 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10186 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10192 {}}} CYCLES {}}
set a(0-10192) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-495 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10192 {}} {259 0 0 0-10191 {}} {130 0 0 0-10186 {}} {258 0 0 0-10164 {}} {256 0 0 0-9959 {}} {256 0 0 0-9816 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-10192 {}}} CYCLES {}}
set a(0-10193) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#12 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-496 LOC {1 0.9838968286099865 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10186 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10194 {}}} CYCLES {}}
set a(0-10194) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-497 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10194 {}} {259 0 0 0-10193 {}} {130 0 0 0-10186 {}} {258 0 0 0-10164 {}} {256 0 0 0-9961 {}} {256 0 0 0-9818 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-10194 {}}} CYCLES {}}
set a(0-10195) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#13 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-498 LOC {1 0.9838968286099865 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10186 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10196 {}}} CYCLES {}}
set a(0-10196) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-499 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10196 {}} {259 0 0 0-10195 {}} {130 0 0 0-10186 {}} {258 0 0 0-10164 {}} {256 0 0 0-9963 {}} {256 0 0 0-9820 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-10196 {}}} CYCLES {}}
set a(0-10197) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#14 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-500 LOC {1 0.9838968286099865 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10186 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10198 {}}} CYCLES {}}
set a(0-10198) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-501 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10198 {}} {259 0 0 0-10197 {}} {130 0 0 0-10186 {}} {258 0 0 0-10164 {}} {256 0 0 0-9965 {}} {256 0 0 0-9822 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-10198 {}}} CYCLES {}}
set a(0-10199) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#15 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-502 LOC {1 0.9838968286099865 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10186 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10200 {}}} CYCLES {}}
set a(0-10200) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-503 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10200 {}} {259 0 0 0-10199 {}} {130 0 0 0-10186 {}} {258 0 0 0-10164 {}} {256 0 0 0-9967 {}} {256 0 0 0-9824 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-10200 {}}} CYCLES {}}
set a(0-10201) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#1 TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-504 LOC {1 0.9838968286099865 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10186 {}} {258 0 0 0-10151 {}}} SUCCS {{259 0 0 0-10202 {}}} CYCLES {}}
set a(0-10202) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-505 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10202 {}} {259 0 0 0-10201 {}} {130 0 0 0-10186 {}} {258 0 0 0-10164 {}} {256 0 0 0-9969 {}} {256 0 0 0-9826 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-10202 {}}} CYCLES {}}
set a(0-10203) {AREA_SCORE {} NAME for:for:t:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-506 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.13967611336032387} PREDS {{262 0 0 0-10210 {}}} SUCCS {{259 0 0 0-10204 {}} {256 0 0 0-10210 {}}} CYCLES {}}
set a(0-10204) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(11:0))(10-0) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-507 LOC {0 1.0 1 0.0 1 0.0 6 0.13967611336032387} PREDS {{259 0 0 0-10203 {}}} SUCCS {{259 0 0 0-10205 {}}} CYCLES {}}
set a(0-10205) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,2,1,12) QUANTITY 1 NAME for:for:acc#6 TYPE ACCU DELAY {1.05 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-508 LOC {1 0.0 1 0.8228744939271255 1 0.8228744939271255 1 0.9999998313090419 6 0.3168014507422402} PREDS {{259 0 0 0-10204 {}}} SUCCS {{259 0 0 0-10206 {}} {258 0 0 0-10210 {}}} CYCLES {}}
set a(0-10206) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(11:0))(11) TYPE READSLICE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-509 LOC {1 0.1771255060728745 1 1.0 1 1.0 6 0.31680161943319834} PREDS {{259 0 0 0-10205 {}}} SUCCS {{259 0 0 0-10207 {}}} CYCLES {}}
set a(0-10207) {AREA_SCORE {} NAME for:for:t:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-510 LOC {1 0.1771255060728745 1 1.0 1 1.0 1 1.0 6 0.31680161943319834} PREDS {{259 0 0 0-10206 {}} {256 0 0 0-9732 {}} {132 0 0 0-10212 {}}} SUCCS {{260 0 0 0-9732 {}} {259 0 0 0-10208 {}} {258 0 0 0-10211 {}}} CYCLES {}}
set a(0-10208) {AREA_SCORE {} NAME for:for:t:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-511 LOC {1 0.1771255060728745 1 1.0 1 1.0 1 1.0 6 0.31680161943319834} PREDS {{259 0 0 0-10207 {}}} SUCCS {{260 0 0 0-9732 {}} {259 0 0 0-10209 {}}} CYCLES {}}
set a(0-10209) {AREA_SCORE {} NAME for:for:t:select TYPE SELECT PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-512 LOC {1 0.1771255060728745 1 1.0 1 1.0 6 0.31680161943319834} PREDS {{259 0 0 0-10208 {}}} SUCCS {{131 0 0 0-10210 {}}} CYCLES {}}
set a(0-10210) {AREA_SCORE {} NAME asn(for:for:t(11:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 LOC {1 0.1771255060728745 1 1.0 1 1.0 1 1.0 6 0.31680161943319834} PREDS {{260 0 0 0-10210 {}} {131 0 0 0-10209 {}} {258 0 0 0-10205 {}} {256 0 0 0-10203 {}} {256 0 0 0-9780 {}} {256 0 0 0-9773 {}} {132 0 0 0-10212 {}}} SUCCS {{262 0 0 0-9773 {}} {262 0 0 0-9780 {}} {262 0 0 0-10203 {}} {260 0 0 0-10210 {}}} CYCLES {}}
set a(0-10211) {AREA_SCORE {} NAME for:for:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-513 LOC {1 0.1771255060728745 1 1.0 1 1.0 1 1.0 6 1.0} PREDS {{258 0 0 0-10207 {}}} SUCCS {{260 0 0 0-9732 {}} {259 0 0 0-10212 {}}} CYCLES {}}
set a(0-10212) {AREA_SCORE {} NAME for:for:break(for:for) TYPE TERMINATE PAR 0-9712 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-514 LOC {1 0.1771255060728745 1 1.0 1 1.0 6 1.0} PREDS {{259 0 0 0-10211 {}}} SUCCS {{132 0 0 0-9732 {}} {132 0 0 0-9792 {}} {132 0 0 0-9794 {}} {132 0 0 0-9796 {}} {132 0 0 0-9798 {}} {132 0 0 0-9800 {}} {132 0 0 0-9802 {}} {132 0 0 0-9804 {}} {132 0 0 0-9806 {}} {132 0 0 0-9812 {}} {132 0 0 0-9814 {}} {132 0 0 0-9816 {}} {132 0 0 0-9818 {}} {132 0 0 0-9820 {}} {132 0 0 0-9822 {}} {132 0 0 0-9824 {}} {132 0 0 0-9826 {}} {132 0 0 0-9937 {}} {132 0 0 0-9939 {}} {132 0 0 0-9941 {}} {132 0 0 0-9943 {}} {132 0 0 0-9945 {}} {132 0 0 0-9947 {}} {132 0 0 0-9949 {}} {132 0 0 0-9951 {}} {132 0 0 0-9955 {}} {132 0 0 0-9957 {}} {132 0 0 0-9959 {}} {132 0 0 0-9961 {}} {132 0 0 0-9963 {}} {132 0 0 0-9965 {}} {132 0 0 0-9967 {}} {132 0 0 0-9969 {}} {132 0 0 0-10102 {}} {132 0 0 0-10104 {}} {132 0 0 0-10106 {}} {132 0 0 0-10108 {}} {132 0 0 0-10110 {}} {132 0 0 0-10112 {}} {132 0 0 0-10114 {}} {132 0 0 0-10116 {}} {132 0 0 0-10120 {}} {132 0 0 0-10122 {}} {132 0 0 0-10124 {}} {132 0 0 0-10126 {}} {132 0 0 0-10128 {}} {132 0 0 0-10130 {}} {132 0 0 0-10132 {}} {132 0 0 0-10134 {}} {132 0 0 0-10170 {}} {132 0 0 0-10172 {}} {132 0 0 0-10174 {}} {132 0 0 0-10176 {}} {132 0 0 0-10178 {}} {132 0 0 0-10180 {}} {132 0 0 0-10182 {}} {132 0 0 0-10184 {}} {132 0 0 0-10188 {}} {132 0 0 0-10190 {}} {132 0 0 0-10192 {}} {132 0 0 0-10194 {}} {132 0 0 0-10196 {}} {132 0 0 0-10198 {}} {132 0 0 0-10200 {}} {132 0 0 0-10202 {}} {132 0 0 0-10207 {}} {132 0 0 0-10210 {}}} CYCLES {}}
set a(0-9712) {CHI {0-9732 0-9733 0-9734 0-9735 0-9736 0-9737 0-9738 0-9739 0-9740 0-9741 0-9742 0-9743 0-9744 0-9745 0-9746 0-9747 0-9748 0-9749 0-9750 0-9751 0-9752 0-9753 0-9754 0-9755 0-9756 0-9757 0-9758 0-9759 0-9760 0-9761 0-9762 0-9763 0-9764 0-9765 0-9766 0-9767 0-9768 0-9769 0-9770 0-9771 0-9772 0-9773 0-9774 0-9775 0-9776 0-9777 0-9778 0-9779 0-9780 0-9781 0-9782 0-9783 0-9784 0-9785 0-9786 0-9787 0-9788 0-9789 0-9790 0-9791 0-9792 0-9793 0-9794 0-9795 0-9796 0-9797 0-9798 0-9799 0-9800 0-9801 0-9802 0-9803 0-9804 0-9805 0-9806 0-9807 0-9808 0-9809 0-9810 0-9811 0-9812 0-9813 0-9814 0-9815 0-9816 0-9817 0-9818 0-9819 0-9820 0-9821 0-9822 0-9823 0-9824 0-9825 0-9826 0-9827 0-9828 0-9829 0-9830 0-9831 0-9832 0-9833 0-9834 0-9835 0-9836 0-9837 0-9838 0-9839 0-9840 0-9841 0-9842 0-9843 0-9844 0-9845 0-9846 0-9847 0-9848 0-9849 0-9850 0-9851 0-9852 0-9853 0-9854 0-9855 0-9856 0-9857 0-9858 0-9859 0-9860 0-9861 0-9862 0-9863 0-9864 0-9865 0-9866 0-9867 0-9868 0-9869 0-9870 0-9871 0-9872 0-9873 0-9874 0-9875 0-9876 0-9877 0-9878 0-9879 0-9880 0-9881 0-9882 0-9883 0-9884 0-9885 0-9886 0-9887 0-9888 0-9889 0-9890 0-9891 0-9892 0-9893 0-9894 0-9895 0-9896 0-9897 0-9898 0-9899 0-9900 0-9901 0-9902 0-9903 0-9904 0-9905 0-9906 0-9907 0-9908 0-9909 0-9910 0-9911 0-9912 0-9913 0-9914 0-9915 0-9916 0-9917 0-9918 0-9919 0-9920 0-9921 0-9922 0-9923 0-9924 0-9925 0-9926 0-9927 0-9928 0-9929 0-9930 0-9931 0-9932 0-9933 0-9934 0-9935 0-9936 0-9937 0-9938 0-9939 0-9940 0-9941 0-9942 0-9943 0-9944 0-9945 0-9946 0-9947 0-9948 0-9949 0-9950 0-9951 0-9952 0-9953 0-9954 0-9955 0-9956 0-9957 0-9958 0-9959 0-9960 0-9961 0-9962 0-9963 0-9964 0-9965 0-9966 0-9967 0-9968 0-9969 0-9970 0-9971 0-9972 0-9973 0-9974 0-9975 0-9976 0-9977 0-9978 0-9979 0-9980 0-9981 0-9982 0-9983 0-9984 0-9985 0-9986 0-9987 0-9988 0-9989 0-9990 0-9991 0-9992 0-9993 0-9994 0-9995 0-9996 0-9997 0-9998 0-9999 0-10000 0-10001 0-10002 0-10003 0-10004 0-10005 0-10006 0-10007 0-10008 0-10009 0-10010 0-10011 0-10012 0-10013 0-10014 0-10015 0-10016 0-10017 0-10018 0-10019 0-10020 0-10021 0-10022 0-10023 0-10024 0-10025 0-10026 0-10027 0-10028 0-10029 0-10030 0-10031 0-10032 0-10033 0-10034 0-10035 0-10036 0-10037 0-10038 0-10039 0-10040 0-10041 0-10042 0-10043 0-10044 0-10045 0-10046 0-10047 0-10048 0-10049 0-10050 0-10051 0-10052 0-10053 0-10054 0-10055 0-10056 0-10057 0-10058 0-10059 0-10060 0-10061 0-10062 0-10063 0-10064 0-10065 0-10066 0-10067 0-10068 0-10069 0-10070 0-10071 0-10072 0-10073 0-10074 0-10075 0-10076 0-10077 0-10078 0-10079 0-10080 0-10081 0-10082 0-10083 0-10084 0-10085 0-10086 0-10087 0-10088 0-10089 0-10090 0-10091 0-10092 0-10093 0-10094 0-10095 0-10096 0-10097 0-10098 0-10099 0-10100 0-10101 0-10102 0-10103 0-10104 0-10105 0-10106 0-10107 0-10108 0-10109 0-10110 0-10111 0-10112 0-10113 0-10114 0-10115 0-10116 0-10117 0-10118 0-10119 0-10120 0-10121 0-10122 0-10123 0-10124 0-10125 0-10126 0-10127 0-10128 0-10129 0-10130 0-10131 0-10132 0-10133 0-10134 0-10135 0-10136 0-10137 0-10138 0-10139 0-10140 0-10141 0-10142 0-10143 0-10144 0-10145 0-10146 0-10147 0-10148 0-10149 0-10150 0-10151 0-10152 0-10153 0-10154 0-10155 0-10156 0-10157 0-10158 0-10159 0-10160 0-10161 0-10162 0-10163 0-10164 0-10165 0-10166 0-10167 0-10168 0-10169 0-10170 0-10171 0-10172 0-10173 0-10174 0-10175 0-10176 0-10177 0-10178 0-10179 0-10180 0-10181 0-10182 0-10183 0-10184 0-10185 0-10186 0-10187 0-10188 0-10189 0-10190 0-10191 0-10192 0-10193 0-10194 0-10195 0-10196 0-10197 0-10198 0-10199 0-10200 0-10201 0-10202 0-10203 0-10204 0-10205 0-10206 0-10207 0-10208 0-10209 0-10210 0-10211 0-10212} ITERATIONS 2048 RESET_LATENCY 0 CSTEPS 9 UNROLL 0 PERIOD {7.41 ns} FULL_PERIOD {7.41 ns} THROUGHPUT_PERIOD 3 %_SHARING_ALLOC {20.000000000000004 %} PIPELINED Yes INITIATION 3 STAGES 3.0 CYCLES_IN 6150 TOTAL_CYCLES_IN 73800 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 73800 NAME for:for TYPE LOOP DELAY {546865.41 ns} PAR 0-9711 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-515 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-9712 {}} {259 0 0 0-9731 {}} {774 0 0 0-10255 {}} {774 0 0 0-10254 {}} {774 0 0 0-10252 {}} {774 0 0 0-10250 {}} {774 0 0 0-10248 {}} {774 0 0 0-10246 {}} {774 0 0 0-10244 {}} {774 0 0 0-10242 {}} {774 0 0 0-10240 {}} {774 0 0 0-10238 {}} {774 0 0 0-10236 {}} {774 0 0 0-10234 {}} {774 0 0 0-10232 {}} {774 0 0 0-10231 {}} {774 0 0 0-10228 {}} {774 0 0 0-10225 {}}} SUCCS {{772 0 0 0-9731 {}} {774 0 0 0-9712 {}} {131 0 0 0-10213 {}} {130 0 0 0-10214 {}} {130 0 0 0-10215 {}} {130 0 0 0-10216 {}} {130 0 0 0-10217 {}} {130 0 0 0-10218 {}} {130 0 0 0-10219 {}} {130 0 0 0-10220 {}} {130 0 0 0-10221 {}} {256 0 0 0-10225 {}} {256 0 0 0-10228 {}} {256 0 0 0-10231 {}} {256 0 0 0-10232 {}} {256 0 0 0-10234 {}} {256 0 0 0-10236 {}} {256 0 0 0-10238 {}} {256 0 0 0-10240 {}} {256 0 0 0-10242 {}} {256 0 0 0-10244 {}} {256 0 0 0-10246 {}} {256 0 0 0-10248 {}} {256 0 0 0-10250 {}} {256 0 0 0-10252 {}} {256 0 0 0-10254 {}} {256 0 0 0-10255 {}}} CYCLES {}}
set a(0-10213) {AREA_SCORE {} NAME x:asn(for:tmp(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-516 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{131 0 0 0-9712 {}} {774 0 0 0-10231 {}}} SUCCS {{130 0 0 0-10221 {}} {256 0 0 0-10231 {}} {258 0 0 0-10232 {}}} CYCLES {}}
set a(0-10214) {AREA_SCORE {} NAME for:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-517 LOC {0 1.0 1 0.6837044534412955 1 0.6837044534412955 1 0.6837044534412955 1 0.6837044534412955} PREDS {{130 0 0 0-9712 {}} {774 0 0 0-10229 {}}} SUCCS {{259 0 0 0-10215 {}} {130 0 0 0-10221 {}} {256 0 0 0-10229 {}}} CYCLES {}}
set a(0-10215) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 2 NAME for:acc TYPE ACCU DELAY {0.95 ns} PAR 0-9711 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-518 LOC {1 0.0 1 0.6837044534412955 1 0.6837044534412955 1 0.8431172402159244 1 0.8431172402159244} PREDS {{259 0 0 0-10214 {}} {130 0 0 0-9712 {}}} SUCCS {{259 0 0 0-10216 {}} {130 0 0 0-10221 {}} {258 0 0 0-10229 {}}} CYCLES {}}
set a(0-10216) {AREA_SCORE {} NAME idx:slc(idx(3:0))(3-2) TYPE READSLICE PAR 0-9711 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-519 LOC {1 0.15941295546558704 1 0.8431174089068825 1 0.8431174089068825 1 0.8431174089068825} PREDS {{259 0 0 0-10215 {}} {130 0 0 0-9712 {}}} SUCCS {{259 0 0 0-10217 {}} {130 0 0 0-10221 {}}} CYCLES {}}
set a(0-10217) {AREA_SCORE {} NAME operator<<32,false>:conc TYPE CONCATENATE PAR 0-9711 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-520 LOC {1 0.15941295546558704 1 0.8431174089068825 1 0.8431174089068825 1 0.8431174089068825} PREDS {{259 0 0 0-10216 {}} {130 0 0 0-9712 {}}} SUCCS {{259 0 0 0-10218 {}} {130 0 0 0-10221 {}}} CYCLES {}}
set a(0-10218) {AREA_SCORE 3.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(3,0,3,0,3) QUANTITY 1 NAME operator<<32,false>:acc TYPE ACCU DELAY {0.93 ns} PAR 0-9711 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-521 LOC {1 0.15941295546558704 1 0.8431174089068825 1 0.8431174089068825 1 0.9999998313090417 1 0.9999998313090417} PREDS {{259 0 0 0-10217 {}} {130 0 0 0-9712 {}}} SUCCS {{259 0 0 0-10219 {}} {130 0 0 0-10221 {}}} CYCLES {}}
set a(0-10219) {AREA_SCORE {} NAME operator<<32,false>:slc(operator<<32,false>:acc)(2) TYPE READSLICE PAR 0-9711 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-522 LOC {1 0.31629554655870445 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-10218 {}} {130 0 0 0-9712 {}}} SUCCS {{259 0 0 0-10220 {}} {130 0 0 0-10221 {}}} CYCLES {}}
set a(0-10220) {AREA_SCORE {} NAME for:not TYPE NOT PAR 0-9711 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-523 LOC {1 0.31629554655870445 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-10219 {}} {130 0 0 0-9712 {}}} SUCCS {{259 0 0 0-10221 {}}} CYCLES {}}
set a(0-10221) {AREA_SCORE {} NAME for:break(for) TYPE TERMINATE PAR 0-9711 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-524 LOC {1 0.31629554655870445 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-10220 {}} {130 0 0 0-10219 {}} {130 0 0 0-10218 {}} {130 0 0 0-10217 {}} {130 0 0 0-10216 {}} {130 0 0 0-10215 {}} {130 0 0 0-10214 {}} {130 0 0 0-10213 {}} {130 0 0 0-9712 {}}} SUCCS {{128 0 0 0-10225 {}} {128 0 0 0-10228 {}} {128 0 0 0-10229 {}} {128 0 0 0-10231 {}} {128 0 0 0-10232 {}} {128 0 0 0-10234 {}} {128 0 0 0-10236 {}} {128 0 0 0-10238 {}} {128 0 0 0-10240 {}} {128 0 0 0-10242 {}} {128 0 0 0-10244 {}} {128 0 0 0-10246 {}} {128 0 0 0-10248 {}} {128 0 0 0-10250 {}} {128 0 0 0-10252 {}} {128 0 0 0-10254 {}} {128 0 0 0-10255 {}}} CYCLES {}}
set a(0-10222) {AREA_SCORE {} NAME s:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-525 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{774 0 0 0-10225 {}}} SUCCS {{259 0 0 0-10223 {}} {256 0 0 0-10225 {}}} CYCLES {}}
set a(0-10223) {AREA_SCORE {} NAME s:slc(s(11:0))(11-1) TYPE READSLICE PAR 0-9711 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-526 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-10222 {}}} SUCCS {{259 0 0 0-10224 {}}} CYCLES {}}
set a(0-10224) {AREA_SCORE {} NAME exu TYPE PADZEROES PAR 0-9711 LOC {0 1.0 1 0.0 1 0.0 1 1.0} PREDS {{259 0 0 0-10223 {}}} SUCCS {{259 0 0 0-10225 {}}} CYCLES {}}
set a(0-10225) {AREA_SCORE {} NAME asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-10225 {}} {259 0 0 0-10224 {}} {256 0 0 0-10222 {}} {128 0 0 0-10221 {}} {256 0 0 0-9712 {}}} SUCCS {{774 0 0 0-9712 {}} {774 0 0 0-10222 {}} {772 0 0 0-10225 {}}} CYCLES {}}
set a(0-10226) {AREA_SCORE {} NAME operator-<32,false>#2:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-527 LOC {0 1.0 1 0.8405870445344129 1 0.8405870445344129 1 0.8405870445344129 1 0.8405870445344129} PREDS {{774 0 0 0-10228 {}}} SUCCS {{259 0 0 0-10227 {}} {256 0 0 0-10228 {}}} CYCLES {}}
set a(0-10227) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 2 NAME operator-<32,false>#2:acc TYPE ACCU DELAY {0.95 ns} PAR 0-9711 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-528 LOC {1 0.0 1 0.8405870445344129 1 0.8405870445344129 1 0.9999998313090418 1 0.9999998313090418} PREDS {{259 0 0 0-10226 {}}} SUCCS {{259 0 0 0-10228 {}}} CYCLES {}}
set a(0-10228) {AREA_SCORE {} NAME operator-<32,false>#2:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-529 LOC {1 0.15941295546558704 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10228 {}} {259 0 0 0-10227 {}} {256 0 0 0-10226 {}} {128 0 0 0-10221 {}} {256 0 0 0-9712 {}}} SUCCS {{774 0 0 0-9712 {}} {774 0 0 0-10226 {}} {772 0 0 0-10228 {}}} CYCLES {}}
set a(0-10229) {AREA_SCORE {} NAME asn(idx(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {1 0.15941295546558704 1 0.8431174089068825 1 0.8431174089068825 1 0.8431174089068825 1 1.0} PREDS {{772 0 0 0-10229 {}} {128 0 0 0-10221 {}} {258 0 0 0-10215 {}} {256 0 0 0-10214 {}}} SUCCS {{774 0 0 0-10214 {}} {772 0 0 0-10229 {}}} CYCLES {}}
set a(0-10230) {AREA_SCORE {} NAME asn(x(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-10232 {}}} SUCCS {{259 0 0 0-10231 {}} {256 0 0 0-10232 {}}} CYCLES {}}
set a(0-10231) {AREA_SCORE {} NAME asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-10231 {}} {259 0 0 0-10230 {}} {128 0 0 0-10221 {}} {256 0 0 0-10213 {}} {256 0 0 0-9712 {}}} SUCCS {{774 0 0 0-9712 {}} {774 0 0 0-10213 {}} {772 0 0 0-10231 {}}} CYCLES {}}
set a(0-10232) {AREA_SCORE {} NAME asn(y(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-10232 {}} {256 0 0 0-10230 {}} {128 0 0 0-10221 {}} {258 0 0 0-10213 {}} {256 0 0 0-9712 {}}} SUCCS {{774 0 0 0-9712 {}} {774 0 0 0-10230 {}} {772 0 0 0-10232 {}}} CYCLES {}}
set a(0-10233) {AREA_SCORE {} NAME asn(nn(12).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-10236 {}}} SUCCS {{259 0 0 0-10234 {}} {256 0 0 0-10236 {}}} CYCLES {}}
set a(0-10234) {AREA_SCORE {} NAME asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-10234 {}} {259 0 0 0-10233 {}} {128 0 0 0-10221 {}} {256 0 0 0-9712 {}}} SUCCS {{774 0 0 0-9712 {}} {772 0 0 0-10234 {}}} CYCLES {}}
set a(0-10235) {AREA_SCORE {} NAME asn(nn(11).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-10238 {}}} SUCCS {{259 0 0 0-10236 {}} {256 0 0 0-10238 {}}} CYCLES {}}
set a(0-10236) {AREA_SCORE {} NAME asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-10236 {}} {259 0 0 0-10235 {}} {256 0 0 0-10233 {}} {128 0 0 0-10221 {}} {256 0 0 0-9712 {}}} SUCCS {{774 0 0 0-9712 {}} {774 0 0 0-10233 {}} {772 0 0 0-10236 {}}} CYCLES {}}
set a(0-10237) {AREA_SCORE {} NAME asn(nn(10).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-10240 {}}} SUCCS {{259 0 0 0-10238 {}} {256 0 0 0-10240 {}}} CYCLES {}}
set a(0-10238) {AREA_SCORE {} NAME asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-10238 {}} {259 0 0 0-10237 {}} {256 0 0 0-10235 {}} {128 0 0 0-10221 {}} {256 0 0 0-9712 {}}} SUCCS {{774 0 0 0-9712 {}} {774 0 0 0-10235 {}} {772 0 0 0-10238 {}}} CYCLES {}}
set a(0-10239) {AREA_SCORE {} NAME asn(nn(9).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-10242 {}}} SUCCS {{259 0 0 0-10240 {}} {256 0 0 0-10242 {}}} CYCLES {}}
set a(0-10240) {AREA_SCORE {} NAME asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-10240 {}} {259 0 0 0-10239 {}} {256 0 0 0-10237 {}} {128 0 0 0-10221 {}} {256 0 0 0-9712 {}}} SUCCS {{774 0 0 0-9712 {}} {774 0 0 0-10237 {}} {772 0 0 0-10240 {}}} CYCLES {}}
set a(0-10241) {AREA_SCORE {} NAME asn(nn(8).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-10244 {}}} SUCCS {{259 0 0 0-10242 {}} {256 0 0 0-10244 {}}} CYCLES {}}
set a(0-10242) {AREA_SCORE {} NAME asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-10242 {}} {259 0 0 0-10241 {}} {256 0 0 0-10239 {}} {128 0 0 0-10221 {}} {256 0 0 0-9712 {}}} SUCCS {{774 0 0 0-9712 {}} {774 0 0 0-10239 {}} {772 0 0 0-10242 {}}} CYCLES {}}
set a(0-10243) {AREA_SCORE {} NAME asn(nn(7).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-10246 {}}} SUCCS {{259 0 0 0-10244 {}} {256 0 0 0-10246 {}}} CYCLES {}}
set a(0-10244) {AREA_SCORE {} NAME asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-10244 {}} {259 0 0 0-10243 {}} {256 0 0 0-10241 {}} {128 0 0 0-10221 {}} {256 0 0 0-9712 {}}} SUCCS {{774 0 0 0-9712 {}} {774 0 0 0-10241 {}} {772 0 0 0-10244 {}}} CYCLES {}}
set a(0-10245) {AREA_SCORE {} NAME asn(nn(6).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-10248 {}}} SUCCS {{259 0 0 0-10246 {}} {256 0 0 0-10248 {}}} CYCLES {}}
set a(0-10246) {AREA_SCORE {} NAME asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-10246 {}} {259 0 0 0-10245 {}} {256 0 0 0-10243 {}} {128 0 0 0-10221 {}} {256 0 0 0-9712 {}}} SUCCS {{774 0 0 0-9712 {}} {774 0 0 0-10243 {}} {772 0 0 0-10246 {}}} CYCLES {}}
set a(0-10247) {AREA_SCORE {} NAME asn(nn(5).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-10250 {}}} SUCCS {{259 0 0 0-10248 {}} {256 0 0 0-10250 {}}} CYCLES {}}
set a(0-10248) {AREA_SCORE {} NAME asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-10248 {}} {259 0 0 0-10247 {}} {256 0 0 0-10245 {}} {128 0 0 0-10221 {}} {256 0 0 0-9712 {}}} SUCCS {{774 0 0 0-9712 {}} {774 0 0 0-10245 {}} {772 0 0 0-10248 {}}} CYCLES {}}
set a(0-10249) {AREA_SCORE {} NAME asn(nn(4).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-10252 {}}} SUCCS {{259 0 0 0-10250 {}} {256 0 0 0-10252 {}}} CYCLES {}}
set a(0-10250) {AREA_SCORE {} NAME asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-10250 {}} {259 0 0 0-10249 {}} {256 0 0 0-10247 {}} {128 0 0 0-10221 {}} {256 0 0 0-9712 {}}} SUCCS {{774 0 0 0-9712 {}} {774 0 0 0-10247 {}} {772 0 0 0-10250 {}}} CYCLES {}}
set a(0-10251) {AREA_SCORE {} NAME asn(nn(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-10254 {}}} SUCCS {{259 0 0 0-10252 {}} {256 0 0 0-10254 {}}} CYCLES {}}
set a(0-10252) {AREA_SCORE {} NAME asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-10252 {}} {259 0 0 0-10251 {}} {256 0 0 0-10249 {}} {128 0 0 0-10221 {}} {256 0 0 0-9712 {}}} SUCCS {{774 0 0 0-9712 {}} {774 0 0 0-10249 {}} {772 0 0 0-10252 {}}} CYCLES {}}
set a(0-10253) {AREA_SCORE {} NAME asn(nn(2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-10255 {}}} SUCCS {{259 0 0 0-10254 {}} {256 0 0 0-10255 {}}} CYCLES {}}
set a(0-10254) {AREA_SCORE {} NAME asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-10254 {}} {259 0 0 0-10253 {}} {256 0 0 0-10251 {}} {128 0 0 0-10221 {}} {256 0 0 0-9712 {}}} SUCCS {{774 0 0 0-9712 {}} {774 0 0 0-10251 {}} {772 0 0 0-10254 {}}} CYCLES {}}
set a(0-10255) {AREA_SCORE {} NAME asn(nn(1).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9711 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10255 {}} {256 0 0 0-10253 {}} {128 0 0 0-10221 {}} {256 0 0 0-9712 {}}} SUCCS {{774 0 0 0-9712 {}} {774 0 0 0-10253 {}} {772 0 0 0-10255 {}}} CYCLES {}}
set a(0-9711) {CHI {0-9731 0-9712 0-10213 0-10214 0-10215 0-10216 0-10217 0-10218 0-10219 0-10220 0-10221 0-10222 0-10223 0-10224 0-10225 0-10226 0-10227 0-10228 0-10229 0-10230 0-10231 0-10232 0-10233 0-10234 0-10235 0-10236 0-10237 0-10238 0-10239 0-10240 0-10241 0-10242 0-10243 0-10244 0-10245 0-10246 0-10247 0-10248 0-10249 0-10250 0-10251 0-10252 0-10253 0-10254 0-10255} ITERATIONS 12 RESET_LATENCY 0 CSTEPS 1 UNROLL 0 PERIOD {7.41 ns} FULL_PERIOD {7.41 ns} THROUGHPUT_PERIOD 73812 %_SHARING_ALLOC {20.000000000000004 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 12 TOTAL_CYCLES_UNDER 73800 TOTAL_CYCLES 73812 NAME for TYPE LOOP DELAY {546954.33 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-530 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-9711 {}} {259 0 0 0-9730 {}} {258 0 0 0-9729 {}} {258 0 0 0-9728 {}} {258 0 0 0-9727 {}} {258 0 0 0-9726 {}} {258 0 0 0-9725 {}} {258 0 0 0-9724 {}} {258 0 0 0-9723 {}} {258 0 0 0-9722 {}} {258 0 0 0-9721 {}} {258 0 0 0-9720 {}} {258 0 0 0-9719 {}} {258 0 0 0-9718 {}} {258 0 0 0-9717 {}} {258 0 0 0-9716 {}} {258 0 0 0-9715 {}} {258 0 0 0-9714 {}} {258 0 0 0-9713 {}}} SUCCS {{772 0 0 0-9714 {}} {772 0 0 0-9715 {}} {772 0 0 0-9716 {}} {772 0 0 0-9717 {}} {772 0 0 0-9718 {}} {772 0 0 0-9719 {}} {772 0 0 0-9720 {}} {772 0 0 0-9721 {}} {772 0 0 0-9722 {}} {772 0 0 0-9723 {}} {772 0 0 0-9724 {}} {772 0 0 0-9725 {}} {772 0 0 0-9726 {}} {772 0 0 0-9727 {}} {772 0 0 0-9728 {}} {772 0 0 0-9729 {}} {772 0 0 0-9730 {}} {774 0 0 0-9711 {}} {131 0 0 0-10256 {}} {130 0 0 0-10257 {}} {130 0 0 0-10258 {}} {130 0 0 0-10259 {}} {130 0 0 0-10260 {}} {130 0 0 0-10261 {}} {130 0 0 0-10262 {}} {130 0 0 0-10263 {}} {130 0 0 0-10264 {}} {130 0 0 0-10265 {}} {130 0 0 0-10266 {}} {130 0 0 0-10267 {}} {130 0 0 0-10268 {}} {130 0 0 0-10269 {}} {130 0 0 0-10270 {}} {130 0 0 0-10271 {}} {130 0 0 0-10272 {}} {130 0 0 0-10273 {}} {130 0 0 0-10274 {}} {130 0 0 0-10275 {}} {130 0 0 0-10276 {}} {130 0 0 0-10277 {}} {130 0 0 0-10278 {}} {130 0 0 0-10279 {}} {130 0 0 0-10280 {}} {130 0 0 0-10281 {}} {130 0 0 0-10282 {}} {130 0 0 0-10283 {}} {130 0 0 0-10284 {}} {130 0 0 0-10285 {}} {130 0 0 0-10286 {}} {130 0 0 0-10287 {}} {130 0 0 0-10288 {}}} CYCLES {}}
set a(0-10256) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-531 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-9711 {}} {128 0 0 0-10257 {}}} SUCCS {{259 0 0 0-10257 {}}} CYCLES {}}
set a(0-10257) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-532 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-10257 {}} {259 0 0 0-10256 {}} {130 0 0 0-9711 {}}} SUCCS {{128 0 0 0-10256 {}} {772 0 0 0-10257 {}} {259 0 0 0-10258 {}}} CYCLES {}}
set a(0-10258) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-533 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-10257 {}} {130 0 0 0-9711 {}}} SUCCS {} CYCLES {}}
set a(0-10259) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-534 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-9711 {}} {128 0 0 0-10260 {}}} SUCCS {{259 0 0 0-10260 {}}} CYCLES {}}
set a(0-10260) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-535 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-10260 {}} {259 0 0 0-10259 {}} {130 0 0 0-9711 {}}} SUCCS {{128 0 0 0-10259 {}} {772 0 0 0-10260 {}} {259 0 0 0-10261 {}}} CYCLES {}}
set a(0-10261) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-536 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-10260 {}} {130 0 0 0-9711 {}}} SUCCS {} CYCLES {}}
set a(0-10262) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-537 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-9711 {}} {128 0 0 0-10263 {}}} SUCCS {{259 0 0 0-10263 {}}} CYCLES {}}
set a(0-10263) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-538 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-10263 {}} {259 0 0 0-10262 {}} {130 0 0 0-9711 {}} {256 0 0 0-9713 {}}} SUCCS {{774 0 0 0-9713 {}} {128 0 0 0-10262 {}} {772 0 0 0-10263 {}} {259 0 0 0-10264 {}}} CYCLES {}}
set a(0-10264) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-539 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-10263 {}} {130 0 0 0-9711 {}}} SUCCS {} CYCLES {}}
set a(0-10265) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-540 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-9711 {}} {128 0 0 0-10266 {}}} SUCCS {{259 0 0 0-10266 {}}} CYCLES {}}
set a(0-10266) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-541 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-10266 {}} {259 0 0 0-10265 {}} {130 0 0 0-9711 {}}} SUCCS {{128 0 0 0-10265 {}} {772 0 0 0-10266 {}} {259 0 0 0-10267 {}}} CYCLES {}}
set a(0-10267) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-542 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-10266 {}} {130 0 0 0-9711 {}}} SUCCS {} CYCLES {}}
set a(0-10268) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-543 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-9711 {}} {128 0 0 0-10269 {}}} SUCCS {{259 0 0 0-10269 {}}} CYCLES {}}
set a(0-10269) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-544 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-10269 {}} {259 0 0 0-10268 {}} {130 0 0 0-9711 {}}} SUCCS {{128 0 0 0-10268 {}} {772 0 0 0-10269 {}} {259 0 0 0-10270 {}}} CYCLES {}}
set a(0-10270) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-545 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-10269 {}} {130 0 0 0-9711 {}}} SUCCS {} CYCLES {}}
set a(0-10271) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-546 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-9711 {}} {128 0 0 0-10272 {}}} SUCCS {{259 0 0 0-10272 {}}} CYCLES {}}
set a(0-10272) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-547 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-10272 {}} {259 0 0 0-10271 {}} {130 0 0 0-9711 {}}} SUCCS {{128 0 0 0-10271 {}} {772 0 0 0-10272 {}} {259 0 0 0-10273 {}}} CYCLES {}}
set a(0-10273) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-548 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-10272 {}} {130 0 0 0-9711 {}}} SUCCS {} CYCLES {}}
set a(0-10274) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-549 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-9711 {}} {128 0 0 0-10275 {}}} SUCCS {{259 0 0 0-10275 {}}} CYCLES {}}
set a(0-10275) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-550 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-10275 {}} {259 0 0 0-10274 {}} {130 0 0 0-9711 {}}} SUCCS {{128 0 0 0-10274 {}} {772 0 0 0-10275 {}} {259 0 0 0-10276 {}}} CYCLES {}}
set a(0-10276) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-551 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-10275 {}} {130 0 0 0-9711 {}}} SUCCS {} CYCLES {}}
set a(0-10277) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-552 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-9711 {}} {128 0 0 0-10278 {}}} SUCCS {{259 0 0 0-10278 {}}} CYCLES {}}
set a(0-10278) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-553 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-10278 {}} {259 0 0 0-10277 {}} {130 0 0 0-9711 {}}} SUCCS {{128 0 0 0-10277 {}} {772 0 0 0-10278 {}} {259 0 0 0-10279 {}}} CYCLES {}}
set a(0-10279) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-554 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-10278 {}} {130 0 0 0-9711 {}}} SUCCS {} CYCLES {}}
set a(0-10280) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-555 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-9711 {}} {128 0 0 0-10281 {}}} SUCCS {{259 0 0 0-10281 {}}} CYCLES {}}
set a(0-10281) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-556 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-10281 {}} {259 0 0 0-10280 {}} {130 0 0 0-9711 {}}} SUCCS {{128 0 0 0-10280 {}} {772 0 0 0-10281 {}} {259 0 0 0-10282 {}}} CYCLES {}}
set a(0-10282) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-557 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-10281 {}} {130 0 0 0-9711 {}}} SUCCS {} CYCLES {}}
set a(0-10283) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-558 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-9711 {}} {128 0 0 0-10284 {}}} SUCCS {{259 0 0 0-10284 {}}} CYCLES {}}
set a(0-10284) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-559 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-10284 {}} {259 0 0 0-10283 {}} {130 0 0 0-9711 {}}} SUCCS {{128 0 0 0-10283 {}} {772 0 0 0-10284 {}} {259 0 0 0-10285 {}}} CYCLES {}}
set a(0-10285) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-560 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-10284 {}} {130 0 0 0-9711 {}}} SUCCS {} CYCLES {}}
set a(0-10286) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-561 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-9711 {}} {128 0 0 0-10287 {}}} SUCCS {{259 0 0 0-10287 {}}} CYCLES {}}
set a(0-10287) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-562 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-10287 {}} {259 0 0 0-10286 {}} {130 0 0 0-9711 {}}} SUCCS {{128 0 0 0-10286 {}} {772 0 0 0-10287 {}} {259 0 0 0-10288 {}}} CYCLES {}}
set a(0-10288) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-9710 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-563 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-10287 {}} {130 0 0 0-9711 {}}} SUCCS {} CYCLES {}}
set a(0-9710) {CHI {0-9713 0-9714 0-9715 0-9716 0-9717 0-9718 0-9719 0-9720 0-9721 0-9722 0-9723 0-9724 0-9725 0-9726 0-9727 0-9728 0-9729 0-9730 0-9711 0-10256 0-10257 0-10258 0-10259 0-10260 0-10261 0-10262 0-10263 0-10264 0-10265 0-10266 0-10267 0-10268 0-10269 0-10270 0-10271 0-10272 0-10273 0-10274 0-10275 0-10276 0-10277 0-10278 0-10279 0-10280 0-10281 0-10282 0-10283 0-10284 0-10285 0-10286 0-10287 0-10288} ITERATIONS Infinite LATENCY 73809 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {7.41 ns} FULL_PERIOD {7.41 ns} THROUGHPUT_PERIOD 73814 %_SHARING_ALLOC {20.000000000000004 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 73812 TOTAL_CYCLES 73814 NAME main TYPE LOOP DELAY {546969.15 ns} PAR 0-9709 XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-564 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-9710 {}}} SUCCS {{774 0 0 0-9710 {}}} CYCLES {}}
set a(0-9709) {CHI 0-9710 ITERATIONS Infinite LATENCY 73809 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {7.41 ns} FULL_PERIOD {7.41 ns} THROUGHPUT_PERIOD 73814 %_SHARING_ALLOC {20.000000000000004 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 73814 TOTAL_CYCLES 73814 NAME core:rlp TYPE LOOP DELAY {546969.15 ns} PAR {} XREFS 831adad1-d8b2-4f03-b4d9-0bb1e8c4510f-565 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-9709-TOTALCYCLES) {73814}
set a(0-9709-QMOD) {ccs_in(2,32) 0-9713 mgc_add(11,0,1,1,11) 0-9771 mgc_and(11,2) {0-9775 0-9782} mgc_shift_r(11,0,4,11) 0-9777 mgc_shift_l(11,0,4,12) 0-9779 mgc_add(11,0,10,0,11) 0-9784 BLOCK_DPRAM_RBW_DUAL_rwport(14,9,32,512,512,32,1) {0-9792 0-9937 0-10102 0-10170} BLOCK_DPRAM_RBW_DUAL_rwport(15,9,32,512,512,32,1) {0-9794 0-9939 0-10104 0-10172} BLOCK_DPRAM_RBW_DUAL_rwport(16,9,32,512,512,32,1) {0-9796 0-9941 0-10106 0-10174} BLOCK_DPRAM_RBW_DUAL_rwport(17,9,32,512,512,32,1) {0-9798 0-9943 0-10108 0-10176} BLOCK_DPRAM_RBW_DUAL_rwport(18,9,32,512,512,32,1) {0-9800 0-9945 0-10110 0-10178} BLOCK_DPRAM_RBW_DUAL_rwport(19,9,32,512,512,32,1) {0-9802 0-9947 0-10112 0-10180} BLOCK_DPRAM_RBW_DUAL_rwport(20,9,32,512,512,32,1) {0-9804 0-9949 0-10114 0-10182} BLOCK_DPRAM_RBW_DUAL_rwport(21,9,32,512,512,32,1) {0-9806 0-9951 0-10116 0-10184} BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1) {0-9812 0-9955 0-10120 0-10188} BLOCK_DPRAM_RBW_DUAL_rwport_en(7,9,32,512,512,32,1) {0-9814 0-9957 0-10122 0-10190} BLOCK_DPRAM_RBW_DUAL_rwport_en(8,9,32,512,512,32,1) {0-9816 0-9959 0-10124 0-10192} BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1) {0-9818 0-9961 0-10126 0-10194} BLOCK_DPRAM_RBW_DUAL_rwport_en(10,9,32,512,512,32,1) {0-9820 0-9963 0-10128 0-10196} BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1) {0-9822 0-9965 0-10130 0-10198} BLOCK_DPRAM_RBW_DUAL_rwport_en(12,9,32,512,512,32,1) {0-9824 0-9967 0-10132 0-10200} BLOCK_DPRAM_RBW_DUAL_rwport_en(13,9,32,512,512,32,1) {0-9826 0-9969 0-10134 0-10202} mgc_mux1hot(32,16) {0-9927 0-10070} mgc_add(12,0,12,0,12) {0-9929 0-9931 0-10151} BLOCK_1R1W_RBW_rport(3,12,32,4096,4096,32,1) 0-10071 mgc_mul(32,0,32,0,32) {0-10072 0-10076 0-10150} BLOCK_1R1W_RBW_rport(4,12,32,4096,4096,32,1) 0-10073 mgc_mul(32,0,32,0,64) 0-10074 mgc_add(32,0,32,0,32) {0-10078 0-10085 0-10088 0-10095 0-10153 0-10158} mgc_add(33,0,32,0,33) {0-10081 0-10091} mgc_mux(32,1,2) {0-10086 0-10096 0-10164} mgc_add(11,0,11,0,12) {0-10087 0-10135} mgc_add(11,0,2,1,12) 0-10205 mgc_add(4,0,2,1,4) {0-10215 0-10227} mgc_add(3,0,3,0,3) 0-10218 mgc_io_sync(0) {0-10257 0-10260 0-10263 0-10266 0-10269 0-10272 0-10275 0-10278 0-10281 0-10284 0-10287}}
set a(0-9709-PROC_NAME) {core}
set a(0-9709-HIER_NAME) {/stockham_dit/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-9709}

