================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon May 05 13:07:32 +0200 2025
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         SpikingBINAM
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xck26-sfvc784-2LV-c


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              500
FF:               534
DSP:              0
BRAM:             4
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 2.507       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+------------------------+--------------------------------------------------------------------------+
| Name                                                             | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable               | Source                                                                   |
+------------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+------------------------+--------------------------------------------------------------------------+
| inst                                                             | 500 | 534 |     | 4    |      |     |        |      |         |                        |                                                                          |
|   (inst)                                                         | 55  | 107 |     |      |      |     |        |      |         |                        |                                                                          |
|   CTRL_s_axi_U                                                   | 50  | 86  |     |      |      |     |        |      |         |                        |                                                                          |
|   grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168              | 23  | 8   |     |      |      |     |        |      |         |                        |                                                                          |
|     (grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168)          |     | 6   |     |      |      |     |        |      |         |                        |                                                                          |
|     flow_control_loop_pipe_sequential_init_U                     | 23  | 2   |     |      |      |     |        |      |         |                        |                                                                          |
|   grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204              | 46  | 79  |     | 4    |      |     |        |      |         |                        |                                                                          |
|     (grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204)          | 30  | 77  |     |      |      |     |        |      |         |                        |                                                                          |
|     flow_control_loop_pipe_sequential_init_U                     | 16  | 2   |     |      |      |     |        |      |         |                        |                                                                          |
|     p_ZL14storage_matrix_0_U                                     |     |     |     | 1    |      |     |        |      |         |                        |                                                                          |
|       bind_storage rom_2p                                        |     |     |     |      |      |     |        | auto | 1       | p_ZL14storage_matrix_0 |                                                                          |
|     p_ZL14storage_matrix_1_U                                     |     |     |     | 1    |      |     |        |      |         |                        |                                                                          |
|       bind_storage rom_2p                                        |     |     |     |      |      |     |        | auto | 1       | p_ZL14storage_matrix_1 |                                                                          |
|     p_ZL14storage_matrix_2_U                                     |     |     |     | 1    |      |     |        |      |         |                        |                                                                          |
|       bind_storage rom_2p                                        |     |     |     |      |      |     |        | auto | 1       | p_ZL14storage_matrix_2 |                                                                          |
|     p_ZL14storage_matrix_3_U                                     |     |     |     | 1    |      |     |        |      |         |                        |                                                                          |
|       bind_storage rom_2p                                        |     |     |     |      |      |     |        | auto | 1       | p_ZL14storage_matrix_3 |                                                                          |
|   grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249              | 40  | 20  |     |      |      |     |        |      |         |                        |                                                                          |
|     (grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249)          | 17  | 18  |     |      |      |     |        |      |         |                        |                                                                          |
|     flow_control_loop_pipe_sequential_init_U                     | 23  | 2   |     |      |      |     |        |      |         |                        |                                                                          |
|   grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269              | 69  | 36  |     |      |      |     |        |      |         |                        |                                                                          |
|     (grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269)          | 43  | 34  |     |      |      |     |        |      |         |                        |                                                                          |
|     flow_control_loop_pipe_sequential_init_U                     | 26  | 2   |     |      |      |     |        |      |         |                        |                                                                          |
|   mul_6ns_5ns_7_1_1_U69                                          | 5   |     |     |      |      |     |        |      |         |                        |                                                                          |
|     bind_op mul                                                  |     |     |     |      |      |     |        | auto | 0       | threshW                | C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186 |
|   regslice_both_in_spikes_U                                      | 19  | 52  |     |      |      |     |        |      |         |                        |                                                                          |
|   regslice_both_out_spikes_U                                     | 18  | 42  |     |      |      |     |        |      |         |                        |                                                                          |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_U | 8   | 6   |     |      |      |     |        |      |         |                        |                                                                          |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_U | 7   | 6   |     |      |      |     |        |      |         |                        |                                                                          |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_U | 7   | 6   |     |      |      |     |        |      |         |                        |                                                                          |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_U | 7   | 6   |     |      |      |     |        |      |         |                        |                                                                          |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_U | 9   | 6   |     |      |      |     |        |      |         |                        |                                                                          |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_U  | 7   | 6   |     |      |      |     |        |      |         |                        |                                                                          |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_U  | 8   | 6   |     |      |      |     |        |      |         |                        |                                                                          |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_U    | 7   | 6   |     |      |      |     |        |      |         |                        |                                                                          |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_U          | 14  | 7   |     |      |      |     |        |      |         |                        |                                                                          |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_U          | 14  | 7   |     |      |      |     |        |      |         |                        |                                                                          |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_U          | 14  | 7   |     |      |      |     |        |      |         |                        |                                                                          |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U          | 14  | 7   |     |      |      |     |        |      |         |                        |                                                                          |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_U          | 14  | 7   |     |      |      |     |        |      |         |                        |                                                                          |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U          | 14  | 7   |     |      |      |     |        |      |         |                        |                                                                          |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_U          | 16  | 7   |     |      |      |     |        |      |         |                        |                                                                          |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_v_U            | 15  | 7   |     |      |      |     |        |      |         |                        |                                                                          |
+------------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+------------------------+--------------------------------------------------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.43%  | OK     |
| FD                                                        | 50%       | 0.23%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.19%  | OK     |
| CARRY8                                                    | 25%       | 0.03%  | OK     |
| MUXF7                                                     | 15%       | 0.02%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 1.39%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 1.39%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2196      | 54     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                    | ENDPOINT PIN                                                                      | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                   |                                                                                   |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 7.493 | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]/C | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMA/WE    |            6 |         16 |          2.165 |          0.896 |        1.269 |
| Path2 | 7.493 | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]/C | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMA_D1/WE |            6 |         16 |          2.165 |          0.896 |        1.269 |
| Path3 | 7.493 | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]/C | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMB/WE    |            6 |         16 |          2.165 |          0.896 |        1.269 |
| Path4 | 7.493 | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]/C | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMB_D1/WE |            6 |         16 |          2.165 |          0.896 |        1.269 |
| Path5 | 7.493 | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]/C | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMC/WE    |            6 |         16 |          2.165 |          0.896 |        1.269 |
+-------+-------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------------------------------+---------------------+
    | Path1 Cells                                                                        | Primitive Type      |
    +------------------------------------------------------------------------------------+---------------------+
    | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]                    | REGISTER.SDR.FDRE   |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_29 | CLB.LUT.LUT6        |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_15 | CLB.MUXF.MUXF7      |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_4  | CLB.LUT.LUT4        |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry      | CLB.CARRY.CARRY8    |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/ram_reg_0_31_0_0_i_3__0          | CLB.LUT.LUT5        |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204/ram_reg_0_31_0_6_i_1__3          | CLB.LUT.LUT6        |
    | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMA        | CLB.LUTRAM.RAM32M16 |
    +------------------------------------------------------------------------------------+---------------------+

    +------------------------------------------------------------------------------------+---------------------+
    | Path2 Cells                                                                        | Primitive Type      |
    +------------------------------------------------------------------------------------+---------------------+
    | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]                    | REGISTER.SDR.FDRE   |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_29 | CLB.LUT.LUT6        |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_15 | CLB.MUXF.MUXF7      |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_4  | CLB.LUT.LUT4        |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry      | CLB.CARRY.CARRY8    |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/ram_reg_0_31_0_0_i_3__0          | CLB.LUT.LUT5        |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204/ram_reg_0_31_0_6_i_1__3          | CLB.LUT.LUT6        |
    | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMA_D1     | CLB.LUTRAM.RAM32M16 |
    +------------------------------------------------------------------------------------+---------------------+

    +------------------------------------------------------------------------------------+---------------------+
    | Path3 Cells                                                                        | Primitive Type      |
    +------------------------------------------------------------------------------------+---------------------+
    | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]                    | REGISTER.SDR.FDRE   |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_29 | CLB.LUT.LUT6        |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_15 | CLB.MUXF.MUXF7      |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_4  | CLB.LUT.LUT4        |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry      | CLB.CARRY.CARRY8    |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/ram_reg_0_31_0_0_i_3__0          | CLB.LUT.LUT5        |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204/ram_reg_0_31_0_6_i_1__3          | CLB.LUT.LUT6        |
    | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMB        | CLB.LUTRAM.RAM32M16 |
    +------------------------------------------------------------------------------------+---------------------+

    +------------------------------------------------------------------------------------+---------------------+
    | Path4 Cells                                                                        | Primitive Type      |
    +------------------------------------------------------------------------------------+---------------------+
    | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]                    | REGISTER.SDR.FDRE   |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_29 | CLB.LUT.LUT6        |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_15 | CLB.MUXF.MUXF7      |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_4  | CLB.LUT.LUT4        |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry      | CLB.CARRY.CARRY8    |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/ram_reg_0_31_0_0_i_3__0          | CLB.LUT.LUT5        |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204/ram_reg_0_31_0_6_i_1__3          | CLB.LUT.LUT6        |
    | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMB_D1     | CLB.LUTRAM.RAM32M16 |
    +------------------------------------------------------------------------------------+---------------------+

    +------------------------------------------------------------------------------------+---------------------+
    | Path5 Cells                                                                        | Primitive Type      |
    +------------------------------------------------------------------------------------+---------------------+
    | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]                    | REGISTER.SDR.FDRE   |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_29 | CLB.LUT.LUT6        |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_15 | CLB.MUXF.MUXF7      |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_4  | CLB.LUT.LUT4        |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry      | CLB.CARRY.CARRY8    |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/ram_reg_0_31_0_0_i_3__0          | CLB.LUT.LUT5        |
    | grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204/ram_reg_0_31_0_6_i_1__3          | CLB.LUT.LUT6        |
    | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMC        | CLB.LUTRAM.RAM32M16 |
    +------------------------------------------------------------------------------------+---------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------+
| Report Type              | Report Location                                                      |
+--------------------------+----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/spiking_binam_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/spiking_binam_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/spiking_binam_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/spiking_binam_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/spiking_binam_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/spiking_binam_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------------+


