vhdtdtfi -lib work E:/KRSSG/FPGA/programs/revised/encoder_timed.v -lang verilog -prj revised -o encoder_timed.spl -module encoder_timed -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 encoder_timed.spl E:/KRSSG/FPGA/programs/revised/encoder_timed.sym 
vhdtdtfi -lib work E:/KRSSG/FPGA/programs/revised/encoder_timed.v -lang verilog -prj revised -o encoder_timed.spl -module encoder_timed -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 encoder_timed.spl E:/KRSSG/FPGA/programs/revised/encoder_timed.sym 
