INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/led_sw/Projects/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
WARNING: [VRFC 10-1315] redeclaration of ansi port Y is not allowed [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/led_sw/Projects/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/mux.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/led_sw/Projects/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
WARNING: [VRFC 10-1315] redeclaration of ansi port Y is not allowed [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/led_sw/Projects/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/demux.v:28]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/led_sw/Projects/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/demux.v:41]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/led_sw/Projects/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/demux.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/led_sw/Projects/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/led_sw/Projects/projct_4/projct_4/project_4.2/project_4.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
