

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 16:02:42 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.348 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       10|       10| 50.000 ns | 50.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237  |cos_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246  |cos_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255  |cos_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264  |cos_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273  |cos_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282  |cos_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291  |cos_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300  |cos_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309  |cos_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     33|        -|        -|    -|
|Expression           |        -|     35|        0|     1671|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       38|     36|    15200|    27537|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     3057|      256|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       38|    104|    18257|    29500|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        2|      4|        2|        7|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      1|    ~0   |        2|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237  |cos_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1425|    0|
    |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246  |cos_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1425|    0|
    |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255  |cos_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1425|    0|
    |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264  |cos_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1425|    0|
    |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273  |cos_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1425|    0|
    |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282  |cos_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1425|    0|
    |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291  |cos_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1425|    0|
    |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300  |cos_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1425|    0|
    |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309  |cos_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1425|    0|
    |myproject_mul_12s_73s_76_2_1_U18          |myproject_mul_12s_73s_76_2_1   |        0|      4|  361|   178|    0|
    |myproject_mul_24s_68s_86_2_1_U20          |myproject_mul_24s_68s_86_2_1   |        0|      4|  361|   178|    0|
    |myproject_mul_24s_69s_76_2_1_U17          |myproject_mul_24s_69s_76_2_1   |        0|      4|  361|   178|    0|
    |myproject_mul_24s_81s_96_2_1_U19          |myproject_mul_24s_81s_96_2_1   |        0|      5|  361|   178|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |Total                                     |                               |       38|     36|15200| 27537|    0|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +------------------------------------------------------+--------------------------------------------------+---------------------+
    |                       Instance                       |                      Module                      |      Expression     |
    +------------------------------------------------------+--------------------------------------------------+---------------------+
    |myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1_U42   |myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1   | i0 * (i1 + i2) - i3 |
    |myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U31  |myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1  | i0 + i1 * (i2 + i3) |
    |myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U48    |myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1    | i0 * (i1 + i2) + i3 |
    |myproject_mac_mul_sub_12s_17s_22s_28_1_1_U34          |myproject_mac_mul_sub_12s_17s_22s_28_1_1          |     i0 * i1 - i2    |
    |myproject_mac_muladd_11s_16s_26s_26_1_1_U24           |myproject_mac_muladd_11s_16s_26s_26_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_11s_26s_36s_37_1_1_U45           |myproject_mac_muladd_11s_26s_36s_37_1_1           |     i0 * i1 + i2    |
    |myproject_mac_muladd_13ns_16s_19ns_26_1_1_U27         |myproject_mac_muladd_13ns_16s_19ns_26_1_1         |     i0 + i1 * i2    |
    |myproject_mac_muladd_13ns_16s_21ns_26_1_1_U25         |myproject_mac_muladd_13ns_16s_21ns_26_1_1         |     i0 + i1 * i2    |
    |myproject_mac_muladd_13ns_16s_24ns_28_1_1_U26         |myproject_mac_muladd_13ns_16s_24ns_28_1_1         |     i0 + i1 * i2    |
    |myproject_mac_muladd_14ns_16s_26ns_26_1_1_U23         |myproject_mac_muladd_14ns_16s_26ns_26_1_1         |     i0 * i1 + i2    |
    |myproject_mac_muladd_16s_12s_26s_28_1_1_U44           |myproject_mac_muladd_16s_12s_26s_28_1_1           |     i0 * i1 + i2    |
    |myproject_mac_mulsub_18s_18s_26ns_26_1_1_U29          |myproject_mac_mulsub_18s_18s_26ns_26_1_1          |     i0 - i1 * i1    |
    |myproject_mul_mul_10ns_16s_26_1_1_U22                 |myproject_mul_mul_10ns_16s_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_11ns_16s_26_1_1_U21                 |myproject_mul_mul_11ns_16s_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_11s_16s_26_1_1_U39                  |myproject_mul_mul_11s_16s_26_1_1                  |       i0 * i1       |
    |myproject_mul_mul_12s_12s_24_1_1_U35                  |myproject_mul_mul_12s_12s_24_1_1                  |       i0 * i0       |
    |myproject_mul_mul_12s_12s_24_1_1_U38                  |myproject_mul_mul_12s_12s_24_1_1                  |       i0 * i0       |
    |myproject_mul_mul_12s_12s_24_1_1_U47                  |myproject_mul_mul_12s_12s_24_1_1                  |       i0 * i0       |
    |myproject_mul_mul_12s_12s_24_1_1_U49                  |myproject_mul_mul_12s_12s_24_1_1                  |       i0 * i0       |
    |myproject_mul_mul_12s_12s_24_1_1_U50                  |myproject_mul_mul_12s_12s_24_1_1                  |       i0 * i0       |
    |myproject_mul_mul_12s_12s_24_1_1_U51                  |myproject_mul_mul_12s_12s_24_1_1                  |       i0 * i0       |
    |myproject_mul_mul_12s_12s_24_1_1_U52                  |myproject_mul_mul_12s_12s_24_1_1                  |       i0 * i0       |
    |myproject_mul_mul_12s_12s_24_1_1_U53                  |myproject_mul_mul_12s_12s_24_1_1                  |       i0 * i0       |
    |myproject_mul_mul_13s_13s_26_1_1_U40                  |myproject_mul_mul_13s_13s_26_1_1                  |       i0 * i0       |
    |myproject_mul_mul_13s_13s_26_1_1_U46                  |myproject_mul_mul_13s_13s_26_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U28                  |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U36                  |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U37                  |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_28s_36_1_1_U30                  |myproject_mul_mul_16s_28s_36_1_1                  |       i0 * i1       |
    |myproject_mul_mul_18s_18s_36_1_1_U32                  |myproject_mul_mul_18s_18s_36_1_1                  |       i0 * i0       |
    |myproject_mul_mul_7ns_16s_22_1_1_U43                  |myproject_mul_mul_7ns_16s_22_1_1                  |       i0 * i1       |
    |myproject_mul_mul_8ns_12s_20_1_1_U33                  |myproject_mul_mul_8ns_12s_20_1_1                  |       i0 * i1       |
    |myproject_mul_mul_9ns_17s_25_1_1_U41                  |myproject_mul_mul_9ns_17s_25_1_1                  |       i0 * i1       |
    +------------------------------------------------------+--------------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------+----------+-------+---+-----+------------+------------+
    |                   Variable Name                  | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------+----------+-------+---+-----+------------+------------+
    |mul_ln1192_2_fu_976_p2                            |     *    |      3|  0|   28|          12|          51|
    |mul_ln1192_3_fu_1049_p2                           |     *    |      4|  0|   41|          12|          62|
    |mul_ln1192_6_fu_1100_p2                           |     *    |      4|  0|   36|          24|          59|
    |mul_ln1192_9_fu_1115_p2                           |     *    |      3|  0|   21|          24|          50|
    |mul_ln700_1_fu_988_p2                             |     *    |      4|  0|   27|          28|          39|
    |mul_ln700_6_fu_836_p2                             |     *    |      2|  0|   20|           7|          32|
    |r_V_10_fu_862_p2                                  |     *    |      2|  0|   20|           6|          32|
    |r_V_14_fu_677_p2                                  |     *    |      2|  0|   20|           6|          32|
    |r_V_17_fu_766_p2                                  |     *    |      4|  0|   27|          36|          39|
    |r_V_20_fu_1019_p2                                 |     *    |      3|  0|   25|          24|          37|
    |r_V_25_fu_1034_p2                                 |     *    |      2|  0|   50|          24|          26|
    |r_V_5_fu_827_p2                                   |     *    |      2|  0|   40|          25|          28|
    |add_ln700_1_fu_853_p2                             |     +    |      0|  0|   43|          36|          36|
    |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_input_V  |     +    |      0|  0|   23|          16|          16|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_input_V  |     +    |      0|  0|   23|          10|          16|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_input_V  |     +    |      0|  0|   76|           9|          16|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_input_V  |     +    |      0|  0|   23|           7|          16|
    |ret_V_12_fu_687_p2                                |     +    |      0|  0|   25|          10|          18|
    |ret_V_14_fu_603_p2                                |     +    |      0|  0|   25|          10|          18|
    |ret_V_17_fu_775_p2                                |     +    |      0|  0|   20|           9|          13|
    |ret_V_19_fu_1007_p2                               |     +    |      0|  0|   44|          31|          37|
    |ret_V_24_fu_911_p2                                |     +    |      0|  0|   20|           9|          13|
    |ret_V_31_fu_528_p2                                |     +    |      0|  0|   33|          20|          26|
    |ret_V_32_fu_955_p2                                |     +    |      0|  0|   43|          36|          36|
    |ret_V_34_fu_1160_p2                               |     +    |      0|  0|   83|          71|          76|
    |ret_V_38_fu_1078_p2                               |     +    |      0|  0|   76|          76|          76|
    |ret_V_41_fu_642_p2                                |     +    |      0|  0|   43|          36|          36|
    |ret_V_42_fu_1176_p2                               |     +    |      0|  0|  103|          91|          96|
    |ret_V_46_fu_1192_p2                               |     +    |      0|  0|   93|          81|          86|
    |ret_V_8_fu_814_p2                                 |     +    |      0|  0|   32|          25|          25|
    |ret_V_fu_723_p2                                   |     +    |      0|  0|   76|          12|          17|
    |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_input_V  |     -    |      0|  0|   23|          16|          16|
    |r_V_30_fu_709_p2                                  |     -    |      0|  0|   24|           1|          17|
    |r_V_32_fu_751_p2                                  |     -    |      0|  0|   20|           1|          13|
    |ret_V_33_fu_717_p2                                |     -    |      0|  0|   76|          17|          17|
    |ret_V_35_fu_669_p2                                |     -    |      0|  0|   24|          17|          17|
    |ret_V_36_fu_593_p2                                |     -    |      0|  0|   24|          17|          17|
    |sub_ln700_1_fu_1062_p2                            |     -    |      0|  0|   76|          76|          76|
    |sub_ln700_fu_1001_p2                              |     -    |      0|  0|   63|          56|          56|
    |sub_ln703_fu_570_p2                               |     -    |      0|  0|   76|          16|          16|
    |ap_block_pp0_stage0_01001                         |    and   |      0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0                  |    or    |      0|  0|    2|           1|           1|
    |ap_enable_pp0                                     |    xor   |      0|  0|    2|           1|           2|
    +--------------------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                             |          |     35|  0| 1671|        1043|        1409|
    +--------------------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  256|        512|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  259|        518|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln700_1_reg_1707                                   |   36|   0|   36|          0|
    |ap_CS_fsm                                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_start_reg  |    1|   0|    1|          0|
    |lhs_V_2_reg_1527                                       |   17|   0|   17|          0|
    |mul_ln1192_11_reg_1882                                 |   86|   0|   86|          0|
    |mul_ln1192_2_reg_1762                                  |   62|   0|   62|          0|
    |mul_ln1192_3_reg_1812                                  |   73|   0|   73|          0|
    |mul_ln1192_4_reg_1872                                  |   76|   0|   76|          0|
    |mul_ln1192_6_reg_1822                                  |   81|   0|   81|          0|
    |mul_ln1192_7_reg_1877                                  |   96|   0|   96|          0|
    |mul_ln1192_9_reg_1832                                  |   68|   0|   68|          0|
    |mul_ln1192_reg_1481                                    |   26|   0|   26|          0|
    |mul_ln700_2_reg_1772                                   |   76|   0|   76|          0|
    |mul_ln728_1_reg_1657                                   |   26|   0|   26|          0|
    |p_0_reg_1563                                           |   12|   0|   12|          0|
    |p_0_reg_1563_pp0_iter4_reg                             |   12|   0|   12|          0|
    |p_10_reg_1752                                          |   12|   0|   12|          0|
    |p_11_reg_1807                                          |   12|   0|   12|          0|
    |p_1_reg_1682                                           |   12|   0|   12|          0|
    |p_2_reg_1687                                           |   12|   0|   12|          0|
    |p_3_reg_1631                                           |   12|   0|   12|          0|
    |p_4_reg_1579                                           |   12|   0|   12|          0|
    |p_5_reg_1737                                           |   12|   0|   12|          0|
    |p_6_reg_1792                                           |   12|   0|   12|          0|
    |p_7_reg_1667                                           |   12|   0|   12|          0|
    |p_8_reg_1697                                           |   12|   0|   12|          0|
    |p_9_reg_1702                                           |   12|   0|   12|          0|
    |p_9_reg_1702_pp0_iter6_reg                             |   12|   0|   12|          0|
    |p_Val2_10_reg_1443                                     |   16|   0|   16|          0|
    |p_Val2_10_reg_1443_pp0_iter1_reg                       |   16|   0|   16|          0|
    |p_Val2_1_reg_1452                                      |   16|   0|   16|          0|
    |p_Val2_2_reg_1458                                      |   16|   0|   16|          0|
    |p_Val2_3_reg_1472                                      |   16|   0|   16|          0|
    |p_Val2_4_reg_1589                                      |   12|   0|   12|          0|
    |p_Val2_4_reg_1589_pp0_iter4_reg                        |   12|   0|   12|          0|
    |p_Val2_5_reg_1584                                      |   12|   0|   12|          0|
    |p_Val2_7_reg_1491                                      |   16|   0|   16|          0|
    |p_Val2_7_reg_1491_pp0_iter1_reg                        |   16|   0|   16|          0|
    |p_Val2_8_reg_1777                                      |   12|   0|   12|          0|
    |p_Val2_9_reg_1605                                      |   12|   0|   12|          0|
    |p_Val2_s_reg_1574                                      |   12|   0|   12|          0|
    |p_s_reg_1569                                           |   12|   0|   12|          0|
    |r_V_10_reg_1712                                        |   39|   0|   39|          0|
    |r_V_13_reg_1538                                        |   32|   0|   32|          0|
    |r_V_14_reg_1595                                        |   39|   0|   39|          0|
    |r_V_16_reg_1600                                        |   36|   0|   36|          0|
    |r_V_17_reg_1647                                        |   69|   0|   69|          0|
    |r_V_18_reg_1652                                        |   24|   0|   24|          0|
    |r_V_19_reg_1662                                        |   26|   0|   26|          0|
    |r_V_20_reg_1782                                        |   59|   0|   59|          0|
    |r_V_21_reg_1787                                        |   24|   0|   24|          0|
    |r_V_22_reg_1827                                        |   24|   0|   24|          0|
    |r_V_23_reg_1742                                        |   26|   0|   26|          0|
    |r_V_24_reg_1747                                        |   24|   0|   24|          0|
    |r_V_25_reg_1797                                        |   50|   0|   50|          0|
    |r_V_26_reg_1802                                        |   24|   0|   24|          0|
    |r_V_27_reg_1837                                        |   24|   0|   24|          0|
    |r_V_28_reg_1610                                        |   20|   0|   20|          0|
    |r_V_32_reg_1620                                        |   13|   0|   13|          0|
    |r_V_33_reg_1625                                        |   24|   0|   24|          0|
    |r_V_33_reg_1625_pp0_iter5_reg                          |   24|   0|   24|          0|
    |r_V_5_reg_1692                                         |   51|   0|   51|          0|
    |r_V_7_reg_1637                                         |   32|   0|   32|          0|
    |r_V_9_reg_1642                                         |   32|   0|   32|          0|
    |r_V_reg_1532                                           |   17|   0|   17|          0|
    |ret_V_10_reg_1717                                      |   28|   0|   28|          0|
    |ret_V_21_reg_1517                                      |   28|   0|   28|          0|
    |ret_V_29_reg_1672                                      |   25|   0|   25|          0|
    |ret_V_30_reg_1677                                      |   23|   0|   23|          0|
    |ret_V_35_reg_1558                                      |   17|   0|   17|          0|
    |ret_V_35_reg_1558_pp0_iter4_reg                        |   17|   0|   17|          0|
    |ret_V_39_reg_1732                                      |   37|   0|   37|          0|
    |ret_V_7_reg_1615                                       |   28|   0|   28|          0|
    |sext_ln1118_2_reg_1466                                 |   26|   0|   26|          0|
    |sub_ln700_reg_1767                                     |   56|   0|   56|          0|
    |trunc_ln708_10_reg_1553                                |   16|   0|   16|          0|
    |trunc_ln708_1_reg_1757                                 |   16|   0|   16|          0|
    |trunc_ln708_2_reg_1486                                 |   16|   0|   16|          0|
    |trunc_ln708_4_reg_1543                                 |   16|   0|   16|          0|
    |trunc_ln708_5_reg_1817                                 |   16|   0|   16|          0|
    |trunc_ln708_6_reg_1512                                 |   16|   0|   16|          0|
    |trunc_ln708_7_reg_1548                                 |   16|   0|   16|          0|
    |trunc_ln708_9_reg_1502                                 |   16|   0|   16|          0|
    |trunc_ln708_s_reg_1522                                 |   16|   0|   16|          0|
    |trunc_ln_reg_1507                                      |   16|   0|   16|          0|
    |x_V_ap_vld_preg                                        |    1|   0|    1|          0|
    |x_V_preg                                               |  256|   0|  256|          0|
    |p_3_reg_1631                                           |   64|  32|   12|          0|
    |p_Val2_1_reg_1452                                      |   64|  32|   16|          0|
    |p_Val2_2_reg_1458                                      |   64|  32|   16|          0|
    |p_Val2_3_reg_1472                                      |   64|  32|   16|          0|
    |r_V_reg_1532                                           |   64|  32|   17|          0|
    |sext_ln1118_2_reg_1466                                 |   64|  32|   26|          0|
    |trunc_ln708_1_reg_1757                                 |   64|  32|   16|          0|
    |trunc_ln708_5_reg_1817                                 |   64|  32|   16|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 3057| 256| 2680|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  256|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   16|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   16|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   16|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   16|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   16|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.31>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_V_read = call i256 @_ssdm_op_Read.ap_vld.i256P(i256* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 12 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_10 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 224, i32 239)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i16 %p_Val2_10 to i26" [firmware/myproject.cpp:54]   --->   Operation 14 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 64, i32 79)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 240, i32 255)" [firmware/myproject.cpp:50]   --->   Operation 16 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %p_Val2_2 to i26" [firmware/myproject.cpp:50]   --->   Operation 17 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 32, i32 47)" [firmware/myproject.cpp:50]   --->   Operation 18 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [4/4] (2.53ns)   --->   "%p_0 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_3)" [firmware/myproject.cpp:50]   --->   Operation 19 'call' 'p_0' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%add_ln703 = add i16 %p_Val2_2, %p_Val2_1" [firmware/myproject.cpp:50]   --->   Operation 20 'add' 'add_ln703' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [4/4] (2.53ns)   --->   "%p_s = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 21 'call' 'p_s' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %p_Val2_3 to i26" [firmware/myproject.cpp:50]   --->   Operation 22 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i26 725, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 23 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i256 %x_V_read to i16" [firmware/myproject.cpp:51]   --->   Operation 24 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [4/4] (2.53ns)   --->   "%p_Val2_s = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 25 'call' 'p_Val2_s' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%sub_ln703_1 = sub i16 %p_Val2_10, %p_Val2_1" [firmware/myproject.cpp:51]   --->   Operation 26 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [4/4] (2.53ns)   --->   "%p_4 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 27 'call' 'p_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%add_ln703_2 = add i16 -396, %p_Val2_3" [firmware/myproject.cpp:51]   --->   Operation 28 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [4/4] (2.53ns)   --->   "%p_Val2_5 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 29 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 30 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_31 = mul i26 395, %sext_ln1118_2" [firmware/myproject.cpp:51]   --->   Operation 30 'mul' 'r_V_31' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_31, i32 10, i32 25)" [firmware/myproject.cpp:51]   --->   Operation 31 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 48, i32 63)" [firmware/myproject.cpp:51]   --->   Operation 32 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [4/4] (2.53ns)   --->   "%p_Val2_4 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 33 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 34 [4/4] (2.53ns)   --->   "%p_Val2_9 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_7)" [firmware/myproject.cpp:53]   --->   Operation 34 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 35 [1/1] (0.49ns) (grouped into DSP with root node ret_V_43)   --->   "%mul_ln700_4 = mul i26 5004, %sext_ln700" [firmware/myproject.cpp:54]   --->   Operation 35 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_7, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 36 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_43 = add i26 %mul_ln700_4, %rhs_V_6" [firmware/myproject.cpp:54]   --->   Operation 37 'add' 'ret_V_43' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_43, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 38 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %p_Val2_10 to i28" [firmware/myproject.cpp:53]   --->   Operation 39 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [3/4] (4.33ns)   --->   "%p_0 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_3)" [firmware/myproject.cpp:50]   --->   Operation 40 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [3/4] (4.33ns)   --->   "%p_s = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 41 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1192_1 = mul i26 -725, %sext_ln1118_2" [firmware/myproject.cpp:50]   --->   Operation 42 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i26 %mul_ln1192, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 43 'add' 'add_ln1192_2' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.84ns)   --->   "%ret_V_31 = add i26 819200, %add_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 44 'add' 'ret_V_31' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_31, i32 10, i32 25)" [firmware/myproject.cpp:50]   --->   Operation 45 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [3/4] (4.33ns)   --->   "%p_Val2_s = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 46 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 47 [3/4] (4.33ns)   --->   "%p_4 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 47 'call' 'p_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 48 [3/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 48 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [4/4] (2.53ns)   --->   "%p_Val2_6 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 49 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 50 [3/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 50 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [4/4] (2.53ns)   --->   "%p_3 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_3)" [firmware/myproject.cpp:51]   --->   Operation 51 'call' 'p_3' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i16 %p_Val2_7 to i26" [firmware/myproject.cpp:52]   --->   Operation 52 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [3/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_7)" [firmware/myproject.cpp:53]   --->   Operation 53 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 54 [1/1] (0.49ns) (grouped into DSP with root node ret_V_40)   --->   "%mul_ln1192_5 = mul i26 2419, %sext_ln1116_3" [firmware/myproject.cpp:53]   --->   Operation 54 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_40 = add i26 894976, %mul_ln1192_5" [firmware/myproject.cpp:53]   --->   Operation 55 'add' 'ret_V_40' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_40, i32 10, i32 25)" [firmware/myproject.cpp:53]   --->   Operation 56 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.49ns) (grouped into DSP with root node ret_V_21)   --->   "%mul_ln703 = mul i28 2419, %sext_ln703" [firmware/myproject.cpp:53]   --->   Operation 57 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_21 = add i28 4633600, %mul_ln703" [firmware/myproject.cpp:53]   --->   Operation 58 'add' 'ret_V_21' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [4/4] (2.53ns)   --->   "%p_7 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 59 'call' 'p_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [1/1] (0.49ns) (grouped into DSP with root node ret_V_44)   --->   "%mul_ln1192_8 = mul i26 2935, %sext_ln1116_3" [firmware/myproject.cpp:54]   --->   Operation 60 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_44 = add i26 182272, %mul_ln1192_8" [firmware/myproject.cpp:54]   --->   Operation 61 'add' 'ret_V_44' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_44, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 62 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i16 %p_Val2_10 to i17" [firmware/myproject.cpp:50]   --->   Operation 63 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%r_V = sext i16 %p_Val2_2 to i17" [firmware/myproject.cpp:50]   --->   Operation 64 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [2/4] (4.33ns)   --->   "%p_0 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_3)" [firmware/myproject.cpp:50]   --->   Operation 65 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 66 [2/4] (4.33ns)   --->   "%p_s = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 66 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 67 [4/4] (2.53ns)   --->   "%p_1 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 67 'call' 'p_1' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i16 %p_Val2_10, %p_Val2_3" [firmware/myproject.cpp:50]   --->   Operation 68 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i16 298, %sub_ln703" [firmware/myproject.cpp:50]   --->   Operation 69 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [4/4] (2.53ns)   --->   "%p_2 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 70 'call' 'p_2' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 71 [2/4] (4.33ns)   --->   "%p_Val2_s = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 71 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [2/4] (4.33ns)   --->   "%p_4 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 72 'call' 'p_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 73 [2/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 73 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 74 [3/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 74 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 75 [2/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 75 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 76 [4/4] (2.53ns)   --->   "%p_8 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_10)" [firmware/myproject.cpp:51]   --->   Operation 76 'call' 'p_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln703_3 = add i16 -56, %p_Val2_7" [firmware/myproject.cpp:51]   --->   Operation 77 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [4/4] (2.53ns)   --->   "%p_9 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 78 'call' 'p_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [3/4] (4.33ns)   --->   "%p_3 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_3)" [firmware/myproject.cpp:51]   --->   Operation 79 'call' 'p_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%r_V_12 = sext i16 %p_Val2_7 to i32" [firmware/myproject.cpp:52]   --->   Operation 80 'sext' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %p_Val2_7 to i17" [firmware/myproject.cpp:52]   --->   Operation 81 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_13 = mul nsw i32 %r_V_12, %r_V_12" [firmware/myproject.cpp:52]   --->   Operation 82 'mul' 'r_V_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.78ns)   --->   "%ret_V_36 = sub i17 %lhs_V_2, %rhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 83 'sub' 'ret_V_36' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i17 %ret_V_36 to i18" [firmware/myproject.cpp:52]   --->   Operation 84 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.79ns)   --->   "%ret_V_14 = add nsw i18 713, %lhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 85 'add' 'ret_V_14' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i18 %ret_V_14 to i26" [firmware/myproject.cpp:52]   --->   Operation 86 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_3, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 87 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.49ns) (grouped into DSP with root node ret_V_37)   --->   "%mul_ln1193 = mul i26 %sext_ln1118_14, %sext_ln1118_14" [firmware/myproject.cpp:52]   --->   Operation 88 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_37 = sub i26 %lhs_V_5, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 89 'sub' 'ret_V_37' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_37, i32 10, i32 25)" [firmware/myproject.cpp:52]   --->   Operation 90 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [2/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_7)" [firmware/myproject.cpp:53]   --->   Operation 91 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 92 [4/4] (2.53ns)   --->   "%p_5 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 92 'call' 'p_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i16 %p_Val2_10 to i36" [firmware/myproject.cpp:53]   --->   Operation 93 'sext' 'sext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i28 %ret_V_21 to i36" [firmware/myproject.cpp:53]   --->   Operation 94 'sext' 'sext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_3 = mul i36 %sext_ln700_8, %sext_ln700_9" [firmware/myproject.cpp:53]   --->   Operation 95 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %p_Val2_7, i20 0)" [firmware/myproject.cpp:53]   --->   Operation 96 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.92ns)   --->   "%ret_V_41 = add i36 %mul_ln700_3, %rhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 97 'add' 'ret_V_41' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_41, i32 20, i32 35)" [firmware/myproject.cpp:53]   --->   Operation 98 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [3/4] (4.33ns)   --->   "%p_7 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 99 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 100 [4/4] (2.53ns)   --->   "%p_10 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 100 'call' 'p_10' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into DSP with root node ret_V_45)   --->   "%add_ln1192_21 = add i17 %r_V, %rhs_V_3" [firmware/myproject.cpp:54]   --->   Operation 101 'add' 'add_ln1192_21' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into DSP with root node ret_V_45)   --->   "%sext_ln1192_16 = sext i17 %add_ln1192_21 to i26" [firmware/myproject.cpp:54]   --->   Operation 102 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%mul_ln1192_10 = mul i26 452, %sext_ln1192_16" [firmware/myproject.cpp:54]   --->   Operation 103 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i26 402432, %mul_ln1192_10" [firmware/myproject.cpp:54]   --->   Operation 104 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_45, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 105 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i16 %p_Val2_1 to i17" [firmware/myproject.cpp:50]   --->   Operation 106 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.78ns)   --->   "%ret_V_35 = sub i17 %lhs_V_2, %rhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 107 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/4] (2.85ns)   --->   "%p_0 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_3)" [firmware/myproject.cpp:50]   --->   Operation 108 'call' 'p_0' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 109 [1/4] (2.85ns)   --->   "%p_s = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 109 'call' 'p_s' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 110 [3/4] (4.33ns)   --->   "%p_1 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 110 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 111 [3/4] (4.33ns)   --->   "%p_2 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 111 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 112 [1/4] (2.85ns)   --->   "%p_Val2_s = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 112 'call' 'p_Val2_s' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 113 [1/4] (2.85ns)   --->   "%p_4 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 113 'call' 'p_4' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 114 [1/4] (2.85ns)   --->   "%p_Val2_5 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 114 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 115 [2/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 115 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 116 [1/4] (2.85ns)   --->   "%p_Val2_4 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 116 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 117 [3/4] (4.33ns)   --->   "%p_8 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_10)" [firmware/myproject.cpp:51]   --->   Operation 117 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 118 [3/4] (4.33ns)   --->   "%p_9 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 118 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 119 [2/4] (4.33ns)   --->   "%p_3 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_3)" [firmware/myproject.cpp:51]   --->   Operation 119 'call' 'p_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i32 %r_V_13 to i39" [firmware/myproject.cpp:52]   --->   Operation 120 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (3.17ns)   --->   "%r_V_14 = mul i39 50, %sext_ln1118_12" [firmware/myproject.cpp:52]   --->   Operation 121 'mul' 'r_V_14' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i17 %ret_V_35 to i18" [firmware/myproject.cpp:52]   --->   Operation 122 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.79ns)   --->   "%ret_V_12 = add nsw i18 562, %lhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 123 'add' 'ret_V_12' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%r_V_15 = sext i18 %ret_V_12 to i36" [firmware/myproject.cpp:52]   --->   Operation 124 'sext' 'r_V_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_16 = mul nsw i36 %r_V_15, %r_V_15" [firmware/myproject.cpp:52]   --->   Operation 125 'mul' 'r_V_16' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [4/4] (2.53ns)   --->   "%p_Val2_8 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 126 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 127 [1/4] (2.85ns)   --->   "%p_Val2_9 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_7)" [firmware/myproject.cpp:53]   --->   Operation 127 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 128 [3/4] (4.33ns)   --->   "%p_5 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 128 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [4/4] (2.53ns)   --->   "%p_6 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 129 'call' 'p_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 130 [2/4] (4.33ns)   --->   "%p_7 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 130 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 131 [3/4] (4.33ns)   --->   "%p_10 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 131 'call' 'p_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 132 [4/4] (2.53ns)   --->   "%p_11 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 132 'call' 'p_11' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_6 = sext i16 %p_Val2_2 to i32" [firmware/myproject.cpp:50]   --->   Operation 133 'sext' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i12 %p_0 to i24" [firmware/myproject.cpp:50]   --->   Operation 134 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i12 %p_s to i20" [firmware/myproject.cpp:50]   --->   Operation 135 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_28 = mul i20 91, %sext_ln1118_5" [firmware/myproject.cpp:50]   --->   Operation 136 'mul' 'r_V_28' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%r_V_8 = sext i16 %p_Val2_3 to i32" [firmware/myproject.cpp:50]   --->   Operation 137 'sext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [2/4] (4.33ns)   --->   "%p_1 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 138 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 139 [2/4] (4.33ns)   --->   "%p_2 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 139 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 140 [1/1] (0.78ns)   --->   "%r_V_30 = sub i17 0, %r_V" [firmware/myproject.cpp:51]   --->   Operation 140 'sub' 'r_V_30' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i12 %p_Val2_s to i17" [firmware/myproject.cpp:51]   --->   Operation 141 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_33 = sub i17 %r_V_30, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 142 'sub' 'ret_V_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%ret_V = add i17 3323, %ret_V_33" [firmware/myproject.cpp:51]   --->   Operation 143 'add' 'ret_V' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i17 %ret_V to i28" [firmware/myproject.cpp:51]   --->   Operation 144 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i12 %p_4 to i28" [firmware/myproject.cpp:51]   --->   Operation 145 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.49ns) (grouped into DSP with root node ret_V_7)   --->   "%mul_ln728_2 = mul i28 %sext_ln728_3, %sext_ln728_2" [firmware/myproject.cpp:51]   --->   Operation 146 'mul' 'mul_ln728_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_2 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %p_Val2_5, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 147 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1193_4 = sext i22 %tmp_2 to i28" [firmware/myproject.cpp:51]   --->   Operation 148 'sext' 'sext_ln1193_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_7 = sub i28 %mul_ln728_2, %sext_ln1193_4" [firmware/myproject.cpp:51]   --->   Operation 149 'sub' 'ret_V_7' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/4] (2.85ns)   --->   "%p_Val2_6 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 150 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i12 %p_Val2_6 to i13" [firmware/myproject.cpp:51]   --->   Operation 151 'sext' 'sext_ln1253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.74ns)   --->   "%r_V_32 = sub i13 0, %sext_ln1253" [firmware/myproject.cpp:51]   --->   Operation 152 'sub' 'r_V_32' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i12 %p_Val2_4 to i24" [firmware/myproject.cpp:51]   --->   Operation 153 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_33 = mul i24 %sext_ln1116_1, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 154 'mul' 'r_V_33' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 155 [2/4] (4.33ns)   --->   "%p_8 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_10)" [firmware/myproject.cpp:51]   --->   Operation 155 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 156 [2/4] (4.33ns)   --->   "%p_9 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 156 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 157 [1/4] (2.85ns)   --->   "%p_3 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_3)" [firmware/myproject.cpp:51]   --->   Operation 157 'call' 'p_3' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 158 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_7 = mul nsw i32 %r_V_6, %r_V_6" [firmware/myproject.cpp:52]   --->   Operation 158 'mul' 'r_V_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_9 = mul nsw i32 %r_V_8, %r_V_8" [firmware/myproject.cpp:52]   --->   Operation 159 'mul' 'r_V_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i39 %r_V_14 to i69" [firmware/myproject.cpp:52]   --->   Operation 160 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i36 %r_V_16 to i69" [firmware/myproject.cpp:52]   --->   Operation 161 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (3.31ns)   --->   "%r_V_17 = mul i69 %sext_ln1118_13, %sext_ln1116_6" [firmware/myproject.cpp:52]   --->   Operation 162 'mul' 'r_V_17' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_18 = mul i24 %sext_ln1118_4, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 163 'mul' 'r_V_18' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [3/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 164 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 165 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i26 -699, %sext_ln1118_2" [firmware/myproject.cpp:53]   --->   Operation 165 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i12 %p_Val2_9 to i13" [firmware/myproject.cpp:53]   --->   Operation 166 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.74ns)   --->   "%ret_V_17 = add i13 438, %sext_ln703_4" [firmware/myproject.cpp:53]   --->   Operation 167 'add' 'ret_V_17' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i13 %ret_V_17 to i26" [firmware/myproject.cpp:53]   --->   Operation 168 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_19 = mul i26 %sext_ln1116_7, %sext_ln1116_7" [firmware/myproject.cpp:53]   --->   Operation 169 'mul' 'r_V_19' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 170 [2/4] (4.33ns)   --->   "%p_5 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 170 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 171 [3/4] (4.33ns)   --->   "%p_6 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 171 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 172 [1/4] (2.85ns)   --->   "%p_7 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 172 'call' 'p_7' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 173 [2/4] (4.33ns)   --->   "%p_10 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 173 'call' 'p_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 174 [3/4] (4.33ns)   --->   "%p_11 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 174 'call' 'p_11' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %p_Val2_1 to i28" [firmware/myproject.cpp:50]   --->   Operation 175 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i17 %ret_V_35 to i25" [firmware/myproject.cpp:50]   --->   Operation 176 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (2.53ns) (root node of the DSP)   --->   "%ret_V_29 = mul i25 187, %sext_ln1193_1" [firmware/myproject.cpp:50]   --->   Operation 177 'mul' 'ret_V_29' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i16 %p_Val2_2 to i22" [firmware/myproject.cpp:52]   --->   Operation 178 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i12 %p_0 to i17" [firmware/myproject.cpp:50]   --->   Operation 179 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%add_ln1192 = add i17 %r_V, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 180 'add' 'add_ln1192' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 181 [1/1] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%sext_ln700_10 = sext i17 %add_ln1192 to i23" [firmware/myproject.cpp:50]   --->   Operation 181 'sext' 'sext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.49ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln700_5 = mul i23 91, %sext_ln700_10" [firmware/myproject.cpp:50]   --->   Operation 182 'mul' 'mul_ln700_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i20 %r_V_28 to i23" [firmware/myproject.cpp:50]   --->   Operation 183 'sext' 'sext_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_30 = sub i23 %mul_ln700_5, %sext_ln1193_2" [firmware/myproject.cpp:50]   --->   Operation 184 'sub' 'ret_V_30' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 185 [1/4] (2.85ns)   --->   "%p_1 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 185 'call' 'p_1' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 186 [1/4] (2.85ns)   --->   "%p_2 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 186 'call' 'p_2' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i24 %r_V_33 to i25" [firmware/myproject.cpp:51]   --->   Operation 187 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%tmp = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %r_V_32, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 188 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln700_11 = sext i23 %tmp to i25" [firmware/myproject.cpp:51]   --->   Operation 189 'sext' 'sext_ln700_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.83ns)   --->   "%ret_V_8 = add i25 %sext_ln1118_7, %sext_ln700_11" [firmware/myproject.cpp:51]   --->   Operation 190 'add' 'ret_V_8' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i28 %ret_V_7 to i51" [firmware/myproject.cpp:51]   --->   Operation 191 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i25 %ret_V_8 to i51" [firmware/myproject.cpp:51]   --->   Operation 192 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (2.87ns)   --->   "%r_V_5 = mul i51 %sext_ln1118_9, %sext_ln1118_8" [firmware/myproject.cpp:51]   --->   Operation 193 'mul' 'r_V_5' <Predicate = true> <Delay = 2.87> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/4] (2.85ns)   --->   "%p_8 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_10)" [firmware/myproject.cpp:51]   --->   Operation 194 'call' 'p_8' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 195 [1/4] (2.85ns)   --->   "%p_9 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 195 'call' 'p_9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln700_12 = sext i32 %r_V_7 to i36" [firmware/myproject.cpp:52]   --->   Operation 196 'sext' 'sext_ln700_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (3.17ns)   --->   "%mul_ln700_6 = mul i36 -50, %sext_ln700_12" [firmware/myproject.cpp:52]   --->   Operation 197 'mul' 'mul_ln700_6' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i22 50, %sext_ln728" [firmware/myproject.cpp:52]   --->   Operation 198 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %mul_ln728, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 199 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln700_13 = sext i32 %rhs_V_1 to i36" [firmware/myproject.cpp:52]   --->   Operation 200 'sext' 'sext_ln700_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.92ns)   --->   "%add_ln700_1 = add i36 %mul_ln700_6, %sext_ln700_13" [firmware/myproject.cpp:52]   --->   Operation 201 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i32 %r_V_9 to i39" [firmware/myproject.cpp:52]   --->   Operation 202 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (3.17ns)   --->   "%r_V_10 = mul i39 50, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 203 'mul' 'r_V_10' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i12 %p_3 to i28" [firmware/myproject.cpp:52]   --->   Operation 204 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.49ns) (grouped into DSP with root node ret_V_10)   --->   "%r_V_34 = mul i28 %sext_ln1118, %sext_ln1118_11" [firmware/myproject.cpp:52]   --->   Operation 205 'mul' 'r_V_34' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_2, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 206 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i26 %lhs_V_1 to i28" [firmware/myproject.cpp:52]   --->   Operation 207 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_10 = add i28 %r_V_34, %sext_ln728_4" [firmware/myproject.cpp:52]   --->   Operation 208 'add' 'ret_V_10' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i69 %r_V_17 to i76" [firmware/myproject.cpp:52]   --->   Operation 209 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i24 %r_V_18 to i76" [firmware/myproject.cpp:52]   --->   Operation 210 'sext' 'sext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [2/2] (3.61ns)   --->   "%mul_ln700_2 = mul i76 %sext_ln700_7, %sext_ln700_6" [firmware/myproject.cpp:52]   --->   Operation 211 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [2/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 212 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i26 %r_V_19 to i37" [firmware/myproject.cpp:53]   --->   Operation 213 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i36 @_ssdm_op_BitConcatenate.i36.i26.i10(i26 %mul_ln728_1, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 214 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i36 %lhs_V_6 to i37" [firmware/myproject.cpp:53]   --->   Operation 215 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.49ns) (grouped into DSP with root node ret_V_39)   --->   "%mul_ln1193_1 = mul i37 -699, %sext_ln728_6" [firmware/myproject.cpp:53]   --->   Operation 216 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_39 = add i37 %mul_ln1193_1, %sext_ln728_7" [firmware/myproject.cpp:53]   --->   Operation 217 'add' 'ret_V_39' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [1/4] (2.85ns)   --->   "%p_5 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 218 'call' 'p_5' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 219 [2/4] (4.33ns)   --->   "%p_6 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 219 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i12 %p_Val2_4 to i13" [firmware/myproject.cpp:54]   --->   Operation 220 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.74ns)   --->   "%ret_V_24 = add i13 484, %sext_ln703_5" [firmware/myproject.cpp:54]   --->   Operation 221 'add' 'ret_V_24' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i13 %ret_V_24 to i26" [firmware/myproject.cpp:54]   --->   Operation 222 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_23 = mul i26 %sext_ln1116_10, %sext_ln1116_10" [firmware/myproject.cpp:54]   --->   Operation 223 'mul' 'r_V_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i12 %p_7 to i24" [firmware/myproject.cpp:54]   --->   Operation 224 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_24 = mul i24 %sext_ln1116_11, %sext_ln1116_11" [firmware/myproject.cpp:54]   --->   Operation 225 'mul' 'r_V_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 226 [1/4] (2.85ns)   --->   "%p_10 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 226 'call' 'p_10' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 227 [2/4] (4.33ns)   --->   "%p_11 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 227 'call' 'p_11' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.34>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1193_3 = sext i23 %ret_V_30 to i24" [firmware/myproject.cpp:50]   --->   Operation 228 'sext' 'sext_ln1193_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%ret_V_3 = add i24 -1274880, %sext_ln1193_3" [firmware/myproject.cpp:50]   --->   Operation 229 'add' 'ret_V_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 230 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700_1 = sext i24 %ret_V_3 to i36" [firmware/myproject.cpp:50]   --->   Operation 230 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i12 %p_1 to i36" [firmware/myproject.cpp:50]   --->   Operation 231 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700 = mul i36 %sext_ln700_2, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 232 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%lhs_V = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %ret_V_29, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 233 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i35 %lhs_V to i36" [firmware/myproject.cpp:50]   --->   Operation 234 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i36 %mul_ln700, %sext_ln700_3" [firmware/myproject.cpp:50]   --->   Operation 235 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %p_2 to i24" [firmware/myproject.cpp:50]   --->   Operation 236 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_29 = mul i24 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 237 'mul' 'r_V_29' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_1 = call i34 @_ssdm_op_BitConcatenate.i34.i24.i10(i24 %r_V_29, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 238 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%rhs_V = sext i34 %tmp_1 to i36" [firmware/myproject.cpp:50]   --->   Operation 239 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.92ns)   --->   "%ret_V_32 = add i36 %add_ln700, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 240 'add' 'ret_V_32' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_32, i32 20, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 241 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i51 %r_V_5 to i62" [firmware/myproject.cpp:51]   --->   Operation 242 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i12 %p_8 to i62" [firmware/myproject.cpp:51]   --->   Operation 243 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (3.74ns)   --->   "%mul_ln1192_2 = mul i62 %sext_ln1192_3, %sext_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 244 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i39 %r_V_10 to i56" [firmware/myproject.cpp:52]   --->   Operation 245 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i28 %ret_V_10 to i56" [firmware/myproject.cpp:52]   --->   Operation 246 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (3.31ns)   --->   "%mul_ln700_1 = mul i56 %sext_ln700_5, %sext_ln700_4" [firmware/myproject.cpp:52]   --->   Operation 247 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%shl_ln = call i56 @_ssdm_op_BitConcatenate.i56.i36.i20(i36 %add_ln700_1, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 248 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (1.03ns)   --->   "%sub_ln700 = sub i56 %shl_ln, %mul_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 249 'sub' 'sub_ln700' <Predicate = true> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/2] (3.61ns)   --->   "%mul_ln700_2 = mul i76 %sext_ln700_7, %sext_ln700_6" [firmware/myproject.cpp:52]   --->   Operation 250 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/4] (2.85ns)   --->   "%p_Val2_8 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 251 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 252 [1/1] (0.93ns)   --->   "%ret_V_19 = add i37 1795162112, %ret_V_39" [firmware/myproject.cpp:53]   --->   Operation 252 'add' 'ret_V_19' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i37 %ret_V_19 to i59" [firmware/myproject.cpp:53]   --->   Operation 253 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i24 %r_V_33 to i59" [firmware/myproject.cpp:53]   --->   Operation 254 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (3.15ns)   --->   "%r_V_20 = mul i59 %sext_ln1118_16, %sext_ln1118_15" [firmware/myproject.cpp:53]   --->   Operation 255 'mul' 'r_V_20' <Predicate = true> <Delay = 3.15> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i12 %p_5 to i24" [firmware/myproject.cpp:53]   --->   Operation 256 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_21 = mul i24 %sext_ln1116_8, %sext_ln1116_8" [firmware/myproject.cpp:53]   --->   Operation 257 'mul' 'r_V_21' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 258 [1/4] (2.85ns)   --->   "%p_6 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 258 'call' 'p_6' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i26 %r_V_23 to i50" [firmware/myproject.cpp:54]   --->   Operation 259 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i24 %r_V_24 to i50" [firmware/myproject.cpp:54]   --->   Operation 260 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (2.73ns)   --->   "%r_V_25 = mul i50 %sext_ln1118_18, %sext_ln1118_17" [firmware/myproject.cpp:54]   --->   Operation 261 'mul' 'r_V_25' <Predicate = true> <Delay = 2.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i12 %p_10 to i24" [firmware/myproject.cpp:54]   --->   Operation 262 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_26 = mul i24 %sext_ln1116_12, %sext_ln1116_12" [firmware/myproject.cpp:54]   --->   Operation 263 'mul' 'r_V_26' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 264 [1/4] (2.85ns)   --->   "%p_11 = call fastcc i12 @"cos_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 264 'call' 'p_11' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.14>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i62 %mul_ln1192_2 to i73" [firmware/myproject.cpp:51]   --->   Operation 265 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i12 %p_9 to i73" [firmware/myproject.cpp:51]   --->   Operation 266 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (4.14ns)   --->   "%mul_ln1192_3 = mul i73 %sext_ln1192_6, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 267 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 4.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln700_1 = call i76 @_ssdm_op_BitConcatenate.i76.i56.i20(i56 %sub_ln700, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 268 'bitconcatenate' 'shl_ln700_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln700_1 = sub i76 %shl_ln700_1, %mul_ln700_2" [firmware/myproject.cpp:52]   --->   Operation 269 'sub' 'sub_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_7 = call i72 @_ssdm_op_BitConcatenate.i72.i12.i60(i12 %p_Val2_8, i60 0)" [firmware/myproject.cpp:52]   --->   Operation 270 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i72 %tmp_7 to i76" [firmware/myproject.cpp:52]   --->   Operation 271 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%ret_V_38 = add i76 %sub_ln700_1, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 272 'add' 'ret_V_38' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i76.i32.i32(i76 %ret_V_38, i32 60, i32 75)" [firmware/myproject.cpp:52]   --->   Operation 273 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i59 %r_V_20 to i81" [firmware/myproject.cpp:53]   --->   Operation 274 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i24 %r_V_21 to i81" [firmware/myproject.cpp:53]   --->   Operation 275 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (3.83ns)   --->   "%mul_ln1192_6 = mul i81 %sext_ln1192_11, %sext_ln1192_9" [firmware/myproject.cpp:53]   --->   Operation 276 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 3.83> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i12 %p_6 to i24" [firmware/myproject.cpp:53]   --->   Operation 277 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_22 = mul i24 %sext_ln1116_9, %sext_ln1116_9" [firmware/myproject.cpp:53]   --->   Operation 278 'mul' 'r_V_22' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i50 %r_V_25 to i68" [firmware/myproject.cpp:54]   --->   Operation 279 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i24 %r_V_26 to i68" [firmware/myproject.cpp:54]   --->   Operation 280 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (3.73ns)   --->   "%mul_ln1192_9 = mul i68 %sext_ln1192_14, %sext_ln1192_13" [firmware/myproject.cpp:54]   --->   Operation 281 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 3.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i12 %p_11 to i24" [firmware/myproject.cpp:54]   --->   Operation 282 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_27 = mul i24 %sext_ln1116_13, %sext_ln1116_13" [firmware/myproject.cpp:54]   --->   Operation 283 'mul' 'r_V_27' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.61>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i73 %mul_ln1192_3 to i76" [firmware/myproject.cpp:51]   --->   Operation 284 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i12 %p_3 to i76" [firmware/myproject.cpp:51]   --->   Operation 285 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 286 [2/2] (3.61ns)   --->   "%mul_ln1192_4 = mul i76 %sext_ln1192_4, %sext_ln1192_8" [firmware/myproject.cpp:51]   --->   Operation 286 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i81 %mul_ln1192_6 to i96" [firmware/myproject.cpp:53]   --->   Operation 287 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i24 %r_V_22 to i96" [firmware/myproject.cpp:53]   --->   Operation 288 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 289 [2/2] (3.61ns)   --->   "%mul_ln1192_7 = mul i96 %sext_ln1192_7, %sext_ln1192_12" [firmware/myproject.cpp:53]   --->   Operation 289 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i68 %mul_ln1192_9 to i86" [firmware/myproject.cpp:54]   --->   Operation 290 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i24 %r_V_27 to i86" [firmware/myproject.cpp:54]   --->   Operation 291 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 292 [2/2] (3.61ns)   --->   "%mul_ln1192_11 = mul i86 %sext_ln1192_10, %sext_ln1192_15" [firmware/myproject.cpp:54]   --->   Operation 292 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.61>
ST_10 : Operation 293 [1/2] (3.61ns)   --->   "%mul_ln1192_4 = mul i76 %sext_ln1192_4, %sext_ln1192_8" [firmware/myproject.cpp:51]   --->   Operation 293 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 294 [1/2] (3.61ns)   --->   "%mul_ln1192_7 = mul i96 %sext_ln1192_7, %sext_ln1192_12" [firmware/myproject.cpp:53]   --->   Operation 294 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [1/2] (3.61ns)   --->   "%mul_ln1192_11 = mul i86 %sext_ln1192_10, %sext_ln1192_15" [firmware/myproject.cpp:54]   --->   Operation 295 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.32>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_4_V), !map !206"   --->   Operation 296 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_3_V), !map !212"   --->   Operation 297 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_2_V), !map !218"   --->   Operation 298 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_1_V), !map !224"   --->   Operation 299 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_0_V), !map !230"   --->   Operation 300 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i256* %x_V), !map !236"   --->   Operation 301 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 302 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 303 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %y_0_V, i16* %y_1_V, i16* %y_2_V, i16* %y_3_V, i16* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 304 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 305 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_0_V, i16 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 306 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (1.21ns)   --->   "%ret_V_34 = add i76 -1030711825118521196544, %mul_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 307 'add' 'ret_V_34' <Predicate = true> <Delay = 1.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i76.i32.i32(i76 %ret_V_34, i32 60, i32 75)" [firmware/myproject.cpp:51]   --->   Operation 308 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_1_V, i16 %trunc_ln708_3)" [firmware/myproject.cpp:51]   --->   Operation 309 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_2_V, i16 %trunc_ln708_5)" [firmware/myproject.cpp:52]   --->   Operation 310 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (1.32ns)   --->   "%ret_V_42 = add i96 -1181120525763492703687933952, %mul_ln1192_7" [firmware/myproject.cpp:53]   --->   Operation 311 'add' 'ret_V_42' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i96.i32.i32(i96 %ret_V_42, i32 80, i32 95)" [firmware/myproject.cpp:53]   --->   Operation 312 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_3_V, i16 %trunc_ln708_8)" [firmware/myproject.cpp:53]   --->   Operation 313 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [1/1] (1.26ns)   --->   "%ret_V_46 = add i86 -1180591620717411303424000, %mul_ln1192_11" [firmware/myproject.cpp:54]   --->   Operation 314 'add' 'ret_V_46' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i16 @_ssdm_op_PartSelect.i16.i86.i32.i32(i86 %ret_V_46, i32 70, i32 85)" [firmware/myproject.cpp:54]   --->   Operation 315 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_4_V, i16 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 316 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 317 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sincos1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sincos1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 000000000000]
p_Val2_10          (partselect    ) [ 011100000000]
sext_ln700         (sext          ) [ 000000000000]
p_Val2_1           (partselect    ) [ 011111100000]
p_Val2_2           (partselect    ) [ 011111100000]
sext_ln1118_2      (sext          ) [ 011111000000]
p_Val2_3           (partselect    ) [ 011111000000]
add_ln703          (add           ) [ 000000000000]
sext_ln1192        (sext          ) [ 000000000000]
mul_ln1192         (mul           ) [ 011000000000]
trunc_ln51         (trunc         ) [ 000000000000]
sub_ln703_1        (sub           ) [ 000000000000]
add_ln703_2        (add           ) [ 000000000000]
r_V_31             (mul           ) [ 000000000000]
trunc_ln708_2      (partselect    ) [ 011000000000]
p_Val2_7           (partselect    ) [ 011100000000]
mul_ln700_4        (mul           ) [ 000000000000]
rhs_V_6            (bitconcatenate) [ 000000000000]
ret_V_43           (add           ) [ 000000000000]
trunc_ln708_9      (partselect    ) [ 011000000000]
sext_ln703         (sext          ) [ 000000000000]
mul_ln1192_1       (mul           ) [ 000000000000]
add_ln1192_2       (add           ) [ 000000000000]
ret_V_31           (add           ) [ 000000000000]
trunc_ln           (partselect    ) [ 010100000000]
sext_ln1116_3      (sext          ) [ 000000000000]
mul_ln1192_5       (mul           ) [ 000000000000]
ret_V_40           (add           ) [ 000000000000]
trunc_ln708_6      (partselect    ) [ 010100000000]
mul_ln703          (mul           ) [ 000000000000]
ret_V_21           (add           ) [ 010100000000]
mul_ln1192_8       (mul           ) [ 000000000000]
ret_V_44           (add           ) [ 000000000000]
trunc_ln708_s      (partselect    ) [ 010100000000]
lhs_V_2            (sext          ) [ 010010000000]
r_V                (sext          ) [ 010011100000]
sub_ln703          (sub           ) [ 000000000000]
add_ln703_1        (add           ) [ 000000000000]
add_ln703_3        (add           ) [ 000000000000]
r_V_12             (sext          ) [ 000000000000]
rhs_V_3            (sext          ) [ 000000000000]
r_V_13             (mul           ) [ 010010000000]
ret_V_36           (sub           ) [ 000000000000]
lhs_V_4            (sext          ) [ 000000000000]
ret_V_14           (add           ) [ 000000000000]
sext_ln1118_14     (sext          ) [ 000000000000]
lhs_V_5            (bitconcatenate) [ 000000000000]
mul_ln1193         (mul           ) [ 000000000000]
ret_V_37           (sub           ) [ 000000000000]
trunc_ln708_4      (partselect    ) [ 010010000000]
sext_ln700_8       (sext          ) [ 000000000000]
sext_ln700_9       (sext          ) [ 000000000000]
mul_ln700_3        (mul           ) [ 000000000000]
rhs_V_5            (bitconcatenate) [ 000000000000]
ret_V_41           (add           ) [ 000000000000]
trunc_ln708_7      (partselect    ) [ 010010000000]
add_ln1192_21      (add           ) [ 000000000000]
sext_ln1192_16     (sext          ) [ 000000000000]
mul_ln1192_10      (mul           ) [ 000000000000]
ret_V_45           (add           ) [ 000000000000]
trunc_ln708_10     (partselect    ) [ 010010000000]
rhs_V_2            (sext          ) [ 000000000000]
ret_V_35           (sub           ) [ 010001100000]
p_0                (call          ) [ 010001100000]
p_s                (call          ) [ 010001000000]
p_Val2_s           (call          ) [ 010001000000]
p_4                (call          ) [ 010001000000]
p_Val2_5           (call          ) [ 010001000000]
p_Val2_4           (call          ) [ 010001100000]
sext_ln1118_12     (sext          ) [ 000000000000]
r_V_14             (mul           ) [ 010001000000]
lhs_V_3            (sext          ) [ 000000000000]
ret_V_12           (add           ) [ 000000000000]
r_V_15             (sext          ) [ 000000000000]
r_V_16             (mul           ) [ 010001000000]
p_Val2_9           (call          ) [ 010001000000]
r_V_6              (sext          ) [ 000000000000]
sext_ln1118_4      (sext          ) [ 000000000000]
sext_ln1118_5      (sext          ) [ 000000000000]
r_V_28             (mul           ) [ 010000100000]
r_V_8              (sext          ) [ 000000000000]
r_V_30             (sub           ) [ 000000000000]
sext_ln703_1       (sext          ) [ 000000000000]
ret_V_33           (sub           ) [ 000000000000]
ret_V              (add           ) [ 000000000000]
sext_ln728_2       (sext          ) [ 000000000000]
sext_ln728_3       (sext          ) [ 000000000000]
mul_ln728_2        (mul           ) [ 000000000000]
tmp_2              (bitconcatenate) [ 000000000000]
sext_ln1193_4      (sext          ) [ 000000000000]
ret_V_7            (sub           ) [ 010000100000]
p_Val2_6           (call          ) [ 000000000000]
sext_ln1253        (sext          ) [ 000000000000]
r_V_32             (sub           ) [ 010000100000]
sext_ln1116_1      (sext          ) [ 000000000000]
r_V_33             (mul           ) [ 010000110000]
p_3                (call          ) [ 010000111100]
r_V_7              (mul           ) [ 010000100000]
r_V_9              (mul           ) [ 010000100000]
sext_ln1116_6      (sext          ) [ 000000000000]
sext_ln1118_13     (sext          ) [ 000000000000]
r_V_17             (mul           ) [ 010000100000]
r_V_18             (mul           ) [ 010000100000]
mul_ln728_1        (mul           ) [ 010000100000]
sext_ln703_4       (sext          ) [ 000000000000]
ret_V_17           (add           ) [ 000000000000]
sext_ln1116_7      (sext          ) [ 000000000000]
r_V_19             (mul           ) [ 010000100000]
p_7                (call          ) [ 010000100000]
sext_ln1118        (sext          ) [ 000000000000]
sext_ln1193_1      (sext          ) [ 000000000000]
ret_V_29           (mul           ) [ 010000010000]
sext_ln728         (sext          ) [ 000000000000]
sext_ln1192_1      (sext          ) [ 000000000000]
add_ln1192         (add           ) [ 000000000000]
sext_ln700_10      (sext          ) [ 000000000000]
mul_ln700_5        (mul           ) [ 000000000000]
sext_ln1193_2      (sext          ) [ 000000000000]
ret_V_30           (sub           ) [ 010000010000]
p_1                (call          ) [ 010000010000]
p_2                (call          ) [ 010000010000]
sext_ln1118_7      (sext          ) [ 000000000000]
tmp                (bitconcatenate) [ 000000000000]
sext_ln700_11      (sext          ) [ 000000000000]
ret_V_8            (add           ) [ 000000000000]
sext_ln1118_8      (sext          ) [ 000000000000]
sext_ln1118_9      (sext          ) [ 000000000000]
r_V_5              (mul           ) [ 010000010000]
p_8                (call          ) [ 010000010000]
p_9                (call          ) [ 010000011000]
sext_ln700_12      (sext          ) [ 000000000000]
mul_ln700_6        (mul           ) [ 000000000000]
mul_ln728          (mul           ) [ 000000000000]
rhs_V_1            (bitconcatenate) [ 000000000000]
sext_ln700_13      (sext          ) [ 000000000000]
add_ln700_1        (add           ) [ 010000010000]
sext_ln1118_10     (sext          ) [ 000000000000]
r_V_10             (mul           ) [ 010000010000]
sext_ln1118_11     (sext          ) [ 000000000000]
r_V_34             (mul           ) [ 000000000000]
lhs_V_1            (bitconcatenate) [ 000000000000]
sext_ln728_4       (sext          ) [ 000000000000]
ret_V_10           (add           ) [ 010000010000]
sext_ln700_6       (sext          ) [ 010000010000]
sext_ln700_7       (sext          ) [ 010000010000]
sext_ln728_6       (sext          ) [ 000000000000]
lhs_V_6            (bitconcatenate) [ 000000000000]
sext_ln728_7       (sext          ) [ 000000000000]
mul_ln1193_1       (mul           ) [ 000000000000]
ret_V_39           (add           ) [ 010000010000]
p_5                (call          ) [ 010000010000]
sext_ln703_5       (sext          ) [ 000000000000]
ret_V_24           (add           ) [ 000000000000]
sext_ln1116_10     (sext          ) [ 000000000000]
r_V_23             (mul           ) [ 010000010000]
sext_ln1116_11     (sext          ) [ 000000000000]
r_V_24             (mul           ) [ 010000010000]
p_10               (call          ) [ 010000010000]
sext_ln1193_3      (sext          ) [ 000000000000]
ret_V_3            (add           ) [ 000000000000]
sext_ln700_1       (sext          ) [ 000000000000]
sext_ln700_2       (sext          ) [ 000000000000]
mul_ln700          (mul           ) [ 000000000000]
lhs_V              (bitconcatenate) [ 000000000000]
sext_ln700_3       (sext          ) [ 000000000000]
add_ln700          (add           ) [ 000000000000]
sext_ln1116        (sext          ) [ 000000000000]
r_V_29             (mul           ) [ 000000000000]
tmp_1              (bitconcatenate) [ 000000000000]
rhs_V              (sext          ) [ 000000000000]
ret_V_32           (add           ) [ 000000000000]
trunc_ln708_1      (partselect    ) [ 010000001111]
sext_ln1192_2      (sext          ) [ 000000000000]
sext_ln1192_3      (sext          ) [ 000000000000]
mul_ln1192_2       (mul           ) [ 010000001000]
sext_ln700_4       (sext          ) [ 000000000000]
sext_ln700_5       (sext          ) [ 000000000000]
mul_ln700_1        (mul           ) [ 000000000000]
shl_ln             (bitconcatenate) [ 000000000000]
sub_ln700          (sub           ) [ 010000001000]
mul_ln700_2        (mul           ) [ 010000001000]
p_Val2_8           (call          ) [ 010000001000]
ret_V_19           (add           ) [ 000000000000]
sext_ln1118_15     (sext          ) [ 000000000000]
sext_ln1118_16     (sext          ) [ 000000000000]
r_V_20             (mul           ) [ 010000001000]
sext_ln1116_8      (sext          ) [ 000000000000]
r_V_21             (mul           ) [ 010000001000]
p_6                (call          ) [ 010000001000]
sext_ln1118_17     (sext          ) [ 000000000000]
sext_ln1118_18     (sext          ) [ 000000000000]
r_V_25             (mul           ) [ 010000001000]
sext_ln1116_12     (sext          ) [ 000000000000]
r_V_26             (mul           ) [ 010000001000]
p_11               (call          ) [ 010000001000]
sext_ln1192_5      (sext          ) [ 000000000000]
sext_ln1192_6      (sext          ) [ 000000000000]
mul_ln1192_3       (mul           ) [ 010000000100]
shl_ln700_1        (bitconcatenate) [ 000000000000]
sub_ln700_1        (sub           ) [ 000000000000]
tmp_7              (bitconcatenate) [ 000000000000]
rhs_V_4            (sext          ) [ 000000000000]
ret_V_38           (add           ) [ 000000000000]
trunc_ln708_5      (partselect    ) [ 010000000111]
sext_ln1192_9      (sext          ) [ 000000000000]
sext_ln1192_11     (sext          ) [ 000000000000]
mul_ln1192_6       (mul           ) [ 010000000100]
sext_ln1116_9      (sext          ) [ 000000000000]
r_V_22             (mul           ) [ 010000000100]
sext_ln1192_13     (sext          ) [ 000000000000]
sext_ln1192_14     (sext          ) [ 000000000000]
mul_ln1192_9       (mul           ) [ 010000000100]
sext_ln1116_13     (sext          ) [ 000000000000]
r_V_27             (mul           ) [ 010000000100]
sext_ln1192_8      (sext          ) [ 010000000010]
sext_ln1192_4      (sext          ) [ 010000000010]
sext_ln1192_12     (sext          ) [ 010000000010]
sext_ln1192_7      (sext          ) [ 010000000010]
sext_ln1192_15     (sext          ) [ 010000000010]
sext_ln1192_10     (sext          ) [ 010000000010]
mul_ln1192_4       (mul           ) [ 010000000001]
mul_ln1192_7       (mul           ) [ 010000000001]
mul_ln1192_11      (mul           ) [ 010000000001]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
spectopmodule_ln0  (spectopmodule ) [ 000000000000]
specinterface_ln0  (specinterface ) [ 000000000000]
specinterface_ln32 (specinterface ) [ 000000000000]
specpipeline_ln33  (specpipeline  ) [ 000000000000]
write_ln50         (write         ) [ 000000000000]
ret_V_34           (add           ) [ 000000000000]
trunc_ln708_3      (partselect    ) [ 000000000000]
write_ln51         (write         ) [ 000000000000]
write_ln52         (write         ) [ 000000000000]
ret_V_42           (add           ) [ 000000000000]
trunc_ln708_8      (partselect    ) [ 000000000000]
write_ln53         (write         ) [ 000000000000]
ret_V_46           (add           ) [ 000000000000]
trunc_ln708_11     (partselect    ) [ 000000000000]
write_ln54         (write         ) [ 000000000000]
ret_ln56           (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sincos1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sincos1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i256P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut<ap_fixed<16, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_lut<ap_fixed<16, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i16.i20"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i26.i10"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i25.i10"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i24.i10"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i36.i20"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i76.i56.i20"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i72.i12.i60"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i16P"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i86.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="x_V_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="256" slack="0"/>
<pin id="198" dir="0" index="1" bw="256" slack="0"/>
<pin id="199" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln50_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="0" index="2" bw="16" slack="4"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/11 "/>
</bind>
</comp>

<comp id="209" class="1004" name="write_ln51_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="0" index="2" bw="16" slack="0"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/11 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln52_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="0" index="2" bw="16" slack="3"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/11 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln53_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="0" index="2" bw="16" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln54_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="0" index="2" bw="16" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/11 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="12" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="0"/>
<pin id="240" dir="0" index="2" bw="10" slack="0"/>
<pin id="241" dir="0" index="3" bw="11" slack="0"/>
<pin id="242" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="0" index="2" bw="10" slack="0"/>
<pin id="250" dir="0" index="3" bw="11" slack="0"/>
<pin id="251" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="0" index="2" bw="10" slack="0"/>
<pin id="259" dir="0" index="3" bw="11" slack="0"/>
<pin id="260" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_4/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="0" index="3" bw="11" slack="0"/>
<pin id="269" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="1"/>
<pin id="276" dir="0" index="2" bw="10" slack="0"/>
<pin id="277" dir="0" index="3" bw="11" slack="0"/>
<pin id="278" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_3/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="1"/>
<pin id="285" dir="0" index="2" bw="10" slack="0"/>
<pin id="286" dir="0" index="3" bw="11" slack="0"/>
<pin id="287" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="16" slack="1"/>
<pin id="294" dir="0" index="2" bw="10" slack="0"/>
<pin id="295" dir="0" index="3" bw="11" slack="0"/>
<pin id="296" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_10/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="1"/>
<pin id="303" dir="0" index="2" bw="10" slack="0"/>
<pin id="304" dir="0" index="3" bw="11" slack="0"/>
<pin id="305" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="1"/>
<pin id="312" dir="0" index="2" bw="10" slack="0"/>
<pin id="313" dir="0" index="3" bw="11" slack="0"/>
<pin id="314" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_11/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="0" index="2" bw="10" slack="0"/>
<pin id="322" dir="0" index="3" bw="11" slack="0"/>
<pin id="323" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="12" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="0" index="2" bw="10" slack="0"/>
<pin id="331" dir="0" index="3" bw="11" slack="0"/>
<pin id="332" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="0" index="2" bw="10" slack="0"/>
<pin id="340" dir="0" index="3" bw="11" slack="0"/>
<pin id="341" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="12" slack="0"/>
<pin id="347" dir="0" index="1" bw="16" slack="1"/>
<pin id="348" dir="0" index="2" bw="10" slack="0"/>
<pin id="349" dir="0" index="3" bw="11" slack="0"/>
<pin id="350" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_6/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="1"/>
<pin id="357" dir="0" index="2" bw="10" slack="0"/>
<pin id="358" dir="0" index="3" bw="11" slack="0"/>
<pin id="359" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="0"/>
<pin id="365" dir="0" index="1" bw="16" slack="1"/>
<pin id="366" dir="0" index="2" bw="10" slack="0"/>
<pin id="367" dir="0" index="3" bw="11" slack="0"/>
<pin id="368" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="12" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="0" index="2" bw="10" slack="0"/>
<pin id="376" dir="0" index="3" bw="11" slack="0"/>
<pin id="377" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_2/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="12" slack="0"/>
<pin id="383" dir="0" index="1" bw="16" slack="2"/>
<pin id="384" dir="0" index="2" bw="10" slack="0"/>
<pin id="385" dir="0" index="3" bw="11" slack="0"/>
<pin id="386" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_8/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="0" index="2" bw="10" slack="0"/>
<pin id="394" dir="0" index="3" bw="11" slack="0"/>
<pin id="395" dir="1" index="4" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_9/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="0"/>
<pin id="401" dir="0" index="1" bw="16" slack="1"/>
<pin id="402" dir="0" index="2" bw="10" slack="0"/>
<pin id="403" dir="0" index="3" bw="11" slack="0"/>
<pin id="404" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_8/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_Val2_10_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="256" slack="0"/>
<pin id="411" dir="0" index="2" bw="9" slack="0"/>
<pin id="412" dir="0" index="3" bw="9" slack="0"/>
<pin id="413" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_10/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln700_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_Val2_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="0" index="1" bw="256" slack="0"/>
<pin id="425" dir="0" index="2" bw="8" slack="0"/>
<pin id="426" dir="0" index="3" bw="8" slack="0"/>
<pin id="427" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_Val2_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="256" slack="0"/>
<pin id="435" dir="0" index="2" bw="9" slack="0"/>
<pin id="436" dir="0" index="3" bw="9" slack="0"/>
<pin id="437" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln1118_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_Val2_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="256" slack="0"/>
<pin id="449" dir="0" index="2" bw="7" slack="0"/>
<pin id="450" dir="0" index="3" bw="7" slack="0"/>
<pin id="451" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln703_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="16" slack="0"/>
<pin id="460" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sext_ln1192_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="trunc_ln51_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="256" slack="0"/>
<pin id="470" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sub_ln703_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="0" index="1" bw="16" slack="0"/>
<pin id="476" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln703_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="0" index="1" bw="16" slack="0"/>
<pin id="483" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="trunc_ln708_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="26" slack="0"/>
<pin id="490" dir="0" index="2" bw="5" slack="0"/>
<pin id="491" dir="0" index="3" bw="6" slack="0"/>
<pin id="492" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_Val2_7_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="0" index="1" bw="256" slack="0"/>
<pin id="499" dir="0" index="2" bw="7" slack="0"/>
<pin id="500" dir="0" index="3" bw="7" slack="0"/>
<pin id="501" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="rhs_V_6_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="26" slack="0"/>
<pin id="510" dir="0" index="1" bw="16" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln708_9_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="0" index="1" bw="26" slack="0"/>
<pin id="519" dir="0" index="2" bw="5" slack="0"/>
<pin id="520" dir="0" index="3" bw="6" slack="0"/>
<pin id="521" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sext_ln703_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="1"/>
<pin id="527" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="ret_V_31_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="21" slack="0"/>
<pin id="530" dir="0" index="1" bw="26" slack="0"/>
<pin id="531" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_31/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_ln_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="0" index="1" bw="26" slack="0"/>
<pin id="536" dir="0" index="2" bw="5" slack="0"/>
<pin id="537" dir="0" index="3" bw="6" slack="0"/>
<pin id="538" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sext_ln1116_3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="1"/>
<pin id="545" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln708_6_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="0" index="1" bw="26" slack="0"/>
<pin id="549" dir="0" index="2" bw="5" slack="0"/>
<pin id="550" dir="0" index="3" bw="6" slack="0"/>
<pin id="551" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln708_s_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="0" index="1" bw="26" slack="0"/>
<pin id="558" dir="0" index="2" bw="5" slack="0"/>
<pin id="559" dir="0" index="3" bw="6" slack="0"/>
<pin id="560" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="lhs_V_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="2"/>
<pin id="566" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="r_V_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="2"/>
<pin id="569" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sub_ln703_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="2"/>
<pin id="572" dir="0" index="1" bw="16" slack="2"/>
<pin id="573" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln703_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="10" slack="0"/>
<pin id="576" dir="0" index="1" bw="16" slack="0"/>
<pin id="577" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln703_3_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="0"/>
<pin id="583" dir="0" index="1" bw="16" slack="2"/>
<pin id="584" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="r_V_12_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="2"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_12/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="rhs_V_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="2"/>
<pin id="592" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="ret_V_36_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="0"/>
<pin id="595" dir="0" index="1" bw="16" slack="0"/>
<pin id="596" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_36/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="lhs_V_4_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="17" slack="0"/>
<pin id="601" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="ret_V_14_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="11" slack="0"/>
<pin id="605" dir="0" index="1" bw="17" slack="0"/>
<pin id="606" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_14/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="sext_ln1118_14_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="18" slack="0"/>
<pin id="611" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="lhs_V_5_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="26" slack="0"/>
<pin id="615" dir="0" index="1" bw="16" slack="2"/>
<pin id="616" dir="0" index="2" bw="1" slack="0"/>
<pin id="617" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln708_4_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="0"/>
<pin id="622" dir="0" index="1" bw="26" slack="0"/>
<pin id="623" dir="0" index="2" bw="5" slack="0"/>
<pin id="624" dir="0" index="3" bw="6" slack="0"/>
<pin id="625" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sext_ln700_8_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="2"/>
<pin id="631" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_8/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sext_ln700_9_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="28" slack="1"/>
<pin id="634" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_9/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="rhs_V_5_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="36" slack="0"/>
<pin id="637" dir="0" index="1" bw="16" slack="2"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="ret_V_41_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="36" slack="0"/>
<pin id="644" dir="0" index="1" bw="36" slack="0"/>
<pin id="645" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_41/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln708_7_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="0"/>
<pin id="649" dir="0" index="1" bw="36" slack="0"/>
<pin id="650" dir="0" index="2" bw="6" slack="0"/>
<pin id="651" dir="0" index="3" bw="7" slack="0"/>
<pin id="652" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="trunc_ln708_10_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="0"/>
<pin id="659" dir="0" index="1" bw="26" slack="0"/>
<pin id="660" dir="0" index="2" bw="5" slack="0"/>
<pin id="661" dir="0" index="3" bw="6" slack="0"/>
<pin id="662" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="rhs_V_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="3"/>
<pin id="668" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="ret_V_35_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="1"/>
<pin id="671" dir="0" index="1" bw="16" slack="0"/>
<pin id="672" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="sext_ln1118_12_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="r_V_14_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="7" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="lhs_V_3_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="17" slack="0"/>
<pin id="685" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="ret_V_12_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="11" slack="0"/>
<pin id="689" dir="0" index="1" bw="17" slack="0"/>
<pin id="690" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/4 "/>
</bind>
</comp>

<comp id="693" class="1004" name="r_V_15_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="18" slack="0"/>
<pin id="695" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_15/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="r_V_6_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="4"/>
<pin id="699" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_6/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sext_ln1118_4_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="12" slack="1"/>
<pin id="702" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="sext_ln1118_5_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="12" slack="1"/>
<pin id="705" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="r_V_8_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="4"/>
<pin id="708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_8/5 "/>
</bind>
</comp>

<comp id="709" class="1004" name="r_V_30_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="16" slack="2"/>
<pin id="712" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_30/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sext_ln703_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="12" slack="1"/>
<pin id="716" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/5 "/>
</bind>
</comp>

<comp id="717" class="1004" name="ret_V_33_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="17" slack="0"/>
<pin id="719" dir="0" index="1" bw="12" slack="0"/>
<pin id="720" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_33/5 "/>
</bind>
</comp>

<comp id="723" class="1004" name="ret_V_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="13" slack="0"/>
<pin id="725" dir="0" index="1" bw="17" slack="0"/>
<pin id="726" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sext_ln728_2_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="17" slack="0"/>
<pin id="731" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="sext_ln728_3_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="12" slack="1"/>
<pin id="735" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="22" slack="0"/>
<pin id="738" dir="0" index="1" bw="12" slack="1"/>
<pin id="739" dir="0" index="2" bw="1" slack="0"/>
<pin id="740" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="sext_ln1193_4_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="22" slack="0"/>
<pin id="745" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_4/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sext_ln1253_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="12" slack="0"/>
<pin id="749" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1253/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="r_V_32_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="12" slack="0"/>
<pin id="754" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_32/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sext_ln1116_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="12" slack="1"/>
<pin id="759" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/5 "/>
</bind>
</comp>

<comp id="760" class="1004" name="sext_ln1116_6_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="39" slack="1"/>
<pin id="762" dir="1" index="1" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_6/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sext_ln1118_13_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="36" slack="1"/>
<pin id="765" dir="1" index="1" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/5 "/>
</bind>
</comp>

<comp id="766" class="1004" name="r_V_17_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="36" slack="0"/>
<pin id="768" dir="0" index="1" bw="39" slack="0"/>
<pin id="769" dir="1" index="2" bw="69" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="sext_ln703_4_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="12" slack="1"/>
<pin id="774" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="ret_V_17_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="0"/>
<pin id="777" dir="0" index="1" bw="12" slack="0"/>
<pin id="778" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_17/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="sext_ln1116_7_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="13" slack="0"/>
<pin id="783" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_7/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="sext_ln1118_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="5"/>
<pin id="787" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sext_ln1193_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="17" slack="2"/>
<pin id="790" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/6 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sext_ln728_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="5"/>
<pin id="793" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/6 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sext_ln1192_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="12" slack="2"/>
<pin id="796" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/6 "/>
</bind>
</comp>

<comp id="797" class="1004" name="sext_ln1193_2_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="20" slack="1"/>
<pin id="799" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_2/6 "/>
</bind>
</comp>

<comp id="800" class="1004" name="sext_ln1118_7_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="24" slack="1"/>
<pin id="802" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/6 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="23" slack="0"/>
<pin id="805" dir="0" index="1" bw="13" slack="1"/>
<pin id="806" dir="0" index="2" bw="1" slack="0"/>
<pin id="807" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sext_ln700_11_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="23" slack="0"/>
<pin id="812" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_11/6 "/>
</bind>
</comp>

<comp id="814" class="1004" name="ret_V_8_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="24" slack="0"/>
<pin id="816" dir="0" index="1" bw="23" slack="0"/>
<pin id="817" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/6 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sext_ln1118_8_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="28" slack="1"/>
<pin id="822" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/6 "/>
</bind>
</comp>

<comp id="823" class="1004" name="sext_ln1118_9_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="25" slack="0"/>
<pin id="825" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/6 "/>
</bind>
</comp>

<comp id="827" class="1004" name="r_V_5_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="25" slack="0"/>
<pin id="829" dir="0" index="1" bw="28" slack="0"/>
<pin id="830" dir="1" index="2" bw="51" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/6 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sext_ln700_12_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_12/6 "/>
</bind>
</comp>

<comp id="836" class="1004" name="mul_ln700_6_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="7" slack="0"/>
<pin id="838" dir="0" index="1" bw="32" slack="0"/>
<pin id="839" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_6/6 "/>
</bind>
</comp>

<comp id="842" class="1004" name="rhs_V_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="0" index="1" bw="22" slack="0"/>
<pin id="845" dir="0" index="2" bw="1" slack="0"/>
<pin id="846" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/6 "/>
</bind>
</comp>

<comp id="849" class="1004" name="sext_ln700_13_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_13/6 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln700_1_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="36" slack="0"/>
<pin id="855" dir="0" index="1" bw="32" slack="0"/>
<pin id="856" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/6 "/>
</bind>
</comp>

<comp id="859" class="1004" name="sext_ln1118_10_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/6 "/>
</bind>
</comp>

<comp id="862" class="1004" name="r_V_10_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="7" slack="0"/>
<pin id="864" dir="0" index="1" bw="32" slack="0"/>
<pin id="865" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/6 "/>
</bind>
</comp>

<comp id="868" class="1004" name="sext_ln1118_11_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="12" slack="1"/>
<pin id="870" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/6 "/>
</bind>
</comp>

<comp id="871" class="1004" name="lhs_V_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="26" slack="0"/>
<pin id="873" dir="0" index="1" bw="16" slack="5"/>
<pin id="874" dir="0" index="2" bw="1" slack="0"/>
<pin id="875" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/6 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sext_ln728_4_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="26" slack="0"/>
<pin id="880" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/6 "/>
</bind>
</comp>

<comp id="882" class="1004" name="sext_ln700_6_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="69" slack="1"/>
<pin id="884" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_6/6 "/>
</bind>
</comp>

<comp id="885" class="1004" name="sext_ln700_7_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="24" slack="1"/>
<pin id="887" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_7/6 "/>
</bind>
</comp>

<comp id="888" class="1004" name="grp_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="24" slack="0"/>
<pin id="890" dir="0" index="1" bw="69" slack="0"/>
<pin id="891" dir="1" index="2" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/6 "/>
</bind>
</comp>

<comp id="894" class="1004" name="sext_ln728_6_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="26" slack="1"/>
<pin id="896" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_6/6 "/>
</bind>
</comp>

<comp id="897" class="1004" name="lhs_V_6_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="36" slack="0"/>
<pin id="899" dir="0" index="1" bw="26" slack="1"/>
<pin id="900" dir="0" index="2" bw="1" slack="0"/>
<pin id="901" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/6 "/>
</bind>
</comp>

<comp id="904" class="1004" name="sext_ln728_7_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="36" slack="0"/>
<pin id="906" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_7/6 "/>
</bind>
</comp>

<comp id="908" class="1004" name="sext_ln703_5_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="12" slack="2"/>
<pin id="910" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/6 "/>
</bind>
</comp>

<comp id="911" class="1004" name="ret_V_24_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="10" slack="0"/>
<pin id="913" dir="0" index="1" bw="12" slack="0"/>
<pin id="914" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/6 "/>
</bind>
</comp>

<comp id="917" class="1004" name="sext_ln1116_10_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="13" slack="0"/>
<pin id="919" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_10/6 "/>
</bind>
</comp>

<comp id="921" class="1004" name="sext_ln1116_11_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="12" slack="1"/>
<pin id="923" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_11/6 "/>
</bind>
</comp>

<comp id="924" class="1004" name="sext_ln1193_3_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="23" slack="1"/>
<pin id="926" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_3/7 "/>
</bind>
</comp>

<comp id="927" class="1004" name="sext_ln700_2_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="12" slack="1"/>
<pin id="929" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/7 "/>
</bind>
</comp>

<comp id="930" class="1004" name="lhs_V_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="35" slack="0"/>
<pin id="932" dir="0" index="1" bw="25" slack="1"/>
<pin id="933" dir="0" index="2" bw="1" slack="0"/>
<pin id="934" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/7 "/>
</bind>
</comp>

<comp id="937" class="1004" name="sext_ln700_3_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="35" slack="0"/>
<pin id="939" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/7 "/>
</bind>
</comp>

<comp id="941" class="1004" name="sext_ln1116_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="12" slack="1"/>
<pin id="943" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/7 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_1_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="34" slack="0"/>
<pin id="946" dir="0" index="1" bw="24" slack="0"/>
<pin id="947" dir="0" index="2" bw="1" slack="0"/>
<pin id="948" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="951" class="1004" name="rhs_V_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="34" slack="0"/>
<pin id="953" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/7 "/>
</bind>
</comp>

<comp id="955" class="1004" name="ret_V_32_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="36" slack="0"/>
<pin id="957" dir="0" index="1" bw="34" slack="0"/>
<pin id="958" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_32/7 "/>
</bind>
</comp>

<comp id="960" class="1004" name="trunc_ln708_1_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="16" slack="0"/>
<pin id="962" dir="0" index="1" bw="36" slack="0"/>
<pin id="963" dir="0" index="2" bw="6" slack="0"/>
<pin id="964" dir="0" index="3" bw="7" slack="0"/>
<pin id="965" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/7 "/>
</bind>
</comp>

<comp id="970" class="1004" name="sext_ln1192_2_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="51" slack="1"/>
<pin id="972" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/7 "/>
</bind>
</comp>

<comp id="973" class="1004" name="sext_ln1192_3_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="12" slack="1"/>
<pin id="975" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/7 "/>
</bind>
</comp>

<comp id="976" class="1004" name="mul_ln1192_2_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="12" slack="0"/>
<pin id="978" dir="0" index="1" bw="51" slack="0"/>
<pin id="979" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/7 "/>
</bind>
</comp>

<comp id="982" class="1004" name="sext_ln700_4_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="39" slack="1"/>
<pin id="984" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/7 "/>
</bind>
</comp>

<comp id="985" class="1004" name="sext_ln700_5_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="28" slack="1"/>
<pin id="987" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/7 "/>
</bind>
</comp>

<comp id="988" class="1004" name="mul_ln700_1_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="28" slack="0"/>
<pin id="990" dir="0" index="1" bw="39" slack="0"/>
<pin id="991" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/7 "/>
</bind>
</comp>

<comp id="994" class="1004" name="shl_ln_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="56" slack="0"/>
<pin id="996" dir="0" index="1" bw="36" slack="1"/>
<pin id="997" dir="0" index="2" bw="1" slack="0"/>
<pin id="998" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="sub_ln700_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="56" slack="0"/>
<pin id="1003" dir="0" index="1" bw="56" slack="0"/>
<pin id="1004" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700/7 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="ret_V_19_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="0"/>
<pin id="1009" dir="0" index="1" bw="37" slack="1"/>
<pin id="1010" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_19/7 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="sext_ln1118_15_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="37" slack="0"/>
<pin id="1014" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/7 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="sext_ln1118_16_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="24" slack="2"/>
<pin id="1018" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/7 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="r_V_20_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="24" slack="0"/>
<pin id="1021" dir="0" index="1" bw="37" slack="0"/>
<pin id="1022" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/7 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="sext_ln1116_8_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="12" slack="1"/>
<pin id="1027" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_8/7 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="sext_ln1118_17_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="26" slack="1"/>
<pin id="1030" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/7 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="sext_ln1118_18_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="24" slack="1"/>
<pin id="1033" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/7 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="r_V_25_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="24" slack="0"/>
<pin id="1036" dir="0" index="1" bw="26" slack="0"/>
<pin id="1037" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/7 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="sext_ln1116_12_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="12" slack="1"/>
<pin id="1042" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_12/7 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="sext_ln1192_5_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="62" slack="1"/>
<pin id="1045" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/8 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="sext_ln1192_6_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="12" slack="2"/>
<pin id="1048" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/8 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="mul_ln1192_3_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="12" slack="0"/>
<pin id="1051" dir="0" index="1" bw="62" slack="0"/>
<pin id="1052" dir="1" index="2" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/8 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="shl_ln700_1_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="76" slack="0"/>
<pin id="1057" dir="0" index="1" bw="56" slack="1"/>
<pin id="1058" dir="0" index="2" bw="1" slack="0"/>
<pin id="1059" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln700_1/8 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="sub_ln700_1_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="76" slack="0"/>
<pin id="1064" dir="0" index="1" bw="76" slack="1"/>
<pin id="1065" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700_1/8 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_7_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="72" slack="0"/>
<pin id="1069" dir="0" index="1" bw="12" slack="1"/>
<pin id="1070" dir="0" index="2" bw="1" slack="0"/>
<pin id="1071" dir="1" index="3" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="rhs_V_4_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="72" slack="0"/>
<pin id="1076" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/8 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="ret_V_38_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="76" slack="0"/>
<pin id="1080" dir="0" index="1" bw="72" slack="0"/>
<pin id="1081" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38/8 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="trunc_ln708_5_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="16" slack="0"/>
<pin id="1086" dir="0" index="1" bw="76" slack="0"/>
<pin id="1087" dir="0" index="2" bw="7" slack="0"/>
<pin id="1088" dir="0" index="3" bw="8" slack="0"/>
<pin id="1089" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/8 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="sext_ln1192_9_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="59" slack="1"/>
<pin id="1096" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/8 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="sext_ln1192_11_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="24" slack="1"/>
<pin id="1099" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/8 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="mul_ln1192_6_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="24" slack="0"/>
<pin id="1102" dir="0" index="1" bw="59" slack="0"/>
<pin id="1103" dir="1" index="2" bw="81" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/8 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="sext_ln1116_9_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="12" slack="1"/>
<pin id="1108" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_9/8 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="sext_ln1192_13_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="50" slack="1"/>
<pin id="1111" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/8 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="sext_ln1192_14_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="24" slack="1"/>
<pin id="1114" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/8 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="mul_ln1192_9_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="24" slack="0"/>
<pin id="1117" dir="0" index="1" bw="50" slack="0"/>
<pin id="1118" dir="1" index="2" bw="68" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_9/8 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="sext_ln1116_13_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="12" slack="1"/>
<pin id="1123" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_13/8 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="sext_ln1192_8_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="73" slack="1"/>
<pin id="1126" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/9 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="sext_ln1192_4_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="12" slack="4"/>
<pin id="1129" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/9 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="grp_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="12" slack="0"/>
<pin id="1132" dir="0" index="1" bw="73" slack="0"/>
<pin id="1133" dir="1" index="2" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/9 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="sext_ln1192_12_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="81" slack="1"/>
<pin id="1138" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/9 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="sext_ln1192_7_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="24" slack="1"/>
<pin id="1141" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/9 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="grp_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="24" slack="0"/>
<pin id="1144" dir="0" index="1" bw="81" slack="0"/>
<pin id="1145" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/9 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="sext_ln1192_15_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="68" slack="1"/>
<pin id="1150" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/9 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="sext_ln1192_10_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="24" slack="1"/>
<pin id="1153" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/9 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="grp_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="24" slack="0"/>
<pin id="1156" dir="0" index="1" bw="68" slack="0"/>
<pin id="1157" dir="1" index="2" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_11/9 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="ret_V_34_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="71" slack="0"/>
<pin id="1162" dir="0" index="1" bw="76" slack="1"/>
<pin id="1163" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/11 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="trunc_ln708_3_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="16" slack="0"/>
<pin id="1167" dir="0" index="1" bw="76" slack="0"/>
<pin id="1168" dir="0" index="2" bw="7" slack="0"/>
<pin id="1169" dir="0" index="3" bw="8" slack="0"/>
<pin id="1170" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/11 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="ret_V_42_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="91" slack="0"/>
<pin id="1178" dir="0" index="1" bw="96" slack="1"/>
<pin id="1179" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_42/11 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="trunc_ln708_8_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="16" slack="0"/>
<pin id="1183" dir="0" index="1" bw="96" slack="0"/>
<pin id="1184" dir="0" index="2" bw="8" slack="0"/>
<pin id="1185" dir="0" index="3" bw="8" slack="0"/>
<pin id="1186" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/11 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="ret_V_46_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="81" slack="0"/>
<pin id="1194" dir="0" index="1" bw="86" slack="1"/>
<pin id="1195" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_46/11 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="trunc_ln708_11_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="16" slack="0"/>
<pin id="1199" dir="0" index="1" bw="86" slack="0"/>
<pin id="1200" dir="0" index="2" bw="8" slack="0"/>
<pin id="1201" dir="0" index="3" bw="8" slack="0"/>
<pin id="1202" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/11 "/>
</bind>
</comp>

<comp id="1208" class="1007" name="mul_ln1192_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="26" slack="0"/>
<pin id="1210" dir="0" index="1" bw="16" slack="0"/>
<pin id="1211" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/1 "/>
</bind>
</comp>

<comp id="1214" class="1007" name="r_V_31_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="26" slack="0"/>
<pin id="1216" dir="0" index="1" bw="16" slack="0"/>
<pin id="1217" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_31/1 "/>
</bind>
</comp>

<comp id="1221" class="1007" name="grp_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="26" slack="0"/>
<pin id="1223" dir="0" index="1" bw="16" slack="0"/>
<pin id="1224" dir="0" index="2" bw="26" slack="0"/>
<pin id="1225" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_4/1 ret_V_43/1 "/>
</bind>
</comp>

<comp id="1230" class="1007" name="grp_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="26" slack="0"/>
<pin id="1232" dir="0" index="1" bw="16" slack="1"/>
<pin id="1233" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="1234" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/2 add_ln1192_2/2 "/>
</bind>
</comp>

<comp id="1237" class="1007" name="grp_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="26" slack="0"/>
<pin id="1239" dir="0" index="1" bw="16" slack="0"/>
<pin id="1240" dir="0" index="2" bw="26" slack="0"/>
<pin id="1241" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_5/2 ret_V_40/2 "/>
</bind>
</comp>

<comp id="1246" class="1007" name="grp_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="28" slack="0"/>
<pin id="1248" dir="0" index="1" bw="16" slack="0"/>
<pin id="1249" dir="0" index="2" bw="28" slack="0"/>
<pin id="1250" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/2 ret_V_21/2 "/>
</bind>
</comp>

<comp id="1254" class="1007" name="grp_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="26" slack="0"/>
<pin id="1256" dir="0" index="1" bw="16" slack="0"/>
<pin id="1257" dir="0" index="2" bw="26" slack="0"/>
<pin id="1258" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_8/2 ret_V_44/2 "/>
</bind>
</comp>

<comp id="1263" class="1007" name="r_V_13_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="16" slack="0"/>
<pin id="1265" dir="0" index="1" bw="16" slack="0"/>
<pin id="1266" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/3 "/>
</bind>
</comp>

<comp id="1269" class="1007" name="grp_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="18" slack="0"/>
<pin id="1271" dir="0" index="1" bw="18" slack="0"/>
<pin id="1272" dir="0" index="2" bw="26" slack="0"/>
<pin id="1273" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/3 ret_V_37/3 "/>
</bind>
</comp>

<comp id="1278" class="1007" name="mul_ln700_3_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="16" slack="0"/>
<pin id="1280" dir="0" index="1" bw="28" slack="0"/>
<pin id="1281" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/3 "/>
</bind>
</comp>

<comp id="1285" class="1007" name="grp_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="16" slack="0"/>
<pin id="1287" dir="0" index="1" bw="16" slack="0"/>
<pin id="1288" dir="0" index="2" bw="26" slack="0"/>
<pin id="1289" dir="0" index="3" bw="26" slack="0"/>
<pin id="1290" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_21/3 sext_ln1192_16/3 mul_ln1192_10/3 ret_V_45/3 "/>
</bind>
</comp>

<comp id="1296" class="1007" name="r_V_16_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="18" slack="0"/>
<pin id="1298" dir="0" index="1" bw="18" slack="0"/>
<pin id="1299" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/4 "/>
</bind>
</comp>

<comp id="1302" class="1007" name="r_V_28_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="20" slack="0"/>
<pin id="1304" dir="0" index="1" bw="12" slack="0"/>
<pin id="1305" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/5 "/>
</bind>
</comp>

<comp id="1308" class="1007" name="grp_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="12" slack="0"/>
<pin id="1310" dir="0" index="1" bw="17" slack="0"/>
<pin id="1311" dir="0" index="2" bw="22" slack="0"/>
<pin id="1312" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln728_2/5 ret_V_7/5 "/>
</bind>
</comp>

<comp id="1316" class="1007" name="r_V_33_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="12" slack="0"/>
<pin id="1318" dir="0" index="1" bw="12" slack="0"/>
<pin id="1319" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_33/5 "/>
</bind>
</comp>

<comp id="1322" class="1007" name="r_V_7_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="16" slack="0"/>
<pin id="1324" dir="0" index="1" bw="16" slack="0"/>
<pin id="1325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/5 "/>
</bind>
</comp>

<comp id="1328" class="1007" name="r_V_9_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="16" slack="0"/>
<pin id="1330" dir="0" index="1" bw="16" slack="0"/>
<pin id="1331" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/5 "/>
</bind>
</comp>

<comp id="1334" class="1007" name="r_V_18_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="12" slack="0"/>
<pin id="1336" dir="0" index="1" bw="12" slack="0"/>
<pin id="1337" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/5 "/>
</bind>
</comp>

<comp id="1340" class="1007" name="mul_ln728_1_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="26" slack="0"/>
<pin id="1342" dir="0" index="1" bw="16" slack="4"/>
<pin id="1343" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_1/5 "/>
</bind>
</comp>

<comp id="1345" class="1007" name="r_V_19_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="13" slack="0"/>
<pin id="1347" dir="0" index="1" bw="13" slack="0"/>
<pin id="1348" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/5 "/>
</bind>
</comp>

<comp id="1351" class="1007" name="ret_V_29_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="25" slack="0"/>
<pin id="1353" dir="0" index="1" bw="17" slack="0"/>
<pin id="1354" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_29/6 "/>
</bind>
</comp>

<comp id="1357" class="1007" name="grp_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="16" slack="3"/>
<pin id="1359" dir="0" index="1" bw="12" slack="0"/>
<pin id="1360" dir="0" index="2" bw="23" slack="0"/>
<pin id="1361" dir="0" index="3" bw="20" slack="0"/>
<pin id="1362" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="addmul_sub(1178) " fcode="addmul_sub"/>
<opset="add_ln1192/6 sext_ln700_10/6 mul_ln700_5/6 ret_V_30/6 "/>
</bind>
</comp>

<comp id="1366" class="1007" name="mul_ln728_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="22" slack="0"/>
<pin id="1368" dir="0" index="1" bw="16" slack="0"/>
<pin id="1369" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/6 "/>
</bind>
</comp>

<comp id="1373" class="1007" name="grp_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="16" slack="0"/>
<pin id="1375" dir="0" index="1" bw="12" slack="0"/>
<pin id="1376" dir="0" index="2" bw="26" slack="0"/>
<pin id="1377" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_34/6 ret_V_10/6 "/>
</bind>
</comp>

<comp id="1381" class="1007" name="grp_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="37" slack="0"/>
<pin id="1383" dir="0" index="1" bw="26" slack="0"/>
<pin id="1384" dir="0" index="2" bw="36" slack="0"/>
<pin id="1385" dir="1" index="3" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193_1/6 ret_V_39/6 "/>
</bind>
</comp>

<comp id="1389" class="1007" name="r_V_23_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="13" slack="0"/>
<pin id="1391" dir="0" index="1" bw="13" slack="0"/>
<pin id="1392" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/6 "/>
</bind>
</comp>

<comp id="1395" class="1007" name="r_V_24_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="12" slack="0"/>
<pin id="1397" dir="0" index="1" bw="12" slack="0"/>
<pin id="1398" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/6 "/>
</bind>
</comp>

<comp id="1401" class="1007" name="grp_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="24" slack="0"/>
<pin id="1403" dir="0" index="1" bw="23" slack="0"/>
<pin id="1404" dir="0" index="2" bw="12" slack="0"/>
<pin id="1405" dir="0" index="3" bw="35" slack="0"/>
<pin id="1406" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="ret_V_3/7 sext_ln700_1/7 mul_ln700/7 add_ln700/7 "/>
</bind>
</comp>

<comp id="1412" class="1007" name="r_V_29_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="12" slack="0"/>
<pin id="1414" dir="0" index="1" bw="12" slack="0"/>
<pin id="1415" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/7 "/>
</bind>
</comp>

<comp id="1419" class="1007" name="r_V_21_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="12" slack="0"/>
<pin id="1421" dir="0" index="1" bw="12" slack="0"/>
<pin id="1422" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/7 "/>
</bind>
</comp>

<comp id="1425" class="1007" name="r_V_26_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="12" slack="0"/>
<pin id="1427" dir="0" index="1" bw="12" slack="0"/>
<pin id="1428" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/7 "/>
</bind>
</comp>

<comp id="1431" class="1007" name="r_V_22_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="12" slack="0"/>
<pin id="1433" dir="0" index="1" bw="12" slack="0"/>
<pin id="1434" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/8 "/>
</bind>
</comp>

<comp id="1437" class="1007" name="r_V_27_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="12" slack="0"/>
<pin id="1439" dir="0" index="1" bw="12" slack="0"/>
<pin id="1440" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/8 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="p_Val2_10_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="16" slack="1"/>
<pin id="1445" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="p_Val2_1_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="16" slack="3"/>
<pin id="1454" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="p_Val2_2_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="16" slack="2"/>
<pin id="1460" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="sext_ln1118_2_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="26" slack="1"/>
<pin id="1468" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="p_Val2_3_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="16" slack="1"/>
<pin id="1474" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="mul_ln1192_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="26" slack="1"/>
<pin id="1483" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="trunc_ln708_2_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="16" slack="1"/>
<pin id="1488" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="p_Val2_7_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="16" slack="1"/>
<pin id="1493" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="trunc_ln708_9_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="16" slack="1"/>
<pin id="1504" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="trunc_ln_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="16" slack="1"/>
<pin id="1509" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1512" class="1005" name="trunc_ln708_6_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="16" slack="1"/>
<pin id="1514" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="ret_V_21_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="28" slack="1"/>
<pin id="1519" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_21 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="trunc_ln708_s_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="16" slack="1"/>
<pin id="1524" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1527" class="1005" name="lhs_V_2_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="17" slack="1"/>
<pin id="1529" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_2 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="r_V_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="17" slack="2"/>
<pin id="1534" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1538" class="1005" name="r_V_13_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="32" slack="1"/>
<pin id="1540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="trunc_ln708_4_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="16" slack="1"/>
<pin id="1545" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="trunc_ln708_7_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="16" slack="1"/>
<pin id="1550" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="trunc_ln708_10_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="16" slack="1"/>
<pin id="1555" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="ret_V_35_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="17" slack="2"/>
<pin id="1560" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_35 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="p_0_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="12" slack="1"/>
<pin id="1565" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="p_s_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="12" slack="1"/>
<pin id="1571" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1574" class="1005" name="p_Val2_s_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="12" slack="1"/>
<pin id="1576" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1579" class="1005" name="p_4_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="12" slack="1"/>
<pin id="1581" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_4 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="p_Val2_5_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="12" slack="1"/>
<pin id="1586" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="p_Val2_4_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="12" slack="1"/>
<pin id="1591" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="r_V_14_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="39" slack="1"/>
<pin id="1597" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="r_V_16_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="36" slack="1"/>
<pin id="1602" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="p_Val2_9_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="12" slack="1"/>
<pin id="1607" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="r_V_28_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="20" slack="1"/>
<pin id="1612" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_28 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="ret_V_7_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="28" slack="1"/>
<pin id="1617" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="r_V_32_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="13" slack="1"/>
<pin id="1622" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_V_32 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="r_V_33_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="24" slack="1"/>
<pin id="1627" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_33 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="p_3_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="12" slack="1"/>
<pin id="1633" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="r_V_7_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="32" slack="1"/>
<pin id="1639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_7 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="r_V_9_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="32" slack="1"/>
<pin id="1644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_9 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="r_V_17_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="69" slack="1"/>
<pin id="1649" dir="1" index="1" bw="69" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="r_V_18_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="24" slack="1"/>
<pin id="1654" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="mul_ln728_1_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="26" slack="1"/>
<pin id="1659" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728_1 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="r_V_19_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="26" slack="1"/>
<pin id="1664" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="p_7_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="12" slack="1"/>
<pin id="1669" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_7 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="ret_V_29_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="25" slack="1"/>
<pin id="1674" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_29 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="ret_V_30_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="23" slack="1"/>
<pin id="1679" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_30 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="p_1_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="12" slack="1"/>
<pin id="1684" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="p_2_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="12" slack="1"/>
<pin id="1689" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="r_V_5_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="51" slack="1"/>
<pin id="1694" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="p_8_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="12" slack="1"/>
<pin id="1699" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_8 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="p_9_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="12" slack="2"/>
<pin id="1704" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_9 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="add_ln700_1_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="36" slack="1"/>
<pin id="1709" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_1 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="r_V_10_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="39" slack="1"/>
<pin id="1714" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="ret_V_10_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="28" slack="1"/>
<pin id="1719" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_10 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="sext_ln700_6_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="76" slack="1"/>
<pin id="1724" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln700_6 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="sext_ln700_7_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="76" slack="1"/>
<pin id="1729" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln700_7 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="ret_V_39_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="37" slack="1"/>
<pin id="1734" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_39 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="p_5_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="12" slack="1"/>
<pin id="1739" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="1742" class="1005" name="r_V_23_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="26" slack="1"/>
<pin id="1744" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="1747" class="1005" name="r_V_24_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="24" slack="1"/>
<pin id="1749" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="p_10_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="12" slack="1"/>
<pin id="1754" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_10 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="trunc_ln708_1_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="16" slack="4"/>
<pin id="1759" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="mul_ln1192_2_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="62" slack="1"/>
<pin id="1764" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="sub_ln700_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="56" slack="1"/>
<pin id="1769" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln700 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="mul_ln700_2_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="76" slack="1"/>
<pin id="1774" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="p_Val2_8_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="12" slack="1"/>
<pin id="1779" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="r_V_20_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="59" slack="1"/>
<pin id="1784" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="r_V_20 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="r_V_21_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="24" slack="1"/>
<pin id="1789" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_21 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="p_6_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="12" slack="1"/>
<pin id="1794" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_6 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="r_V_25_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="50" slack="1"/>
<pin id="1799" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="r_V_26_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="24" slack="1"/>
<pin id="1804" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="p_11_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="12" slack="1"/>
<pin id="1809" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_11 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="mul_ln1192_3_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="73" slack="1"/>
<pin id="1814" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1817" class="1005" name="trunc_ln708_5_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="16" slack="3"/>
<pin id="1819" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1822" class="1005" name="mul_ln1192_6_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="81" slack="1"/>
<pin id="1824" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="r_V_22_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="24" slack="1"/>
<pin id="1829" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_22 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="mul_ln1192_9_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="68" slack="1"/>
<pin id="1834" dir="1" index="1" bw="68" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_9 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="r_V_27_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="24" slack="1"/>
<pin id="1839" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="sext_ln1192_8_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="76" slack="1"/>
<pin id="1844" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_8 "/>
</bind>
</comp>

<comp id="1847" class="1005" name="sext_ln1192_4_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="76" slack="1"/>
<pin id="1849" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_4 "/>
</bind>
</comp>

<comp id="1852" class="1005" name="sext_ln1192_12_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="96" slack="1"/>
<pin id="1854" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_12 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="sext_ln1192_7_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="96" slack="1"/>
<pin id="1859" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_7 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="sext_ln1192_15_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="86" slack="1"/>
<pin id="1864" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_15 "/>
</bind>
</comp>

<comp id="1867" class="1005" name="sext_ln1192_10_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="86" slack="1"/>
<pin id="1869" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_10 "/>
</bind>
</comp>

<comp id="1872" class="1005" name="mul_ln1192_4_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="76" slack="1"/>
<pin id="1874" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1877" class="1005" name="mul_ln1192_7_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="96" slack="1"/>
<pin id="1879" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_7 "/>
</bind>
</comp>

<comp id="1882" class="1005" name="mul_ln1192_11_reg_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="86" slack="1"/>
<pin id="1884" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="200"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="176" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="2" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="176" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="176" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="176" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="8" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="176" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="254"><net_src comp="14" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="12" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="270"><net_src comp="38" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="272"><net_src comp="14" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="12" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="12" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="290"><net_src comp="14" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="12" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="299"><net_src comp="14" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="306"><net_src comp="38" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="12" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="308"><net_src comp="14" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="315"><net_src comp="38" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="12" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="324"><net_src comp="36" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="12" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="12" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="335"><net_src comp="14" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="12" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="344"><net_src comp="14" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="12" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="353"><net_src comp="14" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="360"><net_src comp="36" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="12" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="362"><net_src comp="14" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="369"><net_src comp="36" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="12" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="371"><net_src comp="14" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="378"><net_src comp="36" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="12" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="380"><net_src comp="14" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="387"><net_src comp="36" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="12" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="389"><net_src comp="14" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="396"><net_src comp="36" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="12" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="398"><net_src comp="14" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="405"><net_src comp="36" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="12" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="407"><net_src comp="14" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="414"><net_src comp="18" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="196" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="20" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="22" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="421"><net_src comp="408" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="18" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="196" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="24" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="26" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="438"><net_src comp="18" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="196" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="28" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="30" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="445"><net_src comp="432" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="18" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="196" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="32" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="34" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="456"><net_src comp="446" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="461"><net_src comp="432" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="422" pin="4"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="457" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="467"><net_src comp="446" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="196" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="477"><net_src comp="408" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="422" pin="4"/><net_sink comp="473" pin=1"/></net>

<net id="479"><net_src comp="473" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="484"><net_src comp="42" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="446" pin="4"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="480" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="493"><net_src comp="46" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="48" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="495"><net_src comp="50" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="502"><net_src comp="18" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="196" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="52" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="54" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="506"><net_src comp="496" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="507"><net_src comp="496" pin="4"/><net_sink comp="336" pin=1"/></net>

<net id="513"><net_src comp="58" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="496" pin="4"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="60" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="522"><net_src comp="46" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="48" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="524"><net_src comp="50" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="532"><net_src comp="64" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="539"><net_src comp="46" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="528" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="48" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="50" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="552"><net_src comp="46" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="48" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="554"><net_src comp="50" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="561"><net_src comp="46" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="48" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="563"><net_src comp="50" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="578"><net_src comp="78" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="570" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="580"><net_src comp="574" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="585"><net_src comp="80" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="581" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="597"><net_src comp="564" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="82" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="599" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="58" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="60" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="626"><net_src comp="46" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="48" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="628"><net_src comp="50" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="640"><net_src comp="84" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="86" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="646"><net_src comp="635" pin="3"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="88" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="642" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="90" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="92" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="663"><net_src comp="46" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="48" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="665"><net_src comp="50" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="673"><net_src comp="666" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="681"><net_src comp="98" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="669" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="100" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="683" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="687" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="713"><net_src comp="104" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="721"><net_src comp="709" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="714" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="106" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="717" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="723" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="741"><net_src comp="108" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="60" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="746"><net_src comp="736" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="345" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="110" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="747" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="770"><net_src comp="763" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="760" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="779"><net_src comp="114" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="772" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="784"><net_src comp="775" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="808"><net_src comp="120" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="60" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="813"><net_src comp="803" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="800" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="810" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="826"><net_src comp="814" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="823" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="820" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="840"><net_src comp="122" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="833" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="847"><net_src comp="126" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="60" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="852"><net_src comp="842" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="836" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="849" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="866"><net_src comp="98" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="859" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="876"><net_src comp="58" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="877"><net_src comp="60" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="881"><net_src comp="871" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="892"><net_src comp="885" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="882" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="902"><net_src comp="128" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="60" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="907"><net_src comp="897" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="915"><net_src comp="132" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="908" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="935"><net_src comp="136" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="936"><net_src comp="60" pin="0"/><net_sink comp="930" pin=2"/></net>

<net id="940"><net_src comp="930" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="949"><net_src comp="138" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="60" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="954"><net_src comp="944" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="959"><net_src comp="951" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="966"><net_src comp="88" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="955" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="968"><net_src comp="90" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="969"><net_src comp="92" pin="0"/><net_sink comp="960" pin=3"/></net>

<net id="980"><net_src comp="973" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="970" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="992"><net_src comp="985" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="982" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="999"><net_src comp="140" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1000"><net_src comp="86" pin="0"/><net_sink comp="994" pin=2"/></net>

<net id="1005"><net_src comp="994" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="988" pin="2"/><net_sink comp="1001" pin=1"/></net>

<net id="1011"><net_src comp="142" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1015"><net_src comp="1007" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1023"><net_src comp="1016" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="1012" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1038"><net_src comp="1031" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="1028" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1053"><net_src comp="1046" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="1043" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1060"><net_src comp="144" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1061"><net_src comp="86" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1066"><net_src comp="1055" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1072"><net_src comp="146" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="148" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1077"><net_src comp="1067" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="1062" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1074" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1090"><net_src comp="150" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1091"><net_src comp="1078" pin="2"/><net_sink comp="1084" pin=1"/></net>

<net id="1092"><net_src comp="152" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1093"><net_src comp="154" pin="0"/><net_sink comp="1084" pin=3"/></net>

<net id="1104"><net_src comp="1097" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="1094" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1119"><net_src comp="1112" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="1109" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1134"><net_src comp="1127" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1124" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1146"><net_src comp="1139" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="1136" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1158"><net_src comp="1151" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="1148" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1164"><net_src comp="178" pin="0"/><net_sink comp="1160" pin=0"/></net>

<net id="1171"><net_src comp="150" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1172"><net_src comp="1160" pin="2"/><net_sink comp="1165" pin=1"/></net>

<net id="1173"><net_src comp="152" pin="0"/><net_sink comp="1165" pin=2"/></net>

<net id="1174"><net_src comp="154" pin="0"/><net_sink comp="1165" pin=3"/></net>

<net id="1175"><net_src comp="1165" pin="4"/><net_sink comp="209" pin=2"/></net>

<net id="1180"><net_src comp="180" pin="0"/><net_sink comp="1176" pin=0"/></net>

<net id="1187"><net_src comp="182" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1188"><net_src comp="1176" pin="2"/><net_sink comp="1181" pin=1"/></net>

<net id="1189"><net_src comp="184" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1190"><net_src comp="186" pin="0"/><net_sink comp="1181" pin=3"/></net>

<net id="1191"><net_src comp="1181" pin="4"/><net_sink comp="223" pin=2"/></net>

<net id="1196"><net_src comp="188" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1203"><net_src comp="190" pin="0"/><net_sink comp="1197" pin=0"/></net>

<net id="1204"><net_src comp="1192" pin="2"/><net_sink comp="1197" pin=1"/></net>

<net id="1205"><net_src comp="192" pin="0"/><net_sink comp="1197" pin=2"/></net>

<net id="1206"><net_src comp="194" pin="0"/><net_sink comp="1197" pin=3"/></net>

<net id="1207"><net_src comp="1197" pin="4"/><net_sink comp="230" pin=2"/></net>

<net id="1212"><net_src comp="40" pin="0"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="464" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1218"><net_src comp="44" pin="0"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="442" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="1220"><net_src comp="1214" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="1226"><net_src comp="56" pin="0"/><net_sink comp="1221" pin=0"/></net>

<net id="1227"><net_src comp="418" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1228"><net_src comp="508" pin="3"/><net_sink comp="1221" pin=2"/></net>

<net id="1229"><net_src comp="1221" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="1235"><net_src comp="62" pin="0"/><net_sink comp="1230" pin=0"/></net>

<net id="1236"><net_src comp="1230" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="1242"><net_src comp="66" pin="0"/><net_sink comp="1237" pin=0"/></net>

<net id="1243"><net_src comp="543" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1244"><net_src comp="68" pin="0"/><net_sink comp="1237" pin=2"/></net>

<net id="1245"><net_src comp="1237" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="1251"><net_src comp="70" pin="0"/><net_sink comp="1246" pin=0"/></net>

<net id="1252"><net_src comp="525" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1253"><net_src comp="72" pin="0"/><net_sink comp="1246" pin=2"/></net>

<net id="1259"><net_src comp="74" pin="0"/><net_sink comp="1254" pin=0"/></net>

<net id="1260"><net_src comp="543" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1261"><net_src comp="76" pin="0"/><net_sink comp="1254" pin=2"/></net>

<net id="1262"><net_src comp="1254" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="1267"><net_src comp="587" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="587" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1274"><net_src comp="609" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1275"><net_src comp="609" pin="1"/><net_sink comp="1269" pin=1"/></net>

<net id="1276"><net_src comp="613" pin="3"/><net_sink comp="1269" pin=2"/></net>

<net id="1277"><net_src comp="1269" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="1282"><net_src comp="629" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1283"><net_src comp="632" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="1284"><net_src comp="1278" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="1291"><net_src comp="567" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1292"><net_src comp="590" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="1293"><net_src comp="94" pin="0"/><net_sink comp="1285" pin=2"/></net>

<net id="1294"><net_src comp="96" pin="0"/><net_sink comp="1285" pin=3"/></net>

<net id="1295"><net_src comp="1285" pin="4"/><net_sink comp="657" pin=1"/></net>

<net id="1300"><net_src comp="693" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1301"><net_src comp="693" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="1306"><net_src comp="102" pin="0"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="703" pin="1"/><net_sink comp="1302" pin=1"/></net>

<net id="1313"><net_src comp="733" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1314"><net_src comp="729" pin="1"/><net_sink comp="1308" pin=1"/></net>

<net id="1315"><net_src comp="743" pin="1"/><net_sink comp="1308" pin=2"/></net>

<net id="1320"><net_src comp="757" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1321"><net_src comp="757" pin="1"/><net_sink comp="1316" pin=1"/></net>

<net id="1326"><net_src comp="697" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="697" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1332"><net_src comp="706" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1333"><net_src comp="706" pin="1"/><net_sink comp="1328" pin=1"/></net>

<net id="1338"><net_src comp="700" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1339"><net_src comp="700" pin="1"/><net_sink comp="1334" pin=1"/></net>

<net id="1344"><net_src comp="112" pin="0"/><net_sink comp="1340" pin=0"/></net>

<net id="1349"><net_src comp="781" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1350"><net_src comp="781" pin="1"/><net_sink comp="1345" pin=1"/></net>

<net id="1355"><net_src comp="116" pin="0"/><net_sink comp="1351" pin=0"/></net>

<net id="1356"><net_src comp="788" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="1363"><net_src comp="794" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="1364"><net_src comp="118" pin="0"/><net_sink comp="1357" pin=2"/></net>

<net id="1365"><net_src comp="797" pin="1"/><net_sink comp="1357" pin=3"/></net>

<net id="1370"><net_src comp="124" pin="0"/><net_sink comp="1366" pin=0"/></net>

<net id="1371"><net_src comp="791" pin="1"/><net_sink comp="1366" pin=1"/></net>

<net id="1372"><net_src comp="1366" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="1378"><net_src comp="785" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1379"><net_src comp="868" pin="1"/><net_sink comp="1373" pin=1"/></net>

<net id="1380"><net_src comp="878" pin="1"/><net_sink comp="1373" pin=2"/></net>

<net id="1386"><net_src comp="130" pin="0"/><net_sink comp="1381" pin=0"/></net>

<net id="1387"><net_src comp="894" pin="1"/><net_sink comp="1381" pin=1"/></net>

<net id="1388"><net_src comp="904" pin="1"/><net_sink comp="1381" pin=2"/></net>

<net id="1393"><net_src comp="917" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="917" pin="1"/><net_sink comp="1389" pin=1"/></net>

<net id="1399"><net_src comp="921" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1400"><net_src comp="921" pin="1"/><net_sink comp="1395" pin=1"/></net>

<net id="1407"><net_src comp="134" pin="0"/><net_sink comp="1401" pin=0"/></net>

<net id="1408"><net_src comp="924" pin="1"/><net_sink comp="1401" pin=1"/></net>

<net id="1409"><net_src comp="927" pin="1"/><net_sink comp="1401" pin=2"/></net>

<net id="1410"><net_src comp="937" pin="1"/><net_sink comp="1401" pin=3"/></net>

<net id="1411"><net_src comp="1401" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="1416"><net_src comp="941" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1417"><net_src comp="941" pin="1"/><net_sink comp="1412" pin=1"/></net>

<net id="1418"><net_src comp="1412" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="1423"><net_src comp="1025" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1424"><net_src comp="1025" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="1429"><net_src comp="1040" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1430"><net_src comp="1040" pin="1"/><net_sink comp="1425" pin=1"/></net>

<net id="1435"><net_src comp="1106" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1436"><net_src comp="1106" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="1441"><net_src comp="1121" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1442"><net_src comp="1121" pin="1"/><net_sink comp="1437" pin=1"/></net>

<net id="1446"><net_src comp="408" pin="4"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1449"><net_src comp="1443" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1450"><net_src comp="1443" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="1451"><net_src comp="1443" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1455"><net_src comp="422" pin="4"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1457"><net_src comp="1452" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1461"><net_src comp="432" pin="4"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="1463"><net_src comp="1458" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1464"><net_src comp="1458" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1465"><net_src comp="1458" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1469"><net_src comp="442" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="1340" pin=1"/></net>

<net id="1475"><net_src comp="446" pin="4"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="1478"><net_src comp="1472" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1479"><net_src comp="1472" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1480"><net_src comp="1472" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1484"><net_src comp="1208" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1489"><net_src comp="487" pin="4"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1494"><net_src comp="496" pin="4"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1497"><net_src comp="1491" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="1498"><net_src comp="1491" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1499"><net_src comp="1491" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1500"><net_src comp="1491" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1501"><net_src comp="1491" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1505"><net_src comp="516" pin="4"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="1510"><net_src comp="533" pin="4"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="1515"><net_src comp="546" pin="4"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1520"><net_src comp="1246" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1525"><net_src comp="555" pin="4"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1530"><net_src comp="564" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1535"><net_src comp="567" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1537"><net_src comp="1532" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1541"><net_src comp="1263" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1546"><net_src comp="620" pin="4"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="1551"><net_src comp="647" pin="4"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1556"><net_src comp="657" pin="4"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1561"><net_src comp="669" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1566"><net_src comp="318" pin="4"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1568"><net_src comp="1563" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1572"><net_src comp="237" pin="4"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1577"><net_src comp="246" pin="4"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1582"><net_src comp="255" pin="4"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1587"><net_src comp="327" pin="4"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1592"><net_src comp="264" pin="4"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1594"><net_src comp="1589" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1598"><net_src comp="677" pin="2"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1603"><net_src comp="1296" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1608"><net_src comp="336" pin="4"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1613"><net_src comp="1302" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1618"><net_src comp="1308" pin="3"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1623"><net_src comp="751" pin="2"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1628"><net_src comp="1316" pin="2"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1630"><net_src comp="1625" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1634"><net_src comp="273" pin="4"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1636"><net_src comp="1631" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1640"><net_src comp="1322" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1645"><net_src comp="1328" pin="2"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1650"><net_src comp="766" pin="2"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1655"><net_src comp="1334" pin="2"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1660"><net_src comp="1340" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="1665"><net_src comp="1345" pin="2"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1670"><net_src comp="354" pin="4"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1675"><net_src comp="1351" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1680"><net_src comp="1357" pin="4"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1685"><net_src comp="363" pin="4"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1690"><net_src comp="372" pin="4"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1695"><net_src comp="827" pin="2"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1700"><net_src comp="381" pin="4"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1705"><net_src comp="390" pin="4"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1710"><net_src comp="853" pin="2"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1715"><net_src comp="862" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1720"><net_src comp="1373" pin="3"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1725"><net_src comp="882" pin="1"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1730"><net_src comp="885" pin="1"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1735"><net_src comp="1381" pin="3"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1740"><net_src comp="282" pin="4"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1745"><net_src comp="1389" pin="2"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1750"><net_src comp="1395" pin="2"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1755"><net_src comp="291" pin="4"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1760"><net_src comp="960" pin="4"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1765"><net_src comp="976" pin="2"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1770"><net_src comp="1001" pin="2"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1775"><net_src comp="888" pin="2"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1780"><net_src comp="399" pin="4"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1785"><net_src comp="1019" pin="2"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1790"><net_src comp="1419" pin="2"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1795"><net_src comp="300" pin="4"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1800"><net_src comp="1034" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1805"><net_src comp="1425" pin="2"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1810"><net_src comp="309" pin="4"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1815"><net_src comp="1049" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1820"><net_src comp="1084" pin="4"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="1825"><net_src comp="1100" pin="2"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1830"><net_src comp="1431" pin="2"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1835"><net_src comp="1115" pin="2"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1840"><net_src comp="1437" pin="2"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1845"><net_src comp="1124" pin="1"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1850"><net_src comp="1127" pin="1"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1855"><net_src comp="1136" pin="1"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1860"><net_src comp="1139" pin="1"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1865"><net_src comp="1148" pin="1"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1870"><net_src comp="1151" pin="1"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1875"><net_src comp="1130" pin="2"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="1160" pin=1"/></net>

<net id="1880"><net_src comp="1142" pin="2"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1885"><net_src comp="1154" pin="2"/><net_sink comp="1882" pin=0"/></net>

<net id="1886"><net_src comp="1882" pin="1"/><net_sink comp="1192" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {11 }
	Port: y_1_V | {11 }
	Port: y_2_V | {11 }
	Port: y_3_V | {11 }
	Port: y_4_V | {11 }
 - Input state : 
	Port: myproject : x_V | {1 }
	Port: myproject : sincos1_1 | {3 4 5 6 7 }
	Port: myproject : sincos1_0 | {3 4 5 6 7 }
  - Chain level:
	State 1
		sext_ln700 : 1
		sext_ln1118_2 : 1
		p_0 : 1
		add_ln703 : 1
		p_s : 2
		sext_ln1192 : 1
		mul_ln1192 : 2
		p_Val2_s : 1
		sub_ln703_1 : 1
		p_4 : 2
		add_ln703_2 : 1
		p_Val2_5 : 2
		r_V_31 : 2
		trunc_ln708_2 : 3
		p_Val2_4 : 1
		p_Val2_9 : 1
		mul_ln700_4 : 2
		rhs_V_6 : 1
		ret_V_43 : 3
		trunc_ln708_9 : 4
	State 2
		add_ln1192_2 : 1
		ret_V_31 : 2
		trunc_ln : 3
		mul_ln1192_5 : 1
		ret_V_40 : 2
		trunc_ln708_6 : 3
		mul_ln703 : 1
		ret_V_21 : 2
		mul_ln1192_8 : 1
		ret_V_44 : 2
		trunc_ln708_s : 3
	State 3
		add_ln703_1 : 1
		p_2 : 2
		p_9 : 1
		r_V_13 : 1
		ret_V_36 : 1
		lhs_V_4 : 2
		ret_V_14 : 3
		sext_ln1118_14 : 4
		mul_ln1193 : 5
		ret_V_37 : 6
		trunc_ln708_4 : 7
		mul_ln700_3 : 1
		ret_V_41 : 2
		trunc_ln708_7 : 3
		add_ln1192_21 : 1
		sext_ln1192_16 : 2
		mul_ln1192_10 : 3
		ret_V_45 : 4
		trunc_ln708_10 : 5
	State 4
		ret_V_35 : 1
		r_V_14 : 1
		lhs_V_3 : 2
		ret_V_12 : 3
		r_V_15 : 4
		r_V_16 : 5
	State 5
		r_V_28 : 1
		ret_V_33 : 1
		ret_V : 2
		sext_ln728_2 : 3
		mul_ln728_2 : 4
		sext_ln1193_4 : 1
		ret_V_7 : 5
		sext_ln1253 : 1
		r_V_32 : 2
		r_V_33 : 1
		r_V_7 : 1
		r_V_9 : 1
		r_V_17 : 1
		r_V_18 : 1
		ret_V_17 : 1
		sext_ln1116_7 : 2
		r_V_19 : 3
	State 6
		ret_V_29 : 1
		add_ln1192 : 1
		sext_ln700_10 : 2
		mul_ln700_5 : 3
		ret_V_30 : 4
		sext_ln700_11 : 1
		ret_V_8 : 2
		sext_ln1118_9 : 3
		r_V_5 : 4
		mul_ln700_6 : 1
		mul_ln728 : 1
		rhs_V_1 : 2
		sext_ln700_13 : 3
		add_ln700_1 : 4
		r_V_10 : 1
		r_V_34 : 1
		sext_ln728_4 : 1
		ret_V_10 : 2
		mul_ln700_2 : 1
		sext_ln728_7 : 1
		mul_ln1193_1 : 1
		ret_V_39 : 2
		ret_V_24 : 1
		sext_ln1116_10 : 2
		r_V_23 : 3
		r_V_24 : 1
	State 7
		ret_V_3 : 1
		sext_ln700_1 : 2
		mul_ln700 : 3
		sext_ln700_3 : 1
		add_ln700 : 4
		r_V_29 : 1
		tmp_1 : 2
		rhs_V : 3
		ret_V_32 : 5
		trunc_ln708_1 : 6
		mul_ln1192_2 : 1
		mul_ln700_1 : 1
		sub_ln700 : 2
		sext_ln1118_15 : 1
		r_V_20 : 2
		r_V_21 : 1
		r_V_25 : 1
		r_V_26 : 1
	State 8
		mul_ln1192_3 : 1
		sub_ln700_1 : 1
		rhs_V_4 : 1
		ret_V_38 : 2
		trunc_ln708_5 : 3
		mul_ln1192_6 : 1
		r_V_22 : 1
		mul_ln1192_9 : 1
		r_V_27 : 1
	State 9
		mul_ln1192_4 : 1
		mul_ln1192_7 : 1
		mul_ln1192_11 : 1
	State 10
	State 11
		trunc_ln708_3 : 1
		write_ln51 : 2
		trunc_ln708_8 : 1
		write_ln53 : 2
		trunc_ln708_11 : 1
		write_ln54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          | grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237 |    1    |  3.618  |   751   |   1337  |
|          | grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246 |    1    |  3.618  |   751   |   1337  |
|          | grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255 |    1    |  3.618  |   751   |   1337  |
|          | grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264 |    1    |  3.618  |   751   |   1337  |
|          | grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273 |    1    |  3.618  |   751   |   1337  |
|          | grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282 |    1    |  3.618  |   751   |   1337  |
|          | grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291 |    1    |  3.618  |   751   |   1337  |
|          | grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300 |    1    |  3.618  |   751   |   1337  |
|          | grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309 |    1    |  3.618  |   751   |   1337  |
|   call   | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318 |    1    |  3.618  |   751   |   1313  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327 |    1    |  3.618  |   751   |   1313  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336 |    1    |  3.618  |   751   |   1313  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345 |    1    |  3.618  |   751   |   1313  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354 |    1    |  3.618  |   751   |   1313  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363 |    1    |  3.618  |   751   |   1313  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372 |    1    |  3.618  |   751   |   1313  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381 |    1    |  3.618  |   751   |   1313  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390 |    1    |  3.618  |   751   |   1313  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399 |    1    |  3.618  |   751   |   1313  |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |               r_V_14_fu_677              |    2    |    0    |    0    |    20   |
|          |               r_V_17_fu_766              |    4    |    0    |    0    |    27   |
|          |               r_V_5_fu_827               |    2    |    0    |    0    |    40   |
|          |            mul_ln700_6_fu_836            |    2    |    0    |    0    |    20   |
|          |               r_V_10_fu_862              |    2    |    0    |    0    |    20   |
|          |                grp_fu_888                |    4    |    0    |   361   |   178   |
|          |            mul_ln1192_2_fu_976           |    3    |    0    |    0    |    28   |
|          |            mul_ln700_1_fu_988            |    4    |    0    |    0    |    27   |
|          |              r_V_20_fu_1019              |    3    |    0    |    0    |    25   |
|          |              r_V_25_fu_1034              |    2    |    0    |    0    |    50   |
|          |           mul_ln1192_3_fu_1049           |    4    |    0    |    0    |    41   |
|          |           mul_ln1192_6_fu_1100           |    4    |    0    |    0    |    36   |
|          |           mul_ln1192_9_fu_1115           |    3    |    0    |    0    |    21   |
|          |                grp_fu_1130               |    4    |    0    |   361   |   178   |
|          |                grp_fu_1142               |    5    |    0    |   361   |   178   |
|          |                grp_fu_1154               |    4    |    0    |   361   |   178   |
|          |            mul_ln1192_fu_1208            |    1    |    0    |    0    |    0    |
|          |              r_V_31_fu_1214              |    1    |    0    |    0    |    0    |
|    mul   |              r_V_13_fu_1263              |    1    |    0    |    0    |    0    |
|          |            mul_ln700_3_fu_1278           |    1    |    0    |    0    |    0    |
|          |              r_V_16_fu_1296              |    1    |    0    |    0    |    0    |
|          |              r_V_28_fu_1302              |    1    |    0    |    0    |    0    |
|          |              r_V_33_fu_1316              |    1    |    0    |    0    |    0    |
|          |               r_V_7_fu_1322              |    1    |    0    |    0    |    0    |
|          |               r_V_9_fu_1328              |    1    |    0    |    0    |    0    |
|          |              r_V_18_fu_1334              |    1    |    0    |    0    |    0    |
|          |            mul_ln728_1_fu_1340           |    1    |    0    |    0    |    0    |
|          |              r_V_19_fu_1345              |    1    |    0    |    0    |    0    |
|          |             ret_V_29_fu_1351             |    1    |    0    |    0    |    0    |
|          |             mul_ln728_fu_1366            |    1    |    0    |    0    |    0    |
|          |              r_V_23_fu_1389              |    1    |    0    |    0    |    0    |
|          |              r_V_24_fu_1395              |    1    |    0    |    0    |    0    |
|          |              r_V_29_fu_1412              |    1    |    0    |    0    |    0    |
|          |              r_V_21_fu_1419              |    1    |    0    |    0    |    0    |
|          |              r_V_26_fu_1425              |    1    |    0    |    0    |    0    |
|          |              r_V_22_fu_1431              |    1    |    0    |    0    |    0    |
|          |              r_V_27_fu_1437              |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             add_ln703_fu_457             |    0    |    0    |    0    |    23   |
|          |            add_ln703_2_fu_480            |    0    |    0    |    0    |    23   |
|          |              ret_V_31_fu_528             |    0    |    0    |    0    |    33   |
|          |            add_ln703_1_fu_574            |    0    |    0    |    0    |    76   |
|          |            add_ln703_3_fu_581            |    0    |    0    |    0    |    23   |
|          |              ret_V_14_fu_603             |    0    |    0    |    0    |    24   |
|          |              ret_V_41_fu_642             |    0    |    0    |    0    |    43   |
|          |              ret_V_12_fu_687             |    0    |    0    |    0    |    24   |
|          |               ret_V_fu_723               |    0    |    0    |    0    |    76   |
|    add   |              ret_V_17_fu_775             |    0    |    0    |    0    |    19   |
|          |              ret_V_8_fu_814              |    0    |    0    |    0    |    31   |
|          |            add_ln700_1_fu_853            |    0    |    0    |    0    |    43   |
|          |              ret_V_24_fu_911             |    0    |    0    |    0    |    19   |
|          |              ret_V_32_fu_955             |    0    |    0    |    0    |    43   |
|          |             ret_V_19_fu_1007             |    0    |    0    |    0    |    44   |
|          |             ret_V_38_fu_1078             |    0    |    0    |    0    |    76   |
|          |             ret_V_34_fu_1160             |    0    |    0    |    0    |    83   |
|          |             ret_V_42_fu_1176             |    0    |    0    |    0    |   103   |
|          |             ret_V_46_fu_1192             |    0    |    0    |    0    |    93   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            sub_ln703_1_fu_473            |    0    |    0    |    0    |    23   |
|          |             sub_ln703_fu_570             |    0    |    0    |    0    |    76   |
|          |              ret_V_36_fu_593             |    0    |    0    |    0    |    23   |
|          |              ret_V_35_fu_669             |    0    |    0    |    0    |    23   |
|    sub   |               r_V_30_fu_709              |    0    |    0    |    0    |    23   |
|          |              ret_V_33_fu_717             |    0    |    0    |    0    |    76   |
|          |               r_V_32_fu_751              |    0    |    0    |    0    |    19   |
|          |             sub_ln700_fu_1001            |    0    |    0    |    0    |    63   |
|          |            sub_ln700_1_fu_1062           |    0    |    0    |    0    |    76   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_1221               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1230               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1237               |    1    |    0    |    0    |    0    |
|  muladd  |                grp_fu_1246               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1254               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1373               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1381               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
| addmuladd|                grp_fu_1285               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1401               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|  mulsub  |                grp_fu_1269               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|  mul_sub |                grp_fu_1308               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|addmul_sub|                grp_fu_1357               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   read   |           x_V_read_read_fu_196           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |          write_ln50_write_fu_202         |    0    |    0    |    0    |    0    |
|          |          write_ln51_write_fu_209         |    0    |    0    |    0    |    0    |
|   write  |          write_ln52_write_fu_216         |    0    |    0    |    0    |    0    |
|          |          write_ln53_write_fu_223         |    0    |    0    |    0    |    0    |
|          |          write_ln54_write_fu_230         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             p_Val2_10_fu_408             |    0    |    0    |    0    |    0    |
|          |              p_Val2_1_fu_422             |    0    |    0    |    0    |    0    |
|          |              p_Val2_2_fu_432             |    0    |    0    |    0    |    0    |
|          |              p_Val2_3_fu_446             |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_2_fu_487           |    0    |    0    |    0    |    0    |
|          |              p_Val2_7_fu_496             |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_9_fu_516           |    0    |    0    |    0    |    0    |
|          |              trunc_ln_fu_533             |    0    |    0    |    0    |    0    |
|partselect|           trunc_ln708_6_fu_546           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_s_fu_555           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_4_fu_620           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_7_fu_647           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_10_fu_657          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_1_fu_960           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_5_fu_1084          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_3_fu_1165          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_8_fu_1181          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_11_fu_1197          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sext_ln700_fu_418            |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_2_fu_442           |    0    |    0    |    0    |    0    |
|          |            sext_ln1192_fu_464            |    0    |    0    |    0    |    0    |
|          |             sext_ln703_fu_525            |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_3_fu_543           |    0    |    0    |    0    |    0    |
|          |              lhs_V_2_fu_564              |    0    |    0    |    0    |    0    |
|          |                r_V_fu_567                |    0    |    0    |    0    |    0    |
|          |               r_V_12_fu_587              |    0    |    0    |    0    |    0    |
|          |              rhs_V_3_fu_590              |    0    |    0    |    0    |    0    |
|          |              lhs_V_4_fu_599              |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_14_fu_609          |    0    |    0    |    0    |    0    |
|          |            sext_ln700_8_fu_629           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_9_fu_632           |    0    |    0    |    0    |    0    |
|          |              rhs_V_2_fu_666              |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_12_fu_674          |    0    |    0    |    0    |    0    |
|          |              lhs_V_3_fu_683              |    0    |    0    |    0    |    0    |
|          |               r_V_15_fu_693              |    0    |    0    |    0    |    0    |
|          |               r_V_6_fu_697               |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_4_fu_700           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_5_fu_703           |    0    |    0    |    0    |    0    |
|          |               r_V_8_fu_706               |    0    |    0    |    0    |    0    |
|          |            sext_ln703_1_fu_714           |    0    |    0    |    0    |    0    |
|          |            sext_ln728_2_fu_729           |    0    |    0    |    0    |    0    |
|          |            sext_ln728_3_fu_733           |    0    |    0    |    0    |    0    |
|          |           sext_ln1193_4_fu_743           |    0    |    0    |    0    |    0    |
|          |            sext_ln1253_fu_747            |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_1_fu_757           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_6_fu_760           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_13_fu_763          |    0    |    0    |    0    |    0    |
|          |            sext_ln703_4_fu_772           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_7_fu_781           |    0    |    0    |    0    |    0    |
|          |            sext_ln1118_fu_785            |    0    |    0    |    0    |    0    |
|          |           sext_ln1193_1_fu_788           |    0    |    0    |    0    |    0    |
|          |             sext_ln728_fu_791            |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_1_fu_794           |    0    |    0    |    0    |    0    |
|          |           sext_ln1193_2_fu_797           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_7_fu_800           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_11_fu_810           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_8_fu_820           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_9_fu_823           |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln700_12_fu_833           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_13_fu_849           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_10_fu_859          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_11_fu_868          |    0    |    0    |    0    |    0    |
|          |            sext_ln728_4_fu_878           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_6_fu_882           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_7_fu_885           |    0    |    0    |    0    |    0    |
|          |            sext_ln728_6_fu_894           |    0    |    0    |    0    |    0    |
|          |            sext_ln728_7_fu_904           |    0    |    0    |    0    |    0    |
|          |            sext_ln703_5_fu_908           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_10_fu_917          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_11_fu_921          |    0    |    0    |    0    |    0    |
|          |           sext_ln1193_3_fu_924           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_2_fu_927           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_3_fu_937           |    0    |    0    |    0    |    0    |
|          |            sext_ln1116_fu_941            |    0    |    0    |    0    |    0    |
|          |               rhs_V_fu_951               |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_2_fu_970           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_3_fu_973           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_4_fu_982           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_5_fu_985           |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_15_fu_1012          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_16_fu_1016          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_8_fu_1025          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_17_fu_1028          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_18_fu_1031          |    0    |    0    |    0    |    0    |
|          |          sext_ln1116_12_fu_1040          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_5_fu_1043          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_6_fu_1046          |    0    |    0    |    0    |    0    |
|          |              rhs_V_4_fu_1074             |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_9_fu_1094          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_11_fu_1097          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_9_fu_1106          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_13_fu_1109          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_14_fu_1112          |    0    |    0    |    0    |    0    |
|          |          sext_ln1116_13_fu_1121          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_8_fu_1124          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_4_fu_1127          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_12_fu_1136          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_7_fu_1139          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_15_fu_1148          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_10_fu_1151          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   trunc  |             trunc_ln51_fu_468            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              rhs_V_6_fu_508              |    0    |    0    |    0    |    0    |
|          |              lhs_V_5_fu_613              |    0    |    0    |    0    |    0    |
|          |              rhs_V_5_fu_635              |    0    |    0    |    0    |    0    |
|          |               tmp_2_fu_736               |    0    |    0    |    0    |    0    |
|          |                tmp_fu_803                |    0    |    0    |    0    |    0    |
|          |              rhs_V_1_fu_842              |    0    |    0    |    0    |    0    |
|bitconcatenate|              lhs_V_1_fu_871              |    0    |    0    |    0    |    0    |
|          |              lhs_V_6_fu_897              |    0    |    0    |    0    |    0    |
|          |               lhs_V_fu_930               |    0    |    0    |    0    |    0    |
|          |               tmp_1_fu_944               |    0    |    0    |    0    |    0    |
|          |               shl_ln_fu_994              |    0    |    0    |    0    |    0    |
|          |            shl_ln700_1_fu_1055           |    0    |    0    |    0    |    0    |
|          |               tmp_7_fu_1067              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |   104   |  68.742 |  15713  |  27531  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|sincos1_0|    1   |    0   |    0   |
|sincos1_1|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln700_1_reg_1707 |   36   |
|    lhs_V_2_reg_1527   |   17   |
| mul_ln1192_11_reg_1882|   86   |
| mul_ln1192_2_reg_1762 |   62   |
| mul_ln1192_3_reg_1812 |   73   |
| mul_ln1192_4_reg_1872 |   76   |
| mul_ln1192_6_reg_1822 |   81   |
| mul_ln1192_7_reg_1877 |   96   |
| mul_ln1192_9_reg_1832 |   68   |
|  mul_ln1192_reg_1481  |   26   |
|  mul_ln700_2_reg_1772 |   76   |
|  mul_ln728_1_reg_1657 |   26   |
|      p_0_reg_1563     |   12   |
|     p_10_reg_1752     |   12   |
|     p_11_reg_1807     |   12   |
|      p_1_reg_1682     |   12   |
|      p_2_reg_1687     |   12   |
|      p_3_reg_1631     |   12   |
|      p_4_reg_1579     |   12   |
|      p_5_reg_1737     |   12   |
|      p_6_reg_1792     |   12   |
|      p_7_reg_1667     |   12   |
|      p_8_reg_1697     |   12   |
|      p_9_reg_1702     |   12   |
|   p_Val2_10_reg_1443  |   16   |
|   p_Val2_1_reg_1452   |   16   |
|   p_Val2_2_reg_1458   |   16   |
|   p_Val2_3_reg_1472   |   16   |
|   p_Val2_4_reg_1589   |   12   |
|   p_Val2_5_reg_1584   |   12   |
|   p_Val2_7_reg_1491   |   16   |
|   p_Val2_8_reg_1777   |   12   |
|   p_Val2_9_reg_1605   |   12   |
|   p_Val2_s_reg_1574   |   12   |
|      p_s_reg_1569     |   12   |
|    r_V_10_reg_1712    |   39   |
|    r_V_13_reg_1538    |   32   |
|    r_V_14_reg_1595    |   39   |
|    r_V_16_reg_1600    |   36   |
|    r_V_17_reg_1647    |   69   |
|    r_V_18_reg_1652    |   24   |
|    r_V_19_reg_1662    |   26   |
|    r_V_20_reg_1782    |   59   |
|    r_V_21_reg_1787    |   24   |
|    r_V_22_reg_1827    |   24   |
|    r_V_23_reg_1742    |   26   |
|    r_V_24_reg_1747    |   24   |
|    r_V_25_reg_1797    |   50   |
|    r_V_26_reg_1802    |   24   |
|    r_V_27_reg_1837    |   24   |
|    r_V_28_reg_1610    |   20   |
|    r_V_32_reg_1620    |   13   |
|    r_V_33_reg_1625    |   24   |
|     r_V_5_reg_1692    |   51   |
|     r_V_7_reg_1637    |   32   |
|     r_V_9_reg_1642    |   32   |
|      r_V_reg_1532     |   17   |
|   ret_V_10_reg_1717   |   28   |
|   ret_V_21_reg_1517   |   28   |
|   ret_V_29_reg_1672   |   25   |
|   ret_V_30_reg_1677   |   23   |
|   ret_V_35_reg_1558   |   17   |
|   ret_V_39_reg_1732   |   37   |
|    ret_V_7_reg_1615   |   28   |
| sext_ln1118_2_reg_1466|   26   |
|sext_ln1192_10_reg_1867|   86   |
|sext_ln1192_12_reg_1852|   96   |
|sext_ln1192_15_reg_1862|   86   |
| sext_ln1192_4_reg_1847|   76   |
| sext_ln1192_7_reg_1857|   96   |
| sext_ln1192_8_reg_1842|   76   |
| sext_ln700_6_reg_1722 |   76   |
| sext_ln700_7_reg_1727 |   76   |
|   sub_ln700_reg_1767  |   56   |
|trunc_ln708_10_reg_1553|   16   |
| trunc_ln708_1_reg_1757|   16   |
| trunc_ln708_2_reg_1486|   16   |
| trunc_ln708_4_reg_1543|   16   |
| trunc_ln708_5_reg_1817|   16   |
| trunc_ln708_6_reg_1512|   16   |
| trunc_ln708_7_reg_1548|   16   |
| trunc_ln708_9_reg_1502|   16   |
| trunc_ln708_s_reg_1522|   16   |
|   trunc_ln_reg_1507   |   16   |
+-----------------------+--------+
|         Total         |  2824  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
| grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264 |  p1  |   2  |  16  |   32   ||    9    |
| grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318 |  p1  |   2  |  16  |   32   ||    9    |
| grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336 |  p1  |   2  |  16  |   32   ||    9    |
|                grp_fu_888                |  p0  |   2  |  24  |   48   ||    9    |
|                grp_fu_888                |  p1  |   2  |  69  |   138  ||    9    |
|                grp_fu_1130               |  p0  |   2  |  12  |   24   ||    9    |
|                grp_fu_1130               |  p1  |   2  |  73  |   146  ||    9    |
|                grp_fu_1142               |  p0  |   2  |  24  |   48   ||    9    |
|                grp_fu_1142               |  p1  |   2  |  81  |   162  ||    9    |
|                grp_fu_1154               |  p0  |   2  |  24  |   48   ||    9    |
|                grp_fu_1154               |  p1  |   2  |  68  |   136  ||    9    |
|                grp_fu_1230               |  p0  |   2  |  26  |   52   ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |   898  ||  7.236  ||   108   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   104  |   68   |  15713 |  27531 |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   108  |
|  Register |    -   |    -   |    -   |  2824  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   104  |   75   |  18537 |  27639 |
+-----------+--------+--------+--------+--------+--------+
