@W: MT530 :"f:\mpfs_projects\mpfs_icicle\hdl\fp_modop.v":62:4:62:9|Found inferred clock mult_rd|clk which controls 122 sequential elements including sum[27:0]. This clock has no specified timing constraint which may adversely impact design performance. 
