0.7
2020.2
Nov 18 2020
09:20:35
/home/yonn/vivado_project/20240520_UART/20240520_UART.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/yonn/vivado_project/20240520_UART/20240520_UART.srcs/sim_1/new/tb_uart.v,1716184045,verilog,,,,tb_uart,,,,,,,,
/home/yonn/vivado_project/20240520_UART/20240520_UART.srcs/sources_1/new/uart.v,1716183941,verilog,,/home/yonn/vivado_project/20240520_UART/20240520_UART.srcs/sim_1/new/tb_uart.v,,baudrate_generator;receiver;transmitter;uart,,,,,,,,
