[1] ]N. Madan, A. Buyuktosunoglu, P. Bose, and M. Annavaram, “A case for
guarded power gating for multi-core processors,” In Proceedings of the
IEEE 17th International HPCA symposium, pp. 291-300, 2011.

[2] W. Kim, M.S. Gupta, G. Y. Wei, and D. Brooks, “System level analysis
of fast, per-core DVFS using on-chip switching regulators,” In
Proceedings of the TEEE 14th International Symposium on High
Performance Computer Architecture, pp. 123-134, 2008.

[3] V. Spiliopoulos, S. Kaxiras, and G. Keramidas, “Green governors: A
framework for Continuously Adaptive DVFS,” In Proceedings of the
Proceedings of the IGSC Conference and Workshops, pp. 1-8, 2011.

[4] K. Chakraborty and S. Roy, “Topologically homogeneous powerperformance heterogeneous multicore systems,” In Proceedings of the
Design, Automation & Test in Europe, pp. 1-6, 2011.

[5] R. Bergamaschi, et al, “Exploring power management in multi-core
systems,” In Proceedings of ASPDAC, 703-713, 2008.

[6] J. Donald and M. Martonosi, “Techniques for Multicore Thermal
Management: Classification and New Exploration,” In Proceedings of
the 33rd annual ISCA symposium, pp. 78-88, 2006.

[7] C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and A. M. Martonosi,
“An Analysis of Efficient Multi-Core Global Power Management
Policies: Maximizing Performance for a Given Power Budget,” In
Proceedings of the 39th Annual IEEE/ACM International Symposium
on Microarchitecture, pp. 347-358, 2006.

[8] S. Hajiamini, B. Shirazi, and M. A. Rilvan, “Enhancing EDP of
multicore processors through DVFS” In Proceedings of the Sixth IGSC
Conference, pp. 1-6, 2015.

[9] M. Bambagini, M. Marinoni, H. Aydin, and G. Buttazzo, “EnergyAware Scheduling for Real-Time Systems: A Survey,” ACM Trans.
Embed. Comput. Syst., 15, pp. 1-34, 2016.

[10] R. G. Kim et al, “Wireless NoC for VFI-Enabled Multicore Chip
Design: Performance Evaluation and Design Trade-Offs,” IEEE
Transactions on Computers, vol. 65, no. 4, pp. 1323-1336, April 1 2016.

[11] K. Duraisamy et al., “Energy efficient MapReduce with VFlI-enabled
multicore platforms,” in Proceedings of the 52nd Annual Design
Automation Conference, pp. 1-6, 2015.

[12] R. G. Kim, W. Choi, Z. Chen, P. P. Pande, D. Marculescu, and R.
Marculescu, “Wireless NoC and Dynamic VFI Codesign: Energy
Efficiency Without Performance Penalty,” Transactions on Very Large
Scale Integration (VLSI) Systems, vol. 24, no. 7, pp. 2488-2501, 2016.
[13] S. Jin, S. Pei, Y. Han, and H. Li, “A Cost-Effective Energy Optimization
Framework of Multicore SoCs Based on Dynamically Reconfigurable
Voltage-Frequency Islands,” ACM Trans. Des. Autom. Electron. Syst.,
vol. 21, no. 2, pp. 1-14, 2016.

[14] R. I Davis and A. Burns, “A survey of hard real-time scheduling for
multiprocessor systems,” ACM Comput. Surv., 43, pp. 1-44, 2011.

[15] A. Mahabadi, S. M. Zahedi, and A. Khonsari, “Reliable energy-aware
application mapping and voltage-frequency island partitioning for
GALS-based NoC,” J. Comput. Syst. Sci., 79, pp. 457-474, 2013.

[16] P. Ghosh, A. Sen, and A. Hall, “Energy efficient application mapping to
NoC processing elements operating at multiple voltage levels,” In
Proceedings of the 3rd ACM/IEEE International Symposium on
Networks-on-Chip, pp. 80-85, 2009.

[17] A. Demiriz,.N. Bagherzadeh, and O. Ozturk, “Voltage island based
heterogeneous NoC design through constraint programming,”
Computers & Electrical Engineering, 40, 8, pp. 307-316, 2014.

[18] R. G. Kim, et al, “Wireless NoC and Dynamic VFI Codesign: Energy
Efficiency Without Performance Penalty, “Transactions on Very Large
Scale Integration (VLSI) Systems,” 24, 7, pp. 2488-2501, 2016.

[19] J. Liu, and J. Guo, “Energy efficient scheduling of real-time tasks on
multi-core processors with voltage islands,” Future Gener. Comput.
Syst., 56, pp. 202-210, 2016.

[20] S. Jin, and Y. Wang, “On optimizing system energy of GALS-based
multi-core SoC in the presence of process variations,” In Proceedings of
the 2nd International Symposium on Instrumentation and Measurement,
Sensor Network and Automation (IMSNA), pp. 357-360, 2013.

[21] J. Patterson, and T. Chantem, “EDF-hv: An Energy-Efficient SemiPartitioned Approach for Hard Real-Time Systems,” In Proceedings of
the 24th International Conference on Real-Time Networks and Systems,
pp. 267-276, 2016.

[22] S. Pagani, and J. J. Chen, “Energy Efficient Task Partitioning Based on
the Single Frequency Approximation Scheme,” In Proceedings of the
IEEE 34th Real-Time Systems Symposium, pp. 308-318, 2013.

[23] X. Wu, Y. Zeng, and J. Han, “Energy-Efficient Task Allocation for VFIBased Real-Time Multi-core Systems,” In Proceedings of the
International Conference on Information Science and Cloud Computing
Companion, pp. 123-128, 2013.

[24] S. Ninomiya, K. Sakanushi, Y. Takeuchi, and M. Imai, “Task Allocation
and Scheduling for Voltage-Frequency Islands Applied NoC-based
MPSoC Considering Network Congestion,” In Proceedings of the IEEE
6th International Symposium on Embedded Multicore SoCs, 2012.

[25] C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The PARSEC benchmark
suite: characterization and architectural implications," Proceedings of
the 17th international conference on Parallel architectures and
compilation techniques, pp. 72-81, 2008.

[26] S. Hajiamini, B. Shirazi, A. Crandall, H. Ghasemzadeh, and C. Cain,
“Impact of Cache Voltage Scaling on Energy-Time Pareto Frontier in
Multicore Systems,” Technical Report, School of EECS, Washington
State University; also submitted to Sustainable Computing: Informatics
and Systems Journal, April 2017; and available at:
https://sites.google.com/view/shervinamini/home.

 

[27] https://www.usenix.org/legacy/event/hotos07/tech/full_papers/rajagopal

an/rajagopalan_html/index.html.

[28] https://en. wikipedia.org/wiki/Topological_sorting.

[29] N. Binkert, et al, “The gem5 simulator. SIGARCH Comput. Archit.
News, 39, pp. 1-7, 2011.

[30] S. Li, et al, “McPAT: an integrated power, area, and timing modeling
framework for multicore and manycore architectures,” In Proceedings of
the 42nd Annual IEEE/ACM International Symposium on
Microarchitecture, pp. 469-480, 2009.

[31] S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, “The
SPLASH-2 programs: characterization and methodological
considerations,” SIGARCH Comput. Archit. News, 23, pp. 24-36, 1995.

[32] http:/www./ampl.com.

[33] http:/www.gurobi.com

[34] W. Liao, L. He, and K. M. Lepak, “Temperature and supply Voltage
aware performance and power modeling at microarchitecture level,”
IEEE TCAD, vol. 24, no. 7, pp. 1042-1053, 2005.